<?xml version="1.0" encoding="UTF-8"?>

<!-- ============================================================================ -->
<!--                  Atmel Microcontroller Software Support                      -->
<!-- ============================================================================ -->
<!-- Copyright (c) 2012, Atmel Corporation                                        -->
<!--                                                                              -->
<!-- All rights reserved.                                                         -->
<!--                                                                              -->
<!-- Redistribution and use in source and binary forms, with or without           -->
<!-- modification, are permitted provided that the following condition is met:    -->
<!--                                                                              -->
<!-- - Redistributions of source code must retain the above copyright notice,     -->
<!-- this list of conditions and the disclaimer below.                            -->
<!--                                                                              -->
<!-- Atmel's name may not be used to endorse or promote products derived from     -->
<!-- this software without specific prior written permission.                     -->
<!--                                                                              -->
<!-- DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL "AS IS" AND ANY EXPRESS OR    -->
<!-- IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF -->
<!-- MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   -->
<!-- DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      -->
<!-- INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT -->
<!-- LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  -->
<!-- OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    -->
<!-- LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         -->
<!-- NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, -->
<!-- EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           -->
<!-- ============================================================================ -->

<avr-tools-device-file xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" schema-version="0.4" xsi:noNamespaceSchemaLocation="../../schema/avr_tools_device_file.xsd">
  <variants>
    <variant ordercode="ATSAMA5D35-CU" package="BGA324" speedmax="+0" tempmax="+0" tempmin="+0" vccmax="+0" vccmin="+0"/>
  </variants>
  <devices>
    <device architecture="CORTEX-A5" family="SAMA5" name="ATSAMA5D35">
      <address-spaces>
        <address-space id="base" name="base" endianness="little" size="0x100000000" start="0">
          <memory-segment name="EBI_CS0" start="0x10000000" size="0x10000000" type="other"/>
          <memory-segment name="DDR_CS" start="0x20000000" size="0x20000000" type="other"/>
          <memory-segment name="EBI_CS1" start="0x40000000" size="0x10000000" type="other"/>
          <memory-segment name="EBI_CS2" start="0x50000000" size="0x10000000" type="other"/>
          <memory-segment name="EBI_CS3" start="0x60000000" size="0x10000000" type="other"/>
          <memory-segment name="EBI_NF" start="0x60000000" size="0x10000000" type="other"/>
          <memory-segment name="NFC" start="0x70000000" size="0x10000000" type="other"/>
          <memory-segment name="IROM" start="0x00100000" size="0x00020000" type="rom"/>
          <memory-segment name="IRAM0" start="0x00300000" size="0x00010000" type="ram"/>
          <memory-segment name="IRAM1" start="0x00310000" size="0x00010000" type="ram"/>
          <memory-segment name="SMD" start="0x00400000" size="0x00100000" type="other"/>
          <memory-segment name="UDPHS_RAM" start="0x00500000" size="0x00100000" type="other"/>
          <memory-segment name="UHP_OHCI" start="0x00600000" size="0x00100000" type="other"/>
          <memory-segment name="UHP_EHCI" start="0x00700000" size="0x00100000" type="other"/>
          <memory-segment name="AXIMX" start="0x00800000" size="0x00100000" type="other"/>
          <memory-segment name="DAP" start="0x00900000" size="0x00100000" type="other"/>
        </address-space>
      </address-spaces>
      <peripherals>
        <module name="ADC" id="ADC" version="6489J">
          <instance name="ADC">
            <register-group address-space="base" name="ADC" name-in-module="ADC" offset="0xF8018000"/>
            <signals>
              <signal pad="PD19" function="A" group="ADTRG"/>
              <signal pad="PD20" function="A" group="AD" index="0"/>
              <signal pad="PD21" function="A" group="AD" index="1"/>
              <signal pad="PD22" function="A" group="AD" index="2"/>
              <signal pad="PD23" function="A" group="AD" index="3"/>
              <signal pad="PD24" function="A" group="AD" index="4"/>
              <signal pad="PD25" function="A" group="AD" index="5"/>
              <signal pad="PD26" function="A" group="AD" index="6"/>
              <signal pad="PD27" function="A" group="AD" index="7"/>
              <signal pad="PD28" function="A" group="AD" index="8"/>
              <signal pad="PD29" function="A" group="AD" index="9"/>
              <signal pad="PD30" function="A" group="AD" index="10"/>
              <signal pad="PD31" function="A" group="AD" index="11"/>
            </signals>
          </instance>
        </module>
        <module name="AIC" id="AIC" version="11051B">
          <instance name="AIC">
            <register-group address-space="base" name="AIC" name-in-module="AIC" offset="0xFFFFF000"/>
            <signals>
              <signal pad="PC31" function="A" group="FIQ"/>
              <signal pad="PE31" function="A" group="IRQ"/>
            </signals>
          </instance>
        </module>
        <module name="AXIMX" id="AXIMX" version="11103A">
          <instance name="AXIMX">
            <register-group address-space="base" name="AXIMX" name-in-module="AXIMX" offset="0x00800000"/>
          </instance>
        </module>
        <module name="BSC" id="BSC" version="11072B">
          <instance name="BSC">
            <register-group address-space="base" name="BSC" name-in-module="BSC" offset="0xFFFFFE54"/>
          </instance>
        </module>
        <module name="CAN" id="CAN" version="6019N">
          <instance name="CAN0">
            <register-group address-space="base" name="CAN0" name-in-module="CAN" offset="0xF000C000"/>
            <signals>
              <signal pad="PD14" function="C" group="CANRX" index="0"/>
              <signal pad="PD15" function="C" group="CANTX" index="0"/>
            </signals>
          </instance>
          <instance name="CAN1">
            <register-group address-space="base" name="CAN1" name-in-module="CAN" offset="0xF8010000"/>
            <signals>
              <signal pad="PB14" function="B" group="CANRX" index="1"/>
              <signal pad="PB15" function="B" group="CANTX" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="DBGU" id="DBGU" version="6059M">
          <instance name="DBGU">
            <register-group address-space="base" name="DBGU" name-in-module="DBGU" offset="0xFFFFEE00"/>
            <signals>
              <signal pad="PB30" function="A" group="DRXD"/>
              <signal pad="PB31" function="A" group="DTXD"/>
            </signals>
          </instance>
        </module>
        <module name="DMAC" id="DMAC" version="6233L">
          <instance name="DMAC0">
            <register-group address-space="base" name="DMAC0" name-in-module="DMAC" offset="0xFFFFE600"/>
          </instance>
          <instance name="DMAC1">
            <register-group address-space="base" name="DMAC1" name-in-module="DMAC" offset="0xFFFFE800"/>
          </instance>
        </module>
        <module name="EMAC" id="EMAC" version="6119I">
          <instance name="EMAC">
            <register-group address-space="base" name="EMAC" name-in-module="EMAC" offset="0xF802C000"/>
            <signals>
              <signal pad="PC5" function="A" group="ECRSDV"/>
              <signal pad="PC8" function="A" group="EMDC"/>
              <signal pad="PC9" function="A" group="EMDIO"/>
              <signal pad="PC7" function="A" group="EREFCK"/>
              <signal pad="PC6" function="A" group="ERXER"/>
              <signal pad="PC2" function="A" group="ERX" index="0"/>
              <signal pad="PC3" function="A" group="ERX" index="1"/>
              <signal pad="PC4" function="A" group="ETXEN"/>
              <signal pad="PC0" function="A" group="ETX" index="0"/>
              <signal pad="PC1" function="A" group="ETX" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="FUSE" id="FUSE" version="11094B">
          <instance name="FUSE">
            <register-group address-space="base" name="FUSE" name-in-module="FUSE" offset="0xFFFFE400"/>
          </instance>
        </module>
        <module name="GMAC" id="GMAC" version="11046C">
          <instance name="GMAC">
            <register-group address-space="base" name="GMAC" name-in-module="GMAC" offset="0xF0028000"/>
            <signals>
              <signal pad="PB15" function="A" group="GCOL"/>
              <signal pad="PB14" function="A" group="GCRS"/>
              <signal pad="PB16" function="A" group="GMDC"/>
              <signal pad="PB17" function="A" group="GMDIO"/>
              <signal pad="PB11" function="A" group="GRXCK"/>
              <signal pad="PB12" function="A" group="GRXDV"/>
              <signal pad="PB13" function="A" group="GRXER"/>
              <signal pad="PB4" function="A" group="GRX" index="0"/>
              <signal pad="PB5" function="A" group="GRX" index="1"/>
              <signal pad="PB6" function="A" group="GRX" index="2"/>
              <signal pad="PB7" function="A" group="GRX" index="3"/>
              <signal pad="PB23" function="B" group="GRX" index="4"/>
              <signal pad="PB24" function="B" group="GRX" index="5"/>
              <signal pad="PB25" function="B" group="GRX" index="6"/>
              <signal pad="PB26" function="B" group="GRX" index="7"/>
              <signal pad="PB8" function="A" group="GTXCK"/>
              <signal pad="PB9" function="A" group="GTXEN"/>
              <signal pad="PB10" function="A" group="GTXER"/>
              <signal pad="PB0" function="A" group="GTX" index="0"/>
              <signal pad="PB1" function="A" group="GTX" index="1"/>
              <signal pad="PB2" function="A" group="GTX" index="2"/>
              <signal pad="PB3" function="A" group="GTX" index="3"/>
              <signal pad="PB19" function="B" group="GTX" index="4"/>
              <signal pad="PB20" function="B" group="GTX" index="5"/>
              <signal pad="PB21" function="B" group="GTX" index="6"/>
              <signal pad="PB22" function="B" group="GTX" index="7"/>
              <signal pad="PB18" function="A" group="G125CK"/>
              <signal pad="PB27" function="B" group="G125CKO"/>
            </signals>
          </instance>
        </module>
        <module name="GPBR" id="GPBR" version="6378D">
          <instance name="GPBR">
            <register-group address-space="base" name="GPBR" name-in-module="GPBR" offset="0xFFFFFE60"/>
          </instance>
        </module>
        <module name="HSMCI" id="HSMCI" version="6449H">
          <instance name="HSMCI0">
            <register-group address-space="base" name="HSMCI0" name-in-module="HSMCI" offset="0xF0000000"/>
            <signals>
              <signal pad="PD0" function="A" group="MCI0_CDA"/>
              <signal pad="PD9" function="A" group="MCI0_CK"/>
              <signal pad="PD1" function="A" group="MCI0_DA" index="0"/>
              <signal pad="PD2" function="A" group="MCI0_DA" index="1"/>
              <signal pad="PD3" function="A" group="MCI0_DA" index="2"/>
              <signal pad="PD4" function="A" group="MCI0_DA" index="3"/>
              <signal pad="PD5" function="A" group="MCI0_DA" index="4"/>
              <signal pad="PD6" function="A" group="MCI0_DA" index="5"/>
              <signal pad="PD7" function="A" group="MCI0_DA" index="6"/>
              <signal pad="PD8" function="A" group="MCI0_DA" index="7"/>
            </signals>
          </instance>
          <instance name="HSMCI1">
            <register-group address-space="base" name="HSMCI1" name-in-module="HSMCI" offset="0xF8000000"/>
            <signals>
              <signal pad="PB19" function="A" group="MCI1_CDA"/>
              <signal pad="PB24" function="A" group="MCI1_CK"/>
              <signal pad="PB20" function="A" group="MCI1_DA" index="0"/>
              <signal pad="PB21" function="A" group="MCI1_DA" index="1"/>
              <signal pad="PB22" function="A" group="MCI1_DA" index="2"/>
              <signal pad="PB23" function="A" group="MCI1_DA" index="3"/>
            </signals>
          </instance>
          <instance name="HSMCI2">
            <register-group address-space="base" name="HSMCI2" name-in-module="HSMCI" offset="0xF8004000"/>
            <signals>
              <signal pad="PC10" function="A" group="MCI2_CDA"/>
              <signal pad="PC15" function="A" group="MCI2_CK"/>
              <signal pad="PC11" function="A" group="MCI2_DA" index="0"/>
              <signal pad="PC12" function="A" group="MCI2_DA" index="1"/>
              <signal pad="PC13" function="A" group="MCI2_DA" index="2"/>
              <signal pad="PC14" function="A" group="MCI2_DA" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="ISI" id="ISI" version="6350F">
          <instance name="ISI">
            <register-group address-space="base" name="ISI" name-in-module="ISI" offset="0xF0034000"/>
            <signals>
              <signal pad="PA16" function="C" group="ISI_D" index="0"/>
              <signal pad="PA17" function="C" group="ISI_D" index="1"/>
              <signal pad="PA18" function="C" group="ISI_D" index="2"/>
              <signal pad="PA19" function="C" group="ISI_D" index="3"/>
              <signal pad="PA20" function="C" group="ISI_D" index="4"/>
              <signal pad="PA21" function="C" group="ISI_D" index="5"/>
              <signal pad="PA22" function="C" group="ISI_D" index="6"/>
              <signal pad="PA23" function="C" group="ISI_D" index="7"/>
              <signal pad="PC29" function="C" group="ISI_D" index="8"/>
              <signal pad="PC28" function="C" group="ISI_D" index="9"/>
              <signal pad="PC27" function="C" group="ISI_D" index="10"/>
              <signal pad="PC26" function="C" group="ISI_D" index="11"/>
              <signal pad="PA31" function="C" group="ISI_HSYNC"/>
              <signal pad="PC30" function="C" group="ISI_PCK"/>
              <signal pad="PA30" function="C" group="ISI_VSYNC"/>
            </signals>
          </instance>
        </module>
        <module name="MATRIX" id="MATRIX" version="6342C">
          <instance name="MATRIX">
            <register-group address-space="base" name="MATRIX" name-in-module="MATRIX" offset="0xFFFFEC00"/>
          </instance>
        </module>
        <module name="MPDDRC" id="MPDDRC" version="11043C">
          <instance name="MPDDRC">
            <register-group address-space="base" name="MPDDRC" name-in-module="MPDDRC" offset="0xFFFFEA00"/>
          </instance>
        </module>
        <module name="PIO" id="PIO" version="11004G">
          <instance name="PIOA">
            <register-group address-space="base" name="PIOA" name-in-module="PIO" offset="0xFFFFF200"/>
          </instance>
          <instance name="PIOB">
            <register-group address-space="base" name="PIOB" name-in-module="PIO" offset="0xFFFFF400"/>
          </instance>
          <instance name="PIOC">
            <register-group address-space="base" name="PIOC" name-in-module="PIO" offset="0xFFFFF600"/>
          </instance>
          <instance name="PIOD">
            <register-group address-space="base" name="PIOD" name-in-module="PIO" offset="0xFFFFF800"/>
          </instance>
          <instance name="PIOE">
            <register-group address-space="base" name="PIOE" name-in-module="PIO" offset="0xFFFFFA00"/>
          </instance>
        </module>
        <module name="PIT" id="PIT" version="6079B">
          <instance name="PIT">
            <register-group address-space="base" name="PIT" name-in-module="PIT" offset="0xFFFFFE30"/>
          </instance>
        </module>
        <module name="PMC" id="PMC" version="11041A">
          <instance name="PMC">
            <register-group address-space="base" name="PMC" name-in-module="PMC" offset="0xFFFFFC00"/>
            <signals>
              <signal pad="PD30" function="B" group="PCK" index="0"/>
              <signal pad="PD31" function="B" group="PCK" index="1"/>
              <signal pad="PC15" function="B" group="PCK" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="PWM" id="PWM" version="6343I">
          <instance name="PWM">
            <register-group address-space="base" name="PWM" name-in-module="PWM" offset="0xF002C000"/>
            <signals>
              <signal pad="PC28" function="B" group="PWMFI" index="0"/>
              <signal pad="PC31" function="B" group="PWMFI" index="1"/>
              <signal pad="PC29" function="B" group="PWMFI" index="2"/>
              <signal pad="PD16" function="C" group="PWMFI" index="3"/>
              <signal pad="PA20" function="B" group="PWMH" index="0"/>
              <signal pad="PB0" function="B" group="PWMH" index="0"/>
              <signal pad="PA22" function="B" group="PWMH" index="1"/>
              <signal pad="PB4" function="B" group="PWMH" index="1"/>
              <signal pad="PB27" function="C" group="PWMH" index="1"/>
              <signal pad="PB8" function="B" group="PWMH" index="2"/>
              <signal pad="PD5" function="C" group="PWMH" index="2"/>
              <signal pad="PB12" function="B" group="PWMH" index="3"/>
              <signal pad="PD7" function="C" group="PWMH" index="3"/>
              <signal pad="PA21" function="B" group="PWML" index="0"/>
              <signal pad="PB1" function="B" group="PWML" index="0"/>
              <signal pad="PA23" function="B" group="PWML" index="1"/>
              <signal pad="PB5" function="B" group="PWML" index="1"/>
              <signal pad="PE31" function="B" group="PWML" index="1"/>
              <signal pad="PB9" function="B" group="PWML" index="2"/>
              <signal pad="PD6" function="C" group="PWML" index="2"/>
              <signal pad="PB13" function="B" group="PWML" index="3"/>
              <signal pad="PD8" function="C" group="PWML" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="RSTC" id="RSTC" version="6098I">
          <instance name="RSTC">
            <register-group address-space="base" name="RSTC" name-in-module="RSTC" offset="0xFFFFFE00"/>
          </instance>
        </module>
        <module name="RTC" id="RTC" version="6056I">
          <instance name="RTC">
            <register-group address-space="base" name="RTC" name-in-module="RTC" offset="0xFFFFFEB0"/>
          </instance>
        </module>
        <module name="SCKC" id="SCKC" version="11073B">
          <instance name="SCKC">
            <register-group address-space="base" name="SCKC" name-in-module="SCKC" offset="0xFFFFFE50"/>
          </instance>
        </module>
        <module name="SFR" id="SFR" version="11066A">
          <instance name="SFR">
            <register-group address-space="base" name="SFR" name-in-module="SFR" offset="0xF0038000"/>
          </instance>
        </module>
        <module name="SHDWC" id="SHDWC" version="6122L">
          <instance name="SHDWC">
            <register-group address-space="base" name="SHDWC" name-in-module="SHDWC" offset="0xFFFFFE10"/>
          </instance>
        </module>
        <module name="SMC" id="SMC" version="11036C">
          <instance name="SMC">
            <register-group address-space="base" name="SMC" name-in-module="SMC" offset="0xFFFFC000"/>
          </instance>
        </module>
        <module name="SMD" id="SMD" version="11027A">
          <instance name="SMD">
            <register-group address-space="base" name="SMD" name-in-module="SMD" offset="0x00400000"/>
          </instance>
        </module>
        <module name="SPI" id="SPI" version="6088R">
          <instance name="SPI0">
            <register-group address-space="base" name="SPI0" name-in-module="SPI" offset="0xF0004000"/>
            <signals>
              <signal pad="PD10" function="A" group="SPI0_MISO"/>
              <signal pad="PD11" function="A" group="SPI0_MOSI"/>
              <signal pad="PD13" function="A" group="SPI0_NPCS" index="0"/>
              <signal pad="PD14" function="B" group="SPI0_NPCS" index="1"/>
              <signal pad="PD15" function="B" group="SPI0_NPCS" index="2"/>
              <signal pad="PD16" function="B" group="SPI0_NPCS" index="3"/>
              <signal pad="PD12" function="A" group="SPI0_SPCK"/>
            </signals>
          </instance>
          <instance name="SPI1">
            <register-group address-space="base" name="SPI1" name-in-module="SPI" offset="0xF8008000"/>
            <signals>
              <signal pad="PC22" function="A" group="SPI1_MISO"/>
              <signal pad="PC23" function="A" group="SPI1_MOSI"/>
              <signal pad="PC25" function="A" group="SPI1_NPCS" index="0"/>
              <signal pad="PC26" function="A" group="SPI1_NPCS" index="1"/>
              <signal pad="PC27" function="A" group="SPI1_NPCS" index="2"/>
              <signal pad="PC28" function="A" group="SPI1_NPCS" index="3"/>
              <signal pad="PC24" function="A" group="SPI1_SPCK"/>
            </signals>
          </instance>
        </module>
        <module name="SSC" id="SSC" version="6078J">
          <instance name="SSC0">
            <register-group address-space="base" name="SSC0" name-in-module="SSC" offset="0xF0008000"/>
            <signals>
              <signal pad="PC21" function="A" group="RD" index="0"/>
              <signal pad="PC20" function="A" group="RF" index="0"/>
              <signal pad="PC19" function="A" group="RK" index="0"/>
              <signal pad="PC18" function="A" group="TD" index="0"/>
              <signal pad="PC17" function="A" group="TF" index="0"/>
              <signal pad="PC16" function="A" group="TK" index="0"/>
            </signals>
          </instance>
          <instance name="SSC1">
            <register-group address-space="base" name="SSC1" name-in-module="SSC" offset="0xF800C000"/>
            <signals>
              <signal pad="PB11" function="B" group="RD" index="1"/>
              <signal pad="PB10" function="B" group="RF" index="1"/>
              <signal pad="PB7" function="B" group="RK" index="1"/>
              <signal pad="PB6" function="B" group="TD" index="1"/>
              <signal pad="PB3" function="B" group="TF" index="1"/>
              <signal pad="PB2" function="B" group="TK" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="TC" id="TC" version="6082Q">
          <instance name="TC0">
            <register-group address-space="base" name="TC0" name-in-module="TC" offset="0xF0010000"/>
            <signals>
              <signal pad="PD7" function="B" group="TCLK" index="0"/>
              <signal pad="PC14" function="B" group="TCLK" index="1"/>
              <signal pad="PE29" function="B" group="TCLK" index="2"/>
              <signal pad="PD5" function="B" group="TIOA" index="0"/>
              <signal pad="PC12" function="B" group="TIOA" index="1"/>
              <signal pad="PE27" function="B" group="TIOA" index="2"/>
              <signal pad="PD6" function="B" group="TIOB" index="0"/>
              <signal pad="PC13" function="B" group="TIOB" index="1"/>
              <signal pad="PE28" function="B" group="TIOB" index="2"/>
            </signals>
          </instance>
          <instance name="TC1">
            <register-group address-space="base" name="TC1" name-in-module="TC" offset="0xF8014000"/>
            <signals>
              <signal pad="PC2" function="B" group="TCLK" index="3"/>
              <signal pad="PC5" function="B" group="TCLK" index="4"/>
              <signal pad="PC8" function="B" group="TCLK" index="5"/>
              <signal pad="PC0" function="B" group="TIOA" index="3"/>
              <signal pad="PC3" function="B" group="TIOA" index="4"/>
              <signal pad="PC6" function="B" group="TIOA" index="5"/>
              <signal pad="PC1" function="B" group="TIOB" index="3"/>
              <signal pad="PC4" function="B" group="TIOB" index="4"/>
              <signal pad="PC7" function="B" group="TIOB" index="5"/>
            </signals>
          </instance>
        </module>
        <module name="TRNG" id="TRNG" version="6334B">
          <instance name="TRNG">
            <register-group address-space="base" name="TRNG" name-in-module="TRNG" offset="0xF8040000"/>
          </instance>
        </module>
        <module name="TWI" id="TWI" version="6212L">
          <instance name="TWI0">
            <register-group address-space="base" name="TWI0" name-in-module="TWI" offset="0xF0014000"/>
            <signals>
              <signal pad="PA31" function="A" group="TWCK" index="0"/>
              <signal pad="PA30" function="A" group="TWD" index="0"/>
            </signals>
          </instance>
          <instance name="TWI1">
            <register-group address-space="base" name="TWI1" name-in-module="TWI" offset="0xF0018000"/>
            <signals>
              <signal pad="PC27" function="B" group="TWCK" index="1"/>
              <signal pad="PC26" function="B" group="TWD" index="1"/>
            </signals>
          </instance>
          <instance name="TWI2">
            <register-group address-space="base" name="TWI2" name-in-module="TWI" offset="0xF801C000"/>
            <signals>
              <signal pad="PA19" function="B" group="TWCK" index="2"/>
              <signal pad="PA18" function="B" group="TWD" index="2"/>
            </signals>
          </instance>
        </module>
        <module name="UART" id="UART" version="6418E">
          <instance name="UART0">
            <register-group address-space="base" name="UART0" name-in-module="UART" offset="0xF0024000"/>
            <signals>
              <signal pad="PC29" function="A" group="URXD" index="0"/>
              <signal pad="PC30" function="A" group="UTXD" index="0"/>
            </signals>
          </instance>
          <instance name="UART1">
            <register-group address-space="base" name="UART1" name-in-module="UART" offset="0xF8028000"/>
            <signals>
              <signal pad="PA30" function="B" group="URXD" index="1"/>
              <signal pad="PA31" function="B" group="UTXD" index="1"/>
            </signals>
          </instance>
        </module>
        <module name="UDPHS" id="UDPHS" version="6227N">
          <instance name="UDPHS">
            <register-group address-space="base" name="UDPHS" name-in-module="UDPHS" offset="0xF8030000"/>
          </instance>
        </module>
        <module name="USART" id="USART" version="6089Y">
          <instance name="USART0">
            <register-group address-space="base" name="USART0" name-in-module="USART" offset="0xF001C000"/>
            <signals>
              <signal pad="PD15" function="A" group="CTS" index="0"/>
              <signal pad="PD16" function="A" group="RTS" index="0"/>
              <signal pad="PD17" function="A" group="RXD" index="0"/>
              <signal pad="PD14" function="A" group="SCK" index="0"/>
              <signal pad="PD18" function="A" group="TXD" index="0"/>
            </signals>
          </instance>
          <instance name="USART1">
            <register-group address-space="base" name="USART1" name-in-module="USART" offset="0xF0020000"/>
            <signals>
              <signal pad="PB26" function="A" group="CTS" index="1"/>
              <signal pad="PB27" function="A" group="RTS" index="1"/>
              <signal pad="PB28" function="A" group="RXD" index="1"/>
              <signal pad="PB25" function="A" group="SCK" index="1"/>
              <signal pad="PB29" function="A" group="TXD" index="1"/>
            </signals>
          </instance>
          <instance name="USART2">
            <register-group address-space="base" name="USART2" name-in-module="USART" offset="0xF8020000"/>
            <signals>
              <signal pad="PE23" function="B" group="CTS" index="2"/>
              <signal pad="PE24" function="B" group="RTS" index="2"/>
              <signal pad="PE25" function="B" group="RXD" index="2"/>
              <signal pad="PE20" function="B" group="SCK" index="2"/>
              <signal pad="PE26" function="B" group="TXD" index="2"/>
            </signals>
          </instance>
          <instance name="USART3">
            <register-group address-space="base" name="USART3" name-in-module="USART" offset="0xF8024000"/>
            <signals>
              <signal pad="PE16" function="B" group="CTS" index="3"/>
              <signal pad="PE17" function="B" group="RTS" index="3"/>
              <signal pad="PE18" function="B" group="RXD" index="3"/>
              <signal pad="PE15" function="B" group="SCK" index="3"/>
              <signal pad="PE19" function="B" group="TXD" index="3"/>
            </signals>
          </instance>
        </module>
        <module name="WDT" id="WDT" version="6080C">
          <instance name="WDT">
            <register-group address-space="base" name="WDT" name-in-module="WDT" offset="0xFFFFFE40"/>
          </instance>
        </module>
      </peripherals>
      <interfaces>
        <interface type="samjtag" name="JTAG"/>
      </interfaces>
      <property-groups>
        <property-group name="SIGNATURES">
          <property name="JTAGID" value="0x05B3103F"/>
          <property name="CHIPID_CIDR" value="0x8A5C07C1"/>
          <property name="CHIPID_EXID" value="0x00584300"/>
        </property-group>
      </property-groups>
    </device>
  </devices>
  <modules>
    <module caption="Analog-to-digital Converter" name="ADC" version="6489J">
      <register-group name="ADC">
        <register caption="Control Register" name="ADC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Software Reset" mask="0x00000001" name="SWRST"/>
          <bitfield caption="Start Conversion" mask="0x00000002" name="START"/>
          <bitfield caption="Touchscreen Calibration" mask="0x00000004" name="TSCALIB"/>
          <bitfield caption="Automatic Calibration of ADC" mask="0x00000008" name="AUTOCAL"/>
        </register>
        <register caption="Mode Register" name="ADC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Trigger Selection" mask="0x0000000E" name="TRGSEL" values="ADC_MR__TRGSEL"/>
          <bitfield caption="Resolution" mask="0x00000010" name="LOWRES" values="ADC_MR__LOWRES"/>
          <bitfield caption="Sleep Mode" mask="0x00000020" name="SLEEP" values="ADC_MR__SLEEP"/>
          <bitfield caption="Fast Wake Up" mask="0x00000040" name="FWUP" values="ADC_MR__FWUP"/>
          <bitfield caption="Prescaler Rate Selection" mask="0x0000FF00" name="PRESCAL"/>
          <bitfield caption="Start Up Time" mask="0x000F0000" name="STARTUP" values="ADC_MR__STARTUP"/>
          <bitfield caption="Analog Settling Time" mask="0x00300000" name="SETTLING" values="ADC_MR__SETTLING"/>
          <bitfield caption="Analog Change" mask="0x00800000" name="ANACH" values="ADC_MR__ANACH"/>
          <bitfield caption="Tracking Time" mask="0x0F000000" name="TRACKTIM"/>
          <bitfield caption="Use Sequence Enable" mask="0x80000000" name="USEQ" values="ADC_MR__USEQ"/>
        </register>
        <register caption="Channel Sequence Register 1" name="ADC_SEQR1" offset="0x08" rw="RW" size="4">
          <bitfield caption="User Sequence Number 1" mask="0x0000000F" name="USCH1"/>
          <bitfield caption="User Sequence Number 2" mask="0x000000F0" name="USCH2"/>
          <bitfield caption="User Sequence Number 3" mask="0x00000F00" name="USCH3"/>
          <bitfield caption="User Sequence Number 4" mask="0x0000F000" name="USCH4"/>
          <bitfield caption="User Sequence Number 5" mask="0x000F0000" name="USCH5"/>
          <bitfield caption="User Sequence Number 6" mask="0x00F00000" name="USCH6"/>
          <bitfield caption="User Sequence Number 7" mask="0x0F000000" name="USCH7"/>
          <bitfield caption="User Sequence Number 8" mask="0xF0000000" name="USCH8"/>
        </register>
        <register caption="Channel Sequence Register 2" name="ADC_SEQR2" offset="0x0C" rw="RW" size="4">
          <bitfield caption="User Sequence Number 9" mask="0x0000000F" name="USCH9"/>
          <bitfield caption="User Sequence Number 10" mask="0x000000F0" name="USCH10"/>
          <bitfield caption="User Sequence Number 11" mask="0x00000F00" name="USCH11"/>
          <bitfield caption="User Sequence Number 12" mask="0x0000F000" name="USCH12"/>
          <bitfield caption="User Sequence Number 13" mask="0x000F0000" name="USCH13"/>
          <bitfield caption="User Sequence Number 14" mask="0x00F00000" name="USCH14"/>
          <bitfield caption="User Sequence Number 15" mask="0x0F000000" name="USCH15"/>
          <bitfield caption="User Sequence Number 16" mask="0xF0000000" name="USCH16"/>
        </register>
        <register caption="Channel Enable Register" name="ADC_CHER" offset="0x10" rw="W" size="4">
          <bitfield caption="Channel 0 Enable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Enable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Enable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Enable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Enable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Enable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Enable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Enable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Enable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Enable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Enable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Enable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Disable Register" name="ADC_CHDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Channel 0 Disable" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Disable" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Disable" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Disable" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Disable" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Disable" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Disable" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Disable" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Disable" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Disable" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Disable" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Disable" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Channel Status Register" name="ADC_CHSR" offset="0x18" rw="R" size="4">
          <bitfield caption="Channel 0 Status" mask="0x00000001" name="CH0"/>
          <bitfield caption="Channel 1 Status" mask="0x00000002" name="CH1"/>
          <bitfield caption="Channel 2 Status" mask="0x00000004" name="CH2"/>
          <bitfield caption="Channel 3 Status" mask="0x00000008" name="CH3"/>
          <bitfield caption="Channel 4 Status" mask="0x00000010" name="CH4"/>
          <bitfield caption="Channel 5 Status" mask="0x00000020" name="CH5"/>
          <bitfield caption="Channel 6 Status" mask="0x00000040" name="CH6"/>
          <bitfield caption="Channel 7 Status" mask="0x00000080" name="CH7"/>
          <bitfield caption="Channel 8 Status" mask="0x00000100" name="CH8"/>
          <bitfield caption="Channel 9 Status" mask="0x00000200" name="CH9"/>
          <bitfield caption="Channel 10 Status" mask="0x00000400" name="CH10"/>
          <bitfield caption="Channel 11 Status" mask="0x00000800" name="CH11"/>
        </register>
        <register caption="Last Converted Data Register" name="ADC_LCDR" offset="0x20" rw="R" size="4">
          <bitfield caption="Last Data Converted" mask="0x00000FFF" name="LDATA"/>
          <bitfield caption="Channel Number" mask="0x0000F000" name="CHNB"/>
        </register>
        <register caption="Interrupt Enable Register" name="ADC_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Enable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Enable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Enable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Enable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Enable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Enable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Enable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Enable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Enable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Enable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Enable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Enable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Enable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Enable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Enable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="End of Calibration Sequence" mask="0x00800000" name="EOCAL"/>
          <bitfield caption="Data Ready Interrupt Enable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Enable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Enable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Enable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Enable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Disable Register" name="ADC_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="End of Conversion Interrupt Disable 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Disable 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Disable 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Disable 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Disable 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Disable 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Disable 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Disable 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Disable 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Disable 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Disable 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Disable 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Disable" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Disable" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Disable" mask="0x00400000" name="PRDY"/>
          <bitfield caption="End of Calibration Sequence" mask="0x00800000" name="EOCAL"/>
          <bitfield caption="Data Ready Interrupt Disable" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Disable" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Disable" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Disable" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Disable" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Mask Register" name="ADC_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="End of Conversion Interrupt Mask 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion Interrupt Mask 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion Interrupt Mask 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion Interrupt Mask 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion Interrupt Mask 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion Interrupt Mask 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion Interrupt Mask 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion Interrupt Mask 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion Interrupt Mask 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion Interrupt Mask 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion Interrupt Mask 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion Interrupt Mask 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Touchscreen Measure XPOS Ready Interrupt Mask" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen Measure YPOS Ready Interrupt Mask" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Measure Pressure Ready Interrupt Mask" mask="0x00400000" name="PRDY"/>
          <bitfield caption="End of Calibration Sequence" mask="0x00800000" name="EOCAL"/>
          <bitfield caption="Data Ready Interrupt Mask" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error Interrupt Mask" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Event Interrupt Mask" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen Contact Interrupt Mask" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen Contact Interrupt Mask" mask="0x40000000" name="NOPEN"/>
        </register>
        <register caption="Interrupt Status Register" name="ADC_ISR" offset="0x30" rw="R" size="4">
          <bitfield caption="End of Conversion 0" mask="0x00000001" name="EOC0"/>
          <bitfield caption="End of Conversion 1" mask="0x00000002" name="EOC1"/>
          <bitfield caption="End of Conversion 2" mask="0x00000004" name="EOC2"/>
          <bitfield caption="End of Conversion 3" mask="0x00000008" name="EOC3"/>
          <bitfield caption="End of Conversion 4" mask="0x00000010" name="EOC4"/>
          <bitfield caption="End of Conversion 5" mask="0x00000020" name="EOC5"/>
          <bitfield caption="End of Conversion 6" mask="0x00000040" name="EOC6"/>
          <bitfield caption="End of Conversion 7" mask="0x00000080" name="EOC7"/>
          <bitfield caption="End of Conversion 8" mask="0x00000100" name="EOC8"/>
          <bitfield caption="End of Conversion 9" mask="0x00000200" name="EOC9"/>
          <bitfield caption="End of Conversion 10" mask="0x00000400" name="EOC10"/>
          <bitfield caption="End of Conversion 11" mask="0x00000800" name="EOC11"/>
          <bitfield caption="Touchscreen XPOS Measure Ready" mask="0x00100000" name="XRDY"/>
          <bitfield caption="Touchscreen YPOS Measure Ready" mask="0x00200000" name="YRDY"/>
          <bitfield caption="Touchscreen Pressure Measure Ready" mask="0x00400000" name="PRDY"/>
          <bitfield caption="End of Calibration Sequence" mask="0x00800000" name="EOCAL"/>
          <bitfield caption="Data Ready" mask="0x01000000" name="DRDY"/>
          <bitfield caption="General Overrun Error" mask="0x02000000" name="GOVRE"/>
          <bitfield caption="Comparison Error" mask="0x04000000" name="COMPE"/>
          <bitfield caption="Pen contact" mask="0x20000000" name="PEN"/>
          <bitfield caption="No Pen contact" mask="0x40000000" name="NOPEN"/>
          <bitfield caption="Pen detect Status" mask="0x80000000" name="PENS"/>
        </register>
        <register caption="Overrun Status Register" name="ADC_OVER" offset="0x3C" rw="R" size="4">
          <bitfield caption="Overrun Error 0" mask="0x00000001" name="OVRE0"/>
          <bitfield caption="Overrun Error 1" mask="0x00000002" name="OVRE1"/>
          <bitfield caption="Overrun Error 2" mask="0x00000004" name="OVRE2"/>
          <bitfield caption="Overrun Error 3" mask="0x00000008" name="OVRE3"/>
          <bitfield caption="Overrun Error 4" mask="0x00000010" name="OVRE4"/>
          <bitfield caption="Overrun Error 5" mask="0x00000020" name="OVRE5"/>
          <bitfield caption="Overrun Error 6" mask="0x00000040" name="OVRE6"/>
          <bitfield caption="Overrun Error 7" mask="0x00000080" name="OVRE7"/>
          <bitfield caption="Overrun Error 8" mask="0x00000100" name="OVRE8"/>
          <bitfield caption="Overrun Error 9" mask="0x00000200" name="OVRE9"/>
          <bitfield caption="Overrun Error 10" mask="0x00000400" name="OVRE10"/>
          <bitfield caption="Overrun Error 11" mask="0x00000800" name="OVRE11"/>
        </register>
        <register caption="Extended Mode Register" name="ADC_EMR" offset="0x40" rw="RW" size="4">
          <bitfield caption="Comparison Mode" mask="0x00000003" name="CMPMODE" values="ADC_EMR__CMPMODE"/>
          <bitfield caption="Comparison Selected Channel" mask="0x000000F0" name="CMPSEL"/>
          <bitfield caption="Compare All Channels" mask="0x00000200" name="CMPALL"/>
          <bitfield caption="Compare Event Filtering" mask="0x00003000" name="CMPFILTER"/>
          <bitfield caption="TAG of the ADC_LDCR register" mask="0x01000000" name="TAG"/>
        </register>
        <register caption="Compare Window Register" name="ADC_CWR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Low Threshold" mask="0x00000FFF" name="LOWTHRES"/>
          <bitfield caption="High Threshold" mask="0x0FFF0000" name="HIGHTHRES"/>
        </register>
        <register caption="Channel Gain Register" name="ADC_CGR" offset="0x48" rw="RW" size="4">
          <bitfield caption="Gain for channel 0" mask="0x00000003" name="GAIN0"/>
          <bitfield caption="Gain for channel 1" mask="0x0000000C" name="GAIN1"/>
          <bitfield caption="Gain for channel 2" mask="0x00000030" name="GAIN2"/>
          <bitfield caption="Gain for channel 3" mask="0x000000C0" name="GAIN3"/>
          <bitfield caption="Gain for channel 4" mask="0x00000300" name="GAIN4"/>
          <bitfield caption="Gain for channel 5" mask="0x00000C00" name="GAIN5"/>
          <bitfield caption="Gain for channel 6" mask="0x00003000" name="GAIN6"/>
          <bitfield caption="Gain for channel 7" mask="0x0000C000" name="GAIN7"/>
          <bitfield caption="Gain for channel 8" mask="0x00030000" name="GAIN8"/>
          <bitfield caption="Gain for channel 9" mask="0x000C0000" name="GAIN9"/>
          <bitfield caption="Gain for channel 10" mask="0x00300000" name="GAIN10"/>
          <bitfield caption="Gain for channel 11" mask="0x00C00000" name="GAIN11"/>
        </register>
        <register caption="Channel Offset Register" name="ADC_COR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Offset for channel 0" mask="0x00000001" name="OFF0"/>
          <bitfield caption="Offset for channel 1" mask="0x00000002" name="OFF1"/>
          <bitfield caption="Offset for channel 2" mask="0x00000004" name="OFF2"/>
          <bitfield caption="Offset for channel 3" mask="0x00000008" name="OFF3"/>
          <bitfield caption="Offset for channel 4" mask="0x00000010" name="OFF4"/>
          <bitfield caption="Offset for channel 5" mask="0x00000020" name="OFF5"/>
          <bitfield caption="Offset for channel 6" mask="0x00000040" name="OFF6"/>
          <bitfield caption="Offset for channel 7" mask="0x00000080" name="OFF7"/>
          <bitfield caption="Offset for channel 8" mask="0x00000100" name="OFF8"/>
          <bitfield caption="Offset for channel 9" mask="0x00000200" name="OFF9"/>
          <bitfield caption="Offset for channel 10" mask="0x00000400" name="OFF10"/>
          <bitfield caption="Offset for channel 11" mask="0x00000800" name="OFF11"/>
          <bitfield caption="Differential inputs for channel 0" mask="0x00010000" name="DIFF0"/>
          <bitfield caption="Differential inputs for channel 1" mask="0x00020000" name="DIFF1"/>
          <bitfield caption="Differential inputs for channel 2" mask="0x00040000" name="DIFF2"/>
          <bitfield caption="Differential inputs for channel 3" mask="0x00080000" name="DIFF3"/>
          <bitfield caption="Differential inputs for channel 4" mask="0x00100000" name="DIFF4"/>
          <bitfield caption="Differential inputs for channel 5" mask="0x00200000" name="DIFF5"/>
          <bitfield caption="Differential inputs for channel 6" mask="0x00400000" name="DIFF6"/>
          <bitfield caption="Differential inputs for channel 7" mask="0x00800000" name="DIFF7"/>
          <bitfield caption="Differential inputs for channel 8" mask="0x01000000" name="DIFF8"/>
          <bitfield caption="Differential inputs for channel 9" mask="0x02000000" name="DIFF9"/>
          <bitfield caption="Differential inputs for channel 10" mask="0x04000000" name="DIFF10"/>
          <bitfield caption="Differential inputs for channel 11" mask="0x08000000" name="DIFF11"/>
        </register>
        <register caption="Channel Data Register 0" name="ADC_CDR0" offset="0x50" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 1" name="ADC_CDR1" offset="0x54" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 2" name="ADC_CDR2" offset="0x58" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 3" name="ADC_CDR3" offset="0x5C" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 4" name="ADC_CDR4" offset="0x60" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 5" name="ADC_CDR5" offset="0x64" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 6" name="ADC_CDR6" offset="0x68" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 7" name="ADC_CDR7" offset="0x6C" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 8" name="ADC_CDR8" offset="0x70" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 9" name="ADC_CDR9" offset="0x74" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 10" name="ADC_CDR10" offset="0x78" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Channel Data Register 11" name="ADC_CDR11" offset="0x7C" rw="R" size="4">
          <bitfield caption="Converted Data" mask="0x00000FFF" name="DATA"/>
        </register>
        <register caption="Analog Control Register" name="ADC_ACR" offset="0x94" rw="RW" size="4">
          <bitfield caption="Pen Detection Sensitivity" mask="0x00000003" name="PENDETSENS"/>
          <bitfield caption="ADC Bias Current Control" mask="0x00000300" name="IBCTL"/>
        </register>
        <register caption="Touchscreen Mode Register" name="ADC_TSMR" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Touchscreen Mode" mask="0x00000003" name="TSMODE" values="ADC_TSMR__TSMODE"/>
          <bitfield caption="Touchscreen Average" mask="0x00000030" name="TSAV" values="ADC_TSMR__TSAV"/>
          <bitfield caption="Touchscreen Frequency" mask="0x00000F00" name="TSFREQ"/>
          <bitfield caption="Touchscreen Switches Closure Time" mask="0x000F0000" name="TSSCTIM"/>
          <bitfield caption="No TouchScreen DMA" mask="0x00400000" name="NOTSDMA"/>
          <bitfield caption="Pen Contact Detection Enable" mask="0x01000000" name="PENDET"/>
          <bitfield caption="Pen Detect Debouncing Period" mask="0xF0000000" name="PENDBC"/>
        </register>
        <register caption="Touchscreen X Position Register" name="ADC_XPOSR" offset="0xB4" rw="R" size="4">
          <bitfield caption="X Position" mask="0x00000FFF" name="XPOS"/>
          <bitfield caption="Scale of XPOS" mask="0x0FFF0000" name="XSCALE"/>
        </register>
        <register caption="Touchscreen Y Position Register" name="ADC_YPOSR" offset="0xB8" rw="R" size="4">
          <bitfield caption="Y Position" mask="0x00000FFF" name="YPOS"/>
          <bitfield caption="Scale of YPOS" mask="0x0FFF0000" name="YSCALE"/>
        </register>
        <register caption="Touchscreen Pressure Register" name="ADC_PRESSR" offset="0xBC" rw="R" size="4">
          <bitfield caption="Data of Z1 Measurement" mask="0x00000FFF" name="Z1"/>
          <bitfield caption="Data of Z2 Measurement" mask="0x0FFF0000" name="Z2"/>
        </register>
        <register caption="Trigger Register" name="ADC_TRGR" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Trigger Mode" mask="0x00000007" name="TRGMOD" values="ADC_TRGR__TRGMOD"/>
          <bitfield caption="Trigger Period" mask="0xFFFF0000" name="TRGPER"/>
        </register>
        <register caption="Write Protect Mode Register" name="ADC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="ADC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="ADC_MR__TRGSEL">
        <value caption="ADTRG" name="ADC_TRIG0" value="0x0"/>
        <value caption="TIOA0" name="ADC_TRIG1" value="0x1"/>
        <value caption="TIOA1" name="ADC_TRIG2" value="0x2"/>
        <value caption="TIOA2" name="ADC_TRIG3" value="0x3"/>
        <value caption="PWM event line 0" name="ADC_TRIG4" value="0x4"/>
        <value caption="PWM_even line 1" name="ADC_TRIG5" value="0x5"/>
      </value-group>
      <value-group caption="" name="ADC_MR__LOWRES">
        <value caption="12-bit resolution" name="BITS_12" value="0"/>
        <value caption="10-bit resolution" name="BITS_10" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__SLEEP">
        <value caption="Normal Mode: The ADC Core and reference voltage circuitry are kept ON between conversions" name="NORMAL" value="0"/>
        <value caption="Sleep Mode: The ADC Core and reference voltage circuitry are OFF between conversions" name="SLEEP" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__FWUP">
        <value caption="Normal Sleep Mode: The sleep mode is defined by the SLEEP bit" name="OFF" value="0"/>
        <value caption="Fast Wake Up Sleep Mode: The Voltage reference is ON between conversions and ADC Core is OFF" name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__STARTUP">
        <value caption="0 periods of ADCClock" name="SUT0" value="0x0"/>
        <value caption="8 periods of ADCClock" name="SUT8" value="0x1"/>
        <value caption="16 periods of ADCClock" name="SUT16" value="0x2"/>
        <value caption="24 periods of ADCClock" name="SUT24" value="0x3"/>
        <value caption="64 periods of ADCClock" name="SUT64" value="0x4"/>
        <value caption="80 periods of ADCClock" name="SUT80" value="0x5"/>
        <value caption="96 periods of ADCClock" name="SUT96" value="0x6"/>
        <value caption="112 periods of ADCClock" name="SUT112" value="0x7"/>
        <value caption="512 periods of ADCClock" name="SUT512" value="0x8"/>
        <value caption="576 periods of ADCClock" name="SUT576" value="0x9"/>
        <value caption="640 periods of ADCClock" name="SUT640" value="0xA"/>
        <value caption="704 periods of ADCClock" name="SUT704" value="0xB"/>
        <value caption="768 periods of ADCClock" name="SUT768" value="0xC"/>
        <value caption="832 periods of ADCClock" name="SUT832" value="0xD"/>
        <value caption="896 periods of ADCClock" name="SUT896" value="0xE"/>
        <value caption="960 periods of ADCClock" name="SUT960" value="0xF"/>
      </value-group>
      <value-group caption="" name="ADC_MR__SETTLING">
        <value caption="3 periods of ADCClock" name="AST3" value="0x0"/>
        <value caption="5 periods of ADCClock" name="AST5" value="0x1"/>
        <value caption="9 periods of ADCClock" name="AST9" value="0x2"/>
        <value caption="17 periods of ADCClock" name="AST17" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_MR__ANACH">
        <value caption="No analog change on channel switching: DIFF0, GAIN0 and OFF0 are used for all channels" name="NONE" value="0"/>
        <value caption="Allows different analog settings for each channel. See ADC_CGR and ADC_COR Registers" name="ALLOWED" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_MR__USEQ">
        <value caption="Normal Mode: The controller converts channels in a simple numeric order depending only on the channel index." name="NUM_ORDER" value="0"/>
        <value caption="User Sequence Mode: The sequence respects what is defined in ADC_SEQR1 and ADC_SEQR2 registers and can be used to convert several times the same channel." name="REG_ORDER" value="1"/>
      </value-group>
      <value-group caption="" name="ADC_EMR__CMPMODE">
        <value caption="Generates an event when the converted data is lower than the low threshold of the window." name="LOW" value="0x0"/>
        <value caption="Generates an event when the converted data is higher than the high threshold of the window." name="HIGH" value="0x1"/>
        <value caption="Generates an event when the converted data is in the comparison window." name="IN" value="0x2"/>
        <value caption="Generates an event when the converted data is out of the comparison window." name="OUT" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_TSMR__TSMODE">
        <value caption="No Touchscreen" name="NONE" value="0x0"/>
        <value caption="4-wire Touchscreen without pressure measurement" name="_4_WIRE_NO_PM" value="0x1"/>
        <value caption="4-wire Touchscreen with pressure measurement" name="_4_WIRE" value="0x2"/>
        <value caption="5-wire Touchscreen" name="_5_WIRE" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_TSMR__TSAV">
        <value caption="No Filtering. Only one ADC conversion per measure" name="NO_FILTER" value="0x0"/>
        <value caption="Averages 2 ADC conversions" name="AVG2CONV" value="0x1"/>
        <value caption="Averages 4 ADC conversions" name="AVG4CONV" value="0x2"/>
        <value caption="Averages 8 ADC conversions" name="AVG8CONV" value="0x3"/>
      </value-group>
      <value-group caption="" name="ADC_TRGR__TRGMOD">
        <value caption="No trigger, only software trigger can start conversions" name="NO_TRIGGER" value="0x0"/>
        <value caption="External Trigger Rising Edge" name="EXT_TRIG_RISE" value="0x1"/>
        <value caption="External Trigger Falling Edge" name="EXT_TRIG_FALL" value="0x2"/>
        <value caption="External Trigger Any Edge" name="EXT_TRIG_ANY" value="0x3"/>
        <value caption="Pen Detect Trigger (shall be selected only if PENDET is set and TSAMOD = Touchscreen only mode)" name="PEN_TRIG" value="0x4"/>
        <value caption="Periodic Trigger (TRGPER shall be initiated appropriately)" name="PERIOD_TRIG" value="0x5"/>
        <value caption="Continuous Mode" name="CONTINUOUS" value="0x6"/>
      </value-group>
    </module>
    <module caption="Advanced Interrupt Controller" name="AIC" version="11051B">
      <register-group name="AIC">
        <register caption="Source Select Register" name="AIC_SSR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Interrupt line Selection" mask="0x0000007F" name="INTSEL"/>
        </register>
        <register caption="Source Mode Register" name="AIC_SMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Priority Level" mask="0x00000007" name="PRIOR"/>
          <bitfield caption="Interrupt Source Type" mask="0x00000060" name="SRCTYPE" values="AIC_SMR__SRCTYPE"/>
        </register>
        <register caption="Source Vector Register" name="AIC_SVR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Source Vector" mask="0xFFFFFFFF" name="VECTOR"/>
        </register>
        <register caption="Interrupt Vector Register" name="AIC_IVR" offset="0x10" rw="R" size="4">
          <bitfield caption="Interrupt Vector Register" mask="0xFFFFFFFF" name="IRQV"/>
        </register>
        <register caption="FIQ Interrupt Vector Register" name="AIC_FVR" offset="0x14" rw="R" size="4">
          <bitfield caption="FIQ Vector Register" mask="0xFFFFFFFF" name="FIQV"/>
        </register>
        <register caption="Interrupt Status Register" name="AIC_ISR" offset="0x18" rw="R" size="4">
          <bitfield caption="Current Interrupt Identifier" mask="0x0000007F" name="IRQID"/>
        </register>
        <register caption="Interrupt Pending Register 0" name="AIC_IPR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="FIQ"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="SYS"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID2"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID3"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID4"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID5"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID6"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID7"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID8"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID9"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID10"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID11"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID12"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID13"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID14"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID15"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID16"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID17"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID18"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID19"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID20"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID21"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID22"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID23"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID24"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID25"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID26"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID27"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID28"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID29"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID30"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Interrupt Pending Register 1" name="AIC_IPR1" offset="0x24" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID32"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID33"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID34"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID35"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID36"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID37"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID38"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID39"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID40"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID41"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID42"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID43"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID44"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID45"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID46"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID47"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID48"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID49"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID50"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID51"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID52"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID53"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID54"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID55"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID56"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID57"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID58"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID59"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID60"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID61"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID62"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Interrupt Pending Register 2" name="AIC_IPR2" offset="0x28" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID64"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID65"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID66"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID67"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID68"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID69"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID70"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID71"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID72"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID73"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID74"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID75"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID76"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID77"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID78"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID79"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID80"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID81"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID82"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID83"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID84"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID85"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID86"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID87"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID88"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID89"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID90"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID91"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID92"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID93"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID94"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID95"/>
        </register>
        <register caption="Interrupt Pending Register 3" name="AIC_IPR3" offset="0x2C" rw="R" size="4">
          <bitfield caption="Interrupt Pending" mask="0x00000001" name="PID96"/>
          <bitfield caption="Interrupt Pending" mask="0x00000002" name="PID97"/>
          <bitfield caption="Interrupt Pending" mask="0x00000004" name="PID98"/>
          <bitfield caption="Interrupt Pending" mask="0x00000008" name="PID99"/>
          <bitfield caption="Interrupt Pending" mask="0x00000010" name="PID100"/>
          <bitfield caption="Interrupt Pending" mask="0x00000020" name="PID101"/>
          <bitfield caption="Interrupt Pending" mask="0x00000040" name="PID102"/>
          <bitfield caption="Interrupt Pending" mask="0x00000080" name="PID103"/>
          <bitfield caption="Interrupt Pending" mask="0x00000100" name="PID104"/>
          <bitfield caption="Interrupt Pending" mask="0x00000200" name="PID105"/>
          <bitfield caption="Interrupt Pending" mask="0x00000400" name="PID106"/>
          <bitfield caption="Interrupt Pending" mask="0x00000800" name="PID107"/>
          <bitfield caption="Interrupt Pending" mask="0x00001000" name="PID108"/>
          <bitfield caption="Interrupt Pending" mask="0x00002000" name="PID109"/>
          <bitfield caption="Interrupt Pending" mask="0x00004000" name="PID110"/>
          <bitfield caption="Interrupt Pending" mask="0x00008000" name="PID111"/>
          <bitfield caption="Interrupt Pending" mask="0x00010000" name="PID112"/>
          <bitfield caption="Interrupt Pending" mask="0x00020000" name="PID113"/>
          <bitfield caption="Interrupt Pending" mask="0x00040000" name="PID114"/>
          <bitfield caption="Interrupt Pending" mask="0x00080000" name="PID115"/>
          <bitfield caption="Interrupt Pending" mask="0x00100000" name="PID116"/>
          <bitfield caption="Interrupt Pending" mask="0x00200000" name="PID117"/>
          <bitfield caption="Interrupt Pending" mask="0x00400000" name="PID118"/>
          <bitfield caption="Interrupt Pending" mask="0x00800000" name="PID119"/>
          <bitfield caption="Interrupt Pending" mask="0x01000000" name="PID120"/>
          <bitfield caption="Interrupt Pending" mask="0x02000000" name="PID121"/>
          <bitfield caption="Interrupt Pending" mask="0x04000000" name="PID122"/>
          <bitfield caption="Interrupt Pending" mask="0x08000000" name="PID123"/>
          <bitfield caption="Interrupt Pending" mask="0x10000000" name="PID124"/>
          <bitfield caption="Interrupt Pending" mask="0x20000000" name="PID125"/>
          <bitfield caption="Interrupt Pending" mask="0x40000000" name="PID126"/>
          <bitfield caption="Interrupt Pending" mask="0x80000000" name="PID127"/>
        </register>
        <register caption="Interrupt Mask Register" name="AIC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="Interrupt Mask" mask="0x00000001" name="INTM"/>
        </register>
        <register caption="Core Interrupt Status Register" name="AIC_CISR" offset="0x34" rw="R" size="4">
          <bitfield caption="NFIQ Status" mask="0x00000001" name="NFIQ"/>
          <bitfield caption="NIRQ Status" mask="0x00000002" name="NIRQ"/>
        </register>
        <register caption="End of Interrupt Command Register" name="AIC_EOICR" offset="0x38" rw="W" size="4"/>
        <register caption="Spurious Interrupt Vector Register" name="AIC_SPU" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Spurious Interrupt Vector Register" mask="0xFFFFFFFF" name="SIVR"/>
        </register>
        <register caption="Interrupt Enable Command Register" name="AIC_IECR" offset="0x40" rw="W" size="4">
          <bitfield caption="Interrupt Enable" mask="0x00000001" name="INTEN"/>
        </register>
        <register caption="Interrupt Disable Command Register" name="AIC_IDCR" offset="0x44" rw="W" size="4">
          <bitfield caption="Interrupt Disable" mask="0x00000001" name="INTD"/>
        </register>
        <register caption="Interrupt Clear Command Register" name="AIC_ICCR" offset="0x48" rw="W" size="4">
          <bitfield caption="Interrupt Clear" mask="0x00000001" name="INTCLR"/>
        </register>
        <register caption="Interrupt Set Command Register" name="AIC_ISCR" offset="0x4C" rw="W" size="4">
          <bitfield caption="Interrupt Set" mask="0x00000001" name="INTSET"/>
        </register>
        <register caption="Fast Forcing Enable Register" name="AIC_FFER" offset="0x50" rw="W" size="4">
          <bitfield caption="Fast Forcing Enable" mask="0x00000001" name="FFEN"/>
        </register>
        <register caption="Fast Forcing Disable Register" name="AIC_FFDR" offset="0x54" rw="W" size="4">
          <bitfield caption="Fast Forcing Disable" mask="0x00000001" name="FFDIS"/>
        </register>
        <register caption="Fast Forcing Status Register" name="AIC_FFSR" offset="0x58" rw="R" size="4">
          <bitfield caption="Fast Forcing Status" mask="0x00000001" name="FFS"/>
        </register>
        <register caption="Debug Control Register" name="AIC_DCR" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Protection Mode" mask="0x00000001" name="PROT"/>
          <bitfield caption="General Mask" mask="0x00000002" name="GMSK"/>
        </register>
        <register caption="Write Protect Mode Register" name="AIC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="AIC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="AIC_SMR__SRCTYPE">
        <value caption="High level Sensitive for internal sourceLow level Sensitive for external source" name="INT_LEVEL_SENSITIVE" value="0x0"/>
        <value caption="Positive edge triggered for internal sourceNegative edge triggered for external source" name="INT_EDGE_TRIGGERED" value="0x1"/>
        <value caption="High level Sensitive for internal sourceHigh level Sensitive for external source" name="EXT_HIGH_LEVEL" value="0x2"/>
        <value caption="Positive edge triggered for internal sourcePositive edge triggered for external source" name="EXT_POSITIVE_EDGE" value="0x3"/>
      </value-group>
    </module>
    <module caption="AXI MATRIX" name="AXIMX" version="11103A">
      <register-group name="AXIMX">
        <register caption="Remap Register" name="AXIMX_REMAP" offset="0x00" rw="W" size="4">
          <bitfield caption="Remap State 0" mask="0x00000001" name="REMAP0"/>
          <bitfield caption="Remap State 1" mask="0x00000002" name="REMAP1"/>
        </register>
        <register caption="Peripheral ID Register 4" name="AXIMX_PERIPH_ID4" offset="0x1FD0" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID4__ID"/>
        </register>
        <register caption="Peripheral ID Register 5" name="AXIMX_PERIPH_ID5" offset="0x1FD4" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID5__ID"/>
        </register>
        <register caption="Peripheral ID Register 6" name="AXIMX_PERIPH_ID6" offset="0x1FD8" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID6__ID"/>
        </register>
        <register caption="Peripheral ID Register 7" name="AXIMX_PERIPH_ID7" offset="0x1FDC" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID7__ID"/>
        </register>
        <register caption="Peripheral ID Register 0" name="AXIMX_PERIPH_ID0" offset="0x1FE0" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID0__ID"/>
        </register>
        <register caption="Peripheral ID Register 1" name="AXIMX_PERIPH_ID1" offset="0x1FE4" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID1__ID"/>
        </register>
        <register caption="Peripheral ID Register 2" name="AXIMX_PERIPH_ID2" offset="0x1FE8" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID2__ID"/>
        </register>
        <register caption="Peripheral ID Register 3" name="AXIMX_PERIPH_ID3" offset="0x1FEC" rw="R" size="4">
          <bitfield caption="Peripheral ID" mask="0x000000FF" name="ID" values="AXIMX_PERIPH_ID3__ID"/>
        </register>
        <register caption="Component ID Register 0" name="AXIMX_COMP_ID0" offset="0x1FF0" rw="R" size="4">
          <bitfield caption="Component ID" mask="0x000000FF" name="ID"/>
        </register>
        <register caption="Component ID Register 1" name="AXIMX_COMP_ID1" offset="0x1FF4" rw="R" size="4">
          <bitfield caption="Component ID" mask="0x000000FF" name="ID"/>
        </register>
        <register caption="Component ID Register 2" name="AXIMX_COMP_ID2" offset="0x1FF8" rw="R" size="4">
          <bitfield caption="Component ID" mask="0x000000FF" name="ID"/>
        </register>
        <register caption="Component ID Register 3" name="AXIMX_COMP_ID3" offset="0x1FFC" rw="R" size="4">
          <bitfield caption="Component ID" mask="0x000000FF" name="ID"/>
        </register>
        <register caption="AMIB3 Bus Matrix Functionality Modification Register" name="AXIMX_AMIB3_FN_MOD_BM_ISS" offset="0x5008" rw="RW" size="4">
          <bitfield caption="Read Issuing" mask="0x00000001" name="RD_ISS"/>
          <bitfield caption="Write Issuing" mask="0x00000002" name="WR_ISS"/>
        </register>
        <register caption="AMIB3 Bypass Merge" name="AXIMX_AMIB3_FN_MOD2" offset="0x5024" rw="RW" size="4">
          <bitfield caption="Bypass Merge" mask="0x00000001" name="BP_MRG"/>
        </register>
        <register caption="ASIB0 Read Channel QoS Register" name="AXIMX_ASIB0_READ_QOS" offset="0x42100" rw="RW" size="4">
          <bitfield caption="Read QoS" mask="0x0000000F" name="RD_QOS"/>
        </register>
        <register caption="ASIB0 Write Channel QoS Register" name="AXIMX_ASIB0_WRITE_QOS" offset="0x42104" rw="RW" size="4">
          <bitfield caption="Write QoS" mask="0x0000000F" name="WR_QOS"/>
        </register>
        <register caption="ASIB1 AHB Functionality Modification Register" name="AXIMX_ASIB1_FN_MOD_AHB" offset="0x43028" rw="RW" size="4">
          <bitfield caption="Read INCR Override" mask="0x00000001" name="RD_INCR_OVR"/>
          <bitfield caption="Write INCR override" mask="0x00000002" name="WR_INCR_OVR"/>
          <bitfield caption="Lock Override" mask="0x00000004" name="LOCK_OVR"/>
        </register>
        <register caption="ASIB1 Read Channel QoS Register" name="AXIMX_ASIB1_READ_QOS" offset="0x43100" rw="RW" size="4">
          <bitfield caption="Read QoS" mask="0x0000000F" name="RD_QOS"/>
        </register>
        <register caption="ASIB1 Write Channel QoS Register" name="AXIMX_ASIB1_WRITE_QOS" offset="0x43104" rw="RW" size="4">
          <bitfield caption="Write QoS" mask="0x0000000F" name="WR_QOS"/>
        </register>
        <register caption="ASIB1 Issuing Functionality Modification Register" name="AXIMX_ASIB1_FN_MOD" offset="0x43108" rw="RW" size="4">
          <bitfield caption="Read Issuing" mask="0x00000001" name="RD_ISS"/>
          <bitfield caption="Write Issuing" mask="0x00000002" name="WR_ISS"/>
        </register>
      </register-group>
      <value-group caption="" name="AXIMX_PERIPH_ID4__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID5__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID6__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID7__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID0__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID1__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID2__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
      <value-group caption="" name="AXIMX_PERIPH_ID3__ID">
        <value caption="Part Number" name="ID0" value="0x01"/>
        <value caption="4KB count, JEP106 continuation code" name="ID4" value="0x04"/>
        <value caption="JEP106[3:0, part number[11:8]" name="ID1" value="0xB3"/>
        <value caption="Revision, JEP106 code flag, JEP106[6:4]" name="ID2" value="0xB6"/>
      </value-group>
    </module>
    <module caption="Boot Sequence Controller" name="BSC" version="11072B">
      <register-group name="BSC">
        <register caption="Boot Sequence Configuration Register" name="BSC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Boot media sequence" mask="0x000000FF" name="BOOT"/>
          <bitfield caption="" mask="0xFFFF0000" name="BOOTKEY" values="BSC_CR__BOOTKEY"/>
        </register>
      </register-group>
      <value-group caption="" name="BSC_CR__BOOTKEY">
        <value caption="valid key to write BSC_CR register; it needs to be written at the same time as the BOOT field." name="BSC_KEY" value="0x6683"/>
      </value-group>
    </module>
    <module caption="Controller Area Network" name="CAN" version="6019N">
      <register-group name="CAN">
        <register caption="Mode Register" name="CAN_MR" offset="0x0000" rw="RW" size="4">
          <bitfield caption="CAN Controller Enable" mask="0x00000001" name="CANEN"/>
          <bitfield caption="Disable/Enable Low Power Mode" mask="0x00000002" name="LPM"/>
          <bitfield caption="Disable/Enable Autobaud/Listen mode" mask="0x00000004" name="ABM"/>
          <bitfield caption="Disable/Enable Overload Frame" mask="0x00000008" name="OVL"/>
          <bitfield caption="Timestamp messages at each end of Frame" mask="0x00000010" name="TEOF"/>
          <bitfield caption="Disable/Enable Time Triggered Mode" mask="0x00000020" name="TTM"/>
          <bitfield caption="Enable Timer Freeze" mask="0x00000040" name="TIMFRZ"/>
          <bitfield caption="Disable Repeat" mask="0x00000080" name="DRPT"/>
        </register>
        <register caption="Interrupt Enable Register" name="CAN_IER" offset="0x0004" rw="W" size="4">
          <bitfield caption="Mailbox 0 Interrupt Enable" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Interrupt Enable" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Interrupt Enable" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Interrupt Enable" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Interrupt Enable" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Interrupt Enable" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Interrupt Enable" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Interrupt Enable" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode Interrupt Enable" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit Interrupt Enable" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode Interrupt Enable" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode Interrupt Enable" mask="0x00080000" name="BOFF"/>
          <bitfield caption="Sleep Interrupt Enable" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="Wakeup Interrupt Enable" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow Interrupt Enable" mask="0x00400000" name="TOVF"/>
          <bitfield caption="TimeStamp Interrupt Enable" mask="0x00800000" name="TSTP"/>
          <bitfield caption="CRC Error Interrupt Enable" mask="0x01000000" name="CERR"/>
          <bitfield caption="Stuffing Error Interrupt Enable" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error Interrupt Enable" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error Interrupt Enable" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error Interrupt Enable" mask="0x10000000" name="BERR"/>
        </register>
        <register caption="Interrupt Disable Register" name="CAN_IDR" offset="0x0008" rw="W" size="4">
          <bitfield caption="Mailbox 0 Interrupt Disable" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Interrupt Disable" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Interrupt Disable" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Interrupt Disable" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Interrupt Disable" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Interrupt Disable" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Interrupt Disable" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Interrupt Disable" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode Interrupt Disable" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit Interrupt Disable" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode Interrupt Disable" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode Interrupt Disable" mask="0x00080000" name="BOFF"/>
          <bitfield caption="Sleep Interrupt Disable" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="Wakeup Interrupt Disable" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow Interrupt" mask="0x00400000" name="TOVF"/>
          <bitfield caption="TimeStamp Interrupt Disable" mask="0x00800000" name="TSTP"/>
          <bitfield caption="CRC Error Interrupt Disable" mask="0x01000000" name="CERR"/>
          <bitfield caption="Stuffing Error Interrupt Disable" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error Interrupt Disable" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error Interrupt Disable" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error Interrupt Disable" mask="0x10000000" name="BERR"/>
        </register>
        <register caption="Interrupt Mask Register" name="CAN_IMR" offset="0x000C" rw="R" size="4">
          <bitfield caption="Mailbox 0 Interrupt Mask" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Interrupt Mask" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Interrupt Mask" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Interrupt Mask" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Interrupt Mask" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Interrupt Mask" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Interrupt Mask" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Interrupt Mask" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode Interrupt Mask" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit Interrupt Mask" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode Interrupt Mask" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode Interrupt Mask" mask="0x00080000" name="BOFF"/>
          <bitfield caption="Sleep Interrupt Mask" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="Wakeup Interrupt Mask" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow Interrupt Mask" mask="0x00400000" name="TOVF"/>
          <bitfield caption="Timestamp Interrupt Mask" mask="0x00800000" name="TSTP"/>
          <bitfield caption="CRC Error Interrupt Mask" mask="0x01000000" name="CERR"/>
          <bitfield caption="Stuffing Error Interrupt Mask" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error Interrupt Mask" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error Interrupt Mask" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error Interrupt Mask" mask="0x10000000" name="BERR"/>
        </register>
        <register caption="Status Register" name="CAN_SR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mailbox 0 Event" mask="0x00000001" name="MB0"/>
          <bitfield caption="Mailbox 1 Event" mask="0x00000002" name="MB1"/>
          <bitfield caption="Mailbox 2 Event" mask="0x00000004" name="MB2"/>
          <bitfield caption="Mailbox 3 Event" mask="0x00000008" name="MB3"/>
          <bitfield caption="Mailbox 4 Event" mask="0x00000010" name="MB4"/>
          <bitfield caption="Mailbox 5 Event" mask="0x00000020" name="MB5"/>
          <bitfield caption="Mailbox 6 Event" mask="0x00000040" name="MB6"/>
          <bitfield caption="Mailbox 7 Event" mask="0x00000080" name="MB7"/>
          <bitfield caption="Error Active Mode" mask="0x00010000" name="ERRA"/>
          <bitfield caption="Warning Limit" mask="0x00020000" name="WARN"/>
          <bitfield caption="Error Passive Mode" mask="0x00040000" name="ERRP"/>
          <bitfield caption="Bus Off Mode" mask="0x00080000" name="BOFF"/>
          <bitfield caption="CAN controller in Low power Mode" mask="0x00100000" name="SLEEP"/>
          <bitfield caption="CAN controller is not in Low power Mode" mask="0x00200000" name="WAKEUP"/>
          <bitfield caption="Timer Overflow" mask="0x00400000" name="TOVF"/>
          <bitfield caption="" mask="0x00800000" name="TSTP"/>
          <bitfield caption="Mailbox CRC Error" mask="0x01000000" name="CERR"/>
          <bitfield caption="Mailbox Stuffing Error" mask="0x02000000" name="SERR"/>
          <bitfield caption="Acknowledgment Error" mask="0x04000000" name="AERR"/>
          <bitfield caption="Form Error" mask="0x08000000" name="FERR"/>
          <bitfield caption="Bit Error" mask="0x10000000" name="BERR"/>
          <bitfield caption="Receiver busy" mask="0x20000000" name="RBSY"/>
          <bitfield caption="Transmitter busy" mask="0x40000000" name="TBSY"/>
          <bitfield caption="Overload busy" mask="0x80000000" name="OVLSY"/>
        </register>
        <register caption="Baudrate Register" name="CAN_BR" offset="0x0014" rw="RW" size="4">
          <bitfield caption="Phase 2 segment" mask="0x00000007" name="PHASE2"/>
          <bitfield caption="Phase 1 segment" mask="0x00000070" name="PHASE1"/>
          <bitfield caption="Programming time segment" mask="0x00000700" name="PROPAG"/>
          <bitfield caption="Re-synchronization jump width" mask="0x00003000" name="SJW"/>
          <bitfield caption="Baudrate Prescaler." mask="0x007F0000" name="BRP"/>
          <bitfield caption="Sampling Mode" mask="0x01000000" name="SMP" values="CAN_BR__SMP"/>
        </register>
        <register caption="Timer Register" name="CAN_TIM" offset="0x0018" rw="R" size="4">
          <bitfield caption="Timer" mask="0x0000FFFF" name="TIMER"/>
        </register>
        <register caption="Timestamp Register" name="CAN_TIMESTP" offset="0x001C" rw="R" size="4">
          <bitfield caption="Timestamp" mask="0x0000FFFF" name="MTIMESTAMP"/>
        </register>
        <register caption="Error Counter Register" name="CAN_ECR" offset="0x0020" rw="R" size="4">
          <bitfield caption="Receive Error Counter" mask="0x000000FF" name="REC"/>
          <bitfield caption="Transmit Error Counter" mask="0x01FF0000" name="TEC"/>
        </register>
        <register caption="Transfer Command Register" name="CAN_TCR" offset="0x0024" rw="W" size="4">
          <bitfield caption="Transfer Request for Mailbox 0" mask="0x00000001" name="MB0"/>
          <bitfield caption="Transfer Request for Mailbox 1" mask="0x00000002" name="MB1"/>
          <bitfield caption="Transfer Request for Mailbox 2" mask="0x00000004" name="MB2"/>
          <bitfield caption="Transfer Request for Mailbox 3" mask="0x00000008" name="MB3"/>
          <bitfield caption="Transfer Request for Mailbox 4" mask="0x00000010" name="MB4"/>
          <bitfield caption="Transfer Request for Mailbox 5" mask="0x00000020" name="MB5"/>
          <bitfield caption="Transfer Request for Mailbox 6" mask="0x00000040" name="MB6"/>
          <bitfield caption="Transfer Request for Mailbox 7" mask="0x00000080" name="MB7"/>
          <bitfield caption="Timer Reset" mask="0x80000000" name="TIMRST"/>
        </register>
        <register caption="Abort Command Register" name="CAN_ACR" offset="0x0028" rw="W" size="4">
          <bitfield caption="Abort Request for Mailbox 0" mask="0x00000001" name="MB0"/>
          <bitfield caption="Abort Request for Mailbox 1" mask="0x00000002" name="MB1"/>
          <bitfield caption="Abort Request for Mailbox 2" mask="0x00000004" name="MB2"/>
          <bitfield caption="Abort Request for Mailbox 3" mask="0x00000008" name="MB3"/>
          <bitfield caption="Abort Request for Mailbox 4" mask="0x00000010" name="MB4"/>
          <bitfield caption="Abort Request for Mailbox 5" mask="0x00000020" name="MB5"/>
          <bitfield caption="Abort Request for Mailbox 6" mask="0x00000040" name="MB6"/>
          <bitfield caption="Abort Request for Mailbox 7" mask="0x00000080" name="MB7"/>
        </register>
        <register caption="Write Protect Mode Register" name="CAN_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="SPI Write Protection Key Password" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="CAN_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 0)" name="CAN_MMR0" offset="0x200" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR0__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 0)" name="CAN_MAM0" offset="0x204" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 0)" name="CAN_MID0" offset="0x208" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 0)" name="CAN_MFID0" offset="0x20C" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 0)" name="CAN_MSR0" offset="0x210" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 0)" name="CAN_MDL0" offset="0x214" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 0)" name="CAN_MDH0" offset="0x218" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 0)" name="CAN_MCR0" offset="0x21C" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 1)" name="CAN_MMR1" offset="0x220" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR1__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 1)" name="CAN_MAM1" offset="0x224" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 1)" name="CAN_MID1" offset="0x228" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 1)" name="CAN_MFID1" offset="0x22C" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 1)" name="CAN_MSR1" offset="0x230" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 1)" name="CAN_MDL1" offset="0x234" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 1)" name="CAN_MDH1" offset="0x238" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 1)" name="CAN_MCR1" offset="0x23C" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 2)" name="CAN_MMR2" offset="0x240" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR2__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 2)" name="CAN_MAM2" offset="0x244" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 2)" name="CAN_MID2" offset="0x248" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 2)" name="CAN_MFID2" offset="0x24C" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 2)" name="CAN_MSR2" offset="0x250" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 2)" name="CAN_MDL2" offset="0x254" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 2)" name="CAN_MDH2" offset="0x258" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 2)" name="CAN_MCR2" offset="0x25C" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 3)" name="CAN_MMR3" offset="0x260" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR3__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 3)" name="CAN_MAM3" offset="0x264" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 3)" name="CAN_MID3" offset="0x268" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 3)" name="CAN_MFID3" offset="0x26C" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 3)" name="CAN_MSR3" offset="0x270" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 3)" name="CAN_MDL3" offset="0x274" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 3)" name="CAN_MDH3" offset="0x278" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 3)" name="CAN_MCR3" offset="0x27C" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 4)" name="CAN_MMR4" offset="0x280" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR4__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 4)" name="CAN_MAM4" offset="0x284" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 4)" name="CAN_MID4" offset="0x288" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 4)" name="CAN_MFID4" offset="0x28C" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 4)" name="CAN_MSR4" offset="0x290" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 4)" name="CAN_MDL4" offset="0x294" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 4)" name="CAN_MDH4" offset="0x298" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 4)" name="CAN_MCR4" offset="0x29C" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 5)" name="CAN_MMR5" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR5__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 5)" name="CAN_MAM5" offset="0x2A4" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 5)" name="CAN_MID5" offset="0x2A8" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 5)" name="CAN_MFID5" offset="0x2AC" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 5)" name="CAN_MSR5" offset="0x2B0" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 5)" name="CAN_MDL5" offset="0x2B4" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 5)" name="CAN_MDH5" offset="0x2B8" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 5)" name="CAN_MCR5" offset="0x2BC" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 6)" name="CAN_MMR6" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR6__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 6)" name="CAN_MAM6" offset="0x2C4" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 6)" name="CAN_MID6" offset="0x2C8" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 6)" name="CAN_MFID6" offset="0x2CC" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 6)" name="CAN_MSR6" offset="0x2D0" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 6)" name="CAN_MDL6" offset="0x2D4" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 6)" name="CAN_MDH6" offset="0x2D8" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 6)" name="CAN_MCR6" offset="0x2DC" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
        <register caption="Mailbox Mode Register (MB = 7)" name="CAN_MMR7" offset="0x2E0" rw="RW" size="4">
          <bitfield caption="Mailbox Timemark" mask="0x0000FFFF" name="MTIMEMARK"/>
          <bitfield caption="Mailbox Priority" mask="0x000F0000" name="PRIOR"/>
          <bitfield caption="Mailbox Object Type" mask="0x07000000" name="MOT" values="CAN_MMR7__MOT"/>
        </register>
        <register caption="Mailbox Acceptance Mask Register (MB = 7)" name="CAN_MAM7" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox ID Register (MB = 7)" name="CAN_MID7" offset="0x2E8" rw="RW" size="4">
          <bitfield caption="Complementary bits for identifier in extended frame mode" mask="0x0003FFFF" name="MIDvB"/>
          <bitfield caption="Identifier for standard frame mode" mask="0x1FFC0000" name="MIDvA"/>
          <bitfield caption="Identifier Version" mask="0x20000000" name="MIDE"/>
        </register>
        <register caption="Mailbox Family ID Register (MB = 7)" name="CAN_MFID7" offset="0x2EC" rw="R" size="4">
          <bitfield caption="Family ID" mask="0x1FFFFFFF" name="MFID"/>
        </register>
        <register caption="Mailbox Status Register (MB = 7)" name="CAN_MSR7" offset="0x2F0" rw="R" size="4">
          <bitfield caption="Timer value" mask="0x0000FFFF" name="MTIMESTAMP"/>
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Mailbox Message Abort" mask="0x00400000" name="MABT"/>
          <bitfield caption="Mailbox Ready" mask="0x00800000" name="MRDY"/>
          <bitfield caption="Mailbox Message Ignored" mask="0x01000000" name="MMI"/>
        </register>
        <register caption="Mailbox Data Low Register (MB = 7)" name="CAN_MDL7" offset="0x2F4" rw="RW" size="4">
          <bitfield caption="Message Data Low Value" mask="0xFFFFFFFF" name="MDL"/>
        </register>
        <register caption="Mailbox Data High Register (MB = 7)" name="CAN_MDH7" offset="0x2F8" rw="RW" size="4">
          <bitfield caption="Message Data High Value" mask="0xFFFFFFFF" name="MDH"/>
        </register>
        <register caption="Mailbox Control Register (MB = 7)" name="CAN_MCR7" offset="0x2FC" rw="W" size="4">
          <bitfield caption="Mailbox Data Length Code" mask="0x000F0000" name="MDLC"/>
          <bitfield caption="Mailbox Remote Transmission Request" mask="0x00100000" name="MRTR"/>
          <bitfield caption="Abort Request for Mailbox x" mask="0x00400000" name="MACR"/>
          <bitfield caption="Mailbox Transfer Command" mask="0x00800000" name="MTCR"/>
        </register>
      </register-group>
      <value-group caption="" name="CAN_BR__SMP">
        <value caption="The incoming bit stream is sampled once at sample point." name="ONCE" value="0"/>
        <value caption="The incoming bit stream is sampled three times with a period of a MCK clock period, centered on sample point." name="THREE" value="1"/>
      </value-group>
      <value-group caption="" name="CAN_MMR0__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR1__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR2__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR3__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR4__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR5__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR6__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
      <value-group caption="" name="CAN_MMR7__MOT">
        <value caption="Mailbox is disabled. This prevents receiving or transmitting any messages with this mailbox." name="MB_DISABLED" value="0x0"/>
        <value caption="Reception Mailbox. Mailbox is configured for reception. If a message is received while the mailbox data register is full, it is discarded." name="MB_RX" value="0x1"/>
        <value caption="Reception mailbox with overwrite. Mailbox is configured for reception. If a message is received while the mailbox is full, it overwrites the previous message." name="MB_RX_OVERWRITE" value="0x2"/>
        <value caption="Transmit mailbox. Mailbox is configured for transmission." name="MB_TX" value="0x3"/>
        <value caption="Consumer Mailbox. Mailbox is configured in reception but behaves as a Transmit Mailbox, i.e., it sends a remote frame and waits for an answer." name="MB_CONSUMER" value="0x4"/>
        <value caption="Producer Mailbox. Mailbox is configured in transmission but also behaves like a reception mailbox, i.e., it waits to receive a Remote Frame before sending its contents." name="MB_PRODUCER" value="0x5"/>
      </value-group>
    </module>
    <module caption="Debug Unit" name="DBGU" version="6059M">
      <register-group name="DBGU">
        <register caption="Control Register" name="DBGU_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
        </register>
        <register caption="Mode Register" name="DBGU_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="DBGU_MR__PAR"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="DBGU_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="DBGU_IER" offset="0x0008" rw="W" size="4">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Enable COMMTX (from ARM) Interrupt" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Enable COMMRX (from ARM) Interrupt" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Interrupt Disable Register" name="DBGU_IDR" offset="0x000C" rw="W" size="4">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Disable COMMTX (from ARM) Interrupt" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Disable COMMRX (from ARM) Interrupt" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Interrupt Mask Register" name="DBGU_IMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Mask COMMTX Interrupt" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Mask COMMRX Interrupt" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Status Register" name="DBGU_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Debug Communication Channel Write Status" mask="0x40000000" name="COMMTX"/>
          <bitfield caption="Debug Communication Channel Read Status" mask="0x80000000" name="COMMRX"/>
        </register>
        <register caption="Receive Holding Register" name="DBGU_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="DBGU_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="DBGU_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD" values="DBGU_BRGR__CD"/>
        </register>
        <register caption="Chip ID Register" name="DBGU_CIDR" offset="0x0040" rw="R" size="4">
          <bitfield caption="Version of the Device" mask="0x0000001F" name="VERSION"/>
          <bitfield caption="Embedded Processor" mask="0x000000E0" name="EPROC" values="DBGU_CIDR__EPROC"/>
          <bitfield caption="Nonvolatile Program Memory Size" mask="0x00000F00" name="NVPSIZ" values="DBGU_CIDR__NVPSIZ"/>
          <bitfield caption="" mask="0x0000F000" name="NVPSIZ2" values="DBGU_CIDR__NVPSIZ2"/>
          <bitfield caption="Internal SRAM Size" mask="0x000F0000" name="SRAMSIZ" values="DBGU_CIDR__SRAMSIZ"/>
          <bitfield caption="Architecture Identifier" mask="0x0FF00000" name="ARCH" values="DBGU_CIDR__ARCH"/>
          <bitfield caption="Nonvolatile Program Memory Type" mask="0x70000000" name="NVPTYP" values="DBGU_CIDR__NVPTYP"/>
          <bitfield caption="Extension Flag" mask="0x80000000" name="EXT"/>
        </register>
        <register caption="Chip ID Extension Register" name="DBGU_EXID" offset="0x0044" rw="R" size="4">
          <bitfield caption="Chip ID Extension" mask="0xFFFFFFFF" name="EXID"/>
        </register>
        <register caption="Force NTRST Register" name="DBGU_FNR" offset="0x0048" rw="RW" size="4">
          <bitfield caption="Force NTRST" mask="0x00000001" name="FNTRST"/>
        </register>
      </register-group>
      <value-group caption="" name="DBGU_MR__PAR">
        <value caption="Even Parity" name="EVEN" value="0x0"/>
        <value caption="Odd Parity" name="ODD" value="0x1"/>
        <value caption="Space: Parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: Parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No Parity" name="NONE" value="0x4"/>
      </value-group>
      <value-group caption="" name="DBGU_MR__CHMODE">
        <value caption="Normal Mode" name="NORM" value="0x0"/>
        <value caption="Automatic Echo" name="AUTO" value="0x1"/>
        <value caption="Local Loopback" name="LOCLOOP" value="0x2"/>
        <value caption="Remote Loopback" name="REMLOOP" value="0x3"/>
      </value-group>
      <value-group caption="" name="DBGU_BRGR__CD">
        <value caption="DBGU Disabled" name="DISABLED" value="0"/>
        <value caption="MCK" name="MCK" value="1"/>
      </value-group>
      <value-group caption="" name="DBGU_CIDR__EPROC">
        <value caption="ARM946ES" name="ARM946ES" value="0x1"/>
        <value caption="ARM7TDMI" name="ARM7TDMI" value="0x2"/>
        <value caption="Cortex-M3" name="CM3" value="0x3"/>
        <value caption="ARM920T" name="ARM920T" value="0x4"/>
        <value caption="ARM926EJS" name="ARM926EJS" value="0x5"/>
        <value caption="Cortex-A5" name="CA5" value="0x6"/>
      </value-group>
      <value-group caption="" name="DBGU_CIDR__NVPSIZ">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8K bytes" name="_8K" value="0x1"/>
        <value caption="16K bytes" name="_16K" value="0x2"/>
        <value caption="32K bytes" name="_32K" value="0x3"/>
        <value caption="64K bytes" name="_64K" value="0x5"/>
        <value caption="128K bytes" name="_128K" value="0x7"/>
        <value caption="256K bytes" name="_256K" value="0x9"/>
        <value caption="512K bytes" name="_512K" value="0xA"/>
        <value caption="1024K bytes" name="_1024K" value="0xC"/>
        <value caption="2048K bytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="DBGU_CIDR__NVPSIZ2">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="8K bytes" name="_8K" value="0x1"/>
        <value caption="16K bytes" name="_16K" value="0x2"/>
        <value caption="32K bytes" name="_32K" value="0x3"/>
        <value caption="64K bytes" name="_64K" value="0x5"/>
        <value caption="128K bytes" name="_128K" value="0x7"/>
        <value caption="256K bytes" name="_256K" value="0x9"/>
        <value caption="512K bytes" name="_512K" value="0xA"/>
        <value caption="1024K bytes" name="_1024K" value="0xC"/>
        <value caption="2048K bytes" name="_2048K" value="0xE"/>
      </value-group>
      <value-group caption="" name="DBGU_CIDR__SRAMSIZ">
        <value caption="1K bytes" name="_1K" value="0x1"/>
        <value caption="2K bytes" name="_2K" value="0x2"/>
        <value caption="6K bytes" name="_6K" value="0x3"/>
        <value caption="112K bytes" name="_112K" value="0x4"/>
        <value caption="4K bytes" name="_4K" value="0x5"/>
        <value caption="80K bytes" name="_80K" value="0x6"/>
        <value caption="160K bytes" name="_160K" value="0x7"/>
        <value caption="8K bytes" name="_8K" value="0x8"/>
        <value caption="16K bytes" name="_16K" value="0x9"/>
        <value caption="32K bytes" name="_32K" value="0xA"/>
        <value caption="64K bytes" name="_64K" value="0xB"/>
        <value caption="128K bytes" name="_128K" value="0xC"/>
        <value caption="256K bytes" name="_256K" value="0xD"/>
        <value caption="96K bytes" name="_96K" value="0xE"/>
        <value caption="512K bytes" name="_512K" value="0xF"/>
      </value-group>
      <value-group caption="" name="DBGU_CIDR__ARCH">
        <value caption="AT91SAM9xx Series" name="AT91SAM9xx" value="0x19"/>
        <value caption="AT91SAM9XExx Series" name="AT91SAM9XExx" value="0x29"/>
        <value caption="AT91x34 Series" name="AT91x34" value="0x34"/>
        <value caption="CAP7 Series" name="CAP7" value="0x37"/>
        <value caption="CAP9 Series" name="CAP9" value="0x39"/>
        <value caption="CAP11 Series" name="CAP11" value="0x3B"/>
        <value caption="AT91x40 Series" name="AT91x40" value="0x40"/>
        <value caption="AT91x42 Series" name="AT91x42" value="0x42"/>
        <value caption="AT91x55 Series" name="AT91x55" value="0x55"/>
        <value caption="AT91SAM7Axx Series" name="AT91SAM7Axx" value="0x60"/>
        <value caption="AT91SAM7AQxx Series" name="AT91SAM7AQxx" value="0x61"/>
        <value caption="AT91x63 Series" name="AT91x63" value="0x63"/>
        <value caption="AT91SAM7Sxx Series" name="AT91SAM7Sxx" value="0x70"/>
        <value caption="AT91SAM7XCxx Series" name="AT91SAM7XCxx" value="0x71"/>
        <value caption="AT91SAM7SExx Series" name="AT91SAM7SExx" value="0x72"/>
        <value caption="AT91SAM7Lxx Series" name="AT91SAM7Lxx" value="0x73"/>
        <value caption="AT91SAM7Xxx Series" name="AT91SAM7Xxx" value="0x75"/>
        <value caption="AT91SAM7SLxx Series" name="AT91SAM7SLxx" value="0x76"/>
        <value caption="ATSAM3UxC Series (100-pin version)" name="ATSAM3UxC" value="0x80"/>
        <value caption="ATSAM3UxE Series (144-pin version)" name="ATSAM3UxE" value="0x81"/>
        <value caption="ATSAM3AxC Series (100-pin version)" name="ATSAM3AxC" value="0x83"/>
        <value caption="ATSAM3XxC Series (100-pin version)" name="ATSAM3XxC" value="0x84"/>
        <value caption="ATSAM3XxE Series (144-pin version)" name="ATSAM3XxE" value="0x85"/>
        <value caption="ATSAM3XxG Series (208/217-pin version)" name="ATSAM3XxG" value="0x86"/>
        <value caption="ATSAM3SxA Series (48-pin version)" name="ATSAM3SxA" value="0x88"/>
        <value caption="ATSAM3SxB Series (64-pin version)" name="ATSAM3SxB" value="0x89"/>
        <value caption="ATSAM3SxC Series (100-pin version)" name="ATSAM3SxC" value="0x8A"/>
        <value caption="AT91x92 Series" name="AT91x92" value="0x92"/>
        <value caption="ATSAM3NxA Series (48-pin version)" name="ATSAM3NxA" value="0x93"/>
        <value caption="ATSAM3NxB Series (64-pin version)" name="ATSAM3NxB" value="0x94"/>
        <value caption="ATSAM3NxC Series (100-pin version)" name="ATSAM3NxC" value="0x95"/>
        <value caption="ATSAM3SDxA Series (48-pin version)" name="ATSAM3SDxA" value="0x98"/>
        <value caption="ATSAM3SDxB Series (64-pin version)" name="ATSAM3SDxB" value="0x99"/>
        <value caption="ATSAM3SDxC Series (100-pin version)" name="ATSAM3SDxC" value="0x9A"/>
        <value caption="AT75Cxx Series" name="AT75Cxx" value="0xF0"/>
      </value-group>
      <value-group caption="" name="DBGU_CIDR__NVPTYP">
        <value caption="ROM" name="ROM" value="0x0"/>
        <value caption="ROMless or on-chip Flash" name="ROMLESS" value="0x1"/>
        <value caption="Embedded Flash Memory" name="FLASH" value="0x2"/>
        <value caption="ROM and Embedded Flash MemoryNVPSIZ is ROM size      NVPSIZ2 is Flash size" name="ROM_FLASH" value="0x3"/>
        <value caption="SRAM emulating ROM" name="SRAM" value="0x4"/>
      </value-group>
    </module>
    <module caption="DMA Controller" name="DMAC" version="6233L">
      <register-group name="DMAC">
        <register caption="DMAC Global Configuration Register" name="DMAC_GCFG" offset="0x000" rw="RW" size="4">
          <bitfield caption="Arbiter Configuration" mask="0x00000010" name="ARB_CFG" values="DMAC_GCFG__ARB_CFG"/>
          <bitfield caption="Descriptor Integrity Check" mask="0x00000100" name="DICEN"/>
        </register>
        <register caption="DMAC Enable Register" name="DMAC_EN" offset="0x004" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="ENABLE"/>
        </register>
        <register caption="DMAC Software Single Request Register" name="DMAC_SREQ" offset="0x008" rw="RW" size="4">
          <bitfield caption="Source Request" mask="0x00000001" name="SSREQ0"/>
          <bitfield caption="Destination Request" mask="0x00000002" name="DSREQ0"/>
          <bitfield caption="Source Request" mask="0x00000004" name="SSREQ1"/>
          <bitfield caption="Destination Request" mask="0x00000008" name="DSREQ1"/>
          <bitfield caption="Source Request" mask="0x00000010" name="SSREQ2"/>
          <bitfield caption="Destination Request" mask="0x00000020" name="DSREQ2"/>
          <bitfield caption="Source Request" mask="0x00000040" name="SSREQ3"/>
          <bitfield caption="Destination Request" mask="0x00000080" name="DSREQ3"/>
          <bitfield caption="Source Request" mask="0x00000100" name="SSREQ4"/>
          <bitfield caption="Destination Request" mask="0x00000200" name="DSREQ4"/>
          <bitfield caption="Source Request" mask="0x00000400" name="SSREQ5"/>
          <bitfield caption="Destination Request" mask="0x00000800" name="DSREQ5"/>
          <bitfield caption="Source Request" mask="0x00001000" name="SSREQ6"/>
          <bitfield caption="Destination Request" mask="0x00002000" name="DSREQ6"/>
          <bitfield caption="Source Request" mask="0x00004000" name="SSREQ7"/>
          <bitfield caption="Destination Request" mask="0x00008000" name="DSREQ7"/>
        </register>
        <register caption="DMAC Software Chunk Transfer Request Register" name="DMAC_CREQ" offset="0x00C" rw="RW" size="4">
          <bitfield caption="Source Chunk Request" mask="0x00000001" name="SCREQ0"/>
          <bitfield caption="Destination Chunk Request" mask="0x00000002" name="DCREQ0"/>
          <bitfield caption="Source Chunk Request" mask="0x00000004" name="SCREQ1"/>
          <bitfield caption="Destination Chunk Request" mask="0x00000008" name="DCREQ1"/>
          <bitfield caption="Source Chunk Request" mask="0x00000010" name="SCREQ2"/>
          <bitfield caption="Destination Chunk Request" mask="0x00000020" name="DCREQ2"/>
          <bitfield caption="Source Chunk Request" mask="0x00000040" name="SCREQ3"/>
          <bitfield caption="Destination Chunk Request" mask="0x00000080" name="DCREQ3"/>
          <bitfield caption="Source Chunk Request" mask="0x00000100" name="SCREQ4"/>
          <bitfield caption="Destination Chunk Request" mask="0x00000200" name="DCREQ4"/>
          <bitfield caption="Source Chunk Request" mask="0x00000400" name="SCREQ5"/>
          <bitfield caption="Destination Chunk Request" mask="0x00000800" name="DCREQ5"/>
          <bitfield caption="Source Chunk Request" mask="0x00001000" name="SCREQ6"/>
          <bitfield caption="Destination Chunk Request" mask="0x00002000" name="DCREQ6"/>
          <bitfield caption="Source Chunk Request" mask="0x00004000" name="SCREQ7"/>
          <bitfield caption="Destination Chunk Request" mask="0x00008000" name="DCREQ7"/>
        </register>
        <register caption="DMAC Software Last Transfer Flag Register" name="DMAC_LAST" offset="0x010" rw="RW" size="4">
          <bitfield caption="Source Last" mask="0x00000001" name="SLAST0"/>
          <bitfield caption="Destination Last" mask="0x00000002" name="DLAST0"/>
          <bitfield caption="Source Last" mask="0x00000004" name="SLAST1"/>
          <bitfield caption="Destination Last" mask="0x00000008" name="DLAST1"/>
          <bitfield caption="Source Last" mask="0x00000010" name="SLAST2"/>
          <bitfield caption="Destination Last" mask="0x00000020" name="DLAST2"/>
          <bitfield caption="Source Last" mask="0x00000040" name="SLAST3"/>
          <bitfield caption="Destination Last" mask="0x00000080" name="DLAST3"/>
          <bitfield caption="Source Last" mask="0x00000100" name="SLAST4"/>
          <bitfield caption="Destination Last" mask="0x00000200" name="DLAST4"/>
          <bitfield caption="Source Last" mask="0x00000400" name="SLAST5"/>
          <bitfield caption="Destination Last" mask="0x00000800" name="DLAST5"/>
          <bitfield caption="Source Last" mask="0x00001000" name="SLAST6"/>
          <bitfield caption="Destination Last" mask="0x00002000" name="DLAST6"/>
          <bitfield caption="Source Last" mask="0x00004000" name="SLAST7"/>
          <bitfield caption="Destination Last" mask="0x00008000" name="DLAST7"/>
        </register>
        <register caption="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Enable register." name="DMAC_EBCIER" offset="0x018" rw="W" size="4">
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000001" name="BTC0"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000002" name="BTC1"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000004" name="BTC2"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000008" name="BTC3"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000010" name="BTC4"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000020" name="BTC5"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000040" name="BTC6"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000080" name="BTC7"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000100" name="CBTC0"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000200" name="CBTC1"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000400" name="CBTC2"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000800" name="CBTC3"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00001000" name="CBTC4"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00002000" name="CBTC5"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00004000" name="CBTC6"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00008000" name="CBTC7"/>
          <bitfield caption="Access Error [7:0]" mask="0x00010000" name="ERR0"/>
          <bitfield caption="Access Error [7:0]" mask="0x00020000" name="ERR1"/>
          <bitfield caption="Access Error [7:0]" mask="0x00040000" name="ERR2"/>
          <bitfield caption="Access Error [7:0]" mask="0x00080000" name="ERR3"/>
          <bitfield caption="Access Error [7:0]" mask="0x00100000" name="ERR4"/>
          <bitfield caption="Access Error [7:0]" mask="0x00200000" name="ERR5"/>
          <bitfield caption="Access Error [7:0]" mask="0x00400000" name="ERR6"/>
          <bitfield caption="Access Error [7:0]" mask="0x00800000" name="ERR7"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x01000000" name="DICERR0"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x02000000" name="DICERR1"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x04000000" name="DICERR2"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x08000000" name="DICERR3"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x10000000" name="DICERR4"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x20000000" name="DICERR5"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x40000000" name="DICERR6"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x80000000" name="DICERR7"/>
        </register>
        <register caption="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer Transfer Completed Interrupt Disable register." name="DMAC_EBCIDR" offset="0x01C" rw="W" size="4">
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000001" name="BTC0"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000002" name="BTC1"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000004" name="BTC2"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000008" name="BTC3"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000010" name="BTC4"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000020" name="BTC5"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000040" name="BTC6"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000080" name="BTC7"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000100" name="CBTC0"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000200" name="CBTC1"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000400" name="CBTC2"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000800" name="CBTC3"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00001000" name="CBTC4"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00002000" name="CBTC5"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00004000" name="CBTC6"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00008000" name="CBTC7"/>
          <bitfield caption="Access Error [7:0]" mask="0x00010000" name="ERR0"/>
          <bitfield caption="Access Error [7:0]" mask="0x00020000" name="ERR1"/>
          <bitfield caption="Access Error [7:0]" mask="0x00040000" name="ERR2"/>
          <bitfield caption="Access Error [7:0]" mask="0x00080000" name="ERR3"/>
          <bitfield caption="Access Error [7:0]" mask="0x00100000" name="ERR4"/>
          <bitfield caption="Access Error [7:0]" mask="0x00200000" name="ERR5"/>
          <bitfield caption="Access Error [7:0]" mask="0x00400000" name="ERR6"/>
          <bitfield caption="Access Error [7:0]" mask="0x00800000" name="ERR7"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x01000000" name="DICERR0"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x02000000" name="DICERR1"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x04000000" name="DICERR2"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x08000000" name="DICERR3"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x10000000" name="DICERR4"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x20000000" name="DICERR5"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x40000000" name="DICERR6"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x80000000" name="DICERR7"/>
        </register>
        <register caption="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Mask Register." name="DMAC_EBCIMR" offset="0x020" rw="R" size="4">
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000001" name="BTC0"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000002" name="BTC1"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000004" name="BTC2"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000008" name="BTC3"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000010" name="BTC4"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000020" name="BTC5"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000040" name="BTC6"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000080" name="BTC7"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000100" name="CBTC0"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000200" name="CBTC1"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000400" name="CBTC2"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000800" name="CBTC3"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00001000" name="CBTC4"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00002000" name="CBTC5"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00004000" name="CBTC6"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00008000" name="CBTC7"/>
          <bitfield caption="Access Error [7:0]" mask="0x00010000" name="ERR0"/>
          <bitfield caption="Access Error [7:0]" mask="0x00020000" name="ERR1"/>
          <bitfield caption="Access Error [7:0]" mask="0x00040000" name="ERR2"/>
          <bitfield caption="Access Error [7:0]" mask="0x00080000" name="ERR3"/>
          <bitfield caption="Access Error [7:0]" mask="0x00100000" name="ERR4"/>
          <bitfield caption="Access Error [7:0]" mask="0x00200000" name="ERR5"/>
          <bitfield caption="Access Error [7:0]" mask="0x00400000" name="ERR6"/>
          <bitfield caption="Access Error [7:0]" mask="0x00800000" name="ERR7"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x01000000" name="DICERR0"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x02000000" name="DICERR1"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x04000000" name="DICERR2"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x08000000" name="DICERR3"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x10000000" name="DICERR4"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x20000000" name="DICERR5"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x40000000" name="DICERR6"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x80000000" name="DICERR7"/>
        </register>
        <register caption="DMAC Error, Chained Buffer Transfer Completed Interrupt and Buffer transfer completed Status Register." name="DMAC_EBCISR" offset="0x024" rw="R" size="4">
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000001" name="BTC0"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000002" name="BTC1"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000004" name="BTC2"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000008" name="BTC3"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000010" name="BTC4"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000020" name="BTC5"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000040" name="BTC6"/>
          <bitfield caption="Buffer Transfer Completed [7:0]" mask="0x00000080" name="BTC7"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000100" name="CBTC0"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000200" name="CBTC1"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000400" name="CBTC2"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00000800" name="CBTC3"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00001000" name="CBTC4"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00002000" name="CBTC5"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00004000" name="CBTC6"/>
          <bitfield caption="Chained Buffer Transfer Completed [7:0]" mask="0x00008000" name="CBTC7"/>
          <bitfield caption="Access Error [7:0]" mask="0x00010000" name="ERR0"/>
          <bitfield caption="Access Error [7:0]" mask="0x00020000" name="ERR1"/>
          <bitfield caption="Access Error [7:0]" mask="0x00040000" name="ERR2"/>
          <bitfield caption="Access Error [7:0]" mask="0x00080000" name="ERR3"/>
          <bitfield caption="Access Error [7:0]" mask="0x00100000" name="ERR4"/>
          <bitfield caption="Access Error [7:0]" mask="0x00200000" name="ERR5"/>
          <bitfield caption="Access Error [7:0]" mask="0x00400000" name="ERR6"/>
          <bitfield caption="Access Error [7:0]" mask="0x00800000" name="ERR7"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x01000000" name="DICERR0"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x02000000" name="DICERR1"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x04000000" name="DICERR2"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x08000000" name="DICERR3"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x10000000" name="DICERR4"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x20000000" name="DICERR5"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x40000000" name="DICERR6"/>
          <bitfield caption="Descriptor Integrity Check Error [7:0]" mask="0x80000000" name="DICERR7"/>
        </register>
        <register caption="DMAC Channel Handler Enable Register" name="DMAC_CHER" offset="0x028" rw="W" size="4">
          <bitfield caption="Enable [7:0]" mask="0x00000001" name="ENA0"/>
          <bitfield caption="Enable [7:0]" mask="0x00000002" name="ENA1"/>
          <bitfield caption="Enable [7:0]" mask="0x00000004" name="ENA2"/>
          <bitfield caption="Enable [7:0]" mask="0x00000008" name="ENA3"/>
          <bitfield caption="Enable [7:0]" mask="0x00000010" name="ENA4"/>
          <bitfield caption="Enable [7:0]" mask="0x00000020" name="ENA5"/>
          <bitfield caption="Enable [7:0]" mask="0x00000040" name="ENA6"/>
          <bitfield caption="Enable [7:0]" mask="0x00000080" name="ENA7"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000100" name="SUSP0"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000200" name="SUSP1"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000400" name="SUSP2"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000800" name="SUSP3"/>
          <bitfield caption="Suspend [7:0]" mask="0x00001000" name="SUSP4"/>
          <bitfield caption="Suspend [7:0]" mask="0x00002000" name="SUSP5"/>
          <bitfield caption="Suspend [7:0]" mask="0x00004000" name="SUSP6"/>
          <bitfield caption="Suspend [7:0]" mask="0x00008000" name="SUSP7"/>
          <bitfield caption="Keep on [7:0]" mask="0x01000000" name="KEEP0"/>
          <bitfield caption="Keep on [7:0]" mask="0x02000000" name="KEEP1"/>
          <bitfield caption="Keep on [7:0]" mask="0x04000000" name="KEEP2"/>
          <bitfield caption="Keep on [7:0]" mask="0x08000000" name="KEEP3"/>
          <bitfield caption="Keep on [7:0]" mask="0x10000000" name="KEEP4"/>
          <bitfield caption="Keep on [7:0]" mask="0x20000000" name="KEEP5"/>
          <bitfield caption="Keep on [7:0]" mask="0x40000000" name="KEEP6"/>
          <bitfield caption="Keep on [7:0]" mask="0x80000000" name="KEEP7"/>
        </register>
        <register caption="DMAC Channel Handler Disable Register" name="DMAC_CHDR" offset="0x02C" rw="W" size="4">
          <bitfield caption="Disable [7:0]" mask="0x00000001" name="DIS0"/>
          <bitfield caption="Disable [7:0]" mask="0x00000002" name="DIS1"/>
          <bitfield caption="Disable [7:0]" mask="0x00000004" name="DIS2"/>
          <bitfield caption="Disable [7:0]" mask="0x00000008" name="DIS3"/>
          <bitfield caption="Disable [7:0]" mask="0x00000010" name="DIS4"/>
          <bitfield caption="Disable [7:0]" mask="0x00000020" name="DIS5"/>
          <bitfield caption="Disable [7:0]" mask="0x00000040" name="DIS6"/>
          <bitfield caption="Disable [7:0]" mask="0x00000080" name="DIS7"/>
          <bitfield caption="Resume [7:0]" mask="0x00000100" name="RES0"/>
          <bitfield caption="Resume [7:0]" mask="0x00000200" name="RES1"/>
          <bitfield caption="Resume [7:0]" mask="0x00000400" name="RES2"/>
          <bitfield caption="Resume [7:0]" mask="0x00000800" name="RES3"/>
          <bitfield caption="Resume [7:0]" mask="0x00001000" name="RES4"/>
          <bitfield caption="Resume [7:0]" mask="0x00002000" name="RES5"/>
          <bitfield caption="Resume [7:0]" mask="0x00004000" name="RES6"/>
          <bitfield caption="Resume [7:0]" mask="0x00008000" name="RES7"/>
        </register>
        <register caption="DMAC Channel Handler Status Register" name="DMAC_CHSR" offset="0x030" rw="R" size="4">
          <bitfield caption="Enable [7:0]" mask="0x00000001" name="ENA0"/>
          <bitfield caption="Enable [7:0]" mask="0x00000002" name="ENA1"/>
          <bitfield caption="Enable [7:0]" mask="0x00000004" name="ENA2"/>
          <bitfield caption="Enable [7:0]" mask="0x00000008" name="ENA3"/>
          <bitfield caption="Enable [7:0]" mask="0x00000010" name="ENA4"/>
          <bitfield caption="Enable [7:0]" mask="0x00000020" name="ENA5"/>
          <bitfield caption="Enable [7:0]" mask="0x00000040" name="ENA6"/>
          <bitfield caption="Enable [7:0]" mask="0x00000080" name="ENA7"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000100" name="SUSP0"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000200" name="SUSP1"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000400" name="SUSP2"/>
          <bitfield caption="Suspend [7:0]" mask="0x00000800" name="SUSP3"/>
          <bitfield caption="Suspend [7:0]" mask="0x00001000" name="SUSP4"/>
          <bitfield caption="Suspend [7:0]" mask="0x00002000" name="SUSP5"/>
          <bitfield caption="Suspend [7:0]" mask="0x00004000" name="SUSP6"/>
          <bitfield caption="Suspend [7:0]" mask="0x00008000" name="SUSP7"/>
          <bitfield caption="Empty [7:0]" mask="0x00010000" name="EMPT0"/>
          <bitfield caption="Empty [7:0]" mask="0x00020000" name="EMPT1"/>
          <bitfield caption="Empty [7:0]" mask="0x00040000" name="EMPT2"/>
          <bitfield caption="Empty [7:0]" mask="0x00080000" name="EMPT3"/>
          <bitfield caption="Empty [7:0]" mask="0x00100000" name="EMPT4"/>
          <bitfield caption="Empty [7:0]" mask="0x00200000" name="EMPT5"/>
          <bitfield caption="Empty [7:0]" mask="0x00400000" name="EMPT6"/>
          <bitfield caption="Empty [7:0]" mask="0x00800000" name="EMPT7"/>
          <bitfield caption="Stalled [7:0]" mask="0x01000000" name="STAL0"/>
          <bitfield caption="Stalled [7:0]" mask="0x02000000" name="STAL1"/>
          <bitfield caption="Stalled [7:0]" mask="0x04000000" name="STAL2"/>
          <bitfield caption="Stalled [7:0]" mask="0x08000000" name="STAL3"/>
          <bitfield caption="Stalled [7:0]" mask="0x10000000" name="STAL4"/>
          <bitfield caption="Stalled [7:0]" mask="0x20000000" name="STAL5"/>
          <bitfield caption="Stalled [7:0]" mask="0x40000000" name="STAL6"/>
          <bitfield caption="Stalled [7:0]" mask="0x80000000" name="STAL7"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 0)" name="DMAC_SADDR0" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 0)" name="DMAC_DADDR0" offset="0x40" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 0)" name="DMAC_DSCR0" offset="0x44" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR0__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 0)" name="DMAC_CTRLA0" offset="0x48" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA0__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA0__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA0__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA0__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 0)" name="DMAC_CTRLB0" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB0__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB0__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB0__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB0__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB0__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB0__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB0__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB0__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB0__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB0__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 0)" name="DMAC_CFG0" offset="0x50" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG0__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG0__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG0__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG0__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG0__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG0__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG0__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG0__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG0__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 0)" name="DMAC_SPIP0" offset="0x54" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 0)" name="DMAC_DPIP0" offset="0x58" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 1)" name="DMAC_SADDR1" offset="0x64" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 1)" name="DMAC_DADDR1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 1)" name="DMAC_DSCR1" offset="0x6C" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR1__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 1)" name="DMAC_CTRLA1" offset="0x70" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA1__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA1__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA1__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA1__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 1)" name="DMAC_CTRLB1" offset="0x74" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB1__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB1__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB1__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB1__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB1__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB1__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB1__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB1__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB1__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB1__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 1)" name="DMAC_CFG1" offset="0x78" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG1__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG1__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG1__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG1__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG1__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG1__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG1__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG1__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG1__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 1)" name="DMAC_SPIP1" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 1)" name="DMAC_DPIP1" offset="0x80" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 2)" name="DMAC_SADDR2" offset="0x8C" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 2)" name="DMAC_DADDR2" offset="0x90" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 2)" name="DMAC_DSCR2" offset="0x94" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR2__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 2)" name="DMAC_CTRLA2" offset="0x98" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA2__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA2__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA2__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA2__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 2)" name="DMAC_CTRLB2" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB2__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB2__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB2__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB2__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB2__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB2__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB2__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB2__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB2__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB2__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 2)" name="DMAC_CFG2" offset="0xA0" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG2__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG2__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG2__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG2__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG2__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG2__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG2__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG2__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG2__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 2)" name="DMAC_SPIP2" offset="0xA4" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 2)" name="DMAC_DPIP2" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 3)" name="DMAC_SADDR3" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 3)" name="DMAC_DADDR3" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 3)" name="DMAC_DSCR3" offset="0xBC" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR3__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 3)" name="DMAC_CTRLA3" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA3__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA3__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA3__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA3__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 3)" name="DMAC_CTRLB3" offset="0xC4" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB3__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB3__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB3__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB3__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB3__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB3__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB3__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB3__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB3__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB3__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 3)" name="DMAC_CFG3" offset="0xC8" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG3__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG3__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG3__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG3__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG3__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG3__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG3__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG3__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG3__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 3)" name="DMAC_SPIP3" offset="0xCC" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 3)" name="DMAC_DPIP3" offset="0xD0" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 4)" name="DMAC_SADDR4" offset="0xDC" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 4)" name="DMAC_DADDR4" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 4)" name="DMAC_DSCR4" offset="0xE4" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR4__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 4)" name="DMAC_CTRLA4" offset="0xE8" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA4__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA4__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA4__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA4__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 4)" name="DMAC_CTRLB4" offset="0xEC" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB4__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB4__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB4__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB4__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB4__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB4__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB4__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB4__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB4__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB4__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 4)" name="DMAC_CFG4" offset="0xF0" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG4__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG4__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG4__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG4__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG4__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG4__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG4__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG4__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG4__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 4)" name="DMAC_SPIP4" offset="0xF4" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 4)" name="DMAC_DPIP4" offset="0xF8" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 5)" name="DMAC_SADDR5" offset="0x104" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 5)" name="DMAC_DADDR5" offset="0x108" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 5)" name="DMAC_DSCR5" offset="0x10C" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR5__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 5)" name="DMAC_CTRLA5" offset="0x110" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA5__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA5__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA5__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA5__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 5)" name="DMAC_CTRLB5" offset="0x114" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB5__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB5__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB5__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB5__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB5__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB5__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB5__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB5__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB5__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB5__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 5)" name="DMAC_CFG5" offset="0x118" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG5__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG5__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG5__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG5__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG5__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG5__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG5__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG5__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG5__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 5)" name="DMAC_SPIP5" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 5)" name="DMAC_DPIP5" offset="0x120" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 6)" name="DMAC_SADDR6" offset="0x12C" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 6)" name="DMAC_DADDR6" offset="0x130" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 6)" name="DMAC_DSCR6" offset="0x134" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR6__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 6)" name="DMAC_CTRLA6" offset="0x138" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA6__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA6__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA6__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA6__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 6)" name="DMAC_CTRLB6" offset="0x13C" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB6__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB6__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB6__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB6__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB6__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB6__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB6__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB6__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB6__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB6__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 6)" name="DMAC_CFG6" offset="0x140" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG6__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG6__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG6__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG6__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG6__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG6__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG6__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG6__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG6__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 6)" name="DMAC_SPIP6" offset="0x144" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 6)" name="DMAC_DPIP6" offset="0x148" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Source Address Register (ch_num = 7)" name="DMAC_SADDR7" offset="0x154" rw="RW" size="4">
          <bitfield caption="Channel x Source Address" mask="0xFFFFFFFF" name="SADDR"/>
        </register>
        <register caption="DMAC Channel Destination Address Register (ch_num = 7)" name="DMAC_DADDR7" offset="0x158" rw="RW" size="4">
          <bitfield caption="Channel x Destination Address" mask="0xFFFFFFFF" name="DADDR"/>
        </register>
        <register caption="DMAC Channel Descriptor Address Register (ch_num = 7)" name="DMAC_DSCR7" offset="0x15C" rw="RW" size="4">
          <bitfield caption="" mask="0x00000003" name="DSCR_IF" values="DMAC_DSCR7__DSCR_IF"/>
          <bitfield caption="Buffer Transfer Descriptor Address" mask="0xFFFFFFFC" name="DSCR"/>
        </register>
        <register caption="DMAC Channel Control A Register (ch_num = 7)" name="DMAC_CTRLA7" offset="0x160" rw="RW" size="4">
          <bitfield caption="Buffer Transfer Size" mask="0x0000FFFF" name="BTSIZE"/>
          <bitfield caption="Source Chunk Transfer Size." mask="0x00070000" name="SCSIZE" values="DMAC_CTRLA7__SCSIZE"/>
          <bitfield caption="Destination Chunk Transfer Size" mask="0x00700000" name="DCSIZE" values="DMAC_CTRLA7__DCSIZE"/>
          <bitfield caption="Transfer Width for the Source" mask="0x03000000" name="SRC_WIDTH" values="DMAC_CTRLA7__SRC_WIDTH"/>
          <bitfield caption="Transfer Width for the Destination" mask="0x30000000" name="DST_WIDTH" values="DMAC_CTRLA7__DST_WIDTH"/>
          <bitfield caption="" mask="0x80000000" name="DONE"/>
        </register>
        <register caption="DMAC Channel Control B Register (ch_num = 7)" name="DMAC_CTRLB7" offset="0x164" rw="RW" size="4">
          <bitfield caption="Source Interface Selection Field" mask="0x00000003" name="SIF" values="DMAC_CTRLB7__SIF"/>
          <bitfield caption="Destination Interface Selection Field" mask="0x00000030" name="DIF" values="DMAC_CTRLB7__DIF"/>
          <bitfield caption="Source Picture-in-Picture Mode" mask="0x00000100" name="SRC_PIP" values="DMAC_CTRLB7__SRC_PIP"/>
          <bitfield caption="Destination Picture-in-Picture Mode" mask="0x00001000" name="DST_PIP" values="DMAC_CTRLB7__DST_PIP"/>
          <bitfield caption="Source Address Descriptor" mask="0x00010000" name="SRC_DSCR" values="DMAC_CTRLB7__SRC_DSCR"/>
          <bitfield caption="Destination Address Descriptor" mask="0x00100000" name="DST_DSCR" values="DMAC_CTRLB7__DST_DSCR"/>
          <bitfield caption="Flow Control" mask="0x00E00000" name="FC" values="DMAC_CTRLB7__FC"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Source" mask="0x03000000" name="SRC_INCR" values="DMAC_CTRLB7__SRC_INCR"/>
          <bitfield caption="Incrementing, Decrementing or Fixed Address for the Destination" mask="0x30000000" name="DST_INCR" values="DMAC_CTRLB7__DST_INCR"/>
          <bitfield caption="" mask="0x40000000" name="IEN"/>
          <bitfield caption="Automatic Multiple Buffer Transfer" mask="0x80000000" name="AUTO" values="DMAC_CTRLB7__AUTO"/>
        </register>
        <register caption="DMAC Channel Configuration Register (ch_num = 7)" name="DMAC_CFG7" offset="0x168" rw="RW" size="4">
          <bitfield caption="Source with Peripheral identifier" mask="0x0000000F" name="SRC_PER"/>
          <bitfield caption="Destination with Peripheral identifier" mask="0x000000F0" name="DST_PER"/>
          <bitfield caption="Source Reloaded from Previous" mask="0x00000100" name="SRC_REP" values="DMAC_CFG7__SRC_REP"/>
          <bitfield caption="Software or Hardware Selection for the Source" mask="0x00000200" name="SRC_H2SEL" values="DMAC_CFG7__SRC_H2SEL"/>
          <bitfield caption="SRC_PER Most Significant Bits" mask="0x00000C00" name="SRC_PER_MSB"/>
          <bitfield caption="Destination Reloaded from Previous" mask="0x00001000" name="DST_REP" values="DMAC_CFG7__DST_REP"/>
          <bitfield caption="Software or Hardware Selection for the Destination" mask="0x00002000" name="DST_H2SEL" values="DMAC_CFG7__DST_H2SEL"/>
          <bitfield caption="DST_PER Most Significant Bits" mask="0x0000C000" name="DST_PER_MSB"/>
          <bitfield caption="Stop On Done" mask="0x00010000" name="SOD" values="DMAC_CFG7__SOD"/>
          <bitfield caption="Interface Lock" mask="0x00100000" name="LOCK_IF" values="DMAC_CFG7__LOCK_IF"/>
          <bitfield caption="Bus Lock" mask="0x00200000" name="LOCK_B" values="DMAC_CFG7__LOCK_B"/>
          <bitfield caption="Master Interface Arbiter Lock" mask="0x00400000" name="LOCK_IF_L" values="DMAC_CFG7__LOCK_IF_L"/>
          <bitfield caption="AHB Protection" mask="0x07000000" name="AHB_PROT"/>
          <bitfield caption="FIFO Configuration" mask="0x30000000" name="FIFOCFG" values="DMAC_CFG7__FIFOCFG"/>
        </register>
        <register caption="DMAC Channel Source Picture-in-Picture Configuration Register (ch_num = 7)" name="DMAC_SPIP7" offset="0x16C" rw="RW" size="4">
          <bitfield caption="Source Picture-in-Picture Hole" mask="0x0000FFFF" name="SPIP_HOLE"/>
          <bitfield caption="Source Picture-in-Picture Boundary" mask="0x03FF0000" name="SPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Channel Destination Picture-in-Picture Configuration Register (ch_num = 7)" name="DMAC_DPIP7" offset="0x170" rw="RW" size="4">
          <bitfield caption="Destination Picture-in-Picture Hole" mask="0x0000FFFF" name="DPIP_HOLE"/>
          <bitfield caption="Destination Picture-in-Picture Boundary" mask="0x03FF0000" name="DPIP_BOUNDARY"/>
        </register>
        <register caption="DMAC Write Protect Mode Register" name="DMAC_WPMR" offset="0x1E4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="DMAC Write Protect Status Register" name="DMAC_WPSR" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="DMAC_GCFG__ARB_CFG">
        <value caption="Fixed priority arbiter." name="FIXED" value="0"/>
        <value caption="Modified round robin arbiter." name="ROUND_ROBIN" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR0__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA0__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA0__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA0__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA0__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB0__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG0__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR1__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA1__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA1__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA1__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA1__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB1__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG1__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR2__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA2__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA2__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA2__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA2__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB2__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG2__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR3__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA3__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA3__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA3__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA3__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB3__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG3__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR4__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA4__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA4__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA4__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA4__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB4__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG4__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR5__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA5__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA5__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA5__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA5__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB5__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG5__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR6__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA6__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA6__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA6__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA6__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB6__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG6__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_DSCR7__DSCR_IF">
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The buffer transfer descriptor is fetched via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA7__SCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA7__DCSIZE">
        <value caption="1 data transferred" name="CHK_1" value="0x0"/>
        <value caption="4 data transferred" name="CHK_4" value="0x1"/>
        <value caption="8 data transferred" name="CHK_8" value="0x2"/>
        <value caption="16 data transferred" name="CHK_16" value="0x3"/>
        <value caption="32 data transferred" name="CHK_32" value="0x4"/>
        <value caption="64 data transferred" name="CHK_64" value="0x5"/>
        <value caption="128 data transferred" name="CHK_128" value="0x6"/>
        <value caption="256 data transferred" name="CHK_256" value="0x7"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA7__SRC_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLA7__DST_WIDTH">
        <value caption="the transfer size is set to 8-bit width" name="BYTE" value="0x0"/>
        <value caption="the transfer size is set to 16-bit width" name="HALF_WORD" value="0x1"/>
        <value caption="the transfer size is set to 32-bit width" name="WORD" value="0x2"/>
        <value caption="the transfer size is set to 64-bit width" name="DWORD" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__SIF">
        <value caption="The source transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The source transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The source transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__DIF">
        <value caption="The destination transfer is done via AHB-Lite Interface 0" name="AHB_IF0" value="0x0"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 1" name="AHB_IF1" value="0x1"/>
        <value caption="The destination transfer is done via AHB-Lite Interface 2" name="AHB_IF2" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__SRC_PIP">
        <value caption="Picture-in-Picture mode is disabled. The source data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the source PIP counter reaches the programmable boundary, the address is automatically incremented by a user defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__DST_PIP">
        <value caption="Picture-in-Picture mode is disabled. The Destination data area is contiguous." name="DISABLE" value="0"/>
        <value caption="Picture-in-Picture mode is enabled. When the Destination PIP counter reaches the programmable boundary the address is automatically incremented by a user-defined amount." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__SRC_DSCR">
        <value caption="Source address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the source." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__DST_DSCR">
        <value caption="Destination address is updated when the descriptor is fetched from the memory." name="FETCH_FROM_MEM" value="0"/>
        <value caption="Buffer Descriptor Fetch operation is disabled for the destination." name="FETCH_DISABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__FC">
        <value caption="Memory-to-Memory Transfer DMAC is flow controller" name="MEM2MEM_DMA_FC" value="0x0"/>
        <value caption="Memory-to-Peripheral Transfer DMAC is flow controller" name="MEM2PER_DMA_FC" value="0x1"/>
        <value caption="Peripheral-to-Memory Transfer DMAC is flow controller" name="PER2MEM_DMA_FC" value="0x2"/>
        <value caption="Peripheral-to-Peripheral Transfer DMAC is flow controller" name="PER2PER_DMA_FC" value="0x3"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__SRC_INCR">
        <value caption="The source address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The source address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The source address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__DST_INCR">
        <value caption="The destination address is incremented" name="INCREMENTING" value="0x0"/>
        <value caption="The destination address is decremented" name="DECREMENTING" value="0x1"/>
        <value caption="The destination address remains unchanged" name="FIXED" value="0x2"/>
      </value-group>
      <value-group caption="" name="DMAC_CTRLB7__AUTO">
        <value caption="Automatic multiple buffer transfer is disabled." name="DISABLE" value="0"/>
        <value caption="Automatic multiple buffer transfer is enabled. This bit enables replay mode or contiguous mode when several buffers are transferred." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__SRC_REP">
        <value caption="When automatic mode is activated, source address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the source address and the control register are reloaded from previous transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__SRC_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__DST_REP">
        <value caption="When automatic mode is activated, destination address is contiguous between two buffers." name="CONTIGUOUS_ADDR" value="0"/>
        <value caption="When automatic mode is activated, the destination and the control register are reloaded from the pre-vious transfer." name="RELOAD_ADDR" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__DST_H2SEL">
        <value caption="Software handshaking interface is used to trigger a transfer request." name="SW" value="0"/>
        <value caption="Hardware handshaking interface is used to trigger a transfer request." name="HW" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__SOD">
        <value caption="STOP ON DONE disabled, the descriptor fetch operation ignores DONE Field of CTRLA register." name="DISABLE" value="0"/>
        <value caption="STOP ON DONE activated, the DMAC module is automatically disabled if DONE FIELD is set to 1." name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__LOCK_IF">
        <value caption="Interface Lock capability is disabled" name="DISABLE" value="0"/>
        <value caption="Interface Lock capability is enabled" name="ENABLE" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__LOCK_B">
        <value caption="AHB Bus Locking capability is disabled." name="DISABLE" value="0"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__LOCK_IF_L">
        <value caption="The Master Interface Arbiter is locked by the channel x for a chunk transfer." name="CHUNK" value="0"/>
        <value caption="The Master Interface Arbiter is locked by the channel x for a buffer transfer." name="BUFFER" value="1"/>
      </value-group>
      <value-group caption="" name="DMAC_CFG7__FIFOCFG">
        <value caption="The largest defined length AHB burst is performed on the destination AHB interface." name="ALAP_CFG" value="0x0"/>
        <value caption="When half FIFO size is available/filled, a source/destination request is serviced." name="HALF_CFG" value="0x1"/>
        <value caption="When there is enough space/data available to perform a single AHB access, then the request is serviced." name="ASAP_CFG" value="0x2"/>
      </value-group>
    </module>
    <module caption="Ethernet MAC 10/100" name="EMAC" version="6119I">
      <register-group name="EMAC">
        <register caption="Network Control Register" name="EMAC_NCR" offset="0x00" rw="RW" size="4">
          <bitfield caption="LoopBack" mask="0x00000001" name="LB"/>
          <bitfield caption="Loopback local" mask="0x00000002" name="LLB"/>
          <bitfield caption="Receive enable" mask="0x00000004" name="RE"/>
          <bitfield caption="Transmit enable" mask="0x00000008" name="TE"/>
          <bitfield caption="Management port enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear statistics registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment statistics registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write enable for statistics registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit halt" mask="0x00000400" name="THALT"/>
        </register>
        <register caption="Network Configuration Register" name="EMAC_NCFGR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Jumbo Frames" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTI"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNI"/>
          <bitfield caption="Receive 1536 bytes frames" mask="0x00000100" name="BIG"/>
          <bitfield caption="MDC clock divider" mask="0x00000C00" name="CLK" values="EMAC_NCFGR__CLK"/>
          <bitfield caption="Retry test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PAE"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RBOF" values="EMAC_NCFGR__RBOF"/>
          <bitfield caption="Receive Length field Checking Enable" mask="0x00010000" name="RLCE"/>
          <bitfield caption="Discard Receive FCS" mask="0x00020000" name="DRFCS"/>
          <bitfield caption="" mask="0x00040000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x00080000" name="IRXFCS"/>
        </register>
        <register caption="Network Status Register" name="EMAC_NSR" offset="0x08" rw="R" size="4">
          <bitfield caption="" mask="0x00000002" name="MDIO"/>
          <bitfield caption="" mask="0x00000004" name="IDLE"/>
        </register>
        <register caption="Transmit Status Register" name="EMAC_TSR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Used Bit Read" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit exceeded" mask="0x00000004" name="RLES"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TGO"/>
          <bitfield caption="Buffers exhausted mid frame" mask="0x00000010" name="BEX"/>
          <bitfield caption="Transmit Complete" mask="0x00000020" name="COMP"/>
          <bitfield caption="Transmit Underrun" mask="0x00000040" name="UND"/>
        </register>
        <register caption="Receive Buffer Queue Pointer Register" name="EMAC_RBQP" offset="0x18" rw="RW" size="4">
          <bitfield caption="Receive buffer queue pointer address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Pointer Register" name="EMAC_TBQP" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Transmit buffer queue pointer address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="EMAC_RSR" offset="0x20" rw="RW" size="4">
          <bitfield caption="Buffer Not Available" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="OVR"/>
        </register>
        <register caption="Interrupt Status Register" name="EMAC_ISR" offset="0x24" rw="RW" size="4">
          <bitfield caption="Management Frame Done" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Error" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFRE"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake On LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Interrupt Enable Register" name="EMAC_IER" offset="0x28" rw="W" size="4">
          <bitfield caption="Management Frame sent" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLE"/>
          <bitfield caption="" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFR"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake On LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Interrupt Disable Register" name="EMAC_IDR" offset="0x2C" rw="W" size="4">
          <bitfield caption="Management Frame sent" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLE"/>
          <bitfield caption="" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFR"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake On LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Interrupt Mask Register" name="EMAC_IMR" offset="0x30" rw="R" size="4">
          <bitfield caption="Management Frame sent" mask="0x00000001" name="MFD"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="Receive Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Transmit Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Ethernet Transmit Buffer Underrun" mask="0x00000010" name="TUND"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000020" name="RLE"/>
          <bitfield caption="" mask="0x00000040" name="TXERR"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="Hresp not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame Received" mask="0x00001000" name="PFR"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Wake On LAN" mask="0x00004000" name="WOL"/>
        </register>
        <register caption="Phy Maintenance Register" name="EMAC_MAN" offset="0x34" rw="RW" size="4">
          <bitfield caption="" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="" mask="0x00030000" name="CODE"/>
          <bitfield caption="Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="Read-write" mask="0x30000000" name="RW"/>
          <bitfield caption="Start of frame" mask="0xC0000000" name="SOF"/>
        </register>
        <register caption="Pause Time Register" name="EMAC_PTR" offset="0x38" rw="RW" size="4">
          <bitfield caption="Pause Time" mask="0x0000FFFF" name="PTIME"/>
        </register>
        <register caption="Pause Frames Received Register" name="EMAC_PFR" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Pause Frames received OK" mask="0x0000FFFF" name="FROK"/>
        </register>
        <register caption="Frames Transmitted Ok Register" name="EMAC_FTO" offset="0x40" rw="RW" size="4">
          <bitfield caption="Frames Transmitted OK" mask="0x00FFFFFF" name="FTOK"/>
        </register>
        <register caption="Single Collision Frames Register" name="EMAC_SCF" offset="0x44" rw="RW" size="4">
          <bitfield caption="Single Collision Frames" mask="0x0000FFFF" name="SCF"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="EMAC_MCF" offset="0x48" rw="RW" size="4">
          <bitfield caption="Multicollision Frames" mask="0x0000FFFF" name="MCF"/>
        </register>
        <register caption="Frames Received Ok Register" name="EMAC_FRO" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Frames Received OK" mask="0x00FFFFFF" name="FROK"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="EMAC_FCSE" offset="0x50" rw="RW" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000000FF" name="FCSE"/>
        </register>
        <register caption="Alignment Errors Register" name="EMAC_ALE" offset="0x54" rw="RW" size="4">
          <bitfield caption="Alignment Errors" mask="0x000000FF" name="ALE"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="EMAC_DTF" offset="0x58" rw="RW" size="4">
          <bitfield caption="Deferred Transmission Frames" mask="0x0000FFFF" name="DTF"/>
        </register>
        <register caption="Late Collisions Register" name="EMAC_LCOL" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Late Collisions" mask="0x000000FF" name="LCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="EMAC_ECOL" offset="0x60" rw="RW" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000000FF" name="EXCOL"/>
        </register>
        <register caption="Transmit Underrun Errors Register" name="EMAC_TUND" offset="0x64" rw="RW" size="4">
          <bitfield caption="Transmit Underruns" mask="0x000000FF" name="TUND"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="EMAC_CSE" offset="0x68" rw="RW" size="4">
          <bitfield caption="Carrier Sense Errors" mask="0x000000FF" name="CSE"/>
        </register>
        <register caption="Receive Resource Errors Register" name="EMAC_RRE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0000FFFF" name="RRE"/>
        </register>
        <register caption="Receive Overrun Errors Register" name="EMAC_ROV" offset="0x70" rw="RW" size="4">
          <bitfield caption="Receive Overrun" mask="0x000000FF" name="ROVR"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="EMAC_RSE" offset="0x74" rw="RW" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000000FF" name="RSE"/>
        </register>
        <register caption="Excessive Length Errors Register" name="EMAC_ELE" offset="0x78" rw="RW" size="4">
          <bitfield caption="Excessive Length Errors" mask="0x000000FF" name="EXL"/>
        </register>
        <register caption="Receive Jabbers Register" name="EMAC_RJA" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Receive Jabbers" mask="0x000000FF" name="RJB"/>
        </register>
        <register caption="Undersize Frames Register" name="EMAC_USF" offset="0x80" rw="RW" size="4">
          <bitfield caption="Undersize frames" mask="0x000000FF" name="USF"/>
        </register>
        <register caption="SQE Test Errors Register" name="EMAC_STE" offset="0x84" rw="RW" size="4">
          <bitfield caption="SQE test errors" mask="0x000000FF" name="SQER"/>
        </register>
        <register caption="Received Length Field Mismatch Register" name="EMAC_RLE" offset="0x88" rw="RW" size="4">
          <bitfield caption="Receive Length Field Mismatch" mask="0x000000FF" name="RLFM"/>
        </register>
        <register caption="Hash Register Bottom [31:0] Register" name="EMAC_HRB" offset="0x90" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top [63:32] Register" name="EMAC_HRT" offset="0x94" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Bottom Register" name="EMAC_SA1B" offset="0x98" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Top Register" name="EMAC_SA1T" offset="0x9C" rw="RW" size="4">
          <bitfield caption="" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 2 Bottom Register" name="EMAC_SA2B" offset="0xA0" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 2 Top Register" name="EMAC_SA2T" offset="0xA4" rw="RW" size="4">
          <bitfield caption="" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 3 Bottom Register" name="EMAC_SA3B" offset="0xA8" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 3 Top Register" name="EMAC_SA3T" offset="0xAC" rw="RW" size="4">
          <bitfield caption="" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 4 Bottom Register" name="EMAC_SA4B" offset="0xB0" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 4 Top Register" name="EMAC_SA4T" offset="0xB4" rw="RW" size="4">
          <bitfield caption="" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Type ID Checking Register" name="EMAC_TID" offset="0xB8" rw="RW" size="4">
          <bitfield caption="Type ID checking" mask="0x0000FFFF" name="TID"/>
        </register>
        <register caption="User Input/Output Register" name="EMAC_USRIO" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Reduce MII" mask="0x00000001" name="RMII"/>
          <bitfield caption="Clock Enable" mask="0x00000002" name="CLKEN"/>
        </register>
        <register caption="Wake on LAN Register" name="EMAC_WOL" offset="0xC4" rw="RW" size="4">
          <bitfield caption="ARP request IP address" mask="0x0000FFFF" name="IP"/>
          <bitfield caption="Magic packet event enable" mask="0x00010000" name="MAG"/>
          <bitfield caption="ARP request IP address" mask="0x00020000" name="ARP"/>
          <bitfield caption="Specific address register 1 event enable" mask="0x00040000" name="SA1"/>
          <bitfield caption="Multicast hash event enable" mask="0x00080000" name="MTI"/>
        </register>
      </register-group>
      <value-group caption="" name="EMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)." name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)." name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)." name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)." name="MCK_64" value="0x3"/>
      </value-group>
      <value-group caption="" name="EMAC_NCFGR__RBOF">
        <value caption="No offset from start of receive buffer." name="OFFSET_0" value="0x0"/>
        <value caption="One-byte offset from start of receive buffer." name="OFFSET_1" value="0x1"/>
        <value caption="Two-byte offset from start of receive buffer." name="OFFSET_2" value="0x2"/>
        <value caption="Three-byte offset from start of receive buffer." name="OFFSET_3" value="0x3"/>
      </value-group>
    </module>
    <module caption="Fuse Controller" name="FUSE" version="11094B">
      <register-group name="FUSE">
        <register caption="Fuse Control Register" name="FUSE_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Write Request" mask="0x00000001" name="WRQ"/>
          <bitfield caption="Read Request" mask="0x00000002" name="RRQ"/>
          <bitfield caption="Key code" mask="0x0000FF00" name="KEY" values="FUSE_CR__KEY"/>
        </register>
        <register caption="Fuse Mode Register" name="FUSE_MR" offset="0x04" rw="W" size="4">
          <bitfield caption="Mask Fuse Status Registers" mask="0x00000001" name="MSK"/>
        </register>
        <register caption="Fuse Index Register" name="FUSE_IR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Write Status" mask="0x00000001" name="WS"/>
          <bitfield caption="Read Status" mask="0x00000002" name="RS"/>
          <bitfield caption="Word Selection" mask="0x00000F00" name="WSEL"/>
        </register>
        <register caption="Fuse Data Register" name="FUSE_DR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Data to Program" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Fuse Status Register 0" name="FUSE_SR0" offset="0x10" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 1" name="FUSE_SR1" offset="0x14" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 2" name="FUSE_SR2" offset="0x18" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 3" name="FUSE_SR3" offset="0x1C" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 4" name="FUSE_SR4" offset="0x20" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 5" name="FUSE_SR5" offset="0x24" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 6" name="FUSE_SR6" offset="0x28" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
        <register caption="Fuse Status Register 7" name="FUSE_SR7" offset="0x2C" rw="R" size="4">
          <bitfield caption="Fuse Status" mask="0xFFFFFFFF" name="FUSE"/>
        </register>
      </register-group>
      <value-group caption="" name="FUSE_CR__KEY">
        <value caption="valid key." name="VALID" value="0xFB"/>
      </value-group>
    </module>
    <module caption="Gigabit Ethernet MAC" name="GMAC" version="11046C">
      <register-group name="GMAC">
        <register caption="Network Control Register" name="GMAC_NCR" offset="0x000" rw="RW" size="4">
          <bitfield caption="Loop Back" mask="0x00000001" name="LB"/>
          <bitfield caption="Loop Back Local" mask="0x00000002" name="LBL"/>
          <bitfield caption="Receive Enable" mask="0x00000004" name="RXEN"/>
          <bitfield caption="Transmit Enable" mask="0x00000008" name="TXEN"/>
          <bitfield caption="Management Port Enable" mask="0x00000010" name="MPE"/>
          <bitfield caption="Clear Statistics Registers" mask="0x00000020" name="CLRSTAT"/>
          <bitfield caption="Increment Statistics Registers" mask="0x00000040" name="INCSTAT"/>
          <bitfield caption="Write Enable for Statistics Registers" mask="0x00000080" name="WESTAT"/>
          <bitfield caption="Back pressure" mask="0x00000100" name="BP"/>
          <bitfield caption="Start Transmission" mask="0x00000200" name="TSTART"/>
          <bitfield caption="Transmit Halt" mask="0x00000400" name="THALT"/>
          <bitfield caption="Transmit Pause Frame" mask="0x00000800" name="TXPF"/>
          <bitfield caption="Transmit Zero Quantum Pause Frame" mask="0x00001000" name="TXZQPF"/>
          <bitfield caption="Read Snapshot" mask="0x00004000" name="RDS"/>
          <bitfield caption="Store Receive Time Stamp to Memory" mask="0x00008000" name="SRTSM"/>
          <bitfield caption="Enable PFC Priority-based Pause Reception" mask="0x00010000" name="ENPBPR"/>
          <bitfield caption="Transmit PFC Priority-based Pause Frame" mask="0x00020000" name="TXPBPF"/>
          <bitfield caption="Flush Next Packet" mask="0x00040000" name="FNP"/>
        </register>
        <register caption="Network Configuration Register" name="GMAC_NCFGR" offset="0x004" rw="RW" size="4">
          <bitfield caption="Speed" mask="0x00000001" name="SPD"/>
          <bitfield caption="Full Duplex" mask="0x00000002" name="FD"/>
          <bitfield caption="Discard Non-VLAN FRAMES" mask="0x00000004" name="DNVLAN"/>
          <bitfield caption="Jumbo Frame Size" mask="0x00000008" name="JFRAME"/>
          <bitfield caption="Copy All Frames" mask="0x00000010" name="CAF"/>
          <bitfield caption="No Broadcast" mask="0x00000020" name="NBC"/>
          <bitfield caption="Multicast Hash Enable" mask="0x00000040" name="MTIHEN"/>
          <bitfield caption="Unicast Hash Enable" mask="0x00000080" name="UNIHEN"/>
          <bitfield caption="1536 Maximum Frame Size" mask="0x00000100" name="MAXFS"/>
          <bitfield caption="Gigabit Mode Enable" mask="0x00000400" name="GBE"/>
          <bitfield caption="Physical Interface Select" mask="0x00000800" name="PIS"/>
          <bitfield caption="Retry Test" mask="0x00001000" name="RTY"/>
          <bitfield caption="Pause Enable" mask="0x00002000" name="PEN"/>
          <bitfield caption="Receive Buffer Offset" mask="0x0000C000" name="RXBUFO"/>
          <bitfield caption="Length Field Error Frame Discard" mask="0x00010000" name="LFERD"/>
          <bitfield caption="Remove FCS" mask="0x00020000" name="RFCS"/>
          <bitfield caption="MDC CLock Division" mask="0x001C0000" name="CLK" values="GMAC_NCFGR__CLK"/>
          <bitfield caption="Data Bus Width" mask="0x00600000" name="DBW" values="GMAC_NCFGR__DBW"/>
          <bitfield caption="Disable Copy of Pause Frames" mask="0x00800000" name="DCPF"/>
          <bitfield caption="Receive Checksum Offload Enable" mask="0x01000000" name="RXCOEN"/>
          <bitfield caption="Enable Frames Received in Half Duplex" mask="0x02000000" name="EFRHD"/>
          <bitfield caption="Ignore RX FCS" mask="0x04000000" name="IRXFCS"/>
          <bitfield caption="IP Stretch Enable" mask="0x10000000" name="IPGSEN"/>
          <bitfield caption="Receive Bad Preamble" mask="0x20000000" name="RXBP"/>
          <bitfield caption="Ignore IPG rx_er" mask="0x40000000" name="IRXER"/>
        </register>
        <register caption="Network Status Register" name="GMAC_NSR" offset="0x008" rw="R" size="4">
          <bitfield caption="MDIO Input Status" mask="0x00000002" name="MDIO"/>
          <bitfield caption="PHY Management Logic Idle" mask="0x00000004" name="IDLE"/>
        </register>
        <register caption="User Register" name="GMAC_UR" offset="0x00C" rw="RW" size="4">
          <bitfield caption="RGMII Mode" mask="0x00000001" name="RGMII"/>
          <bitfield caption="Half Duplex Flow Control" mask="0x00000040" name="HDFC"/>
          <bitfield caption="BPDG Bypass Deglitchers" mask="0x00000080" name="BPDG"/>
        </register>
        <register caption="DMA Configuration Register" name="GMAC_DCFGR" offset="0x010" rw="RW" size="4">
          <bitfield caption="Fixed Burst Length for DMA Data Operations:" mask="0x0000001F" name="FBLDO" values="GMAC_DCFGR__FBLDO"/>
          <bitfield caption="Endian Swap Mode Enable for Management Descriptor Accesses" mask="0x00000040" name="ESMA"/>
          <bitfield caption="Endian Swap Mode Enable for Packet Data Accesses" mask="0x00000080" name="ESPA"/>
          <bitfield caption="Receiver Packet Buffer Memory Size Select" mask="0x00000300" name="RXBMS" values="GMAC_DCFGR__RXBMS"/>
          <bitfield caption="Transmitter Packet Buffer Memory Size Select" mask="0x00000400" name="TXPBMS"/>
          <bitfield caption="Transmitter Checksum Generation Offload Enable" mask="0x00000800" name="TXCOEN"/>
          <bitfield caption="DMA Receive Buffer Size" mask="0x00FF0000" name="DRBS"/>
          <bitfield caption="DMA Discard Receive Packets" mask="0x01000000" name="DDRP"/>
        </register>
        <register caption="Transmit Status Register" name="GMAC_TSR" offset="0x014" rw="RW" size="4">
          <bitfield caption="Used Bit Read" mask="0x00000001" name="UBR"/>
          <bitfield caption="Collision Occurred" mask="0x00000002" name="COL"/>
          <bitfield caption="Retry Limit Exceeded" mask="0x00000004" name="RLE"/>
          <bitfield caption="Transmit Go" mask="0x00000008" name="TXGO"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000010" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000020" name="TXCOMP"/>
          <bitfield caption="Transmit Under Run" mask="0x00000040" name="UND"/>
          <bitfield caption="Late Collision Occurred" mask="0x00000080" name="LCO"/>
          <bitfield caption="HRESP Not OK" mask="0x00000100" name="HRESP"/>
        </register>
        <register caption="Receive Buffer Queue Base Address" name="GMAC_RBQB" offset="0x018" rw="RW" size="4">
          <bitfield caption="Receive buffer queue base address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address" name="GMAC_TBQB" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0xFFFFFFFC" name="ADDR"/>
        </register>
        <register caption="Receive Status Register" name="GMAC_RSR" offset="0x020" rw="RW" size="4">
          <bitfield caption="Buffer Not Available" mask="0x00000001" name="BNA"/>
          <bitfield caption="Frame Received" mask="0x00000002" name="REC"/>
          <bitfield caption="Receive Overrun" mask="0x00000004" name="RXOVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000008" name="HNO"/>
        </register>
        <register caption="Interrupt Status Register" name="GMAC_ISR" offset="0x024" rw="R" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Under Run" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
        </register>
        <register caption="Interrupt Enable Register" name="GMAC_IER" offset="0x028" rw="W" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Under Run" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
        </register>
        <register caption="Interrupt Disable Register" name="GMAC_IDR" offset="0x02C" rw="W" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Under Run" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
          <bitfield caption="TSU Seconds Register Increment" mask="0x04000000" name="SRI"/>
          <bitfield caption="Wake On LAN" mask="0x10000000" name="WOL"/>
        </register>
        <register caption="Interrupt Mask Register" name="GMAC_IMR" offset="0x030" rw="R" size="4">
          <bitfield caption="Management Frame Sent" mask="0x00000001" name="MFS"/>
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="TX Used Bit Read" mask="0x00000008" name="TXUBR"/>
          <bitfield caption="Transmit Under Run" mask="0x00000010" name="TUR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
          <bitfield caption="Pause Frame with Non-zero Pause Quantum Received" mask="0x00001000" name="PFNZ"/>
          <bitfield caption="Pause Time Zero" mask="0x00002000" name="PTZ"/>
          <bitfield caption="Pause Frame Transmitted" mask="0x00004000" name="PFTR"/>
          <bitfield caption="External Interrupt" mask="0x00008000" name="EXINT"/>
          <bitfield caption="PTP Delay Request Frame Received" mask="0x00040000" name="DRQFR"/>
          <bitfield caption="PTP Sync Frame Received" mask="0x00080000" name="SFR"/>
          <bitfield caption="PTP Delay Request Frame Transmitted" mask="0x00100000" name="DRQFT"/>
          <bitfield caption="PTP Sync Frame Transmitted" mask="0x00200000" name="SFT"/>
          <bitfield caption="PDelay Request Frame Received" mask="0x00400000" name="PDRQFR"/>
          <bitfield caption="PDelay Response Frame Received" mask="0x00800000" name="PDRSFR"/>
          <bitfield caption="PDelay Request Frame Transmitted" mask="0x01000000" name="PDRQFT"/>
          <bitfield caption="PDelay Response Frame Transmitted" mask="0x02000000" name="PDRSFT"/>
        </register>
        <register caption="PHY Maintenance Register" name="GMAC_MAN" offset="0x034" rw="RW" size="4">
          <bitfield caption="PHY Data" mask="0x0000FFFF" name="DATA"/>
          <bitfield caption="Write Ten" mask="0x00030000" name="WTN"/>
          <bitfield caption="Register Address" mask="0x007C0000" name="REGA"/>
          <bitfield caption="PHY Address" mask="0x0F800000" name="PHYA"/>
          <bitfield caption="Operation" mask="0x30000000" name="OP"/>
          <bitfield caption="Clause 22 Operation" mask="0x40000000" name="CLTTO"/>
          <bitfield caption="Write ZERO" mask="0x80000000" name="WZO"/>
        </register>
        <register caption="Received Pause Quantum Register" name="GMAC_RPQ" offset="0x038" rw="R" size="4">
          <bitfield caption="Received Pause Quantum" mask="0x0000FFFF" name="RPQ"/>
        </register>
        <register caption="Transmit Pause Quantum Register" name="GMAC_TPQ" offset="0x03C" rw="RW" size="4">
          <bitfield caption="Transmit Pause Quantum" mask="0x0000FFFF" name="TPQ"/>
        </register>
        <register caption="TX Partial Store and Forward Register" name="GMAC_TPSF" offset="0x040" rw="RW" size="4">
          <bitfield caption="tx_pbuf_addr-1:0" mask="0x00000FFF" name="TPB1ADR"/>
          <bitfield caption="Enable TX Partial Store and Forward Operation" mask="0x80000000" name="ENTXP"/>
        </register>
        <register caption="RX Partial Store and Forward Register" name="GMAC_RPSF" offset="0x044" rw="RW" size="4">
          <bitfield caption="rx_pbuf_addr-1:0" mask="0x00000FFF" name="RPB1ADR"/>
          <bitfield caption="Enable RX Partial Store and Forward Operation" mask="0x80000000" name="ENRXP"/>
        </register>
        <register caption="Hash Register Bottom [31:0]" name="GMAC_HRB" offset="0x080" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Hash Register Top [63:32]" name="GMAC_HRT" offset="0x084" rw="RW" size="4">
          <bitfield caption="Hash Address" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Bottom [31:0] Register" name="GMAC_SAB1" offset="0x088" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Top [47:32] Register" name="GMAC_SAT1" offset="0x08C" rw="RW" size="4">
          <bitfield caption="Specific Address 1" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 2 Bottom [31:0] Register" name="GMAC_SAB2" offset="0x090" rw="RW" size="4">
          <bitfield caption="Specific Address 2" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 2 Top [47:32] Register" name="GMAC_SAT2" offset="0x094" rw="RW" size="4">
          <bitfield caption="Specific Address 2" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 3 Bottom [31:0] Register" name="GMAC_SAB3" offset="0x098" rw="RW" size="4">
          <bitfield caption="Specific Address 3" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 3 Top [47:32] Register" name="GMAC_SAT3" offset="0x09C" rw="RW" size="4">
          <bitfield caption="Specific Address 3" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 4 Bottom [31:0] Register" name="GMAC_SAB4" offset="0x0A0" rw="RW" size="4">
          <bitfield caption="Specific Address 4" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 4 Top [47:32] Register" name="GMAC_SAT4" offset="0x0A4" rw="RW" size="4">
          <bitfield caption="Specific Address 4" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Type ID Match 1 Register 0" name="GMAC_TIDM0" offset="0xA8" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
        </register>
        <register caption="Type ID Match 1 Register 1" name="GMAC_TIDM1" offset="0xAC" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
        </register>
        <register caption="Type ID Match 1 Register 2" name="GMAC_TIDM2" offset="0xB0" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
        </register>
        <register caption="Type ID Match 1 Register 3" name="GMAC_TIDM3" offset="0xB4" rw="RW" size="4">
          <bitfield caption="Type ID Match 1" mask="0x0000FFFF" name="TID"/>
        </register>
        <register caption="Wake on LAN Register" name="GMAC_WOL" offset="0x0B8" rw="RW" size="4">
          <bitfield caption="ARP Request IP Address" mask="0x0000FFFF" name="IP"/>
          <bitfield caption="Magic Packet Event Enable" mask="0x00010000" name="MAG"/>
          <bitfield caption="ARP Request IP Address" mask="0x00020000" name="ARP"/>
          <bitfield caption="Specific Address Register 1 Event Enable" mask="0x00040000" name="SA1"/>
          <bitfield caption="Multicast Hash Event Enable" mask="0x00080000" name="MTI"/>
        </register>
        <register caption="IPG Stretch Register" name="GMAC_IPGS" offset="0x0BC" rw="RW" size="4">
          <bitfield caption="Frame Length" mask="0x0000FFFF" name="FL"/>
        </register>
        <register caption="Stacked VLAN Register" name="GMAC_SVLAN" offset="0x0C0" rw="RW" size="4">
          <bitfield caption="User Defined VLAN_TYPE Field" mask="0x0000FFFF" name="VLAN_TYPE"/>
          <bitfield caption="Enable Stacked VLAN Processing Mode" mask="0x80000000" name="ESVLAN"/>
        </register>
        <register caption="Transmit PFC Pause Register" name="GMAC_TPFCP" offset="0x0C4" rw="RW" size="4">
          <bitfield caption="Priority Enable Vector" mask="0x000000FF" name="PEV"/>
          <bitfield caption="Pause Quantum" mask="0x0000FF00" name="PQ"/>
        </register>
        <register caption="Specific Address 1 Mask Bottom [31:0] Register" name="GMAC_SAMB1" offset="0x0C8" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0xFFFFFFFF" name="ADDR"/>
        </register>
        <register caption="Specific Address 1 Mask Top [47:32] Register" name="GMAC_SAMT1" offset="0x0CC" rw="RW" size="4">
          <bitfield caption="Specific Address 1 Mask" mask="0x0000FFFF" name="ADDR"/>
        </register>
        <register caption="Octets Transmitted [31:0] Register" name="GMAC_OTLO" offset="0x100" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0xFFFFFFFF" name="TXO"/>
        </register>
        <register caption="Octets Transmitted [47:32] Register" name="GMAC_OTHI" offset="0x104" rw="R" size="4">
          <bitfield caption="Transmitted Octets" mask="0x0000FFFF" name="TXO"/>
        </register>
        <register caption="Frames Transmitted Register" name="GMAC_FT" offset="0x108" rw="R" size="4">
          <bitfield caption="Frames Transmitted without Error" mask="0xFFFFFFFF" name="FTX"/>
        </register>
        <register caption="Broadcast Frames Transmitted Register" name="GMAC_BCFT" offset="0x10C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Transmitted without Error" mask="0xFFFFFFFF" name="BFTX"/>
        </register>
        <register caption="Multicast Frames Transmitted Register" name="GMAC_MFT" offset="0x110" rw="R" size="4">
          <bitfield caption="Multicast Frames Transmitted without Error" mask="0xFFFFFFFF" name="MFTX"/>
        </register>
        <register caption="Pause Frames Transmitted Register" name="GMAC_PFT" offset="0x114" rw="R" size="4">
          <bitfield caption="Pause Frames Transmitted Register" mask="0x0000FFFF" name="PFTX"/>
        </register>
        <register caption="64 Byte Frames Transmitted Register" name="GMAC_BFT64" offset="0x118" rw="R" size="4">
          <bitfield caption="64 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="65 to 127 Byte Frames Transmitted Register" name="GMAC_TBFT127" offset="0x11C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="128 to 255 Byte Frames Transmitted Register" name="GMAC_TBFT255" offset="0x120" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="256 to 511 Byte Frames Transmitted Register" name="GMAC_TBFT511" offset="0x124" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Transmitted Register" name="GMAC_TBFT1023" offset="0x128" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Transmitted Register" name="GMAC_TBFT1518" offset="0x12C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Greater Than 1518 Byte Frames Transmitted Register" name="GMAC_GTBFT1518" offset="0x130" rw="R" size="4">
          <bitfield caption="Greater than 1518 Byte Frames Transmitted without Error" mask="0xFFFFFFFF" name="NFTX"/>
        </register>
        <register caption="Transmit Under Runs Register" name="GMAC_TUR" offset="0x134" rw="R" size="4">
          <bitfield caption="Transmit Under Runs" mask="0x000003FF" name="TXUNR"/>
        </register>
        <register caption="Single Collision Frames Register" name="GMAC_SCF" offset="0x138" rw="R" size="4">
          <bitfield caption="Single Collision" mask="0x0003FFFF" name="SCOL"/>
        </register>
        <register caption="Multiple Collision Frames Register" name="GMAC_MCF" offset="0x13C" rw="R" size="4">
          <bitfield caption="Multiple Collision" mask="0x0003FFFF" name="MCOL"/>
        </register>
        <register caption="Excessive Collisions Register" name="GMAC_EC" offset="0x140" rw="R" size="4">
          <bitfield caption="Excessive Collisions" mask="0x000003FF" name="XCOL"/>
        </register>
        <register caption="Late Collisions Register" name="GMAC_LC" offset="0x144" rw="R" size="4">
          <bitfield caption="Late Collisions" mask="0x000003FF" name="LCOL"/>
        </register>
        <register caption="Deferred Transmission Frames Register" name="GMAC_DTF" offset="0x148" rw="R" size="4">
          <bitfield caption="Deferred Transmission" mask="0x0003FFFF" name="DEFT"/>
        </register>
        <register caption="Carrier Sense Errors Register" name="GMAC_CSE" offset="0x14C" rw="R" size="4">
          <bitfield caption="Carrier Sense Error" mask="0x000003FF" name="CSR"/>
        </register>
        <register caption="Octets Received [31:0] Received" name="GMAC_ORLO" offset="0x150" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0xFFFFFFFF" name="RXO"/>
        </register>
        <register caption="Octets Received [47:32] Received" name="GMAC_ORHI" offset="0x154" rw="R" size="4">
          <bitfield caption="Received Octets" mask="0x0000FFFF" name="RXO"/>
        </register>
        <register caption="Frames Received Register" name="GMAC_FR" offset="0x158" rw="R" size="4">
          <bitfield caption="Frames Received without Error" mask="0xFFFFFFFF" name="FRX"/>
        </register>
        <register caption="Broadcast Frames Received Register" name="GMAC_BCFR" offset="0x15C" rw="R" size="4">
          <bitfield caption="Broadcast Frames Received without Error" mask="0xFFFFFFFF" name="BFRX"/>
        </register>
        <register caption="Multicast Frames Received Register" name="GMAC_MFR" offset="0x160" rw="R" size="4">
          <bitfield caption="Multicast Frames Received without Error" mask="0xFFFFFFFF" name="MFRX"/>
        </register>
        <register caption="Pause Frames Received Register" name="GMAC_PFR" offset="0x164" rw="R" size="4">
          <bitfield caption="Pause Frames Received Register" mask="0x0000FFFF" name="PFRX"/>
        </register>
        <register caption="64 Byte Frames Received Register" name="GMAC_BFR64" offset="0x168" rw="R" size="4">
          <bitfield caption="64 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="65 to 127 Byte Frames Received Register" name="GMAC_TBFR127" offset="0x16C" rw="R" size="4">
          <bitfield caption="65 to 127 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="128 to 255 Byte Frames Received Register" name="GMAC_TBFR255" offset="0x170" rw="R" size="4">
          <bitfield caption="128 to 255 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="256 to 511Byte Frames Received Register" name="GMAC_TBFR511" offset="0x174" rw="R" size="4">
          <bitfield caption="256 to 511 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="512 to 1023 Byte Frames Received Register" name="GMAC_TBFR1023" offset="0x178" rw="R" size="4">
          <bitfield caption="512 to 1023 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1024 to 1518 Byte Frames Received Register" name="GMAC_TBFR1518" offset="0x17C" rw="R" size="4">
          <bitfield caption="1024 to 1518 Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="1519 to Maximum Byte Frames Received Register" name="GMAC_TMXBFR" offset="0x180" rw="R" size="4">
          <bitfield caption="1519 to Maximum Byte Frames Received without Error" mask="0xFFFFFFFF" name="NFRX"/>
        </register>
        <register caption="Undersize Frames Received Register" name="GMAC_UFR" offset="0x184" rw="R" size="4">
          <bitfield caption="Undersize Frames Received" mask="0x000003FF" name="UFRX"/>
        </register>
        <register caption="Oversize Frames Received Register" name="GMAC_OFR" offset="0x188" rw="R" size="4">
          <bitfield caption="Oversized Frames Received" mask="0x000003FF" name="OFRX"/>
        </register>
        <register caption="Jabbers Received Register" name="GMAC_JR" offset="0x18C" rw="R" size="4">
          <bitfield caption="Jabbers Received" mask="0x000003FF" name="JRX"/>
        </register>
        <register caption="Frame Check Sequence Errors Register" name="GMAC_FCSE" offset="0x190" rw="R" size="4">
          <bitfield caption="Frame Check Sequence Errors" mask="0x000003FF" name="FCKR"/>
        </register>
        <register caption="Length Field Frame Errors Register" name="GMAC_LFFE" offset="0x194" rw="R" size="4">
          <bitfield caption="Length Field Frame Errors" mask="0x000003FF" name="LFER"/>
        </register>
        <register caption="Receive Symbol Errors Register" name="GMAC_RSE" offset="0x198" rw="R" size="4">
          <bitfield caption="Receive Symbol Errors" mask="0x000003FF" name="RXSE"/>
        </register>
        <register caption="Alignment Errors Register" name="GMAC_AE" offset="0x19C" rw="R" size="4">
          <bitfield caption="Alignment Errors" mask="0x000003FF" name="AER"/>
        </register>
        <register caption="Receive Resource Errors Register" name="GMAC_RRE" offset="0x1A0" rw="R" size="4">
          <bitfield caption="Receive Resource Errors" mask="0x0003FFFF" name="RXRER"/>
        </register>
        <register caption="Receive Overrun Register" name="GMAC_ROE" offset="0x1A4" rw="R" size="4">
          <bitfield caption="Receive Overruns" mask="0x000003FF" name="RXOVR"/>
        </register>
        <register caption="IP Header Checksum Errors Register" name="GMAC_IHCE" offset="0x1A8" rw="R" size="4">
          <bitfield caption="IP Header Checksum Errors" mask="0x000000FF" name="HCKER"/>
        </register>
        <register caption="TCP Checksum Errors Register" name="GMAC_TCE" offset="0x1AC" rw="R" size="4">
          <bitfield caption="TCP Checksum Errors" mask="0x000000FF" name="TCKER"/>
        </register>
        <register caption="UDP Checksum Errors Register" name="GMAC_UCE" offset="0x1B0" rw="R" size="4">
          <bitfield caption="UDP Checksum Errors" mask="0x000000FF" name="UCKER"/>
        </register>
        <register caption="1588 Timer Sync Strobe Seconds Register" name="GMAC_TSSS" offset="0x1C8" rw="RW" size="4">
          <bitfield caption="Value of Timer Seconds Register Capture" mask="0xFFFFFFFF" name="VTS"/>
        </register>
        <register caption="1588 Timer Sync Strobe Nanoseconds Register" name="GMAC_TSSN" offset="0x1CC" rw="RW" size="4">
          <bitfield caption="Value Timer Nanoseconds Register Capture" mask="0x3FFFFFFF" name="VTN"/>
        </register>
        <register caption="1588 Timer Seconds Register" name="GMAC_TS" offset="0x1D0" rw="RW" size="4">
          <bitfield caption="Timer Count in Seconds" mask="0xFFFFFFFF" name="TCS"/>
        </register>
        <register caption="1588 Timer Nanoseconds Register" name="GMAC_TN" offset="0x1D4" rw="RW" size="4">
          <bitfield caption="Timer Count in Nanoseconds" mask="0x3FFFFFFF" name="TNS"/>
        </register>
        <register caption="1588 Timer Adjust Register" name="GMAC_TA" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Increment/Decrement" mask="0x3FFFFFFF" name="ITDT"/>
          <bitfield caption="Adjust 1588 Timer" mask="0x80000000" name="ADJ"/>
        </register>
        <register caption="1588 Timer Increment Register" name="GMAC_TI" offset="0x1DC" rw="RW" size="4">
          <bitfield caption="Count Nanoseconds" mask="0x000000FF" name="CNS"/>
          <bitfield caption="Alternative Count Nanoseconds" mask="0x0000FF00" name="ACNS"/>
          <bitfield caption="Number of Increments" mask="0x00FF0000" name="NIT"/>
        </register>
        <register caption="PTP Event Frame Transmitted Seconds" name="GMAC_EFTS" offset="0x1E0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Transmitted Nanoseconds" name="GMAC_EFTN" offset="0x1E4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Seconds" name="GMAC_EFRS" offset="0x1E8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Event Frame Received Nanoseconds" name="GMAC_EFRN" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Seconds" name="GMAC_PEFTS" offset="0x1F0" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Transmitted Nanoseconds" name="GMAC_PEFTN" offset="0x1F4" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Seconds" name="GMAC_PEFRS" offset="0x1F8" rw="R" size="4">
          <bitfield caption="Register Update" mask="0xFFFFFFFF" name="RUD"/>
        </register>
        <register caption="PTP Peer Event Frame Received Nanoseconds" name="GMAC_PEFRN" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Register Update" mask="0x3FFFFFFF" name="RUD"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 0" name="GMAC_ISRPQ0" offset="0x400" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 1" name="GMAC_ISRPQ1" offset="0x404" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 2" name="GMAC_ISRPQ2" offset="0x408" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 3" name="GMAC_ISRPQ3" offset="0x40C" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 4" name="GMAC_ISRPQ4" offset="0x410" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 5" name="GMAC_ISRPQ5" offset="0x414" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Status Register Priority Queue 6" name="GMAC_ISRPQ6" offset="0x418" rw="R" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 0" name="GMAC_TBQBAPQ0" offset="0x440" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 1" name="GMAC_TBQBAPQ1" offset="0x444" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 2" name="GMAC_TBQBAPQ2" offset="0x448" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 3" name="GMAC_TBQBAPQ3" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 4" name="GMAC_TBQBAPQ4" offset="0x450" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 5" name="GMAC_TBQBAPQ5" offset="0x454" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Transmit Buffer Queue Base Address Priority Queue 6" name="GMAC_TBQBAPQ6" offset="0x458" rw="RW" size="4">
          <bitfield caption="Transmit Buffer Queue Base Address" mask="0x000000FC" name="TXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 0" name="GMAC_RBQBAPQ0" offset="0x480" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 1" name="GMAC_RBQBAPQ1" offset="0x484" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 2" name="GMAC_RBQBAPQ2" offset="0x488" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 3" name="GMAC_RBQBAPQ3" offset="0x48C" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 4" name="GMAC_RBQBAPQ4" offset="0x490" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 5" name="GMAC_RBQBAPQ5" offset="0x494" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Queue Base Address Priority Queue 6" name="GMAC_RBQBAPQ6" offset="0x498" rw="RW" size="4">
          <bitfield caption="Receive Buffer Queue Base Address" mask="0x000000FC" name="RXBQBA"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 0" name="GMAC_RBSRPQ0" offset="0x4A0" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 1" name="GMAC_RBSRPQ1" offset="0x4A4" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 2" name="GMAC_RBSRPQ2" offset="0x4A8" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 3" name="GMAC_RBSRPQ3" offset="0x4AC" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 4" name="GMAC_RBSRPQ4" offset="0x4B0" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 5" name="GMAC_RBSRPQ5" offset="0x4B4" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Receive Buffer Size Register Priority Queue 6" name="GMAC_RBSRPQ6" offset="0x4B8" rw="RW" size="4">
          <bitfield caption="Receive Buffer Size" mask="0x0000FFFF" name="RBS"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 0" name="GMAC_ST1RPQ0" offset="0x500" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 1" name="GMAC_ST1RPQ1" offset="0x504" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 2" name="GMAC_ST1RPQ2" offset="0x508" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 3" name="GMAC_ST1RPQ3" offset="0x50C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 4" name="GMAC_ST1RPQ4" offset="0x510" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 5" name="GMAC_ST1RPQ5" offset="0x514" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 6" name="GMAC_ST1RPQ6" offset="0x518" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 7" name="GMAC_ST1RPQ7" offset="0x51C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 8" name="GMAC_ST1RPQ8" offset="0x520" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 9" name="GMAC_ST1RPQ9" offset="0x524" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 10" name="GMAC_ST1RPQ10" offset="0x528" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 11" name="GMAC_ST1RPQ11" offset="0x52C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 12" name="GMAC_ST1RPQ12" offset="0x530" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 13" name="GMAC_ST1RPQ13" offset="0x534" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 14" name="GMAC_ST1RPQ14" offset="0x538" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type1 Register Priority Queue 15" name="GMAC_ST1RPQ15" offset="0x53C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="Differentiated Services or Traffic Class Match" mask="0x00000FF0" name="DSTCM"/>
          <bitfield caption="UDP Port Match" mask="0x0FFFF000" name="UDPM"/>
          <bitfield caption="Differentiated Services or Traffic Class Match Enable" mask="0x10000000" name="DSTCE"/>
          <bitfield caption="UDP Port Match Enable" mask="0x20000000" name="UDPE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 0" name="GMAC_ST2RPQ0" offset="0x540" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 1" name="GMAC_ST2RPQ1" offset="0x544" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 2" name="GMAC_ST2RPQ2" offset="0x548" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 3" name="GMAC_ST2RPQ3" offset="0x54C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 4" name="GMAC_ST2RPQ4" offset="0x550" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 5" name="GMAC_ST2RPQ5" offset="0x554" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 6" name="GMAC_ST2RPQ6" offset="0x558" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 7" name="GMAC_ST2RPQ7" offset="0x55C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 8" name="GMAC_ST2RPQ8" offset="0x560" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 9" name="GMAC_ST2RPQ9" offset="0x564" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 10" name="GMAC_ST2RPQ10" offset="0x568" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 11" name="GMAC_ST2RPQ11" offset="0x56C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 12" name="GMAC_ST2RPQ12" offset="0x570" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 13" name="GMAC_ST2RPQ13" offset="0x574" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 14" name="GMAC_ST2RPQ14" offset="0x578" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Screening Type2 Register Priority Queue 15" name="GMAC_ST2RPQ15" offset="0x57C" rw="RW" size="4">
          <bitfield caption="Que Number (0-&gt;7)" mask="0x0000000F" name="QNB"/>
          <bitfield caption="VLAN Priority" mask="0x000000F0" name="VLANP"/>
          <bitfield caption="VLAN Enable" mask="0x00000100" name="VLANE"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 0" name="GMAC_IERPQ0" offset="0x600" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 1" name="GMAC_IERPQ1" offset="0x604" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 2" name="GMAC_IERPQ2" offset="0x608" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 3" name="GMAC_IERPQ3" offset="0x60C" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 4" name="GMAC_IERPQ4" offset="0x610" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 5" name="GMAC_IERPQ5" offset="0x614" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Enable Register Priority Queue 6" name="GMAC_IERPQ6" offset="0x618" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 0" name="GMAC_IDRPQ0" offset="0x620" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 1" name="GMAC_IDRPQ1" offset="0x624" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 2" name="GMAC_IDRPQ2" offset="0x628" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 3" name="GMAC_IDRPQ3" offset="0x62C" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 4" name="GMAC_IDRPQ4" offset="0x630" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 5" name="GMAC_IDRPQ5" offset="0x634" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Disable Register Priority Queue 6" name="GMAC_IDRPQ6" offset="0x638" rw="W" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="Transmit Frame Corruption due to AHB error" mask="0x00000040" name="TFC"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 0" name="GMAC_IMRPQ0" offset="0x640" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 1" name="GMAC_IMRPQ1" offset="0x644" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 2" name="GMAC_IMRPQ2" offset="0x648" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 3" name="GMAC_IMRPQ3" offset="0x64C" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 4" name="GMAC_IMRPQ4" offset="0x650" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 5" name="GMAC_IMRPQ5" offset="0x654" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
        <register caption="Interrupt Mask Register Priority Queue 6" name="GMAC_IMRPQ6" offset="0x658" rw="RW" size="4">
          <bitfield caption="Receive Complete" mask="0x00000002" name="RCOMP"/>
          <bitfield caption="RX Used Bit Read" mask="0x00000004" name="RXUBR"/>
          <bitfield caption="Retry Limit Exceeded or Late Collision" mask="0x00000020" name="RLEX"/>
          <bitfield caption="AHB Error" mask="0x00000040" name="AHB"/>
          <bitfield caption="Transmit Complete" mask="0x00000080" name="TCOMP"/>
          <bitfield caption="Receive Overrun" mask="0x00000400" name="ROVR"/>
          <bitfield caption="HRESP Not OK" mask="0x00000800" name="HRESP"/>
        </register>
      </register-group>
      <value-group caption="" name="GMAC_NCFGR__CLK">
        <value caption="MCK divided by 8 (MCK up to 20 MHz)" name="MCK_8" value="0x0"/>
        <value caption="MCK divided by 16 (MCK up to 40 MHz)" name="MCK_16" value="0x1"/>
        <value caption="MCK divided by 32 (MCK up to 80 MHz)" name="MCK_32" value="0x2"/>
        <value caption="MCK divided by 48 (MCK up to 120MHz)" name="MCK_48" value="0x3"/>
        <value caption="MCK divided by 64 (MCK up to 160 MHz)" name="MCK_64" value="0x4"/>
        <value caption="MCK divided by 96 (MCK up to 240 MHz)" name="MCK_96" value="0x5"/>
        <value caption="MCK divided by 128 (MCK up to 320 MHz)" name="MCK_128" value="0x6"/>
        <value caption="MCK divided by 224 (MCK up to 540 MHz)" name="MCK_224" value="0x7"/>
      </value-group>
      <value-group caption="" name="GMAC_NCFGR__DBW">
        <value caption="32-bit data bus width" name="DBW32" value="0"/>
        <value caption="64-bit data bus width" name="DBW64" value="1"/>
      </value-group>
      <value-group caption="" name="GMAC_DCFGR__FBLDO">
        <value caption="00001: Always use SINGLE AHB bursts" name="SINGLE" value="0x1"/>
        <value caption="001xx: Attempt to use INCR4 AHB bursts (Default)" name="INCR4" value="0x4"/>
        <value caption="01xxx: Attempt to use INCR8 AHB bursts" name="INCR8" value="0x8"/>
        <value caption="1xxxx: Attempt to use INCR16 AHB bursts" name="INCR16" value="0x10"/>
      </value-group>
      <value-group caption="" name="GMAC_DCFGR__RXBMS">
        <value caption="1 Kbyte Memory Size" name="EIGHTH" value="0x0"/>
        <value caption="2 Kbytes Memory Size" name="QUARTER" value="0x1"/>
        <value caption="4 Kbytes Memory Size" name="HALF" value="0x2"/>
        <value caption="8 Kbytes Memory Size" name="FULL" value="0x3"/>
      </value-group>
    </module>
    <module caption="General Purpose Backup Register" name="GPBR" version="6378D">
      <register-group name="GPBR">
        <register caption="General Purpose Backup Register 0" name="SYS_GPBR0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Value of GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
        <register caption="General Purpose Backup Register 1" name="SYS_GPBR1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Value of GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
        <register caption="General Purpose Backup Register 2" name="SYS_GPBR2" offset="0x8" rw="RW" size="4">
          <bitfield caption="Value of GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
        <register caption="General Purpose Backup Register 3" name="SYS_GPBR3" offset="0xC" rw="RW" size="4">
          <bitfield caption="Value of GPBR x" mask="0xFFFFFFFF" name="GPBR_VALUE"/>
        </register>
      </register-group>
    </module>
    <module caption="High Speed MultiMedia Card Interface" name="HSMCI" version="6449H">
      <register-group name="HSMCI">
        <register caption="Control Register" name="HSMCI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Multi-Media Interface Enable" mask="0x00000001" name="MCIEN"/>
          <bitfield caption="Multi-Media Interface Disable" mask="0x00000002" name="MCIDIS"/>
          <bitfield caption="Power Save Mode Enable" mask="0x00000004" name="PWSEN"/>
          <bitfield caption="Power Save Mode Disable" mask="0x00000008" name="PWSDIS"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Mode Register" name="HSMCI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x000000FF" name="CLKDIV"/>
          <bitfield caption="Power Saving Divider" mask="0x00000700" name="PWSDIV"/>
          <bitfield caption="" mask="0x00000800" name="RDPROOF"/>
          <bitfield caption="" mask="0x00001000" name="WRPROOF"/>
          <bitfield caption="Force Byte Transfer" mask="0x00002000" name="FBYTE"/>
          <bitfield caption="Padding Value" mask="0x00004000" name="PADV"/>
          <bitfield caption="Clock divider is odd" mask="0x00010000" name="CLKODD"/>
        </register>
        <register caption="Data Timeout Register" name="HSMCI_DTOR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Data Timeout Cycle Number" mask="0x0000000F" name="DTOCYC"/>
          <bitfield caption="Data Timeout Multiplier" mask="0x00000070" name="DTOMUL" values="HSMCI_DTOR__DTOMUL"/>
        </register>
        <register caption="SD/SDIO Card Register" name="HSMCI_SDCR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="SDCard/SDIO Slot" mask="0x00000003" name="SDCSEL" values="HSMCI_SDCR__SDCSEL"/>
          <bitfield caption="SDCard/SDIO Bus Width" mask="0x000000C0" name="SDCBUS" values="HSMCI_SDCR__SDCBUS"/>
        </register>
        <register caption="Argument Register" name="HSMCI_ARGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Command Argument" mask="0xFFFFFFFF" name="ARG"/>
        </register>
        <register caption="Command Register" name="HSMCI_CMDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Command Number" mask="0x0000003F" name="CMDNB"/>
          <bitfield caption="Response Type" mask="0x000000C0" name="RSPTYP" values="HSMCI_CMDR__RSPTYP"/>
          <bitfield caption="Special Command" mask="0x00000700" name="SPCMD" values="HSMCI_CMDR__SPCMD"/>
          <bitfield caption="Open Drain Command" mask="0x00000800" name="OPDCMD" values="HSMCI_CMDR__OPDCMD"/>
          <bitfield caption="Max Latency for Command to Response" mask="0x00001000" name="MAXLAT" values="HSMCI_CMDR__MAXLAT"/>
          <bitfield caption="Transfer Command" mask="0x00030000" name="TRCMD" values="HSMCI_CMDR__TRCMD"/>
          <bitfield caption="Transfer Direction" mask="0x00040000" name="TRDIR" values="HSMCI_CMDR__TRDIR"/>
          <bitfield caption="Transfer Type" mask="0x00380000" name="TRTYP" values="HSMCI_CMDR__TRTYP"/>
          <bitfield caption="SDIO Special Command" mask="0x03000000" name="IOSPCMD" values="HSMCI_CMDR__IOSPCMD"/>
          <bitfield caption="ATA with Command Completion Signal" mask="0x04000000" name="ATACS" values="HSMCI_CMDR__ATACS"/>
          <bitfield caption="Boot Operation Acknowledge." mask="0x08000000" name="BOOT_ACK"/>
        </register>
        <register caption="Block Register" name="HSMCI_BLKR" offset="0x18" rw="RW" size="4">
          <bitfield caption="MMC/SDIO Block Count - SDIO Byte Count" mask="0x0000FFFF" name="BCNT" values="HSMCI_BLKR__BCNT"/>
          <bitfield caption="Data Block Length" mask="0xFFFF0000" name="BLKLEN"/>
        </register>
        <register caption="Completion Signal Timeout Register" name="HSMCI_CSTOR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Completion Signal Timeout Cycle Number" mask="0x0000000F" name="CSTOCYC"/>
          <bitfield caption="Completion Signal Timeout Multiplier" mask="0x00000070" name="CSTOMUL" values="HSMCI_CSTOR__CSTOMUL"/>
        </register>
        <register caption="Response Register 0" name="HSMCI_RSPR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Response" mask="0xFFFFFFFF" name="RSP"/>
        </register>
        <register caption="Response Register 1" name="HSMCI_RSPR1" offset="0x24" rw="R" size="4">
          <bitfield caption="Response" mask="0xFFFFFFFF" name="RSP"/>
        </register>
        <register caption="Response Register 2" name="HSMCI_RSPR2" offset="0x28" rw="R" size="4">
          <bitfield caption="Response" mask="0xFFFFFFFF" name="RSP"/>
        </register>
        <register caption="Response Register 3" name="HSMCI_RSPR3" offset="0x2C" rw="R" size="4">
          <bitfield caption="Response" mask="0xFFFFFFFF" name="RSP"/>
        </register>
        <register caption="Receive Data Register" name="HSMCI_RDR" offset="0x30" rw="R" size="4">
          <bitfield caption="Data to Read" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Transmit Data Register" name="HSMCI_TDR" offset="0x34" rw="W" size="4">
          <bitfield caption="Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="Status Register" name="HSMCI_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Command Ready" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress" mask="0x00000010" name="DTIP"/>
          <bitfield caption="HSMCI Not Busy" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="CE-ATA Completion Signal Received" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Time-out Error" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="DMA Transfer done" mask="0x02000000" name="DMADONE"/>
          <bitfield caption="FIFO empty flag" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done flag" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Operation Acknowledge Received" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Operation Acknowledge Error" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="Interrupt Enable Register" name="HSMCI_IER" offset="0x44" rw="W" size="4">
          <bitfield caption="Command Ready Interrupt Enable" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended Interrupt Enable" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress Interrupt Enable" mask="0x00000010" name="DTIP"/>
          <bitfield caption="Data Not Busy Interrupt Enable" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A Interrupt Enable" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status Interrupt Enable" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="Completion Signal Received Interrupt Enable" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error Interrupt Enable" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error Interrupt Enable" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error Interrupt Enable" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error Interrupt Enable" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error Interrupt Enable" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error Interrupt Enable" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error Interrupt Enable" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Timeout Error Interrupt Enable" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error Interrupt Enable" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="DMA Transfer completed Interrupt Enable" mask="0x02000000" name="DMADONE"/>
          <bitfield caption="FIFO empty Interrupt enable" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done Interrupt enable" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Acknowledge Interrupt Enable" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Acknowledge Error Interrupt Enable" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun Interrupt Enable" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun Interrupt Enable" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="Interrupt Disable Register" name="HSMCI_IDR" offset="0x48" rw="W" size="4">
          <bitfield caption="Command Ready Interrupt Disable" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended Interrupt Disable" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress Interrupt Disable" mask="0x00000010" name="DTIP"/>
          <bitfield caption="Data Not Busy Interrupt Disable" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A Interrupt Disable" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status Interrupt Disable" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="Completion Signal received interrupt Disable" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error Interrupt Disable" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error Interrupt Disable" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error Interrupt Disable" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error Interrupt Disable" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error Interrupt Disable" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error Interrupt Disable" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error Interrupt Disable" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Time out Error Interrupt Disable" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error Interrupt Disable" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="DMA Transfer completed Interrupt Disable" mask="0x02000000" name="DMADONE"/>
          <bitfield caption="FIFO empty Interrupt Disable" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done Interrupt Disable" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Acknowledge Interrupt Disable" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Acknowledge Error Interrupt Disable" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun Interrupt Disable" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun Interrupt Disable" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="Interrupt Mask Register" name="HSMCI_IMR" offset="0x4C" rw="R" size="4">
          <bitfield caption="Command Ready Interrupt Mask" mask="0x00000001" name="CMDRDY"/>
          <bitfield caption="Receiver Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Data Block Ended Interrupt Mask" mask="0x00000008" name="BLKE"/>
          <bitfield caption="Data Transfer in Progress Interrupt Mask" mask="0x00000010" name="DTIP"/>
          <bitfield caption="Data Not Busy Interrupt Mask" mask="0x00000020" name="NOTBUSY"/>
          <bitfield caption="SDIO Interrupt for Slot A Interrupt Mask" mask="0x00000100" name="SDIOIRQA"/>
          <bitfield caption="SDIO Read Wait Operation Status Interrupt Mask" mask="0x00001000" name="SDIOWAIT"/>
          <bitfield caption="Completion Signal Received Interrupt Mask" mask="0x00002000" name="CSRCV"/>
          <bitfield caption="Response Index Error Interrupt Mask" mask="0x00010000" name="RINDE"/>
          <bitfield caption="Response Direction Error Interrupt Mask" mask="0x00020000" name="RDIRE"/>
          <bitfield caption="Response CRC Error Interrupt Mask" mask="0x00040000" name="RCRCE"/>
          <bitfield caption="Response End Bit Error Interrupt Mask" mask="0x00080000" name="RENDE"/>
          <bitfield caption="Response Time-out Error Interrupt Mask" mask="0x00100000" name="RTOE"/>
          <bitfield caption="Data CRC Error Interrupt Mask" mask="0x00200000" name="DCRCE"/>
          <bitfield caption="Data Time-out Error Interrupt Mask" mask="0x00400000" name="DTOE"/>
          <bitfield caption="Completion Signal Time-out Error Interrupt Mask" mask="0x00800000" name="CSTOE"/>
          <bitfield caption="DMA Block Overrun Error Interrupt Mask" mask="0x01000000" name="BLKOVRE"/>
          <bitfield caption="DMA Transfer Completed Interrupt Mask" mask="0x02000000" name="DMADONE"/>
          <bitfield caption="FIFO Empty Interrupt Mask" mask="0x04000000" name="FIFOEMPTY"/>
          <bitfield caption="Transfer Done Interrupt Mask" mask="0x08000000" name="XFRDONE"/>
          <bitfield caption="Boot Operation Acknowledge Received Interrupt Mask" mask="0x10000000" name="ACKRCV"/>
          <bitfield caption="Boot Operation Acknowledge Error Interrupt Mask" mask="0x20000000" name="ACKRCVE"/>
          <bitfield caption="Overrun Interrupt Mask" mask="0x40000000" name="OVRE"/>
          <bitfield caption="Underrun Interrupt Mask" mask="0x80000000" name="UNRE"/>
        </register>
        <register caption="DMA Configuration Register" name="HSMCI_DMA" offset="0x50" rw="RW" size="4">
          <bitfield caption="DMA Write Buffer Offset" mask="0x00000003" name="OFFSET"/>
          <bitfield caption="DMA Channel Read and Write Chunk Size" mask="0x00000070" name="CHKSIZE" values="HSMCI_DMA__CHKSIZE"/>
          <bitfield caption="DMA Hardware Handshaking Enable" mask="0x00000100" name="DMAEN"/>
          <bitfield caption="Read Optimization with padding" mask="0x00001000" name="ROPT"/>
        </register>
        <register caption="Configuration Register" name="HSMCI_CFG" offset="0x54" rw="RW" size="4">
          <bitfield caption="HSMCI Internal FIFO control mode" mask="0x00000001" name="FIFOMODE"/>
          <bitfield caption="Flow Error flag reset control mode" mask="0x00000010" name="FERRCTRL"/>
          <bitfield caption="High Speed Mode" mask="0x00000100" name="HSMODE"/>
          <bitfield caption="Synchronize on the last block" mask="0x00001000" name="LSYNC"/>
        </register>
        <register caption="Write Protection Mode Register" name="HSMCI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WP_EN"/>
          <bitfield caption="Write Protection Key password" mask="0xFFFFFF00" name="WP_KEY"/>
        </register>
        <register caption="Write Protection Status Register" name="HSMCI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x0000000F" name="WP_VS" values="HSMCI_WPSR__WP_VS"/>
          <bitfield caption="Write Protection Violation SouRCe" mask="0x00FFFF00" name="WP_VSRC"/>
        </register>
        <register caption="FIFO Memory Aperture0 0" name="HSMCI_FIFO0" offset="0x200" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 1" name="HSMCI_FIFO1" offset="0x204" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 2" name="HSMCI_FIFO2" offset="0x208" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 3" name="HSMCI_FIFO3" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 4" name="HSMCI_FIFO4" offset="0x210" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 5" name="HSMCI_FIFO5" offset="0x214" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 6" name="HSMCI_FIFO6" offset="0x218" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 7" name="HSMCI_FIFO7" offset="0x21C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 8" name="HSMCI_FIFO8" offset="0x220" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 9" name="HSMCI_FIFO9" offset="0x224" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 10" name="HSMCI_FIFO10" offset="0x228" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 11" name="HSMCI_FIFO11" offset="0x22C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 12" name="HSMCI_FIFO12" offset="0x230" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 13" name="HSMCI_FIFO13" offset="0x234" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 14" name="HSMCI_FIFO14" offset="0x238" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 15" name="HSMCI_FIFO15" offset="0x23C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 16" name="HSMCI_FIFO16" offset="0x240" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 17" name="HSMCI_FIFO17" offset="0x244" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 18" name="HSMCI_FIFO18" offset="0x248" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 19" name="HSMCI_FIFO19" offset="0x24C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 20" name="HSMCI_FIFO20" offset="0x250" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 21" name="HSMCI_FIFO21" offset="0x254" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 22" name="HSMCI_FIFO22" offset="0x258" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 23" name="HSMCI_FIFO23" offset="0x25C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 24" name="HSMCI_FIFO24" offset="0x260" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 25" name="HSMCI_FIFO25" offset="0x264" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 26" name="HSMCI_FIFO26" offset="0x268" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 27" name="HSMCI_FIFO27" offset="0x26C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 28" name="HSMCI_FIFO28" offset="0x270" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 29" name="HSMCI_FIFO29" offset="0x274" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 30" name="HSMCI_FIFO30" offset="0x278" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 31" name="HSMCI_FIFO31" offset="0x27C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 32" name="HSMCI_FIFO32" offset="0x280" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 33" name="HSMCI_FIFO33" offset="0x284" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 34" name="HSMCI_FIFO34" offset="0x288" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 35" name="HSMCI_FIFO35" offset="0x28C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 36" name="HSMCI_FIFO36" offset="0x290" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 37" name="HSMCI_FIFO37" offset="0x294" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 38" name="HSMCI_FIFO38" offset="0x298" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 39" name="HSMCI_FIFO39" offset="0x29C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 40" name="HSMCI_FIFO40" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 41" name="HSMCI_FIFO41" offset="0x2A4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 42" name="HSMCI_FIFO42" offset="0x2A8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 43" name="HSMCI_FIFO43" offset="0x2AC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 44" name="HSMCI_FIFO44" offset="0x2B0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 45" name="HSMCI_FIFO45" offset="0x2B4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 46" name="HSMCI_FIFO46" offset="0x2B8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 47" name="HSMCI_FIFO47" offset="0x2BC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 48" name="HSMCI_FIFO48" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 49" name="HSMCI_FIFO49" offset="0x2C4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 50" name="HSMCI_FIFO50" offset="0x2C8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 51" name="HSMCI_FIFO51" offset="0x2CC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 52" name="HSMCI_FIFO52" offset="0x2D0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 53" name="HSMCI_FIFO53" offset="0x2D4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 54" name="HSMCI_FIFO54" offset="0x2D8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 55" name="HSMCI_FIFO55" offset="0x2DC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 56" name="HSMCI_FIFO56" offset="0x2E0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 57" name="HSMCI_FIFO57" offset="0x2E4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 58" name="HSMCI_FIFO58" offset="0x2E8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 59" name="HSMCI_FIFO59" offset="0x2EC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 60" name="HSMCI_FIFO60" offset="0x2F0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 61" name="HSMCI_FIFO61" offset="0x2F4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 62" name="HSMCI_FIFO62" offset="0x2F8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 63" name="HSMCI_FIFO63" offset="0x2FC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 64" name="HSMCI_FIFO64" offset="0x300" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 65" name="HSMCI_FIFO65" offset="0x304" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 66" name="HSMCI_FIFO66" offset="0x308" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 67" name="HSMCI_FIFO67" offset="0x30C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 68" name="HSMCI_FIFO68" offset="0x310" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 69" name="HSMCI_FIFO69" offset="0x314" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 70" name="HSMCI_FIFO70" offset="0x318" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 71" name="HSMCI_FIFO71" offset="0x31C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 72" name="HSMCI_FIFO72" offset="0x320" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 73" name="HSMCI_FIFO73" offset="0x324" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 74" name="HSMCI_FIFO74" offset="0x328" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 75" name="HSMCI_FIFO75" offset="0x32C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 76" name="HSMCI_FIFO76" offset="0x330" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 77" name="HSMCI_FIFO77" offset="0x334" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 78" name="HSMCI_FIFO78" offset="0x338" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 79" name="HSMCI_FIFO79" offset="0x33C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 80" name="HSMCI_FIFO80" offset="0x340" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 81" name="HSMCI_FIFO81" offset="0x344" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 82" name="HSMCI_FIFO82" offset="0x348" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 83" name="HSMCI_FIFO83" offset="0x34C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 84" name="HSMCI_FIFO84" offset="0x350" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 85" name="HSMCI_FIFO85" offset="0x354" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 86" name="HSMCI_FIFO86" offset="0x358" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 87" name="HSMCI_FIFO87" offset="0x35C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 88" name="HSMCI_FIFO88" offset="0x360" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 89" name="HSMCI_FIFO89" offset="0x364" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 90" name="HSMCI_FIFO90" offset="0x368" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 91" name="HSMCI_FIFO91" offset="0x36C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 92" name="HSMCI_FIFO92" offset="0x370" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 93" name="HSMCI_FIFO93" offset="0x374" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 94" name="HSMCI_FIFO94" offset="0x378" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 95" name="HSMCI_FIFO95" offset="0x37C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 96" name="HSMCI_FIFO96" offset="0x380" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 97" name="HSMCI_FIFO97" offset="0x384" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 98" name="HSMCI_FIFO98" offset="0x388" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 99" name="HSMCI_FIFO99" offset="0x38C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 100" name="HSMCI_FIFO100" offset="0x390" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 101" name="HSMCI_FIFO101" offset="0x394" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 102" name="HSMCI_FIFO102" offset="0x398" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 103" name="HSMCI_FIFO103" offset="0x39C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 104" name="HSMCI_FIFO104" offset="0x3A0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 105" name="HSMCI_FIFO105" offset="0x3A4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 106" name="HSMCI_FIFO106" offset="0x3A8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 107" name="HSMCI_FIFO107" offset="0x3AC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 108" name="HSMCI_FIFO108" offset="0x3B0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 109" name="HSMCI_FIFO109" offset="0x3B4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 110" name="HSMCI_FIFO110" offset="0x3B8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 111" name="HSMCI_FIFO111" offset="0x3BC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 112" name="HSMCI_FIFO112" offset="0x3C0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 113" name="HSMCI_FIFO113" offset="0x3C4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 114" name="HSMCI_FIFO114" offset="0x3C8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 115" name="HSMCI_FIFO115" offset="0x3CC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 116" name="HSMCI_FIFO116" offset="0x3D0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 117" name="HSMCI_FIFO117" offset="0x3D4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 118" name="HSMCI_FIFO118" offset="0x3D8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 119" name="HSMCI_FIFO119" offset="0x3DC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 120" name="HSMCI_FIFO120" offset="0x3E0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 121" name="HSMCI_FIFO121" offset="0x3E4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 122" name="HSMCI_FIFO122" offset="0x3E8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 123" name="HSMCI_FIFO123" offset="0x3EC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 124" name="HSMCI_FIFO124" offset="0x3F0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 125" name="HSMCI_FIFO125" offset="0x3F4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 126" name="HSMCI_FIFO126" offset="0x3F8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 127" name="HSMCI_FIFO127" offset="0x3FC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 128" name="HSMCI_FIFO128" offset="0x400" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 129" name="HSMCI_FIFO129" offset="0x404" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 130" name="HSMCI_FIFO130" offset="0x408" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 131" name="HSMCI_FIFO131" offset="0x40C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 132" name="HSMCI_FIFO132" offset="0x410" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 133" name="HSMCI_FIFO133" offset="0x414" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 134" name="HSMCI_FIFO134" offset="0x418" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 135" name="HSMCI_FIFO135" offset="0x41C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 136" name="HSMCI_FIFO136" offset="0x420" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 137" name="HSMCI_FIFO137" offset="0x424" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 138" name="HSMCI_FIFO138" offset="0x428" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 139" name="HSMCI_FIFO139" offset="0x42C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 140" name="HSMCI_FIFO140" offset="0x430" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 141" name="HSMCI_FIFO141" offset="0x434" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 142" name="HSMCI_FIFO142" offset="0x438" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 143" name="HSMCI_FIFO143" offset="0x43C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 144" name="HSMCI_FIFO144" offset="0x440" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 145" name="HSMCI_FIFO145" offset="0x444" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 146" name="HSMCI_FIFO146" offset="0x448" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 147" name="HSMCI_FIFO147" offset="0x44C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 148" name="HSMCI_FIFO148" offset="0x450" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 149" name="HSMCI_FIFO149" offset="0x454" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 150" name="HSMCI_FIFO150" offset="0x458" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 151" name="HSMCI_FIFO151" offset="0x45C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 152" name="HSMCI_FIFO152" offset="0x460" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 153" name="HSMCI_FIFO153" offset="0x464" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 154" name="HSMCI_FIFO154" offset="0x468" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 155" name="HSMCI_FIFO155" offset="0x46C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 156" name="HSMCI_FIFO156" offset="0x470" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 157" name="HSMCI_FIFO157" offset="0x474" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 158" name="HSMCI_FIFO158" offset="0x478" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 159" name="HSMCI_FIFO159" offset="0x47C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 160" name="HSMCI_FIFO160" offset="0x480" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 161" name="HSMCI_FIFO161" offset="0x484" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 162" name="HSMCI_FIFO162" offset="0x488" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 163" name="HSMCI_FIFO163" offset="0x48C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 164" name="HSMCI_FIFO164" offset="0x490" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 165" name="HSMCI_FIFO165" offset="0x494" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 166" name="HSMCI_FIFO166" offset="0x498" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 167" name="HSMCI_FIFO167" offset="0x49C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 168" name="HSMCI_FIFO168" offset="0x4A0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 169" name="HSMCI_FIFO169" offset="0x4A4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 170" name="HSMCI_FIFO170" offset="0x4A8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 171" name="HSMCI_FIFO171" offset="0x4AC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 172" name="HSMCI_FIFO172" offset="0x4B0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 173" name="HSMCI_FIFO173" offset="0x4B4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 174" name="HSMCI_FIFO174" offset="0x4B8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 175" name="HSMCI_FIFO175" offset="0x4BC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 176" name="HSMCI_FIFO176" offset="0x4C0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 177" name="HSMCI_FIFO177" offset="0x4C4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 178" name="HSMCI_FIFO178" offset="0x4C8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 179" name="HSMCI_FIFO179" offset="0x4CC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 180" name="HSMCI_FIFO180" offset="0x4D0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 181" name="HSMCI_FIFO181" offset="0x4D4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 182" name="HSMCI_FIFO182" offset="0x4D8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 183" name="HSMCI_FIFO183" offset="0x4DC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 184" name="HSMCI_FIFO184" offset="0x4E0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 185" name="HSMCI_FIFO185" offset="0x4E4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 186" name="HSMCI_FIFO186" offset="0x4E8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 187" name="HSMCI_FIFO187" offset="0x4EC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 188" name="HSMCI_FIFO188" offset="0x4F0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 189" name="HSMCI_FIFO189" offset="0x4F4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 190" name="HSMCI_FIFO190" offset="0x4F8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 191" name="HSMCI_FIFO191" offset="0x4FC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 192" name="HSMCI_FIFO192" offset="0x500" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 193" name="HSMCI_FIFO193" offset="0x504" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 194" name="HSMCI_FIFO194" offset="0x508" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 195" name="HSMCI_FIFO195" offset="0x50C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 196" name="HSMCI_FIFO196" offset="0x510" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 197" name="HSMCI_FIFO197" offset="0x514" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 198" name="HSMCI_FIFO198" offset="0x518" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 199" name="HSMCI_FIFO199" offset="0x51C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 200" name="HSMCI_FIFO200" offset="0x520" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 201" name="HSMCI_FIFO201" offset="0x524" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 202" name="HSMCI_FIFO202" offset="0x528" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 203" name="HSMCI_FIFO203" offset="0x52C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 204" name="HSMCI_FIFO204" offset="0x530" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 205" name="HSMCI_FIFO205" offset="0x534" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 206" name="HSMCI_FIFO206" offset="0x538" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 207" name="HSMCI_FIFO207" offset="0x53C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 208" name="HSMCI_FIFO208" offset="0x540" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 209" name="HSMCI_FIFO209" offset="0x544" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 210" name="HSMCI_FIFO210" offset="0x548" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 211" name="HSMCI_FIFO211" offset="0x54C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 212" name="HSMCI_FIFO212" offset="0x550" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 213" name="HSMCI_FIFO213" offset="0x554" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 214" name="HSMCI_FIFO214" offset="0x558" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 215" name="HSMCI_FIFO215" offset="0x55C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 216" name="HSMCI_FIFO216" offset="0x560" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 217" name="HSMCI_FIFO217" offset="0x564" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 218" name="HSMCI_FIFO218" offset="0x568" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 219" name="HSMCI_FIFO219" offset="0x56C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 220" name="HSMCI_FIFO220" offset="0x570" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 221" name="HSMCI_FIFO221" offset="0x574" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 222" name="HSMCI_FIFO222" offset="0x578" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 223" name="HSMCI_FIFO223" offset="0x57C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 224" name="HSMCI_FIFO224" offset="0x580" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 225" name="HSMCI_FIFO225" offset="0x584" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 226" name="HSMCI_FIFO226" offset="0x588" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 227" name="HSMCI_FIFO227" offset="0x58C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 228" name="HSMCI_FIFO228" offset="0x590" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 229" name="HSMCI_FIFO229" offset="0x594" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 230" name="HSMCI_FIFO230" offset="0x598" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 231" name="HSMCI_FIFO231" offset="0x59C" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 232" name="HSMCI_FIFO232" offset="0x5A0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 233" name="HSMCI_FIFO233" offset="0x5A4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 234" name="HSMCI_FIFO234" offset="0x5A8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 235" name="HSMCI_FIFO235" offset="0x5AC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 236" name="HSMCI_FIFO236" offset="0x5B0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 237" name="HSMCI_FIFO237" offset="0x5B4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 238" name="HSMCI_FIFO238" offset="0x5B8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 239" name="HSMCI_FIFO239" offset="0x5BC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 240" name="HSMCI_FIFO240" offset="0x5C0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 241" name="HSMCI_FIFO241" offset="0x5C4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 242" name="HSMCI_FIFO242" offset="0x5C8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 243" name="HSMCI_FIFO243" offset="0x5CC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 244" name="HSMCI_FIFO244" offset="0x5D0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 245" name="HSMCI_FIFO245" offset="0x5D4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 246" name="HSMCI_FIFO246" offset="0x5D8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 247" name="HSMCI_FIFO247" offset="0x5DC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 248" name="HSMCI_FIFO248" offset="0x5E0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 249" name="HSMCI_FIFO249" offset="0x5E4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 250" name="HSMCI_FIFO250" offset="0x5E8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 251" name="HSMCI_FIFO251" offset="0x5EC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 252" name="HSMCI_FIFO252" offset="0x5F0" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 253" name="HSMCI_FIFO253" offset="0x5F4" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 254" name="HSMCI_FIFO254" offset="0x5F8" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
        <register caption="FIFO Memory Aperture0 255" name="HSMCI_FIFO255" offset="0x5FC" rw="RW" size="4">
          <bitfield caption="Data to Read or Data to Write" mask="0xFFFFFFFF" name="DATA"/>
        </register>
      </register-group>
      <value-group caption="" name="HSMCI_DTOR__DTOMUL">
        <value caption="DTOCYC" name="_1" value="0x0"/>
        <value caption="DTOCYC x 16" name="_16" value="0x1"/>
        <value caption="DTOCYC x 128" name="_128" value="0x2"/>
        <value caption="DTOCYC x 256" name="_256" value="0x3"/>
        <value caption="DTOCYC x 1024" name="_1024" value="0x4"/>
        <value caption="DTOCYC x 4096" name="_4096" value="0x5"/>
        <value caption="DTOCYC x 65536" name="_65536" value="0x6"/>
        <value caption="DTOCYC x 1048576" name="_1048576" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMCI_SDCR__SDCSEL">
        <value caption="Slot A is selected." name="SLOTA" value="0"/>
      </value-group>
      <value-group caption="" name="HSMCI_SDCR__SDCBUS">
        <value caption="1 bit" name="_1" value="0x0"/>
        <value caption="4 bit" name="_4" value="0x2"/>
        <value caption="8 bit" name="_8" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__RSPTYP">
        <value caption="No response." name="NORESP" value="0x0"/>
        <value caption="48-bit response." name="_48_BIT" value="0x1"/>
        <value caption="136-bit response." name="_136_BIT" value="0x2"/>
        <value caption="R1b response type" name="R1B" value="0x3"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__SPCMD">
        <value caption="Not a special CMD." name="STD" value="0x0"/>
        <value caption="Initialization CMD: 74 clock cycles for initialization sequence." name="INIT" value="0x1"/>
        <value caption="Synchronized CMD: Wait for the end of the current data block transfer before sending the pending command." name="SYNC" value="0x2"/>
        <value caption="CE-ATA Completion Signal disable Command. The host cancels the ability for the device to return a command completion signal on the command line." name="CE_ATA" value="0x3"/>
        <value caption="Interrupt command: Corresponds to the Interrupt Mode (CMD40)." name="IT_CMD" value="0x4"/>
        <value caption="Interrupt response: Corresponds to the Interrupt Mode (CMD40)." name="IT_RESP" value="0x5"/>
        <value caption="Boot Operation Request. Start a boot operation mode, the host processor can read boot data from the MMC device directly." name="BOR" value="0x6"/>
        <value caption="End Boot Operation. This command allows the host processor to terminate the boot operation mode." name="EBO" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__OPDCMD">
        <value caption="Push pull command." name="PUSHPULL" value="0"/>
        <value caption="Open drain command." name="OPENDRAIN" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__MAXLAT">
        <value caption="5-cycle max latency." name="_5" value="0"/>
        <value caption="64-cycle max latency." name="_64" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__TRCMD">
        <value caption="No data transfer" name="NO_DATA" value="0x0"/>
        <value caption="Start data transfer" name="START_DATA" value="0x1"/>
        <value caption="Stop data transfer" name="STOP_DATA" value="0x2"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__TRDIR">
        <value caption="Write." name="WRITE" value="0"/>
        <value caption="Read." name="READ" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__TRTYP">
        <value caption="MMC/SDCard Single Block" name="SINGLE" value="0x0"/>
        <value caption="MMC/SDCard Multiple Block" name="MULTIPLE" value="0x1"/>
        <value caption="MMC Stream" name="STREAM" value="0x2"/>
        <value caption="SDIO Byte" name="BYTE" value="0x4"/>
        <value caption="SDIO Block" name="BLOCK" value="0x5"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__IOSPCMD">
        <value caption="Not an SDIO Special Command" name="STD" value="0x0"/>
        <value caption="SDIO Suspend Command" name="SUSPEND" value="0x1"/>
        <value caption="SDIO Resume Command" name="RESUME" value="0x2"/>
      </value-group>
      <value-group caption="" name="HSMCI_CMDR__ATACS">
        <value caption="Normal operation mode." name="NORMAL" value="0"/>
        <value caption="This bit indicates that a completion signal is expected within a programmed amount of time (HSMCI_CSTOR)." name="COMPLETION" value="1"/>
      </value-group>
      <value-group caption="" name="HSMCI_BLKR__BCNT">
        <value caption="MMC/SDCARD Multiple BlockFrom 1 to 1: Value 0 corresponds to an infinite block transfer." name="MULTIPLE" value="0x0"/>
        <value caption="SDIO ByteFrom 1 to 512 bytes: Value 0 corresponds to a 512-byte transfer.Values from 0x200 to 0xFFFF are forbidden." name="BYTE" value="0x4"/>
        <value caption="SDIO BlockFrom 1 to 511 blocks: Value 0 corresponds to an infinite block transfer.Values from 0x200 to 0xFFFF are forbidden." name="BLOCK" value="0x5"/>
      </value-group>
      <value-group caption="" name="HSMCI_CSTOR__CSTOMUL">
        <value caption="CSTOCYC x 1" name="_1" value="0x0"/>
        <value caption="CSTOCYC x 16" name="_16" value="0x1"/>
        <value caption="CSTOCYC x 128" name="_128" value="0x2"/>
        <value caption="CSTOCYC x 256" name="_256" value="0x3"/>
        <value caption="CSTOCYC x 1024" name="_1024" value="0x4"/>
        <value caption="CSTOCYC x 4096" name="_4096" value="0x5"/>
        <value caption="CSTOCYC x 65536" name="_65536" value="0x6"/>
        <value caption="CSTOCYC x 1048576" name="_1048576" value="0x7"/>
      </value-group>
      <value-group caption="" name="HSMCI_DMA__CHKSIZE">
        <value caption="1 data available" name="_1" value="0x0"/>
        <value caption="4 data available" name="_4" value="0x1"/>
        <value caption="8 data available" name="_8" value="0x2"/>
        <value caption="16 data available" name="_16" value="0x3"/>
        <value caption="32 data available" name="_32" value="0x4"/>
      </value-group>
      <value-group caption="" name="HSMCI_WPSR__WP_VS">
        <value caption="No Write Protection Violation occurred since the last read of this register (WP_SR)" name="NONE" value="0x0"/>
        <value caption="Write Protection detected unauthorized attempt to write a control register had occurred (since the last read.)" name="WRITE" value="0x1"/>
        <value caption="Software reset had been performed while Write Protection was enabled (since the last read)." name="RESET" value="0x2"/>
        <value caption="Both Write Protection violation and software reset with Write Protection enabled have occurred since the last read." name="BOTH" value="0x3"/>
      </value-group>
    </module>
    <module caption="Image Sensor Interface" name="ISI" version="6350F">
      <register-group name="ISI">
        <register caption="ISI Configuration 1 Register" name="ISI_CFG1" offset="0x00" rw="RW" size="4">
          <bitfield caption="Horizontal Synchronization Polarity" mask="0x00000004" name="HSYNC_POL"/>
          <bitfield caption="Vertical Synchronization Polarity" mask="0x00000008" name="VSYNC_POL"/>
          <bitfield caption="Pixel Clock Polarity" mask="0x00000010" name="PIXCLK_POL"/>
          <bitfield caption="Embedded Synchronization" mask="0x00000040" name="EMB_SYNC"/>
          <bitfield caption="Embedded Synchronization Correction" mask="0x00000080" name="CRC_SYNC"/>
          <bitfield caption="Frame Rate [0..7]" mask="0x00000700" name="FRATE"/>
          <bitfield caption="Disable Codec Request" mask="0x00000800" name="DISCR"/>
          <bitfield caption="Full Mode is Allowed" mask="0x00001000" name="FULL"/>
          <bitfield caption="Threshold Mask" mask="0x00006000" name="THMASK" values="ISI_CFG1__THMASK"/>
          <bitfield caption="Start of Line Delay" mask="0x00FF0000" name="SLD"/>
          <bitfield caption="Start of Frame Delay" mask="0xFF000000" name="SFD"/>
        </register>
        <register caption="ISI Configuration 2 Register" name="ISI_CFG2" offset="0x04" rw="RW" size="4">
          <bitfield caption="Vertical Size of the Image Sensor [0..2047]:" mask="0x000007FF" name="IM_VSIZE"/>
          <bitfield caption="" mask="0x00000800" name="GS_MODE"/>
          <bitfield caption="RGB Input Mode:" mask="0x00001000" name="RGB_MODE"/>
          <bitfield caption="" mask="0x00002000" name="GRAYSCALE"/>
          <bitfield caption="" mask="0x00004000" name="RGB_SWAP"/>
          <bitfield caption="Color Space for the Image Data" mask="0x00008000" name="COL_SPACE"/>
          <bitfield caption="Horizontal Size of the Image Sensor [0..2047]" mask="0x07FF0000" name="IM_HSIZE"/>
          <bitfield caption="Defines the YCC Image Data" mask="0x30000000" name="YCC_SWAP"/>
          <bitfield caption="Defines RGB Pattern when RGB_MODE is set to 1" mask="0xC0000000" name="RGB_CFG"/>
        </register>
        <register caption="ISI Preview Size Register" name="ISI_PSIZE" offset="0x08" rw="RW" size="4">
          <bitfield caption="Vertical Size for the Preview Path" mask="0x000003FF" name="PREV_VSIZE"/>
          <bitfield caption="Horizontal Size for the Preview Path" mask="0x03FF0000" name="PREV_HSIZE"/>
        </register>
        <register caption="ISI Preview Decimation Factor Register" name="ISI_PDECF" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Decimation Factor" mask="0x000000FF" name="DEC_FACTOR"/>
        </register>
        <register caption="ISI CSC YCrCb To RGB Set 0 Register" name="ISI_Y2R_SET0" offset="0x10" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C0" mask="0x000000FF" name="C0"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C1" mask="0x0000FF00" name="C1"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C2" mask="0x00FF0000" name="C2"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C3" mask="0xFF000000" name="C3"/>
        </register>
        <register caption="ISI CSC YCrCb To RGB Set 1 Register" name="ISI_Y2R_SET1" offset="0x14" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C4" mask="0x000001FF" name="C4"/>
          <bitfield caption="Color Space Conversion Luminance Default Offset" mask="0x00001000" name="Yoff"/>
          <bitfield caption="Color Space Conversion Red Chrominance Default Offset" mask="0x00002000" name="Croff"/>
          <bitfield caption="Color Space Conversion Blue Chrominance Default Offset" mask="0x00004000" name="Cboff"/>
        </register>
        <register caption="ISI CSC RGB To YCrCb Set 0 Register" name="ISI_R2Y_SET0" offset="0x18" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C0" mask="0x0000007F" name="C0"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C1" mask="0x00007F00" name="C1"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C2" mask="0x007F0000" name="C2"/>
          <bitfield caption="Color Space Conversion Red Component Offset" mask="0x01000000" name="Roff"/>
        </register>
        <register caption="ISI CSC RGB To YCrCb Set 1 Register" name="ISI_R2Y_SET1" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C3" mask="0x0000007F" name="C3"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C4" mask="0x00007F00" name="C4"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C5" mask="0x007F0000" name="C5"/>
          <bitfield caption="Color Space Conversion Green Component Offset" mask="0x01000000" name="Goff"/>
        </register>
        <register caption="ISI CSC RGB To YCrCb Set 2 Register" name="ISI_R2Y_SET2" offset="0x20" rw="RW" size="4">
          <bitfield caption="Color Space Conversion Matrix Coefficient C6" mask="0x0000007F" name="C6"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C7" mask="0x00007F00" name="C7"/>
          <bitfield caption="Color Space Conversion Matrix Coefficient C8" mask="0x007F0000" name="C8"/>
          <bitfield caption="Color Space Conversion Blue Component Offset" mask="0x01000000" name="Boff"/>
        </register>
        <register caption="ISI Control Register" name="ISI_CR" offset="0x24" rw="W" size="4">
          <bitfield caption="ISI Module Enable Request" mask="0x00000001" name="ISI_EN"/>
          <bitfield caption="ISI Module Disable Request" mask="0x00000002" name="ISI_DIS"/>
          <bitfield caption="ISI Software Reset Request" mask="0x00000004" name="ISI_SRST"/>
          <bitfield caption="ISI Codec Request" mask="0x00000100" name="ISI_CDC"/>
        </register>
        <register caption="ISI Status Register" name="ISI_SR" offset="0x28" rw="R" size="4">
          <bitfield caption="" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Module Disable Request has Terminated" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Module Software Reset Request has Terminated" mask="0x00000004" name="SRST"/>
          <bitfield caption="Pending Codec Request (this bit is a status bit)" mask="0x00000100" name="CDC_PND"/>
          <bitfield caption="Vertical Synchronization" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer has Terminated." mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer has Terminated." mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Synchronization in Progress (this is a status bit)" mask="0x00080000" name="SIP"/>
          <bitfield caption="Preview Datapath Overflow" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="CRC Synchronization Error" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overrun" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Enable Register" name="ISI_IER" offset="0x2C" rw="W" size="4">
          <bitfield caption="Disable Done Interrupt Enable" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Interrupt Enable" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization Interrupt Enable" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Done Interrupt Enable" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Done Interrupt Enable" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview Datapath Overflow Interrupt Enable" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow Interrupt Enable" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="Embedded Synchronization CRC Error Interrupt Enable" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overflow Interrupt Enable" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Disable Register" name="ISI_IDR" offset="0x30" rw="W" size="4">
          <bitfield caption="Disable Done Interrupt Disable" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Interrupt Disable" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization Interrupt Disable" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Done Interrupt Disable" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Done Interrupt Disable" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="Preview Datapath Overflow Interrupt Disable" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="Codec Datapath Overflow Interrupt Disable" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="Embedded Synchronization CRC Error Interrupt Disable" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overflow Interrupt Disable" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="ISI Interrupt Mask Register" name="ISI_IMR" offset="0x34" rw="R" size="4">
          <bitfield caption="Module Disable Operation Completed" mask="0x00000002" name="DIS_DONE"/>
          <bitfield caption="Software Reset Completed" mask="0x00000004" name="SRST"/>
          <bitfield caption="Vertical Synchronization" mask="0x00000400" name="VSYNC"/>
          <bitfield caption="Preview DMA Transfer Interrupt" mask="0x00010000" name="PXFR_DONE"/>
          <bitfield caption="Codec DMA Transfer Interrupt" mask="0x00020000" name="CXFR_DONE"/>
          <bitfield caption="FIFO Preview Overflow" mask="0x01000000" name="P_OVR"/>
          <bitfield caption="FIFO Codec Overflow" mask="0x02000000" name="C_OVR"/>
          <bitfield caption="CRC Synchronization Error" mask="0x04000000" name="CRC_ERR"/>
          <bitfield caption="Frame Rate Overrun" mask="0x08000000" name="FR_OVR"/>
        </register>
        <register caption="DMA Channel Enable Register" name="ISI_DMA_CHER" offset="0x38" rw="W" size="4">
          <bitfield caption="Preview Channel Enable" mask="0x00000001" name="P_CH_EN"/>
          <bitfield caption="Codec Channel Enable" mask="0x00000002" name="C_CH_EN"/>
        </register>
        <register caption="DMA Channel Disable Register" name="ISI_DMA_CHDR" offset="0x3C" rw="W" size="4">
          <bitfield caption="" mask="0x00000001" name="P_CH_DIS"/>
          <bitfield caption="" mask="0x00000002" name="C_CH_DIS"/>
        </register>
        <register caption="DMA Channel Status Register" name="ISI_DMA_CHSR" offset="0x40" rw="R" size="4">
          <bitfield caption="" mask="0x00000001" name="P_CH_S"/>
          <bitfield caption="" mask="0x00000002" name="C_CH_S"/>
        </register>
        <register caption="DMA Preview Base Address Register" name="ISI_DMA_P_ADDR" offset="0x44" rw="RW" size="4">
          <bitfield caption="Preview Image Base Address. (This address is word aligned.)" mask="0xFFFFFFFC" name="P_ADDR"/>
        </register>
        <register caption="DMA Preview Control Register" name="ISI_DMA_P_CTRL" offset="0x48" rw="RW" size="4">
          <bitfield caption="Descriptor Fetch Control Field" mask="0x00000001" name="P_FETCH"/>
          <bitfield caption="Descriptor Writeback Control Field" mask="0x00000002" name="P_WB"/>
          <bitfield caption="Transfer Done Flag Control" mask="0x00000004" name="P_IEN"/>
          <bitfield caption="(This field is only updated in the memory.)" mask="0x00000008" name="P_DONE"/>
        </register>
        <register caption="DMA Preview Descriptor Address Register" name="ISI_DMA_P_DSCR" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Preview Descriptor Base Address (This address is word aligned.)" mask="0xFFFFFFFC" name="P_DSCR"/>
        </register>
        <register caption="DMA Codec Base Address Register" name="ISI_DMA_C_ADDR" offset="0x50" rw="RW" size="4">
          <bitfield caption="Codec Image Base Address (This address is word aligned.)" mask="0xFFFFFFFC" name="C_ADDR"/>
        </register>
        <register caption="DMA Codec Control Register" name="ISI_DMA_C_CTRL" offset="0x54" rw="RW" size="4">
          <bitfield caption="Descriptor Fetch Control Field" mask="0x00000001" name="C_FETCH"/>
          <bitfield caption="Descriptor Writeback Control Field" mask="0x00000002" name="C_WB"/>
          <bitfield caption="Transfer Done flag control" mask="0x00000004" name="C_IEN"/>
          <bitfield caption="(This field is only updated in the memory.)" mask="0x00000008" name="C_DONE"/>
        </register>
        <register caption="DMA Codec Descriptor Address Register" name="ISI_DMA_C_DSCR" offset="0x58" rw="RW" size="4">
          <bitfield caption="Codec Descriptor Base Address (This address is word aligned.)" mask="0xFFFFFFFC" name="C_DSCR"/>
        </register>
        <register caption="Write Protection Control Register" name="ISI_WPCR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WP_EN"/>
          <bitfield caption="Write Protection KEY Password" mask="0xFFFFFF00" name="WP_KEY"/>
        </register>
        <register caption="Write Protection Status Register" name="ISI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x0000000F" name="WP_VS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WP_VSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="ISI_CFG1__THMASK">
        <value caption="Only 4 beats AHB burst allowed" name="BEATS_4" value="0x0"/>
        <value caption="Only 4 and 8 beats AHB burst allowed" name="BEATS_8" value="0x1"/>
        <value caption="4, 8 and 16 beats AHB burst allowed" name="BEATS_16" value="0x2"/>
      </value-group>
    </module>
    <module caption="AHB Bus Matrix" name="MATRIX" version="6342C">
      <register-group name="MATRIX">
        <register caption="Master Configuration Register 0" name="MATRIX_MCFG0" offset="0x0" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 1" name="MATRIX_MCFG1" offset="0x4" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 2" name="MATRIX_MCFG2" offset="0x8" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 3" name="MATRIX_MCFG3" offset="0xC" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 4" name="MATRIX_MCFG4" offset="0x10" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 5" name="MATRIX_MCFG5" offset="0x14" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 6" name="MATRIX_MCFG6" offset="0x18" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 7" name="MATRIX_MCFG7" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 8" name="MATRIX_MCFG8" offset="0x20" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 9" name="MATRIX_MCFG9" offset="0x24" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 10" name="MATRIX_MCFG10" offset="0x28" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 11" name="MATRIX_MCFG11" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 12" name="MATRIX_MCFG12" offset="0x30" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 13" name="MATRIX_MCFG13" offset="0x34" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 14" name="MATRIX_MCFG14" offset="0x38" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Master Configuration Register 15" name="MATRIX_MCFG15" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Undefined Length Burst Type" mask="0x00000007" name="ULBT"/>
        </register>
        <register caption="Slave Configuration Register 0" name="MATRIX_SCFG0" offset="0x40" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 1" name="MATRIX_SCFG1" offset="0x44" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 2" name="MATRIX_SCFG2" offset="0x48" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 3" name="MATRIX_SCFG3" offset="0x4C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 4" name="MATRIX_SCFG4" offset="0x50" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 5" name="MATRIX_SCFG5" offset="0x54" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 6" name="MATRIX_SCFG6" offset="0x58" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 7" name="MATRIX_SCFG7" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 8" name="MATRIX_SCFG8" offset="0x60" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 9" name="MATRIX_SCFG9" offset="0x64" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 10" name="MATRIX_SCFG10" offset="0x68" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 11" name="MATRIX_SCFG11" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 12" name="MATRIX_SCFG12" offset="0x70" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 13" name="MATRIX_SCFG13" offset="0x74" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 14" name="MATRIX_SCFG14" offset="0x78" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Slave Configuration Register 15" name="MATRIX_SCFG15" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Maximum Bus Grant Duration for Masters" mask="0x000001FF" name="SLOT_CYCLE"/>
          <bitfield caption="Default Master Type" mask="0x00030000" name="DEFMSTR_TYPE"/>
          <bitfield caption="Fixed Default Master" mask="0x003C0000" name="FIXED_DEFMSTR"/>
        </register>
        <register caption="Priority Register A for Slave 0" name="MATRIX_PRAS0" offset="0x0080" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 0" name="MATRIX_PRBS0" offset="0x0084" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 1" name="MATRIX_PRAS1" offset="0x0088" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 1" name="MATRIX_PRBS1" offset="0x008C" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 2" name="MATRIX_PRAS2" offset="0x0090" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 2" name="MATRIX_PRBS2" offset="0x0094" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 3" name="MATRIX_PRAS3" offset="0x0098" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 3" name="MATRIX_PRBS3" offset="0x009C" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 4" name="MATRIX_PRAS4" offset="0x00A0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 4" name="MATRIX_PRBS4" offset="0x00A4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 5" name="MATRIX_PRAS5" offset="0x00A8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 5" name="MATRIX_PRBS5" offset="0x00AC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 6" name="MATRIX_PRAS6" offset="0x00B0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 6" name="MATRIX_PRBS6" offset="0x00B4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 7" name="MATRIX_PRAS7" offset="0x00B8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 7" name="MATRIX_PRBS7" offset="0x00BC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 8" name="MATRIX_PRAS8" offset="0x00C0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 8" name="MATRIX_PRBS8" offset="0x00C4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 9" name="MATRIX_PRAS9" offset="0x00C8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 9" name="MATRIX_PRBS9" offset="0x00CC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 10" name="MATRIX_PRAS10" offset="0x00D0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 10" name="MATRIX_PRBS10" offset="0x00D4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 11" name="MATRIX_PRAS11" offset="0x00D8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 11" name="MATRIX_PRBS11" offset="0x00DC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 12" name="MATRIX_PRAS12" offset="0x00E0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 12" name="MATRIX_PRBS12" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 13" name="MATRIX_PRAS13" offset="0x00E8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 13" name="MATRIX_PRBS13" offset="0x00EC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 14" name="MATRIX_PRAS14" offset="0x00F0" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 14" name="MATRIX_PRBS14" offset="0x00F4" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Priority Register A for Slave 15" name="MATRIX_PRAS15" offset="0x00F8" rw="RW" size="4">
          <bitfield caption="Master 0 Priority" mask="0x00000003" name="M0PR"/>
          <bitfield caption="Master 1 Priority" mask="0x00000030" name="M1PR"/>
          <bitfield caption="Master 2 Priority" mask="0x00000300" name="M2PR"/>
          <bitfield caption="Master 3 Priority" mask="0x00003000" name="M3PR"/>
          <bitfield caption="Master 4 Priority" mask="0x00030000" name="M4PR"/>
          <bitfield caption="Master 5 Priority" mask="0x00300000" name="M5PR"/>
          <bitfield caption="Master 6 Priority" mask="0x03000000" name="M6PR"/>
          <bitfield caption="Master 7 Priority" mask="0x30000000" name="M7PR"/>
        </register>
        <register caption="Priority Register B for Slave 15" name="MATRIX_PRBS15" offset="0x00FC" rw="RW" size="4">
          <bitfield caption="Master 8 Priority" mask="0x00000003" name="M8PR"/>
          <bitfield caption="Master 9 Priority" mask="0x00000030" name="M9PR"/>
          <bitfield caption="Master 10 Priority" mask="0x00000300" name="M10PR"/>
          <bitfield caption="Master 11 Priority" mask="0x00003000" name="M11PR"/>
          <bitfield caption="Master 12 Priority" mask="0x00030000" name="M12PR"/>
          <bitfield caption="Master 13 Priority" mask="0x00300000" name="M13PR"/>
          <bitfield caption="Master 14 Priority" mask="0x03000000" name="M14PR"/>
          <bitfield caption="Master 15 Priority" mask="0x30000000" name="M15PR"/>
        </register>
        <register caption="Master Remap Control Register" name="MATRIX_MRCR" offset="0x0100" rw="RW" size="4">
          <bitfield mask="0x00000001" name="RCB0"/>
          <bitfield mask="0x00000002" name="RCB1"/>
          <bitfield mask="0x00000004" name="RCB2"/>
          <bitfield mask="0x00000008" name="RCB3"/>
          <bitfield mask="0x00000010" name="RCB4"/>
          <bitfield mask="0x00000020" name="RCB5"/>
          <bitfield mask="0x00000040" name="RCB6"/>
          <bitfield mask="0x00000080" name="RCB7"/>
          <bitfield mask="0x00000100" name="RCB8"/>
          <bitfield mask="0x00000200" name="RCB9"/>
          <bitfield mask="0x00000400" name="RCB10"/>
          <bitfield mask="0x00000800" name="RCB11"/>
          <bitfield mask="0x00001000" name="RCB12"/>
          <bitfield mask="0x00002000" name="RCB13"/>
          <bitfield mask="0x00004000" name="RCB14"/>
          <bitfield mask="0x00008000" name="RCB15"/>
        </register>
        <register caption="Special Function Register 0" name="MATRIX_SFR0" offset="0x110" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 1" name="MATRIX_SFR1" offset="0x114" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 2" name="MATRIX_SFR2" offset="0x118" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 3" name="MATRIX_SFR3" offset="0x11C" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 4" name="MATRIX_SFR4" offset="0x120" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 5" name="MATRIX_SFR5" offset="0x124" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 6" name="MATRIX_SFR6" offset="0x128" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 7" name="MATRIX_SFR7" offset="0x12C" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 8" name="MATRIX_SFR8" offset="0x130" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 9" name="MATRIX_SFR9" offset="0x134" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 10" name="MATRIX_SFR10" offset="0x138" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 11" name="MATRIX_SFR11" offset="0x13C" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 12" name="MATRIX_SFR12" offset="0x140" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 13" name="MATRIX_SFR13" offset="0x144" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 14" name="MATRIX_SFR14" offset="0x148" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Special Function Register 15" name="MATRIX_SFR15" offset="0x14C" rw="RW" size="4">
          <bitfield caption="Special Function Register Fields" mask="0xFFFFFFFF" name="SFR"/>
        </register>
        <register caption="Write Protect Mode Register" name="MATRIX_WPMR" offset="0x01E4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY (Write-only)" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="MATRIX_WPSR" offset="0x01E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
    </module>
    <module caption="AHB Multi-port DDR-SDRAM Controller" name="MPDDRC" version="11043C">
      <register-group name="MPDDRC">
        <register caption="MPDDRC Mode Register" name="MPDDRC_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="MPDDRC Command Mode" mask="0x00000007" name="MODE" values="MPDDRC_MR__MODE"/>
          <bitfield caption="Mode Register Select LPDDR2" mask="0x0000FF00" name="MRS"/>
        </register>
        <register caption="MPDDRC Refresh Timer Register" name="MPDDRC_RTR" offset="0x04" rw="RW" size="4">
          <bitfield caption="MPDDRC Refresh Timer Count" mask="0x00000FFF" name="COUNT"/>
          <bitfield caption="Adjust Refresh Rate" mask="0x00010000" name="ADJ_REF"/>
          <bitfield caption="Refresh Per Bank" mask="0x00020000" name="REF_PB"/>
          <bitfield caption="Content of MR4 Register" mask="0x00700000" name="MR4_VALUE"/>
        </register>
        <register caption="MPDDRC Configuration Register" name="MPDDRC_CR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Number of Column Bits." mask="0x00000003" name="NC" values="MPDDRC_CR__NC"/>
          <bitfield caption="Number of Row Bits" mask="0x0000000C" name="NR" values="MPDDRC_CR__NR"/>
          <bitfield caption="CAS Latency" mask="0x00000070" name="CAS" values="MPDDRC_CR__CAS"/>
          <bitfield caption="Reset DLL" mask="0x00000080" name="DLL" values="MPDDRC_CR__DLL"/>
          <bitfield caption="Output Driver Impedance Control (Drive Strength)" mask="0x00000100" name="DIC_DS"/>
          <bitfield caption="DISABLE DLL" mask="0x00000200" name="DIS_DLL"/>
          <bitfield caption="ZQ Calibration" mask="0x00000C00" name="ZQ" values="MPDDRC_CR__ZQ"/>
          <bitfield caption="Off-chip Driver" mask="0x00007000" name="OCD"/>
          <bitfield caption="Mask Data is Shared" mask="0x00010000" name="DQMS" values="MPDDRC_CR__DQMS"/>
          <bitfield caption="Enable Read Measure" mask="0x00020000" name="ENRDM" values="MPDDRC_CR__ENRDM"/>
          <bitfield caption="Number of Banks." mask="0x00100000" name="NB" values="MPDDRC_CR__NB"/>
          <bitfield caption="Not DQS:" mask="0x00200000" name="NDQS" values="MPDDRC_CR__NDQS"/>
          <bitfield caption="Type of Decoding" mask="0x00400000" name="DECOD"/>
          <bitfield caption="Support Unaligned Access" mask="0x00800000" name="UNAL" values="MPDDRC_CR__UNAL"/>
        </register>
        <register caption="MPDDRC Timing Parameter 0 Register" name="MPDDRC_TPR0" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Active to Precharge Delay" mask="0x0000000F" name="TRAS"/>
          <bitfield caption="Row to Column Delay" mask="0x000000F0" name="TRCD"/>
          <bitfield caption="Write Recovery Delay" mask="0x00000F00" name="TWR"/>
          <bitfield caption="Row Cycle Delay" mask="0x0000F000" name="TRC"/>
          <bitfield caption="Row Precharge Delay" mask="0x000F0000" name="TRP"/>
          <bitfield caption="Active BankA to Active BankB" mask="0x00F00000" name="TRRD"/>
          <bitfield caption="Internal Write to Read Delay" mask="0x0F000000" name="TWTR"/>
          <bitfield caption="Load Mode Register Command to Activate or Refresh Command" mask="0xF0000000" name="TMRD"/>
        </register>
        <register caption="MPDDRC Timing Parameter 1 Register" name="MPDDRC_TPR1" offset="0x10" rw="RW" size="4">
          <bitfield caption="Row Cycle Delay" mask="0x0000001F" name="TRFC"/>
          <bitfield caption="Exit Self Refresh Delay to Non Read Command" mask="0x0000FF00" name="TXSNR"/>
          <bitfield caption="Exit Self Refresh Delay to Read Command" mask="0x00FF0000" name="TXSRD"/>
          <bitfield caption="Exit Power-down Delay to First Command" mask="0x0F000000" name="TXP"/>
        </register>
        <register caption="MPDDRC Timing Parameter 2 Register" name="MPDDRC_TPR2" offset="0x14" rw="RW" size="4">
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Fast Exit&quot;." mask="0x0000000F" name="TXARD"/>
          <bitfield caption="Exit Active Power Down Delay to Read Command in Mode &quot;Slow Exit&quot;." mask="0x000000F0" name="TXARDS"/>
          <bitfield caption="Row Precharge All Delay" mask="0x00000F00" name="TRPA"/>
          <bitfield caption="Read to Precharge" mask="0x00007000" name="TRTP"/>
          <bitfield caption="Four Active Windows" mask="0x000F0000" name="TFAW"/>
        </register>
        <register caption="MPDDRC Low-power Register" name="MPDDRC_LPR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Low-power Command Bit" mask="0x00000003" name="LPCB" values="MPDDRC_LPR__LPCB"/>
          <bitfield caption="Clock Frozen Command Bit" mask="0x00000004" name="CLK_FR" values="MPDDRC_LPR__CLK_FR"/>
          <bitfield caption="LPDDR2 Power Off Bit" mask="0x00000008" name="LPDDR2_PWOFF" values="MPDDRC_LPR__LPDDR2_PWOFF"/>
          <bitfield caption="Partial Array Self Refresh" mask="0x00000070" name="PASR"/>
          <bitfield caption="Drive Strength" mask="0x00000700" name="DS"/>
          <bitfield caption="Enter Low-power Mode" mask="0x00003000" name="TIMEOUT" values="MPDDRC_LPR__TIMEOUT"/>
          <bitfield caption="Active Power Down Exit Time" mask="0x00010000" name="APDE" values="MPDDRC_LPR__APDE"/>
          <bitfield caption="Update Load Mode Register and Extended Mode Register" mask="0x00300000" name="UPD_MR"/>
        </register>
        <register caption="MPDDRC Memory Device Register" name="MPDDRC_MD" offset="0x20" rw="RW" size="4">
          <bitfield caption="Memory Device" mask="0x00000007" name="MD" values="MPDDRC_MD__MD"/>
          <bitfield caption="Data Bus Width" mask="0x00000010" name="DBW" values="MPDDRC_MD__DBW"/>
        </register>
        <register caption="MPDDRC LPDDR2 Low-power Register" name="MPDDRC_LPDDR2_LPR" offset="0x28" rw="RW" size="4">
          <bitfield mask="0x000000FF" name="BK_MASK"/>
          <bitfield caption="Segment Mask Bit" mask="0x00FFFF00" name="SEG_MASK"/>
          <bitfield caption="Drive strength" mask="0x0F000000" name="DS"/>
        </register>
        <register caption="MPDDRC LPDDR2 Calibration and MR4 Register" name="MPDDRC_LPDDR2_CAL_MR4" offset="0x2C" rw="RW" size="4">
          <bitfield caption="LPDDR2 Calibration Timer Count" mask="0x0000FFFF" name="COUNT_CAL"/>
          <bitfield caption="Mode Register 4 Read Interval" mask="0xFFFF0000" name="MR4_READ"/>
        </register>
        <register caption="MPDDRC LPDDR2 Timing Calibration Register" name="MPDDRC_LPDDR2_TIM_CAL" offset="0x30" rw="RW" size="4">
          <bitfield caption="ZQ Calibration Short" mask="0x000000FF" name="ZQCS"/>
        </register>
        <register caption="MPDDRC IO Calibration" name="MPDDRC_IO_CALIBR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Resistor Divider, output driver impedance" mask="0x00000007" name="RDIV" values="MPDDRC_IO_CALIBR__RDIV"/>
          <bitfield caption="IO Calibration" mask="0x00000700" name="TZQIO"/>
          <bitfield caption="Number of Transistor P" mask="0x000F0000" name="CALCODEP"/>
          <bitfield caption="Number of Transistor N" mask="0x00F00000" name="CALCODEN"/>
        </register>
        <register caption="MPDDRC OCMS Register" name="MPDDRC_OCMS" offset="0x38" rw="RW" size="4">
          <bitfield caption="Scrambling enable" mask="0x00000001" name="SCR_EN"/>
        </register>
        <register caption="MPDDRC OCMS KEY1 Register" name="MPDDRC_OCMS_KEY1" offset="0x3C" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="MPDDRC OCMS KEY2 Register" name="MPDDRC_OCMS_KEY2" offset="0x40" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="MPDDRC DLL Master Offset Register" name="MPDDRC_DLL_MOR" offset="0x74" rw="RW" size="4">
          <bitfield caption="DLL Master Delay Line Offset" mask="0x0000000F" name="MOFF"/>
          <bitfield caption="DLL CLK90 Delay Line Offset" mask="0x00001F00" name="CLK90OFF"/>
          <bitfield caption="DLL Offset Selection" mask="0x00010000" name="SELOFF"/>
        </register>
        <register caption="MPDDRC DLL Slave Offset Register" name="MPDDRC_DLL_SOR" offset="0x78" rw="RW" size="4">
          <bitfield caption="DLL Slave 0 Delay Line Offset ([x=0..3])" mask="0x0000001F" name="S0OFF"/>
          <bitfield caption="DLL Slave 1 Delay Line Offset ([x=0..3])" mask="0x00001F00" name="S1OFF"/>
          <bitfield caption="DLL Slave 2 Delay Line Offset ([x=0..3])" mask="0x001F0000" name="S2OFF"/>
          <bitfield caption="DLL Slave 3 Delay Line Offset ([x=0..3])" mask="0x1F000000" name="S3OFF"/>
        </register>
        <register caption="MPDDRC DLL Master Status Register" name="MPDDRC_DLL_MSR" offset="0x7C" rw="R" size="4">
          <bitfield caption="DLL Master Delay Increment" mask="0x00000001" name="MDINC"/>
          <bitfield caption="DLL Master Delay Decrement" mask="0x00000002" name="MDDEC"/>
          <bitfield caption="DLL Master Delay Overflow Flag" mask="0x00000004" name="MDOVF"/>
          <bitfield caption="DLL Master Delay Value" mask="0x0000FF00" name="MDVAL"/>
        </register>
        <register caption="MPDDRC DLL Slave 0 Status Register 0" name="MPDDRC_DLL_SxSR0" offset="0x80" rw="R" size="4">
          <bitfield caption="DLL Slave x Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="DLL Slave x Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="DLL Slave x Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="DLL Slave x Delay Value" mask="0x0000FF00" name="SDVAL"/>
          <bitfield caption="DLL Slave x Delay Correction Value" mask="0x00FF0000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Slave 0 Status Register 1" name="MPDDRC_DLL_SxSR1" offset="0x84" rw="R" size="4">
          <bitfield caption="DLL Slave x Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="DLL Slave x Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="DLL Slave x Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="DLL Slave x Delay Value" mask="0x0000FF00" name="SDVAL"/>
          <bitfield caption="DLL Slave x Delay Correction Value" mask="0x00FF0000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Slave 0 Status Register 2" name="MPDDRC_DLL_SxSR2" offset="0x88" rw="R" size="4">
          <bitfield caption="DLL Slave x Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="DLL Slave x Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="DLL Slave x Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="DLL Slave x Delay Value" mask="0x0000FF00" name="SDVAL"/>
          <bitfield caption="DLL Slave x Delay Correction Value" mask="0x00FF0000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC DLL Slave 0 Status Register 3" name="MPDDRC_DLL_SxSR3" offset="0x8C" rw="R" size="4">
          <bitfield caption="DLL Slave x Delay Correction Overflow Flag" mask="0x00000001" name="SDCOVF"/>
          <bitfield caption="DLL Slave x Delay Correction Underflow Flag" mask="0x00000002" name="SDCUDF"/>
          <bitfield caption="DLL Slave x Delay Correction Error Flag" mask="0x00000004" name="SDERF"/>
          <bitfield caption="DLL Slave x Delay Value" mask="0x0000FF00" name="SDVAL"/>
          <bitfield caption="DLL Slave x Delay Correction Value" mask="0x00FF0000" name="SDCVAL"/>
        </register>
        <register caption="MPDDRC Write Protect Control Register" name="MPDDRC_WPCR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="MPDDRC Write Protect Status Register" name="MPDDRC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="MPDDRC_MR__MODE">
        <value caption="Normal Mode. Any access to the MPDDRC will be decoded normally. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NORMAL_CMD" value="0x0"/>
        <value caption="The MPDDRC issues an NOP command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="NOP_CMD" value="0x1"/>
        <value caption="The MPDDRC issues an &quot;All Banks Precharge&quot; command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the SDRAM." name="PRCGALL_CMD" value="0x2"/>
        <value caption="The MPDDRC issues a &quot;Load Mode Register&quot; command when the DDR-SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="LMR_CMD" value="0x3"/>
        <value caption="The MPDDRC issues an &quot;Auto-Refresh&quot; Command when the DDR-SDRAM device is accessed regardless of the cycle. Previously, an &quot;All Banks Precharge&quot; command must be issued. To activate this mode, the command must be followed by a write to the DDR-SDRAM." name="RFSH_CMD" value="0x4"/>
        <value caption="The MPDDRC issues an &quot;Extended Load Mode Register&quot; command when the SDRAM device is accessed regardless of the cycle. To activate this mode, the command must be followed by a write to the DDR-SDRAM. The write in the DDR-SDRAM must be done in the appropriate bank." name="EXT_LMR_CMD" value="0x5"/>
        <value caption="Deep power mode: Access to deep power-down mode" name="DEEP_CMD" value="0x6"/>
        <value caption="The MPDDRC issues an &quot;LPDDR2 Mode Register&quot; command when the Low-power DDR2-SDRAM device is accessed regardless of the cycle. To activate this mode, the &quot;Mode Register&quot; command must be followed by a write to the Low-power DDR2-SDRAM." name="LPDDR2_CMD" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NC">
        <value caption="9 DDR column bits" name="_9" value="0x0"/>
        <value caption="10 DDR column bits" name="_10" value="0x1"/>
        <value caption="11 DDR column bits" name="_11" value="0x2"/>
        <value caption="12 DDR column bits" name="_12" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NR">
        <value caption="11 row bits" name="_11" value="0x0"/>
        <value caption="12 row bits" name="_12" value="0x1"/>
        <value caption="13 row bits" name="_13" value="0x2"/>
        <value caption="14 row bits" name="_14" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__CAS">
        <value caption="DDR2 CAS Latency 3" name="_3_DDR2" value="0x3"/>
        <value caption="LPDDR2 CAS Latency 3" name="_3_LPDDR2" value="0x3"/>
        <value caption="DDR2 CAS Latency 4" name="_4_DDR2" value="0x4"/>
        <value caption="LPDDR2 CAS Latency 4" name="_4_LPDDR2" value="0x4"/>
        <value caption="DDR2 CAS Latency 5" name="_5_DDR2" value="0x5"/>
        <value caption="LPDDR2 CAS Latency 5" name="_5_LPDDR2" value="0x5"/>
        <value caption="DDR2 CAS Latency 6" name="_6_DDR2" value="0x6"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__DLL">
        <value caption="Disable DLL reset." name="RESET_DISABLED" value="0"/>
        <value caption="Enable DLL reset." name="RESET_ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__ZQ">
        <value caption="Calibration command after initialization" name="INIT" value="0x0"/>
        <value caption="Long calibration" name="LONG" value="0x1"/>
        <value caption="Short calibration" name="SHORT" value="0x2"/>
        <value caption="ZQ Reset" name="RESET" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__DQMS">
        <value caption="DQM is not shared with another controller." name="NOT_SHARED" value="0"/>
        <value caption="DQM is shared with another controller." name="SHARED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__ENRDM">
        <value caption="DQS/DDR_DATA phase error correction is disabled." name="OFF" value="0"/>
        <value caption="DQS/DDR_DATA phase error correction is enabled." name="ON" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NB">
        <value caption="4 banks" name="_4" value="0"/>
        <value caption="8 banks" name="_8" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__NDQS">
        <value caption="Not DQS is enabled." name="ENABLED" value="0"/>
        <value caption="Not DQS is disabled." name="DISABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_CR__UNAL">
        <value caption="Unaligned access is not supported." name="UNSUPPORTED" value="0"/>
        <value caption="Unaligned access is supported." name="SUPPORTED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__LPCB">
        <value caption="Low-power Feature is inhibited. No power-down, self refresh and deep-power modes are issued to the DDR-SDRAM device." name="DISABLED" value="0x0"/>
        <value caption="The MPDDRC issues a Self Refresh command to the DDR-SDRAM device, the clock(s) is/are de-activated and the CKE signal is set low. The DDR-SDRAM device leaves the self refresh mode when accessed and reenters it after the access." name="SELFREFRESH" value="0x1"/>
        <value caption="The MPDDRC issues a Power-down Command to the DDR-SDRAM device after each access, the CKE signal is set low. The DDR-SDRAM device leaves the power-down mode when accessed and reenters it after the access." name="POWERDOWN" value="0x2"/>
        <value caption="The MPDDRC issues a Deep Power-down command to the Low-power DDR-SDRAM device." name="DEEP_PWD" value="0x3"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__CLK_FR">
        <value caption="Clock(s) is/are not frozen." name="DISABLED" value="0"/>
        <value caption="Clock(s) is/are frozen." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__LPDDR2_PWOFF">
        <value caption="No power off sequence applied to LPDDR2." name="DISABLED" value="0"/>
        <value caption="A power off sequence is applied to the LPDDR2 device. CKE is forced low." name="ENABLED" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__TIMEOUT">
        <value caption="The SDRAM controller activates the SDRAM low-power mode immediately after the end of the last transfer." name="_0" value="0x0"/>
        <value caption="The SDRAM controller activates the SDRAM low-power mode 64 clock cycles after the end of the last transfer." name="_64" value="0x1"/>
        <value caption="The SDRAM controller activates the SDRAM low-power mode 128 clock cycles after the end of the last transfer." name="_128" value="0x2"/>
      </value-group>
      <value-group caption="" name="MPDDRC_LPR__APDE">
        <value caption="Fast Exit." name="FAST" value="0"/>
        <value caption="Low Exit." name="SLOW" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__MD">
        <value caption="Low-power DDR1-SDRAM" name="LPDDR_SDRAM" value="0x3"/>
        <value caption="DDR2-SDRAM" name="DDR2_SDRAM" value="0x6"/>
        <value caption="Low-Power DDR2-SDRAM" name="LPDDR2_SDRAM" value="0x7"/>
      </value-group>
      <value-group caption="" name="MPDDRC_MD__DBW">
        <value caption="Data bus width is 32 bits." name="_32_BITS" value="0"/>
        <value caption="Data bus width is 16 bits." name="_16_BITS" value="1"/>
      </value-group>
      <value-group caption="" name="MPDDRC_IO_CALIBR__RDIV">
        <value caption="RZQ = 34,3 Ohm" name="RZQ_34" value="0x1"/>
        <value caption="RZQ = 40 Ohm" name="RZQ_40" value="0x2"/>
        <value caption="RZQ = 33,3 Ohm" name="RZQ_333" value="0x2"/>
        <value caption="RZQ =48 Ohm" name="RZQ_48" value="0x3"/>
        <value caption="RZQ =60 Ohm" name="RZQ_60" value="0x4"/>
        <value caption="RZQ =50 Ohm" name="RZQ_50" value="0x4"/>
        <value caption="RZQ = 80 Ohm" name="RZQ_80" value="0x6"/>
        <value caption="RZQ = 66,7 Ohm" name="RZQ_667" value="0x6"/>
        <value caption="RZQ = 120 Ohm" name="RZQ_120" value="0x7"/>
        <value caption="RZQ = 100 Ohm" name="RZQ_100" value="0x7"/>
      </value-group>
    </module>
    <module caption="Parallel Input/Output Controller" name="PIO" version="11004G">
      <register-group name="PIO">
        <register caption="PIO Enable Register" name="PIO_PER" offset="0x0000" rw="W" size="4">
          <bitfield caption="PIO Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Disable Register" name="PIO_PDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="PIO Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="PIO Status Register" name="PIO_PSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="PIO Status" mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Status" mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Status" mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Status" mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Status" mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Status" mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Status" mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Status" mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Status" mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Status" mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Status" mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Status" mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Status" mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Status" mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Status" mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Status" mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Status" mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Status" mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Status" mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Status" mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Status" mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Status" mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Status" mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Status" mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Status" mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Status" mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Status" mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Status" mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Status" mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Status" mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Status" mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Enable Register" name="PIO_OER" offset="0x0010" rw="W" size="4">
          <bitfield caption="Output Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Disable Register" name="PIO_ODR" offset="0x0014" rw="W" size="4">
          <bitfield caption="Output Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Status Register" name="PIO_OSR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Output Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Enable Register" name="PIO_IFER" offset="0x0020" rw="W" size="4">
          <bitfield caption="Input Filter Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Disable Register" name="PIO_IFDR" offset="0x0024" rw="W" size="4">
          <bitfield caption="Input Filter Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filter Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filter Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filter Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filter Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filter Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filter Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filter Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filter Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filter Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filter Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filter Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filter Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filter Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filter Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filter Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filter Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filter Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filter Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filter Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filter Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filter Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filter Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filter Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filter Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filter Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filter Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filter Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filter Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filter Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filter Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filter Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Glitch Input Filter Status Register" name="PIO_IFSR" offset="0x0028" rw="R" size="4">
          <bitfield caption="Input Filer Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Filer Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Filer Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Filer Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Filer Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Filer Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Filer Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Filer Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Filer Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Filer Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Filer Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Filer Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Filer Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Filer Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Filer Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Filer Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Filer Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Filer Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Filer Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Filer Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Filer Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Filer Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Filer Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Filer Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Filer Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Filer Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Filer Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Filer Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Filer Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Filer Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Filer Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Filer Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Set Output Data Register" name="PIO_SODR" offset="0x0030" rw="W" size="4">
          <bitfield caption="Set Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Set Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Set Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Set Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Set Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Set Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Set Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Set Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Set Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Set Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Set Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Set Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Set Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Set Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Set Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Set Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Set Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Set Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Set Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Set Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Set Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Set Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Set Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Set Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Set Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Set Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Set Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Set Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Set Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Set Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Set Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Set Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Clear Output Data Register" name="PIO_CODR" offset="0x0034" rw="W" size="4">
          <bitfield caption="Clear Output Data" mask="0x00000001" name="P0"/>
          <bitfield caption="Clear Output Data" mask="0x00000002" name="P1"/>
          <bitfield caption="Clear Output Data" mask="0x00000004" name="P2"/>
          <bitfield caption="Clear Output Data" mask="0x00000008" name="P3"/>
          <bitfield caption="Clear Output Data" mask="0x00000010" name="P4"/>
          <bitfield caption="Clear Output Data" mask="0x00000020" name="P5"/>
          <bitfield caption="Clear Output Data" mask="0x00000040" name="P6"/>
          <bitfield caption="Clear Output Data" mask="0x00000080" name="P7"/>
          <bitfield caption="Clear Output Data" mask="0x00000100" name="P8"/>
          <bitfield caption="Clear Output Data" mask="0x00000200" name="P9"/>
          <bitfield caption="Clear Output Data" mask="0x00000400" name="P10"/>
          <bitfield caption="Clear Output Data" mask="0x00000800" name="P11"/>
          <bitfield caption="Clear Output Data" mask="0x00001000" name="P12"/>
          <bitfield caption="Clear Output Data" mask="0x00002000" name="P13"/>
          <bitfield caption="Clear Output Data" mask="0x00004000" name="P14"/>
          <bitfield caption="Clear Output Data" mask="0x00008000" name="P15"/>
          <bitfield caption="Clear Output Data" mask="0x00010000" name="P16"/>
          <bitfield caption="Clear Output Data" mask="0x00020000" name="P17"/>
          <bitfield caption="Clear Output Data" mask="0x00040000" name="P18"/>
          <bitfield caption="Clear Output Data" mask="0x00080000" name="P19"/>
          <bitfield caption="Clear Output Data" mask="0x00100000" name="P20"/>
          <bitfield caption="Clear Output Data" mask="0x00200000" name="P21"/>
          <bitfield caption="Clear Output Data" mask="0x00400000" name="P22"/>
          <bitfield caption="Clear Output Data" mask="0x00800000" name="P23"/>
          <bitfield caption="Clear Output Data" mask="0x01000000" name="P24"/>
          <bitfield caption="Clear Output Data" mask="0x02000000" name="P25"/>
          <bitfield caption="Clear Output Data" mask="0x04000000" name="P26"/>
          <bitfield caption="Clear Output Data" mask="0x08000000" name="P27"/>
          <bitfield caption="Clear Output Data" mask="0x10000000" name="P28"/>
          <bitfield caption="Clear Output Data" mask="0x20000000" name="P29"/>
          <bitfield caption="Clear Output Data" mask="0x40000000" name="P30"/>
          <bitfield caption="Clear Output Data" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Data Status Register" name="PIO_ODSR" offset="0x0038" rw="RW" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pin Data Status Register" name="PIO_PDSR" offset="0x003C" rw="R" size="4">
          <bitfield caption="Output Data Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Output Data Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Output Data Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Output Data Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Output Data Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Output Data Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Output Data Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Output Data Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Output Data Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Output Data Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Output Data Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Output Data Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Output Data Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Output Data Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Output Data Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Output Data Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Output Data Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Output Data Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Output Data Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Output Data Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Output Data Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Output Data Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Output Data Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Output Data Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Output Data Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Output Data Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Output Data Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Output Data Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Output Data Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Output Data Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Output Data Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Output Data Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Enable Register" name="PIO_IER" offset="0x0040" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Enable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Disable Register" name="PIO_IDR" offset="0x0044" rw="W" size="4">
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Disable" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Mask Register" name="PIO_IMR" offset="0x0048" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Mask" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Interrupt Status Register" name="PIO_ISR" offset="0x004C" rw="R" size="4">
          <bitfield caption="Input Change Interrupt Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Input Change Interrupt Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Enable Register" name="PIO_MDER" offset="0x0050" rw="W" size="4">
          <bitfield caption="Multi Drive Enable." mask="0x00000001" name="P0"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000002" name="P1"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000004" name="P2"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000008" name="P3"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000010" name="P4"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000020" name="P5"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000040" name="P6"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000080" name="P7"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000100" name="P8"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000200" name="P9"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000400" name="P10"/>
          <bitfield caption="Multi Drive Enable." mask="0x00000800" name="P11"/>
          <bitfield caption="Multi Drive Enable." mask="0x00001000" name="P12"/>
          <bitfield caption="Multi Drive Enable." mask="0x00002000" name="P13"/>
          <bitfield caption="Multi Drive Enable." mask="0x00004000" name="P14"/>
          <bitfield caption="Multi Drive Enable." mask="0x00008000" name="P15"/>
          <bitfield caption="Multi Drive Enable." mask="0x00010000" name="P16"/>
          <bitfield caption="Multi Drive Enable." mask="0x00020000" name="P17"/>
          <bitfield caption="Multi Drive Enable." mask="0x00040000" name="P18"/>
          <bitfield caption="Multi Drive Enable." mask="0x00080000" name="P19"/>
          <bitfield caption="Multi Drive Enable." mask="0x00100000" name="P20"/>
          <bitfield caption="Multi Drive Enable." mask="0x00200000" name="P21"/>
          <bitfield caption="Multi Drive Enable." mask="0x00400000" name="P22"/>
          <bitfield caption="Multi Drive Enable." mask="0x00800000" name="P23"/>
          <bitfield caption="Multi Drive Enable." mask="0x01000000" name="P24"/>
          <bitfield caption="Multi Drive Enable." mask="0x02000000" name="P25"/>
          <bitfield caption="Multi Drive Enable." mask="0x04000000" name="P26"/>
          <bitfield caption="Multi Drive Enable." mask="0x08000000" name="P27"/>
          <bitfield caption="Multi Drive Enable." mask="0x10000000" name="P28"/>
          <bitfield caption="Multi Drive Enable." mask="0x20000000" name="P29"/>
          <bitfield caption="Multi Drive Enable." mask="0x40000000" name="P30"/>
          <bitfield caption="Multi Drive Enable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Disable Register" name="PIO_MDDR" offset="0x0054" rw="W" size="4">
          <bitfield caption="Multi Drive Disable." mask="0x00000001" name="P0"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000002" name="P1"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000004" name="P2"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000008" name="P3"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000010" name="P4"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000020" name="P5"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000040" name="P6"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000080" name="P7"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000100" name="P8"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000200" name="P9"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000400" name="P10"/>
          <bitfield caption="Multi Drive Disable." mask="0x00000800" name="P11"/>
          <bitfield caption="Multi Drive Disable." mask="0x00001000" name="P12"/>
          <bitfield caption="Multi Drive Disable." mask="0x00002000" name="P13"/>
          <bitfield caption="Multi Drive Disable." mask="0x00004000" name="P14"/>
          <bitfield caption="Multi Drive Disable." mask="0x00008000" name="P15"/>
          <bitfield caption="Multi Drive Disable." mask="0x00010000" name="P16"/>
          <bitfield caption="Multi Drive Disable." mask="0x00020000" name="P17"/>
          <bitfield caption="Multi Drive Disable." mask="0x00040000" name="P18"/>
          <bitfield caption="Multi Drive Disable." mask="0x00080000" name="P19"/>
          <bitfield caption="Multi Drive Disable." mask="0x00100000" name="P20"/>
          <bitfield caption="Multi Drive Disable." mask="0x00200000" name="P21"/>
          <bitfield caption="Multi Drive Disable." mask="0x00400000" name="P22"/>
          <bitfield caption="Multi Drive Disable." mask="0x00800000" name="P23"/>
          <bitfield caption="Multi Drive Disable." mask="0x01000000" name="P24"/>
          <bitfield caption="Multi Drive Disable." mask="0x02000000" name="P25"/>
          <bitfield caption="Multi Drive Disable." mask="0x04000000" name="P26"/>
          <bitfield caption="Multi Drive Disable." mask="0x08000000" name="P27"/>
          <bitfield caption="Multi Drive Disable." mask="0x10000000" name="P28"/>
          <bitfield caption="Multi Drive Disable." mask="0x20000000" name="P29"/>
          <bitfield caption="Multi Drive Disable." mask="0x40000000" name="P30"/>
          <bitfield caption="Multi Drive Disable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Multi-driver Status Register" name="PIO_MDSR" offset="0x0058" rw="R" size="4">
          <bitfield caption="Multi Drive Status." mask="0x00000001" name="P0"/>
          <bitfield caption="Multi Drive Status." mask="0x00000002" name="P1"/>
          <bitfield caption="Multi Drive Status." mask="0x00000004" name="P2"/>
          <bitfield caption="Multi Drive Status." mask="0x00000008" name="P3"/>
          <bitfield caption="Multi Drive Status." mask="0x00000010" name="P4"/>
          <bitfield caption="Multi Drive Status." mask="0x00000020" name="P5"/>
          <bitfield caption="Multi Drive Status." mask="0x00000040" name="P6"/>
          <bitfield caption="Multi Drive Status." mask="0x00000080" name="P7"/>
          <bitfield caption="Multi Drive Status." mask="0x00000100" name="P8"/>
          <bitfield caption="Multi Drive Status." mask="0x00000200" name="P9"/>
          <bitfield caption="Multi Drive Status." mask="0x00000400" name="P10"/>
          <bitfield caption="Multi Drive Status." mask="0x00000800" name="P11"/>
          <bitfield caption="Multi Drive Status." mask="0x00001000" name="P12"/>
          <bitfield caption="Multi Drive Status." mask="0x00002000" name="P13"/>
          <bitfield caption="Multi Drive Status." mask="0x00004000" name="P14"/>
          <bitfield caption="Multi Drive Status." mask="0x00008000" name="P15"/>
          <bitfield caption="Multi Drive Status." mask="0x00010000" name="P16"/>
          <bitfield caption="Multi Drive Status." mask="0x00020000" name="P17"/>
          <bitfield caption="Multi Drive Status." mask="0x00040000" name="P18"/>
          <bitfield caption="Multi Drive Status." mask="0x00080000" name="P19"/>
          <bitfield caption="Multi Drive Status." mask="0x00100000" name="P20"/>
          <bitfield caption="Multi Drive Status." mask="0x00200000" name="P21"/>
          <bitfield caption="Multi Drive Status." mask="0x00400000" name="P22"/>
          <bitfield caption="Multi Drive Status." mask="0x00800000" name="P23"/>
          <bitfield caption="Multi Drive Status." mask="0x01000000" name="P24"/>
          <bitfield caption="Multi Drive Status." mask="0x02000000" name="P25"/>
          <bitfield caption="Multi Drive Status." mask="0x04000000" name="P26"/>
          <bitfield caption="Multi Drive Status." mask="0x08000000" name="P27"/>
          <bitfield caption="Multi Drive Status." mask="0x10000000" name="P28"/>
          <bitfield caption="Multi Drive Status." mask="0x20000000" name="P29"/>
          <bitfield caption="Multi Drive Status." mask="0x40000000" name="P30"/>
          <bitfield caption="Multi Drive Status." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-up Disable Register" name="PIO_PUDR" offset="0x0060" rw="W" size="4">
          <bitfield caption="Pull Up Disable." mask="0x00000001" name="P0"/>
          <bitfield caption="Pull Up Disable." mask="0x00000002" name="P1"/>
          <bitfield caption="Pull Up Disable." mask="0x00000004" name="P2"/>
          <bitfield caption="Pull Up Disable." mask="0x00000008" name="P3"/>
          <bitfield caption="Pull Up Disable." mask="0x00000010" name="P4"/>
          <bitfield caption="Pull Up Disable." mask="0x00000020" name="P5"/>
          <bitfield caption="Pull Up Disable." mask="0x00000040" name="P6"/>
          <bitfield caption="Pull Up Disable." mask="0x00000080" name="P7"/>
          <bitfield caption="Pull Up Disable." mask="0x00000100" name="P8"/>
          <bitfield caption="Pull Up Disable." mask="0x00000200" name="P9"/>
          <bitfield caption="Pull Up Disable." mask="0x00000400" name="P10"/>
          <bitfield caption="Pull Up Disable." mask="0x00000800" name="P11"/>
          <bitfield caption="Pull Up Disable." mask="0x00001000" name="P12"/>
          <bitfield caption="Pull Up Disable." mask="0x00002000" name="P13"/>
          <bitfield caption="Pull Up Disable." mask="0x00004000" name="P14"/>
          <bitfield caption="Pull Up Disable." mask="0x00008000" name="P15"/>
          <bitfield caption="Pull Up Disable." mask="0x00010000" name="P16"/>
          <bitfield caption="Pull Up Disable." mask="0x00020000" name="P17"/>
          <bitfield caption="Pull Up Disable." mask="0x00040000" name="P18"/>
          <bitfield caption="Pull Up Disable." mask="0x00080000" name="P19"/>
          <bitfield caption="Pull Up Disable." mask="0x00100000" name="P20"/>
          <bitfield caption="Pull Up Disable." mask="0x00200000" name="P21"/>
          <bitfield caption="Pull Up Disable." mask="0x00400000" name="P22"/>
          <bitfield caption="Pull Up Disable." mask="0x00800000" name="P23"/>
          <bitfield caption="Pull Up Disable." mask="0x01000000" name="P24"/>
          <bitfield caption="Pull Up Disable." mask="0x02000000" name="P25"/>
          <bitfield caption="Pull Up Disable." mask="0x04000000" name="P26"/>
          <bitfield caption="Pull Up Disable." mask="0x08000000" name="P27"/>
          <bitfield caption="Pull Up Disable." mask="0x10000000" name="P28"/>
          <bitfield caption="Pull Up Disable." mask="0x20000000" name="P29"/>
          <bitfield caption="Pull Up Disable." mask="0x40000000" name="P30"/>
          <bitfield caption="Pull Up Disable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pull-up Enable Register" name="PIO_PUER" offset="0x0064" rw="W" size="4">
          <bitfield caption="Pull Up Enable." mask="0x00000001" name="P0"/>
          <bitfield caption="Pull Up Enable." mask="0x00000002" name="P1"/>
          <bitfield caption="Pull Up Enable." mask="0x00000004" name="P2"/>
          <bitfield caption="Pull Up Enable." mask="0x00000008" name="P3"/>
          <bitfield caption="Pull Up Enable." mask="0x00000010" name="P4"/>
          <bitfield caption="Pull Up Enable." mask="0x00000020" name="P5"/>
          <bitfield caption="Pull Up Enable." mask="0x00000040" name="P6"/>
          <bitfield caption="Pull Up Enable." mask="0x00000080" name="P7"/>
          <bitfield caption="Pull Up Enable." mask="0x00000100" name="P8"/>
          <bitfield caption="Pull Up Enable." mask="0x00000200" name="P9"/>
          <bitfield caption="Pull Up Enable." mask="0x00000400" name="P10"/>
          <bitfield caption="Pull Up Enable." mask="0x00000800" name="P11"/>
          <bitfield caption="Pull Up Enable." mask="0x00001000" name="P12"/>
          <bitfield caption="Pull Up Enable." mask="0x00002000" name="P13"/>
          <bitfield caption="Pull Up Enable." mask="0x00004000" name="P14"/>
          <bitfield caption="Pull Up Enable." mask="0x00008000" name="P15"/>
          <bitfield caption="Pull Up Enable." mask="0x00010000" name="P16"/>
          <bitfield caption="Pull Up Enable." mask="0x00020000" name="P17"/>
          <bitfield caption="Pull Up Enable." mask="0x00040000" name="P18"/>
          <bitfield caption="Pull Up Enable." mask="0x00080000" name="P19"/>
          <bitfield caption="Pull Up Enable." mask="0x00100000" name="P20"/>
          <bitfield caption="Pull Up Enable." mask="0x00200000" name="P21"/>
          <bitfield caption="Pull Up Enable." mask="0x00400000" name="P22"/>
          <bitfield caption="Pull Up Enable." mask="0x00800000" name="P23"/>
          <bitfield caption="Pull Up Enable." mask="0x01000000" name="P24"/>
          <bitfield caption="Pull Up Enable." mask="0x02000000" name="P25"/>
          <bitfield caption="Pull Up Enable." mask="0x04000000" name="P26"/>
          <bitfield caption="Pull Up Enable." mask="0x08000000" name="P27"/>
          <bitfield caption="Pull Up Enable." mask="0x10000000" name="P28"/>
          <bitfield caption="Pull Up Enable." mask="0x20000000" name="P29"/>
          <bitfield caption="Pull Up Enable." mask="0x40000000" name="P30"/>
          <bitfield caption="Pull Up Enable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-up Status Register" name="PIO_PUSR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Pull Up Status." mask="0x00000001" name="P0"/>
          <bitfield caption="Pull Up Status." mask="0x00000002" name="P1"/>
          <bitfield caption="Pull Up Status." mask="0x00000004" name="P2"/>
          <bitfield caption="Pull Up Status." mask="0x00000008" name="P3"/>
          <bitfield caption="Pull Up Status." mask="0x00000010" name="P4"/>
          <bitfield caption="Pull Up Status." mask="0x00000020" name="P5"/>
          <bitfield caption="Pull Up Status." mask="0x00000040" name="P6"/>
          <bitfield caption="Pull Up Status." mask="0x00000080" name="P7"/>
          <bitfield caption="Pull Up Status." mask="0x00000100" name="P8"/>
          <bitfield caption="Pull Up Status." mask="0x00000200" name="P9"/>
          <bitfield caption="Pull Up Status." mask="0x00000400" name="P10"/>
          <bitfield caption="Pull Up Status." mask="0x00000800" name="P11"/>
          <bitfield caption="Pull Up Status." mask="0x00001000" name="P12"/>
          <bitfield caption="Pull Up Status." mask="0x00002000" name="P13"/>
          <bitfield caption="Pull Up Status." mask="0x00004000" name="P14"/>
          <bitfield caption="Pull Up Status." mask="0x00008000" name="P15"/>
          <bitfield caption="Pull Up Status." mask="0x00010000" name="P16"/>
          <bitfield caption="Pull Up Status." mask="0x00020000" name="P17"/>
          <bitfield caption="Pull Up Status." mask="0x00040000" name="P18"/>
          <bitfield caption="Pull Up Status." mask="0x00080000" name="P19"/>
          <bitfield caption="Pull Up Status." mask="0x00100000" name="P20"/>
          <bitfield caption="Pull Up Status." mask="0x00200000" name="P21"/>
          <bitfield caption="Pull Up Status." mask="0x00400000" name="P22"/>
          <bitfield caption="Pull Up Status." mask="0x00800000" name="P23"/>
          <bitfield caption="Pull Up Status." mask="0x01000000" name="P24"/>
          <bitfield caption="Pull Up Status." mask="0x02000000" name="P25"/>
          <bitfield caption="Pull Up Status." mask="0x04000000" name="P26"/>
          <bitfield caption="Pull Up Status." mask="0x08000000" name="P27"/>
          <bitfield caption="Pull Up Status." mask="0x10000000" name="P28"/>
          <bitfield caption="Pull Up Status." mask="0x20000000" name="P29"/>
          <bitfield caption="Pull Up Status." mask="0x40000000" name="P30"/>
          <bitfield caption="Pull Up Status." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Peripheral Select Register 0" name="PIO_ABCDSR0" offset="0x70" rw="RW" size="4">
          <bitfield caption="Peripheral Select." mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Select." mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Select." mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Select." mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Select." mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Select." mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Select." mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Select." mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Select." mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Select." mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Select." mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Select." mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Select." mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Select." mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Select." mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Select." mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Select." mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Select." mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Select." mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Select." mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Select." mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Select." mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Select." mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Select." mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Select." mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Select." mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Select." mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Select." mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Select." mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Select." mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Select." mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Select." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Peripheral Select Register 1" name="PIO_ABCDSR1" offset="0x74" rw="RW" size="4">
          <bitfield caption="Peripheral Select." mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral Select." mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral Select." mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral Select." mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral Select." mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral Select." mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral Select." mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral Select." mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral Select." mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral Select." mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral Select." mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral Select." mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral Select." mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral Select." mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral Select." mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral Select." mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral Select." mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral Select." mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral Select." mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral Select." mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral Select." mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral Select." mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral Select." mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral Select." mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral Select." mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral Select." mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral Select." mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral Select." mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral Select." mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral Select." mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral Select." mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral Select." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Disable Register" name="PIO_IFSCDR" offset="0x0080" rw="W" size="4">
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000001" name="P0"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000002" name="P1"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000004" name="P2"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000008" name="P3"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000010" name="P4"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000020" name="P5"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000040" name="P6"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000080" name="P7"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000100" name="P8"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000200" name="P9"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000400" name="P10"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00000800" name="P11"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00001000" name="P12"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00002000" name="P13"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00004000" name="P14"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00008000" name="P15"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00010000" name="P16"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00020000" name="P17"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00040000" name="P18"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00080000" name="P19"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00100000" name="P20"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00200000" name="P21"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00400000" name="P22"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x00800000" name="P23"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x01000000" name="P24"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x02000000" name="P25"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x04000000" name="P26"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x08000000" name="P27"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x10000000" name="P28"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x20000000" name="P29"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x40000000" name="P30"/>
          <bitfield caption="PIO Clock Glitch Filtering Select." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Enable Register" name="PIO_IFSCER" offset="0x0084" rw="W" size="4">
          <bitfield caption="Debouncing Filtering Select." mask="0x00000001" name="P0"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000002" name="P1"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000004" name="P2"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000008" name="P3"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000010" name="P4"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000020" name="P5"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000040" name="P6"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000080" name="P7"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000100" name="P8"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000200" name="P9"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000400" name="P10"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00000800" name="P11"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00001000" name="P12"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00002000" name="P13"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00004000" name="P14"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00008000" name="P15"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00010000" name="P16"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00020000" name="P17"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00040000" name="P18"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00080000" name="P19"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00100000" name="P20"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00200000" name="P21"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00400000" name="P22"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x00800000" name="P23"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x01000000" name="P24"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x02000000" name="P25"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x04000000" name="P26"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x08000000" name="P27"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x10000000" name="P28"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x20000000" name="P29"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x40000000" name="P30"/>
          <bitfield caption="Debouncing Filtering Select." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Input Filter Slow Clock Status Register" name="PIO_IFSCSR" offset="0x0088" rw="R" size="4">
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000001" name="P0"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000002" name="P1"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000004" name="P2"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000008" name="P3"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000010" name="P4"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000020" name="P5"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000040" name="P6"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000080" name="P7"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000100" name="P8"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000200" name="P9"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000400" name="P10"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00000800" name="P11"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00001000" name="P12"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00002000" name="P13"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00004000" name="P14"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00008000" name="P15"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00010000" name="P16"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00020000" name="P17"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00040000" name="P18"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00080000" name="P19"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00100000" name="P20"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00200000" name="P21"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00400000" name="P22"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x00800000" name="P23"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x01000000" name="P24"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x02000000" name="P25"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x04000000" name="P26"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x08000000" name="P27"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x10000000" name="P28"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x20000000" name="P29"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x40000000" name="P30"/>
          <bitfield caption="Glitch or Debouncing Filter Selection Status" mask="0x80000000" name="P31"/>
        </register>
        <register caption="Slow Clock Divider Debouncing Register" name="PIO_SCDR" offset="0x008C" rw="RW" size="4">
          <bitfield mask="0x00003FFF" name="DIV"/>
        </register>
        <register caption="Pad Pull-down Disable Register" name="PIO_PPDDR" offset="0x0090" rw="W" size="4">
          <bitfield caption="Pull Down Disable." mask="0x00000001" name="P0"/>
          <bitfield caption="Pull Down Disable." mask="0x00000002" name="P1"/>
          <bitfield caption="Pull Down Disable." mask="0x00000004" name="P2"/>
          <bitfield caption="Pull Down Disable." mask="0x00000008" name="P3"/>
          <bitfield caption="Pull Down Disable." mask="0x00000010" name="P4"/>
          <bitfield caption="Pull Down Disable." mask="0x00000020" name="P5"/>
          <bitfield caption="Pull Down Disable." mask="0x00000040" name="P6"/>
          <bitfield caption="Pull Down Disable." mask="0x00000080" name="P7"/>
          <bitfield caption="Pull Down Disable." mask="0x00000100" name="P8"/>
          <bitfield caption="Pull Down Disable." mask="0x00000200" name="P9"/>
          <bitfield caption="Pull Down Disable." mask="0x00000400" name="P10"/>
          <bitfield caption="Pull Down Disable." mask="0x00000800" name="P11"/>
          <bitfield caption="Pull Down Disable." mask="0x00001000" name="P12"/>
          <bitfield caption="Pull Down Disable." mask="0x00002000" name="P13"/>
          <bitfield caption="Pull Down Disable." mask="0x00004000" name="P14"/>
          <bitfield caption="Pull Down Disable." mask="0x00008000" name="P15"/>
          <bitfield caption="Pull Down Disable." mask="0x00010000" name="P16"/>
          <bitfield caption="Pull Down Disable." mask="0x00020000" name="P17"/>
          <bitfield caption="Pull Down Disable." mask="0x00040000" name="P18"/>
          <bitfield caption="Pull Down Disable." mask="0x00080000" name="P19"/>
          <bitfield caption="Pull Down Disable." mask="0x00100000" name="P20"/>
          <bitfield caption="Pull Down Disable." mask="0x00200000" name="P21"/>
          <bitfield caption="Pull Down Disable." mask="0x00400000" name="P22"/>
          <bitfield caption="Pull Down Disable." mask="0x00800000" name="P23"/>
          <bitfield caption="Pull Down Disable." mask="0x01000000" name="P24"/>
          <bitfield caption="Pull Down Disable." mask="0x02000000" name="P25"/>
          <bitfield caption="Pull Down Disable." mask="0x04000000" name="P26"/>
          <bitfield caption="Pull Down Disable." mask="0x08000000" name="P27"/>
          <bitfield caption="Pull Down Disable." mask="0x10000000" name="P28"/>
          <bitfield caption="Pull Down Disable." mask="0x20000000" name="P29"/>
          <bitfield caption="Pull Down Disable." mask="0x40000000" name="P30"/>
          <bitfield caption="Pull Down Disable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-down Enable Register" name="PIO_PPDER" offset="0x0094" rw="W" size="4">
          <bitfield caption="Pull Down Enable." mask="0x00000001" name="P0"/>
          <bitfield caption="Pull Down Enable." mask="0x00000002" name="P1"/>
          <bitfield caption="Pull Down Enable." mask="0x00000004" name="P2"/>
          <bitfield caption="Pull Down Enable." mask="0x00000008" name="P3"/>
          <bitfield caption="Pull Down Enable." mask="0x00000010" name="P4"/>
          <bitfield caption="Pull Down Enable." mask="0x00000020" name="P5"/>
          <bitfield caption="Pull Down Enable." mask="0x00000040" name="P6"/>
          <bitfield caption="Pull Down Enable." mask="0x00000080" name="P7"/>
          <bitfield caption="Pull Down Enable." mask="0x00000100" name="P8"/>
          <bitfield caption="Pull Down Enable." mask="0x00000200" name="P9"/>
          <bitfield caption="Pull Down Enable." mask="0x00000400" name="P10"/>
          <bitfield caption="Pull Down Enable." mask="0x00000800" name="P11"/>
          <bitfield caption="Pull Down Enable." mask="0x00001000" name="P12"/>
          <bitfield caption="Pull Down Enable." mask="0x00002000" name="P13"/>
          <bitfield caption="Pull Down Enable." mask="0x00004000" name="P14"/>
          <bitfield caption="Pull Down Enable." mask="0x00008000" name="P15"/>
          <bitfield caption="Pull Down Enable." mask="0x00010000" name="P16"/>
          <bitfield caption="Pull Down Enable." mask="0x00020000" name="P17"/>
          <bitfield caption="Pull Down Enable." mask="0x00040000" name="P18"/>
          <bitfield caption="Pull Down Enable." mask="0x00080000" name="P19"/>
          <bitfield caption="Pull Down Enable." mask="0x00100000" name="P20"/>
          <bitfield caption="Pull Down Enable." mask="0x00200000" name="P21"/>
          <bitfield caption="Pull Down Enable." mask="0x00400000" name="P22"/>
          <bitfield caption="Pull Down Enable." mask="0x00800000" name="P23"/>
          <bitfield caption="Pull Down Enable." mask="0x01000000" name="P24"/>
          <bitfield caption="Pull Down Enable." mask="0x02000000" name="P25"/>
          <bitfield caption="Pull Down Enable." mask="0x04000000" name="P26"/>
          <bitfield caption="Pull Down Enable." mask="0x08000000" name="P27"/>
          <bitfield caption="Pull Down Enable." mask="0x10000000" name="P28"/>
          <bitfield caption="Pull Down Enable." mask="0x20000000" name="P29"/>
          <bitfield caption="Pull Down Enable." mask="0x40000000" name="P30"/>
          <bitfield caption="Pull Down Enable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Pad Pull-down Status Register" name="PIO_PPDSR" offset="0x0098" rw="R" size="4">
          <bitfield caption="Pull Down Status." mask="0x00000001" name="P0"/>
          <bitfield caption="Pull Down Status." mask="0x00000002" name="P1"/>
          <bitfield caption="Pull Down Status." mask="0x00000004" name="P2"/>
          <bitfield caption="Pull Down Status." mask="0x00000008" name="P3"/>
          <bitfield caption="Pull Down Status." mask="0x00000010" name="P4"/>
          <bitfield caption="Pull Down Status." mask="0x00000020" name="P5"/>
          <bitfield caption="Pull Down Status." mask="0x00000040" name="P6"/>
          <bitfield caption="Pull Down Status." mask="0x00000080" name="P7"/>
          <bitfield caption="Pull Down Status." mask="0x00000100" name="P8"/>
          <bitfield caption="Pull Down Status." mask="0x00000200" name="P9"/>
          <bitfield caption="Pull Down Status." mask="0x00000400" name="P10"/>
          <bitfield caption="Pull Down Status." mask="0x00000800" name="P11"/>
          <bitfield caption="Pull Down Status." mask="0x00001000" name="P12"/>
          <bitfield caption="Pull Down Status." mask="0x00002000" name="P13"/>
          <bitfield caption="Pull Down Status." mask="0x00004000" name="P14"/>
          <bitfield caption="Pull Down Status." mask="0x00008000" name="P15"/>
          <bitfield caption="Pull Down Status." mask="0x00010000" name="P16"/>
          <bitfield caption="Pull Down Status." mask="0x00020000" name="P17"/>
          <bitfield caption="Pull Down Status." mask="0x00040000" name="P18"/>
          <bitfield caption="Pull Down Status." mask="0x00080000" name="P19"/>
          <bitfield caption="Pull Down Status." mask="0x00100000" name="P20"/>
          <bitfield caption="Pull Down Status." mask="0x00200000" name="P21"/>
          <bitfield caption="Pull Down Status." mask="0x00400000" name="P22"/>
          <bitfield caption="Pull Down Status." mask="0x00800000" name="P23"/>
          <bitfield caption="Pull Down Status." mask="0x01000000" name="P24"/>
          <bitfield caption="Pull Down Status." mask="0x02000000" name="P25"/>
          <bitfield caption="Pull Down Status." mask="0x04000000" name="P26"/>
          <bitfield caption="Pull Down Status." mask="0x08000000" name="P27"/>
          <bitfield caption="Pull Down Status." mask="0x10000000" name="P28"/>
          <bitfield caption="Pull Down Status." mask="0x20000000" name="P29"/>
          <bitfield caption="Pull Down Status." mask="0x40000000" name="P30"/>
          <bitfield caption="Pull Down Status." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Enable" name="PIO_OWER" offset="0x00A0" rw="W" size="4">
          <bitfield caption="Output Write Enable." mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Enable." mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Enable." mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Enable." mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Enable." mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Enable." mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Enable." mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Enable." mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Enable." mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Enable." mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Enable." mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Enable." mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Enable." mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Enable." mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Enable." mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Enable." mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Enable." mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Enable." mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Enable." mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Enable." mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Enable." mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Enable." mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Enable." mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Enable." mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Enable." mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Enable." mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Enable." mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Enable." mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Enable." mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Enable." mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Enable." mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Enable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Disable" name="PIO_OWDR" offset="0x00A4" rw="W" size="4">
          <bitfield caption="Output Write Disable." mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Disable." mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Disable." mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Disable." mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Disable." mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Disable." mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Disable." mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Disable." mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Disable." mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Disable." mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Disable." mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Disable." mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Disable." mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Disable." mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Disable." mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Disable." mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Disable." mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Disable." mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Disable." mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Disable." mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Disable." mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Disable." mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Disable." mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Disable." mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Disable." mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Disable." mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Disable." mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Disable." mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Disable." mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Disable." mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Disable." mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Disable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Output Write Status Register" name="PIO_OWSR" offset="0x00A8" rw="R" size="4">
          <bitfield caption="Output Write Status." mask="0x00000001" name="P0"/>
          <bitfield caption="Output Write Status." mask="0x00000002" name="P1"/>
          <bitfield caption="Output Write Status." mask="0x00000004" name="P2"/>
          <bitfield caption="Output Write Status." mask="0x00000008" name="P3"/>
          <bitfield caption="Output Write Status." mask="0x00000010" name="P4"/>
          <bitfield caption="Output Write Status." mask="0x00000020" name="P5"/>
          <bitfield caption="Output Write Status." mask="0x00000040" name="P6"/>
          <bitfield caption="Output Write Status." mask="0x00000080" name="P7"/>
          <bitfield caption="Output Write Status." mask="0x00000100" name="P8"/>
          <bitfield caption="Output Write Status." mask="0x00000200" name="P9"/>
          <bitfield caption="Output Write Status." mask="0x00000400" name="P10"/>
          <bitfield caption="Output Write Status." mask="0x00000800" name="P11"/>
          <bitfield caption="Output Write Status." mask="0x00001000" name="P12"/>
          <bitfield caption="Output Write Status." mask="0x00002000" name="P13"/>
          <bitfield caption="Output Write Status." mask="0x00004000" name="P14"/>
          <bitfield caption="Output Write Status." mask="0x00008000" name="P15"/>
          <bitfield caption="Output Write Status." mask="0x00010000" name="P16"/>
          <bitfield caption="Output Write Status." mask="0x00020000" name="P17"/>
          <bitfield caption="Output Write Status." mask="0x00040000" name="P18"/>
          <bitfield caption="Output Write Status." mask="0x00080000" name="P19"/>
          <bitfield caption="Output Write Status." mask="0x00100000" name="P20"/>
          <bitfield caption="Output Write Status." mask="0x00200000" name="P21"/>
          <bitfield caption="Output Write Status." mask="0x00400000" name="P22"/>
          <bitfield caption="Output Write Status." mask="0x00800000" name="P23"/>
          <bitfield caption="Output Write Status." mask="0x01000000" name="P24"/>
          <bitfield caption="Output Write Status." mask="0x02000000" name="P25"/>
          <bitfield caption="Output Write Status." mask="0x04000000" name="P26"/>
          <bitfield caption="Output Write Status." mask="0x08000000" name="P27"/>
          <bitfield caption="Output Write Status." mask="0x10000000" name="P28"/>
          <bitfield caption="Output Write Status." mask="0x20000000" name="P29"/>
          <bitfield caption="Output Write Status." mask="0x40000000" name="P30"/>
          <bitfield caption="Output Write Status." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Enable Register" name="PIO_AIMER" offset="0x00B0" rw="W" size="4">
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Enable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Disables Register" name="PIO_AIMDR" offset="0x00B4" rw="W" size="4">
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000001" name="P0"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000002" name="P1"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000004" name="P2"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000008" name="P3"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000010" name="P4"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000020" name="P5"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000040" name="P6"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000080" name="P7"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000100" name="P8"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000200" name="P9"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000400" name="P10"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00000800" name="P11"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00001000" name="P12"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00002000" name="P13"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00004000" name="P14"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00008000" name="P15"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00010000" name="P16"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00020000" name="P17"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00040000" name="P18"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00080000" name="P19"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00100000" name="P20"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00200000" name="P21"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00400000" name="P22"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x00800000" name="P23"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x01000000" name="P24"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x02000000" name="P25"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x04000000" name="P26"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x08000000" name="P27"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x10000000" name="P28"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x20000000" name="P29"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x40000000" name="P30"/>
          <bitfield caption="Additional Interrupt Modes Disable." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Additional Interrupt Modes Mask Register" name="PIO_AIMMR" offset="0x00B8" rw="R" size="4">
          <bitfield caption="Peripheral CD Status." mask="0x00000001" name="P0"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000002" name="P1"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000004" name="P2"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000008" name="P3"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000010" name="P4"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000020" name="P5"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000040" name="P6"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000080" name="P7"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000100" name="P8"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000200" name="P9"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000400" name="P10"/>
          <bitfield caption="Peripheral CD Status." mask="0x00000800" name="P11"/>
          <bitfield caption="Peripheral CD Status." mask="0x00001000" name="P12"/>
          <bitfield caption="Peripheral CD Status." mask="0x00002000" name="P13"/>
          <bitfield caption="Peripheral CD Status." mask="0x00004000" name="P14"/>
          <bitfield caption="Peripheral CD Status." mask="0x00008000" name="P15"/>
          <bitfield caption="Peripheral CD Status." mask="0x00010000" name="P16"/>
          <bitfield caption="Peripheral CD Status." mask="0x00020000" name="P17"/>
          <bitfield caption="Peripheral CD Status." mask="0x00040000" name="P18"/>
          <bitfield caption="Peripheral CD Status." mask="0x00080000" name="P19"/>
          <bitfield caption="Peripheral CD Status." mask="0x00100000" name="P20"/>
          <bitfield caption="Peripheral CD Status." mask="0x00200000" name="P21"/>
          <bitfield caption="Peripheral CD Status." mask="0x00400000" name="P22"/>
          <bitfield caption="Peripheral CD Status." mask="0x00800000" name="P23"/>
          <bitfield caption="Peripheral CD Status." mask="0x01000000" name="P24"/>
          <bitfield caption="Peripheral CD Status." mask="0x02000000" name="P25"/>
          <bitfield caption="Peripheral CD Status." mask="0x04000000" name="P26"/>
          <bitfield caption="Peripheral CD Status." mask="0x08000000" name="P27"/>
          <bitfield caption="Peripheral CD Status." mask="0x10000000" name="P28"/>
          <bitfield caption="Peripheral CD Status." mask="0x20000000" name="P29"/>
          <bitfield caption="Peripheral CD Status." mask="0x40000000" name="P30"/>
          <bitfield caption="Peripheral CD Status." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge Select Register" name="PIO_ESR" offset="0x00C0" rw="W" size="4">
          <bitfield caption="Edge Interrupt Selection." mask="0x00000001" name="P0"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000002" name="P1"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000004" name="P2"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000008" name="P3"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000010" name="P4"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000020" name="P5"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000040" name="P6"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000080" name="P7"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000100" name="P8"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000200" name="P9"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000400" name="P10"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00000800" name="P11"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00001000" name="P12"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00002000" name="P13"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00004000" name="P14"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00008000" name="P15"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00010000" name="P16"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00020000" name="P17"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00040000" name="P18"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00080000" name="P19"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00100000" name="P20"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00200000" name="P21"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00400000" name="P22"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x00800000" name="P23"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x01000000" name="P24"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x02000000" name="P25"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x04000000" name="P26"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x08000000" name="P27"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x10000000" name="P28"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x20000000" name="P29"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x40000000" name="P30"/>
          <bitfield caption="Edge Interrupt Selection." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Level Select Register" name="PIO_LSR" offset="0x00C4" rw="W" size="4">
          <bitfield caption="Level Interrupt Selection." mask="0x00000001" name="P0"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000002" name="P1"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000004" name="P2"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000008" name="P3"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000010" name="P4"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000020" name="P5"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000040" name="P6"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000080" name="P7"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000100" name="P8"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000200" name="P9"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000400" name="P10"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00000800" name="P11"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00001000" name="P12"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00002000" name="P13"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00004000" name="P14"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00008000" name="P15"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00010000" name="P16"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00020000" name="P17"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00040000" name="P18"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00080000" name="P19"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00100000" name="P20"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00200000" name="P21"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00400000" name="P22"/>
          <bitfield caption="Level Interrupt Selection." mask="0x00800000" name="P23"/>
          <bitfield caption="Level Interrupt Selection." mask="0x01000000" name="P24"/>
          <bitfield caption="Level Interrupt Selection." mask="0x02000000" name="P25"/>
          <bitfield caption="Level Interrupt Selection." mask="0x04000000" name="P26"/>
          <bitfield caption="Level Interrupt Selection." mask="0x08000000" name="P27"/>
          <bitfield caption="Level Interrupt Selection." mask="0x10000000" name="P28"/>
          <bitfield caption="Level Interrupt Selection." mask="0x20000000" name="P29"/>
          <bitfield caption="Level Interrupt Selection." mask="0x40000000" name="P30"/>
          <bitfield caption="Level Interrupt Selection." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Edge/Level Status Register" name="PIO_ELSR" offset="0x00C8" rw="R" size="4">
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000001" name="P0"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000002" name="P1"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000004" name="P2"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000008" name="P3"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000010" name="P4"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000020" name="P5"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000040" name="P6"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000080" name="P7"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000100" name="P8"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000200" name="P9"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000400" name="P10"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00000800" name="P11"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00001000" name="P12"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00002000" name="P13"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00004000" name="P14"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00008000" name="P15"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00010000" name="P16"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00020000" name="P17"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00040000" name="P18"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00080000" name="P19"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00100000" name="P20"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00200000" name="P21"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00400000" name="P22"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x00800000" name="P23"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x01000000" name="P24"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x02000000" name="P25"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x04000000" name="P26"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x08000000" name="P27"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x10000000" name="P28"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x20000000" name="P29"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x40000000" name="P30"/>
          <bitfield caption="Edge/Level Interrupt source selection." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Falling Edge/Low Level Select Register" name="PIO_FELLSR" offset="0x00D0" rw="W" size="4">
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000001" name="P0"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000002" name="P1"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000004" name="P2"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000008" name="P3"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000010" name="P4"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000020" name="P5"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000040" name="P6"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000080" name="P7"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000100" name="P8"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000200" name="P9"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000400" name="P10"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00000800" name="P11"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00001000" name="P12"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00002000" name="P13"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00004000" name="P14"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00008000" name="P15"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00010000" name="P16"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00020000" name="P17"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00040000" name="P18"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00080000" name="P19"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00100000" name="P20"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00200000" name="P21"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00400000" name="P22"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x00800000" name="P23"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x01000000" name="P24"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x02000000" name="P25"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x04000000" name="P26"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x08000000" name="P27"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x10000000" name="P28"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x20000000" name="P29"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x40000000" name="P30"/>
          <bitfield caption="Falling Edge/Low Level Interrupt Selection." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Rising Edge/ High Level Select Register" name="PIO_REHLSR" offset="0x00D4" rw="W" size="4">
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000001" name="P0"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000002" name="P1"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000004" name="P2"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000008" name="P3"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000010" name="P4"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000020" name="P5"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000040" name="P6"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000080" name="P7"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000100" name="P8"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000200" name="P9"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000400" name="P10"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00000800" name="P11"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00001000" name="P12"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00002000" name="P13"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00004000" name="P14"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00008000" name="P15"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00010000" name="P16"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00020000" name="P17"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00040000" name="P18"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00080000" name="P19"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00100000" name="P20"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00200000" name="P21"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00400000" name="P22"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x00800000" name="P23"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x01000000" name="P24"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x02000000" name="P25"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x04000000" name="P26"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x08000000" name="P27"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x10000000" name="P28"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x20000000" name="P29"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x40000000" name="P30"/>
          <bitfield caption="Rising Edge /High Level Interrupt Selection." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Fall/Rise - Low/High Status Register" name="PIO_FRLHSR" offset="0x00D8" rw="R" size="4">
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000001" name="P0"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000002" name="P1"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000004" name="P2"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000008" name="P3"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000010" name="P4"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000020" name="P5"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000040" name="P6"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000080" name="P7"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000100" name="P8"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000200" name="P9"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000400" name="P10"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00000800" name="P11"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00001000" name="P12"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00002000" name="P13"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00004000" name="P14"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00008000" name="P15"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00010000" name="P16"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00020000" name="P17"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00040000" name="P18"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00080000" name="P19"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00100000" name="P20"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00200000" name="P21"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00400000" name="P22"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x00800000" name="P23"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x01000000" name="P24"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x02000000" name="P25"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x04000000" name="P26"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x08000000" name="P27"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x10000000" name="P28"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x20000000" name="P29"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x40000000" name="P30"/>
          <bitfield caption="Edge /Level Interrupt Source Selection." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Lock Status" name="PIO_LOCKSR" offset="0x00E0" rw="R" size="4">
          <bitfield caption="Lock Status." mask="0x00000001" name="P0"/>
          <bitfield caption="Lock Status." mask="0x00000002" name="P1"/>
          <bitfield caption="Lock Status." mask="0x00000004" name="P2"/>
          <bitfield caption="Lock Status." mask="0x00000008" name="P3"/>
          <bitfield caption="Lock Status." mask="0x00000010" name="P4"/>
          <bitfield caption="Lock Status." mask="0x00000020" name="P5"/>
          <bitfield caption="Lock Status." mask="0x00000040" name="P6"/>
          <bitfield caption="Lock Status." mask="0x00000080" name="P7"/>
          <bitfield caption="Lock Status." mask="0x00000100" name="P8"/>
          <bitfield caption="Lock Status." mask="0x00000200" name="P9"/>
          <bitfield caption="Lock Status." mask="0x00000400" name="P10"/>
          <bitfield caption="Lock Status." mask="0x00000800" name="P11"/>
          <bitfield caption="Lock Status." mask="0x00001000" name="P12"/>
          <bitfield caption="Lock Status." mask="0x00002000" name="P13"/>
          <bitfield caption="Lock Status." mask="0x00004000" name="P14"/>
          <bitfield caption="Lock Status." mask="0x00008000" name="P15"/>
          <bitfield caption="Lock Status." mask="0x00010000" name="P16"/>
          <bitfield caption="Lock Status." mask="0x00020000" name="P17"/>
          <bitfield caption="Lock Status." mask="0x00040000" name="P18"/>
          <bitfield caption="Lock Status." mask="0x00080000" name="P19"/>
          <bitfield caption="Lock Status." mask="0x00100000" name="P20"/>
          <bitfield caption="Lock Status." mask="0x00200000" name="P21"/>
          <bitfield caption="Lock Status." mask="0x00400000" name="P22"/>
          <bitfield caption="Lock Status." mask="0x00800000" name="P23"/>
          <bitfield caption="Lock Status." mask="0x01000000" name="P24"/>
          <bitfield caption="Lock Status." mask="0x02000000" name="P25"/>
          <bitfield caption="Lock Status." mask="0x04000000" name="P26"/>
          <bitfield caption="Lock Status." mask="0x08000000" name="P27"/>
          <bitfield caption="Lock Status." mask="0x10000000" name="P28"/>
          <bitfield caption="Lock Status." mask="0x20000000" name="P29"/>
          <bitfield caption="Lock Status." mask="0x40000000" name="P30"/>
          <bitfield caption="Lock Status." mask="0x80000000" name="P31"/>
        </register>
        <register caption="Write Protect Mode Register" name="PIO_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="PIO_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Schmitt Trigger Register" name="PIO_SCHMITT" offset="0x0100" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="SCHMITT0"/>
          <bitfield caption="" mask="0x00000002" name="SCHMITT1"/>
          <bitfield caption="" mask="0x00000004" name="SCHMITT2"/>
          <bitfield caption="" mask="0x00000008" name="SCHMITT3"/>
          <bitfield caption="" mask="0x00000010" name="SCHMITT4"/>
          <bitfield caption="" mask="0x00000020" name="SCHMITT5"/>
          <bitfield caption="" mask="0x00000040" name="SCHMITT6"/>
          <bitfield caption="" mask="0x00000080" name="SCHMITT7"/>
          <bitfield caption="" mask="0x00000100" name="SCHMITT8"/>
          <bitfield caption="" mask="0x00000200" name="SCHMITT9"/>
          <bitfield caption="" mask="0x00000400" name="SCHMITT10"/>
          <bitfield caption="" mask="0x00000800" name="SCHMITT11"/>
          <bitfield caption="" mask="0x00001000" name="SCHMITT12"/>
          <bitfield caption="" mask="0x00002000" name="SCHMITT13"/>
          <bitfield caption="" mask="0x00004000" name="SCHMITT14"/>
          <bitfield caption="" mask="0x00008000" name="SCHMITT15"/>
          <bitfield caption="" mask="0x00010000" name="SCHMITT16"/>
          <bitfield caption="" mask="0x00020000" name="SCHMITT17"/>
          <bitfield caption="" mask="0x00040000" name="SCHMITT18"/>
          <bitfield caption="" mask="0x00080000" name="SCHMITT19"/>
          <bitfield caption="" mask="0x00100000" name="SCHMITT20"/>
          <bitfield caption="" mask="0x00200000" name="SCHMITT21"/>
          <bitfield caption="" mask="0x00400000" name="SCHMITT22"/>
          <bitfield caption="" mask="0x00800000" name="SCHMITT23"/>
          <bitfield caption="" mask="0x01000000" name="SCHMITT24"/>
          <bitfield caption="" mask="0x02000000" name="SCHMITT25"/>
          <bitfield caption="" mask="0x04000000" name="SCHMITT26"/>
          <bitfield caption="" mask="0x08000000" name="SCHMITT27"/>
          <bitfield caption="" mask="0x10000000" name="SCHMITT28"/>
          <bitfield caption="" mask="0x20000000" name="SCHMITT29"/>
          <bitfield caption="" mask="0x40000000" name="SCHMITT30"/>
          <bitfield caption="" mask="0x80000000" name="SCHMITT31"/>
        </register>
        <register caption="I/O Drive Register 1" name="PIO_DRIVER1" offset="0x0118" rw="RW" size="4">
          <bitfield caption="Drive of PIO line 0" mask="0x00000003" name="LINE0" values="PIO_DRIVER1__LINE0"/>
          <bitfield caption="Drive of PIO line 1" mask="0x0000000C" name="LINE1" values="PIO_DRIVER1__LINE1"/>
          <bitfield caption="Drive of PIO line 2" mask="0x00000030" name="LINE2" values="PIO_DRIVER1__LINE2"/>
          <bitfield caption="Drive of PIO line 3" mask="0x000000C0" name="LINE3" values="PIO_DRIVER1__LINE3"/>
          <bitfield caption="Drive of PIO line 4" mask="0x00000300" name="LINE4" values="PIO_DRIVER1__LINE4"/>
          <bitfield caption="Drive of PIO line 5" mask="0x00000C00" name="LINE5" values="PIO_DRIVER1__LINE5"/>
          <bitfield caption="Drive of PIO line 6" mask="0x00003000" name="LINE6" values="PIO_DRIVER1__LINE6"/>
          <bitfield caption="Drive of PIO line 7" mask="0x0000C000" name="LINE7" values="PIO_DRIVER1__LINE7"/>
          <bitfield caption="Drive of PIO line 8" mask="0x00030000" name="LINE8" values="PIO_DRIVER1__LINE8"/>
          <bitfield caption="Drive of PIO line 9" mask="0x000C0000" name="LINE9" values="PIO_DRIVER1__LINE9"/>
          <bitfield caption="Drive of PIO line 10" mask="0x00300000" name="LINE10" values="PIO_DRIVER1__LINE10"/>
          <bitfield caption="Drive of PIO line 11" mask="0x00C00000" name="LINE11" values="PIO_DRIVER1__LINE11"/>
          <bitfield caption="Drive of PIO line 12" mask="0x03000000" name="LINE12" values="PIO_DRIVER1__LINE12"/>
          <bitfield caption="Drive of PIO line 13" mask="0x0C000000" name="LINE13" values="PIO_DRIVER1__LINE13"/>
          <bitfield caption="Drive of PIO line 14" mask="0x30000000" name="LINE14" values="PIO_DRIVER1__LINE14"/>
          <bitfield caption="Drive of PIO line 15" mask="0xC0000000" name="LINE15" values="PIO_DRIVER1__LINE15"/>
        </register>
        <register caption="I/O Drive Register 2" name="PIO_DRIVER2" offset="0x011C" rw="RW" size="4">
          <bitfield caption="Drive of PIO line 16" mask="0x00000003" name="LINE16" values="PIO_DRIVER2__LINE16"/>
          <bitfield caption="Drive of PIO line 17" mask="0x0000000C" name="LINE17" values="PIO_DRIVER2__LINE17"/>
          <bitfield caption="Drive of PIO line 18" mask="0x00000030" name="LINE18" values="PIO_DRIVER2__LINE18"/>
          <bitfield caption="Drive of PIO line 19" mask="0x000000C0" name="LINE19" values="PIO_DRIVER2__LINE19"/>
          <bitfield caption="Drive of PIO line 20" mask="0x00000300" name="LINE20" values="PIO_DRIVER2__LINE20"/>
          <bitfield caption="Drive of PIO line 21" mask="0x00000C00" name="LINE21" values="PIO_DRIVER2__LINE21"/>
          <bitfield caption="Drive of PIO line 22" mask="0x00003000" name="LINE22" values="PIO_DRIVER2__LINE22"/>
          <bitfield caption="Drive of PIO line 23" mask="0x0000C000" name="LINE23" values="PIO_DRIVER2__LINE23"/>
          <bitfield caption="Drive of PIO line 24" mask="0x00030000" name="LINE24" values="PIO_DRIVER2__LINE24"/>
          <bitfield caption="Drive of PIO line 25" mask="0x000C0000" name="LINE25" values="PIO_DRIVER2__LINE25"/>
          <bitfield caption="Drive of PIO line 26" mask="0x00300000" name="LINE26" values="PIO_DRIVER2__LINE26"/>
          <bitfield caption="Drive of PIO line 27" mask="0x00C00000" name="LINE27" values="PIO_DRIVER2__LINE27"/>
          <bitfield caption="Drive of PIO line 28" mask="0x03000000" name="LINE28" values="PIO_DRIVER2__LINE28"/>
          <bitfield caption="Drive of PIO line 29" mask="0x0C000000" name="LINE29" values="PIO_DRIVER2__LINE29"/>
          <bitfield caption="Drive of PIO line 30" mask="0x30000000" name="LINE30" values="PIO_DRIVER2__LINE30"/>
          <bitfield caption="Drive of PIO line 31" mask="0xC0000000" name="LINE31" values="PIO_DRIVER2__LINE31"/>
        </register>
      </register-group>
      <value-group caption="" name="PIO_DRIVER1__LINE0">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE1">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE2">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE3">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE4">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE5">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE6">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE7">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE8">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE9">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE10">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE11">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE12">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE13">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE14">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER1__LINE15">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE16">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE17">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE18">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE19">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE20">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE21">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE22">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE23">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE24">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE25">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE26">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE27">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE28">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE29">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE30">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
      <value-group caption="" name="PIO_DRIVER2__LINE31">
        <value caption="Low drive" name="LO_DRIVE" value="0x0"/>
        <value caption="Medium drive" name="ME_DRIVE" value="0x2"/>
        <value caption="High drive" name="HI_DRIVE" value="0x3"/>
      </value-group>
    </module>
    <module caption="Periodic Interval Timer" name="PIT" version="6079B">
      <register-group name="PIT">
        <register caption="Mode Register" name="PIT_MR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Periodic Interval Value" mask="0x000FFFFF" name="PIV"/>
          <bitfield caption="Period Interval Timer Enabled" mask="0x01000000" name="PITEN"/>
          <bitfield caption="Periodic Interval Timer Interrupt Enable" mask="0x02000000" name="PITIEN"/>
        </register>
        <register caption="Status Register" name="PIT_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="Periodic Interval Timer Status" mask="0x00000001" name="PITS"/>
        </register>
        <register caption="Periodic Interval Value Register" name="PIT_PIVR" offset="0x08" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
        <register caption="Periodic Interval Image Register" name="PIT_PIIR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Current Periodic Interval Value" mask="0x000FFFFF" name="CPIV"/>
          <bitfield caption="Periodic Interval Counter" mask="0xFFF00000" name="PICNT"/>
        </register>
      </register-group>
    </module>
    <module caption="Power Management Controller" name="PMC" version="11041A">
      <register-group name="PMC">
        <register caption="System Clock Enable Register" name="PMC_SCER" offset="0x0000" rw="W" size="4">
          <bitfield caption="DDR Clock Enable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="SMD Clock Enable" mask="0x00000010" name="SMDCK"/>
          <bitfield caption="USB Host OHCI Clocks Enable" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Clock Enable" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Enable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Enable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Enable" mask="0x00000400" name="PCK2"/>
        </register>
        <register caption="System Clock Disable Register" name="PMC_SCDR" offset="0x0004" rw="W" size="4">
          <bitfield caption="Processor Clock Disable" mask="0x00000001" name="PCK"/>
          <bitfield caption="DDR Clock Disable" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="SMD Clock Disable" mask="0x00000010" name="SMDCK"/>
          <bitfield caption="USB Host OHCI Clock Disable" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Clock Enable" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Disable" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Disable" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Disable" mask="0x00000400" name="PCK2"/>
        </register>
        <register caption="System Clock Status Register" name="PMC_SCSR" offset="0x0008" rw="R" size="4">
          <bitfield caption="Processor Clock Status" mask="0x00000001" name="PCK"/>
          <bitfield caption="DDR Clock Status" mask="0x00000004" name="DDRCK"/>
          <bitfield caption="SMD Clock Status" mask="0x00000010" name="SMDCK"/>
          <bitfield caption="USB Host Port Clock Status" mask="0x00000040" name="UHP"/>
          <bitfield caption="USB Device Port Clock Status" mask="0x00000080" name="UDP"/>
          <bitfield caption="Programmable Clock 0 Output Status" mask="0x00000100" name="PCK0"/>
          <bitfield caption="Programmable Clock 1 Output Status" mask="0x00000200" name="PCK1"/>
          <bitfield caption="Programmable Clock 2 Output Status" mask="0x00000400" name="PCK2"/>
        </register>
        <register caption="Peripheral Clock Enable Register 0" name="PMC_PCER0" offset="0x0010" rw="W" size="4">
          <bitfield caption="Peripheral Clock 2 Enable" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Enable" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Enable" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Enable" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Enable" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Enable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Enable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Enable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Enable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Enable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Enable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Enable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Enable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Enable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Enable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Enable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Enable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Enable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Enable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Enable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Enable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Enable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Enable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Enable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Enable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Enable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Enable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Enable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Enable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Enable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Disable Register 0" name="PMC_PCDR0" offset="0x0014" rw="W" size="4">
          <bitfield caption="Peripheral Clock 2 Disable" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Disable" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Disable" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Disable" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Disable" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Disable" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Disable" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Disable" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Disable" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Disable" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Disable" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Disable" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Disable" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Disable" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Disable" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Disable" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Disable" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Disable" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Disable" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Disable" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Disable" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Disable" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Disable" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Disable" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Disable" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Disable" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Disable" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Disable" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Disable" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Disable" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="Peripheral Clock Status Register 0" name="PMC_PCSR0" offset="0x0018" rw="R" size="4">
          <bitfield caption="Peripheral Clock 2 Status" mask="0x00000004" name="PID2"/>
          <bitfield caption="Peripheral Clock 3 Status" mask="0x00000008" name="PID3"/>
          <bitfield caption="Peripheral Clock 4 Status" mask="0x00000010" name="PID4"/>
          <bitfield caption="Peripheral Clock 5 Status" mask="0x00000020" name="PID5"/>
          <bitfield caption="Peripheral Clock 6 Status" mask="0x00000040" name="PID6"/>
          <bitfield caption="Peripheral Clock 7 Status" mask="0x00000080" name="PID7"/>
          <bitfield caption="Peripheral Clock 8 Status" mask="0x00000100" name="PID8"/>
          <bitfield caption="Peripheral Clock 9 Status" mask="0x00000200" name="PID9"/>
          <bitfield caption="Peripheral Clock 10 Status" mask="0x00000400" name="PID10"/>
          <bitfield caption="Peripheral Clock 11 Status" mask="0x00000800" name="PID11"/>
          <bitfield caption="Peripheral Clock 12 Status" mask="0x00001000" name="PID12"/>
          <bitfield caption="Peripheral Clock 13 Status" mask="0x00002000" name="PID13"/>
          <bitfield caption="Peripheral Clock 14 Status" mask="0x00004000" name="PID14"/>
          <bitfield caption="Peripheral Clock 15 Status" mask="0x00008000" name="PID15"/>
          <bitfield caption="Peripheral Clock 16 Status" mask="0x00010000" name="PID16"/>
          <bitfield caption="Peripheral Clock 17 Status" mask="0x00020000" name="PID17"/>
          <bitfield caption="Peripheral Clock 18 Status" mask="0x00040000" name="PID18"/>
          <bitfield caption="Peripheral Clock 19 Status" mask="0x00080000" name="PID19"/>
          <bitfield caption="Peripheral Clock 20 Status" mask="0x00100000" name="PID20"/>
          <bitfield caption="Peripheral Clock 21 Status" mask="0x00200000" name="PID21"/>
          <bitfield caption="Peripheral Clock 22 Status" mask="0x00400000" name="PID22"/>
          <bitfield caption="Peripheral Clock 23 Status" mask="0x00800000" name="PID23"/>
          <bitfield caption="Peripheral Clock 24 Status" mask="0x01000000" name="PID24"/>
          <bitfield caption="Peripheral Clock 25 Status" mask="0x02000000" name="PID25"/>
          <bitfield caption="Peripheral Clock 26 Status" mask="0x04000000" name="PID26"/>
          <bitfield caption="Peripheral Clock 27 Status" mask="0x08000000" name="PID27"/>
          <bitfield caption="Peripheral Clock 28 Status" mask="0x10000000" name="PID28"/>
          <bitfield caption="Peripheral Clock 29 Status" mask="0x20000000" name="PID29"/>
          <bitfield caption="Peripheral Clock 30 Status" mask="0x40000000" name="PID30"/>
          <bitfield caption="Peripheral Clock 31 Status" mask="0x80000000" name="PID31"/>
        </register>
        <register caption="UTMI Clock Register" name="CKGR_UCKR" offset="0x001C" rw="RW" size="4">
          <bitfield caption="UTMI PLL Enable" mask="0x00010000" name="UPLLEN"/>
          <bitfield caption="UTMI PLL Start-up Time" mask="0x00F00000" name="UPLLCOUNT"/>
          <bitfield caption="UTMI BIAS Enable" mask="0x01000000" name="BIASEN"/>
          <bitfield caption="UTMI BIAS Start-up Time" mask="0xF0000000" name="BIASCOUNT"/>
        </register>
        <register caption="Main Oscillator Register" name="CKGR_MOR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Main Crystal Oscillator Enable" mask="0x00000001" name="MOSCXTEN"/>
          <bitfield caption="Main Crystal Oscillator Bypass" mask="0x00000002" name="MOSCXTBY"/>
          <bitfield caption="Main On-Chip RC Oscillator Enable" mask="0x00000008" name="MOSCRCEN"/>
          <bitfield caption="Main Crystal Oscillator Start-up Time" mask="0x0000FF00" name="MOSCXTST"/>
          <bitfield caption="Password" mask="0x00FF0000" name="KEY"/>
          <bitfield caption="Main Oscillator Selection" mask="0x01000000" name="MOSCSEL"/>
          <bitfield caption="Clock Failure Detector Enable" mask="0x02000000" name="CFDEN"/>
        </register>
        <register caption="Main Clock Frequency Register" name="CKGR_MCFR" offset="0x0024" rw="R" size="4">
          <bitfield caption="Main Clock Frequency" mask="0x0000FFFF" name="MAINF"/>
          <bitfield caption="Main Clock Ready" mask="0x00010000" name="MAINFRDY"/>
        </register>
        <register caption="PLLA Register" name="CKGR_PLLAR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Divider A" mask="0x000000FF" name="DIVA"/>
          <bitfield caption="PLLA Counter" mask="0x00003F00" name="PLLACOUNT"/>
          <bitfield caption="PLLA Clock Frequency Range" mask="0x0000C000" name="OUTA"/>
          <bitfield caption="PLLA Multiplier" mask="0x07FF0000" name="MULA"/>
          <bitfield mask="0x20000000" name="STUCKTO1"/>
        </register>
        <register caption="Master Clock Register" name="PMC_MCKR" offset="0x0030" rw="RW" size="4">
          <bitfield caption="Master/Processor Clock Source Selection" mask="0x00000003" name="CSS" values="PMC_MCKR__CSS"/>
          <bitfield caption="Master/Processor Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_MCKR__PRES"/>
          <bitfield caption="Master Clock Division" mask="0x00000300" name="MDIV" values="PMC_MCKR__MDIV"/>
          <bitfield caption="PLLA divisor by 2" mask="0x00001000" name="PLLADIV2" values="PMC_MCKR__PLLADIV2"/>
        </register>
        <register caption="USB Clock Register" name="PMC_USB" offset="0x0038" rw="RW" size="4">
          <bitfield caption="USB OHCI Input Clock Selection" mask="0x00000001" name="USBS"/>
          <bitfield caption="Divider for USB OHCI Clock." mask="0x00000F00" name="USBDIV"/>
        </register>
        <register caption="Soft Modem Clock Register" name="PMC_SMD" offset="0x003C" rw="RW" size="4">
          <bitfield caption="SMD input clock selection" mask="0x00000001" name="SMDS"/>
          <bitfield caption="Divider for SMD Clock." mask="0x00001F00" name="SMDDIV"/>
        </register>
        <register caption="Programmable Clock 0 Register 0" name="PMC_PCK0" offset="0x40" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_PCK__PRES"/>
        </register>
        <register caption="Programmable Clock 0 Register 1" name="PMC_PCK1" offset="0x44" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_PCK__PRES"/>
        </register>
        <register caption="Programmable Clock 0 Register 2" name="PMC_PCK2" offset="0x48" rw="RW" size="4">
          <bitfield caption="Master Clock Source Selection" mask="0x00000007" name="CSS" values="PMC_PCK__CSS"/>
          <bitfield caption="Programmable Clock Prescaler" mask="0x00000070" name="PRES" values="PMC_PCK__PRES"/>
        </register>
        <register caption="Interrupt Enable Register" name="PMC_IER" offset="0x0060" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Enable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Enable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Enable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Enable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Enable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Oscillator Selection Status Interrupt Enable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Status Interrupt Enable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Enable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Interrupt Disable Register" name="PMC_IDR" offset="0x0064" rw="W" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Disable" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Disable" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Disable" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UTMI PLL Lock Interrupt Enable" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Disable" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Disable" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Oscillator Selection Status Interrupt Disable" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Status Interrupt Disable" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Disable" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="Status Register" name="PMC_SR" offset="0x0068" rw="R" size="4">
          <bitfield caption="Main XTAL Oscillator Status" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Status" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Status" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="UPLL Clock Status" mask="0x00000040" name="LOCKU"/>
          <bitfield caption="Slow Clock Oscillator Selection" mask="0x00000080" name="OSCSELS"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready Status" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Oscillator Selection Status" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Oscillator Status" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event" mask="0x00040000" name="CFDEV"/>
          <bitfield caption="Clock Failure Detector Status" mask="0x00080000" name="CFDS"/>
          <bitfield caption="Clock Failure Detector Fault Output Status" mask="0x00100000" name="FOS"/>
        </register>
        <register caption="Interrupt Mask Register" name="PMC_IMR" offset="0x006C" rw="R" size="4">
          <bitfield caption="Main Crystal Oscillator Status Interrupt Mask" mask="0x00000001" name="MOSCXTS"/>
          <bitfield caption="PLLA Lock Interrupt Mask" mask="0x00000002" name="LOCKA"/>
          <bitfield caption="Master Clock Ready Interrupt Mask" mask="0x00000008" name="MCKRDY"/>
          <bitfield caption="Programmable Clock Ready 0 Interrupt Mask" mask="0x00000100" name="PCKRDY0"/>
          <bitfield caption="Programmable Clock Ready 1 Interrupt Mask" mask="0x00000200" name="PCKRDY1"/>
          <bitfield caption="Main Oscillator Selection Status Interrupt Mask" mask="0x00010000" name="MOSCSELS"/>
          <bitfield caption="Main On-Chip RC Status Interrupt Mask" mask="0x00020000" name="MOSCRCS"/>
          <bitfield caption="Clock Failure Detector Event Interrupt Mask" mask="0x00040000" name="CFDEV"/>
        </register>
        <register caption="PLL Charge Pump Current Register" name="PMC_PLLICPR" offset="0x0080" rw="W" size="4">
          <bitfield caption="Charge Pump Current" mask="0x00000001" name="ICPLLA"/>
        </register>
        <register caption="Write Protect Mode Register" name="PMC_WPMR" offset="0x00E4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="PMC_WPSR" offset="0x00E8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
        <register caption="Peripheral Clock Enable Register 1" name="PMC_PCER1" offset="0x00100" rw="W" size="4">
          <bitfield caption="Peripheral Clock 32 Enable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Enable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Enable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Enable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Enable" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Enable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Enable" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Enable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Enable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Enable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Enable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Enable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Enable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Enable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Enable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Enable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Enable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Enable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Enable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Enable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 53 Enable" mask="0x00300000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Enable" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Enable" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Enable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Enable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Enable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Enable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Enable" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Enable" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Enable" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Enable" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Clock Disable Register 1" name="PMC_PCDR1" offset="0x00104" rw="W" size="4">
          <bitfield caption="Peripheral Clock 32 Disable" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Disable" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Disable" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Disable" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Disable" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Disable" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Disable" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Disable" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Disable" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Disable" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Disable" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Disable" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Disable" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Disable" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Disable" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Disable" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Disable" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Disable" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Disable" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Disable" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 53 Disable" mask="0x00300000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Disable" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Disable" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Disable" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Disable" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Disable" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Disable" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Disable" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Disable" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Disable" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Disable" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Clock Status Register 1" name="PMC_PCSR1" offset="0x00108" rw="R" size="4">
          <bitfield caption="Peripheral Clock 32 Status" mask="0x00000001" name="PID32"/>
          <bitfield caption="Peripheral Clock 33 Status" mask="0x00000002" name="PID33"/>
          <bitfield caption="Peripheral Clock 34 Status" mask="0x00000004" name="PID34"/>
          <bitfield caption="Peripheral Clock 35 Status" mask="0x00000008" name="PID35"/>
          <bitfield caption="Peripheral Clock 36 Status" mask="0x00000010" name="PID36"/>
          <bitfield caption="Peripheral Clock 37 Status" mask="0x00000020" name="PID37"/>
          <bitfield caption="Peripheral Clock 38 Status" mask="0x00000040" name="PID38"/>
          <bitfield caption="Peripheral Clock 39 Status" mask="0x00000080" name="PID39"/>
          <bitfield caption="Peripheral Clock 40 Status" mask="0x00000100" name="PID40"/>
          <bitfield caption="Peripheral Clock 41 Status" mask="0x00000200" name="PID41"/>
          <bitfield caption="Peripheral Clock 42 Status" mask="0x00000400" name="PID42"/>
          <bitfield caption="Peripheral Clock 43 Status" mask="0x00000800" name="PID43"/>
          <bitfield caption="Peripheral Clock 44 Status" mask="0x00001000" name="PID44"/>
          <bitfield caption="Peripheral Clock 45 Status" mask="0x00002000" name="PID45"/>
          <bitfield caption="Peripheral Clock 46 Status" mask="0x00004000" name="PID46"/>
          <bitfield caption="Peripheral Clock 47 Status" mask="0x00008000" name="PID47"/>
          <bitfield caption="Peripheral Clock 48 Status" mask="0x00010000" name="PID48"/>
          <bitfield caption="Peripheral Clock 49 Status" mask="0x00020000" name="PID49"/>
          <bitfield caption="Peripheral Clock 50 Status" mask="0x00040000" name="PID50"/>
          <bitfield caption="Peripheral Clock 51 Status" mask="0x00080000" name="PID51"/>
          <bitfield caption="Peripheral Clock 53 Status" mask="0x00300000" name="PID53"/>
          <bitfield caption="Peripheral Clock 54 Status" mask="0x00400000" name="PID54"/>
          <bitfield caption="Peripheral Clock 55 Status" mask="0x00800000" name="PID55"/>
          <bitfield caption="Peripheral Clock 56 Status" mask="0x01000000" name="PID56"/>
          <bitfield caption="Peripheral Clock 57 Status" mask="0x02000000" name="PID57"/>
          <bitfield caption="Peripheral Clock 58 Status" mask="0x04000000" name="PID58"/>
          <bitfield caption="Peripheral Clock 59 Status" mask="0x08000000" name="PID59"/>
          <bitfield caption="Peripheral Clock 60 Status" mask="0x10000000" name="PID60"/>
          <bitfield caption="Peripheral Clock 61 Status" mask="0x20000000" name="PID61"/>
          <bitfield caption="Peripheral Clock 62 Status" mask="0x40000000" name="PID62"/>
          <bitfield caption="Peripheral Clock 63 Status" mask="0x80000000" name="PID63"/>
        </register>
        <register caption="Peripheral Control Register" name="PMC_PCR" offset="0x010C" rw="RW" size="4">
          <bitfield caption="Peripheral ID" mask="0x0000003F" name="PID"/>
          <bitfield caption="Command" mask="0x00001000" name="CMD"/>
          <bitfield caption="Divisor Value" mask="0x00030000" name="DIV" values="PMC_PCR__DIV"/>
          <bitfield caption="Enable" mask="0x10000000" name="EN"/>
        </register>
      </register-group>
      <value-group caption="" name="PMC_MCKR__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK/PLLADIV2 is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__PRES">
        <value caption="Selected clock" name="CLOCK" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLOCK_DIV2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLOCK_DIV4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLOCK_DIV8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLOCK_DIV16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLOCK_DIV32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLOCK_DIV64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__MDIV">
        <value caption="Master Clock is Prescaler Output Clock divided by 1.Warning: SysClk DDR and DDRCK are not available." name="EQ_PCK" value="0x0"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 2.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK." name="PCK_DIV2" value="0x1"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 4.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK." name="PCK_DIV4" value="0x2"/>
        <value caption="Master Clock is Prescaler Output Clock divided by 3.SysClk DDR is equal to 2 x MCK. DDRCK is equal to MCK." name="PCK_DIV3" value="0x3"/>
      </value-group>
      <value-group caption="" name="PMC_MCKR__PLLADIV2">
        <value caption="PLLA clock frequency is divided by 1." name="NOT_DIV2" value="0"/>
        <value caption="PLLA clock frequency is divided by 2." name="DIV2" value="1"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK/PLLADIV2 is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__PRES">
        <value caption="Selected clock" name="CLOCK" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLOCK_DIV2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLOCK_DIV4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLOCK_DIV8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLOCK_DIV16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLOCK_DIV32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLOCK_DIV64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK/PLLADIV2 is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__PRES">
        <value caption="Selected clock" name="CLOCK" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLOCK_DIV2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLOCK_DIV4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLOCK_DIV8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLOCK_DIV16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLOCK_DIV32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLOCK_DIV64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__CSS">
        <value caption="Slow Clock is selected" name="SLOW_CLK" value="0x0"/>
        <value caption="Main Clock is selected" name="MAIN_CLK" value="0x1"/>
        <value caption="PLLACK/PLLADIV2 is selected" name="PLLA_CLK" value="0x2"/>
        <value caption="UPLL Clock is selected" name="UPLL_CLK" value="0x3"/>
        <value caption="Master Clock is selected" name="MCK_CLK" value="0x4"/>
      </value-group>
      <value-group caption="" name="PMC_PCK__PRES">
        <value caption="Selected clock" name="CLOCK" value="0x0"/>
        <value caption="Selected clock divided by 2" name="CLOCK_DIV2" value="0x1"/>
        <value caption="Selected clock divided by 4" name="CLOCK_DIV4" value="0x2"/>
        <value caption="Selected clock divided by 8" name="CLOCK_DIV8" value="0x3"/>
        <value caption="Selected clock divided by 16" name="CLOCK_DIV16" value="0x4"/>
        <value caption="Selected clock divided by 32" name="CLOCK_DIV32" value="0x5"/>
        <value caption="Selected clock divided by 64" name="CLOCK_DIV64" value="0x6"/>
      </value-group>
      <value-group caption="" name="PMC_PCR__DIV">
        <value caption="Peripheral clock is MCK" name="PERIPH_DIV_MCK" value="0x0"/>
        <value caption="Peripheral clock is MCK/2" name="PERIPH_DIV2_MCK" value="0x1"/>
        <value caption="Peripheral clock is MCK/4" name="PERIPH_DIV4_MCK" value="0x2"/>
        <value caption="Peripheral clock is MCK/8" name="PERIPH_DIV8_MCK" value="0x3"/>
      </value-group>
    </module>
    <module caption="Pulse Width Modulation Controller" name="PWM" version="6343I">
      <register-group name="PWM">
        <register caption="PWM Clock Register" name="PWM_CLK" offset="0x00" rw="RW" size="4">
          <bitfield caption="CLKA, CLKB Divide Factor" mask="0x000000FF" name="DIVA"/>
          <bitfield caption="CLKA, CLKB Source Clock Selection" mask="0x00000F00" name="PREA"/>
          <bitfield caption="CLKA, CLKB Divide Factor" mask="0x00FF0000" name="DIVB"/>
          <bitfield caption="CLKA, CLKB Source Clock Selection" mask="0x0F000000" name="PREB"/>
        </register>
        <register caption="PWM Enable Register" name="PWM_ENA" offset="0x04" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Disable Register" name="PWM_DIS" offset="0x08" rw="W" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Status Register" name="PWM_SR" offset="0x0C" rw="R" size="4">
          <bitfield caption="Channel ID" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Channel ID" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Channel ID" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Channel ID" mask="0x00000008" name="CHID3"/>
        </register>
        <register caption="PWM Interrupt Enable Register 1" name="PWM_IER1" offset="0x10" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Enable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Enable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Enable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Enable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Enable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Enable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Enable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Enable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Disable Register 1" name="PWM_IDR1" offset="0x14" rw="W" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Disable" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Disable" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Disable" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Disable" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Disable" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Disable" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Disable" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Disable" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Mask Register 1" name="PWM_IMR1" offset="0x18" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0 Interrupt Mask" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1 Interrupt Mask" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2 Interrupt Mask" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3 Interrupt Mask" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0 Interrupt Mask" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1 Interrupt Mask" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2 Interrupt Mask" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3 Interrupt Mask" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Interrupt Status Register 1" name="PWM_ISR1" offset="0x1C" rw="R" size="4">
          <bitfield caption="Counter Event on Channel 0" mask="0x00000001" name="CHID0"/>
          <bitfield caption="Counter Event on Channel 1" mask="0x00000002" name="CHID1"/>
          <bitfield caption="Counter Event on Channel 2" mask="0x00000004" name="CHID2"/>
          <bitfield caption="Counter Event on Channel 3" mask="0x00000008" name="CHID3"/>
          <bitfield caption="Fault Protection Trigger on Channel 0" mask="0x00010000" name="FCHID0"/>
          <bitfield caption="Fault Protection Trigger on Channel 1" mask="0x00020000" name="FCHID1"/>
          <bitfield caption="Fault Protection Trigger on Channel 2" mask="0x00040000" name="FCHID2"/>
          <bitfield caption="Fault Protection Trigger on Channel 3" mask="0x00080000" name="FCHID3"/>
        </register>
        <register caption="PWM Sync Channels Mode Register" name="PWM_SCM" offset="0x20" rw="RW" size="4">
          <bitfield caption="Synchronous Channel 0" mask="0x00000001" name="SYNC0"/>
          <bitfield caption="Synchronous Channel 1" mask="0x00000002" name="SYNC1"/>
          <bitfield caption="Synchronous Channel 2" mask="0x00000004" name="SYNC2"/>
          <bitfield caption="Synchronous Channel 3" mask="0x00000008" name="SYNC3"/>
          <bitfield caption="Synchronous Channels Update Mode" mask="0x00030000" name="UPDM" values="PWM_SCM__UPDM"/>
        </register>
        <register caption="PWM Sync Channels Update Control Register" name="PWM_SCUC" offset="0x28" rw="RW" size="4">
          <bitfield caption="Synchronous Channels Update Unlock" mask="0x00000001" name="UPDULOCK"/>
        </register>
        <register caption="PWM Sync Channels Update Period Register" name="PWM_SCUP" offset="0x2C" rw="RW" size="4">
          <bitfield caption="Update Period" mask="0x0000000F" name="UPR"/>
          <bitfield caption="Update Period Counter" mask="0x000000F0" name="UPRCNT"/>
        </register>
        <register caption="PWM Sync Channels Update Period Update Register" name="PWM_SCUPUPD" offset="0x30" rw="W" size="4">
          <bitfield caption="Update Period Update" mask="0x0000000F" name="UPRUPD"/>
        </register>
        <register caption="PWM Interrupt Enable Register 2" name="PWM_IER2" offset="0x34" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Enable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Enable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Enable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Enable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Enable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Enable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Enable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Enable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Enable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Enable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Enable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Enable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Enable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Enable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Enable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Enable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Enable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Enable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Disable Register 2" name="PWM_IDR2" offset="0x38" rw="W" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Disable" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Disable" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Disable" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Disable" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Disable" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Disable" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Disable" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Disable" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Disable" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Disable" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Disable" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Disable" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Disable" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Disable" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Disable" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Disable" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Disable" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Disable" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Mask Register 2" name="PWM_IMR2" offset="0x3C" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update Interrupt Mask" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error Interrupt Mask" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match Interrupt Mask" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match Interrupt Mask" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match Interrupt Mask" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match Interrupt Mask" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match Interrupt Mask" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match Interrupt Mask" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match Interrupt Mask" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match Interrupt Mask" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update Interrupt Mask" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update Interrupt Mask" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update Interrupt Mask" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update Interrupt Mask" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update Interrupt Mask" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update Interrupt Mask" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update Interrupt Mask" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update Interrupt Mask" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Interrupt Status Register 2" name="PWM_ISR2" offset="0x40" rw="R" size="4">
          <bitfield caption="Write Ready for Synchronous Channels Update" mask="0x00000001" name="WRDY"/>
          <bitfield caption="Synchronous Channels Update Underrun Error" mask="0x00000008" name="UNRE"/>
          <bitfield caption="Comparison 0 Match" mask="0x00000100" name="CMPM0"/>
          <bitfield caption="Comparison 1 Match" mask="0x00000200" name="CMPM1"/>
          <bitfield caption="Comparison 2 Match" mask="0x00000400" name="CMPM2"/>
          <bitfield caption="Comparison 3 Match" mask="0x00000800" name="CMPM3"/>
          <bitfield caption="Comparison 4 Match" mask="0x00001000" name="CMPM4"/>
          <bitfield caption="Comparison 5 Match" mask="0x00002000" name="CMPM5"/>
          <bitfield caption="Comparison 6 Match" mask="0x00004000" name="CMPM6"/>
          <bitfield caption="Comparison 7 Match" mask="0x00008000" name="CMPM7"/>
          <bitfield caption="Comparison 0 Update" mask="0x00010000" name="CMPU0"/>
          <bitfield caption="Comparison 1 Update" mask="0x00020000" name="CMPU1"/>
          <bitfield caption="Comparison 2 Update" mask="0x00040000" name="CMPU2"/>
          <bitfield caption="Comparison 3 Update" mask="0x00080000" name="CMPU3"/>
          <bitfield caption="Comparison 4 Update" mask="0x00100000" name="CMPU4"/>
          <bitfield caption="Comparison 5 Update" mask="0x00200000" name="CMPU5"/>
          <bitfield caption="Comparison 6 Update" mask="0x00400000" name="CMPU6"/>
          <bitfield caption="Comparison 7 Update" mask="0x00800000" name="CMPU7"/>
        </register>
        <register caption="PWM Output Override Value Register" name="PWM_OOV" offset="0x44" rw="RW" size="4">
          <bitfield caption="Output Override Value for PWMH output of the channel 0" mask="0x00000001" name="OOVH0"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 1" mask="0x00000002" name="OOVH1"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 2" mask="0x00000004" name="OOVH2"/>
          <bitfield caption="Output Override Value for PWMH output of the channel 3" mask="0x00000008" name="OOVH3"/>
          <bitfield caption="Output Override Value for PWML output of the channel 0" mask="0x00010000" name="OOVL0"/>
          <bitfield caption="Output Override Value for PWML output of the channel 1" mask="0x00020000" name="OOVL1"/>
          <bitfield caption="Output Override Value for PWML output of the channel 2" mask="0x00040000" name="OOVL2"/>
          <bitfield caption="Output Override Value for PWML output of the channel 3" mask="0x00080000" name="OOVL3"/>
        </register>
        <register caption="PWM Output Selection Register" name="PWM_OS" offset="0x48" rw="RW" size="4">
          <bitfield caption="Output Selection for PWMH output of the channel 0" mask="0x00000001" name="OSH0"/>
          <bitfield caption="Output Selection for PWMH output of the channel 1" mask="0x00000002" name="OSH1"/>
          <bitfield caption="Output Selection for PWMH output of the channel 2" mask="0x00000004" name="OSH2"/>
          <bitfield caption="Output Selection for PWMH output of the channel 3" mask="0x00000008" name="OSH3"/>
          <bitfield caption="Output Selection for PWML output of the channel 0" mask="0x00010000" name="OSL0"/>
          <bitfield caption="Output Selection for PWML output of the channel 1" mask="0x00020000" name="OSL1"/>
          <bitfield caption="Output Selection for PWML output of the channel 2" mask="0x00040000" name="OSL2"/>
          <bitfield caption="Output Selection for PWML output of the channel 3" mask="0x00080000" name="OSL3"/>
        </register>
        <register caption="PWM Output Selection Set Register" name="PWM_OSS" offset="0x4C" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSL3"/>
        </register>
        <register caption="PWM Output Selection Clear Register" name="PWM_OSC" offset="0x50" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCL3"/>
        </register>
        <register caption="PWM Output Selection Set Update Register" name="PWM_OSSUPD" offset="0x54" rw="W" size="4">
          <bitfield caption="Output Selection Set for PWMH output of the channel 0" mask="0x00000001" name="OSSUPH0"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 1" mask="0x00000002" name="OSSUPH1"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 2" mask="0x00000004" name="OSSUPH2"/>
          <bitfield caption="Output Selection Set for PWMH output of the channel 3" mask="0x00000008" name="OSSUPH3"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 0" mask="0x00010000" name="OSSUPL0"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 1" mask="0x00020000" name="OSSUPL1"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 2" mask="0x00040000" name="OSSUPL2"/>
          <bitfield caption="Output Selection Set for PWML output of the channel 3" mask="0x00080000" name="OSSUPL3"/>
        </register>
        <register caption="PWM Output Selection Clear Update Register" name="PWM_OSCUPD" offset="0x58" rw="W" size="4">
          <bitfield caption="Output Selection Clear for PWMH output of the channel 0" mask="0x00000001" name="OSCUPH0"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 1" mask="0x00000002" name="OSCUPH1"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 2" mask="0x00000004" name="OSCUPH2"/>
          <bitfield caption="Output Selection Clear for PWMH output of the channel 3" mask="0x00000008" name="OSCUPH3"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 0" mask="0x00010000" name="OSCUPL0"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 1" mask="0x00020000" name="OSCUPL1"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 2" mask="0x00040000" name="OSCUPL2"/>
          <bitfield caption="Output Selection Clear for PWML output of the channel 3" mask="0x00080000" name="OSCUPL3"/>
        </register>
        <register caption="PWM Fault Mode Register" name="PWM_FMR" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Fault Polarity (fault input bit varies from 0 to )" mask="0x000000FF" name="FPOL"/>
          <bitfield caption="Fault Activation Mode (fault input bit varies from 0 to )" mask="0x0000FF00" name="FMOD"/>
          <bitfield caption="Fault Filtering (fault input bit varies from 0 to )" mask="0x00FF0000" name="FFIL"/>
        </register>
        <register caption="PWM Fault Status Register" name="PWM_FSR" offset="0x60" rw="R" size="4">
          <bitfield caption="Fault Input Value (fault input bit varies from 0 to )" mask="0x000000FF" name="FIV"/>
          <bitfield caption="Fault Status (fault input bit varies from 0 to )" mask="0x0000FF00" name="FS"/>
        </register>
        <register caption="PWM Fault Clear Register" name="PWM_FCR" offset="0x64" rw="W" size="4">
          <bitfield caption="Fault Clear (fault input bit varies from 0 to )" mask="0x000000FF" name="FCLR"/>
        </register>
        <register caption="PWM Fault Protection Value Register 1" name="PWM_FPV1" offset="0x68" rw="RW" size="4">
          <bitfield caption="Fault Protection Value for PWMH output on channel 0" mask="0x00000001" name="FPVH0"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 1" mask="0x00000002" name="FPVH1"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 2" mask="0x00000004" name="FPVH2"/>
          <bitfield caption="Fault Protection Value for PWMH output on channel 3" mask="0x00000008" name="FPVH3"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 0" mask="0x00010000" name="FPVL0"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 1" mask="0x00020000" name="FPVL1"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 2" mask="0x00040000" name="FPVL2"/>
          <bitfield caption="Fault Protection Value for PWML output on channel 3" mask="0x00080000" name="FPVL3"/>
        </register>
        <register caption="PWM Fault Protection Enable Register" name="PWM_FPE" offset="0x6C" rw="RW" size="4">
          <bitfield caption="Fault Protection Enable for channel 0 (fault input bit varies from 0 to )" mask="0x000000FF" name="FPE0"/>
          <bitfield caption="Fault Protection Enable for channel 1 (fault input bit varies from 0 to )" mask="0x0000FF00" name="FPE1"/>
          <bitfield caption="Fault Protection Enable for channel 2 (fault input bit varies from 0 to )" mask="0x00FF0000" name="FPE2"/>
          <bitfield caption="Fault Protection Enable for channel 3 (fault input bit varies from 0 to )" mask="0xFF000000" name="FPE3"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register 0" name="PWM_ELMR0" offset="0x7C" rw="RW" size="4">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Event Line 0 Mode Register 1" name="PWM_ELMR1" offset="0x80" rw="RW" size="4">
          <bitfield caption="Comparison 0 Selection" mask="0x00000001" name="CSEL0"/>
          <bitfield caption="Comparison 1 Selection" mask="0x00000002" name="CSEL1"/>
          <bitfield caption="Comparison 2 Selection" mask="0x00000004" name="CSEL2"/>
          <bitfield caption="Comparison 3 Selection" mask="0x00000008" name="CSEL3"/>
          <bitfield caption="Comparison 4 Selection" mask="0x00000010" name="CSEL4"/>
          <bitfield caption="Comparison 5 Selection" mask="0x00000020" name="CSEL5"/>
          <bitfield caption="Comparison 6 Selection" mask="0x00000040" name="CSEL6"/>
          <bitfield caption="Comparison 7 Selection" mask="0x00000080" name="CSEL7"/>
        </register>
        <register caption="PWM Fault Protection Value 2 Register" name="PWM_FPV2" offset="0xC0" rw="RW" size="4">
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 0" mask="0x00000001" name="FPZH0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 1" mask="0x00000002" name="FPZH1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 2" mask="0x00000004" name="FPZH2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWMH output on channel 3" mask="0x00000008" name="FPZH3"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 0" mask="0x00010000" name="FPZL0"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 1" mask="0x00020000" name="FPZL1"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 2" mask="0x00040000" name="FPZL2"/>
          <bitfield caption="Fault Protection to Hi-Z for PWML output on channel 3" mask="0x00080000" name="FPZL3"/>
        </register>
        <register caption="PWM Write Protect Control Register" name="PWM_WPCR" offset="0xE4" rw="W" size="4">
          <bitfield caption="Write Protect Command" mask="0x00000003" name="WPCMD"/>
          <bitfield caption="Write Protect Register Group 0" mask="0x00000004" name="WPRG0"/>
          <bitfield caption="Write Protect Register Group 1" mask="0x00000008" name="WPRG1"/>
          <bitfield caption="Write Protect Register Group 2" mask="0x00000010" name="WPRG2"/>
          <bitfield caption="Write Protect Register Group 3" mask="0x00000020" name="WPRG3"/>
          <bitfield caption="Write Protect Register Group 4" mask="0x00000040" name="WPRG4"/>
          <bitfield caption="Write Protect Register Group 5" mask="0x00000080" name="WPRG5"/>
          <bitfield caption="Write Protect Key" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="PWM Write Protect Status Register" name="PWM_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect SW Status" mask="0x00000001" name="WPSWS0"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000002" name="WPSWS1"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000004" name="WPSWS2"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000008" name="WPSWS3"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000010" name="WPSWS4"/>
          <bitfield caption="Write Protect SW Status" mask="0x00000020" name="WPSWS5"/>
          <bitfield caption="Write Protect Violation Status" mask="0x00000080" name="WPVS"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000100" name="WPHWS0"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000200" name="WPHWS1"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000400" name="WPHWS2"/>
          <bitfield caption="Write Protect HW Status" mask="0x00000800" name="WPHWS3"/>
          <bitfield caption="Write Protect HW Status" mask="0x00001000" name="WPHWS4"/>
          <bitfield caption="Write Protect HW Status" mask="0x00002000" name="WPHWS5"/>
          <bitfield caption="Write Protect Violation Source" mask="0xFFFF0000" name="WPVSRC"/>
        </register>
        <register caption="PWM Comparison 0 Value Register" name="PWM_CMPV0" offset="0x130" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 0 Value Update Register" name="PWM_CMPVUPD0" offset="0x134" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 0 Mode Register" name="PWM_CMPM0" offset="0x138" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 0 Mode Update Register" name="PWM_CMPMUPD0" offset="0x13C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 1 Value Register" name="PWM_CMPV1" offset="0x140" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 1 Value Update Register" name="PWM_CMPVUPD1" offset="0x144" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 1 Mode Register" name="PWM_CMPM1" offset="0x148" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 1 Mode Update Register" name="PWM_CMPMUPD1" offset="0x14C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 2 Value Register" name="PWM_CMPV2" offset="0x150" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 2 Value Update Register" name="PWM_CMPVUPD2" offset="0x154" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 2 Mode Register" name="PWM_CMPM2" offset="0x158" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 2 Mode Update Register" name="PWM_CMPMUPD2" offset="0x15C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 3 Value Register" name="PWM_CMPV3" offset="0x160" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 3 Value Update Register" name="PWM_CMPVUPD3" offset="0x164" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 3 Mode Register" name="PWM_CMPM3" offset="0x168" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 3 Mode Update Register" name="PWM_CMPMUPD3" offset="0x16C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 4 Value Register" name="PWM_CMPV4" offset="0x170" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 4 Value Update Register" name="PWM_CMPVUPD4" offset="0x174" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 4 Mode Register" name="PWM_CMPM4" offset="0x178" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 4 Mode Update Register" name="PWM_CMPMUPD4" offset="0x17C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 5 Value Register" name="PWM_CMPV5" offset="0x180" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 5 Value Update Register" name="PWM_CMPVUPD5" offset="0x184" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 5 Mode Register" name="PWM_CMPM5" offset="0x188" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 5 Mode Update Register" name="PWM_CMPMUPD5" offset="0x18C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 6 Value Register" name="PWM_CMPV6" offset="0x190" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 6 Value Update Register" name="PWM_CMPVUPD6" offset="0x194" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 6 Mode Register" name="PWM_CMPM6" offset="0x198" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 6 Mode Update Register" name="PWM_CMPMUPD6" offset="0x19C" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Comparison 7 Value Register" name="PWM_CMPV7" offset="0x1A0" rw="RW" size="4">
          <bitfield caption="Comparison x Value" mask="0x00FFFFFF" name="CV"/>
          <bitfield caption="Comparison x Value Mode" mask="0x01000000" name="CVM"/>
        </register>
        <register caption="PWM Comparison 7 Value Update Register" name="PWM_CMPVUPD7" offset="0x1A4" rw="W" size="4">
          <bitfield caption="Comparison x Value Update" mask="0x00FFFFFF" name="CVUPD"/>
          <bitfield caption="Comparison x Value Mode Update" mask="0x01000000" name="CVMUPD"/>
        </register>
        <register caption="PWM Comparison 7 Mode Register" name="PWM_CMPM7" offset="0x1A8" rw="RW" size="4">
          <bitfield caption="Comparison x Enable" mask="0x00000001" name="CEN"/>
          <bitfield caption="Comparison x Trigger" mask="0x000000F0" name="CTR"/>
          <bitfield caption="Comparison x Period" mask="0x00000F00" name="CPR"/>
          <bitfield caption="Comparison x Period Counter" mask="0x0000F000" name="CPRCNT"/>
          <bitfield caption="Comparison x Update Period" mask="0x000F0000" name="CUPR"/>
          <bitfield caption="Comparison x Update Period Counter" mask="0x00F00000" name="CUPRCNT"/>
        </register>
        <register caption="PWM Comparison 7 Mode Update Register" name="PWM_CMPMUPD7" offset="0x1AC" rw="W" size="4">
          <bitfield caption="Comparison x Enable Update" mask="0x00000001" name="CENUPD"/>
          <bitfield caption="Comparison x Trigger Update" mask="0x000000F0" name="CTRUPD"/>
          <bitfield caption="Comparison x Period Update" mask="0x00000F00" name="CPRUPD"/>
          <bitfield caption="Comparison x Update Period Update" mask="0x000F0000" name="CUPRUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 0)" name="PWM_CMR0" offset="0x200" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR0__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 0)" name="PWM_CDTY0" offset="0x204" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 0)" name="PWM_CDTYUPD0" offset="0x208" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 0)" name="PWM_CPRD0" offset="0x20C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 0)" name="PWM_CPRDUPD0" offset="0x210" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 0)" name="PWM_CCNT0" offset="0x214" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 0)" name="PWM_DT0" offset="0x218" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 0)" name="PWM_DTUPD0" offset="0x21C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 1)" name="PWM_CMR1" offset="0x220" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR1__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 1)" name="PWM_CDTY1" offset="0x224" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 1)" name="PWM_CDTYUPD1" offset="0x228" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 1)" name="PWM_CPRD1" offset="0x22C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 1)" name="PWM_CPRDUPD1" offset="0x230" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 1)" name="PWM_CCNT1" offset="0x234" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 1)" name="PWM_DT1" offset="0x238" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 1)" name="PWM_DTUPD1" offset="0x23C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 2)" name="PWM_CMR2" offset="0x240" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR2__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 2)" name="PWM_CDTY2" offset="0x244" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 2)" name="PWM_CDTYUPD2" offset="0x248" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 2)" name="PWM_CPRD2" offset="0x24C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 2)" name="PWM_CPRDUPD2" offset="0x250" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 2)" name="PWM_CCNT2" offset="0x254" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 2)" name="PWM_DT2" offset="0x258" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 2)" name="PWM_DTUPD2" offset="0x25C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Register (ch_num = 3)" name="PWM_CMR3" offset="0x260" rw="RW" size="4">
          <bitfield caption="Channel Pre-scaler" mask="0x0000000F" name="CPRE" values="PWM_CMR3__CPRE"/>
          <bitfield caption="Channel Alignment" mask="0x00000100" name="CALG"/>
          <bitfield caption="Channel Polarity" mask="0x00000200" name="CPOL"/>
          <bitfield caption="Counter Event Selection" mask="0x00000400" name="CES"/>
          <bitfield caption="Dead-Time Generator Enable" mask="0x00010000" name="DTE"/>
          <bitfield caption="Dead-Time PWMHx Output Inverted" mask="0x00020000" name="DTHI"/>
          <bitfield caption="Dead-Time PWMLx Output Inverted" mask="0x00040000" name="DTLI"/>
        </register>
        <register caption="PWM Channel Duty Cycle Register (ch_num = 3)" name="PWM_CDTY3" offset="0x264" rw="RW" size="4">
          <bitfield caption="Channel Duty-Cycle" mask="0x00FFFFFF" name="CDTY"/>
        </register>
        <register caption="PWM Channel Duty Cycle Update Register (ch_num = 3)" name="PWM_CDTYUPD3" offset="0x268" rw="W" size="4">
          <bitfield caption="Channel Duty-Cycle Update" mask="0x00FFFFFF" name="CDTYUPD"/>
        </register>
        <register caption="PWM Channel Period Register (ch_num = 3)" name="PWM_CPRD3" offset="0x26C" rw="RW" size="4">
          <bitfield caption="Channel Period" mask="0x00FFFFFF" name="CPRD"/>
        </register>
        <register caption="PWM Channel Period Update Register (ch_num = 3)" name="PWM_CPRDUPD3" offset="0x270" rw="W" size="4">
          <bitfield caption="Channel Period Update" mask="0x00FFFFFF" name="CPRDUPD"/>
        </register>
        <register caption="PWM Channel Counter Register (ch_num = 3)" name="PWM_CCNT3" offset="0x274" rw="R" size="4">
          <bitfield caption="Channel Counter Register" mask="0x00FFFFFF" name="CNT"/>
        </register>
        <register caption="PWM Channel Dead Time Register (ch_num = 3)" name="PWM_DT3" offset="0x278" rw="RW" size="4">
          <bitfield caption="Dead-Time Value for PWMHx Output" mask="0x0000FFFF" name="DTH"/>
          <bitfield caption="Dead-Time Value for PWMLx Output" mask="0xFFFF0000" name="DTL"/>
        </register>
        <register caption="PWM Channel Dead Time Update Register (ch_num = 3)" name="PWM_DTUPD3" offset="0x27C" rw="W" size="4">
          <bitfield caption="Dead-Time Value Update for PWMHx Output" mask="0x0000FFFF" name="DTHUPD"/>
          <bitfield caption="Dead-Time Value Update for PWMLx Output" mask="0xFFFF0000" name="DTLUPD"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 0)" name="PWM_CMUPD0" offset="0x400" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 1)" name="PWM_CMUPD1" offset="0x420" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 2)" name="PWM_CMUPD2" offset="0x440" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
        <register caption="PWM Channel Mode Update Register (ch_num = 3)" name="PWM_CMUPD3" offset="0x460" rw="W" size="4">
          <bitfield caption="Channel Polarity Update" mask="0x00000200" name="CPOLUP"/>
          <bitfield caption="Channel Polarity Inversion Update" mask="0x00002000" name="CPOLINVUP"/>
        </register>
      </register-group>
      <value-group caption="" name="PWM_SCM__UPDM">
        <value caption="Manual write of double buffer registers and manual update of synchronous channels" name="MODE0" value="0"/>
        <value caption="Manual write of double buffer registers and automatic update of synchronous channels" name="MODE1" value="1"/>
      </value-group>
      <value-group caption="" name="PWM_CMR0__CPRE">
        <value caption="Master clock" name="MCK" value="0x0"/>
        <value caption="Master clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Master clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Master clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Master clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Master clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Master clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Master clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Master clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Master clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Master clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR1__CPRE">
        <value caption="Master clock" name="MCK" value="0x0"/>
        <value caption="Master clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Master clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Master clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Master clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Master clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Master clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Master clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Master clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Master clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Master clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR2__CPRE">
        <value caption="Master clock" name="MCK" value="0x0"/>
        <value caption="Master clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Master clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Master clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Master clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Master clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Master clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Master clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Master clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Master clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Master clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
      <value-group caption="" name="PWM_CMR3__CPRE">
        <value caption="Master clock" name="MCK" value="0x0"/>
        <value caption="Master clock/2" name="MCK_DIV_2" value="0x1"/>
        <value caption="Master clock/4" name="MCK_DIV_4" value="0x2"/>
        <value caption="Master clock/8" name="MCK_DIV_8" value="0x3"/>
        <value caption="Master clock/16" name="MCK_DIV_16" value="0x4"/>
        <value caption="Master clock/32" name="MCK_DIV_32" value="0x5"/>
        <value caption="Master clock/64" name="MCK_DIV_64" value="0x6"/>
        <value caption="Master clock/128" name="MCK_DIV_128" value="0x7"/>
        <value caption="Master clock/256" name="MCK_DIV_256" value="0x8"/>
        <value caption="Master clock/512" name="MCK_DIV_512" value="0x9"/>
        <value caption="Master clock/1024" name="MCK_DIV_1024" value="0xA"/>
        <value caption="Clock A" name="CLKA" value="0xB"/>
        <value caption="Clock B" name="CLKB" value="0xC"/>
      </value-group>
    </module>
    <module caption="Reset Controller" name="RSTC" version="6098I">
      <register-group name="RSTC">
        <register caption="Control Register" name="RSTC_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Processor Reset" mask="0x00000001" name="PROCRST"/>
          <bitfield caption="Peripheral Reset" mask="0x00000004" name="PERRST"/>
          <bitfield caption="External Reset" mask="0x00000008" name="EXTRST"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY"/>
        </register>
        <register caption="Status Register" name="RSTC_SR" offset="0x04" rw="R" size="4">
          <bitfield caption="User Reset Status" mask="0x00000001" name="URSTS"/>
          <bitfield caption="Reset Type" mask="0x00000700" name="RSTTYP"/>
          <bitfield caption="NRST Pin Level" mask="0x00010000" name="NRSTL"/>
          <bitfield caption="Software Reset Command in Progress" mask="0x00020000" name="SRCMP"/>
        </register>
        <register caption="Mode Register" name="RSTC_MR" offset="0x08" rw="RW" size="4">
          <bitfield caption="External Reset Length" mask="0x00000F00" name="ERSTL"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY"/>
        </register>
      </register-group>
    </module>
    <module caption="Real-time Clock" name="RTC" version="6056I">
      <register-group name="RTC">
        <register caption="Control Register" name="RTC_CR" offset="0x00" rw="RW" size="4">
          <bitfield caption="Update Request Time Register" mask="0x00000001" name="UPDTIM"/>
          <bitfield caption="Update Request Calendar Register" mask="0x00000002" name="UPDCAL"/>
          <bitfield caption="Time Event Selection" mask="0x00000300" name="TIMEVSEL" values="RTC_CR__TIMEVSEL"/>
          <bitfield caption="Calendar Event Selection" mask="0x00030000" name="CALEVSEL" values="RTC_CR__CALEVSEL"/>
        </register>
        <register caption="Mode Register" name="RTC_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="12-/24-hour Mode" mask="0x00000001" name="HRMOD"/>
        </register>
        <register caption="Time Register" name="RTC_TIMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Current Second" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Current Minute" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Current Hour" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="Ante Meridiem Post Meridiem Indicator" mask="0x00400000" name="AMPM"/>
        </register>
        <register caption="Calendar Register" name="RTC_CALR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Current Century" mask="0x0000007F" name="CENT"/>
          <bitfield caption="Current Year" mask="0x0000FF00" name="YEAR"/>
          <bitfield caption="Current Month" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Current Day in Current Week" mask="0x00E00000" name="DAY"/>
          <bitfield caption="Current Day in Current Month" mask="0x3F000000" name="DATE"/>
        </register>
        <register caption="Time Alarm Register" name="RTC_TIMALR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Second Alarm" mask="0x0000007F" name="SEC"/>
          <bitfield caption="Second Alarm Enable" mask="0x00000080" name="SECEN"/>
          <bitfield caption="Minute Alarm" mask="0x00007F00" name="MIN"/>
          <bitfield caption="Minute Alarm Enable" mask="0x00008000" name="MINEN"/>
          <bitfield caption="Hour Alarm" mask="0x003F0000" name="HOUR"/>
          <bitfield caption="AM/PM Indicator" mask="0x00400000" name="AMPM"/>
          <bitfield caption="Hour Alarm Enable" mask="0x00800000" name="HOUREN"/>
        </register>
        <register caption="Calendar Alarm Register" name="RTC_CALALR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Month Alarm" mask="0x001F0000" name="MONTH"/>
          <bitfield caption="Month Alarm Enable" mask="0x00800000" name="MTHEN"/>
          <bitfield caption="Date Alarm" mask="0x3F000000" name="DATE"/>
          <bitfield caption="Date Alarm Enable" mask="0x80000000" name="DATEEN"/>
        </register>
        <register caption="Status Register" name="RTC_SR" offset="0x18" rw="R" size="4">
          <bitfield caption="Acknowledge for Update" mask="0x00000001" name="ACKUPD"/>
          <bitfield caption="Alarm Flag" mask="0x00000002" name="ALARM"/>
          <bitfield caption="Second Event" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event" mask="0x00000008" name="TIMEV"/>
          <bitfield caption="Calendar Event" mask="0x00000010" name="CALEV"/>
        </register>
        <register caption="Status Clear Command Register" name="RTC_SCCR" offset="0x1C" rw="W" size="4">
          <bitfield caption="Acknowledge Clear" mask="0x00000001" name="ACKCLR"/>
          <bitfield caption="Alarm Clear" mask="0x00000002" name="ALRCLR"/>
          <bitfield caption="Second Clear" mask="0x00000004" name="SECCLR"/>
          <bitfield caption="Time Clear" mask="0x00000008" name="TIMCLR"/>
          <bitfield caption="Calendar Clear" mask="0x00000010" name="CALCLR"/>
        </register>
        <register caption="Interrupt Enable Register" name="RTC_IER" offset="0x20" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Enable" mask="0x00000001" name="ACKEN"/>
          <bitfield caption="Alarm Interrupt Enable" mask="0x00000002" name="ALREN"/>
          <bitfield caption="Second Event Interrupt Enable" mask="0x00000004" name="SECEN"/>
          <bitfield caption="Time Event Interrupt Enable" mask="0x00000008" name="TIMEN"/>
          <bitfield caption="Calendar Event Interrupt Enable" mask="0x00000010" name="CALEN"/>
        </register>
        <register caption="Interrupt Disable Register" name="RTC_IDR" offset="0x24" rw="W" size="4">
          <bitfield caption="Acknowledge Update Interrupt Disable" mask="0x00000001" name="ACKDIS"/>
          <bitfield caption="Alarm Interrupt Disable" mask="0x00000002" name="ALRDIS"/>
          <bitfield caption="Second Event Interrupt Disable" mask="0x00000004" name="SECDIS"/>
          <bitfield caption="Time Event Interrupt Disable" mask="0x00000008" name="TIMDIS"/>
          <bitfield caption="Calendar Event Interrupt Disable" mask="0x00000010" name="CALDIS"/>
        </register>
        <register caption="Interrupt Mask Register" name="RTC_IMR" offset="0x28" rw="R" size="4">
          <bitfield caption="Acknowledge Update Interrupt Mask" mask="0x00000001" name="ACK"/>
          <bitfield caption="Alarm Interrupt Mask" mask="0x00000002" name="ALR"/>
          <bitfield caption="Second Event Interrupt Mask" mask="0x00000004" name="SEC"/>
          <bitfield caption="Time Event Interrupt Mask" mask="0x00000008" name="TIM"/>
          <bitfield caption="Calendar Event Interrupt Mask" mask="0x00000010" name="CAL"/>
        </register>
        <register caption="Valid Entry Register" name="RTC_VER" offset="0x2C" rw="R" size="4">
          <bitfield caption="Non-valid Time" mask="0x00000001" name="NVTIM"/>
          <bitfield caption="Non-valid Calendar" mask="0x00000002" name="NVCAL"/>
          <bitfield caption="Non-valid Time Alarm" mask="0x00000004" name="NVTIMALR"/>
          <bitfield caption="Non-valid Calendar Alarm" mask="0x00000008" name="NVCALALR"/>
        </register>
      </register-group>
      <value-group caption="" name="RTC_CR__TIMEVSEL">
        <value caption="Minute change" name="MINUTE" value="0x0"/>
        <value caption="Hour change" name="HOUR" value="0x1"/>
        <value caption="Every day at midnight" name="MIDNIGHT" value="0x2"/>
        <value caption="Every day at noon" name="NOON" value="0x3"/>
      </value-group>
      <value-group caption="" name="RTC_CR__CALEVSEL">
        <value caption="Week change (every Monday at time 00:00:00)" name="WEEK" value="0x0"/>
        <value caption="Month change (every 01 of each month at time 00:00:00)" name="MONTH" value="0x1"/>
        <value caption="Year change (every January 1 at time 00:00:00)" name="YEAR" value="0x2"/>
      </value-group>
    </module>
    <module caption="Slow Clock Controller" name="SCKC" version="11073B">
      <register-group name="SCKC">
        <register caption="Slow Clock Configuration Register" name="SCKC_CR" offset="0x0" rw="RW" size="4">
          <bitfield caption="Internal 32 kHz RC Oscillator" mask="0x00000001" name="RCEN"/>
          <bitfield caption="32,768 Hz Oscillator" mask="0x00000002" name="OSC32EN"/>
          <bitfield caption="32,768Hz Oscillator Bypass" mask="0x00000004" name="OSC32BYP"/>
          <bitfield caption="Slow Clock Selector" mask="0x00000008" name="OSCSEL" values="SCKC_CR__OSCSEL"/>
        </register>
      </register-group>
      <value-group caption="" name="SCKC_CR__OSCSEL">
        <value caption="Slow clock is internal 32 kHz RC oscillator." name="RC" value="0"/>
        <value caption="Slow clock is 32,768 Hz oscillator." name="XTAL" value="1"/>
      </value-group>
    </module>
    <module caption="Special Function Registers" name="SFR" version="11066A">
      <register-group name="SFR">
        <register caption="OHCI Interrupt Configuration Register" name="SFR_OHCIICR" offset="0x10" rw="RW" size="4">
          <bitfield caption="USB PORTx RESET" mask="0x00000001" name="RES0"/>
          <bitfield caption="USB PORTx RESET" mask="0x00000002" name="RES1"/>
          <bitfield caption="USB PORTx RESET" mask="0x00000004" name="RES2"/>
          <bitfield caption="OHCI Asynchronous Resume Interrupt Enable" mask="0x00000010" name="ARIE"/>
          <bitfield caption="Reserved" mask="0x00000020" name="APPSTART"/>
          <bitfield caption="OHCI USB DEVICE PULL-UP DISABLE" mask="0x00800000" name="UDPPUDIS"/>
        </register>
        <register caption="OHCI Interrupt Status Register" name="SFR_OHCIISR" offset="0x14" rw="R" size="4">
          <bitfield caption="OHCI Resume Interrupt Status Port 0" mask="0x00000001" name="RIS0"/>
          <bitfield caption="OHCI Resume Interrupt Status Port 1" mask="0x00000002" name="RIS1"/>
          <bitfield caption="OHCI Resume Interrupt Status Port 2" mask="0x00000004" name="RIS2"/>
        </register>
        <register caption="AHB Configuration Register" name="SFR_AHB" offset="0x20" rw="RW" size="4">
          <bitfield caption="AHB MASTERx 10 Converter Prefetch" mask="0x00000400" name="PFETCH10" values="SFR_AHB__PFETCH10"/>
          <bitfield caption="AHB MASTERx 11 Converter Prefetch" mask="0x00000800" name="PFETCH11" values="SFR_AHB__PFETCH11"/>
          <bitfield caption="AHB MASTERx 12 Converter Prefetch" mask="0x00001000" name="PFETCH12" values="SFR_AHB__PFETCH12"/>
          <bitfield caption="AHB MASTERx 13 Converter Prefetch" mask="0x00002000" name="PFETCH13" values="SFR_AHB__PFETCH13"/>
          <bitfield caption="AHB MASTERx 14 Converter Prefetch" mask="0x00004000" name="PFETCH14" values="SFR_AHB__PFETCH14"/>
          <bitfield caption="AHB MASTERx 10 Converter Define Length Burst Optimization" mask="0x04000000" name="DLBOPT10"/>
          <bitfield caption="AHB MASTERx 11 Converter Define Length Burst Optimization" mask="0x08000000" name="DLBOPT11"/>
          <bitfield caption="AHB MASTERx 12 Converter Define Length Burst Optimization" mask="0x10000000" name="DLBOPT12"/>
          <bitfield caption="AHB MASTERx 13 Converter Define Length Burst Optimization" mask="0x20000000" name="DLBOPT13"/>
          <bitfield caption="AHB MASTERx 14 Converter Define Length Burst Optimization" mask="0x40000000" name="DLBOPT14"/>
        </register>
        <register caption="Bridge Configuration Register" name="SFR_BRIDGE" offset="0x24" rw="RW" size="4">
          <bitfield caption="AHB to APB Bridge mode" mask="0x00000001" name="APBTURBO"/>
          <bitfield caption="AXI to AHB bridge for DDR controller selection" mask="0x00000100" name="AXI2AHBSEL" values="SFR_BRIDGE__AXI2AHBSEL"/>
        </register>
        <register caption="Security Configuration Register" name="SFR_SECURE" offset="0x28" rw="RW" size="4">
          <bitfield caption="Disable Access to ROM Code" mask="0x00000001" name="ROM"/>
          <bitfield caption="Disable Access to Fuse Controller" mask="0x00000100" name="FUSE"/>
        </register>
        <register caption="UTMI Clock Trimming Register" name="SFR_UTMICKTRIM" offset="0x30" rw="RW" size="4">
          <bitfield caption="UTMI Reference Clock Frequency" mask="0x00000003" name="FREQ" values="SFR_UTMICKTRIM__FREQ"/>
          <bitfield caption="UTMI Band Gap Voltage Trimming" mask="0x000F0000" name="VBG"/>
        </register>
        <register caption="UTMI High Speed Trimming Register" name="SFR_UTMIHSTRIM" offset="0x34" rw="RW" size="4">
          <bitfield caption="UTMI HS SQUELCH Voltage Trimming" mask="0x00000007" name="SQUELCH"/>
          <bitfield caption="UTMI Disconnect Voltage Trimming" mask="0x00000070" name="DISC"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00000700" name="SLOPE0"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00007000" name="SLOPE1"/>
          <bitfield caption="UTMI HS PORTx Transceiver Slope Trimming" mask="0x00070000" name="SLOPE2"/>
        </register>
        <register caption="UTMI Full Speed Trimming Register" name="SFR_UTMIFSTRIM" offset="0x38" rw="RW" size="4">
          <bitfield caption="FS Transceiver output rising slope trimming" mask="0x00000007" name="RISE"/>
          <bitfield caption="FS Transceiver output falling slope trimming" mask="0x00000070" name="FALL"/>
          <bitfield caption="FS Transceiver crossover voltage trimming" mask="0x00000300" name="XCVR"/>
          <bitfield caption="FS Transceiver NMOS impedance trimming" mask="0x00070000" name="ZN"/>
          <bitfield caption="FS Transceiver PMOS impedance trimming" mask="0x00700000" name="ZP"/>
        </register>
        <register caption="UTMI DP/DM Pin Swapping Register" name="SFR_UTMISWAP" offset="0x3C" rw="RW" size="4">
          <bitfield caption="PORT 0 DP/DM Pin Swapping" mask="0x00000001" name="PORT0" values="SFR_UTMISWAP__PORT0"/>
          <bitfield caption="PORT 1 DP/DM Pin Swapping" mask="0x00000002" name="PORT1" values="SFR_UTMISWAP__PORT1"/>
          <bitfield caption="PORT 2 DP/DM Pin Swapping" mask="0x00000004" name="PORT2" values="SFR_UTMISWAP__PORT2"/>
        </register>
        <register caption="EBI Configuration Register" name="SFR_EBICFG" offset="0x40" rw="RW" size="4">
          <bitfield caption="EBI Pins Drive Level" mask="0x00000003" name="DRIVE0" values="SFR_EBICFG__DRIVE0"/>
          <bitfield caption="EBI Pins Pull Value" mask="0x0000000C" name="PULL0" values="SFR_EBICFG__PULL0"/>
          <bitfield caption="EBI Pins Schmitt Trigger" mask="0x00000010" name="SCH0"/>
          <bitfield caption="EBI Pins Drive Level" mask="0x00000300" name="DRIVE1" values="SFR_EBICFG__DRIVE1"/>
          <bitfield caption="EBI Pins Pull Value" mask="0x00000C00" name="PULL1" values="SFR_EBICFG__PULL1"/>
          <bitfield caption="EBI Pins Schmitt Trigger" mask="0x00001000" name="SCH1"/>
          <bitfield caption="BMS Sampled Value (Read Only)" mask="0x00010000" name="BMS" values="SFR_EBICFG__BMS"/>
        </register>
      </register-group>
      <value-group caption="" name="SFR_AHB__PFETCH10">
        <value caption="INCR undefined burst converted to burst of 4 beats." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 beats." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_AHB__PFETCH11">
        <value caption="INCR undefined burst converted to burst of 4 beats." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 beats." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_AHB__PFETCH12">
        <value caption="INCR undefined burst converted to burst of 4 beats." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 beats." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_AHB__PFETCH13">
        <value caption="INCR undefined burst converted to burst of 4 beats." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 beats." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_AHB__PFETCH14">
        <value caption="INCR undefined burst converted to burst of 4 beats." name="INCR4" value="0"/>
        <value caption="INCR undefined burst converted to burst of 8 beats." name="INCR8" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_BRIDGE__AXI2AHBSEL">
        <value caption="use single port bridge." name="SINGLE" value="0"/>
        <value caption="use dual port bridge." name="DUAL" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_UTMICKTRIM__FREQ">
        <value caption="12 MHz reference clock" name="_12" value="0x0"/>
        <value caption="16 MHz reference clock" name="_16" value="0x1"/>
        <value caption="24 MHz reference clock" name="_24" value="0x2"/>
        <value caption="48 MHz reference clock" name="_48" value="0x3"/>
      </value-group>
      <value-group caption="" name="SFR_UTMISWAP__PORT0">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_UTMISWAP__PORT1">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_UTMISWAP__PORT2">
        <value caption="DP/DM normal pinout." name="NORMAL" value="0"/>
        <value caption="DP/DM swapped pinout." name="SWAPPED" value="1"/>
      </value-group>
      <value-group caption="" name="SFR_EBICFG__DRIVE0">
        <value caption="Low drive level" name="LOW" value="0x0"/>
        <value caption="Medium drive level" name="MEDIUM" value="0x2"/>
        <value caption="High drive level" name="HIGH" value="0x3"/>
      </value-group>
      <value-group caption="" name="SFR_EBICFG__PULL0">
        <value caption="Pull-up" name="UP" value="0x0"/>
        <value caption="No Pull" name="NONE" value="0x1"/>
        <value caption="Pull-down" name="DOWN" value="0x3"/>
      </value-group>
      <value-group caption="" name="SFR_EBICFG__DRIVE1">
        <value caption="Low drive level" name="LOW" value="0x0"/>
        <value caption="Medium drive level" name="MEDIUM" value="0x2"/>
        <value caption="High drive level" name="HIGH" value="0x3"/>
      </value-group>
      <value-group caption="" name="SFR_EBICFG__PULL1">
        <value caption="Pull-up" name="UP" value="0x0"/>
        <value caption="No Pull" name="NONE" value="0x1"/>
        <value caption="Pull-down" name="DOWN" value="0x3"/>
      </value-group>
      <value-group caption="" name="SFR_EBICFG__BMS">
        <value caption="Boot on ROM." name="ROM" value="0"/>
        <value caption="Boot on EBI." name="EBI" value="1"/>
      </value-group>
    </module>
    <module caption="Shutdown Controller" name="SHDWC" version="6122L">
      <register-group name="SHDWC">
        <register caption="Shutdown Control Register" name="SHDW_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Shutdown Command" mask="0x00000001" name="SHDW"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY"/>
        </register>
        <register caption="Shutdown Mode Register" name="SHDW_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Wake-up Mode 0" mask="0x00000003" name="WKMODE0"/>
          <bitfield caption="Counter on Wake-up 0" mask="0x000000F0" name="CPTWK0"/>
          <bitfield caption="Real-time Clock Wake-up Enable" mask="0x00020000" name="RTCWKEN"/>
        </register>
        <register caption="Shutdown Status Register" name="SHDW_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Wake-up 0 Status" mask="0x00000001" name="WAKEUP0"/>
          <bitfield caption="Real-time Clock Wake-up" mask="0x00020000" name="RTCWK"/>
        </register>
      </register-group>
    </module>
    <module caption="Static Memory Controller" name="SMC" version="11036C">
      <register-group name="SMC">
        <register caption="SMC NFC Configuration Register" name="SMC_CFG" offset="0x000" rw="RW" size="4">
          <bitfield caption="" mask="0x00000007" name="PAGESIZE" values="SMC_CFG__PAGESIZE"/>
          <bitfield caption="Write Spare Area" mask="0x00000100" name="WSPARE"/>
          <bitfield caption="Read Spare Area" mask="0x00000200" name="RSPARE"/>
          <bitfield caption="Rising/Falling Edge Detection Control" mask="0x00001000" name="EDGECTRL"/>
          <bitfield caption="Ready/Busy Signal Edge Detection" mask="0x00002000" name="RBEDGE"/>
          <bitfield caption="Data Timeout Cycle Number" mask="0x000F0000" name="DTOCYC"/>
          <bitfield caption="Data Timeout Multiplier" mask="0x00700000" name="DTOMUL" values="SMC_CFG__DTOMUL"/>
          <bitfield caption="NAND Flash Spare Area Size Retrieved by the Host Controller" mask="0x7F000000" name="NFCSPARESIZE"/>
        </register>
        <register caption="SMC NFC Control Register" name="SMC_CTRL" offset="0x004" rw="W" size="4">
          <bitfield caption="NAND Flash Controller Enable" mask="0x00000001" name="NFCEN"/>
          <bitfield caption="NAND Flash Controller Disable" mask="0x00000002" name="NFCDIS"/>
        </register>
        <register caption="SMC NFC Status Register" name="SMC_SR" offset="0x008" rw="R" size="4">
          <bitfield caption="NAND Flash Controller Status (this field cannot be reset)" mask="0x00000001" name="SMCSTS"/>
          <bitfield caption="Selected Ready Busy Rising Edge Detected" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Selected Ready Busy Falling Edge Detected" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="NFC Busy (this field cannot be reset)" mask="0x00000100" name="NFCBUSY"/>
          <bitfield caption="NFC Write/Read Operation (this field cannot be reset)" mask="0x00000800" name="NFCWR"/>
          <bitfield caption="NFC Chip Select ID (this field cannot be reset)" mask="0x00007000" name="NFCSID"/>
          <bitfield caption="NFC Data Transfer Terminated" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Hamming ECC Ready" mask="0x00040000" name="ECCRDY"/>
          <bitfield caption="Data Timeout Error" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Error" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Edge Detected" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="SMC NFC Interrupt Enable Register" name="SMC_IER" offset="0x00C" rw="W" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Enable" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Enable" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Enable" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Enable" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Enable" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Enable" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Enable" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Enable" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Interrupt Enable" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="SMC NFC Interrupt Disable Register" name="SMC_IDR" offset="0x010" rw="W" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Disable" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Disable" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Disable" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Disable" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Disable" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Disable" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Disable" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Disable" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Interrupt Disable" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="SMC NFC Interrupt Mask Register" name="SMC_IMR" offset="0x014" rw="R" size="4">
          <bitfield caption="Ready Busy Rising Edge Detection Interrupt Mask" mask="0x00000010" name="RB_RISE"/>
          <bitfield caption="Ready Busy Falling Edge Detection Interrupt Mask" mask="0x00000020" name="RB_FALL"/>
          <bitfield caption="Transfer Done Interrupt Mask" mask="0x00010000" name="XFRDONE"/>
          <bitfield caption="Command Done Interrupt Mask" mask="0x00020000" name="CMDDONE"/>
          <bitfield caption="Data Timeout Error Interrupt Mask" mask="0x00100000" name="DTOE"/>
          <bitfield caption="Undefined Area Access Interrupt Mask5" mask="0x00200000" name="UNDEF"/>
          <bitfield caption="Accessing While Busy Interrupt Mask" mask="0x00400000" name="AWB"/>
          <bitfield caption="NFC Access Size Error Interrupt Mask" mask="0x00800000" name="NFCASE"/>
          <bitfield caption="Ready/Busy Line 0 Interrupt Mask" mask="0x01000000" name="RB_EDGE0"/>
        </register>
        <register caption="SMC NFC Address Cycle Zero Register" name="SMC_ADDR" offset="0x018" rw="RW" size="4">
          <bitfield caption="NAND Flash Array Address Cycle 0" mask="0x000000FF" name="ADDR_CYCLE0"/>
        </register>
        <register caption="SMC Bank Address Register" name="SMC_BANK" offset="0x01C" rw="RW" size="4">
          <bitfield caption="Bank Identifier" mask="0x00000001" name="BANK"/>
        </register>
        <register caption="SMC ECC Control Register" name="SMC_ECC_CTRL" offset="0x020" rw="W" size="4">
          <bitfield caption="Reset ECC" mask="0x00000001" name="RST"/>
          <bitfield caption="Software Reset" mask="0x00000002" name="SWRST"/>
        </register>
        <register caption="SMC ECC Mode Register" name="SMC_ECC_MD" offset="0x024" rw="RW" size="4">
          <bitfield caption="ECC Page Size" mask="0x00000003" name="ECC_PAGESIZE" values="SMC_ECC_MD__ECC_PAGESIZE"/>
          <bitfield caption="Type of Correction" mask="0x00000030" name="TYPCORREC" values="SMC_ECC_MD__TYPCORREC"/>
          <bitfield caption="Hamming Error Correcting Code Selected" mask="0x00000100" name="HAMMING"/>
        </register>
        <register caption="SMC ECC Status 1 Register" name="SMC_ECC_SR1" offset="0x028" rw="R" size="4">
          <bitfield caption="Recoverable Error" mask="0x00000001" name="RECERR0"/>
          <bitfield caption="ECC Error" mask="0x00000002" name="ECCERR0"/>
          <bitfield caption="Multiple Error" mask="0x00000004" name="MULERR0"/>
          <bitfield caption="Recoverable Error in the page between the 256th and the 511th Bytes or the 512nd and the 1023rd Bytes" mask="0x00000010" name="RECERR1"/>
          <bitfield caption="ECC Error in the page between the 256th and the 511th Bytes or between the 512nd and the 1023rd Bytes" mask="0x00000020" name="ECCERR1"/>
          <bitfield caption="Multiple Error in the page between the 256th and the 511th Bytes or between the 512nd and the 1023rd Bytes" mask="0x00000040" name="MULERR1"/>
          <bitfield caption="Recoverable Error in the page between the 512nd and the 767th Bytes or between the 1024th and the 1535th Bytes" mask="0x00000100" name="RECERR2"/>
          <bitfield caption="ECC Error in the page between the 512nd and the 767th Bytes or between the 1024th and the 1535th Bytes" mask="0x00000200" name="ECCERR2"/>
          <bitfield caption="Multiple Error in the page between the 512nd and the 767th Bytes or between the 1024th and the 1535th Bytes" mask="0x00000400" name="MULERR2"/>
          <bitfield caption="Recoverable Error in the page between the 768th and the 1023rd Bytes or between the 1536th and the 2047th Bytes" mask="0x00001000" name="RECERR3"/>
          <bitfield caption="ECC Error in the page between the 768th and the 1023rd Bytes or between the 1536th and the 2047th Bytes" mask="0x00002000" name="ECCERR3"/>
          <bitfield caption="Multiple Error in the page between the 768th and the 1023rd Bytes or between the 1536th and the 2047th Bytes" mask="0x00004000" name="MULERR3"/>
          <bitfield caption="Recoverable Error in the page between the 1024th and the 1279th Bytes or between the 2048th and the 2559th Bytes" mask="0x00010000" name="RECERR4"/>
          <bitfield caption="ECC Error in the page between the 1024th and the 1279th Bytes or between the 2048th and the 2559th Bytes" mask="0x00020000" name="ECCERR4"/>
          <bitfield caption="Multiple Error in the page between the 1024th and the 1279th Bytes or between the 2048th and the 2559th Bytes" mask="0x00040000" name="MULERR4"/>
          <bitfield caption="Recoverable Error in the page between the 1280th and the 1535th Bytes or between the 2560th and the 3071st Bytes" mask="0x00100000" name="RECERR5"/>
          <bitfield caption="ECC Error in the page between the 1280th and the 1535th Bytes or between the 2560th and the 3071st Bytes" mask="0x00200000" name="ECCERR5"/>
          <bitfield caption="Multiple Error in the page between the 1280th and the 1535th Bytes or between the 2560th and the 3071st Bytes" mask="0x00400000" name="MULERR5"/>
          <bitfield caption="Recoverable Error in the page between the 1536th and the 1791st Bytes or between the 3072nd and the 3583rd Bytes" mask="0x01000000" name="RECERR6"/>
          <bitfield caption="ECC Error in the page between the 1536th and the 1791st Bytes or between the 3072nd and the 3583rd Bytes" mask="0x02000000" name="ECCERR6"/>
          <bitfield caption="Multiple Error in the page between the 1536th and the 1791st Bytes or between the 3072nd and the 3583rd Bytes" mask="0x04000000" name="MULERR6"/>
          <bitfield caption="Recoverable Error in the page between the 1792nd and the 2047th Bytes or between the 3584th and the 4095th Bytes" mask="0x10000000" name="RECERR7"/>
          <bitfield caption="ECC Error in the page between the 1792nd and the 2047th Bytes or between the 3584th and the 4095th Bytes" mask="0x20000000" name="ECCERR7"/>
          <bitfield caption="Multiple Error in the page between the 1792nd and the 2047th Bytes or between the 3584th and the 4095th Bytes" mask="0x40000000" name="MULERR7"/>
        </register>
        <register caption="SMC ECC Parity 0 Register" name="SMC_ECC_PR0" offset="0x02C" rw="R" size="4">
          <bitfield caption="Bit Address" mask="0x0000000F" name="BITADDR"/>
          <bitfield caption="Word Address" mask="0x0000FFF0" name="WORDADDR"/>
        </register>
        <register caption="SMC ECC parity 1 Register" name="SMC_ECC_PR1" offset="0x030" rw="R" size="4">
          <bitfield caption="Parity N" mask="0x0000FFFF" name="NPARITY"/>
        </register>
        <register caption="SMC ECC status 2 Register" name="SMC_ECC_SR2" offset="0x034" rw="R" size="4">
          <bitfield caption="Recoverable Error in the page between the 2048th and the 2303rd Bytes" mask="0x00000001" name="RECERR8"/>
          <bitfield caption="ECC Error in the page between the 2048th and the 2303rd Bytes" mask="0x00000002" name="ECCERR8"/>
          <bitfield caption="Multiple Error in the page between the 2048th and the 2303rd Bytes" mask="0x00000004" name="MULERR8"/>
          <bitfield caption="Recoverable Error in the page between the 2304th and the 2559th Bytes" mask="0x00000010" name="RECERR9"/>
          <bitfield caption="ECC Error in the page between the 2304th and the 2559th Bytes" mask="0x00000020" name="ECCERR9"/>
          <bitfield caption="Multiple Error in the page between the 2304th and the 2559th Bytes" mask="0x00000040" name="MULERR9"/>
          <bitfield caption="Recoverable Error in the page between the 2560th and the 2815th Bytes" mask="0x00000100" name="RECERR10"/>
          <bitfield caption="ECC Error in the page between the 2560th and the 2815th Bytes" mask="0x00000200" name="ECCERR10"/>
          <bitfield caption="Multiple Error in the page between the 2560th and the 2815th Bytes" mask="0x00000400" name="MULERR10"/>
          <bitfield caption="Recoverable Error in the page between the 2816th and the 3071st Bytes" mask="0x00001000" name="RECERR11"/>
          <bitfield caption="ECC Error in the page between the 2816th and the 3071st Bytes" mask="0x00002000" name="ECCERR11"/>
          <bitfield caption="Multiple Error in the page between the 2816th and the 3071st Bytes" mask="0x00004000" name="MULERR11"/>
          <bitfield caption="Recoverable Error in the page between the 3072nd and the 3327th Bytes" mask="0x00010000" name="RECERR12"/>
          <bitfield caption="ECC Error in the page between the 3072nd and the 3327th Bytes" mask="0x00020000" name="ECCERR12"/>
          <bitfield caption="Multiple Error in the page between the 3072nd and the 3327th Bytes" mask="0x00040000" name="MULERR12"/>
          <bitfield caption="Recoverable Error in the page between the 3328th and the 3583rd Bytes" mask="0x00100000" name="RECERR13"/>
          <bitfield caption="ECC Error in the page between the 3328th and the 3583rd Bytes" mask="0x00200000" name="ECCERR13"/>
          <bitfield caption="Multiple Error in the page between the 3328th and the 3583rd Bytes" mask="0x00400000" name="MULERR13"/>
          <bitfield caption="Recoverable Error in the page between the 3584th and the 3839th Bytes" mask="0x01000000" name="RECERR14"/>
          <bitfield caption="ECC Error in the page between the 3584th and the 3839th Bytes" mask="0x02000000" name="ECCERR14"/>
          <bitfield caption="Multiple Error in the page between the 3584th and the 3839th Bytes" mask="0x04000000" name="MULERR14"/>
          <bitfield caption="Recoverable Error in the page between the 3840th and the 4095th Bytes" mask="0x10000000" name="RECERR15"/>
          <bitfield caption="ECC Error in the page between the 3840th and the 4095th Bytes" mask="0x20000000" name="ECCERR15"/>
          <bitfield caption="Multiple Error in the page between the 3840th and the 4095th Bytes" mask="0x40000000" name="MULERR15"/>
        </register>
        <register caption="SMC ECC parity 2 Register" name="SMC_ECC_PR2" offset="0x038" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000FF8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x00FFF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 3 Register" name="SMC_ECC_PR3" offset="0x03C" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000FF8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x00FFF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 4 Register" name="SMC_ECC_PR4" offset="0x040" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000FF8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x00FFF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 5 Register" name="SMC_ECC_PR5" offset="0x044" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000FF8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x00FFF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 6 Register" name="SMC_ECC_PR6" offset="0x048" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000FF8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x00FFF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 7 Register" name="SMC_ECC_PR7" offset="0x04C" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 512) and ((i + 1) x 512) - 1) Bytes" mask="0x00000FF8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x00FFF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 8 Register" name="SMC_ECC_PR8" offset="0x050" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 9 Register" name="SMC_ECC_PR9" offset="0x054" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 10 Register" name="SMC_ECC_PR10" offset="0x058" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 11 Register" name="SMC_ECC_PR11" offset="0x05C" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 12 Register" name="SMC_ECC_PR12" offset="0x060" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 13 Register" name="SMC_ECC_PR13" offset="0x064" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 14 Register" name="SMC_ECC_PR14" offset="0x068" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="SMC ECC parity 15 Register" name="SMC_ECC_PR15" offset="0x06C" rw="R" size="4">
          <bitfield caption="Corrupted Bit Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x00000007" name="BITADDR"/>
          <bitfield caption="Corrupted Word Address in the Page between (i x 256) and ((i + 1) x 512) - 1) Bytes" mask="0x000007F8" name="WORDADDR"/>
          <bitfield caption="Parity N" mask="0x007FF000" name="NPARITY"/>
        </register>
        <register caption="PMECC Configuration Register" name="SMC_PMECCFG" offset="0x70" rw="RW" size="4">
          <bitfield caption="Error Correcting Capability" mask="0x00000007" name="BCH_ERR" values="SMC_PMECCFG__BCH_ERR"/>
          <bitfield caption="Sector Size" mask="0x00000010" name="SECTORSZ"/>
          <bitfield caption="Number of Sectors in the Page" mask="0x00000300" name="PAGESIZE" values="SMC_PMECCFG__PAGESIZE"/>
          <bitfield caption="NAND Write Access" mask="0x00001000" name="NANDWR"/>
          <bitfield caption="Spare Enable" mask="0x00010000" name="SPAREEN"/>
          <bitfield caption="Automatic Mode Enable" mask="0x00100000" name="AUTO"/>
        </register>
        <register caption="PMECC Spare Area Size Register" name="SMC_PMECCSAREA" offset="0x74" rw="RW" size="4">
          <bitfield caption="Spare Area Size" mask="0x000001FF" name="SPARESIZE"/>
        </register>
        <register caption="PMECC Start Address Register" name="SMC_PMECCSADDR" offset="0x78" rw="RW" size="4">
          <bitfield caption="ECC Area Start Address" mask="0x000001FF" name="STARTADDR"/>
        </register>
        <register caption="PMECC End Address Register" name="SMC_PMECCEADDR" offset="0x7C" rw="RW" size="4">
          <bitfield caption="ECC Area End Address" mask="0x000001FF" name="ENDADDR"/>
        </register>
        <register caption="PMECC Control Register" name="SMC_PMECCTRL" offset="0x84" rw="W" size="4">
          <bitfield caption="Reset the PMECC Module" mask="0x00000001" name="RST"/>
          <bitfield caption="Start a Data Phase" mask="0x00000002" name="DATA"/>
          <bitfield caption="Start a User Mode Phase" mask="0x00000004" name="USER"/>
          <bitfield caption="PMECC Enable" mask="0x00000010" name="ENABLE"/>
          <bitfield caption="PMECC Enable" mask="0x00000020" name="DISABLE"/>
        </register>
        <register caption="PMECC Status Register" name="SMC_PMECCSR" offset="0x88" rw="R" size="4">
          <bitfield caption="The kernel of the PMECC is busy" mask="0x00000001" name="BUSY"/>
          <bitfield caption="PMECC Enable bit" mask="0x00000010" name="ENABLE"/>
        </register>
        <register caption="PMECC Interrupt Enable register" name="SMC_PMECCIER" offset="0x8C" rw="W" size="4">
          <bitfield caption="Error Interrupt Enable" mask="0x00000001" name="ERRIE"/>
        </register>
        <register caption="PMECC Interrupt Disable Register" name="SMC_PMECCIDR" offset="0x90" rw="W" size="4">
          <bitfield caption="Error Interrupt Disable" mask="0x00000001" name="ERRID"/>
        </register>
        <register caption="PMECC Interrupt Mask Register" name="SMC_PMECCIMR" offset="0x94" rw="R" size="4">
          <bitfield caption="Error Interrupt Mask" mask="0x00000001" name="ERRIM"/>
        </register>
        <register caption="PMECC Interrupt Status Register" name="SMC_PMECCISR" offset="0x98" rw="R" size="4">
          <bitfield caption="Error Interrupt Status Register" mask="0x000000FF" name="ERRIS"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 0)" name="SMC_PMECC0_0" offset="0xB0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 0)" name="SMC_PMECC1_0" offset="0xB4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 0)" name="SMC_PMECC2_0" offset="0xB8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 0)" name="SMC_PMECC3_0" offset="0xBC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 0)" name="SMC_PMECC4_0" offset="0xC0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 0)" name="SMC_PMECC5_0" offset="0xC4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 0)" name="SMC_PMECC6_0" offset="0xC8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 0)" name="SMC_PMECC7_0" offset="0xCC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 0)" name="SMC_PMECC8_0" offset="0xD0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 0)" name="SMC_PMECC9_0" offset="0xD4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 0)" name="SMC_PMECC10_0" offset="0xD8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 1)" name="SMC_PMECC0_1" offset="0xF0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 1)" name="SMC_PMECC1_1" offset="0xF4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 1)" name="SMC_PMECC2_1" offset="0xF8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 1)" name="SMC_PMECC3_1" offset="0xFC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 1)" name="SMC_PMECC4_1" offset="0x100" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 1)" name="SMC_PMECC5_1" offset="0x104" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 1)" name="SMC_PMECC6_1" offset="0x108" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 1)" name="SMC_PMECC7_1" offset="0x10C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 1)" name="SMC_PMECC8_1" offset="0x110" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 1)" name="SMC_PMECC9_1" offset="0x114" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 1)" name="SMC_PMECC10_1" offset="0x118" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 2)" name="SMC_PMECC0_2" offset="0x130" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 2)" name="SMC_PMECC1_2" offset="0x134" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 2)" name="SMC_PMECC2_2" offset="0x138" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 2)" name="SMC_PMECC3_2" offset="0x13C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 2)" name="SMC_PMECC4_2" offset="0x140" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 2)" name="SMC_PMECC5_2" offset="0x144" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 2)" name="SMC_PMECC6_2" offset="0x148" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 2)" name="SMC_PMECC7_2" offset="0x14C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 2)" name="SMC_PMECC8_2" offset="0x150" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 2)" name="SMC_PMECC9_2" offset="0x154" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 2)" name="SMC_PMECC10_2" offset="0x158" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 3)" name="SMC_PMECC0_3" offset="0x170" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 3)" name="SMC_PMECC1_3" offset="0x174" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 3)" name="SMC_PMECC2_3" offset="0x178" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 3)" name="SMC_PMECC3_3" offset="0x17C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 3)" name="SMC_PMECC4_3" offset="0x180" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 3)" name="SMC_PMECC5_3" offset="0x184" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 3)" name="SMC_PMECC6_3" offset="0x188" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 3)" name="SMC_PMECC7_3" offset="0x18C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 3)" name="SMC_PMECC8_3" offset="0x190" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 3)" name="SMC_PMECC9_3" offset="0x194" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 3)" name="SMC_PMECC10_3" offset="0x198" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 4)" name="SMC_PMECC0_4" offset="0x1B0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 4)" name="SMC_PMECC1_4" offset="0x1B4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 4)" name="SMC_PMECC2_4" offset="0x1B8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 4)" name="SMC_PMECC3_4" offset="0x1BC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 4)" name="SMC_PMECC4_4" offset="0x1C0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 4)" name="SMC_PMECC5_4" offset="0x1C4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 4)" name="SMC_PMECC6_4" offset="0x1C8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 4)" name="SMC_PMECC7_4" offset="0x1CC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 4)" name="SMC_PMECC8_4" offset="0x1D0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 4)" name="SMC_PMECC9_4" offset="0x1D4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 4)" name="SMC_PMECC10_4" offset="0x1D8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 5)" name="SMC_PMECC0_5" offset="0x1F0" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 5)" name="SMC_PMECC1_5" offset="0x1F4" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 5)" name="SMC_PMECC2_5" offset="0x1F8" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 5)" name="SMC_PMECC3_5" offset="0x1FC" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 5)" name="SMC_PMECC4_5" offset="0x200" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 5)" name="SMC_PMECC5_5" offset="0x204" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 5)" name="SMC_PMECC6_5" offset="0x208" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 5)" name="SMC_PMECC7_5" offset="0x20C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 5)" name="SMC_PMECC8_5" offset="0x210" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 5)" name="SMC_PMECC9_5" offset="0x214" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 5)" name="SMC_PMECC10_5" offset="0x218" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 6)" name="SMC_PMECC0_6" offset="0x230" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 6)" name="SMC_PMECC1_6" offset="0x234" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 6)" name="SMC_PMECC2_6" offset="0x238" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 6)" name="SMC_PMECC3_6" offset="0x23C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 6)" name="SMC_PMECC4_6" offset="0x240" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 6)" name="SMC_PMECC5_6" offset="0x244" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 6)" name="SMC_PMECC6_6" offset="0x248" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 6)" name="SMC_PMECC7_6" offset="0x24C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 6)" name="SMC_PMECC8_6" offset="0x250" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 6)" name="SMC_PMECC9_6" offset="0x254" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 6)" name="SMC_PMECC10_6" offset="0x258" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 0 Register (sec_num = 7)" name="SMC_PMECC0_7" offset="0x270" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 1 Register (sec_num = 7)" name="SMC_PMECC1_7" offset="0x274" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 2 Register (sec_num = 7)" name="SMC_PMECC2_7" offset="0x278" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 3 Register (sec_num = 7)" name="SMC_PMECC3_7" offset="0x27C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 4 Register (sec_num = 7)" name="SMC_PMECC4_7" offset="0x280" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 5 Register (sec_num = 7)" name="SMC_PMECC5_7" offset="0x284" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 6 Register (sec_num = 7)" name="SMC_PMECC6_7" offset="0x288" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 7 Register (sec_num = 7)" name="SMC_PMECC7_7" offset="0x28C" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 8 Register (sec_num = 7)" name="SMC_PMECC8_7" offset="0x290" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 9 Register (sec_num = 7)" name="SMC_PMECC9_7" offset="0x294" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Redundancy 10 Register (sec_num = 7)" name="SMC_PMECC10_7" offset="0x298" rw="R" size="4">
          <bitfield caption="BCH Redundancy" mask="0xFFFFFFFF" name="ECC"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 0)" name="SMC_REM0_0" offset="0x2B0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 0)" name="SMC_REM1_0" offset="0x2B4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 0)" name="SMC_REM2_0" offset="0x2B8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 0)" name="SMC_REM3_0" offset="0x2BC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 0)" name="SMC_REM4_0" offset="0x2C0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 0)" name="SMC_REM5_0" offset="0x2C4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 0)" name="SMC_REM6_0" offset="0x2C8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 0)" name="SMC_REM7_0" offset="0x2CC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 0)" name="SMC_REM8_0" offset="0x2D0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 0)" name="SMC_REM9_0" offset="0x2D4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 0)" name="SMC_REM10_0" offset="0x2D8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 0)" name="SMC_REM11_0" offset="0x2DC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 1)" name="SMC_REM0_1" offset="0x2F0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 1)" name="SMC_REM1_1" offset="0x2F4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 1)" name="SMC_REM2_1" offset="0x2F8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 1)" name="SMC_REM3_1" offset="0x2FC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 1)" name="SMC_REM4_1" offset="0x300" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 1)" name="SMC_REM5_1" offset="0x304" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 1)" name="SMC_REM6_1" offset="0x308" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 1)" name="SMC_REM7_1" offset="0x30C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 1)" name="SMC_REM8_1" offset="0x310" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 1)" name="SMC_REM9_1" offset="0x314" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 1)" name="SMC_REM10_1" offset="0x318" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 1)" name="SMC_REM11_1" offset="0x31C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 2)" name="SMC_REM0_2" offset="0x330" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 2)" name="SMC_REM1_2" offset="0x334" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 2)" name="SMC_REM2_2" offset="0x338" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 2)" name="SMC_REM3_2" offset="0x33C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 2)" name="SMC_REM4_2" offset="0x340" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 2)" name="SMC_REM5_2" offset="0x344" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 2)" name="SMC_REM6_2" offset="0x348" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 2)" name="SMC_REM7_2" offset="0x34C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 2)" name="SMC_REM8_2" offset="0x350" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 2)" name="SMC_REM9_2" offset="0x354" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 2)" name="SMC_REM10_2" offset="0x358" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 2)" name="SMC_REM11_2" offset="0x35C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 3)" name="SMC_REM0_3" offset="0x370" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 3)" name="SMC_REM1_3" offset="0x374" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 3)" name="SMC_REM2_3" offset="0x378" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 3)" name="SMC_REM3_3" offset="0x37C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 3)" name="SMC_REM4_3" offset="0x380" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 3)" name="SMC_REM5_3" offset="0x384" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 3)" name="SMC_REM6_3" offset="0x388" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 3)" name="SMC_REM7_3" offset="0x38C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 3)" name="SMC_REM8_3" offset="0x390" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 3)" name="SMC_REM9_3" offset="0x394" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 3)" name="SMC_REM10_3" offset="0x398" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 3)" name="SMC_REM11_3" offset="0x39C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 4)" name="SMC_REM0_4" offset="0x3B0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 4)" name="SMC_REM1_4" offset="0x3B4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 4)" name="SMC_REM2_4" offset="0x3B8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 4)" name="SMC_REM3_4" offset="0x3BC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 4)" name="SMC_REM4_4" offset="0x3C0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 4)" name="SMC_REM5_4" offset="0x3C4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 4)" name="SMC_REM6_4" offset="0x3C8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 4)" name="SMC_REM7_4" offset="0x3CC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 4)" name="SMC_REM8_4" offset="0x3D0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 4)" name="SMC_REM9_4" offset="0x3D4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 4)" name="SMC_REM10_4" offset="0x3D8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 4)" name="SMC_REM11_4" offset="0x3DC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 5)" name="SMC_REM0_5" offset="0x3F0" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 5)" name="SMC_REM1_5" offset="0x3F4" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 5)" name="SMC_REM2_5" offset="0x3F8" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 5)" name="SMC_REM3_5" offset="0x3FC" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 5)" name="SMC_REM4_5" offset="0x400" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 5)" name="SMC_REM5_5" offset="0x404" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 5)" name="SMC_REM6_5" offset="0x408" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 5)" name="SMC_REM7_5" offset="0x40C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 5)" name="SMC_REM8_5" offset="0x410" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 5)" name="SMC_REM9_5" offset="0x414" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 5)" name="SMC_REM10_5" offset="0x418" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 5)" name="SMC_REM11_5" offset="0x41C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 6)" name="SMC_REM0_6" offset="0x430" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 6)" name="SMC_REM1_6" offset="0x434" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 6)" name="SMC_REM2_6" offset="0x438" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 6)" name="SMC_REM3_6" offset="0x43C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 6)" name="SMC_REM4_6" offset="0x440" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 6)" name="SMC_REM5_6" offset="0x444" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 6)" name="SMC_REM6_6" offset="0x448" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 6)" name="SMC_REM7_6" offset="0x44C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 6)" name="SMC_REM8_6" offset="0x450" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 6)" name="SMC_REM9_6" offset="0x454" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 6)" name="SMC_REM10_6" offset="0x458" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 6)" name="SMC_REM11_6" offset="0x45C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 0 Register (sec_num = 7)" name="SMC_REM0_7" offset="0x470" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 1 Register (sec_num = 7)" name="SMC_REM1_7" offset="0x474" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 2 Register (sec_num = 7)" name="SMC_REM2_7" offset="0x478" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 3 Register (sec_num = 7)" name="SMC_REM3_7" offset="0x47C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 4 Register (sec_num = 7)" name="SMC_REM4_7" offset="0x480" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 5 Register (sec_num = 7)" name="SMC_REM5_7" offset="0x484" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 6 Register (sec_num = 7)" name="SMC_REM6_7" offset="0x488" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 7 Register (sec_num = 7)" name="SMC_REM7_7" offset="0x48C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 8 Register (sec_num = 7)" name="SMC_REM8_7" offset="0x490" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 9 Register (sec_num = 7)" name="SMC_REM9_7" offset="0x494" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 10 Register (sec_num = 7)" name="SMC_REM10_7" offset="0x498" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Remainder 11 Register (sec_num = 7)" name="SMC_REM11_7" offset="0x49C" rw="R" size="4">
          <bitfield caption="BCH Remainder 2 * N + 1" mask="0x00003FFF" name="REM2NP1"/>
          <bitfield caption="BCH Remainder 2 * N + 3" mask="0x3FFF0000" name="REM2NP3"/>
        </register>
        <register caption="PMECC Error Location Configuration Register" name="SMC_ELCFG" offset="0x500" rw="RW" size="4">
          <bitfield caption="Sector Size" mask="0x00000001" name="SECTORSZ"/>
          <bitfield caption="Number of Errors" mask="0x001F0000" name="ERRNUM"/>
        </register>
        <register caption="PMECC Error Location Primitive Register" name="SMC_ELPRIM" offset="0x504" rw="R" size="4">
          <bitfield caption="Primitive Polynomial" mask="0x0000FFFF" name="PRIMITIV"/>
        </register>
        <register caption="PMECC Error Location Enable Register" name="SMC_ELEN" offset="0x508" rw="W" size="4">
          <bitfield caption="Error Location Enable" mask="0x00003FFF" name="ENINIT"/>
        </register>
        <register caption="PMECC Error Location Disable Register" name="SMC_ELDIS" offset="0x50C" rw="W" size="4">
          <bitfield caption="Disable Error Location Engine" mask="0x00000001" name="DIS"/>
        </register>
        <register caption="PMECC Error Location Status Register" name="SMC_ELSR" offset="0x510" rw="R" size="4">
          <bitfield caption="Error Location Engine Busy" mask="0x00000001" name="BUSY"/>
        </register>
        <register caption="PMECC Error Location Interrupt Enable register" name="SMC_ELIER" offset="0x514" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Enable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Disable Register" name="SMC_ELIDR" offset="0x518" rw="W" size="4">
          <bitfield caption="Computation Terminated Interrupt Disable" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Mask Register" name="SMC_ELIMR" offset="0x51C" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Mask" mask="0x00000001" name="DONE"/>
        </register>
        <register caption="PMECC Error Location Interrupt Status Register" name="SMC_ELISR" offset="0x520" rw="R" size="4">
          <bitfield caption="Computation Terminated Interrupt Status" mask="0x00000001" name="DONE"/>
          <bitfield caption="Error Counter value" mask="0x00001F00" name="ERR_CNT"/>
        </register>
        <register caption="PMECC Error Location SIGMA 0 Register" name="SMC_SIGMA0" offset="0x528" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA0"/>
        </register>
        <register caption="PMECC Error Location SIGMA 1 Register" name="SMC_SIGMA1" offset="0x52C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA1"/>
        </register>
        <register caption="PMECC Error Location SIGMA 2 Register" name="SMC_SIGMA2" offset="0x530" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA2"/>
        </register>
        <register caption="PMECC Error Location SIGMA 3 Register" name="SMC_SIGMA3" offset="0x534" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA3"/>
        </register>
        <register caption="PMECC Error Location SIGMA 4 Register" name="SMC_SIGMA4" offset="0x538" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA4"/>
        </register>
        <register caption="PMECC Error Location SIGMA 5 Register" name="SMC_SIGMA5" offset="0x53C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA5"/>
        </register>
        <register caption="PMECC Error Location SIGMA 6 Register" name="SMC_SIGMA6" offset="0x540" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA6"/>
        </register>
        <register caption="PMECC Error Location SIGMA 7 Register" name="SMC_SIGMA7" offset="0x544" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA7"/>
        </register>
        <register caption="PMECC Error Location SIGMA 8 Register" name="SMC_SIGMA8" offset="0x548" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA8"/>
        </register>
        <register caption="PMECC Error Location SIGMA 9 Register" name="SMC_SIGMA9" offset="0x54C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA9"/>
        </register>
        <register caption="PMECC Error Location SIGMA 10 Register" name="SMC_SIGMA10" offset="0x550" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA10"/>
        </register>
        <register caption="PMECC Error Location SIGMA 11 Register" name="SMC_SIGMA11" offset="0x554" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA11"/>
        </register>
        <register caption="PMECC Error Location SIGMA 12 Register" name="SMC_SIGMA12" offset="0x558" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA12"/>
        </register>
        <register caption="PMECC Error Location SIGMA 13 Register" name="SMC_SIGMA13" offset="0x55C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA13"/>
        </register>
        <register caption="PMECC Error Location SIGMA 14 Register" name="SMC_SIGMA14" offset="0x560" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA14"/>
        </register>
        <register caption="PMECC Error Location SIGMA 15 Register" name="SMC_SIGMA15" offset="0x564" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA15"/>
        </register>
        <register caption="PMECC Error Location SIGMA 16 Register" name="SMC_SIGMA16" offset="0x568" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA16"/>
        </register>
        <register caption="PMECC Error Location SIGMA 17 Register" name="SMC_SIGMA17" offset="0x56C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA17"/>
        </register>
        <register caption="PMECC Error Location SIGMA 18 Register" name="SMC_SIGMA18" offset="0x570" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA18"/>
        </register>
        <register caption="PMECC Error Location SIGMA 19 Register" name="SMC_SIGMA19" offset="0x574" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA19"/>
        </register>
        <register caption="PMECC Error Location SIGMA 20 Register" name="SMC_SIGMA20" offset="0x578" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA20"/>
        </register>
        <register caption="PMECC Error Location SIGMA 21 Register" name="SMC_SIGMA21" offset="0x57C" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA21"/>
        </register>
        <register caption="PMECC Error Location SIGMA 22 Register" name="SMC_SIGMA22" offset="0x580" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA22"/>
        </register>
        <register caption="PMECC Error Location SIGMA 23 Register" name="SMC_SIGMA23" offset="0x584" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA23"/>
        </register>
        <register caption="PMECC Error Location SIGMA 24 Register" name="SMC_SIGMA24" offset="0x588" rw="RW" size="4">
          <bitfield caption="Coefficient of degree x in the SIGMA polynomial." mask="0x00003FFF" name="SIGMA24"/>
        </register>
        <register caption="PMECC Error Location 0 Register 0" name="SMC_ERRLOC0" offset="0x58C" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 1" name="SMC_ERRLOC1" offset="0x590" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 2" name="SMC_ERRLOC2" offset="0x594" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 3" name="SMC_ERRLOC3" offset="0x598" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 4" name="SMC_ERRLOC4" offset="0x59C" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 5" name="SMC_ERRLOC5" offset="0x5A0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 6" name="SMC_ERRLOC6" offset="0x5A4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 7" name="SMC_ERRLOC7" offset="0x5A8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 8" name="SMC_ERRLOC8" offset="0x5AC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 9" name="SMC_ERRLOC9" offset="0x5B0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 10" name="SMC_ERRLOC10" offset="0x5B4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 11" name="SMC_ERRLOC11" offset="0x5B8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 12" name="SMC_ERRLOC12" offset="0x5BC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 13" name="SMC_ERRLOC13" offset="0x5C0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 14" name="SMC_ERRLOC14" offset="0x5C4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 15" name="SMC_ERRLOC15" offset="0x5C8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 16" name="SMC_ERRLOC16" offset="0x5CC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 17" name="SMC_ERRLOC17" offset="0x5D0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 18" name="SMC_ERRLOC18" offset="0x5D4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 19" name="SMC_ERRLOC19" offset="0x5D8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 20" name="SMC_ERRLOC20" offset="0x5DC" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 21" name="SMC_ERRLOC21" offset="0x5E0" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 22" name="SMC_ERRLOC22" offset="0x5E4" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="PMECC Error Location 0 Register 23" name="SMC_ERRLOC23" offset="0x5E8" rw="R" size="4">
          <bitfield caption="Error Position within the Set {sector area, spare area}" mask="0x00003FFF" name="ERRLOCN"/>
        </register>
        <register caption="SMC Setup Register (CS_number = 0)" name="SMC_SETUP0" offset="0x600" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="SMC Pulse Register (CS_number = 0)" name="SMC_PULSE0" offset="0x604" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000003F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00003F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x003F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x3F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="SMC Cycle Register (CS_number = 0)" name="SMC_CYCLE0" offset="0x608" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="SMC Timings Register (CS_number = 0)" name="SMC_TIMINGS0" offset="0x60C" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="SMC Mode Register (CS_number = 0)" name="SMC_MODE0" offset="0x610" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="READ_MODE" values="SMC_MODE0__READ_MODE"/>
          <bitfield caption="" mask="0x00000002" name="WRITE_MODE" values="SMC_MODE0__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="SMC_MODE0__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="SMC_MODE0__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="SMC Setup Register (CS_number = 1)" name="SMC_SETUP1" offset="0x614" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="SMC Pulse Register (CS_number = 1)" name="SMC_PULSE1" offset="0x618" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000003F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00003F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x003F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x3F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="SMC Cycle Register (CS_number = 1)" name="SMC_CYCLE1" offset="0x61C" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="SMC Timings Register (CS_number = 1)" name="SMC_TIMINGS1" offset="0x620" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="SMC Mode Register (CS_number = 1)" name="SMC_MODE1" offset="0x624" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="READ_MODE" values="SMC_MODE1__READ_MODE"/>
          <bitfield caption="" mask="0x00000002" name="WRITE_MODE" values="SMC_MODE1__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="SMC_MODE1__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="SMC_MODE1__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="SMC Setup Register (CS_number = 2)" name="SMC_SETUP2" offset="0x628" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="SMC Pulse Register (CS_number = 2)" name="SMC_PULSE2" offset="0x62C" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000003F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00003F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x003F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x3F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="SMC Cycle Register (CS_number = 2)" name="SMC_CYCLE2" offset="0x630" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="SMC Timings Register (CS_number = 2)" name="SMC_TIMINGS2" offset="0x634" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="SMC Mode Register (CS_number = 2)" name="SMC_MODE2" offset="0x638" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="READ_MODE" values="SMC_MODE2__READ_MODE"/>
          <bitfield caption="" mask="0x00000002" name="WRITE_MODE" values="SMC_MODE2__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="SMC_MODE2__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="SMC_MODE2__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="SMC Setup Register (CS_number = 3)" name="SMC_SETUP3" offset="0x63C" rw="RW" size="4">
          <bitfield caption="NWE Setup Length" mask="0x0000003F" name="NWE_SETUP"/>
          <bitfield caption="NCS Setup Length in Write Access" mask="0x00003F00" name="NCS_WR_SETUP"/>
          <bitfield caption="NRD Setup Length" mask="0x003F0000" name="NRD_SETUP"/>
          <bitfield caption="NCS Setup Length in Read Access" mask="0x3F000000" name="NCS_RD_SETUP"/>
        </register>
        <register caption="SMC Pulse Register (CS_number = 3)" name="SMC_PULSE3" offset="0x640" rw="RW" size="4">
          <bitfield caption="NWE Pulse Length" mask="0x0000003F" name="NWE_PULSE"/>
          <bitfield caption="NCS Pulse Length in WRITE Access" mask="0x00003F00" name="NCS_WR_PULSE"/>
          <bitfield caption="NRD Pulse Length" mask="0x003F0000" name="NRD_PULSE"/>
          <bitfield caption="NCS Pulse Length in READ Access" mask="0x3F000000" name="NCS_RD_PULSE"/>
        </register>
        <register caption="SMC Cycle Register (CS_number = 3)" name="SMC_CYCLE3" offset="0x644" rw="RW" size="4">
          <bitfield caption="Total Write Cycle Length" mask="0x000001FF" name="NWE_CYCLE"/>
          <bitfield caption="Total Read Cycle Length" mask="0x01FF0000" name="NRD_CYCLE"/>
        </register>
        <register caption="SMC Timings Register (CS_number = 3)" name="SMC_TIMINGS3" offset="0x648" rw="RW" size="4">
          <bitfield caption="CLE to REN Low Delay" mask="0x0000000F" name="TCLR"/>
          <bitfield caption="ALE to Data Start" mask="0x000000F0" name="TADL"/>
          <bitfield caption="ALE to REN Low Delay" mask="0x00000F00" name="TAR"/>
          <bitfield caption="Off Chip Memory Scrambling Enable" mask="0x00001000" name="OCMS"/>
          <bitfield caption="Ready to REN Low Delay" mask="0x000F0000" name="TRR"/>
          <bitfield caption="WEN High to REN to Busy" mask="0x0F000000" name="TWB"/>
          <bitfield caption="Ready/Busy Line Selection" mask="0x70000000" name="RBNSEL"/>
          <bitfield caption="NAND Flash Selection" mask="0x80000000" name="NFSEL"/>
        </register>
        <register caption="SMC Mode Register (CS_number = 3)" name="SMC_MODE3" offset="0x64C" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="READ_MODE" values="SMC_MODE3__READ_MODE"/>
          <bitfield caption="" mask="0x00000002" name="WRITE_MODE" values="SMC_MODE3__WRITE_MODE"/>
          <bitfield caption="NWAIT Mode" mask="0x00000030" name="EXNW_MODE" values="SMC_MODE3__EXNW_MODE"/>
          <bitfield caption="Byte Access Type" mask="0x00000100" name="BAT"/>
          <bitfield caption="Data Bus Width" mask="0x00001000" name="DBW" values="SMC_MODE3__DBW"/>
          <bitfield caption="Data Float Time" mask="0x000F0000" name="TDF_CYCLES"/>
          <bitfield caption="TDF Optimization" mask="0x00100000" name="TDF_MODE"/>
        </register>
        <register caption="SMC OCMS Register" name="SMC_OCMS" offset="0x6A0" rw="RW" size="4">
          <bitfield caption="Static Memory Controller Scrambling Enable" mask="0x00000001" name="SMSE"/>
          <bitfield caption="SRAM Scrambling Enable" mask="0x00000002" name="SRSE"/>
        </register>
        <register caption="SMC OCMS KEY1 Register" name="SMC_KEY1" offset="0x6A4" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 1" mask="0xFFFFFFFF" name="KEY1"/>
        </register>
        <register caption="SMC OCMS KEY2 Register" name="SMC_KEY2" offset="0x6A8" rw="W" size="4">
          <bitfield caption="Off Chip Memory Scrambling (OCMS) Key Part 2" mask="0xFFFFFFFF" name="KEY2"/>
        </register>
        <register caption="SMC Write Protection Control Register" name="SMC_WPCR" offset="0x6E4" rw="W" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WP_EN"/>
          <bitfield caption="Write Protection KEY password" mask="0xFFFFFF00" name="WP_KEY"/>
        </register>
        <register caption="SMC Write Protection Status Register" name="SMC_WPSR" offset="0x6E8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x0000000F" name="WP_VS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x00FFFF00" name="WP_VSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="SMC_CFG__PAGESIZE">
        <value caption="Main area 512 Bytes" name="PS512" value="0x0"/>
        <value caption="Main area 1024 Bytes" name="PS1024" value="0x1"/>
        <value caption="Main area 2048 Bytes" name="PS2048" value="0x2"/>
        <value caption="Main area 4096 Bytes" name="PS4096" value="0x3"/>
        <value caption="Main area 8192 Bytes" name="PS8192" value="0x4"/>
      </value-group>
      <value-group caption="" name="SMC_CFG__DTOMUL">
        <value caption="DTOCYC" name="X1" value="0x0"/>
        <value caption="DTOCYC x 16" name="X16" value="0x1"/>
        <value caption="DTOCYC x 128" name="X128" value="0x2"/>
        <value caption="DTOCYC x 256" name="X256" value="0x3"/>
        <value caption="DTOCYC x 1024" name="X1024" value="0x4"/>
        <value caption="DTOCYC x 4096" name="X4096" value="0x5"/>
        <value caption="DTOCYC x 65536" name="X65536" value="0x6"/>
        <value caption="DTOCYC x 1048576" name="X1048576" value="0x7"/>
      </value-group>
      <value-group caption="" name="SMC_ECC_MD__ECC_PAGESIZE">
        <value caption="Main area 512 Words" name="PS512" value="0x0"/>
        <value caption="Main area 1024 Words" name="PS1024" value="0x1"/>
        <value caption="Main area 2048 Words" name="PS2048" value="0x2"/>
        <value caption="Main area 4096 Words" name="PS4096" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_ECC_MD__TYPCORREC">
        <value caption="1 bit correction for a page of 512/1024/2048/4096 Bytes  (for 8 or 16-bit NAND Flash)" name="CPAGE" value="0x0"/>
        <value caption="1 bit correction for 256 Bytes of data for a page of 512/2048/4096 bytes (for 8-bit NAND Flash only)" name="C256B" value="0x1"/>
        <value caption="1 bit correction for 512 Bytes of data for a page of 512/2048/4096 bytes (for 8-bit NAND Flash only)" name="C512B" value="0x2"/>
      </value-group>
      <value-group caption="" name="SMC_PMECCFG__BCH_ERR">
        <value caption="2 errors" name="BCH_ERR2" value="0x0"/>
        <value caption="4 errors" name="BCH_ERR4" value="0x1"/>
        <value caption="8 errors" name="BCH_ERR8" value="0x2"/>
        <value caption="12 errors" name="BCH_ERR12" value="0x3"/>
        <value caption="24 errors" name="BCH_ERR24" value="0x4"/>
      </value-group>
      <value-group caption="" name="SMC_PMECCFG__PAGESIZE">
        <value caption="1 sector for main area (512 or 1024 Bytes)" name="PAGESIZE_1SEC" value="0x0"/>
        <value caption="2 sectors for main area (1024 or 2048 Bytes)" name="PAGESIZE_2SEC" value="0x1"/>
        <value caption="4 sectors for main area (2048 or 4096 Bytes)" name="PAGESIZE_4SEC" value="0x2"/>
        <value caption="8 sectors for main area (4096 or 8192 Bytes)" name="PAGESIZE_8SEC" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal." name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__EXNW_MODE">
        <value caption="Disabled" name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode" name="FROZEN" value="0x2"/>
        <value caption="Ready Mode" name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE0__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal." name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__EXNW_MODE">
        <value caption="Disabled" name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode" name="FROZEN" value="0x2"/>
        <value caption="Ready Mode" name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE1__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal." name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__EXNW_MODE">
        <value caption="Disabled" name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode" name="FROZEN" value="0x2"/>
        <value caption="Ready Mode" name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE2__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__READ_MODE">
        <value caption="The Read operation is controlled by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Read operation is controlled by the NRD signal." name="NRD_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__WRITE_MODE">
        <value caption="The Write operation is controller by the NCS signal." name="NCS_CTRL" value="0"/>
        <value caption="The Write operation is controlled by the NWE signal." name="NWE_CTRL" value="1"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__EXNW_MODE">
        <value caption="Disabled" name="DISABLED" value="0x0"/>
        <value caption="Frozen Mode" name="FROZEN" value="0x2"/>
        <value caption="Ready Mode" name="READY" value="0x3"/>
      </value-group>
      <value-group caption="" name="SMC_MODE3__DBW">
        <value caption="8-bit bus" name="BIT_8" value="0"/>
        <value caption="16-bit bus" name="BIT_16" value="1"/>
      </value-group>
    </module>
    <module caption="Serial Peripheral Interface" name="SPI" version="6088R">
      <register-group name="SPI">
        <register caption="Control Register" name="SPI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="SPI Enable" mask="0x00000001" name="SPIEN"/>
          <bitfield caption="SPI Disable" mask="0x00000002" name="SPIDIS"/>
          <bitfield caption="SPI Software Reset" mask="0x00000080" name="SWRST"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Mode Register" name="SPI_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Master/Slave Mode" mask="0x00000001" name="MSTR"/>
          <bitfield caption="Peripheral Select" mask="0x00000002" name="PS"/>
          <bitfield caption="Chip Select Decode" mask="0x00000004" name="PCSDEC"/>
          <bitfield caption="Mode Fault Detection" mask="0x00000010" name="MODFDIS"/>
          <bitfield caption="Wait Data Read Before Transfer" mask="0x00000020" name="WDRBT"/>
          <bitfield caption="Local Loopback Enable" mask="0x00000080" name="LLB"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Delay Between Chip Selects" mask="0xFF000000" name="DLYBCS"/>
        </register>
        <register caption="Receive Data Register" name="SPI_RDR" offset="0x08" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0x0000FFFF" name="RD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
        </register>
        <register caption="Transmit Data Register" name="SPI_TDR" offset="0x0C" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0x0000FFFF" name="TD"/>
          <bitfield caption="Peripheral Chip Select" mask="0x000F0000" name="PCS"/>
          <bitfield caption="Last Transfer" mask="0x01000000" name="LASTXFER"/>
        </register>
        <register caption="Status Register" name="SPI_SR" offset="0x10" rw="R" size="4">
          <bitfield caption="Receive Data Register Full" mask="0x00000001" name="RDRF"/>
          <bitfield caption="Transmit Data Register Empty" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Status" mask="0x00000008" name="OVRES"/>
          <bitfield mask="0x00000010" name="ENDRX"/>
          <bitfield mask="0x00000020" name="ENDTX"/>
          <bitfield mask="0x00000040" name="RXBUFF"/>
          <bitfield mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Status (Slave Mode Only)" mask="0x00000400" name="UNDES"/>
          <bitfield caption="SPI Enable Status" mask="0x00010000" name="SPIENS"/>
        </register>
        <register caption="Interrupt Enable Register" name="SPI_IER" offset="0x14" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Enable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Enable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Enable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000008" name="OVRES"/>
          <bitfield mask="0x00000010" name="ENDRX"/>
          <bitfield mask="0x00000020" name="ENDTX"/>
          <bitfield mask="0x00000040" name="RXBUFF"/>
          <bitfield mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Enable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Enable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Disable Register" name="SPI_IDR" offset="0x18" rw="W" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Disable" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Disable" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Disable" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000008" name="OVRES"/>
          <bitfield mask="0x00000010" name="ENDRX"/>
          <bitfield mask="0x00000020" name="ENDTX"/>
          <bitfield mask="0x00000040" name="RXBUFF"/>
          <bitfield mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Disable" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Disable" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Interrupt Mask Register" name="SPI_IMR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Receive Data Register Full Interrupt Mask" mask="0x00000001" name="RDRF"/>
          <bitfield caption="SPI Transmit Data Register Empty Interrupt Mask" mask="0x00000002" name="TDRE"/>
          <bitfield caption="Mode Fault Error Interrupt Mask" mask="0x00000004" name="MODF"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000008" name="OVRES"/>
          <bitfield mask="0x00000010" name="ENDRX"/>
          <bitfield mask="0x00000020" name="ENDTX"/>
          <bitfield mask="0x00000040" name="RXBUFF"/>
          <bitfield mask="0x00000080" name="TXBUFE"/>
          <bitfield caption="NSS Rising Interrupt Mask" mask="0x00000100" name="NSSR"/>
          <bitfield caption="Transmission Registers Empty Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Underrun Error Interrupt Mask" mask="0x00000400" name="UNDES"/>
        </register>
        <register caption="Chip Select Register 0" name="SPI_CSR0" offset="0x30" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Chip Select Register 1" name="SPI_CSR1" offset="0x34" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Chip Select Register 2" name="SPI_CSR2" offset="0x38" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Chip Select Register 3" name="SPI_CSR3" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Clock Polarity" mask="0x00000001" name="CPOL"/>
          <bitfield caption="Clock Phase" mask="0x00000002" name="NCPHA"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000004" name="CSNAAT"/>
          <bitfield caption="Chip Select Not Active After Transfer (Ignored if CSAAT = 1)" mask="0x00000008" name="CSAAT"/>
          <bitfield caption="Bits Per Transfer" mask="0x000000F0" name="BITS" values="SPI_CSR__BITS"/>
          <bitfield caption="Serial Clock Baud Rate" mask="0x0000FF00" name="SCBR"/>
          <bitfield caption="Delay Before SPCK" mask="0x00FF0000" name="DLYBS"/>
          <bitfield caption="Delay Between Consecutive Transfers" mask="0xFF000000" name="DLYBCT"/>
        </register>
        <register caption="Write Protection Control Register" name="SPI_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protection Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protection Key Password" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protection Status Register" name="SPI_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protection Violation Source" mask="0x0000FF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
      <value-group caption="" name="SPI_CSR__BITS">
        <value caption="8 bits for transfer" name="_8_BIT" value="0x0"/>
        <value caption="9 bits for transfer" name="_9_BIT" value="0x1"/>
        <value caption="10 bits for transfer" name="_10_BIT" value="0x2"/>
        <value caption="11 bits for transfer" name="_11_BIT" value="0x3"/>
        <value caption="12 bits for transfer" name="_12_BIT" value="0x4"/>
        <value caption="13 bits for transfer" name="_13_BIT" value="0x5"/>
        <value caption="14 bits for transfer" name="_14_BIT" value="0x6"/>
        <value caption="15 bits for transfer" name="_15_BIT" value="0x7"/>
        <value caption="16 bits for transfer" name="_16_BIT" value="0x8"/>
      </value-group>
    </module>
    <module caption="Synchronous Serial Controller" name="SSC" version="6078J">
      <register-group name="SSC">
        <register caption="Control Register" name="SSC_CR" offset="0x0" rw="W" size="4">
          <bitfield caption="Receive Enable" mask="0x00000001" name="RXEN"/>
          <bitfield caption="Receive Disable" mask="0x00000002" name="RXDIS"/>
          <bitfield caption="Transmit Enable" mask="0x00000100" name="TXEN"/>
          <bitfield caption="Transmit Disable" mask="0x00000200" name="TXDIS"/>
          <bitfield caption="Software Reset" mask="0x00008000" name="SWRST"/>
        </register>
        <register caption="Clock Mode Register" name="SSC_CMR" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x00000FFF" name="DIV"/>
        </register>
        <register caption="Receive Clock Mode Register" name="SSC_RCMR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Receive Clock Selection" mask="0x00000003" name="CKS" values="SSC_RCMR__CKS"/>
          <bitfield caption="Receive Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_RCMR__CKO"/>
          <bitfield caption="Receive Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Receive Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_RCMR__CKG"/>
          <bitfield caption="Receive Start Selection" mask="0x00000F00" name="START" values="SSC_RCMR__START"/>
          <bitfield caption="Receive Stop Selection" mask="0x00001000" name="STOP"/>
          <bitfield caption="Receive Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Receive Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Receive Frame Mode Register" name="SSC_RFMR" offset="0x14" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Loop Mode" mask="0x00000020" name="LOOP"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per Frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Receive Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Receive Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_RFMR__FSOS"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_RFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Transmit Clock Mode Register" name="SSC_TCMR" offset="0x18" rw="RW" size="4">
          <bitfield caption="Transmit Clock Selection" mask="0x00000003" name="CKS" values="SSC_TCMR__CKS"/>
          <bitfield caption="Transmit Clock Output Mode Selection" mask="0x0000001C" name="CKO" values="SSC_TCMR__CKO"/>
          <bitfield caption="Transmit Clock Inversion" mask="0x00000020" name="CKI"/>
          <bitfield caption="Transmit Clock Gating Selection" mask="0x000000C0" name="CKG" values="SSC_TCMR__CKG"/>
          <bitfield caption="Transmit Start Selection" mask="0x00000F00" name="START" values="SSC_TCMR__START"/>
          <bitfield caption="Transmit Start Delay" mask="0x00FF0000" name="STTDLY"/>
          <bitfield caption="Transmit Period Divider Selection" mask="0xFF000000" name="PERIOD"/>
        </register>
        <register caption="Transmit Frame Mode Register" name="SSC_TFMR" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Data Length" mask="0x0000001F" name="DATLEN"/>
          <bitfield caption="Data Default Value" mask="0x00000020" name="DATDEF"/>
          <bitfield caption="Most Significant Bit First" mask="0x00000080" name="MSBF"/>
          <bitfield caption="Data Number per frame" mask="0x00000F00" name="DATNB"/>
          <bitfield caption="Transmit Frame Sync Length" mask="0x000F0000" name="FSLEN"/>
          <bitfield caption="Transmit Frame Sync Output Selection" mask="0x00700000" name="FSOS" values="SSC_TFMR__FSOS"/>
          <bitfield caption="Frame Sync Data Enable" mask="0x00800000" name="FSDEN"/>
          <bitfield caption="Frame Sync Edge Detection" mask="0x01000000" name="FSEDGE" values="SSC_TFMR__FSEDGE"/>
          <bitfield caption="FSLEN Field Extension" mask="0xF0000000" name="FSLEN_EXT"/>
        </register>
        <register caption="Receive Holding Register" name="SSC_RHR" offset="0x20" rw="R" size="4">
          <bitfield caption="Receive Data" mask="0xFFFFFFFF" name="RDAT"/>
        </register>
        <register caption="Transmit Holding Register" name="SSC_THR" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmit Data" mask="0xFFFFFFFF" name="TDAT"/>
        </register>
        <register caption="Receive Sync. Holding Register" name="SSC_RSHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Receive Synchronization Data" mask="0x0000FFFF" name="RSDAT"/>
        </register>
        <register caption="Transmit Sync. Holding Register" name="SSC_TSHR" offset="0x34" rw="RW" size="4">
          <bitfield caption="Transmit Synchronization Data" mask="0x0000FFFF" name="TSDAT"/>
        </register>
        <register caption="Receive Compare 0 Register" name="SSC_RC0R" offset="0x38" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 0" mask="0x0000FFFF" name="CP0"/>
        </register>
        <register caption="Receive Compare 1 Register" name="SSC_RC1R" offset="0x3C" rw="RW" size="4">
          <bitfield caption="Receive Compare Data 1" mask="0x0000FFFF" name="CP1"/>
        </register>
        <register caption="Status Register" name="SSC_SR" offset="0x40" rw="R" size="4">
          <bitfield caption="Transmit Ready" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1" mask="0x00000200" name="CP1"/>
          <bitfield caption="Transmit Sync" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Receive Sync" mask="0x00000800" name="RXSYN"/>
          <bitfield caption="Transmit Enable" mask="0x00010000" name="TXEN"/>
          <bitfield caption="Receive Enable" mask="0x00020000" name="RXEN"/>
        </register>
        <register caption="Interrupt Enable Register" name="SSC_IER" offset="0x44" rw="W" size="4">
          <bitfield caption="Transmit Ready Interrupt Enable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Enable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Enable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Enable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Enable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Enable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Disable Register" name="SSC_IDR" offset="0x48" rw="W" size="4">
          <bitfield caption="Transmit Ready Interrupt Disable" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Disable" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Disable" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Disable" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Disable" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Disable" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Enable" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Enable" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Interrupt Mask Register" name="SSC_IMR" offset="0x4C" rw="R" size="4">
          <bitfield caption="Transmit Ready Interrupt Mask" mask="0x00000001" name="TXRDY"/>
          <bitfield caption="Transmit Empty Interrupt Mask" mask="0x00000002" name="TXEMPTY"/>
          <bitfield caption="Receive Ready Interrupt Mask" mask="0x00000010" name="RXRDY"/>
          <bitfield caption="Receive Overrun Interrupt Mask" mask="0x00000020" name="OVRUN"/>
          <bitfield caption="Compare 0 Interrupt Mask" mask="0x00000100" name="CP0"/>
          <bitfield caption="Compare 1 Interrupt Mask" mask="0x00000200" name="CP1"/>
          <bitfield caption="Tx Sync Interrupt Mask" mask="0x00000400" name="TXSYN"/>
          <bitfield caption="Rx Sync Interrupt Mask" mask="0x00000800" name="RXSYN"/>
        </register>
        <register caption="Write Protect Mode Register" name="SSC_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="SSC_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="SSC_RCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="TK Clock signal" name="TK" value="0x1"/>
        <value caption="RK pin" name="RK" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__CKO">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock" name="CONTINUOUS" value="0x1"/>
        <value caption="Receive Clock only during data transfers" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__CKG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock" name="CONTINUOUS" value="0x1"/>
        <value caption="Receive Clock only during data transfers" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_RCMR__START">
        <value caption="Continuous, as soon as the receiver is enabled, and immediately after the end of transfer of the previous data." name="CONTINUOUS" value="0x0"/>
        <value caption="Transmit start" name="TRANSMIT" value="0x1"/>
        <value caption="Detection of a low level on RF signal" name="RF_LOW" value="0x2"/>
        <value caption="Detection of a high level on RF signal" name="RF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on RF signal" name="RF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on RF signal" name="RF_RISING" value="0x5"/>
        <value caption="Detection of any level change on RF signal" name="RF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on RF signal" name="RF_EDGE" value="0x7"/>
        <value caption="Compare 0" name="CMP_0" value="0x8"/>
      </value-group>
      <value-group caption="" name="SSC_RFMR__FSOS">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Negative Pulse" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="" name="SSC_RFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKS">
        <value caption="Divided Clock" name="MCK" value="0x0"/>
        <value caption="TK Clock signal" name="TK" value="0x1"/>
        <value caption="RK pin" name="RK" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKO">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Continuous Receive Clock" name="CONTINUOUS" value="0x1"/>
        <value caption="Transmit Clock only during data transfers" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__CKG">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Transmit Clock enabled only if TF Low" name="CONTINUOUS" value="0x1"/>
        <value caption="Transmit Clock enabled only if TF High" name="TRANSFER" value="0x2"/>
      </value-group>
      <value-group caption="" name="SSC_TCMR__START">
        <value caption="Continuous, as soon as a word is written in the SSC_THR Register (if Transmit is enabled), and immediately after the end of transfer of the previous data." name="CONTINUOUS" value="0x0"/>
        <value caption="Receive start" name="RECEIVE" value="0x1"/>
        <value caption="Detection of a low level on TF signal" name="RF_LOW" value="0x2"/>
        <value caption="Detection of a high level on TF signal" name="RF_HIGH" value="0x3"/>
        <value caption="Detection of a falling edge on TF signal" name="RF_FALLING" value="0x4"/>
        <value caption="Detection of a rising edge on TF signal" name="RF_RISING" value="0x5"/>
        <value caption="Detection of any level change on TF signal" name="RF_LEVEL" value="0x6"/>
        <value caption="Detection of any edge on TF signal" name="RF_EDGE" value="0x7"/>
        <value caption="Compare 0" name="CMP_0" value="0x8"/>
      </value-group>
      <value-group caption="" name="SSC_TFMR__FSOS">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Negative Pulse" name="NEGATIVE" value="0x1"/>
        <value caption="Positive Pulse" name="POSITIVE" value="0x2"/>
        <value caption="Driven Low during data transfer" name="LOW" value="0x3"/>
        <value caption="Driven High during data transfer" name="HIGH" value="0x4"/>
        <value caption="Toggling at each start of data transfer" name="TOGGLING" value="0x5"/>
      </value-group>
      <value-group caption="" name="SSC_TFMR__FSEDGE">
        <value caption="Positive Edge Detection" name="POSITIVE" value="0"/>
        <value caption="Negative Edge Detection" name="NEGATIVE" value="1"/>
      </value-group>
    </module>
    <module caption="Timer Counter" name="TC" version="6082Q">
      <register-group name="TC">
        <register caption="Channel Control Register (channel = 0)" name="TC_CCR0" offset="0x0" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 0)" name="TC_CMR0" offset="0x4" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR0__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR0__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR0__ETRGEDG"/>
          <bitfield caption="TIOA or TIOB External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR0__LDRA"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR0__LDRB"/>
        </register>
        <register caption="Register AB (channel = 0)" name="TC_RAB0" offset="0xC" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 0)" name="TC_CV0" offset="0x10" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 0)" name="TC_RA0" offset="0x14" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 0)" name="TC_RB0" offset="0x18" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 0)" name="TC_RC0" offset="0x1C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 0)" name="TC_SR0" offset="0x20" rw="R" size="4">
          <bitfield caption="Counter Overflow Status" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 0)" name="TC_IER0" offset="0x24" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 0)" name="TC_IDR0" offset="0x28" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 0)" name="TC_IMR0" offset="0x2C" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Channel Control Register (channel = 1)" name="TC_CCR1" offset="0x40" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 1)" name="TC_CMR1" offset="0x44" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR1__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR1__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR1__ETRGEDG"/>
          <bitfield caption="TIOA or TIOB External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR1__LDRA"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR1__LDRB"/>
        </register>
        <register caption="Register AB (channel = 1)" name="TC_RAB1" offset="0x4C" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 1)" name="TC_CV1" offset="0x50" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 1)" name="TC_RA1" offset="0x54" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 1)" name="TC_RB1" offset="0x58" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 1)" name="TC_RC1" offset="0x5C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 1)" name="TC_SR1" offset="0x60" rw="R" size="4">
          <bitfield caption="Counter Overflow Status" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 1)" name="TC_IER1" offset="0x64" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 1)" name="TC_IDR1" offset="0x68" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 1)" name="TC_IMR1" offset="0x6C" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Channel Control Register (channel = 2)" name="TC_CCR2" offset="0x80" rw="W" size="4">
          <bitfield caption="Counter Clock Enable Command" mask="0x00000001" name="CLKEN"/>
          <bitfield caption="Counter Clock Disable Command" mask="0x00000002" name="CLKDIS"/>
          <bitfield caption="Software Trigger Command" mask="0x00000004" name="SWTRG"/>
        </register>
        <register caption="Channel Mode Register (channel = 2)" name="TC_CMR2" offset="0x84" rw="RW" size="4">
          <bitfield caption="Clock Selection" mask="0x00000007" name="TCCLKS" values="TC_CMR2__TCCLKS"/>
          <bitfield caption="Clock Invert" mask="0x00000008" name="CLKI"/>
          <bitfield caption="Burst Signal Selection" mask="0x00000030" name="BURST" values="TC_CMR2__BURST"/>
          <bitfield caption="Counter Clock Stopped with RB Loading" mask="0x00000040" name="LDBSTOP"/>
          <bitfield caption="Counter Clock Disable with RB Loading" mask="0x00000080" name="LDBDIS"/>
          <bitfield caption="External Trigger Edge Selection" mask="0x00000300" name="ETRGEDG" values="TC_CMR2__ETRGEDG"/>
          <bitfield caption="TIOA or TIOB External Trigger Selection" mask="0x00000400" name="ABETRG"/>
          <bitfield caption="RC Compare Trigger Enable" mask="0x00004000" name="CPCTRG"/>
          <bitfield caption="Waveform Mode" mask="0x00008000" name="WAVE"/>
          <bitfield caption="RA Loading Edge Selection" mask="0x00030000" name="LDRA" values="TC_CMR2__LDRA"/>
          <bitfield caption="RB Loading Edge Selection" mask="0x000C0000" name="LDRB" values="TC_CMR2__LDRB"/>
        </register>
        <register caption="Register AB (channel = 2)" name="TC_RAB2" offset="0x8C" rw="R" size="4">
          <bitfield caption="Register A or Register B" mask="0xFFFFFFFF" name="RAB"/>
        </register>
        <register caption="Counter Value (channel = 2)" name="TC_CV2" offset="0x90" rw="R" size="4">
          <bitfield caption="Counter Value" mask="0xFFFFFFFF" name="CV"/>
        </register>
        <register caption="Register A (channel = 2)" name="TC_RA2" offset="0x94" rw="RW" size="4">
          <bitfield caption="Register A" mask="0xFFFFFFFF" name="RA"/>
        </register>
        <register caption="Register B (channel = 2)" name="TC_RB2" offset="0x98" rw="RW" size="4">
          <bitfield caption="Register B" mask="0xFFFFFFFF" name="RB"/>
        </register>
        <register caption="Register C (channel = 2)" name="TC_RC2" offset="0x9C" rw="RW" size="4">
          <bitfield caption="Register C" mask="0xFFFFFFFF" name="RC"/>
        </register>
        <register caption="Status Register (channel = 2)" name="TC_SR2" offset="0xA0" rw="R" size="4">
          <bitfield caption="Counter Overflow Status" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun Status" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare Status" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare Status" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare Status" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading Status" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading Status" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger Status" mask="0x00000080" name="ETRGS"/>
          <bitfield caption="Clock Enabling Status" mask="0x00010000" name="CLKSTA"/>
          <bitfield caption="TIOA Mirror" mask="0x00020000" name="MTIOA"/>
          <bitfield caption="TIOB Mirror" mask="0x00040000" name="MTIOB"/>
        </register>
        <register caption="Interrupt Enable Register (channel = 2)" name="TC_IER2" offset="0xA4" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Disable Register (channel = 2)" name="TC_IDR2" offset="0xA8" rw="W" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Interrupt Mask Register (channel = 2)" name="TC_IMR2" offset="0xAC" rw="R" size="4">
          <bitfield caption="Counter Overflow" mask="0x00000001" name="COVFS"/>
          <bitfield caption="Load Overrun" mask="0x00000002" name="LOVRS"/>
          <bitfield caption="RA Compare" mask="0x00000004" name="CPAS"/>
          <bitfield caption="RB Compare" mask="0x00000008" name="CPBS"/>
          <bitfield caption="RC Compare" mask="0x00000010" name="CPCS"/>
          <bitfield caption="RA Loading" mask="0x00000020" name="LDRAS"/>
          <bitfield caption="RB Loading" mask="0x00000040" name="LDRBS"/>
          <bitfield caption="External Trigger" mask="0x00000080" name="ETRGS"/>
        </register>
        <register caption="Block Control Register" name="TC_BCR" offset="0xC0" rw="W" size="4">
          <bitfield caption="Synchro Command" mask="0x00000001" name="SYNC"/>
        </register>
        <register caption="Block Mode Register" name="TC_BMR" offset="0xC4" rw="RW" size="4">
          <bitfield caption="External Clock Signal 0 Selection" mask="0x00000003" name="TC0XC0S" values="TC_BMR__TC0XC0S"/>
          <bitfield caption="External Clock Signal 1 Selection" mask="0x0000000C" name="TC1XC1S" values="TC_BMR__TC1XC1S"/>
          <bitfield caption="External Clock Signal 2 Selection" mask="0x00000030" name="TC2XC2S" values="TC_BMR__TC2XC2S"/>
        </register>
      </register-group>
      <value-group caption="" name="TC_CMR0__TCCLKS">
        <value caption="Clock selected: TCLK1" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: TCLK2" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: TCLK3" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: TCLK4" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: TCLK5" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR0__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__TCCLKS">
        <value caption="Clock selected: TCLK1" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: TCLK2" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: TCLK3" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: TCLK4" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: TCLK5" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR1__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__TCCLKS">
        <value caption="Clock selected: TCLK1" name="TIMER_CLOCK1" value="0x0"/>
        <value caption="Clock selected: TCLK2" name="TIMER_CLOCK2" value="0x1"/>
        <value caption="Clock selected: TCLK3" name="TIMER_CLOCK3" value="0x2"/>
        <value caption="Clock selected: TCLK4" name="TIMER_CLOCK4" value="0x3"/>
        <value caption="Clock selected: TCLK5" name="TIMER_CLOCK5" value="0x4"/>
        <value caption="Clock selected: XC0" name="XC0" value="0x5"/>
        <value caption="Clock selected: XC1" name="XC1" value="0x6"/>
        <value caption="Clock selected: XC2" name="XC2" value="0x7"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__BURST">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="XC0 is ANDed with the selected clock." name="XC0" value="0x1"/>
        <value caption="XC1 is ANDed with the selected clock." name="XC1" value="0x2"/>
        <value caption="XC2 is ANDed with the selected clock." name="XC2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__ETRGEDG">
        <value caption="The clock is not gated by an external signal." name="NONE" value="0x0"/>
        <value caption="Rising edge" name="RISING" value="0x1"/>
        <value caption="Falling edge" name="FALLING" value="0x2"/>
        <value caption="Each edge" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRA">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_CMR2__LDRB">
        <value caption="None" name="NONE" value="0x0"/>
        <value caption="Rising edge of TIOA" name="RISING" value="0x1"/>
        <value caption="Falling edge of TIOA" name="FALLING" value="0x2"/>
        <value caption="Each edge of TIOA" name="EDGE" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC0XC0S">
        <value caption="Signal connected to XC0: TCLK0" name="TCLK0" value="0x0"/>
        <value caption="Signal connected to XC0: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC0: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC1XC1S">
        <value caption="Signal connected to XC1: TCLK1" name="TCLK1" value="0x0"/>
        <value caption="Signal connected to XC1: TIOA0" name="TIOA0" value="0x2"/>
        <value caption="Signal connected to XC1: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
      <value-group caption="" name="TC_BMR__TC2XC2S">
        <value caption="Signal connected to XC2: TCLK2" name="TCLK2" value="0x0"/>
        <value caption="Signal connected to XC2: TIOA1" name="TIOA1" value="0x2"/>
        <value caption="Signal connected to XC2: TIOA2" name="TIOA2" value="0x3"/>
      </value-group>
    </module>
    <module caption="True Random Number Generator" name="TRNG" version="6334B">
      <register-group name="TRNG">
        <register caption="Control Register" name="TRNG_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Enables the TRNG to provide random values" mask="0x00000001" name="ENABLE"/>
          <bitfield caption="Security Key" mask="0xFFFFFF00" name="KEY"/>
        </register>
        <register caption="Interrupt Enable Register" name="TRNG_IER" offset="0x10" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Enable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Disable Register" name="TRNG_IDR" offset="0x14" rw="W" size="4">
          <bitfield caption="Data Ready Interrupt Disable" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Mask Register" name="TRNG_IMR" offset="0x18" rw="R" size="4">
          <bitfield caption="Data Ready Interrupt Mask" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Interrupt Status Register" name="TRNG_ISR" offset="0x1C" rw="R" size="4">
          <bitfield caption="Data Ready" mask="0x00000001" name="DATRDY"/>
        </register>
        <register caption="Output Data Register" name="TRNG_ODATA" offset="0x50" rw="R" size="4">
          <bitfield caption="Output Data" mask="0xFFFFFFFF" name="ODATA"/>
        </register>
      </register-group>
    </module>
    <module caption="Two-wire Interface" name="TWI" version="6212L">
      <register-group name="TWI">
        <register caption="Control Register" name="TWI_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Send a START Condition" mask="0x00000001" name="START"/>
          <bitfield caption="Send a STOP Condition" mask="0x00000002" name="STOP"/>
          <bitfield caption="TWI Master Mode Enabled" mask="0x00000004" name="MSEN"/>
          <bitfield caption="TWI Master Mode Disabled" mask="0x00000008" name="MSDIS"/>
          <bitfield caption="TWI Slave Mode Enabled" mask="0x00000010" name="SVEN"/>
          <bitfield caption="TWI Slave Mode Disabled" mask="0x00000020" name="SVDIS"/>
          <bitfield caption="SMBUS Quick Command" mask="0x00000040" name="QUICK"/>
          <bitfield caption="Software Reset" mask="0x00000080" name="SWRST"/>
        </register>
        <register caption="Master Mode Register" name="TWI_MMR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Internal Device Address Size" mask="0x00000300" name="IADRSZ" values="TWI_MMR__IADRSZ"/>
          <bitfield caption="Master Read Direction" mask="0x00001000" name="MREAD"/>
          <bitfield caption="Device Address" mask="0x007F0000" name="DADR"/>
        </register>
        <register caption="Slave Mode Register" name="TWI_SMR" offset="0x08" rw="RW" size="4">
          <bitfield caption="Slave Address" mask="0x007F0000" name="SADR"/>
        </register>
        <register caption="Internal Address Register" name="TWI_IADR" offset="0x0C" rw="RW" size="4">
          <bitfield caption="Internal Address" mask="0x00FFFFFF" name="IADR"/>
        </register>
        <register caption="Clock Waveform Generator Register" name="TWI_CWGR" offset="0x10" rw="RW" size="4">
          <bitfield caption="Clock Low Divider" mask="0x000000FF" name="CLDIV"/>
          <bitfield caption="Clock High Divider" mask="0x0000FF00" name="CHDIV"/>
          <bitfield caption="Clock Divider" mask="0x00070000" name="CKDIV"/>
        </register>
        <register caption="Status Register" name="TWI_SR" offset="0x20" rw="R" size="4">
          <bitfield caption="Transmission Completed (automatically set / reset)" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready (automatically set / reset)" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready (automatically set / reset)" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Read (automatically set / reset)" mask="0x00000008" name="SVREAD"/>
          <bitfield caption="Slave Access (automatically set / reset)" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access (clear on read)" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error (clear on read)" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledged (clear on read)" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost (clear on read)" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State (automatically set / reset)" mask="0x00000400" name="SCLWS"/>
          <bitfield caption="End Of Slave Access (clear on read)" mask="0x00000800" name="EOSACC"/>
        </register>
        <register caption="Interrupt Enable Register" name="TWI_IER" offset="0x24" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Enable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Enable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Enable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Enable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Enable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledge Interrupt Enable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Enable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Enable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Enable" mask="0x00000800" name="EOSACC"/>
        </register>
        <register caption="Interrupt Disable Register" name="TWI_IDR" offset="0x28" rw="W" size="4">
          <bitfield caption="Transmission Completed Interrupt Disable" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Disable" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Disable" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Disable" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Disable" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledge Interrupt Disable" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Disable" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Disable" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Disable" mask="0x00000800" name="EOSACC"/>
        </register>
        <register caption="Interrupt Mask Register" name="TWI_IMR" offset="0x2C" rw="R" size="4">
          <bitfield caption="Transmission Completed Interrupt Mask" mask="0x00000001" name="TXCOMP"/>
          <bitfield caption="Receive Holding Register Ready Interrupt Mask" mask="0x00000002" name="RXRDY"/>
          <bitfield caption="Transmit Holding Register Ready Interrupt Mask" mask="0x00000004" name="TXRDY"/>
          <bitfield caption="Slave Access Interrupt Mask" mask="0x00000010" name="SVACC"/>
          <bitfield caption="General Call Access Interrupt Mask" mask="0x00000020" name="GACC"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000040" name="OVRE"/>
          <bitfield caption="Not Acknowledge Interrupt Mask" mask="0x00000100" name="NACK"/>
          <bitfield caption="Arbitration Lost Interrupt Mask" mask="0x00000200" name="ARBLST"/>
          <bitfield caption="Clock Wait State Interrupt Mask" mask="0x00000400" name="SCL_WS"/>
          <bitfield caption="End Of Slave Access Interrupt Mask" mask="0x00000800" name="EOSACC"/>
        </register>
        <register caption="Receive Holding Register" name="TWI_RHR" offset="0x30" rw="R" size="4">
          <bitfield caption="Master or Slave Receive Holding Data" mask="0x000000FF" name="RXDATA"/>
        </register>
        <register caption="Transmit Holding Register" name="TWI_THR" offset="0x34" rw="W" size="4">
          <bitfield caption="Master or Slave Transmit Holding Data" mask="0x000000FF" name="TXDATA"/>
        </register>
        <register caption="Protection Mode Register" name="TWI_WPROT_MODE" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write protection bit" mask="0x00000001" name="WPROT"/>
          <bitfield caption="Write protection mode security code" mask="0xFFFFFF00" name="SECURITY_CODE"/>
        </register>
        <register caption="Protection Status Register" name="TWI_WPROT_STATUS" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protection Error" mask="0x00000001" name="WPROTERR"/>
          <bitfield caption="Write Protection Error Address" mask="0xFFFFFF00" name="WPROTADDR"/>
        </register>
      </register-group>
      <value-group caption="" name="TWI_MMR__IADRSZ">
        <value caption="No internal device address" name="NONE" value="0x0"/>
        <value caption="One-byte internal device address" name="_1_BYTE" value="0x1"/>
        <value caption="Two-byte internal device address" name="_2_BYTE" value="0x2"/>
        <value caption="Three-byte internal device address" name="_3_BYTE" value="0x3"/>
      </value-group>
    </module>
    <module caption="Universal Asynchronous Receiver Transmitter" name="UART" version="6418E">
      <register-group name="UART">
        <register caption="Control Register" name="UART_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
        </register>
        <register caption="Mode Register" name="UART_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="UART_MR__PAR"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="UART_MR__CHMODE"/>
        </register>
        <register caption="Interrupt Enable Register" name="UART_IER" offset="0x0008" rw="W" size="4">
          <bitfield caption="Enable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Enable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Enable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Enable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Enable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Enable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
        </register>
        <register caption="Interrupt Disable Register" name="UART_IDR" offset="0x000C" rw="W" size="4">
          <bitfield caption="Disable RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Disable Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Disable Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Disable Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Disable TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
        </register>
        <register caption="Interrupt Mask Register" name="UART_IMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="Mask RXRDY Interrupt" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Disable TXRDY Interrupt" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Mask Overrun Error Interrupt" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Mask Framing Error Interrupt" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Mask Parity Error Interrupt" mask="0x00000080" name="PARE"/>
          <bitfield caption="Mask TXEMPTY Interrupt" mask="0x00000200" name="TXEMPTY"/>
        </register>
        <register caption="Status Register" name="UART_SR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
        </register>
        <register caption="Receive Holding Register" name="UART_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000000FF" name="RXCHR"/>
        </register>
        <register caption="Transmit Holding Register" name="UART_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000000FF" name="TXCHR"/>
        </register>
        <register caption="Baud Rate Generator Register" name="UART_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divisor" mask="0x0000FFFF" name="CD"/>
        </register>
      </register-group>
      <value-group caption="" name="UART_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Space: parity forced to 0" name="SPACE" value="0x2"/>
        <value caption="Mark: parity forced to 1" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
      </value-group>
      <value-group caption="" name="UART_MR__CHMODE">
        <value caption="Normal Mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo" name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback" name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback" name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
    </module>
    <module caption="USB High Speed Device Port" name="UDPHS" version="6227N">
      <register-group name="UDPHS">
        <register caption="UDPHS Control Register" name="UDPHS_CTRL" offset="0x00" rw="RW" size="4">
          <bitfield caption="UDPHS Address" mask="0x0000007F" name="DEV_ADDR"/>
          <bitfield caption="Function Address Enable" mask="0x00000080" name="FADDR_EN"/>
          <bitfield caption="UDPHS Enable" mask="0x00000100" name="EN_UDPHS"/>
          <bitfield caption="Detach Command" mask="0x00000200" name="DETACH"/>
          <bitfield caption="Send Remote Wake Up" mask="0x00000400" name="REWAKEUP"/>
          <bitfield caption="Pull-Down Disable" mask="0x00000800" name="PULLD_DIS"/>
        </register>
        <register caption="UDPHS Frame Number Register" name="UDPHS_FNUM" offset="0x04" rw="R" size="4">
          <bitfield caption="Microframe Number" mask="0x00000007" name="MICRO_FRAME_NUM"/>
          <bitfield caption="Frame Number as defined in the Packet Field Formats" mask="0x00003FF8" name="FRAME_NUMBER"/>
          <bitfield caption="Frame Number CRC Error" mask="0x80000000" name="FNUM_ERR"/>
        </register>
        <register caption="UDPHS Interrupt Enable Register" name="UDPHS_IEN" offset="0x10" rw="RW" size="4">
          <bitfield caption="Suspend Interrupt Enable" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro-SOF Interrupt Enable" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="SOF Interrupt Enable" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Enable" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Enable" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Enable" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Enable" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt Enable" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt Enable" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt Enable" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt Enable" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt Enable" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt Enable" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt Enable" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Interrupt Enable" mask="0x00008000" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Interrupt Enable" mask="0x00010000" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Interrupt Enable" mask="0x00020000" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Interrupt Enable" mask="0x00040000" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Interrupt Enable" mask="0x00080000" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Interrupt Enable" mask="0x00100000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Interrupt Enable" mask="0x00200000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Interrupt Enable" mask="0x00400000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Interrupt Enable" mask="0x00800000" name="EPT_15"/>
          <bitfield caption="DMA Channel 1 Interrupt Enable" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt Enable" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt Enable" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt Enable" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt Enable" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt Enable" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt Enable" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="UDPHS Interrupt Status Register" name="UDPHS_INTSTA" offset="0x14" rw="R" size="4">
          <bitfield caption="Speed Status" mask="0x00000001" name="SPEED"/>
          <bitfield caption="Suspend Interrupt" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt" mask="0x00000080" name="UPSTR_RES"/>
          <bitfield caption="Endpoint 0 Interrupt" mask="0x00000100" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Interrupt" mask="0x00000200" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Interrupt" mask="0x00000400" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Interrupt" mask="0x00000800" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Interrupt" mask="0x00001000" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Interrupt" mask="0x00002000" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Interrupt" mask="0x00004000" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Interrupt" mask="0x00008000" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Interrupt" mask="0x00010000" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Interrupt" mask="0x00020000" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Interrupt" mask="0x00040000" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Interrupt" mask="0x00080000" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Interrupt" mask="0x00100000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Interrupt" mask="0x00200000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Interrupt" mask="0x00400000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Interrupt" mask="0x00800000" name="EPT_15"/>
          <bitfield caption="DMA Channel 1 Interrupt" mask="0x02000000" name="DMA_1"/>
          <bitfield caption="DMA Channel 2 Interrupt" mask="0x04000000" name="DMA_2"/>
          <bitfield caption="DMA Channel 3 Interrupt" mask="0x08000000" name="DMA_3"/>
          <bitfield caption="DMA Channel 4 Interrupt" mask="0x10000000" name="DMA_4"/>
          <bitfield caption="DMA Channel 5 Interrupt" mask="0x20000000" name="DMA_5"/>
          <bitfield caption="DMA Channel 6 Interrupt" mask="0x40000000" name="DMA_6"/>
          <bitfield caption="DMA Channel 7 Interrupt" mask="0x80000000" name="DMA_7"/>
        </register>
        <register caption="UDPHS Clear Interrupt Register" name="UDPHS_CLRINT" offset="0x18" rw="W" size="4">
          <bitfield caption="Suspend Interrupt Clear" mask="0x00000002" name="DET_SUSPD"/>
          <bitfield caption="Micro Start Of Frame Interrupt Clear" mask="0x00000004" name="MICRO_SOF"/>
          <bitfield caption="Start Of Frame Interrupt Clear" mask="0x00000008" name="INT_SOF"/>
          <bitfield caption="End Of Reset Interrupt Clear" mask="0x00000010" name="ENDRESET"/>
          <bitfield caption="Wake Up CPU Interrupt Clear" mask="0x00000020" name="WAKE_UP"/>
          <bitfield caption="End Of Resume Interrupt Clear" mask="0x00000040" name="ENDOFRSM"/>
          <bitfield caption="Upstream Resume Interrupt Clear" mask="0x00000080" name="UPSTR_RES"/>
        </register>
        <register caption="UDPHS Endpoints Reset Register" name="UDPHS_EPTRST" offset="0x1C" rw="W" size="4">
          <bitfield caption="Endpoint 0 Reset" mask="0x00000001" name="EPT_0"/>
          <bitfield caption="Endpoint 1 Reset" mask="0x00000002" name="EPT_1"/>
          <bitfield caption="Endpoint 2 Reset" mask="0x00000004" name="EPT_2"/>
          <bitfield caption="Endpoint 3 Reset" mask="0x00000008" name="EPT_3"/>
          <bitfield caption="Endpoint 4 Reset" mask="0x00000010" name="EPT_4"/>
          <bitfield caption="Endpoint 5 Reset" mask="0x00000020" name="EPT_5"/>
          <bitfield caption="Endpoint 6 Reset" mask="0x00000040" name="EPT_6"/>
          <bitfield caption="Endpoint 7 Reset" mask="0x00000080" name="EPT_7"/>
          <bitfield caption="Endpoint 8 Reset" mask="0x00000100" name="EPT_8"/>
          <bitfield caption="Endpoint 9 Reset" mask="0x00000200" name="EPT_9"/>
          <bitfield caption="Endpoint 10 Reset" mask="0x00000400" name="EPT_10"/>
          <bitfield caption="Endpoint 11 Reset" mask="0x00000800" name="EPT_11"/>
          <bitfield caption="Endpoint 12 Reset" mask="0x00001000" name="EPT_12"/>
          <bitfield caption="Endpoint 13 Reset" mask="0x00002000" name="EPT_13"/>
          <bitfield caption="Endpoint 14 Reset" mask="0x00004000" name="EPT_14"/>
          <bitfield caption="Endpoint 15 Reset" mask="0x00008000" name="EPT_15"/>
        </register>
        <register caption="UDPHS Test Register" name="UDPHS_TST" offset="0xE0" rw="RW" size="4">
          <bitfield caption="Speed Configuration" mask="0x00000003" name="SPEED_CFG" values="UDPHS_TST__SPEED_CFG"/>
          <bitfield caption="Test J Mode" mask="0x00000004" name="TST_J"/>
          <bitfield caption="Test K Mode" mask="0x00000008" name="TST_K"/>
          <bitfield caption="Test Packet Mode" mask="0x00000010" name="TST_PKT"/>
          <bitfield caption="OpMode2" mask="0x00000020" name="OPMODE2"/>
        </register>
        <register caption="UDPHS Name1 Register" name="UDPHS_IPNAME1" offset="0xF0" rw="R" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="IP_NAME1"/>
        </register>
        <register caption="UDPHS Name2 Register" name="UDPHS_IPNAME2" offset="0xF4" rw="R" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="IP_NAME2"/>
        </register>
        <register caption="UDPHS Features Register" name="UDPHS_IPFEATURES" offset="0xF8" rw="R" size="4">
          <bitfield caption="Max Number of Endpoints" mask="0x0000000F" name="EPT_NBR_MAX"/>
          <bitfield caption="Number of DMA Channels" mask="0x00000070" name="DMA_CHANNEL_NBR"/>
          <bitfield caption="DMA Buffer Size" mask="0x00000080" name="DMA_B_SIZ"/>
          <bitfield caption="DMA FIFO Depth in Words" mask="0x00000F00" name="DMA_FIFO_WORD_DEPTH"/>
          <bitfield caption="DPRAM Size" mask="0x00007000" name="FIFO_MAX_SIZE"/>
          <bitfield caption="DPRAM Byte Write Capability" mask="0x00008000" name="BW_DPRAM"/>
          <bitfield caption="UTMI DataBus16_8" mask="0x00010000" name="DATAB16_8"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00020000" name="ISO_EPT_1"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00040000" name="ISO_EPT_2"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00080000" name="ISO_EPT_3"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00100000" name="ISO_EPT_4"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00200000" name="ISO_EPT_5"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00400000" name="ISO_EPT_6"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x00800000" name="ISO_EPT_7"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x01000000" name="ISO_EPT_8"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x02000000" name="ISO_EPT_9"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x04000000" name="ISO_EPT_10"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x08000000" name="ISO_EPT_11"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x10000000" name="ISO_EPT_12"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x20000000" name="ISO_EPT_13"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x40000000" name="ISO_EPT_14"/>
          <bitfield caption="Endpointx High Bandwidth Isochronous Capability" mask="0x80000000" name="ISO_EPT_15"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 0)" name="UDPHS_EPTCFG0" offset="0x100" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG0__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG0__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG0__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 0)" name="UDPHS_EPTCTLENB0" offset="0x104" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 0)" name="UDPHS_EPTCTLDIS0" offset="0x108" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 0)" name="UDPHS_EPTCTL0" offset="0x10C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 0)" name="UDPHS_EPTSETSTA0" offset="0x114" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 0)" name="UDPHS_EPTCLRSTA0" offset="0x118" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 0)" name="UDPHS_EPTSTA0" offset="0x11C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA0__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA0__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 1)" name="UDPHS_EPTCFG1" offset="0x120" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG1__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG1__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG1__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 1)" name="UDPHS_EPTCTLENB1" offset="0x124" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 1)" name="UDPHS_EPTCTLDIS1" offset="0x128" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 1)" name="UDPHS_EPTCTL1" offset="0x12C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 1)" name="UDPHS_EPTSETSTA1" offset="0x134" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 1)" name="UDPHS_EPTCLRSTA1" offset="0x138" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 1)" name="UDPHS_EPTSTA1" offset="0x13C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA1__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA1__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 2)" name="UDPHS_EPTCFG2" offset="0x140" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG2__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG2__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG2__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 2)" name="UDPHS_EPTCTLENB2" offset="0x144" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 2)" name="UDPHS_EPTCTLDIS2" offset="0x148" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 2)" name="UDPHS_EPTCTL2" offset="0x14C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 2)" name="UDPHS_EPTSETSTA2" offset="0x154" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 2)" name="UDPHS_EPTCLRSTA2" offset="0x158" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 2)" name="UDPHS_EPTSTA2" offset="0x15C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA2__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA2__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 3)" name="UDPHS_EPTCFG3" offset="0x160" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG3__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG3__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG3__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 3)" name="UDPHS_EPTCTLENB3" offset="0x164" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 3)" name="UDPHS_EPTCTLDIS3" offset="0x168" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 3)" name="UDPHS_EPTCTL3" offset="0x16C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 3)" name="UDPHS_EPTSETSTA3" offset="0x174" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 3)" name="UDPHS_EPTCLRSTA3" offset="0x178" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 3)" name="UDPHS_EPTSTA3" offset="0x17C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA3__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA3__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 4)" name="UDPHS_EPTCFG4" offset="0x180" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG4__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG4__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG4__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 4)" name="UDPHS_EPTCTLENB4" offset="0x184" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 4)" name="UDPHS_EPTCTLDIS4" offset="0x188" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 4)" name="UDPHS_EPTCTL4" offset="0x18C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 4)" name="UDPHS_EPTSETSTA4" offset="0x194" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 4)" name="UDPHS_EPTCLRSTA4" offset="0x198" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 4)" name="UDPHS_EPTSTA4" offset="0x19C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA4__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA4__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 5)" name="UDPHS_EPTCFG5" offset="0x1A0" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG5__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG5__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG5__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 5)" name="UDPHS_EPTCTLENB5" offset="0x1A4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 5)" name="UDPHS_EPTCTLDIS5" offset="0x1A8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 5)" name="UDPHS_EPTCTL5" offset="0x1AC" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 5)" name="UDPHS_EPTSETSTA5" offset="0x1B4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 5)" name="UDPHS_EPTCLRSTA5" offset="0x1B8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 5)" name="UDPHS_EPTSTA5" offset="0x1BC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA5__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA5__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 6)" name="UDPHS_EPTCFG6" offset="0x1C0" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG6__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG6__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG6__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 6)" name="UDPHS_EPTCTLENB6" offset="0x1C4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 6)" name="UDPHS_EPTCTLDIS6" offset="0x1C8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 6)" name="UDPHS_EPTCTL6" offset="0x1CC" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 6)" name="UDPHS_EPTSETSTA6" offset="0x1D4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 6)" name="UDPHS_EPTCLRSTA6" offset="0x1D8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 6)" name="UDPHS_EPTSTA6" offset="0x1DC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA6__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA6__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 7)" name="UDPHS_EPTCFG7" offset="0x1E0" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG7__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG7__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG7__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 7)" name="UDPHS_EPTCTLENB7" offset="0x1E4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 7)" name="UDPHS_EPTCTLDIS7" offset="0x1E8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 7)" name="UDPHS_EPTCTL7" offset="0x1EC" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 7)" name="UDPHS_EPTSETSTA7" offset="0x1F4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 7)" name="UDPHS_EPTCLRSTA7" offset="0x1F8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 7)" name="UDPHS_EPTSTA7" offset="0x1FC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA7__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA7__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 8)" name="UDPHS_EPTCFG8" offset="0x200" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG8__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG8__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG8__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 8)" name="UDPHS_EPTCTLENB8" offset="0x204" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 8)" name="UDPHS_EPTCTLDIS8" offset="0x208" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 8)" name="UDPHS_EPTCTL8" offset="0x20C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 8)" name="UDPHS_EPTSETSTA8" offset="0x214" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 8)" name="UDPHS_EPTCLRSTA8" offset="0x218" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 8)" name="UDPHS_EPTSTA8" offset="0x21C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA8__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA8__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 9)" name="UDPHS_EPTCFG9" offset="0x220" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG9__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG9__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG9__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 9)" name="UDPHS_EPTCTLENB9" offset="0x224" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 9)" name="UDPHS_EPTCTLDIS9" offset="0x228" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 9)" name="UDPHS_EPTCTL9" offset="0x22C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 9)" name="UDPHS_EPTSETSTA9" offset="0x234" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 9)" name="UDPHS_EPTCLRSTA9" offset="0x238" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 9)" name="UDPHS_EPTSTA9" offset="0x23C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA9__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA9__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 10)" name="UDPHS_EPTCFG10" offset="0x240" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG10__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG10__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG10__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 10)" name="UDPHS_EPTCTLENB10" offset="0x244" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 10)" name="UDPHS_EPTCTLDIS10" offset="0x248" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 10)" name="UDPHS_EPTCTL10" offset="0x24C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 10)" name="UDPHS_EPTSETSTA10" offset="0x254" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 10)" name="UDPHS_EPTCLRSTA10" offset="0x258" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 10)" name="UDPHS_EPTSTA10" offset="0x25C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA10__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA10__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 11)" name="UDPHS_EPTCFG11" offset="0x260" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG11__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG11__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG11__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 11)" name="UDPHS_EPTCTLENB11" offset="0x264" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 11)" name="UDPHS_EPTCTLDIS11" offset="0x268" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 11)" name="UDPHS_EPTCTL11" offset="0x26C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 11)" name="UDPHS_EPTSETSTA11" offset="0x274" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 11)" name="UDPHS_EPTCLRSTA11" offset="0x278" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 11)" name="UDPHS_EPTSTA11" offset="0x27C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA11__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA11__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 12)" name="UDPHS_EPTCFG12" offset="0x280" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG12__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG12__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG12__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 12)" name="UDPHS_EPTCTLENB12" offset="0x284" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 12)" name="UDPHS_EPTCTLDIS12" offset="0x288" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 12)" name="UDPHS_EPTCTL12" offset="0x28C" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 12)" name="UDPHS_EPTSETSTA12" offset="0x294" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 12)" name="UDPHS_EPTCLRSTA12" offset="0x298" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 12)" name="UDPHS_EPTSTA12" offset="0x29C" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA12__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA12__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 13)" name="UDPHS_EPTCFG13" offset="0x2A0" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG13__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG13__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG13__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 13)" name="UDPHS_EPTCTLENB13" offset="0x2A4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 13)" name="UDPHS_EPTCTLDIS13" offset="0x2A8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 13)" name="UDPHS_EPTCTL13" offset="0x2AC" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 13)" name="UDPHS_EPTSETSTA13" offset="0x2B4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 13)" name="UDPHS_EPTCLRSTA13" offset="0x2B8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 13)" name="UDPHS_EPTSTA13" offset="0x2BC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA13__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA13__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 14)" name="UDPHS_EPTCFG14" offset="0x2C0" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG14__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG14__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG14__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 14)" name="UDPHS_EPTCTLENB14" offset="0x2C4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 14)" name="UDPHS_EPTCTLDIS14" offset="0x2C8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 14)" name="UDPHS_EPTCTL14" offset="0x2CC" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 14)" name="UDPHS_EPTSETSTA14" offset="0x2D4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 14)" name="UDPHS_EPTCLRSTA14" offset="0x2D8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 14)" name="UDPHS_EPTSTA14" offset="0x2DC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA14__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA14__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Configuration Register (endpoint = 15)" name="UDPHS_EPTCFG15" offset="0x2E0" rw="RW" size="4">
          <bitfield caption="Endpoint Size" mask="0x00000007" name="EPT_SIZE" values="UDPHS_EPTCFG15__EPT_SIZE"/>
          <bitfield caption="Endpoint Direction" mask="0x00000008" name="EPT_DIR"/>
          <bitfield caption="Endpoint Type" mask="0x00000030" name="EPT_TYPE" values="UDPHS_EPTCFG15__EPT_TYPE"/>
          <bitfield caption="Number of Banks" mask="0x000000C0" name="BK_NUMBER" values="UDPHS_EPTCFG15__BK_NUMBER"/>
          <bitfield caption="Number Of Transaction per Microframe" mask="0x00000300" name="NB_TRANS"/>
          <bitfield caption="Endpoint Mapped" mask="0x80000000" name="EPT_MAPD"/>
        </register>
        <register caption="UDPHS Endpoint Control Enable Register (endpoint = 15)" name="UDPHS_EPTCTLENB15" offset="0x2E4" rw="W" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enable (Only for high bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent /ISO CRC Error/Number of Transaction Error Interrupt Enable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Send/Short Packet Interrupt Enable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Disable Register (endpoint = 15)" name="UDPHS_EPTCTLDIS15" offset="0x2E8" rw="W" size="4">
          <bitfield caption="Endpoint Disable" mask="0x00000001" name="EPT_DISABL"/>
          <bitfield caption="Packet Auto-Valid Disable" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupts Disable DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Enable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Disable (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Disable" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Disable" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Disable" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Disable" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Disable" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Disable" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/bank flush error Interrupt Disable" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Disable" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Disable" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Disable" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Control Register (endpoint = 15)" name="UDPHS_EPTCTL15" offset="0x2EC" rw="R" size="4">
          <bitfield caption="Endpoint Enable" mask="0x00000001" name="EPT_ENABL"/>
          <bitfield caption="Packet Auto-Valid Enabled (Not for CONTROL Endpoints)" mask="0x00000002" name="AUTO_VALID"/>
          <bitfield caption="Interrupt Disables DMA" mask="0x00000008" name="INTDIS_DMA"/>
          <bitfield caption="NYET Disable (Only for High Speed Bulk OUT endpoints)" mask="0x00000010" name="NYET_DIS"/>
          <bitfield caption="DATAx Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000040" name="DATAX_RX"/>
          <bitfield caption="MDATA Interrupt Enabled (Only for High Bandwidth Isochronous OUT endpoints)" mask="0x00000080" name="MDATA_RX"/>
          <bitfield caption="Overflow Error Interrupt Enabled" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data Interrupt Enabled" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Interrupt Enabled" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error Interrupt Enabled" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Interrupt Enabled" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/ISO CRC Error/Number of Transaction Error Interrupt Enabled" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Interrupt Enabled" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Interrupt Enabled" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Busy Bank Interrupt Enabled" mask="0x00040000" name="BUSY_BANK"/>
          <bitfield caption="Short Packet Interrupt Enabled" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS Endpoint Set Status Register (endpoint = 15)" name="UDPHS_EPTSETSTA15" offset="0x2F4" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Set" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="KILL Bank Set (for IN Endpoint)" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="TX Packet Ready Set" mask="0x00000800" name="TX_PK_RDY"/>
        </register>
        <register caption="UDPHS Endpoint Clear Status Register (endpoint = 15)" name="UDPHS_EPTCLRSTA15" offset="0x2F8" rw="W" size="4">
          <bitfield caption="Stall Handshake Request Clear" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Data Toggle Clear" mask="0x00000040" name="TOGGLESQ"/>
          <bitfield caption="Received OUT Data Clear" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Transmitted IN Data Complete Clear" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow Clear" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/Number of Transaction Error Clear" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAKIN/Bank Flush Error Clear" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAKOUT Clear" mask="0x00008000" name="NAK_OUT"/>
        </register>
        <register caption="UDPHS Endpoint Status Register (endpoint = 15)" name="UDPHS_EPTSTA15" offset="0x2FC" rw="R" size="4">
          <bitfield caption="Stall Handshake Request" mask="0x00000020" name="FRCESTALL"/>
          <bitfield caption="Toggle Sequencing" mask="0x000000C0" name="TOGGLESQ_STA" values="UDPHS_EPTSTA15__TOGGLESQ_STA"/>
          <bitfield caption="Overflow Error" mask="0x00000100" name="ERR_OVFLW"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="RX_BK_RDY"/>
          <bitfield caption="Received OUT Data/KILL Bank" mask="0x00000200" name="KILL_BANK"/>
          <bitfield caption="Transmitted IN Data Complete" mask="0x00000400" name="TX_COMPLT"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="TX_PK_RDY"/>
          <bitfield caption="TX Packet Ready/Transaction Error" mask="0x00000800" name="ERR_TRANS"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="RX_SETUP"/>
          <bitfield caption="Received SETUP/Error Flow" mask="0x00001000" name="ERR_FL_ISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="STALL_SNT"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_CRISO"/>
          <bitfield caption="Stall Sent/CRC ISO Error/Number of Transaction Error" mask="0x00002000" name="ERR_NBTRA"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="NAK_IN"/>
          <bitfield caption="NAK IN/Bank Flush Error" mask="0x00004000" name="ERR_FLUSH"/>
          <bitfield caption="NAK OUT" mask="0x00008000" name="NAK_OUT"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CURRENT_BANK"/>
          <bitfield caption="Current Bank/Control Direction" mask="0x00030000" name="CONTROL_DIR"/>
          <bitfield caption="Busy Bank Number" mask="0x000C0000" name="BUSY_BANK_STA" values="UDPHS_EPTSTA15__BUSY_BANK_STA"/>
          <bitfield caption="UDPHS Byte Count" mask="0x7FF00000" name="BYTE_COUNT"/>
          <bitfield caption="Short Packet" mask="0x80000000" name="SHRT_PCKT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 0)" name="UDPHS_DMANXTDSC0" offset="0x300" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 0)" name="UDPHS_DMAADDRESS0" offset="0x304" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 0)" name="UDPHS_DMACONTROL0" offset="0x308" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 0)" name="UDPHS_DMASTATUS0" offset="0x30C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 1)" name="UDPHS_DMANXTDSC1" offset="0x310" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 1)" name="UDPHS_DMAADDRESS1" offset="0x314" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 1)" name="UDPHS_DMACONTROL1" offset="0x318" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 1)" name="UDPHS_DMASTATUS1" offset="0x31C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 2)" name="UDPHS_DMANXTDSC2" offset="0x320" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 2)" name="UDPHS_DMAADDRESS2" offset="0x324" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 2)" name="UDPHS_DMACONTROL2" offset="0x328" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 2)" name="UDPHS_DMASTATUS2" offset="0x32C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 3)" name="UDPHS_DMANXTDSC3" offset="0x330" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 3)" name="UDPHS_DMAADDRESS3" offset="0x334" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 3)" name="UDPHS_DMACONTROL3" offset="0x338" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 3)" name="UDPHS_DMASTATUS3" offset="0x33C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 4)" name="UDPHS_DMANXTDSC4" offset="0x340" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 4)" name="UDPHS_DMAADDRESS4" offset="0x344" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 4)" name="UDPHS_DMACONTROL4" offset="0x348" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 4)" name="UDPHS_DMASTATUS4" offset="0x34C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 5)" name="UDPHS_DMANXTDSC5" offset="0x350" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 5)" name="UDPHS_DMAADDRESS5" offset="0x354" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 5)" name="UDPHS_DMACONTROL5" offset="0x358" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 5)" name="UDPHS_DMASTATUS5" offset="0x35C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
        <register caption="UDPHS DMA Next Descriptor Address Register (channel = 6)" name="UDPHS_DMANXTDSC6" offset="0x360" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="NXT_DSC_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Address Register (channel = 6)" name="UDPHS_DMAADDRESS6" offset="0x364" rw="RW" size="4">
          <bitfield caption="" mask="0xFFFFFFFF" name="BUFF_ADD"/>
        </register>
        <register caption="UDPHS DMA Channel Control Register (channel = 6)" name="UDPHS_DMACONTROL6" offset="0x368" rw="RW" size="4">
          <bitfield caption="" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Load Next Channel Transfer Descriptor Enable (Command)" mask="0x00000002" name="LDNXT_DSC"/>
          <bitfield caption="End of Transfer Enable (Control)" mask="0x00000004" name="END_TR_EN"/>
          <bitfield caption="End of Buffer Enable (Control)" mask="0x00000008" name="END_B_EN"/>
          <bitfield caption="End of Transfer Interrupt Enable" mask="0x00000010" name="END_TR_IT"/>
          <bitfield caption="End of Buffer Interrupt Enable" mask="0x00000020" name="END_BUFFIT"/>
          <bitfield caption="Descriptor Loaded Interrupt Enable" mask="0x00000040" name="DESC_LD_IT"/>
          <bitfield caption="Burst Lock Enable" mask="0x00000080" name="BURST_LCK"/>
          <bitfield caption="Buffer Byte Length (Write-only)" mask="0xFFFF0000" name="BUFF_LENGTH"/>
        </register>
        <register caption="UDPHS DMA Channel Status Register (channel = 6)" name="UDPHS_DMASTATUS6" offset="0x36C" rw="RW" size="4">
          <bitfield caption="Channel Enable Status" mask="0x00000001" name="CHANN_ENB"/>
          <bitfield caption="Channel Active Status" mask="0x00000002" name="CHANN_ACT"/>
          <bitfield caption="End of Channel Transfer Status" mask="0x00000010" name="END_TR_ST"/>
          <bitfield caption="End of Channel Buffer Status" mask="0x00000020" name="END_BF_ST"/>
          <bitfield caption="Descriptor Loaded Status" mask="0x00000040" name="DESC_LDST"/>
          <bitfield caption="Buffer Byte Count" mask="0xFFFF0000" name="BUFF_COUNT"/>
        </register>
      </register-group>
      <value-group caption="" name="UDPHS_TST__SPEED_CFG">
        <value caption="Normal Mode: The macro is in Full Speed mode, ready to make a High Speed identification, if the host supports it and then to automatically switch to High Speed mode" name="NORMAL" value="0x0"/>
        <value caption="Force High Speed: Set this value to force the hardware to work in High Speed mode. Only for debug or test purpose." name="HIGH_SPEED" value="0x2"/>
        <value caption="Force Full Speed: Set this value to force the hardware to work only in Full Speed mode. In this configuration, the macro will not respond to a High Speed reset handshake." name="FULL_SPEED" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG0__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG0__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG0__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA0__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA0__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG1__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG1__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG1__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA1__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA1__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG2__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG2__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG2__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA2__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA2__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG3__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG3__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG3__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA3__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA3__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG4__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG4__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG4__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA4__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA4__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG5__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG5__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG5__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA5__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA5__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG6__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG6__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG6__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA6__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA6__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG7__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG7__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG7__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA7__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA7__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG8__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG8__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG8__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA8__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA8__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG9__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG9__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG9__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA9__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA9__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG10__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG10__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG10__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA10__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA10__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG11__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG11__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG11__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA11__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA11__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG12__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG12__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG12__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA12__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA12__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG13__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG13__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG13__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA13__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA13__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG14__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG14__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG14__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA14__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA14__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG15__EPT_SIZE">
        <value caption="8 bytes" name="_8" value="0x0"/>
        <value caption="16 bytes" name="_16" value="0x1"/>
        <value caption="32 bytes" name="_32" value="0x2"/>
        <value caption="64 bytes" name="_64" value="0x3"/>
        <value caption="128 bytes" name="_128" value="0x4"/>
        <value caption="256 bytes" name="_256" value="0x5"/>
        <value caption="512 bytes" name="_512" value="0x6"/>
        <value caption="1024 bytes" name="_1024" value="0x7"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG15__EPT_TYPE">
        <value caption="Control endpoint" name="CTRL8" value="0x0"/>
        <value caption="Isochronous endpoint" name="ISO" value="0x1"/>
        <value caption="Bulk endpoint" name="BULK" value="0x2"/>
        <value caption="Interrupt endpoint" name="INT" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTCFG15__BK_NUMBER">
        <value caption="Zero bank, the endpoint is not mapped in memory" name="_0" value="0x0"/>
        <value caption="One bank (bank 0)" name="_1" value="0x1"/>
        <value caption="Double bank (Ping-Pong: bank0/bank1)" name="_2" value="0x2"/>
        <value caption="Triple bank (bank0/bank1/bank2)" name="_3" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA15__TOGGLESQ_STA">
        <value caption="DATA0" name="DATA0" value="0x0"/>
        <value caption="DATA1" name="DATA1" value="0x1"/>
        <value caption="Data2 (only for High Bandwidth Isochronous Endpoint)" name="DATA2" value="0x2"/>
        <value caption="MData (only for High Bandwidth Isochronous Endpoint)" name="MDATA" value="0x3"/>
      </value-group>
      <value-group caption="" name="UDPHS_EPTSTA15__BUSY_BANK_STA">
        <value caption="1 busy bank" name="_1BUSYBANK" value="0x0"/>
        <value caption="2 busy banks" name="_2BUSYBANKS" value="0x1"/>
        <value caption="3 busy banks" name="_3BUSYBANKS" value="0x2"/>
      </value-group>
    </module>
    <module caption="Universal Synchronous Asynchronous Receiver Transmitter" name="USART" version="6089Y">
      <register-group name="USART">
        <register caption="Control Register" name="US_CR" offset="0x0000" rw="W" size="4">
          <bitfield caption="Reset Receiver" mask="0x00000004" name="RSTRX"/>
          <bitfield caption="Reset Transmitter" mask="0x00000008" name="RSTTX"/>
          <bitfield caption="Receiver Enable" mask="0x00000010" name="RXEN"/>
          <bitfield caption="Receiver Disable" mask="0x00000020" name="RXDIS"/>
          <bitfield caption="Transmitter Enable" mask="0x00000040" name="TXEN"/>
          <bitfield caption="Transmitter Disable" mask="0x00000080" name="TXDIS"/>
          <bitfield caption="Reset Status Bits" mask="0x00000100" name="RSTSTA"/>
          <bitfield caption="Start Break" mask="0x00000200" name="STTBRK"/>
          <bitfield caption="Stop Break" mask="0x00000400" name="STPBRK"/>
          <bitfield caption="Start Time-out" mask="0x00000800" name="STTTO"/>
          <bitfield caption="Send Address" mask="0x00001000" name="SENDA"/>
          <bitfield caption="Reset Iterations" mask="0x00002000" name="RSTIT"/>
          <bitfield caption="Reset Non Acknowledge" mask="0x00004000" name="RSTNACK"/>
          <bitfield caption="Rearm Time-out" mask="0x00008000" name="RETTO"/>
          <bitfield caption="Request to Send Enable" mask="0x00040000" name="RTSEN"/>
          <bitfield caption="Force SPI Chip Select" mask="0x00040000" name="FCS"/>
          <bitfield caption="Request to Send Disable" mask="0x00080000" name="RTSDIS"/>
          <bitfield caption="Release SPI Chip Select" mask="0x00080000" name="RCS"/>
        </register>
        <register caption="Mode Register" name="US_MR" offset="0x0004" rw="RW" size="4">
          <bitfield caption="" mask="0x0000000F" name="USART_MODE" values="US_MR__USART_MODE"/>
          <bitfield caption="Clock Selection" mask="0x00000030" name="USCLKS" values="US_MR__USCLKS"/>
          <bitfield caption="Character Length." mask="0x000000C0" name="CHRL" values="US_MR__CHRL"/>
          <bitfield caption="Synchronous Mode Select" mask="0x00000100" name="SYNC"/>
          <bitfield caption="SPI Clock Phase" mask="0x00000100" name="CPHA"/>
          <bitfield caption="Parity Type" mask="0x00000E00" name="PAR" values="US_MR__PAR"/>
          <bitfield caption="Number of Stop Bits" mask="0x00003000" name="NBSTOP" values="US_MR__NBSTOP"/>
          <bitfield caption="Channel Mode" mask="0x0000C000" name="CHMODE" values="US_MR__CHMODE"/>
          <bitfield caption="Bit Order" mask="0x00010000" name="MSBF"/>
          <bitfield caption="SPI Clock Polarity" mask="0x00010000" name="CPOL"/>
          <bitfield caption="9-bit Character Length" mask="0x00020000" name="MODE9"/>
          <bitfield caption="Clock Output Select" mask="0x00040000" name="CLKO"/>
          <bitfield caption="Oversampling Mode" mask="0x00080000" name="OVER"/>
          <bitfield caption="Inhibit Non Acknowledge" mask="0x00100000" name="INACK"/>
          <bitfield caption="Disable Successive NACK" mask="0x00200000" name="DSNACK"/>
          <bitfield caption="Variable Synchronization of Command/Data Sync Start Frame Delimiter" mask="0x00400000" name="VAR_SYNC"/>
          <bitfield caption="INverted Data" mask="0x00800000" name="INVDATA"/>
          <bitfield caption="" mask="0x07000000" name="MAX_ITERATION"/>
          <bitfield caption="Infrared Receive Line Filter" mask="0x10000000" name="FILTER"/>
          <bitfield caption="Manchester Encoder/Decoder Enable" mask="0x20000000" name="MAN"/>
          <bitfield caption="Manchester Synchronization Mode" mask="0x40000000" name="MODSYNC"/>
          <bitfield caption="Start Frame Delimiter Selector" mask="0x80000000" name="ONEBIT"/>
        </register>
        <register caption="Interrupt Enable Register" name="US_IER" offset="0x0008" rw="W" size="4">
          <bitfield caption="RXRDY Interrupt Enable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Enable" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Enable" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Enable" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Enable" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Enable" mask="0x00000080" name="PARE"/>
          <bitfield caption="Time-out Interrupt Enable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Enable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached" mask="0x00000400" name="ITER"/>
          <bitfield caption="SPI Underrun Error" mask="0x00000400" name="UNRE"/>
          <bitfield caption="Non AcknowledgeInterrupt Enable" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Enable" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Manchester Error or  Interrupt Enable" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="Interrupt Disable Register" name="US_IDR" offset="0x000C" rw="W" size="4">
          <bitfield caption="RXRDY Interrupt Disable" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Disable" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Disable" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Disable" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Disable" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Disable" mask="0x00000080" name="PARE"/>
          <bitfield caption="Time-out Interrupt Disable" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Disable" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached Disable" mask="0x00000400" name="ITER"/>
          <bitfield caption="SPI Underrun Error Disable" mask="0x00000400" name="UNRE"/>
          <bitfield caption="Non AcknowledgeInterrupt Disable" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Disable" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Manchester Error or  Interrupt Disable" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="Interrupt Mask Register" name="US_IMR" offset="0x0010" rw="R" size="4">
          <bitfield caption="RXRDY Interrupt Mask" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="TXRDY Interrupt Mask" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Receiver Break Interrupt Mask" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error Interrupt Mask" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error Interrupt Mask" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error Interrupt Mask" mask="0x00000080" name="PARE"/>
          <bitfield caption="Time-out Interrupt Mask" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="TXEMPTY Interrupt Mask" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached Mask" mask="0x00000400" name="ITER"/>
          <bitfield caption="SPI Underrun Error Mask" mask="0x00000400" name="UNRE"/>
          <bitfield caption="Non AcknowledgeInterrupt Mask" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Interrupt Mask" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Manchester Error or  Interrupt Mask" mask="0x01000000" name="MANE"/>
        </register>
        <register caption="Channel Status Register" name="US_CSR" offset="0x0014" rw="R" size="4">
          <bitfield caption="Receiver Ready" mask="0x00000001" name="RXRDY"/>
          <bitfield caption="Transmitter Ready" mask="0x00000002" name="TXRDY"/>
          <bitfield caption="Break Received/End of Break" mask="0x00000004" name="RXBRK"/>
          <bitfield caption="Overrun Error" mask="0x00000020" name="OVRE"/>
          <bitfield caption="Framing Error" mask="0x00000040" name="FRAME"/>
          <bitfield caption="Parity Error" mask="0x00000080" name="PARE"/>
          <bitfield caption="Receiver Time-out" mask="0x00000100" name="TIMEOUT"/>
          <bitfield caption="Transmitter Empty" mask="0x00000200" name="TXEMPTY"/>
          <bitfield caption="Max number of Repetitions Reached" mask="0x00000400" name="ITER"/>
          <bitfield caption="Underrun Error" mask="0x00000400" name="UNRE"/>
          <bitfield caption="Non AcknowledgeInterrupt" mask="0x00002000" name="NACK"/>
          <bitfield caption="Clear to Send Input Change Flag" mask="0x00080000" name="CTSIC"/>
          <bitfield caption="Image of CTS Input" mask="0x00800000" name="CTS"/>
          <bitfield caption="Manchester Error or" mask="0x01000000" name="MANERR"/>
        </register>
        <register caption="Receiver Holding Register" name="US_RHR" offset="0x0018" rw="R" size="4">
          <bitfield caption="Received Character" mask="0x000001FF" name="RXCHR"/>
          <bitfield caption="Received Sync" mask="0x00008000" name="RXSYNH"/>
        </register>
        <register caption="Transmitter Holding Register" name="US_THR" offset="0x001C" rw="W" size="4">
          <bitfield caption="Character to be Transmitted" mask="0x000001FF" name="TXCHR"/>
          <bitfield caption="Sync Field to be transmitted" mask="0x00008000" name="TXSYNH"/>
        </register>
        <register caption="Baud Rate Generator Register" name="US_BRGR" offset="0x0020" rw="RW" size="4">
          <bitfield caption="Clock Divider" mask="0x0000FFFF" name="CD"/>
          <bitfield caption="Fractional Part" mask="0x00070000" name="FP"/>
        </register>
        <register caption="Receiver Time-out Register" name="US_RTOR" offset="0x0024" rw="RW" size="4">
          <bitfield caption="Time-out Value" mask="0x0000FFFF" name="TO"/>
        </register>
        <register caption="Transmitter Timeguard Register" name="US_TTGR" offset="0x0028" rw="RW" size="4">
          <bitfield caption="Timeguard Value" mask="0x000000FF" name="TG"/>
        </register>
        <register caption="FI DI Ratio Register" name="US_FIDI" offset="0x0040" rw="RW" size="4">
          <bitfield caption="FI Over DI Ratio Value" mask="0x000007FF" name="FI_DI_RATIO"/>
        </register>
        <register caption="Number of Errors Register" name="US_NER" offset="0x0044" rw="R" size="4">
          <bitfield caption="Number of Errors" mask="0x000000FF" name="NB_ERRORS"/>
        </register>
        <register caption="IrDA Filter Register" name="US_IF" offset="0x004C" rw="RW" size="4">
          <bitfield caption="IrDA Filter" mask="0x000000FF" name="IRDA_FILTER"/>
        </register>
        <register caption="Manchester Encoder Decoder Register" name="US_MAN" offset="0x0050" rw="RW" size="4">
          <bitfield caption="Transmitter Preamble Length" mask="0x0000000F" name="TX_PL"/>
          <bitfield caption="Transmitter Preamble Pattern" mask="0x00000300" name="TX_PP" values="US_MAN__TX_PP"/>
          <bitfield caption="Transmitter Manchester Polarity" mask="0x00001000" name="TX_MPOL"/>
          <bitfield caption="Receiver Preamble Length" mask="0x000F0000" name="RX_PL"/>
          <bitfield caption="Receiver Preamble Pattern detected" mask="0x03000000" name="RX_PP" values="US_MAN__RX_PP"/>
          <bitfield caption="Receiver Manchester Polarity" mask="0x10000000" name="RX_MPOL"/>
          <bitfield caption="Must Be Set to 1" mask="0x20000000" name="ONE"/>
          <bitfield caption="Drift compensation" mask="0x40000000" name="DRIFT"/>
        </register>
        <register caption="Write Protect Mode Register" name="US_WPMR" offset="0xE4" rw="RW" size="4">
          <bitfield caption="Write Protect Enable" mask="0x00000001" name="WPEN"/>
          <bitfield caption="Write Protect KEY" mask="0xFFFFFF00" name="WPKEY"/>
        </register>
        <register caption="Write Protect Status Register" name="US_WPSR" offset="0xE8" rw="R" size="4">
          <bitfield caption="Write Protect Violation Status" mask="0x00000001" name="WPVS"/>
          <bitfield caption="Write Protect Violation Source" mask="0x00FFFF00" name="WPVSRC"/>
        </register>
      </register-group>
      <value-group caption="" name="US_MR__USART_MODE">
        <value caption="Normal mode" name="NORMAL" value="0x0"/>
        <value caption="RS485" name="RS485" value="0x1"/>
        <value caption="Hardware Handshaking" name="HW_HANDSHAKING" value="0x2"/>
        <value caption="IS07816 Protocol: T = 0" name="IS07816_T_0" value="0x4"/>
        <value caption="IS07816 Protocol: T = 1" name="IS07816_T_1" value="0x6"/>
        <value caption="IrDA" name="IRDA" value="0x8"/>
        <value caption="SPI Master" name="SPI_MASTER" value="0xE"/>
        <value caption="SPI Slave" name="SPI_SLAVE" value="0xF"/>
      </value-group>
      <value-group caption="" name="US_MR__USCLKS">
        <value caption="Master Clock MCK is selected" name="MCK" value="0x0"/>
        <value caption="Internal Clock Divided MCK/DIV (DIV=(DIV=8)) is selected" name="DIV" value="0x1"/>
        <value caption="Serial Clock SLK is selected" name="SCK" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MR__CHRL">
        <value caption="Character length is 5 bits" name="_5_BIT" value="0x0"/>
        <value caption="Character length is 6 bits" name="_6_BIT" value="0x1"/>
        <value caption="Character length is 7 bits" name="_7_BIT" value="0x2"/>
        <value caption="Character length is 8 bits" name="_8_BIT" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MR__PAR">
        <value caption="Even parity" name="EVEN" value="0x0"/>
        <value caption="Odd parity" name="ODD" value="0x1"/>
        <value caption="Parity forced to 0 (Space)" name="SPACE" value="0x2"/>
        <value caption="Parity forced to 1 (Mark)" name="MARK" value="0x3"/>
        <value caption="No parity" name="NO" value="0x4"/>
        <value caption="Multidrop mode" name="MULTIDROP" value="0x6"/>
      </value-group>
      <value-group caption="" name="US_MR__NBSTOP">
        <value caption="1 stop bit" name="_1_BIT" value="0x0"/>
        <value caption="1.5 stop bit (SYNC = 0) or reserved (SYNC = 1)" name="_1_5_BIT" value="0x1"/>
        <value caption="2 stop bits" name="_2_BIT" value="0x2"/>
      </value-group>
      <value-group caption="" name="US_MR__CHMODE">
        <value caption="Normal Mode" name="NORMAL" value="0x0"/>
        <value caption="Automatic Echo. Receiver input is connected to the TXD pin." name="AUTOMATIC" value="0x1"/>
        <value caption="Local Loopback. Transmitter output is connected to the Receiver Input." name="LOCAL_LOOPBACK" value="0x2"/>
        <value caption="Remote Loopback. RXD pin is internally connected to the TXD pin." name="REMOTE_LOOPBACK" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MAN__TX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
      <value-group caption="" name="US_MAN__RX_PP">
        <value caption="The preamble is composed of '1's" name="ALL_ONE" value="0x0"/>
        <value caption="The preamble is composed of '0's" name="ALL_ZERO" value="0x1"/>
        <value caption="The preamble is composed of '01's" name="ZERO_ONE" value="0x2"/>
        <value caption="The preamble is composed of '10's" name="ONE_ZERO" value="0x3"/>
      </value-group>
    </module>
    <module caption="Watchdog Timer" name="WDT" version="6080C">
      <register-group name="WDT">
        <register caption="Control Register" name="WDT_CR" offset="0x00" rw="W" size="4">
          <bitfield caption="Watchdog Restart" mask="0x00000001" name="WDRSTT"/>
          <bitfield caption="Password" mask="0xFF000000" name="KEY"/>
        </register>
        <register caption="Mode Register" name="WDT_MR" offset="0x04" rw="RW" size="4">
          <bitfield caption="Watchdog Counter Value" mask="0x00000FFF" name="WDV"/>
          <bitfield caption="Watchdog Fault Interrupt Enable" mask="0x00001000" name="WDFIEN"/>
          <bitfield caption="Watchdog Reset Enable" mask="0x00002000" name="WDRSTEN"/>
          <bitfield caption="Watchdog Reset Processor" mask="0x00004000" name="WDRPROC"/>
          <bitfield caption="Watchdog Disable" mask="0x00008000" name="WDDIS"/>
          <bitfield caption="Watchdog Delta Value" mask="0x0FFF0000" name="WDD"/>
          <bitfield caption="Watchdog Debug Halt" mask="0x10000000" name="WDDBGHLT"/>
          <bitfield caption="Watchdog Idle Halt" mask="0x20000000" name="WDIDLEHLT"/>
        </register>
        <register caption="Status Register" name="WDT_SR" offset="0x08" rw="R" size="4">
          <bitfield caption="Watchdog Underflow" mask="0x00000001" name="WDUNF"/>
          <bitfield caption="Watchdog Error" mask="0x00000002" name="WDERR"/>
        </register>
      </register-group>
    </module>
  </modules>
</avr-tools-device-file>
