<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_tlb</a></h1>
<div class="docblock">
<p>AXI4+ATOP Translation Lookaside Buffer (TLB)</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AxiSlvPortAddrWidth" class="impl"><code class="in-band">AxiSlvPortAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of main AXI4+ATOP slave port</p>
</div><h3 id="parameter.AxiMstPortAddrWidth" class="impl"><code class="in-band">AxiMstPortAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of main AXI4+ATOP master port</p>
</div><h3 id="parameter.AxiDataWidth" class="impl"><code class="in-band">AxiDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Data width of main AXI4+ATOP slave and master port</p>
</div><h3 id="parameter.AxiIdWidth" class="impl"><code class="in-band">AxiIdWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>ID width of main AXI4+ATOP slave and master port</p>
</div><h3 id="parameter.AxiUserWidth" class="impl"><code class="in-band">AxiUserWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Width of user signal of main AXI4+ATOP slave and master port</p>
</div><h3 id="parameter.AxiSlvPortMaxTxns" class="impl"><code class="in-band">AxiSlvPortMaxTxns<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Maximum number of in-flight transactions on main AXI4+ATOP slave port</p>
</div><h3 id="parameter.CfgAxiAddrWidth" class="impl"><code class="in-band">CfgAxiAddrWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Address width of configuration AXI4-Lite port</p>
</div><h3 id="parameter.CfgAxiDataWidth" class="impl"><code class="in-band">CfgAxiDataWidth<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Data width of configuration AXI4-Lite port</p>
</div><h3 id="parameter.L1NumEntries" class="impl"><code class="in-band">L1NumEntries<span class="type-annotation">: int unsigned</span></code></h3><div class="docblock"
><p>Number of entries in L1 TLB</p>
</div><h3 id="parameter.L1CutAx" class="impl"><code class="in-band">L1CutAx<span class="type-annotation">: bit</span></code></h3><div class="docblock"
><p>Pipeline AW and AR channel after L1 TLB</p>
</div><h3 id="parameter.slv_req_t" class="impl"><code class="in-band">slv_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Request type of main AXI4+ATOP slave port</p>
</div><h3 id="parameter.mst_req_t" class="impl"><code class="in-band">mst_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Request type of main AXI4+ATOP master port</p>
</div><h3 id="parameter.axi_resp_t" class="impl"><code class="in-band">axi_resp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Response type of main AXI4+ATOP slave and master ports</p>
</div><h3 id="parameter.lite_req_t" class="impl"><code class="in-band">lite_req_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Request type of configuration AXI4-Lite slave port</p>
</div><h3 id="parameter.lite_resp_t" class="impl"><code class="in-band">lite_resp_t<span class="type-annotation">: type</span></code></h3><div class="docblock"
><p>Response type of configuration AXI4-Lite slave port</p>
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band">clk_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Rising-edge clock of all ports</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band">rst_ni<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Asynchronous reset, active low</p>
</div><h3 id="port.test_en_i" class="impl"><code class="in-band">test_en_i<span class="type-annotation">: input  logic</span></code></h3><div class="docblock"
><p>Test mode enable</p>
</div><h3 id="port.slv_req_i" class="impl"><code class="in-band">slv_req_i<span class="type-annotation">: input  slv_req_t</span></code></h3><div class="docblock"
><p>Main slave port request</p>
</div><h3 id="port.slv_resp_o" class="impl"><code class="in-band">slv_resp_o<span class="type-annotation">: output axi_resp_t</span></code></h3><div class="docblock"
><p>Main slave port response</p>
</div><h3 id="port.mst_req_o" class="impl"><code class="in-band">mst_req_o<span class="type-annotation">: output mst_req_t</span></code></h3><div class="docblock"
><p>Main master port request</p>
</div><h3 id="port.mst_resp_i" class="impl"><code class="in-band">mst_resp_i<span class="type-annotation">: input  axi_resp_t</span></code></h3><div class="docblock"
><p>Main master port response</p>
</div><h3 id="port.cfg_req_i" class="impl"><code class="in-band">cfg_req_i<span class="type-annotation">: input  lite_req_t</span></code></h3><div class="docblock"
><p>Configuration port request</p>
</div><h3 id="port.cfg_resp_o" class="impl"><code class="in-band">cfg_resp_o<span class="type-annotation">: output lite_resp_t</span></code></h3><div class="docblock"
><p>Configuration port response</p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.slv_addr_t.html">slv_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_addr_t.html">mst_addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_aw_t.html">slv_aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_aw_t.html">mst_aw_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_t.html">w_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_t.html">b_t</a></td><td></td></tr><tr><td><a class="type" href="type.slv_ar_t.html">slv_ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.mst_ar_t.html">mst_ar_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_t.html">r_t</a></td><td></td></tr><tr><td><a class="type" href="type.tlb_res_t.html">tlb_res_t</a></td><td><p>Translation lookup result.</p>
</td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.l1_tlb_wr_res" class="impl"><code class="in-band">l1_tlb_wr_res<span class="type-annotation">: tlb_res_t</span></code></h3><div class="docblock"
></div><h3 id="signal.l1_tlb_rd_res" class="impl"><code class="in-band">l1_tlb_rd_res<span class="type-annotation">: tlb_res_t</span></code></h3><div class="docblock"
></div><h3 id="signal.demux_req" class="impl"><code class="in-band">demux_req<span class="type-annotation">: slv_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.demux_resp" class="impl"><code class="in-band">demux_resp<span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mod_addr_req" class="impl"><code class="in-band">mod_addr_req<span class="type-annotation">: slv_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.err_slv_req" class="impl"><code class="in-band">err_slv_req<span class="type-annotation">: slv_req_t</span></code></h3><div class="docblock"
></div><h3 id="signal.mod_addr_resp" class="impl"><code class="in-band">mod_addr_resp<span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.err_slv_resp" class="impl"><code class="in-band">err_slv_resp<span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock"
></div><h3 id="signal.l1_tlb_wr_res_addr_buf" class="impl"><code class="in-band">l1_tlb_wr_res_addr_buf<span class="type-annotation">: mst_addr_t</span></code></h3><div class="docblock"
></div><h3 id="signal.l1_tlb_rd_res_addr_buf" class="impl"><code class="in-band">l1_tlb_rd_res_addr_buf<span class="type-annotation">: mst_addr_t</span></code></h3><div class="docblock"
></div></section>
</body>
</html>
