// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "07/07/2014 12:25:17"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module memory (
	clk,
	nrst,
	MDR_load,
	MAR_load,
	MEM_valid,
	MEM_en,
	MEM_rw,
	MEM_bus);
input 	clk;
input 	nrst;
input 	MDR_load;
input 	MAR_load;
input 	MEM_valid;
input 	MEM_en;
input 	MEM_rw;
inout 	[15:0] MEM_bus;

// Design Ports Information
// MEM_bus[0]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[1]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[2]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[3]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[4]	=>  Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[5]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[6]	=>  Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[7]	=>  Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[8]	=>  Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[9]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[10]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[11]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[12]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[13]	=>  Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[14]	=>  Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_bus[15]	=>  Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// MEM_valid	=>  Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MDR_load	=>  Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// nrst	=>  Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MEM_en	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MEM_rw	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// MAR_load	=>  Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \MEM_rw~clkctrl_outclk ;
wire \MEM_bus[0]~0 ;
wire \MEM_bus[1]~1 ;
wire \MEM_bus[2]~2 ;
wire \MEM_bus[3]~3 ;
wire \MEM_bus[4]~4 ;
wire \MEM_bus[5]~5 ;
wire \MEM_bus[6]~6 ;
wire \MEM_bus[7]~7 ;
wire \MEM_bus[8]~8 ;
wire \MEM_bus[9]~9 ;
wire \MEM_bus[10]~10 ;
wire \MEM_bus[11]~11 ;
wire \MEM_bus[12]~12 ;
wire \MEM_bus[13]~13 ;
wire \MEM_bus[14]~14 ;
wire \MEM_bus[15]~15 ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \dataIn[0]~feeder_combout ;
wire \nrst~combout ;
wire \nrst~clkctrl_outclk ;
wire \MEM_en~combout ;
wire \MEM_rw~combout ;
wire \MAR_load~combout ;
wire \dataIn[0]~0_combout ;
wire \mar[0]~feeder_combout ;
wire \mar[1]~feeder_combout ;
wire \mar[2]~feeder_combout ;
wire \mar[3]~feeder_combout ;
wire \mar[4]~feeder_combout ;
wire \mar[5]~feeder_combout ;
wire \mar[6]~feeder_combout ;
wire \mar[7]~feeder_combout ;
wire \mar[8]~feeder_combout ;
wire \mar[9]~feeder_combout ;
wire \mar[10]~feeder_combout ;
wire \mar[11]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \mdr[0]~0_combout ;
wire \mdr[15]~1_combout ;
wire \MEM_valid~combout ;
wire \MDR_load~combout ;
wire \dataIn[1]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ;
wire \mdr[1]~2_combout ;
wire \dataIn[2]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \mdr[2]~3_combout ;
wire \dataIn[3]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ;
wire \mdr[3]~4_combout ;
wire \dataIn[4]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ;
wire \mdr[4]~5_combout ;
wire \dataIn[5]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ;
wire \mdr[5]~6_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout ;
wire \mdr[6]~7_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout ;
wire \mdr[7]~8_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \mdr[8]~9_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout ;
wire \mdr[9]~10_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \mdr[10]~11_combout ;
wire \dataIn[11]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout ;
wire \mdr[11]~12_combout ;
wire \dataIn[12]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout ;
wire \mdr[12]~13_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout ;
wire \mdr[13]~14_combout ;
wire \dataIn[14]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout ;
wire \mdr[14]~15_combout ;
wire \dataIn[15]~feeder_combout ;
wire \mem1|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout ;
wire \mdr[15]~16_combout ;
wire [15:0] mdr;
wire [11:0] mar;
wire [15:0] dataIn;

wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \mem1|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \mem1|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout  = \mem1|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

// Location: CLKCTRL_G2
cycloneii_clkctrl \MEM_rw~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\MEM_rw~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\MEM_rw~clkctrl_outclk ));
// synopsys translate_off
defparam \MEM_rw~clkctrl .clock_type = "global clock";
defparam \MEM_rw~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[0]~I (
	.datain(mdr[0]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[0]~0 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[0]));
// synopsys translate_off
defparam \MEM_bus[0]~I .input_async_reset = "none";
defparam \MEM_bus[0]~I .input_power_up = "low";
defparam \MEM_bus[0]~I .input_register_mode = "none";
defparam \MEM_bus[0]~I .input_sync_reset = "none";
defparam \MEM_bus[0]~I .oe_async_reset = "none";
defparam \MEM_bus[0]~I .oe_power_up = "low";
defparam \MEM_bus[0]~I .oe_register_mode = "none";
defparam \MEM_bus[0]~I .oe_sync_reset = "none";
defparam \MEM_bus[0]~I .operation_mode = "bidir";
defparam \MEM_bus[0]~I .output_async_reset = "none";
defparam \MEM_bus[0]~I .output_power_up = "low";
defparam \MEM_bus[0]~I .output_register_mode = "none";
defparam \MEM_bus[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[1]~I (
	.datain(mdr[1]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[1]~1 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[1]));
// synopsys translate_off
defparam \MEM_bus[1]~I .input_async_reset = "none";
defparam \MEM_bus[1]~I .input_power_up = "low";
defparam \MEM_bus[1]~I .input_register_mode = "none";
defparam \MEM_bus[1]~I .input_sync_reset = "none";
defparam \MEM_bus[1]~I .oe_async_reset = "none";
defparam \MEM_bus[1]~I .oe_power_up = "low";
defparam \MEM_bus[1]~I .oe_register_mode = "none";
defparam \MEM_bus[1]~I .oe_sync_reset = "none";
defparam \MEM_bus[1]~I .operation_mode = "bidir";
defparam \MEM_bus[1]~I .output_async_reset = "none";
defparam \MEM_bus[1]~I .output_power_up = "low";
defparam \MEM_bus[1]~I .output_register_mode = "none";
defparam \MEM_bus[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[2]~I (
	.datain(mdr[2]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[2]~2 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[2]));
// synopsys translate_off
defparam \MEM_bus[2]~I .input_async_reset = "none";
defparam \MEM_bus[2]~I .input_power_up = "low";
defparam \MEM_bus[2]~I .input_register_mode = "none";
defparam \MEM_bus[2]~I .input_sync_reset = "none";
defparam \MEM_bus[2]~I .oe_async_reset = "none";
defparam \MEM_bus[2]~I .oe_power_up = "low";
defparam \MEM_bus[2]~I .oe_register_mode = "none";
defparam \MEM_bus[2]~I .oe_sync_reset = "none";
defparam \MEM_bus[2]~I .operation_mode = "bidir";
defparam \MEM_bus[2]~I .output_async_reset = "none";
defparam \MEM_bus[2]~I .output_power_up = "low";
defparam \MEM_bus[2]~I .output_register_mode = "none";
defparam \MEM_bus[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[3]~I (
	.datain(mdr[3]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[3]~3 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[3]));
// synopsys translate_off
defparam \MEM_bus[3]~I .input_async_reset = "none";
defparam \MEM_bus[3]~I .input_power_up = "low";
defparam \MEM_bus[3]~I .input_register_mode = "none";
defparam \MEM_bus[3]~I .input_sync_reset = "none";
defparam \MEM_bus[3]~I .oe_async_reset = "none";
defparam \MEM_bus[3]~I .oe_power_up = "low";
defparam \MEM_bus[3]~I .oe_register_mode = "none";
defparam \MEM_bus[3]~I .oe_sync_reset = "none";
defparam \MEM_bus[3]~I .operation_mode = "bidir";
defparam \MEM_bus[3]~I .output_async_reset = "none";
defparam \MEM_bus[3]~I .output_power_up = "low";
defparam \MEM_bus[3]~I .output_register_mode = "none";
defparam \MEM_bus[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[4]~I (
	.datain(mdr[4]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[4]~4 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[4]));
// synopsys translate_off
defparam \MEM_bus[4]~I .input_async_reset = "none";
defparam \MEM_bus[4]~I .input_power_up = "low";
defparam \MEM_bus[4]~I .input_register_mode = "none";
defparam \MEM_bus[4]~I .input_sync_reset = "none";
defparam \MEM_bus[4]~I .oe_async_reset = "none";
defparam \MEM_bus[4]~I .oe_power_up = "low";
defparam \MEM_bus[4]~I .oe_register_mode = "none";
defparam \MEM_bus[4]~I .oe_sync_reset = "none";
defparam \MEM_bus[4]~I .operation_mode = "bidir";
defparam \MEM_bus[4]~I .output_async_reset = "none";
defparam \MEM_bus[4]~I .output_power_up = "low";
defparam \MEM_bus[4]~I .output_register_mode = "none";
defparam \MEM_bus[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[5]~I (
	.datain(mdr[5]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[5]~5 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[5]));
// synopsys translate_off
defparam \MEM_bus[5]~I .input_async_reset = "none";
defparam \MEM_bus[5]~I .input_power_up = "low";
defparam \MEM_bus[5]~I .input_register_mode = "none";
defparam \MEM_bus[5]~I .input_sync_reset = "none";
defparam \MEM_bus[5]~I .oe_async_reset = "none";
defparam \MEM_bus[5]~I .oe_power_up = "low";
defparam \MEM_bus[5]~I .oe_register_mode = "none";
defparam \MEM_bus[5]~I .oe_sync_reset = "none";
defparam \MEM_bus[5]~I .operation_mode = "bidir";
defparam \MEM_bus[5]~I .output_async_reset = "none";
defparam \MEM_bus[5]~I .output_power_up = "low";
defparam \MEM_bus[5]~I .output_register_mode = "none";
defparam \MEM_bus[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_F10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[6]~I (
	.datain(mdr[6]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[6]~6 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[6]));
// synopsys translate_off
defparam \MEM_bus[6]~I .input_async_reset = "none";
defparam \MEM_bus[6]~I .input_power_up = "low";
defparam \MEM_bus[6]~I .input_register_mode = "none";
defparam \MEM_bus[6]~I .input_sync_reset = "none";
defparam \MEM_bus[6]~I .oe_async_reset = "none";
defparam \MEM_bus[6]~I .oe_power_up = "low";
defparam \MEM_bus[6]~I .oe_register_mode = "none";
defparam \MEM_bus[6]~I .oe_sync_reset = "none";
defparam \MEM_bus[6]~I .operation_mode = "bidir";
defparam \MEM_bus[6]~I .output_async_reset = "none";
defparam \MEM_bus[6]~I .output_power_up = "low";
defparam \MEM_bus[6]~I .output_register_mode = "none";
defparam \MEM_bus[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[7]~I (
	.datain(mdr[7]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[7]~7 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[7]));
// synopsys translate_off
defparam \MEM_bus[7]~I .input_async_reset = "none";
defparam \MEM_bus[7]~I .input_power_up = "low";
defparam \MEM_bus[7]~I .input_register_mode = "none";
defparam \MEM_bus[7]~I .input_sync_reset = "none";
defparam \MEM_bus[7]~I .oe_async_reset = "none";
defparam \MEM_bus[7]~I .oe_power_up = "low";
defparam \MEM_bus[7]~I .oe_register_mode = "none";
defparam \MEM_bus[7]~I .oe_sync_reset = "none";
defparam \MEM_bus[7]~I .operation_mode = "bidir";
defparam \MEM_bus[7]~I .output_async_reset = "none";
defparam \MEM_bus[7]~I .output_power_up = "low";
defparam \MEM_bus[7]~I .output_register_mode = "none";
defparam \MEM_bus[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_E12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[8]~I (
	.datain(mdr[8]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[8]~8 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[8]));
// synopsys translate_off
defparam \MEM_bus[8]~I .input_async_reset = "none";
defparam \MEM_bus[8]~I .input_power_up = "low";
defparam \MEM_bus[8]~I .input_register_mode = "none";
defparam \MEM_bus[8]~I .input_sync_reset = "none";
defparam \MEM_bus[8]~I .oe_async_reset = "none";
defparam \MEM_bus[8]~I .oe_power_up = "low";
defparam \MEM_bus[8]~I .oe_register_mode = "none";
defparam \MEM_bus[8]~I .oe_sync_reset = "none";
defparam \MEM_bus[8]~I .operation_mode = "bidir";
defparam \MEM_bus[8]~I .output_async_reset = "none";
defparam \MEM_bus[8]~I .output_power_up = "low";
defparam \MEM_bus[8]~I .output_register_mode = "none";
defparam \MEM_bus[8]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[9]~I (
	.datain(mdr[9]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[9]~9 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[9]));
// synopsys translate_off
defparam \MEM_bus[9]~I .input_async_reset = "none";
defparam \MEM_bus[9]~I .input_power_up = "low";
defparam \MEM_bus[9]~I .input_register_mode = "none";
defparam \MEM_bus[9]~I .input_sync_reset = "none";
defparam \MEM_bus[9]~I .oe_async_reset = "none";
defparam \MEM_bus[9]~I .oe_power_up = "low";
defparam \MEM_bus[9]~I .oe_register_mode = "none";
defparam \MEM_bus[9]~I .oe_sync_reset = "none";
defparam \MEM_bus[9]~I .operation_mode = "bidir";
defparam \MEM_bus[9]~I .output_async_reset = "none";
defparam \MEM_bus[9]~I .output_power_up = "low";
defparam \MEM_bus[9]~I .output_register_mode = "none";
defparam \MEM_bus[9]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[10]~I (
	.datain(mdr[10]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[10]~10 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[10]));
// synopsys translate_off
defparam \MEM_bus[10]~I .input_async_reset = "none";
defparam \MEM_bus[10]~I .input_power_up = "low";
defparam \MEM_bus[10]~I .input_register_mode = "none";
defparam \MEM_bus[10]~I .input_sync_reset = "none";
defparam \MEM_bus[10]~I .oe_async_reset = "none";
defparam \MEM_bus[10]~I .oe_power_up = "low";
defparam \MEM_bus[10]~I .oe_register_mode = "none";
defparam \MEM_bus[10]~I .oe_sync_reset = "none";
defparam \MEM_bus[10]~I .operation_mode = "bidir";
defparam \MEM_bus[10]~I .output_async_reset = "none";
defparam \MEM_bus[10]~I .output_power_up = "low";
defparam \MEM_bus[10]~I .output_register_mode = "none";
defparam \MEM_bus[10]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[11]~I (
	.datain(mdr[11]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[11]~11 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[11]));
// synopsys translate_off
defparam \MEM_bus[11]~I .input_async_reset = "none";
defparam \MEM_bus[11]~I .input_power_up = "low";
defparam \MEM_bus[11]~I .input_register_mode = "none";
defparam \MEM_bus[11]~I .input_sync_reset = "none";
defparam \MEM_bus[11]~I .oe_async_reset = "none";
defparam \MEM_bus[11]~I .oe_power_up = "low";
defparam \MEM_bus[11]~I .oe_register_mode = "none";
defparam \MEM_bus[11]~I .oe_sync_reset = "none";
defparam \MEM_bus[11]~I .operation_mode = "bidir";
defparam \MEM_bus[11]~I .output_async_reset = "none";
defparam \MEM_bus[11]~I .output_power_up = "low";
defparam \MEM_bus[11]~I .output_register_mode = "none";
defparam \MEM_bus[11]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[12]~I (
	.datain(mdr[12]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[12]~12 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[12]));
// synopsys translate_off
defparam \MEM_bus[12]~I .input_async_reset = "none";
defparam \MEM_bus[12]~I .input_power_up = "low";
defparam \MEM_bus[12]~I .input_register_mode = "none";
defparam \MEM_bus[12]~I .input_sync_reset = "none";
defparam \MEM_bus[12]~I .oe_async_reset = "none";
defparam \MEM_bus[12]~I .oe_power_up = "low";
defparam \MEM_bus[12]~I .oe_register_mode = "none";
defparam \MEM_bus[12]~I .oe_sync_reset = "none";
defparam \MEM_bus[12]~I .operation_mode = "bidir";
defparam \MEM_bus[12]~I .output_async_reset = "none";
defparam \MEM_bus[12]~I .output_power_up = "low";
defparam \MEM_bus[12]~I .output_register_mode = "none";
defparam \MEM_bus[12]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_B10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[13]~I (
	.datain(mdr[13]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[13]~13 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[13]));
// synopsys translate_off
defparam \MEM_bus[13]~I .input_async_reset = "none";
defparam \MEM_bus[13]~I .input_power_up = "low";
defparam \MEM_bus[13]~I .input_register_mode = "none";
defparam \MEM_bus[13]~I .input_sync_reset = "none";
defparam \MEM_bus[13]~I .oe_async_reset = "none";
defparam \MEM_bus[13]~I .oe_power_up = "low";
defparam \MEM_bus[13]~I .oe_register_mode = "none";
defparam \MEM_bus[13]~I .oe_sync_reset = "none";
defparam \MEM_bus[13]~I .operation_mode = "bidir";
defparam \MEM_bus[13]~I .output_async_reset = "none";
defparam \MEM_bus[13]~I .output_power_up = "low";
defparam \MEM_bus[13]~I .output_register_mode = "none";
defparam \MEM_bus[13]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_C10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[14]~I (
	.datain(mdr[14]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[14]~14 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[14]));
// synopsys translate_off
defparam \MEM_bus[14]~I .input_async_reset = "none";
defparam \MEM_bus[14]~I .input_power_up = "low";
defparam \MEM_bus[14]~I .input_register_mode = "none";
defparam \MEM_bus[14]~I .input_sync_reset = "none";
defparam \MEM_bus[14]~I .oe_async_reset = "none";
defparam \MEM_bus[14]~I .oe_power_up = "low";
defparam \MEM_bus[14]~I .oe_register_mode = "none";
defparam \MEM_bus[14]~I .oe_sync_reset = "none";
defparam \MEM_bus[14]~I .operation_mode = "bidir";
defparam \MEM_bus[14]~I .output_async_reset = "none";
defparam \MEM_bus[14]~I .output_power_up = "low";
defparam \MEM_bus[14]~I .output_register_mode = "none";
defparam \MEM_bus[14]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_G11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MEM_bus[15]~I (
	.datain(mdr[15]),
	.oe(\MEM_valid~combout ),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_bus[15]~15 ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_bus[15]));
// synopsys translate_off
defparam \MEM_bus[15]~I .input_async_reset = "none";
defparam \MEM_bus[15]~I .input_power_up = "low";
defparam \MEM_bus[15]~I .input_register_mode = "none";
defparam \MEM_bus[15]~I .input_sync_reset = "none";
defparam \MEM_bus[15]~I .oe_async_reset = "none";
defparam \MEM_bus[15]~I .oe_power_up = "low";
defparam \MEM_bus[15]~I .oe_register_mode = "none";
defparam \MEM_bus[15]~I .oe_sync_reset = "none";
defparam \MEM_bus[15]~I .operation_mode = "bidir";
defparam \MEM_bus[15]~I .output_async_reset = "none";
defparam \MEM_bus[15]~I .output_power_up = "low";
defparam \MEM_bus[15]~I .output_register_mode = "none";
defparam \MEM_bus[15]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N6
cycloneii_lcell_comb \dataIn[0]~feeder (
// Equation(s):
// \dataIn[0]~feeder_combout  = mdr[0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[0]),
	.cin(gnd),
	.combout(\dataIn[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[0]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \nrst~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\nrst~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(nrst));
// synopsys translate_off
defparam \nrst~I .input_async_reset = "none";
defparam \nrst~I .input_power_up = "low";
defparam \nrst~I .input_register_mode = "none";
defparam \nrst~I .input_sync_reset = "none";
defparam \nrst~I .oe_async_reset = "none";
defparam \nrst~I .oe_power_up = "low";
defparam \nrst~I .oe_register_mode = "none";
defparam \nrst~I .oe_sync_reset = "none";
defparam \nrst~I .operation_mode = "input";
defparam \nrst~I .output_async_reset = "none";
defparam \nrst~I .output_power_up = "low";
defparam \nrst~I .output_register_mode = "none";
defparam \nrst~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G1
cycloneii_clkctrl \nrst~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\nrst~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\nrst~clkctrl_outclk ));
// synopsys translate_off
defparam \nrst~clkctrl .clock_type = "global clock";
defparam \nrst~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MEM_en~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_en~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_en));
// synopsys translate_off
defparam \MEM_en~I .input_async_reset = "none";
defparam \MEM_en~I .input_power_up = "low";
defparam \MEM_en~I .input_register_mode = "none";
defparam \MEM_en~I .input_sync_reset = "none";
defparam \MEM_en~I .oe_async_reset = "none";
defparam \MEM_en~I .oe_power_up = "low";
defparam \MEM_en~I .oe_register_mode = "none";
defparam \MEM_en~I .oe_sync_reset = "none";
defparam \MEM_en~I .operation_mode = "input";
defparam \MEM_en~I .output_async_reset = "none";
defparam \MEM_en~I .output_power_up = "low";
defparam \MEM_en~I .output_register_mode = "none";
defparam \MEM_en~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MEM_rw~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_rw~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_rw));
// synopsys translate_off
defparam \MEM_rw~I .input_async_reset = "none";
defparam \MEM_rw~I .input_power_up = "low";
defparam \MEM_rw~I .input_register_mode = "none";
defparam \MEM_rw~I .input_sync_reset = "none";
defparam \MEM_rw~I .oe_async_reset = "none";
defparam \MEM_rw~I .oe_power_up = "low";
defparam \MEM_rw~I .oe_register_mode = "none";
defparam \MEM_rw~I .oe_sync_reset = "none";
defparam \MEM_rw~I .operation_mode = "input";
defparam \MEM_rw~I .output_async_reset = "none";
defparam \MEM_rw~I .output_power_up = "low";
defparam \MEM_rw~I .output_register_mode = "none";
defparam \MEM_rw~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_A9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MAR_load~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MAR_load~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MAR_load));
// synopsys translate_off
defparam \MAR_load~I .input_async_reset = "none";
defparam \MAR_load~I .input_power_up = "low";
defparam \MAR_load~I .input_register_mode = "none";
defparam \MAR_load~I .input_sync_reset = "none";
defparam \MAR_load~I .oe_async_reset = "none";
defparam \MAR_load~I .oe_power_up = "low";
defparam \MAR_load~I .oe_register_mode = "none";
defparam \MAR_load~I .oe_sync_reset = "none";
defparam \MAR_load~I .operation_mode = "input";
defparam \MAR_load~I .output_async_reset = "none";
defparam \MAR_load~I .output_power_up = "low";
defparam \MAR_load~I .output_register_mode = "none";
defparam \MAR_load~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y29_N26
cycloneii_lcell_comb \dataIn[0]~0 (
// Equation(s):
// \dataIn[0]~0_combout  = (!\MDR_load~combout  & (\MEM_en~combout  & (\MEM_rw~combout  & !\MAR_load~combout )))

	.dataa(\MDR_load~combout ),
	.datab(\MEM_en~combout ),
	.datac(\MEM_rw~combout ),
	.datad(\MAR_load~combout ),
	.cin(gnd),
	.combout(\dataIn[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[0]~0 .lut_mask = 16'h0040;
defparam \dataIn[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y30_N7
cycloneii_lcell_ff \dataIn[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[0]));

// Location: LCCOMB_X14_Y29_N8
cycloneii_lcell_comb \mar[0]~feeder (
// Equation(s):
// \mar[0]~feeder_combout  = \MEM_bus[0]~0 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[0]~0 ),
	.cin(gnd),
	.combout(\mar[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[0]~feeder .lut_mask = 16'hFF00;
defparam \mar[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N9
cycloneii_lcell_ff \mar[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[0]));

// Location: LCCOMB_X14_Y29_N18
cycloneii_lcell_comb \mar[1]~feeder (
// Equation(s):
// \mar[1]~feeder_combout  = \MEM_bus[1]~1 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[1]~1 ),
	.cin(gnd),
	.combout(\mar[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[1]~feeder .lut_mask = 16'hFF00;
defparam \mar[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N19
cycloneii_lcell_ff \mar[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[1]));

// Location: LCCOMB_X14_Y29_N28
cycloneii_lcell_comb \mar[2]~feeder (
// Equation(s):
// \mar[2]~feeder_combout  = \MEM_bus[2]~2 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[2]~2 ),
	.cin(gnd),
	.combout(\mar[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[2]~feeder .lut_mask = 16'hFF00;
defparam \mar[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N29
cycloneii_lcell_ff \mar[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[2]));

// Location: LCCOMB_X14_Y29_N30
cycloneii_lcell_comb \mar[3]~feeder (
// Equation(s):
// \mar[3]~feeder_combout  = \MEM_bus[3]~3 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[3]~3 ),
	.cin(gnd),
	.combout(\mar[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[3]~feeder .lut_mask = 16'hFF00;
defparam \mar[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N31
cycloneii_lcell_ff \mar[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[3]));

// Location: LCCOMB_X14_Y29_N12
cycloneii_lcell_comb \mar[4]~feeder (
// Equation(s):
// \mar[4]~feeder_combout  = \MEM_bus[4]~4 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[4]~4 ),
	.cin(gnd),
	.combout(\mar[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[4]~feeder .lut_mask = 16'hFF00;
defparam \mar[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N13
cycloneii_lcell_ff \mar[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[4]));

// Location: LCCOMB_X14_Y29_N22
cycloneii_lcell_comb \mar[5]~feeder (
// Equation(s):
// \mar[5]~feeder_combout  = \MEM_bus[5]~5 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[5]~5 ),
	.cin(gnd),
	.combout(\mar[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[5]~feeder .lut_mask = 16'hFF00;
defparam \mar[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N23
cycloneii_lcell_ff \mar[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[5]));

// Location: LCCOMB_X14_Y29_N16
cycloneii_lcell_comb \mar[6]~feeder (
// Equation(s):
// \mar[6]~feeder_combout  = \MEM_bus[6]~6 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[6]~6 ),
	.cin(gnd),
	.combout(\mar[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[6]~feeder .lut_mask = 16'hFF00;
defparam \mar[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N17
cycloneii_lcell_ff \mar[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[6]));

// Location: LCCOMB_X24_Y32_N0
cycloneii_lcell_comb \mar[7]~feeder (
// Equation(s):
// \mar[7]~feeder_combout  = \MEM_bus[7]~7 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[7]~7 ),
	.cin(gnd),
	.combout(\mar[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[7]~feeder .lut_mask = 16'hFF00;
defparam \mar[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N1
cycloneii_lcell_ff \mar[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[7]));

// Location: LCCOMB_X24_Y32_N18
cycloneii_lcell_comb \mar[8]~feeder (
// Equation(s):
// \mar[8]~feeder_combout  = \MEM_bus[8]~8 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[8]~8 ),
	.cin(gnd),
	.combout(\mar[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[8]~feeder .lut_mask = 16'hFF00;
defparam \mar[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N19
cycloneii_lcell_ff \mar[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[8]));

// Location: LCCOMB_X24_Y32_N12
cycloneii_lcell_comb \mar[9]~feeder (
// Equation(s):
// \mar[9]~feeder_combout  = \MEM_bus[9]~9 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[9]~9 ),
	.cin(gnd),
	.combout(\mar[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[9]~feeder .lut_mask = 16'hFF00;
defparam \mar[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N13
cycloneii_lcell_ff \mar[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[9]));

// Location: LCCOMB_X24_Y32_N26
cycloneii_lcell_comb \mar[10]~feeder (
// Equation(s):
// \mar[10]~feeder_combout  = \MEM_bus[10]~10 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[10]~10 ),
	.cin(gnd),
	.combout(\mar[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[10]~feeder .lut_mask = 16'hFF00;
defparam \mar[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N27
cycloneii_lcell_ff \mar[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[10]));

// Location: LCCOMB_X24_Y32_N16
cycloneii_lcell_comb \mar[11]~feeder (
// Equation(s):
// \mar[11]~feeder_combout  = \MEM_bus[11]~11 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_bus[11]~11 ),
	.cin(gnd),
	.combout(\mar[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \mar[11]~feeder .lut_mask = 16'hFF00;
defparam \mar[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y32_N17
cycloneii_lcell_ff \mar[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mar[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\MAR_load~combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mar[11]));

// Location: M4K_X13_Y30
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[0]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y30_N0
cycloneii_lcell_comb \mdr[0]~0 (
// Equation(s):
// \mdr[0]~0_combout  = (\MDR_load~combout  & (\MEM_bus[0]~0 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout )))

	.dataa(\MDR_load~combout ),
	.datab(vcc),
	.datac(\MEM_bus[0]~0 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\mdr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[0]~0 .lut_mask = 16'hF5A0;
defparam \mdr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X14_Y29_N2
cycloneii_lcell_comb \mdr[15]~1 (
// Equation(s):
// \mdr[15]~1_combout  = (!\MAR_load~combout  & ((\MDR_load~combout ) # ((\MEM_en~combout  & !\MEM_rw~combout ))))

	.dataa(\MDR_load~combout ),
	.datab(\MEM_en~combout ),
	.datac(\MEM_rw~combout ),
	.datad(\MAR_load~combout ),
	.cin(gnd),
	.combout(\mdr[15]~1_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[15]~1 .lut_mask = 16'h00AE;
defparam \mdr[15]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y30_N1
cycloneii_lcell_ff \mdr[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[0]~0_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[0]));

// Location: PIN_H11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MEM_valid~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MEM_valid~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MEM_valid));
// synopsys translate_off
defparam \MEM_valid~I .input_async_reset = "none";
defparam \MEM_valid~I .input_power_up = "low";
defparam \MEM_valid~I .input_register_mode = "none";
defparam \MEM_valid~I .input_sync_reset = "none";
defparam \MEM_valid~I .oe_async_reset = "none";
defparam \MEM_valid~I .oe_power_up = "low";
defparam \MEM_valid~I .oe_register_mode = "none";
defparam \MEM_valid~I .oe_sync_reset = "none";
defparam \MEM_valid~I .operation_mode = "input";
defparam \MEM_valid~I .output_async_reset = "none";
defparam \MEM_valid~I .output_power_up = "low";
defparam \MEM_valid~I .output_register_mode = "none";
defparam \MEM_valid~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_H12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \MDR_load~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\MDR_load~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MDR_load));
// synopsys translate_off
defparam \MDR_load~I .input_async_reset = "none";
defparam \MDR_load~I .input_power_up = "low";
defparam \MDR_load~I .input_register_mode = "none";
defparam \MDR_load~I .input_sync_reset = "none";
defparam \MDR_load~I .oe_async_reset = "none";
defparam \MDR_load~I .oe_power_up = "low";
defparam \MDR_load~I .oe_register_mode = "none";
defparam \MDR_load~I .oe_sync_reset = "none";
defparam \MDR_load~I .operation_mode = "input";
defparam \MDR_load~I .output_async_reset = "none";
defparam \MDR_load~I .output_power_up = "low";
defparam \MDR_load~I .output_register_mode = "none";
defparam \MDR_load~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N6
cycloneii_lcell_comb \dataIn[1]~feeder (
// Equation(s):
// \dataIn[1]~feeder_combout  = mdr[1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[1]),
	.cin(gnd),
	.combout(\dataIn[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[1]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y28_N7
cycloneii_lcell_ff \dataIn[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[1]));

// Location: M4K_X13_Y28
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[1]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a1_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a1 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y28_N0
cycloneii_lcell_comb \mdr[1]~2 (
// Equation(s):
// \mdr[1]~2_combout  = (\MDR_load~combout  & (\MEM_bus[1]~1 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout )))

	.dataa(vcc),
	.datab(\MDR_load~combout ),
	.datac(\MEM_bus[1]~1 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a1~portbdataout ),
	.cin(gnd),
	.combout(\mdr[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[1]~2 .lut_mask = 16'hF3C0;
defparam \mdr[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y28_N1
cycloneii_lcell_ff \mdr[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[1]~2_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[1]));

// Location: LCCOMB_X14_Y27_N10
cycloneii_lcell_comb \dataIn[2]~feeder (
// Equation(s):
// \dataIn[2]~feeder_combout  = mdr[2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[2]),
	.cin(gnd),
	.combout(\dataIn[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[2]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y27_N11
cycloneii_lcell_ff \dataIn[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[2]));

// Location: M4K_X13_Y27
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[2]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y27_N12
cycloneii_lcell_comb \mdr[2]~3 (
// Equation(s):
// \mdr[2]~3_combout  = (\MDR_load~combout  & (\MEM_bus[2]~2 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout )))

	.dataa(\MDR_load~combout ),
	.datab(vcc),
	.datac(\MEM_bus[2]~2 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.cin(gnd),
	.combout(\mdr[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[2]~3 .lut_mask = 16'hF5A0;
defparam \mdr[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y27_N13
cycloneii_lcell_ff \mdr[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[2]~3_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[2]));

// Location: LCCOMB_X14_Y26_N6
cycloneii_lcell_comb \dataIn[3]~feeder (
// Equation(s):
// \dataIn[3]~feeder_combout  = mdr[3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[3]),
	.cin(gnd),
	.combout(\dataIn[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[3]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y26_N7
cycloneii_lcell_ff \dataIn[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[3]));

// Location: M4K_X13_Y26
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[3]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a3_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a3 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y26_N28
cycloneii_lcell_comb \mdr[3]~4 (
// Equation(s):
// \mdr[3]~4_combout  = (\MDR_load~combout  & (\MEM_bus[3]~3 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout )))

	.dataa(\MDR_load~combout ),
	.datab(vcc),
	.datac(\MEM_bus[3]~3 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a3~portbdataout ),
	.cin(gnd),
	.combout(\mdr[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[3]~4 .lut_mask = 16'hF5A0;
defparam \mdr[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y26_N29
cycloneii_lcell_ff \mdr[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[3]~4_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[3]));

// Location: LCCOMB_X14_Y32_N6
cycloneii_lcell_comb \dataIn[4]~feeder (
// Equation(s):
// \dataIn[4]~feeder_combout  = mdr[4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[4]),
	.cin(gnd),
	.combout(\dataIn[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[4]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y32_N7
cycloneii_lcell_ff \dataIn[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[4]));

// Location: M4K_X13_Y32
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[4]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a4_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y32_N0
cycloneii_lcell_comb \mdr[4]~5 (
// Equation(s):
// \mdr[4]~5_combout  = (\MDR_load~combout  & (\MEM_bus[4]~4 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout )))

	.dataa(vcc),
	.datab(\MDR_load~combout ),
	.datac(\MEM_bus[4]~4 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a4~portbdataout ),
	.cin(gnd),
	.combout(\mdr[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[4]~5 .lut_mask = 16'hF3C0;
defparam \mdr[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y32_N1
cycloneii_lcell_ff \mdr[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[4]~5_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[4]));

// Location: LCCOMB_X14_Y31_N10
cycloneii_lcell_comb \dataIn[5]~feeder (
// Equation(s):
// \dataIn[5]~feeder_combout  = mdr[5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[5]),
	.cin(gnd),
	.combout(\dataIn[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[5]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y31_N11
cycloneii_lcell_ff \dataIn[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[5]));

// Location: M4K_X13_Y31
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[5]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a5_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a5 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y31_N0
cycloneii_lcell_comb \mdr[5]~6 (
// Equation(s):
// \mdr[5]~6_combout  = (\MDR_load~combout  & (\MEM_bus[5]~5 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout )))

	.dataa(vcc),
	.datab(\MEM_bus[5]~5 ),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a5~portbdataout ),
	.cin(gnd),
	.combout(\mdr[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[5]~6 .lut_mask = 16'hCFC0;
defparam \mdr[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y31_N1
cycloneii_lcell_ff \mdr[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[5]~6_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[5]));

// Location: LCFF_X15_Y29_N9
cycloneii_lcell_ff \dataIn[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(mdr[6]),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[6]));

// Location: M4K_X13_Y29
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[6]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a6_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a6 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X14_Y29_N4
cycloneii_lcell_comb \mdr[6]~7 (
// Equation(s):
// \mdr[6]~7_combout  = (\MDR_load~combout  & (\MEM_bus[6]~6 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout )))

	.dataa(\MEM_bus[6]~6 ),
	.datab(vcc),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a6~portbdataout ),
	.cin(gnd),
	.combout(\mdr[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[6]~7 .lut_mask = 16'hAFA0;
defparam \mdr[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X14_Y29_N5
cycloneii_lcell_ff \mdr[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[6]~7_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[6]));

// Location: LCFF_X25_Y32_N19
cycloneii_lcell_ff \dataIn[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(mdr[7]),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[7]));

// Location: M4K_X26_Y32
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[7]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a7_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a7 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y32_N8
cycloneii_lcell_comb \mdr[7]~8 (
// Equation(s):
// \mdr[7]~8_combout  = (\MDR_load~combout  & (\MEM_bus[7]~7 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout )))

	.dataa(vcc),
	.datab(\MEM_bus[7]~7 ),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a7~portbdataout ),
	.cin(gnd),
	.combout(\mdr[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[7]~8 .lut_mask = 16'hCFC0;
defparam \mdr[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y32_N9
cycloneii_lcell_ff \mdr[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[7]~8_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[7]));

// Location: LCFF_X25_Y28_N19
cycloneii_lcell_ff \dataIn[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(mdr[8]),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[8]));

// Location: M4K_X26_Y28
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[8]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y28_N8
cycloneii_lcell_comb \mdr[8]~9 (
// Equation(s):
// \mdr[8]~9_combout  = (\MDR_load~combout  & (\MEM_bus[8]~8 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout )))

	.dataa(vcc),
	.datab(\MEM_bus[8]~8 ),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.cin(gnd),
	.combout(\mdr[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[8]~9 .lut_mask = 16'hCFC0;
defparam \mdr[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y28_N9
cycloneii_lcell_ff \mdr[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[8]~9_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[8]));

// Location: LCFF_X25_Y29_N19
cycloneii_lcell_ff \dataIn[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(mdr[9]),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[9]));

// Location: M4K_X26_Y29
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[9]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a9_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_first_bit_number = 9;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_first_bit_number = 9;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a9 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y29_N8
cycloneii_lcell_comb \mdr[9]~10 (
// Equation(s):
// \mdr[9]~10_combout  = (\MDR_load~combout  & (\MEM_bus[9]~9 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout )))

	.dataa(vcc),
	.datab(\MDR_load~combout ),
	.datac(\MEM_bus[9]~9 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a9~portbdataout ),
	.cin(gnd),
	.combout(\mdr[9]~10_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[9]~10 .lut_mask = 16'hF3C0;
defparam \mdr[9]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y29_N9
cycloneii_lcell_ff \mdr[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[9]~10_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[9]));

// Location: LCFF_X25_Y26_N19
cycloneii_lcell_ff \dataIn[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(mdr[10]),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[10]));

// Location: M4K_X26_Y26
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[10]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y26_N8
cycloneii_lcell_comb \mdr[10]~11 (
// Equation(s):
// \mdr[10]~11_combout  = (\MDR_load~combout  & (\MEM_bus[10]~10 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout )))

	.dataa(vcc),
	.datab(\MDR_load~combout ),
	.datac(\MEM_bus[10]~10 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.cin(gnd),
	.combout(\mdr[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[10]~11 .lut_mask = 16'hF3C0;
defparam \mdr[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y26_N9
cycloneii_lcell_ff \mdr[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[10]~11_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[10]));

// Location: LCCOMB_X25_Y27_N18
cycloneii_lcell_comb \dataIn[11]~feeder (
// Equation(s):
// \dataIn[11]~feeder_combout  = mdr[11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[11]),
	.cin(gnd),
	.combout(\dataIn[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[11]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N19
cycloneii_lcell_ff \dataIn[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[11]));

// Location: M4K_X26_Y27
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[11]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a11_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_first_bit_number = 11;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_first_bit_number = 11;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a11 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y27_N0
cycloneii_lcell_comb \mdr[11]~12 (
// Equation(s):
// \mdr[11]~12_combout  = (\MDR_load~combout  & (\MEM_bus[11]~11 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout )))

	.dataa(vcc),
	.datab(\MEM_bus[11]~11 ),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a11~portbdataout ),
	.cin(gnd),
	.combout(\mdr[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[11]~12 .lut_mask = 16'hCFC0;
defparam \mdr[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y27_N1
cycloneii_lcell_ff \mdr[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[11]~12_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[11]));

// Location: LCCOMB_X25_Y31_N18
cycloneii_lcell_comb \dataIn[12]~feeder (
// Equation(s):
// \dataIn[12]~feeder_combout  = mdr[12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[12]),
	.cin(gnd),
	.combout(\dataIn[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[12]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N19
cycloneii_lcell_ff \dataIn[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[12]));

// Location: M4K_X26_Y31
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[12]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a12_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_first_bit_number = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a12 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y31_N0
cycloneii_lcell_comb \mdr[12]~13 (
// Equation(s):
// \mdr[12]~13_combout  = (\MDR_load~combout  & (\MEM_bus[12]~12 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout )))

	.dataa(vcc),
	.datab(\MEM_bus[12]~12 ),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a12~portbdataout ),
	.cin(gnd),
	.combout(\mdr[12]~13_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[12]~13 .lut_mask = 16'hCFC0;
defparam \mdr[12]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y31_N1
cycloneii_lcell_ff \mdr[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[12]~13_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[12]));

// Location: LCFF_X25_Y30_N19
cycloneii_lcell_ff \dataIn[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(mdr[13]),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[13]));

// Location: M4K_X26_Y30
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[13]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a13_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_first_bit_number = 13;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_first_bit_number = 13;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a13 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y30_N8
cycloneii_lcell_comb \mdr[13]~14 (
// Equation(s):
// \mdr[13]~14_combout  = (\MDR_load~combout  & (\MEM_bus[13]~13 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout )))

	.dataa(\MEM_bus[13]~13 ),
	.datab(vcc),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a13~portbdataout ),
	.cin(gnd),
	.combout(\mdr[13]~14_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[13]~14 .lut_mask = 16'hAFA0;
defparam \mdr[13]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y30_N9
cycloneii_lcell_ff \mdr[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[13]~14_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[13]));

// Location: LCCOMB_X25_Y24_N18
cycloneii_lcell_comb \dataIn[14]~feeder (
// Equation(s):
// \dataIn[14]~feeder_combout  = mdr[14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[14]),
	.cin(gnd),
	.combout(\dataIn[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[14]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N19
cycloneii_lcell_ff \dataIn[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[14]));

// Location: M4K_X26_Y24
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[14]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a14_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_first_bit_number = 14;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_first_bit_number = 14;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a14 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y24_N12
cycloneii_lcell_comb \mdr[14]~15 (
// Equation(s):
// \mdr[14]~15_combout  = (\MDR_load~combout  & (\MEM_bus[14]~14 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout )))

	.dataa(vcc),
	.datab(\MEM_bus[14]~14 ),
	.datac(\MDR_load~combout ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a14~portbdataout ),
	.cin(gnd),
	.combout(\mdr[14]~15_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[14]~15 .lut_mask = 16'hCFC0;
defparam \mdr[14]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N13
cycloneii_lcell_ff \mdr[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[14]~15_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[14]));

// Location: LCCOMB_X25_Y25_N18
cycloneii_lcell_comb \dataIn[15]~feeder (
// Equation(s):
// \dataIn[15]~feeder_combout  = mdr[15]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(mdr[15]),
	.cin(gnd),
	.combout(\dataIn[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \dataIn[15]~feeder .lut_mask = 16'hFF00;
defparam \dataIn[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N19
cycloneii_lcell_ff \dataIn[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\dataIn[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataIn[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(dataIn[15]));

// Location: M4K_X26_Y25
cycloneii_ram_block \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 (
	.portawe(\MEM_rw~clkctrl_outclk ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({dataIn[15]}),
	.portaaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({mar[11],mar[10],mar[9],mar[8],mar[7],mar[6],mar[5],mar[4],mar[3],mar[2],mar[1],mar[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\mem1|ram_block_rtl_0|auto_generated|ram_block1a15_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .logical_ram_name = "ram_infer:mem1|altsyncram:ram_block_rtl_0|altsyncram_g1h1:auto_generated|ALTSYNCRAM";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "old";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_first_bit_number = 15;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_a_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_address_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_address_width = 12;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_byte_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_data_in_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_data_out_clock = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_first_bit_number = 15;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_last_address = 4095;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 2049;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_logical_ram_width = 16;
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clear = "none";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .port_b_read_enable_write_enable_clock = "clock0";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .ram_block_type = "M4K";
defparam \mem1|ram_block_rtl_0|auto_generated|ram_block1a15 .safe_write = "err_on_2clk";
// synopsys translate_on

// Location: LCCOMB_X25_Y25_N0
cycloneii_lcell_comb \mdr[15]~16 (
// Equation(s):
// \mdr[15]~16_combout  = (\MDR_load~combout  & (\MEM_bus[15]~15 )) # (!\MDR_load~combout  & ((\mem1|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout )))

	.dataa(vcc),
	.datab(\MDR_load~combout ),
	.datac(\MEM_bus[15]~15 ),
	.datad(\mem1|ram_block_rtl_0|auto_generated|ram_block1a15~portbdataout ),
	.cin(gnd),
	.combout(\mdr[15]~16_combout ),
	.cout());
// synopsys translate_off
defparam \mdr[15]~16 .lut_mask = 16'hF3C0;
defparam \mdr[15]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y25_N1
cycloneii_lcell_ff \mdr[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\mdr[15]~16_combout ),
	.sdata(gnd),
	.aclr(!\nrst~clkctrl_outclk ),
	.sclr(gnd),
	.sload(gnd),
	.ena(\mdr[15]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(mdr[15]));

endmodule
