{
  "Top": "PLRUCache",
  "RtlTop": "PLRUCache",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "kintex7",
    "Device": "xc7k325t",
    "Package": "ffg900",
    "Speed": "-2"
  },
  "HlsSolution": {"Config": [
      "config_rtl -auto_prefix=0",
      "config_rtl -encoding=onehot",
      "config_rtl -reset=control",
      "config_rtl -reset_async=1",
      "config_rtl -reset_level=high",
      "config_rtl -verbose=0",
      "config_rtl -vivado_impl_strategy=default",
      "config_rtl -vivado_phys_opt=place",
      "config_rtl -vivado_synth_design_args {-directive sdx_optimization_effort_high}",
      "config_rtl -vivado_synth_strategy=default",
      "config_export -vivado_impl_strategy=default",
      "config_export -vivado_phys_opt=place",
      "config_export -vivado_synth_design_args {-directive sdx_optimization_effort_high}",
      "config_export -vivado_synth_strategy=default"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "5",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "5",
    "Uncertainty": "0.625"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 5.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "PLRUCache",
    "Version": "1.0",
    "DisplayName": "Plrucache",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/src\/cache.cpp"],
    "Vhdl": [
      "impl\/vhdl\/PLRUCache_dataArray_V_0.vhd",
      "impl\/vhdl\/PLRUCache_dram_m_axi.vhd",
      "impl\/vhdl\/PLRUCache_mux_83_24_2_1.vhd",
      "impl\/vhdl\/PLRUCache_mux_83_512_2_1.vhd",
      "impl\/vhdl\/PLRUCache_tagArray_V_0.vhd",
      "impl\/vhdl\/PLRUCache_validArray_V.vhd",
      "impl\/vhdl\/ReadHit.vhd",
      "impl\/vhdl\/ReadMiss.vhd",
      "impl\/vhdl\/WriteHit.vhd",
      "impl\/vhdl\/WriteMiss.vhd",
      "impl\/vhdl\/PLRUCache.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/PLRUCache_dataArray_V_0.v",
      "impl\/verilog\/PLRUCache_dataArray_V_0_ram.dat",
      "impl\/verilog\/PLRUCache_dram_m_axi.v",
      "impl\/verilog\/PLRUCache_mux_83_24_2_1.v",
      "impl\/verilog\/PLRUCache_mux_83_512_2_1.v",
      "impl\/verilog\/PLRUCache_tagArray_V_0.v",
      "impl\/verilog\/PLRUCache_tagArray_V_0_ram.dat",
      "impl\/verilog\/PLRUCache_validArray_V.v",
      "impl\/verilog\/PLRUCache_validArray_V_ram.dat",
      "impl\/verilog\/ReadHit.v",
      "impl\/verilog\/ReadMiss.v",
      "impl\/verilog\/WriteHit.v",
      "impl\/verilog\/WriteMiss.v",
      "impl\/verilog\/PLRUCache.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/yzou\/LRUCache\/solution1\/.autopilot\/db\/PLRUCache.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "m_axi_dram",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_return": {
      "type": "data",
      "dir": "out",
      "width": "512",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }}
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "dram_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "32"
        }}
    },
    "i_addr_V": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "32"
        }}
    },
    "i_op": {
      "type": "data",
      "dir": "in",
      "width": "1",
      "ctype": {"DATA": {
          "Type": "null",
          "Width": "1"
        }}
    },
    "i_wdata_V": {
      "type": "data",
      "dir": "in",
      "width": "512",
      "ctype": {"DATA": {
          "Type": "integer unsigned",
          "Width": "512"
        }}
    },
    "m_axi_dram": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_dram",
      "data_width": "512",
      "param_prefix": "C_M_AXI_DRAM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "64"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "512"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "0",
      "offset_slave_name": "",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "512",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "512",
        "WID": "1",
        "WSTRB": "64",
        "WUSER": "1"
      }
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_return": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_dram_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dram_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dram_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dram_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dram_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dram_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dram_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dram_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dram_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dram_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dram_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dram_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dram_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dram_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_dram_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_dram_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dram_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dram_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dram_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_dram_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_dram_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dram_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dram_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_dram_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dram_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_dram_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dram_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_dram_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dram_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dram_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_dram_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dram_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dram_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_dram_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_dram_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_dram_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_dram_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "i_addr_V": {
      "dir": "in",
      "width": "32"
    },
    "i_wdata_V": {
      "dir": "in",
      "width": "512"
    },
    "i_op": {
      "dir": "in",
      "width": "1"
    },
    "dram_V": {
      "dir": "in",
      "width": "32"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "ap_return": {
      "interfaceRef": "ap_return",
      "dir": "out",
      "dataWidth": "512"
    },
    "dram": {
      "interfaceRef": "m_axi_dram",
      "dir": "inout"
    },
    "i_addr_V": {
      "interfaceRef": "i_addr_V",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "i_wdata_V": {
      "interfaceRef": "i_wdata_V",
      "dir": "in",
      "dataWidth": "512",
      "handshakeRef": "ap_none"
    },
    "i_op": {
      "interfaceRef": "i_op",
      "dir": "in",
      "dataWidth": "1",
      "handshakeRef": "ap_none"
    },
    "dram_V": {
      "interfaceRef": "dram_V",
      "dir": "in",
      "aximmInterfaceRef": "m_axi_dram",
      "originalName": "dram",
      "dataWidth": "32",
      "CName": "dram.V",
      "handshakeRef": "ap_none"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "PLRUCache",
      "Instances": [
        {
          "ModuleName": "ReadMiss",
          "InstanceName": "grp_ReadMiss_fu_274"
        },
        {
          "ModuleName": "WriteMiss",
          "InstanceName": "grp_WriteMiss_fu_328"
        },
        {
          "ModuleName": "ReadHit",
          "InstanceName": "grp_ReadHit_fu_382"
        },
        {
          "ModuleName": "WriteHit",
          "InstanceName": "grp_WriteHit_fu_415"
        }
      ]
    },
    "Metrics": {
      "ReadHit": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "2",
          "LatencyWorst": "2",
          "PipelineII": "2",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.160"
        },
        "Area": {
          "FF": "773",
          "LUT": "398",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "WriteHit": {
        "Latency": {
          "LatencyBest": "1",
          "LatencyAvg": "1",
          "LatencyWorst": "1",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.199"
        },
        "Area": {
          "FF": "33",
          "LUT": "355",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "ReadMiss": {
        "Latency": {
          "LatencyBest": "10",
          "LatencyAvg": "14",
          "LatencyWorst": "17",
          "PipelineIIMin": "10",
          "PipelineIIMax": "17",
          "PipelineII": "10 ~ 17",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.375"
        },
        "Area": {
          "FF": "1679",
          "LUT": "628",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "WriteMiss": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "7",
          "LatencyWorst": "10",
          "PipelineIIMin": "3",
          "PipelineIIMax": "10",
          "PipelineII": "3 ~ 10",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.375"
        },
        "Area": {
          "FF": "1100",
          "LUT": "517",
          "BRAM_18K": "0",
          "DSP48E": "0"
        }
      },
      "PLRUCache": {
        "Latency": {
          "LatencyBest": "5",
          "LatencyAvg": "10",
          "LatencyWorst": "21",
          "PipelineIIMin": "6",
          "PipelineIIMax": "22",
          "PipelineII": "6 ~ 22",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "5.00",
          "Uncertainty": "0.62",
          "Estimate": "4.375"
        },
        "Area": {
          "BRAM_18K": "160",
          "FF": "5280",
          "LUT": "5219",
          "DSP48E": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "PLRUCache",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-04-17 12:02:50 EDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
