
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.095702                       # Number of seconds simulated
sim_ticks                                 95701877000                       # Number of ticks simulated
final_tick                                95701877000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 518032                       # Simulator instruction rate (inst/s)
host_op_rate                                   673591                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              991531515                       # Simulator tick rate (ticks/s)
host_mem_usage                                 846836                       # Number of bytes of host memory used
host_seconds                                    96.52                       # Real time elapsed on the host
sim_insts                                    50000001                       # Number of instructions simulated
sim_ops                                      65014465                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           84288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          240960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             325248                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84288                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1317                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3765                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5082                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             880735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data            2517819                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               3398554                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        880735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           880735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            880735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data           2517819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              3398554                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5082                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5082                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 325248                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  325248                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               304                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               277                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               390                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              445                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              320                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              325                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   93074537500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5082                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         2169                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    149.952974                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.354617                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   218.573367                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1636     75.43%     75.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          221     10.19%     85.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           93      4.29%     89.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           57      2.63%     92.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           36      1.66%     94.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           15      0.69%     94.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      1.06%     95.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      0.32%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           81      3.73%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         2169                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     56586750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               151874250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   25410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11134.74                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29884.74                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         3.40                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      3.40                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.03                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.03                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2913                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 57.32                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   18314548.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    57.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  7809480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  4261125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                16309800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy           6250710960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           3988350990                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy          53922073500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy            64189515855                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            670.729519                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE  89692978000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3195660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    2812420750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  8588160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  4686000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23329800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy           6250710960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4043381355                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy          53873801250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy            64204497525                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            670.886065                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE  89612509250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    3195660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2892889500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2859327                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2859327                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            273192                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2055348                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2033332                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.928843                       # BTB Hit Percentage
system.cpu.branchPred.BTBMissPct             1.071157                       # BTB Miss Percentage
system.cpu.branchPred.usedRAS                   82194                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                827                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                   34                       # Number of system calls
system.cpu.numCycles                        191403754                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    50000001                       # Number of instructions committed
system.cpu.committedOps                      65014465                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              62933457                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                2948954                       # Number of float alu accesses
system.cpu.num_func_calls                      164791                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      2606507                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     62933457                       # number of integer instructions
system.cpu.num_fp_insts                       2948954                       # number of float instructions
system.cpu.num_int_register_reads           147292995                       # number of times the integer registers were read
system.cpu.num_int_register_writes           57136355                       # number of times the integer registers were written
system.cpu.num_fp_register_reads              2505840                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             2527243                       # number of times the floating registers were written
system.cpu.num_cc_register_reads             19215973                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            26132447                       # number of times the CC registers were written
system.cpu.num_mem_refs                      25502514                       # number of memory refs
system.cpu.num_load_insts                    21863457                       # Number of load instructions
system.cpu.num_store_insts                    3639057                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  191403754                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                           2859327                       # Number of branches fetched
system.cpu.predictedBranches                  2115526                       # Number of branches predicted as taken
system.cpu.BranchMispred                       273192                       # Number of branch mispredictions
system.cpu.numBranchMispreadPercent          9.554416                       # Number of Branch Mispread Percent
system.cpu.op_class::No_OpClass                195747      0.30%      0.30% # Class of executed instruction
system.cpu.op_class::IntAlu                  36732834     56.50%     56.80% # Class of executed instruction
system.cpu.op_class::IntMult                    70748      0.11%     56.91% # Class of executed instruction
system.cpu.op_class::IntDiv                    629626      0.97%     57.88% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1882996      2.90%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.77% # Class of executed instruction
system.cpu.op_class::MemRead                 21863457     33.63%     94.40% # Class of executed instruction
system.cpu.op_class::MemWrite                 3639057      5.60%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   65014465                       # Class of executed instruction
system.cpu.dcache.tags.replacements             22459                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1998.465148                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            25479000                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             24507                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1039.662137                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle       11235217500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1998.465148                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.975813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.975813                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1549                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          474                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          51031521                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         51031521                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data     21855455                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21855455                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      3621799                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3621799                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data         1746                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1746                       # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data      25477254                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         25477254                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     25479000                       # number of overall hits
system.cpu.dcache.overall_hits::total        25479000                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         5999                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          5999                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        17308                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        17308                       # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data         1200                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1200                       # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data        23307                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          23307                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        24507                       # number of overall misses
system.cpu.dcache.overall_misses::total         24507                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    121150500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    121150500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    425583500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    425583500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    546734000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    546734000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    546734000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    546734000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     21861454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21861454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      3639107                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3639107                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2946                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     25500561                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     25500561                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     25503507                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     25503507                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000274                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000274                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004756                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004756                       # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data     0.407332                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.407332                       # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000914                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000914                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000961                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000961                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 20195.115853                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20195.115853                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24588.831754                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24588.831754                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23457.931094                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23457.931094                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22309.299384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22309.299384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1672                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    49.176471                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks        21574                       # number of writebacks
system.cpu.dcache.writebacks::total             21574                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5999                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5999                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        17308                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        17308                       # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data         1200                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1200                       # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        23307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        23307                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        24507                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        24507                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    115151500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    115151500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    408275500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    408275500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data     36516000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     36516000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    523427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    523427000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    559943000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    559943000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000274                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.004756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004756                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data     0.407332                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.407332                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000914                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000914                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000961                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000961                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19195.115853                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19195.115853                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23588.831754                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23588.831754                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data        30430                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        30430                       # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22457.931094                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22457.931094                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22848.288244                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22848.288244                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements               815                       # number of replacements
system.cpu.icache.tags.tagsinuse           902.400211                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            69566150                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1721                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          40421.934922                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   902.400211                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.881250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.881250                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          906                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          895                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         139137463                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        139137463                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst     69566150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        69566150                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      69566150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         69566150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     69566150                       # number of overall hits
system.cpu.icache.overall_hits::total        69566150                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1721                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1721                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1721                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1721                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1721                       # number of overall misses
system.cpu.icache.overall_misses::total          1721                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    108511000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    108511000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    108511000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    108511000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    108511000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    108511000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     69567871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     69567871                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     69567871                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     69567871                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     69567871                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     69567871                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000025                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000025                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000025                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 63051.133062                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63051.133062                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 63051.133062                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63051.133062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 63051.133062                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63051.133062                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks          815                       # number of writebacks
system.cpu.icache.writebacks::total               815                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1721                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1721                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1721                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1721                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1721                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1721                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    106790000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106790000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    106790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106790000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    106790000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106790000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 62051.133062                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 62051.133062                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 62051.133062                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 62051.133062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 62051.133062                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 62051.133062                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3410.243878                       # Cycle average of tags in use
system.l2.tags.total_refs                       14176                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3235                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.382071                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1409.309597                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst       1302.992924                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        697.941357                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.021504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.019882                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.010650                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.052036                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3235                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          603                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2614                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.049362                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    119545                       # Number of tag accesses
system.l2.tags.data_accesses                   119545                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        21574                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            21574                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          814                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              814                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data              14527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 14527                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             404                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                404                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           6215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              6215                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   404                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                 20742                       # number of demand (read+write) hits
system.l2.demand_hits::total                    21146                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  404                       # number of overall hits
system.l2.overall_hits::cpu.data                20742                       # number of overall hits
system.l2.overall_hits::total                   21146                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2781                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1317                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1317                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          984                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             984                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1317                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3765                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5082                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1317                       # number of overall misses
system.l2.overall_misses::cpu.data               3765                       # number of overall misses
system.l2.overall_misses::total                  5082                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    229758500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     229758500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     99957500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99957500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     75611000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     75611000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      99957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     305369500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        405327000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     99957500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    305369500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       405327000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        21574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        21574                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          814                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          814                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          17308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             17308                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1721                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         7199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          7199                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1721                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data             24507                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                26228                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1721                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data            24507                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               26228                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.160677                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.160677                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.765253                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765253                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.136686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.136686                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.765253                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.153630                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.193762                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.765253                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.153630                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.193762                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82617.224020                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82617.224020                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 75897.873956                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75897.873956                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 76840.447154                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 76840.447154                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75897.873956                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 81107.436919                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79757.378985                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75897.873956                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 81107.436919                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79757.378985                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadExReq_mshr_misses::cpu.data         2781                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2781                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1317                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          984                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          984                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1317                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3765                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5082                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1317                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3765                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5082                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    201948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    201948500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     86787500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86787500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     65771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     65771000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     86787500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    267719500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    354507000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     86787500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    267719500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    354507000                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.160677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.160677                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.765253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.765253                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.136686                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.136686                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.765253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.153630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.193762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.765253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.153630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.193762                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72617.224020                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72617.224020                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65897.873956                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65897.873956                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 66840.447154                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 66840.447154                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 65897.873956                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 71107.436919                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69757.378985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 65897.873956                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 71107.436919                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69757.378985                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               2301                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2781                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2781                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2301                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        10164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        10164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  10164                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       325248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       325248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  325248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              5082                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5082    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5082                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5145000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           27196500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        49502                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        23274                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp              8920                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        21574                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          814                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             885                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            17308                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           17308                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1721                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         7199                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        71473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 75729                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       162240                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      2949184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                3111424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            26228                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006175                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  26227    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26228                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           47140000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2581500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          36760500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
