<sld_project_info>
  <project>
    <hash md5_digest_80b="4ad960fb94964852cae7"/>
  </project>
  <file_info>
    <file device="5CSXFC6D6F31C6" path="Lab1_FPGA_RTL.sof" usercode="0xFFFFFFFF"/>
  </file_info>
</sld_project_info>
