<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpio › gpio-langwell.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>gpio-langwell.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Moorestown platform Langwell chip GPIO driver</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (c) 2008 - 2009,  Intel Corporation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is distributed in the hope that it will be useful,</span>
<span class="cm"> * but WITHOUT ANY WARRANTY; without even the implied warranty of</span>
<span class="cm"> * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the</span>
<span class="cm"> * GNU General Public License for more details.</span>
<span class="cm"> *</span>
<span class="cm"> * You should have received a copy of the GNU General Public License</span>
<span class="cm"> * along with this program; if not, write to the Free Software</span>
<span class="cm"> * Foundation, Inc., 675 Mass Ave, Cambridge, MA 02139, USA.</span>
<span class="cm"> */</span>

<span class="cm">/* Supports:</span>
<span class="cm"> * Moorestown platform Langwell chip.</span>
<span class="cm"> * Medfield platform Penwell chip.</span>
<span class="cm"> * Whitney point.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/module.h&gt;</span>
<span class="cp">#include &lt;linux/pci.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/kernel.h&gt;</span>
<span class="cp">#include &lt;linux/delay.h&gt;</span>
<span class="cp">#include &lt;linux/stddef.h&gt;</span>
<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/gpio.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &lt;linux/pm_runtime.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Langwell chip has 64 pins and thus there are 2 32bit registers to control</span>
<span class="cm"> * each feature, while Penwell chip has 96 pins for each block, and need 3 32bit</span>
<span class="cm"> * registers to control them, so we only define the order here instead of a</span>
<span class="cm"> * structure, to get a bit offset for a pin (use GPDR as an example):</span>
<span class="cm"> *</span>
<span class="cm"> * nreg = ngpio / 32;</span>
<span class="cm"> * reg = offset / 32;</span>
<span class="cm"> * bit = offset % 32;</span>
<span class="cm"> * reg_addr = reg_base + GPDR * nreg * 4 + reg * 4;</span>
<span class="cm"> *</span>
<span class="cm"> * so the bit of reg_addr is to control pin offset&#39;s GPDR feature</span>
<span class="cm">*/</span>

<span class="k">enum</span> <span class="n">GPIO_REG</span> <span class="p">{</span>
	<span class="n">GPLR</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* pin level read-only */</span>
	<span class="n">GPDR</span><span class="p">,</span>		<span class="cm">/* pin direction */</span>
	<span class="n">GPSR</span><span class="p">,</span>		<span class="cm">/* pin set */</span>
	<span class="n">GPCR</span><span class="p">,</span>		<span class="cm">/* pin clear */</span>
	<span class="n">GRER</span><span class="p">,</span>		<span class="cm">/* rising edge detect */</span>
	<span class="n">GFER</span><span class="p">,</span>		<span class="cm">/* falling edge detect */</span>
	<span class="n">GEDR</span><span class="p">,</span>		<span class="cm">/* edge detect result */</span>
	<span class="n">GAFR</span><span class="p">,</span>		<span class="cm">/* alt function */</span>
<span class="p">};</span>

<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span>		<span class="n">chip</span><span class="p">;</span>
	<span class="kt">void</span>				<span class="o">*</span><span class="n">reg_base</span><span class="p">;</span>
	<span class="n">spinlock_t</span>			<span class="n">lock</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pci_dev</span>			<span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">irq_domain</span>		<span class="o">*</span><span class="n">domain</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gpio_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
			<span class="k">enum</span> <span class="n">GPIO_REG</span> <span class="n">reg_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">nreg</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">reg_type</span> <span class="o">*</span> <span class="n">nreg</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="nf">gpio_reg_2bit</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span>
				   <span class="k">enum</span> <span class="n">GPIO_REG</span> <span class="n">reg_type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="n">nreg</span> <span class="o">=</span> <span class="n">chip</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">/</span> <span class="mi">32</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">reg</span> <span class="o">=</span> <span class="n">offset</span> <span class="o">/</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">ptr</span><span class="p">;</span>

	<span class="n">ptr</span> <span class="o">=</span> <span class="p">(</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">+</span> <span class="n">reg_type</span> <span class="o">*</span> <span class="n">nreg</span> <span class="o">*</span> <span class="mi">4</span> <span class="o">+</span> <span class="n">reg</span> <span class="o">*</span> <span class="mi">4</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ptr</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_request</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gafr</span> <span class="o">=</span> <span class="n">gpio_reg_2bit</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">GAFR</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gafr</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">shift</span> <span class="o">=</span> <span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">,</span> <span class="n">af</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="n">shift</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">3</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">af</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mi">3</span> <span class="o">&lt;&lt;</span> <span class="n">shift</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">gafr</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_get</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gplr</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">GPLR</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">readl</span><span class="p">(</span><span class="n">gplr</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">BIT</span><span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lnw_gpio_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gpsr</span><span class="p">,</span> <span class="o">*</span><span class="n">gpcr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">value</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gpsr</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">GPSR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span> <span class="n">gpsr</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">gpcr</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">GPCR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">),</span> <span class="n">gpcr</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_direction_input</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gpdr</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">GPDR</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">pm_runtime_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gpdr</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">gpdr</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_direction_output</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span>
			<span class="kt">unsigned</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">int</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gpdr</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">GPDR</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>

	<span class="n">lnw_gpio_set</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">pm_runtime_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gpdr</span><span class="p">);</span>
	<span class="n">value</span> <span class="o">|=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">offset</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">gpdr</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_to_irq</span><span class="p">(</span><span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">chip</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">offset</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">container_of</span><span class="p">(</span><span class="n">chip</span><span class="p">,</span> <span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">,</span> <span class="n">chip</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">irq_create_mapping</span><span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_irq_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">type</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip_data</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">gpio</span> <span class="o">=</span> <span class="n">irqd_to_hwirq</span><span class="p">(</span><span class="n">d</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">grer</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">GRER</span><span class="p">);</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gfer</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">GFER</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">gpio</span> <span class="o">&gt;=</span> <span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">pm_runtime_get</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="n">spin_lock_irqsave</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_RISING</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">grer</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">grer</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">grer</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">type</span> <span class="o">&amp;</span> <span class="n">IRQ_TYPE_EDGE_FALLING</span><span class="p">)</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gfer</span><span class="p">)</span> <span class="o">|</span> <span class="n">BIT</span><span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gfer</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">BIT</span><span class="p">(</span><span class="n">gpio</span> <span class="o">%</span> <span class="mi">32</span><span class="p">));</span>
	<span class="n">writel</span><span class="p">(</span><span class="n">value</span><span class="p">,</span> <span class="n">gfer</span><span class="p">);</span>
	<span class="n">spin_unlock_irqrestore</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">)</span>
		<span class="n">pm_runtime_put</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lnw_irq_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lnw_irq_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">lnw_irqchip</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;LNW-GPIO&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span>	<span class="o">=</span> <span class="n">lnw_irq_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span>	<span class="o">=</span> <span class="n">lnw_irq_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_set_type</span>	<span class="o">=</span> <span class="n">lnw_irq_type</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DEFINE_PCI_DEVICE_TABLE</span><span class="p">(</span><span class="n">lnw_gpio_ids</span><span class="p">)</span> <span class="o">=</span> <span class="p">{</span>   <span class="cm">/* pin number */</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x080f</span><span class="p">),</span> <span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="mi">64</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x081f</span><span class="p">),</span> <span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="mi">96</span> <span class="p">},</span>
	<span class="p">{</span> <span class="n">PCI_DEVICE</span><span class="p">(</span><span class="n">PCI_VENDOR_ID_INTEL</span><span class="p">,</span> <span class="mh">0x081a</span><span class="p">),</span> <span class="p">.</span><span class="n">driver_data</span> <span class="o">=</span> <span class="mi">96</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="p">}</span>
<span class="p">};</span>
<span class="n">MODULE_DEVICE_TABLE</span><span class="p">(</span><span class="n">pci</span><span class="p">,</span> <span class="n">lnw_gpio_ids</span><span class="p">);</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lnw_irq_handler</span><span class="p">(</span><span class="kt">unsigned</span> <span class="n">irq</span><span class="p">,</span> <span class="k">struct</span> <span class="n">irq_desc</span> <span class="o">*</span><span class="n">desc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span> <span class="o">=</span> <span class="n">irq_desc_get_irq_data</span><span class="p">(</span><span class="n">desc</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">irq_data_get_irq_handler_data</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="k">struct</span> <span class="n">irq_chip</span> <span class="o">*</span><span class="n">chip</span> <span class="o">=</span> <span class="n">irq_data_get_irq_chip</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="n">u32</span> <span class="n">base</span><span class="p">,</span> <span class="n">gpio</span><span class="p">,</span> <span class="n">mask</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">pending</span><span class="p">;</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">gedr</span><span class="p">;</span>

	<span class="cm">/* check GPIO controller to check which pin triggered the interrupt */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">base</span> <span class="o">&lt;</span> <span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">;</span> <span class="n">base</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">gedr</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">GEDR</span><span class="p">);</span>
		<span class="k">while</span> <span class="p">((</span><span class="n">pending</span> <span class="o">=</span> <span class="n">readl</span><span class="p">(</span><span class="n">gedr</span><span class="p">)))</span> <span class="p">{</span>
			<span class="n">gpio</span> <span class="o">=</span> <span class="n">__ffs</span><span class="p">(</span><span class="n">pending</span><span class="p">);</span>
			<span class="n">mask</span> <span class="o">=</span> <span class="n">BIT</span><span class="p">(</span><span class="n">gpio</span><span class="p">);</span>
			<span class="cm">/* Clear before handling so we can&#39;t lose an edge */</span>
			<span class="n">writel</span><span class="p">(</span><span class="n">mask</span><span class="p">,</span> <span class="n">gedr</span><span class="p">);</span>
			<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">,</span>
							    <span class="n">base</span> <span class="o">+</span> <span class="n">gpio</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">chip</span><span class="o">-&gt;</span><span class="n">irq_eoi</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">lnw_irq_init_hw</span><span class="p">(</span><span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">base</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">base</span> <span class="o">&lt;</span> <span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span><span class="p">;</span> <span class="n">base</span> <span class="o">+=</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Clear the rising-edge detect register */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">GRER</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="cm">/* Clear the falling-edge detect register */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">GFER</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="cm">/* Clear the edge detect status register */</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="n">gpio_reg</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">,</span> <span class="n">base</span><span class="p">,</span> <span class="n">GEDR</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="o">~</span><span class="mi">0</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_irq_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">virq</span><span class="p">,</span>
			    <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">d</span><span class="o">-&gt;</span><span class="n">host_data</span><span class="p">;</span>

	<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lnw_irqchip</span><span class="p">,</span> <span class="n">handle_simple_irq</span><span class="p">,</span>
				      <span class="s">&quot;demux&quot;</span><span class="p">);</span>
	<span class="n">irq_set_chip_data</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">lnw</span><span class="p">);</span>
	<span class="n">irq_set_irq_type</span><span class="p">(</span><span class="n">virq</span><span class="p">,</span> <span class="n">IRQ_TYPE_NONE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">lnw_gpio_irq_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">lnw_gpio_irq_map</span><span class="p">,</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">irq_domain_xlate_twocell</span><span class="p">,</span>
<span class="p">};</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_runtime_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_runtime_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">lnw_gpio_runtime_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">device</span> <span class="o">*</span><span class="n">dev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">err</span> <span class="o">=</span> <span class="n">pm_schedule_suspend</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">500</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">err</span><span class="p">)</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">return</span> <span class="o">-</span><span class="n">EBUSY</span><span class="p">;</span>
<span class="p">}</span>

<span class="cp">#else</span>
<span class="cp">#define lnw_gpio_runtime_suspend	NULL</span>
<span class="cp">#define lnw_gpio_runtime_resume		NULL</span>
<span class="cp">#define lnw_gpio_runtime_idle		NULL</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">dev_pm_ops</span> <span class="n">lnw_gpio_pm_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">runtime_suspend</span> <span class="o">=</span> <span class="n">lnw_gpio_runtime_suspend</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runtime_resume</span> <span class="o">=</span> <span class="n">lnw_gpio_runtime_resume</span><span class="p">,</span>
	<span class="p">.</span><span class="n">runtime_idle</span> <span class="o">=</span> <span class="n">lnw_gpio_runtime_idle</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">lnw_gpio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">pci_dev</span> <span class="o">*</span><span class="n">pdev</span><span class="p">,</span>
			<span class="k">const</span> <span class="k">struct</span> <span class="n">pci_device_id</span> <span class="o">*</span><span class="n">id</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">void</span> <span class="o">*</span><span class="n">base</span><span class="p">;</span>
	<span class="n">resource_size_t</span> <span class="n">start</span><span class="p">,</span> <span class="n">len</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ngpio</span> <span class="o">=</span> <span class="n">id</span><span class="o">-&gt;</span><span class="n">driver_data</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">pci_enable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>

	<span class="n">retval</span> <span class="o">=</span> <span class="n">pci_request_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="s">&quot;langwell_gpio&quot;</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;error requesting resources</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err2</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* get the gpio_base from bar1 */</span>
	<span class="n">start</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">start</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;error mapping bar1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">gpio_base</span> <span class="o">=</span> <span class="o">*</span><span class="p">((</span><span class="n">u32</span> <span class="o">*</span><span class="p">)</span><span class="n">base</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* release the IO mapping, since we already get the info from bar1 */</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">base</span><span class="p">);</span>
	<span class="cm">/* get the register base from bar0 */</span>
	<span class="n">start</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">len</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">devm_ioremap_nocache</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="n">start</span><span class="p">,</span> <span class="n">len</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">base</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;error mapping bar0</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EFAULT</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lnw</span> <span class="o">=</span> <span class="n">devm_kzalloc</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lnw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;can&#39;t allocate langwell_gpio chip data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">domain</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">.</span><span class="n">of_node</span><span class="p">,</span> <span class="n">ngpio</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">lnw_gpio_irq_ops</span><span class="p">,</span> <span class="n">lnw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">domain</span><span class="p">)</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>

	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">=</span> <span class="n">base</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">label</span> <span class="o">=</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">request</span> <span class="o">=</span> <span class="n">lnw_gpio_request</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">lnw_gpio_direction_input</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">lnw_gpio_direction_output</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">get</span> <span class="o">=</span> <span class="n">lnw_gpio_get</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">set</span> <span class="o">=</span> <span class="n">lnw_gpio_set</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">to_irq</span> <span class="o">=</span> <span class="n">lnw_gpio_to_irq</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">base</span> <span class="o">=</span> <span class="n">gpio_base</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">ngpio</span> <span class="o">=</span> <span class="n">ngpio</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">.</span><span class="n">can_sleep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">pdev</span> <span class="o">=</span> <span class="n">pdev</span><span class="p">;</span>
	<span class="n">pci_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">lnw</span><span class="p">);</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">gpiochip_add</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;langwell gpiochip_add error %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">retval</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">lnw_irq_init_hw</span><span class="p">(</span><span class="n">lnw</span><span class="p">);</span>

	<span class="n">irq_set_handler_data</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">lnw</span><span class="p">);</span>
	<span class="n">irq_set_chained_handler</span><span class="p">(</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">,</span> <span class="n">lnw_irq_handler</span><span class="p">);</span>

	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>

	<span class="n">pm_runtime_put_noidle</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">pm_runtime_allow</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>

<span class="nl">err3:</span>
	<span class="n">pci_release_regions</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
<span class="nl">err2:</span>
	<span class="n">pci_disable_device</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">pci_driver</span> <span class="n">lnw_gpio_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;langwell_gpio&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id_table</span>	<span class="o">=</span> <span class="n">lnw_gpio_ids</span><span class="p">,</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">lnw_gpio_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">pm</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">lnw_gpio_pm_ops</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>


<span class="k">static</span> <span class="kt">int</span> <span class="n">__devinit</span> <span class="nf">wp_gpio_probe</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">gpio_chip</span> <span class="o">*</span><span class="n">gc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">resource</span> <span class="o">*</span><span class="n">rc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">retval</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">rc</span> <span class="o">=</span> <span class="n">platform_get_resource</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rc</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>

	<span class="n">lnw</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="k">struct</span> <span class="n">lnw_gpio</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">lnw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;can&#39;t allocate whitneypoint_gpio chip data</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">=</span> <span class="n">ioremap_nocache</span><span class="p">(</span><span class="n">rc</span><span class="o">-&gt;</span><span class="n">start</span><span class="p">,</span> <span class="n">resource_size</span><span class="p">(</span><span class="n">rc</span><span class="p">));</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">retval</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">goto</span> <span class="n">err_kmalloc</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">spin_lock_init</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">lock</span><span class="p">);</span>
	<span class="n">gc</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">label</span> <span class="o">=</span> <span class="n">dev_name</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">owner</span> <span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_input</span> <span class="o">=</span> <span class="n">lnw_gpio_direction_input</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">direction_output</span> <span class="o">=</span> <span class="n">lnw_gpio_direction_output</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">get</span> <span class="o">=</span> <span class="n">lnw_gpio_get</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">set</span> <span class="o">=</span> <span class="n">lnw_gpio_set</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">to_irq</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">base</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">ngpio</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="n">gc</span><span class="o">-&gt;</span><span class="n">can_sleep</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">retval</span> <span class="o">=</span> <span class="n">gpiochip_add</span><span class="p">(</span><span class="n">gc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">retval</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;whitneypoint gpiochip_add error %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
								<span class="n">retval</span><span class="p">);</span>
		<span class="k">goto</span> <span class="n">err_ioremap</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="n">lnw</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="nl">err_ioremap:</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span><span class="p">);</span>
<span class="nl">err_kmalloc:</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">lnw</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">retval</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__devexit</span> <span class="nf">wp_gpio_remove</span><span class="p">(</span><span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">lnw_gpio</span> <span class="o">*</span><span class="n">lnw</span> <span class="o">=</span> <span class="n">platform_get_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">gpiochip_remove</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">chip</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to remove gpio_chip.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">iounmap</span><span class="p">(</span><span class="n">lnw</span><span class="o">-&gt;</span><span class="n">reg_base</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">lnw</span><span class="p">);</span>
	<span class="n">platform_set_drvdata</span><span class="p">(</span><span class="n">pdev</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_driver</span> <span class="n">wp_gpio_driver</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">probe</span>		<span class="o">=</span> <span class="n">wp_gpio_probe</span><span class="p">,</span>
	<span class="p">.</span><span class="n">remove</span>		<span class="o">=</span> <span class="n">__devexit_p</span><span class="p">(</span><span class="n">wp_gpio_remove</span><span class="p">),</span>
	<span class="p">.</span><span class="n">driver</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">name</span>	<span class="o">=</span> <span class="s">&quot;wp_gpio&quot;</span><span class="p">,</span>
		<span class="p">.</span><span class="n">owner</span>	<span class="o">=</span> <span class="n">THIS_MODULE</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">lnw_gpio_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span>  <span class="n">pci_register_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw_gpio_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
	<span class="n">ret</span> <span class="o">=</span> <span class="n">platform_driver_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">wp_gpio_driver</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ret</span> <span class="o">&lt;</span> <span class="mi">0</span><span class="p">)</span>
		<span class="n">pci_unregister_driver</span><span class="p">(</span><span class="o">&amp;</span><span class="n">lnw_gpio_driver</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">device_initcall</span><span class="p">(</span><span class="n">lnw_gpio_init</span><span class="p">);</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
