// Copyright (C) 2023  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details, at
// https://fpgasoftware.intel.com/eula.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition"

// DATE "07/20/2024 17:43:56"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Pipeline_FIR (
	FIR_pipeline_A,
	FIR_pipeline_B,
	FIR_pipeline_C,
	FIR_MAC,
	Sample_in,
	clock,
	reset);
output 	[11:0] FIR_pipeline_A;
output 	[11:0] FIR_pipeline_B;
output 	[11:0] FIR_pipeline_C;
output 	[11:0] FIR_MAC;
input 	[3:0] Sample_in;
input 	clock;
input 	reset;

// Design Ports Information
// FIR_pipeline_A[0]	=>  Location: PIN_AA25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[1]	=>  Location: PIN_Y24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[2]	=>  Location: PIN_AG28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[3]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[4]	=>  Location: PIN_Y23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[5]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[6]	=>  Location: PIN_AB23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[7]	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[8]	=>  Location: PIN_V23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[9]	=>  Location: PIN_AF29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[10]	=>  Location: PIN_AK29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_A[11]	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[0]	=>  Location: PIN_W22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[1]	=>  Location: PIN_AJ29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[2]	=>  Location: PIN_AD27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[3]	=>  Location: PIN_AA28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[4]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[5]	=>  Location: PIN_AE26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[6]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[7]	=>  Location: PIN_AB25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[8]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[9]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[10]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_B[11]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[0]	=>  Location: PIN_AH28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[1]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[2]	=>  Location: PIN_AD25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[3]	=>  Location: PIN_AC25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[4]	=>  Location: PIN_AK28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[5]	=>  Location: PIN_AC22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[6]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[7]	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[8]	=>  Location: PIN_AA20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[9]	=>  Location: PIN_AH27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[10]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_pipeline_C[11]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[0]	=>  Location: PIN_Y19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[1]	=>  Location: PIN_W20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[2]	=>  Location: PIN_AG26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[3]	=>  Location: PIN_W24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[4]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[5]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[6]	=>  Location: PIN_AE27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[7]	=>  Location: PIN_AH29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[8]	=>  Location: PIN_W19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[9]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[10]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FIR_MAC[11]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// reset	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sample_in[0]	=>  Location: PIN_AD20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sample_in[1]	=>  Location: PIN_AC23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sample_in[2]	=>  Location: PIN_AF25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Sample_in[3]	=>  Location: PIN_AF26,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \M1|M6|Mult0~16 ;
wire \M1|M6|Mult0~17 ;
wire \M1|M6|Mult0~18 ;
wire \M1|M6|Mult0~19 ;
wire \M1|M6|Mult0~20 ;
wire \M1|M6|Mult0~21 ;
wire \M1|M6|Mult0~22 ;
wire \M1|M6|Mult0~23 ;
wire \M1|M6|Mult0~24 ;
wire \M1|M6|Mult0~25 ;
wire \M1|M6|Mult0~26 ;
wire \M1|M6|Mult0~27 ;
wire \M1|M6|Mult0~28 ;
wire \M1|M6|Mult0~29 ;
wire \M1|M6|Mult0~30 ;
wire \M1|M6|Mult0~31 ;
wire \M1|M6|Mult0~32 ;
wire \M1|M6|Mult0~33 ;
wire \M1|M6|Mult0~34 ;
wire \M1|M6|Mult0~35 ;
wire \M1|M6|Mult0~36 ;
wire \M1|M6|Mult0~37 ;
wire \M1|M6|Mult0~38 ;
wire \M1|M6|Mult0~39 ;
wire \M1|M6|Mult0~40 ;
wire \M1|M6|Mult0~41 ;
wire \M1|M6|Mult0~42 ;
wire \M1|M6|Mult0~43 ;
wire \M1|M6|Mult0~44 ;
wire \M1|M6|Mult0~45 ;
wire \M1|M6|Mult0~46 ;
wire \M1|M6|Mult0~47 ;
wire \M1|M6|Mult0~48 ;
wire \M1|M6|Mult0~49 ;
wire \M1|M6|Mult0~50 ;
wire \M1|M6|Mult0~51 ;
wire \M1|M6|Mult0~52 ;
wire \M1|M6|Mult0~53 ;
wire \M1|M6|Mult0~54 ;
wire \M1|M6|Mult0~55 ;
wire \M1|M6|Mult0~56 ;
wire \M1|M6|Mult0~57 ;
wire \M1|M6|Mult0~58 ;
wire \M1|M6|Mult0~59 ;
wire \M1|M6|Mult0~60 ;
wire \M1|M6|Mult0~61 ;
wire \M1|M6|Mult0~62 ;
wire \M1|M6|Mult0~63 ;
wire \M1|M6|Mult0~64 ;
wire \M1|M6|Mult0~65 ;
wire \M1|M6|Mult0~66 ;
wire \M1|M6|Mult0~67 ;
wire \M1|M6|Mult0~68 ;
wire \M1|M6|Mult0~69 ;
wire \M1|M6|Mult0~70 ;
wire \M1|M6|Mult0~71 ;
wire \M1|M0|Mult0~12 ;
wire \M1|M0|Mult0~13 ;
wire \M1|M0|Mult0~14 ;
wire \M1|M0|Mult0~15 ;
wire \M1|M0|Mult0~16 ;
wire \M1|M0|Mult0~17 ;
wire \M1|M0|Mult0~18 ;
wire \M1|M0|Mult0~19 ;
wire \M1|M0|Mult0~20 ;
wire \M1|M0|Mult0~21 ;
wire \M1|M0|Mult0~22 ;
wire \M1|M0|Mult0~23 ;
wire \M1|M0|Mult0~24 ;
wire \M1|M0|Mult0~25 ;
wire \M1|M0|Mult0~26 ;
wire \M1|M0|Mult0~27 ;
wire \M1|M0|Mult0~28 ;
wire \M1|M0|Mult0~29 ;
wire \M1|M0|Mult0~30 ;
wire \M1|M0|Mult0~31 ;
wire \M1|M0|Mult0~32 ;
wire \M1|M0|Mult0~33 ;
wire \M1|M0|Mult0~34 ;
wire \M1|M0|Mult0~35 ;
wire \M1|M0|Mult0~36 ;
wire \M1|M0|Mult0~37 ;
wire \M1|M0|Mult0~38 ;
wire \M1|M0|Mult0~39 ;
wire \M1|M0|Mult0~40 ;
wire \M1|M0|Mult0~41 ;
wire \M1|M0|Mult0~42 ;
wire \M1|M0|Mult0~43 ;
wire \M1|M0|Mult0~44 ;
wire \M1|M0|Mult0~45 ;
wire \M1|M0|Mult0~46 ;
wire \M1|M0|Mult0~47 ;
wire \M1|M0|Mult0~48 ;
wire \M1|M0|Mult0~49 ;
wire \M1|M0|Mult0~50 ;
wire \M1|M0|Mult0~51 ;
wire \M1|M0|Mult0~52 ;
wire \M1|M0|Mult0~53 ;
wire \M1|M0|Mult0~54 ;
wire \M1|M0|Mult0~55 ;
wire \M1|M0|Mult0~56 ;
wire \M1|M0|Mult0~57 ;
wire \M1|M0|Mult0~58 ;
wire \M1|M0|Mult0~59 ;
wire \M1|M0|Mult0~60 ;
wire \M1|M0|Mult0~61 ;
wire \M1|M0|Mult0~62 ;
wire \M1|M0|Mult0~63 ;
wire \M1|M0|Mult0~64 ;
wire \M1|M0|Mult0~65 ;
wire \M1|M0|Mult0~66 ;
wire \M1|M0|Mult0~67 ;
wire \M1|M0|Mult0~68 ;
wire \M1|M0|Mult0~69 ;
wire \M1|M0|Mult0~70 ;
wire \M1|M0|Mult0~71 ;
wire \M1|M1|Mult0~12 ;
wire \M1|M1|Mult0~13 ;
wire \M1|M1|Mult0~14 ;
wire \M1|M1|Mult0~15 ;
wire \M1|M1|Mult0~16 ;
wire \M1|M1|Mult0~17 ;
wire \M1|M1|Mult0~18 ;
wire \M1|M1|Mult0~19 ;
wire \M1|M1|Mult0~20 ;
wire \M1|M1|Mult0~21 ;
wire \M1|M1|Mult0~22 ;
wire \M1|M1|Mult0~23 ;
wire \M1|M1|Mult0~24 ;
wire \M1|M1|Mult0~25 ;
wire \M1|M1|Mult0~26 ;
wire \M1|M1|Mult0~27 ;
wire \M1|M1|Mult0~28 ;
wire \M1|M1|Mult0~29 ;
wire \M1|M1|Mult0~30 ;
wire \M1|M1|Mult0~31 ;
wire \M1|M1|Mult0~32 ;
wire \M1|M1|Mult0~33 ;
wire \M1|M1|Mult0~34 ;
wire \M1|M1|Mult0~35 ;
wire \M1|M1|Mult0~36 ;
wire \M1|M1|Mult0~37 ;
wire \M1|M1|Mult0~38 ;
wire \M1|M1|Mult0~39 ;
wire \M1|M1|Mult0~40 ;
wire \M1|M1|Mult0~41 ;
wire \M1|M1|Mult0~42 ;
wire \M1|M1|Mult0~43 ;
wire \M1|M1|Mult0~44 ;
wire \M1|M1|Mult0~45 ;
wire \M1|M1|Mult0~46 ;
wire \M1|M1|Mult0~47 ;
wire \M1|M1|Mult0~48 ;
wire \M1|M1|Mult0~49 ;
wire \M1|M1|Mult0~50 ;
wire \M1|M1|Mult0~51 ;
wire \M1|M1|Mult0~52 ;
wire \M1|M1|Mult0~53 ;
wire \M1|M1|Mult0~54 ;
wire \M1|M1|Mult0~55 ;
wire \M1|M1|Mult0~56 ;
wire \M1|M1|Mult0~57 ;
wire \M1|M1|Mult0~58 ;
wire \M1|M1|Mult0~59 ;
wire \M1|M1|Mult0~60 ;
wire \M1|M1|Mult0~61 ;
wire \M1|M1|Mult0~62 ;
wire \M1|M1|Mult0~63 ;
wire \M1|M1|Mult0~64 ;
wire \M1|M1|Mult0~65 ;
wire \M1|M1|Mult0~66 ;
wire \M1|M1|Mult0~67 ;
wire \M1|M1|Mult0~68 ;
wire \M1|M1|Mult0~69 ;
wire \M1|M1|Mult0~70 ;
wire \M1|M1|Mult0~71 ;
wire \M1|M2|Mult0~12 ;
wire \M1|M2|Mult0~13 ;
wire \M1|M2|Mult0~14 ;
wire \M1|M2|Mult0~15 ;
wire \M1|M2|Mult0~16 ;
wire \M1|M2|Mult0~17 ;
wire \M1|M2|Mult0~18 ;
wire \M1|M2|Mult0~19 ;
wire \M1|M2|Mult0~20 ;
wire \M1|M2|Mult0~21 ;
wire \M1|M2|Mult0~22 ;
wire \M1|M2|Mult0~23 ;
wire \M1|M2|Mult0~24 ;
wire \M1|M2|Mult0~25 ;
wire \M1|M2|Mult0~26 ;
wire \M1|M2|Mult0~27 ;
wire \M1|M2|Mult0~28 ;
wire \M1|M2|Mult0~29 ;
wire \M1|M2|Mult0~30 ;
wire \M1|M2|Mult0~31 ;
wire \M1|M2|Mult0~32 ;
wire \M1|M2|Mult0~33 ;
wire \M1|M2|Mult0~34 ;
wire \M1|M2|Mult0~35 ;
wire \M1|M2|Mult0~36 ;
wire \M1|M2|Mult0~37 ;
wire \M1|M2|Mult0~38 ;
wire \M1|M2|Mult0~39 ;
wire \M1|M2|Mult0~40 ;
wire \M1|M2|Mult0~41 ;
wire \M1|M2|Mult0~42 ;
wire \M1|M2|Mult0~43 ;
wire \M1|M2|Mult0~44 ;
wire \M1|M2|Mult0~45 ;
wire \M1|M2|Mult0~46 ;
wire \M1|M2|Mult0~47 ;
wire \M1|M2|Mult0~48 ;
wire \M1|M2|Mult0~49 ;
wire \M1|M2|Mult0~50 ;
wire \M1|M2|Mult0~51 ;
wire \M1|M2|Mult0~52 ;
wire \M1|M2|Mult0~53 ;
wire \M1|M2|Mult0~54 ;
wire \M1|M2|Mult0~55 ;
wire \M1|M2|Mult0~56 ;
wire \M1|M2|Mult0~57 ;
wire \M1|M2|Mult0~58 ;
wire \M1|M2|Mult0~59 ;
wire \M1|M2|Mult0~60 ;
wire \M1|M2|Mult0~61 ;
wire \M1|M2|Mult0~62 ;
wire \M1|M2|Mult0~63 ;
wire \M1|M2|Mult0~64 ;
wire \M1|M2|Mult0~65 ;
wire \M1|M2|Mult0~66 ;
wire \M1|M2|Mult0~67 ;
wire \M1|M2|Mult0~68 ;
wire \M1|M2|Mult0~69 ;
wire \M1|M2|Mult0~70 ;
wire \M1|M2|Mult0~71 ;
wire \M1|M3|Mult0~12 ;
wire \M1|M3|Mult0~13 ;
wire \M1|M3|Mult0~14 ;
wire \M1|M3|Mult0~15 ;
wire \M1|M3|Mult0~16 ;
wire \M1|M3|Mult0~17 ;
wire \M1|M3|Mult0~18 ;
wire \M1|M3|Mult0~19 ;
wire \M1|M3|Mult0~20 ;
wire \M1|M3|Mult0~21 ;
wire \M1|M3|Mult0~22 ;
wire \M1|M3|Mult0~23 ;
wire \M1|M3|Mult0~24 ;
wire \M1|M3|Mult0~25 ;
wire \M1|M3|Mult0~26 ;
wire \M1|M3|Mult0~27 ;
wire \M1|M3|Mult0~28 ;
wire \M1|M3|Mult0~29 ;
wire \M1|M3|Mult0~30 ;
wire \M1|M3|Mult0~31 ;
wire \M1|M3|Mult0~32 ;
wire \M1|M3|Mult0~33 ;
wire \M1|M3|Mult0~34 ;
wire \M1|M3|Mult0~35 ;
wire \M1|M3|Mult0~36 ;
wire \M1|M3|Mult0~37 ;
wire \M1|M3|Mult0~38 ;
wire \M1|M3|Mult0~39 ;
wire \M1|M3|Mult0~40 ;
wire \M1|M3|Mult0~41 ;
wire \M1|M3|Mult0~42 ;
wire \M1|M3|Mult0~43 ;
wire \M1|M3|Mult0~44 ;
wire \M1|M3|Mult0~45 ;
wire \M1|M3|Mult0~46 ;
wire \M1|M3|Mult0~47 ;
wire \M1|M3|Mult0~48 ;
wire \M1|M3|Mult0~49 ;
wire \M1|M3|Mult0~50 ;
wire \M1|M3|Mult0~51 ;
wire \M1|M3|Mult0~52 ;
wire \M1|M3|Mult0~53 ;
wire \M1|M3|Mult0~54 ;
wire \M1|M3|Mult0~55 ;
wire \M1|M3|Mult0~56 ;
wire \M1|M3|Mult0~57 ;
wire \M1|M3|Mult0~58 ;
wire \M1|M3|Mult0~59 ;
wire \M1|M3|Mult0~60 ;
wire \M1|M3|Mult0~61 ;
wire \M1|M3|Mult0~62 ;
wire \M1|M3|Mult0~63 ;
wire \M1|M3|Mult0~64 ;
wire \M1|M3|Mult0~65 ;
wire \M1|M3|Mult0~66 ;
wire \M1|M3|Mult0~67 ;
wire \M1|M3|Mult0~68 ;
wire \M1|M3|Mult0~69 ;
wire \M1|M3|Mult0~70 ;
wire \M1|M3|Mult0~71 ;
wire \M1|M4|Mult0~12 ;
wire \M1|M4|Mult0~13 ;
wire \M1|M4|Mult0~14 ;
wire \M1|M4|Mult0~15 ;
wire \M1|M4|Mult0~16 ;
wire \M1|M4|Mult0~17 ;
wire \M1|M4|Mult0~18 ;
wire \M1|M4|Mult0~19 ;
wire \M1|M4|Mult0~20 ;
wire \M1|M4|Mult0~21 ;
wire \M1|M4|Mult0~22 ;
wire \M1|M4|Mult0~23 ;
wire \M1|M4|Mult0~24 ;
wire \M1|M4|Mult0~25 ;
wire \M1|M4|Mult0~26 ;
wire \M1|M4|Mult0~27 ;
wire \M1|M4|Mult0~28 ;
wire \M1|M4|Mult0~29 ;
wire \M1|M4|Mult0~30 ;
wire \M1|M4|Mult0~31 ;
wire \M1|M4|Mult0~32 ;
wire \M1|M4|Mult0~33 ;
wire \M1|M4|Mult0~34 ;
wire \M1|M4|Mult0~35 ;
wire \M1|M4|Mult0~36 ;
wire \M1|M4|Mult0~37 ;
wire \M1|M4|Mult0~38 ;
wire \M1|M4|Mult0~39 ;
wire \M1|M4|Mult0~40 ;
wire \M1|M4|Mult0~41 ;
wire \M1|M4|Mult0~42 ;
wire \M1|M4|Mult0~43 ;
wire \M1|M4|Mult0~44 ;
wire \M1|M4|Mult0~45 ;
wire \M1|M4|Mult0~46 ;
wire \M1|M4|Mult0~47 ;
wire \M1|M4|Mult0~48 ;
wire \M1|M4|Mult0~49 ;
wire \M1|M4|Mult0~50 ;
wire \M1|M4|Mult0~51 ;
wire \M1|M4|Mult0~52 ;
wire \M1|M4|Mult0~53 ;
wire \M1|M4|Mult0~54 ;
wire \M1|M4|Mult0~55 ;
wire \M1|M4|Mult0~56 ;
wire \M1|M4|Mult0~57 ;
wire \M1|M4|Mult0~58 ;
wire \M1|M4|Mult0~59 ;
wire \M1|M4|Mult0~60 ;
wire \M1|M4|Mult0~61 ;
wire \M1|M4|Mult0~62 ;
wire \M1|M4|Mult0~63 ;
wire \M1|M4|Mult0~64 ;
wire \M1|M4|Mult0~65 ;
wire \M1|M4|Mult0~66 ;
wire \M1|M4|Mult0~67 ;
wire \M1|M4|Mult0~68 ;
wire \M1|M4|Mult0~69 ;
wire \M1|M4|Mult0~70 ;
wire \M1|M4|Mult0~71 ;
wire \M1|M5|Mult0~12 ;
wire \M1|M5|Mult0~13 ;
wire \M1|M5|Mult0~14 ;
wire \M1|M5|Mult0~15 ;
wire \M1|M5|Mult0~16 ;
wire \M1|M5|Mult0~17 ;
wire \M1|M5|Mult0~18 ;
wire \M1|M5|Mult0~19 ;
wire \M1|M5|Mult0~20 ;
wire \M1|M5|Mult0~21 ;
wire \M1|M5|Mult0~22 ;
wire \M1|M5|Mult0~23 ;
wire \M1|M5|Mult0~24 ;
wire \M1|M5|Mult0~25 ;
wire \M1|M5|Mult0~26 ;
wire \M1|M5|Mult0~27 ;
wire \M1|M5|Mult0~28 ;
wire \M1|M5|Mult0~29 ;
wire \M1|M5|Mult0~30 ;
wire \M1|M5|Mult0~31 ;
wire \M1|M5|Mult0~32 ;
wire \M1|M5|Mult0~33 ;
wire \M1|M5|Mult0~34 ;
wire \M1|M5|Mult0~35 ;
wire \M1|M5|Mult0~36 ;
wire \M1|M5|Mult0~37 ;
wire \M1|M5|Mult0~38 ;
wire \M1|M5|Mult0~39 ;
wire \M1|M5|Mult0~40 ;
wire \M1|M5|Mult0~41 ;
wire \M1|M5|Mult0~42 ;
wire \M1|M5|Mult0~43 ;
wire \M1|M5|Mult0~44 ;
wire \M1|M5|Mult0~45 ;
wire \M1|M5|Mult0~46 ;
wire \M1|M5|Mult0~47 ;
wire \M1|M5|Mult0~48 ;
wire \M1|M5|Mult0~49 ;
wire \M1|M5|Mult0~50 ;
wire \M1|M5|Mult0~51 ;
wire \M1|M5|Mult0~52 ;
wire \M1|M5|Mult0~53 ;
wire \M1|M5|Mult0~54 ;
wire \M1|M5|Mult0~55 ;
wire \M1|M5|Mult0~56 ;
wire \M1|M5|Mult0~57 ;
wire \M1|M5|Mult0~58 ;
wire \M1|M5|Mult0~59 ;
wire \M1|M5|Mult0~60 ;
wire \M1|M5|Mult0~61 ;
wire \M1|M5|Mult0~62 ;
wire \M1|M5|Mult0~63 ;
wire \M1|M5|Mult0~64 ;
wire \M1|M5|Mult0~65 ;
wire \M1|M5|Mult0~66 ;
wire \M1|M5|Mult0~67 ;
wire \M1|M5|Mult0~68 ;
wire \M1|M5|Mult0~69 ;
wire \M1|M5|Mult0~70 ;
wire \M1|M5|Mult0~71 ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clock~input_o ;
wire \clock~inputCLKENA0_outclk ;
wire \reset~input_o ;
wire \Sample_in[0]~input_o ;
wire \M2|PR[0][1]~SCLR_LUT_combout ;
wire \M2|PR[0][1]~_Duplicate_1_q ;
wire \M2|PR[1][0]~SCLR_LUT_combout ;
wire \M2|PR[1][0]~_Duplicate_1_q ;
wire \M2|PR[2][0]~SCLR_LUT_combout ;
wire \M2|PR[2][0]~_Duplicate_1_q ;
wire \M2|Sample_Array[4][0]~SCLR_LUT_combout ;
wire \M2|Sample_Array[4][0]~_Duplicate_1_q ;
wire \M2|PR[4][0]~SCLR_LUT_combout ;
wire \M2|PR[4][0]~_Duplicate_1_q ;
wire \M2|PR[5][0]~SCLR_LUT_combout ;
wire \M2|PR[5][0]~_Duplicate_1_q ;
wire \M2|Add7~1_sumout ;
wire \M2|Add10~1_sumout ;
wire \M2|PR[6][1]~q ;
wire \Sample_in[1]~input_o ;
wire \M2|PR[0][2]~SCLR_LUT_combout ;
wire \M2|PR[0][2]~_Duplicate_1_q ;
wire \M2|PR[1][1]~SCLR_LUT_combout ;
wire \M2|PR[1][1]~_Duplicate_1_q ;
wire \M2|PR[2][1]~SCLR_LUT_combout ;
wire \M2|PR[2][1]~_Duplicate_1_q ;
wire \M2|Sample_Array[4][1]~SCLR_LUT_combout ;
wire \M2|Sample_Array[4][1]~_Duplicate_1_q ;
wire \M2|PR[4][1]~SCLR_LUT_combout ;
wire \M2|PR[4][1]~_Duplicate_1_q ;
wire \M2|Add6~1_sumout ;
wire \M2|Add7~2 ;
wire \M2|Add7~5_sumout ;
wire \M2|PR[3][1]~q ;
wire \M2|Add8~1_sumout ;
wire \M2|PR[5][1]~SCLR_LUT_combout ;
wire \M2|PR[5][1]~_Duplicate_1_q ;
wire \M2|Add10~2 ;
wire \M2|Add10~3 ;
wire \M2|Add10~5_sumout ;
wire \M2|Add11~1_sumout ;
wire \M2|PR[6][2]~feeder_combout ;
wire \M2|PR[6][2]~q ;
wire \Sample_in[2]~input_o ;
wire \M2|PR[0][3]~SCLR_LUT_combout ;
wire \M2|PR[0][3]~_Duplicate_1_q ;
wire \M2|Sample_Array[2][2]~SCLR_LUT_combout ;
wire \M2|Sample_Array[2][2]~_Duplicate_1_q ;
wire \M2|PR[2][2]~SCLR_LUT_combout ;
wire \M2|PR[2][2]~_Duplicate_1_q ;
wire \M2|Sample_Array[4][2]~SCLR_LUT_combout ;
wire \M2|Sample_Array[4][2]~_Duplicate_1_q ;
wire \M2|PR[4][2]~SCLR_LUT_combout ;
wire \M2|PR[4][2]~_Duplicate_1_q ;
wire \M2|Add5~0_combout ;
wire \M2|PR[5][2]~q ;
wire \M2|Add2~0_combout ;
wire \M2|PR[3][2]~q ;
wire \M2|Add0~0_combout ;
wire \M2|PR[1][2]~q ;
wire \M2|Add6~2 ;
wire \M2|Add6~5_sumout ;
wire \M2|Add7~6 ;
wire \M2|Add7~9_sumout ;
wire \M2|Add8~2 ;
wire \M2|Add8~5_sumout ;
wire \M2|Add10~6 ;
wire \M2|Add10~7 ;
wire \M2|Add10~9_sumout ;
wire \M2|Add11~2 ;
wire \M2|Add11~5_sumout ;
wire \M2|Sample_Array[6][2]~SCLR_LUT_combout ;
wire \M2|Sample_Array[6][2]~_Duplicate_1_q ;
wire \M2|PR[6][3]~feeder_combout ;
wire \M2|PR[6][3]~q ;
wire \Sample_in[3]~input_o ;
wire \M2|PR[0][4]~SCLR_LUT_combout ;
wire \M2|PR[0][4]~_Duplicate_1_q ;
wire \M2|Sample_Array[2][3]~SCLR_LUT_combout ;
wire \M2|Sample_Array[2][3]~_Duplicate_1_q ;
wire \M2|Sample_Array[3][3]~SCLR_LUT_combout ;
wire \M2|Sample_Array[3][3]~_Duplicate_1_q ;
wire \M2|Sample_Array[4][3]~SCLR_LUT_combout ;
wire \M2|Sample_Array[4][3]~_Duplicate_1_q ;
wire \M2|Sample_Array[5][3]~SCLR_LUT_combout ;
wire \M2|Sample_Array[5][3]~_Duplicate_1_q ;
wire \M2|Add5~1_combout ;
wire \M2|PR[5][3]~q ;
wire \M2|Add4~0_combout ;
wire \M2|PR[4][3]~q ;
wire \M2|Add1~0_combout ;
wire \M2|PR[2][3]~q ;
wire \M2|Add0~1_combout ;
wire \M2|PR[1][3]~q ;
wire \M2|Add6~6 ;
wire \M2|Add6~9_sumout ;
wire \M2|Add7~10 ;
wire \M2|Add7~13_sumout ;
wire \M2|Add2~1_combout ;
wire \M2|PR[3][3]~q ;
wire \M2|Add8~6 ;
wire \M2|Add8~9_sumout ;
wire \M2|Add10~10 ;
wire \M2|Add10~11 ;
wire \M2|Add10~13_sumout ;
wire \M2|Add11~6 ;
wire \M2|Add11~9_sumout ;
wire \M2|Sample_Array[6][3]~SCLR_LUT_combout ;
wire \M2|Sample_Array[6][3]~_Duplicate_1_q ;
wire \M2|PR[6][4]~q ;
wire \M2|Add5~2_combout ;
wire \M2|PR[5][4]~q ;
wire \M2|Add0~2_combout ;
wire \M2|PR[1][4]~q ;
wire \M2|Add6~10 ;
wire \M2|Add6~13_sumout ;
wire \M2|Add1~1_combout ;
wire \M2|PR[2][4]~q ;
wire \M2|Add7~14 ;
wire \M2|Add7~17_sumout ;
wire \M2|Add2~2_combout ;
wire \M2|PR[3][4]~q ;
wire \M2|Add8~10 ;
wire \M2|Add8~13_sumout ;
wire \M2|Add4~1_combout ;
wire \M2|PR[4][4]~q ;
wire \M2|Add10~14 ;
wire \M2|Add10~15 ;
wire \M2|Add10~17_sumout ;
wire \M2|Add11~10 ;
wire \M2|Add11~13_sumout ;
wire \M2|Add5~3_combout ;
wire \M2|PR[5][5]~q ;
wire \M2|Add4~2_combout ;
wire \M2|PR[4][5]~q ;
wire \M2|Add0~3_combout ;
wire \M2|PR[1][5]~q ;
wire \M2|Add6~14 ;
wire \M2|Add6~17_sumout ;
wire \M2|Add1~2_combout ;
wire \M2|PR[2][5]~q ;
wire \M2|Add7~18 ;
wire \M2|Add7~21_sumout ;
wire \M2|Add2~3_combout ;
wire \M2|PR[3][5]~q ;
wire \M2|Add8~14 ;
wire \M2|Add8~17_sumout ;
wire \M2|Add10~18 ;
wire \M2|Add10~19 ;
wire \M2|Add10~21_sumout ;
wire \M2|Add11~14 ;
wire \M2|Add11~17_sumout ;
wire \M2|Add5~4_combout ;
wire \M2|PR[5][6]~q ;
wire \M2|Add1~3_combout ;
wire \M2|PR[2][6]~q ;
wire \M2|Add0~4_combout ;
wire \M2|PR[1][6]~q ;
wire \M2|Add6~18 ;
wire \M2|Add6~21_sumout ;
wire \M2|Add7~22 ;
wire \M2|Add7~25_sumout ;
wire \M2|Add2~4_combout ;
wire \M2|PR[3][6]~q ;
wire \M2|Add8~18 ;
wire \M2|Add8~21_sumout ;
wire \M2|Add4~3_combout ;
wire \M2|PR[4][6]~feeder_combout ;
wire \M2|PR[4][6]~q ;
wire \M2|Add10~22 ;
wire \M2|Add10~23 ;
wire \M2|Add10~25_sumout ;
wire \M2|Add11~18 ;
wire \M2|Add11~21_sumout ;
wire \M2|Add4~4_combout ;
wire \M2|PR[4][7]~q ;
wire \M2|Add2~5_combout ;
wire \M2|PR[3][7]~q ;
wire \M2|Add6~22 ;
wire \M2|Add6~25_sumout ;
wire \M2|Add1~4_combout ;
wire \M2|PR[2][7]~q ;
wire \M2|Add7~26 ;
wire \M2|Add7~29_sumout ;
wire \M2|Add8~22 ;
wire \M2|Add8~25_sumout ;
wire \M2|Add10~26 ;
wire \M2|Add10~27 ;
wire \M2|Add10~29_sumout ;
wire \M2|Add11~22 ;
wire \M2|Add11~25_sumout ;
wire \M2|Add7~30 ;
wire \M2|Add7~33_sumout ;
wire \M2|Add8~26 ;
wire \M2|Add8~29_sumout ;
wire \M2|Add10~30 ;
wire \M2|Add10~31 ;
wire \M2|Add10~33_sumout ;
wire \M2|Add11~26 ;
wire \M2|Add11~29_sumout ;
wire \M2|Add7~34 ;
wire \M2|Add7~37_sumout ;
wire \M2|Add8~30 ;
wire \M2|Add8~33_sumout ;
wire \M2|Add10~34 ;
wire \M2|Add10~35 ;
wire \M2|Add10~37_sumout ;
wire \M2|Add11~30 ;
wire \M2|Add11~33_sumout ;
wire \M2|Add10~38 ;
wire \M2|Add10~39 ;
wire \M2|Add10~41_sumout ;
wire \M2|Add11~34 ;
wire \M2|Add11~37_sumout ;
wire \M3|PR1[6][1]~q ;
wire \M3|PR2[6][1]~feeder_combout ;
wire \M3|PR2[6][1]~q ;
wire \M3|PR3[6][1]~q ;
wire \M3|Add7~1_sumout ;
wire \M3|PR2[2][0]~feeder_combout ;
wire \M3|PR2[2][0]~q ;
wire \M3|PR3[3][0]~q ;
wire \M3|Add9~1_sumout ;
wire \M3|PR4[4][0]~q ;
wire \M3|Add10~1_sumout ;
wire \M3|PR5[5][0]~q ;
wire \M3|PR1[6][2]~q ;
wire \M3|PR1[1][1]~q ;
wire \M3|Add7~2 ;
wire \M3|Add7~5_sumout ;
wire \M3|PR2[2][1]~q ;
wire \M3|PR1[3][1]~q ;
wire \M3|PR2[3][1]~q ;
wire \M3|Add8~1_sumout ;
wire \M3|PR3[3][1]~q ;
wire \M3|Add9~2 ;
wire \M3|Add9~5_sumout ;
wire \M3|PR4[4][1]~q ;
wire \M3|PR2[6][2]~q ;
wire \M3|PR3[6][2]~feeder_combout ;
wire \M3|PR3[6][2]~q ;
wire \M3|Add10~2 ;
wire \M3|Add10~5_sumout ;
wire \M3|PR5[5][1]~q ;
wire \M3|PR4[6][1]~q ;
wire \M3|PR5[6][1]~feeder_combout ;
wire \M3|PR5[6][1]~q ;
wire \M3|Add11~1_sumout ;
wire \M3|PR4[6][2]~q ;
wire \M3|PR5[6][2]~q ;
wire \M3|PR1[6][3]~q ;
wire \M3|PR1[3][2]~q ;
wire \M3|PR2[3][2]~q ;
wire \M3|PR1[1][2]~q ;
wire \M3|Add7~6 ;
wire \M3|Add7~9_sumout ;
wire \M3|PR2[2][2]~q ;
wire \M3|Add8~2 ;
wire \M3|Add8~5_sumout ;
wire \M3|PR3[3][2]~q ;
wire \M3|Add9~6 ;
wire \M3|Add9~9_sumout ;
wire \M3|PR4[4][2]~q ;
wire \M3|PR1[5][2]~q ;
wire \M3|PR2[5][2]~q ;
wire \M3|PR3[5][2]~feeder_combout ;
wire \M3|PR3[5][2]~q ;
wire \M3|PR4[5][2]~feeder_combout ;
wire \M3|PR4[5][2]~q ;
wire \M3|Add10~6 ;
wire \M3|Add10~9_sumout ;
wire \M3|PR5[5][2]~q ;
wire \M3|Add11~2 ;
wire \M3|Add11~5_sumout ;
wire \M3|PR1[4][3]~q ;
wire \M3|PR2[4][3]~q ;
wire \M3|PR3[4][3]~feeder_combout ;
wire \M3|PR3[4][3]~q ;
wire \M3|PR1[1][3]~q ;
wire \M3|PR1[2][3]~q ;
wire \M3|Add7~10 ;
wire \M3|Add7~13_sumout ;
wire \M3|PR2[2][3]~q ;
wire \M3|PR1[3][3]~q ;
wire \M3|PR2[3][3]~q ;
wire \M3|Add8~6 ;
wire \M3|Add8~9_sumout ;
wire \M3|PR3[3][3]~q ;
wire \M3|Add9~10 ;
wire \M3|Add9~13_sumout ;
wire \M3|PR4[4][3]~q ;
wire \M3|PR1[5][3]~q ;
wire \M3|PR2[5][3]~q ;
wire \M3|PR3[5][3]~q ;
wire \M3|PR4[5][3]~q ;
wire \M3|Add10~10 ;
wire \M3|Add10~13_sumout ;
wire \M3|PR5[5][3]~q ;
wire \M3|PR2[6][3]~q ;
wire \M3|PR3[6][3]~feeder_combout ;
wire \M3|PR3[6][3]~q ;
wire \M3|PR4[6][3]~q ;
wire \M3|PR5[6][3]~q ;
wire \M3|Add11~6 ;
wire \M3|Add11~9_sumout ;
wire \M3|PR1[1][4]~q ;
wire \M3|PR1[2][4]~q ;
wire \M3|Add7~14 ;
wire \M3|Add7~17_sumout ;
wire \M3|PR2[2][4]~q ;
wire \M3|PR1[3][4]~q ;
wire \M3|PR2[3][4]~feeder_combout ;
wire \M3|PR2[3][4]~q ;
wire \M3|Add8~10 ;
wire \M3|Add8~13_sumout ;
wire \M3|PR3[3][4]~q ;
wire \M3|PR1[4][4]~q ;
wire \M3|PR2[4][4]~q ;
wire \M3|PR3[4][4]~q ;
wire \M3|Add9~14 ;
wire \M3|Add9~17_sumout ;
wire \M3|PR4[4][4]~q ;
wire \M3|PR1[5][4]~q ;
wire \M3|PR2[5][4]~q ;
wire \M3|PR3[5][4]~feeder_combout ;
wire \M3|PR3[5][4]~q ;
wire \M3|PR4[5][4]~feeder_combout ;
wire \M3|PR4[5][4]~q ;
wire \M3|Add10~14 ;
wire \M3|Add10~17_sumout ;
wire \M3|PR5[5][4]~q ;
wire \M3|PR1[6][4]~q ;
wire \M3|PR2[6][4]~feeder_combout ;
wire \M3|PR2[6][4]~q ;
wire \M3|PR3[6][4]~q ;
wire \M3|PR4[6][4]~q ;
wire \M3|PR5[6][4]~q ;
wire \M3|Add11~10 ;
wire \M3|Add11~13_sumout ;
wire \M3|PR1[5][5]~q ;
wire \M3|PR2[5][5]~q ;
wire \M3|PR3[5][5]~q ;
wire \M3|PR4[5][5]~q ;
wire \M3|PR1[4][5]~q ;
wire \M3|PR2[4][5]~feeder_combout ;
wire \M3|PR2[4][5]~q ;
wire \M3|PR3[4][5]~q ;
wire \M3|PR1[1][5]~q ;
wire \M3|PR1[2][5]~q ;
wire \M3|Add7~18 ;
wire \M3|Add7~21_sumout ;
wire \M3|PR2[2][5]~q ;
wire \M3|PR1[3][5]~q ;
wire \M3|PR2[3][5]~q ;
wire \M3|Add8~14 ;
wire \M3|Add8~17_sumout ;
wire \M3|PR3[3][5]~q ;
wire \M3|Add9~18 ;
wire \M3|Add9~21_sumout ;
wire \M3|PR4[4][5]~q ;
wire \M3|Add10~18 ;
wire \M3|Add10~21_sumout ;
wire \M3|PR5[5][5]~q ;
wire \M3|Add11~14 ;
wire \M3|Add11~17_sumout ;
wire \M3|PR1[1][6]~q ;
wire \M3|PR1[2][6]~q ;
wire \M3|Add7~22 ;
wire \M3|Add7~25_sumout ;
wire \M3|PR2[2][6]~q ;
wire \M3|PR1[3][6]~q ;
wire \M3|PR2[3][6]~q ;
wire \M3|Add8~18 ;
wire \M3|Add8~21_sumout ;
wire \M3|PR3[3][6]~q ;
wire \M3|PR1[4][6]~q ;
wire \M3|PR2[4][6]~q ;
wire \M3|PR3[4][6]~feeder_combout ;
wire \M3|PR3[4][6]~q ;
wire \M3|Add9~22 ;
wire \M3|Add9~25_sumout ;
wire \M3|PR4[4][6]~q ;
wire \M3|PR1[5][6]~q ;
wire \M3|PR2[5][6]~q ;
wire \M3|PR3[5][6]~feeder_combout ;
wire \M3|PR3[5][6]~q ;
wire \M3|PR4[5][6]~q ;
wire \M3|Add10~22 ;
wire \M3|Add10~25_sumout ;
wire \M3|PR5[5][6]~q ;
wire \M3|Add11~18 ;
wire \M3|Add11~21_sumout ;
wire \M3|PR1[4][7]~feeder_combout ;
wire \M3|PR1[4][7]~q ;
wire \M3|PR2[4][7]~q ;
wire \M3|PR3[4][7]~q ;
wire \M3|PR1[3][7]~q ;
wire \M3|PR2[3][7]~feeder_combout ;
wire \M3|PR2[3][7]~q ;
wire \M3|PR1[1][7]~q ;
wire \M3|PR1[2][7]~q ;
wire \M3|Add7~26 ;
wire \M3|Add7~29_sumout ;
wire \M3|PR2[2][7]~q ;
wire \M3|Add8~22 ;
wire \M3|Add8~25_sumout ;
wire \M3|PR3[3][7]~q ;
wire \M3|Add9~26 ;
wire \M3|Add9~29_sumout ;
wire \M3|PR4[4][7]~q ;
wire \M3|Add10~26 ;
wire \M3|Add10~29_sumout ;
wire \M3|PR5[5][7]~q ;
wire \M3|Add11~22 ;
wire \M3|Add11~25_sumout ;
wire \M3|Add7~30 ;
wire \M3|Add7~33_sumout ;
wire \M3|PR2[2][8]~q ;
wire \M3|Add8~26 ;
wire \M3|Add8~29_sumout ;
wire \M3|PR3[3][8]~q ;
wire \M3|Add9~30 ;
wire \M3|Add9~33_sumout ;
wire \M3|PR4[4][8]~q ;
wire \M3|Add10~30 ;
wire \M3|Add10~33_sumout ;
wire \M3|PR5[5][8]~q ;
wire \M3|Add11~26 ;
wire \M3|Add11~29_sumout ;
wire \M3|Add11~30 ;
wire \M3|Add11~33_sumout ;
wire \M4|Add7~1_sumout ;
wire \M4|PR1[2][0]~q ;
wire \M4|Add9~1_sumout ;
wire \M4|PR2[4][0]~q ;
wire \M4|Add10~1_sumout ;
wire \M4|Add7~2 ;
wire \M4|Add7~5_sumout ;
wire \M4|PR1[2][1]~q ;
wire \M4|Add8~1_sumout ;
wire \M4|Add9~2 ;
wire \M4|Add9~5_sumout ;
wire \M4|PR2[4][1]~q ;
wire \M4|Add10~2 ;
wire \M4|Add10~5_sumout ;
wire \M4|Add11~1_sumout ;
wire \M4|Add7~6 ;
wire \M4|Add7~9_sumout ;
wire \M4|PR1[2][2]~q ;
wire \M4|Add8~2 ;
wire \M4|Add8~5_sumout ;
wire \M4|Add9~6 ;
wire \M4|Add9~9_sumout ;
wire \M4|PR2[4][2]~q ;
wire \M4|Add10~6 ;
wire \M4|Add10~9_sumout ;
wire \M4|Add11~2 ;
wire \M4|Add11~5_sumout ;
wire \M4|Add7~10 ;
wire \M4|Add7~13_sumout ;
wire \M4|PR1[2][3]~q ;
wire \M4|Add8~6 ;
wire \M4|Add8~9_sumout ;
wire \M4|Add9~10 ;
wire \M4|Add9~13_sumout ;
wire \M4|PR2[4][3]~q ;
wire \M4|Add10~10 ;
wire \M4|Add10~13_sumout ;
wire \M4|Add11~6 ;
wire \M4|Add11~9_sumout ;
wire \M4|Add7~14 ;
wire \M4|Add7~17_sumout ;
wire \M4|PR1[2][4]~q ;
wire \M4|Add8~10 ;
wire \M4|Add8~13_sumout ;
wire \M4|Add9~14 ;
wire \M4|Add9~17_sumout ;
wire \M4|PR2[4][4]~q ;
wire \M4|Add10~14 ;
wire \M4|Add10~17_sumout ;
wire \M4|Add11~10 ;
wire \M4|Add11~13_sumout ;
wire \M4|Add7~18 ;
wire \M4|Add7~21_sumout ;
wire \M4|PR1[2][5]~q ;
wire \M4|Add8~14 ;
wire \M4|Add8~17_sumout ;
wire \M4|Add9~18 ;
wire \M4|Add9~21_sumout ;
wire \M4|PR2[4][5]~q ;
wire \M4|Add10~18 ;
wire \M4|Add10~21_sumout ;
wire \M4|Add11~14 ;
wire \M4|Add11~17_sumout ;
wire \M4|Add7~22 ;
wire \M4|Add7~25_sumout ;
wire \M4|PR1[2][6]~q ;
wire \M4|Add8~18 ;
wire \M4|Add8~21_sumout ;
wire \M4|Add9~22 ;
wire \M4|Add9~25_sumout ;
wire \M4|PR2[4][6]~q ;
wire \M4|Add10~22 ;
wire \M4|Add10~25_sumout ;
wire \M4|Add11~18 ;
wire \M4|Add11~21_sumout ;
wire \M4|Add7~26 ;
wire \M4|Add7~29_sumout ;
wire \M4|PR1[2][7]~q ;
wire \M4|Add8~22 ;
wire \M4|Add8~25_sumout ;
wire \M4|Add9~26 ;
wire \M4|Add9~29_sumout ;
wire \M4|PR2[4][7]~q ;
wire \M4|Add10~26 ;
wire \M4|Add10~29_sumout ;
wire \M4|Add11~22 ;
wire \M4|Add11~25_sumout ;
wire \M4|Add7~30 ;
wire \M4|Add7~33_sumout ;
wire \M4|PR1[2][8]~q ;
wire \M4|Add8~26 ;
wire \M4|Add8~29_sumout ;
wire \M4|Add9~30 ;
wire \M4|Add9~33_sumout ;
wire \M4|PR2[4][8]~q ;
wire \M4|Add10~30 ;
wire \M4|Add10~33_sumout ;
wire \M4|Add11~26 ;
wire \M4|Add11~29_sumout ;
wire \M4|Add10~34 ;
wire \M4|Add10~37_sumout ;
wire \M4|Add11~30 ;
wire \M4|Add11~33_sumout ;
wire \M1|M5|Mult0~8_resulta ;
wire \M1|M3|Mult0~8_resulta ;
wire \M1|M4|Mult0~8_resulta ;
wire \M1|M4|Add0~17_sumout ;
wire \M1|M0|Mult0~8_resulta ;
wire \M1|M2|Mult0~8_resulta ;
wire \M1|M1|Mult0~8_resulta ;
wire \M1|M2|Add0~1_sumout ;
wire \M1|M4|Add0~1_sumout ;
wire \M1|M6|Mult0~8_resulta ;
wire \M1|M6|Add0~1_sumout ;
wire \M1|M5|Mult0~9 ;
wire \M1|M3|Mult0~9 ;
wire \M1|M4|Mult0~9 ;
wire \M1|M4|Add0~18 ;
wire \M1|M4|Add0~19 ;
wire \M1|M4|Add0~21_sumout ;
wire \M1|M0|Mult0~9 ;
wire \M1|M2|Mult0~9 ;
wire \M1|M1|Mult0~9 ;
wire \M1|M2|Add0~2 ;
wire \M1|M2|Add0~3 ;
wire \M1|M2|Add0~5_sumout ;
wire \M1|M4|Add0~2 ;
wire \M1|M4|Add0~5_sumout ;
wire \M1|M6|Mult0~9 ;
wire \M1|M6|Add0~2 ;
wire \M1|M6|Add0~5_sumout ;
wire \M1|M6|Mult0~10 ;
wire \M1|M0|Mult0~10 ;
wire \M1|M1|Mult0~10 ;
wire \M1|M2|Mult0~10 ;
wire \M1|M2|Add0~6 ;
wire \M1|M2|Add0~7 ;
wire \M1|M2|Add0~9_sumout ;
wire \M1|M5|Mult0~10 ;
wire \M1|M4|Mult0~10 ;
wire \M1|M3|Mult0~10 ;
wire \M1|M4|Add0~22 ;
wire \M1|M4|Add0~23 ;
wire \M1|M4|Add0~25_sumout ;
wire \M1|M4|Add0~6 ;
wire \M1|M4|Add0~9_sumout ;
wire \M1|M6|Add0~6 ;
wire \M1|M6|Add0~9_sumout ;
wire \M1|M4|Mult0~11 ;
wire \M1|M5|Mult0~11 ;
wire \M1|M3|Mult0~11 ;
wire \M1|M4|Add0~26 ;
wire \M1|M4|Add0~27 ;
wire \M1|M4|Add0~29_sumout ;
wire \M1|M0|Mult0~11 ;
wire \M1|M1|Mult0~11 ;
wire \M1|M2|Mult0~11 ;
wire \M1|M2|Add0~10 ;
wire \M1|M2|Add0~11 ;
wire \M1|M2|Add0~13_sumout ;
wire \M1|M4|Add0~10 ;
wire \M1|M4|Add0~13_sumout ;
wire \M1|M6|Mult0~11 ;
wire \M1|M6|Add0~10 ;
wire \M1|M6|Add0~13_sumout ;
wire \M1|M6|Mult0~12 ;
wire \M1|M6|Add0~14 ;
wire \M1|M6|Add0~17_sumout ;
wire \M1|M6|Mult0~13 ;
wire \M1|M6|Add0~18 ;
wire \M1|M6|Add0~21_sumout ;
wire \M1|M6|Mult0~14 ;
wire \M1|M6|Add0~22 ;
wire \M1|M6|Add0~25_sumout ;
wire \M1|M6|Mult0~15 ;
wire \M1|M6|Add0~26 ;
wire \M1|M6|Add0~29_sumout ;
wire \M1|M6|Add0~30 ;
wire \M1|M6|Add0~33_sumout ;
wire [11:0] \M2|FIR_out_pipeline ;
wire [11:0] \M3|FIR_out ;
wire [11:0] \M1|FIR_out_MAC ;
wire [11:0] \M4|FIR_out ;

wire [63:0] \M1|M6|Mult0~8_RESULTA_bus ;
wire [63:0] \M1|M0|Mult0~8_RESULTA_bus ;
wire [63:0] \M1|M1|Mult0~8_RESULTA_bus ;
wire [63:0] \M1|M2|Mult0~8_RESULTA_bus ;
wire [63:0] \M1|M3|Mult0~8_RESULTA_bus ;
wire [63:0] \M1|M4|Mult0~8_RESULTA_bus ;
wire [63:0] \M1|M5|Mult0~8_RESULTA_bus ;

assign \M1|M6|Mult0~8_resulta  = \M1|M6|Mult0~8_RESULTA_bus [0];
assign \M1|M6|Mult0~9  = \M1|M6|Mult0~8_RESULTA_bus [1];
assign \M1|M6|Mult0~10  = \M1|M6|Mult0~8_RESULTA_bus [2];
assign \M1|M6|Mult0~11  = \M1|M6|Mult0~8_RESULTA_bus [3];
assign \M1|M6|Mult0~12  = \M1|M6|Mult0~8_RESULTA_bus [4];
assign \M1|M6|Mult0~13  = \M1|M6|Mult0~8_RESULTA_bus [5];
assign \M1|M6|Mult0~14  = \M1|M6|Mult0~8_RESULTA_bus [6];
assign \M1|M6|Mult0~15  = \M1|M6|Mult0~8_RESULTA_bus [7];
assign \M1|M6|Mult0~16  = \M1|M6|Mult0~8_RESULTA_bus [8];
assign \M1|M6|Mult0~17  = \M1|M6|Mult0~8_RESULTA_bus [9];
assign \M1|M6|Mult0~18  = \M1|M6|Mult0~8_RESULTA_bus [10];
assign \M1|M6|Mult0~19  = \M1|M6|Mult0~8_RESULTA_bus [11];
assign \M1|M6|Mult0~20  = \M1|M6|Mult0~8_RESULTA_bus [12];
assign \M1|M6|Mult0~21  = \M1|M6|Mult0~8_RESULTA_bus [13];
assign \M1|M6|Mult0~22  = \M1|M6|Mult0~8_RESULTA_bus [14];
assign \M1|M6|Mult0~23  = \M1|M6|Mult0~8_RESULTA_bus [15];
assign \M1|M6|Mult0~24  = \M1|M6|Mult0~8_RESULTA_bus [16];
assign \M1|M6|Mult0~25  = \M1|M6|Mult0~8_RESULTA_bus [17];
assign \M1|M6|Mult0~26  = \M1|M6|Mult0~8_RESULTA_bus [18];
assign \M1|M6|Mult0~27  = \M1|M6|Mult0~8_RESULTA_bus [19];
assign \M1|M6|Mult0~28  = \M1|M6|Mult0~8_RESULTA_bus [20];
assign \M1|M6|Mult0~29  = \M1|M6|Mult0~8_RESULTA_bus [21];
assign \M1|M6|Mult0~30  = \M1|M6|Mult0~8_RESULTA_bus [22];
assign \M1|M6|Mult0~31  = \M1|M6|Mult0~8_RESULTA_bus [23];
assign \M1|M6|Mult0~32  = \M1|M6|Mult0~8_RESULTA_bus [24];
assign \M1|M6|Mult0~33  = \M1|M6|Mult0~8_RESULTA_bus [25];
assign \M1|M6|Mult0~34  = \M1|M6|Mult0~8_RESULTA_bus [26];
assign \M1|M6|Mult0~35  = \M1|M6|Mult0~8_RESULTA_bus [27];
assign \M1|M6|Mult0~36  = \M1|M6|Mult0~8_RESULTA_bus [28];
assign \M1|M6|Mult0~37  = \M1|M6|Mult0~8_RESULTA_bus [29];
assign \M1|M6|Mult0~38  = \M1|M6|Mult0~8_RESULTA_bus [30];
assign \M1|M6|Mult0~39  = \M1|M6|Mult0~8_RESULTA_bus [31];
assign \M1|M6|Mult0~40  = \M1|M6|Mult0~8_RESULTA_bus [32];
assign \M1|M6|Mult0~41  = \M1|M6|Mult0~8_RESULTA_bus [33];
assign \M1|M6|Mult0~42  = \M1|M6|Mult0~8_RESULTA_bus [34];
assign \M1|M6|Mult0~43  = \M1|M6|Mult0~8_RESULTA_bus [35];
assign \M1|M6|Mult0~44  = \M1|M6|Mult0~8_RESULTA_bus [36];
assign \M1|M6|Mult0~45  = \M1|M6|Mult0~8_RESULTA_bus [37];
assign \M1|M6|Mult0~46  = \M1|M6|Mult0~8_RESULTA_bus [38];
assign \M1|M6|Mult0~47  = \M1|M6|Mult0~8_RESULTA_bus [39];
assign \M1|M6|Mult0~48  = \M1|M6|Mult0~8_RESULTA_bus [40];
assign \M1|M6|Mult0~49  = \M1|M6|Mult0~8_RESULTA_bus [41];
assign \M1|M6|Mult0~50  = \M1|M6|Mult0~8_RESULTA_bus [42];
assign \M1|M6|Mult0~51  = \M1|M6|Mult0~8_RESULTA_bus [43];
assign \M1|M6|Mult0~52  = \M1|M6|Mult0~8_RESULTA_bus [44];
assign \M1|M6|Mult0~53  = \M1|M6|Mult0~8_RESULTA_bus [45];
assign \M1|M6|Mult0~54  = \M1|M6|Mult0~8_RESULTA_bus [46];
assign \M1|M6|Mult0~55  = \M1|M6|Mult0~8_RESULTA_bus [47];
assign \M1|M6|Mult0~56  = \M1|M6|Mult0~8_RESULTA_bus [48];
assign \M1|M6|Mult0~57  = \M1|M6|Mult0~8_RESULTA_bus [49];
assign \M1|M6|Mult0~58  = \M1|M6|Mult0~8_RESULTA_bus [50];
assign \M1|M6|Mult0~59  = \M1|M6|Mult0~8_RESULTA_bus [51];
assign \M1|M6|Mult0~60  = \M1|M6|Mult0~8_RESULTA_bus [52];
assign \M1|M6|Mult0~61  = \M1|M6|Mult0~8_RESULTA_bus [53];
assign \M1|M6|Mult0~62  = \M1|M6|Mult0~8_RESULTA_bus [54];
assign \M1|M6|Mult0~63  = \M1|M6|Mult0~8_RESULTA_bus [55];
assign \M1|M6|Mult0~64  = \M1|M6|Mult0~8_RESULTA_bus [56];
assign \M1|M6|Mult0~65  = \M1|M6|Mult0~8_RESULTA_bus [57];
assign \M1|M6|Mult0~66  = \M1|M6|Mult0~8_RESULTA_bus [58];
assign \M1|M6|Mult0~67  = \M1|M6|Mult0~8_RESULTA_bus [59];
assign \M1|M6|Mult0~68  = \M1|M6|Mult0~8_RESULTA_bus [60];
assign \M1|M6|Mult0~69  = \M1|M6|Mult0~8_RESULTA_bus [61];
assign \M1|M6|Mult0~70  = \M1|M6|Mult0~8_RESULTA_bus [62];
assign \M1|M6|Mult0~71  = \M1|M6|Mult0~8_RESULTA_bus [63];

assign \M1|M0|Mult0~8_resulta  = \M1|M0|Mult0~8_RESULTA_bus [0];
assign \M1|M0|Mult0~9  = \M1|M0|Mult0~8_RESULTA_bus [1];
assign \M1|M0|Mult0~10  = \M1|M0|Mult0~8_RESULTA_bus [2];
assign \M1|M0|Mult0~11  = \M1|M0|Mult0~8_RESULTA_bus [3];
assign \M1|M0|Mult0~12  = \M1|M0|Mult0~8_RESULTA_bus [4];
assign \M1|M0|Mult0~13  = \M1|M0|Mult0~8_RESULTA_bus [5];
assign \M1|M0|Mult0~14  = \M1|M0|Mult0~8_RESULTA_bus [6];
assign \M1|M0|Mult0~15  = \M1|M0|Mult0~8_RESULTA_bus [7];
assign \M1|M0|Mult0~16  = \M1|M0|Mult0~8_RESULTA_bus [8];
assign \M1|M0|Mult0~17  = \M1|M0|Mult0~8_RESULTA_bus [9];
assign \M1|M0|Mult0~18  = \M1|M0|Mult0~8_RESULTA_bus [10];
assign \M1|M0|Mult0~19  = \M1|M0|Mult0~8_RESULTA_bus [11];
assign \M1|M0|Mult0~20  = \M1|M0|Mult0~8_RESULTA_bus [12];
assign \M1|M0|Mult0~21  = \M1|M0|Mult0~8_RESULTA_bus [13];
assign \M1|M0|Mult0~22  = \M1|M0|Mult0~8_RESULTA_bus [14];
assign \M1|M0|Mult0~23  = \M1|M0|Mult0~8_RESULTA_bus [15];
assign \M1|M0|Mult0~24  = \M1|M0|Mult0~8_RESULTA_bus [16];
assign \M1|M0|Mult0~25  = \M1|M0|Mult0~8_RESULTA_bus [17];
assign \M1|M0|Mult0~26  = \M1|M0|Mult0~8_RESULTA_bus [18];
assign \M1|M0|Mult0~27  = \M1|M0|Mult0~8_RESULTA_bus [19];
assign \M1|M0|Mult0~28  = \M1|M0|Mult0~8_RESULTA_bus [20];
assign \M1|M0|Mult0~29  = \M1|M0|Mult0~8_RESULTA_bus [21];
assign \M1|M0|Mult0~30  = \M1|M0|Mult0~8_RESULTA_bus [22];
assign \M1|M0|Mult0~31  = \M1|M0|Mult0~8_RESULTA_bus [23];
assign \M1|M0|Mult0~32  = \M1|M0|Mult0~8_RESULTA_bus [24];
assign \M1|M0|Mult0~33  = \M1|M0|Mult0~8_RESULTA_bus [25];
assign \M1|M0|Mult0~34  = \M1|M0|Mult0~8_RESULTA_bus [26];
assign \M1|M0|Mult0~35  = \M1|M0|Mult0~8_RESULTA_bus [27];
assign \M1|M0|Mult0~36  = \M1|M0|Mult0~8_RESULTA_bus [28];
assign \M1|M0|Mult0~37  = \M1|M0|Mult0~8_RESULTA_bus [29];
assign \M1|M0|Mult0~38  = \M1|M0|Mult0~8_RESULTA_bus [30];
assign \M1|M0|Mult0~39  = \M1|M0|Mult0~8_RESULTA_bus [31];
assign \M1|M0|Mult0~40  = \M1|M0|Mult0~8_RESULTA_bus [32];
assign \M1|M0|Mult0~41  = \M1|M0|Mult0~8_RESULTA_bus [33];
assign \M1|M0|Mult0~42  = \M1|M0|Mult0~8_RESULTA_bus [34];
assign \M1|M0|Mult0~43  = \M1|M0|Mult0~8_RESULTA_bus [35];
assign \M1|M0|Mult0~44  = \M1|M0|Mult0~8_RESULTA_bus [36];
assign \M1|M0|Mult0~45  = \M1|M0|Mult0~8_RESULTA_bus [37];
assign \M1|M0|Mult0~46  = \M1|M0|Mult0~8_RESULTA_bus [38];
assign \M1|M0|Mult0~47  = \M1|M0|Mult0~8_RESULTA_bus [39];
assign \M1|M0|Mult0~48  = \M1|M0|Mult0~8_RESULTA_bus [40];
assign \M1|M0|Mult0~49  = \M1|M0|Mult0~8_RESULTA_bus [41];
assign \M1|M0|Mult0~50  = \M1|M0|Mult0~8_RESULTA_bus [42];
assign \M1|M0|Mult0~51  = \M1|M0|Mult0~8_RESULTA_bus [43];
assign \M1|M0|Mult0~52  = \M1|M0|Mult0~8_RESULTA_bus [44];
assign \M1|M0|Mult0~53  = \M1|M0|Mult0~8_RESULTA_bus [45];
assign \M1|M0|Mult0~54  = \M1|M0|Mult0~8_RESULTA_bus [46];
assign \M1|M0|Mult0~55  = \M1|M0|Mult0~8_RESULTA_bus [47];
assign \M1|M0|Mult0~56  = \M1|M0|Mult0~8_RESULTA_bus [48];
assign \M1|M0|Mult0~57  = \M1|M0|Mult0~8_RESULTA_bus [49];
assign \M1|M0|Mult0~58  = \M1|M0|Mult0~8_RESULTA_bus [50];
assign \M1|M0|Mult0~59  = \M1|M0|Mult0~8_RESULTA_bus [51];
assign \M1|M0|Mult0~60  = \M1|M0|Mult0~8_RESULTA_bus [52];
assign \M1|M0|Mult0~61  = \M1|M0|Mult0~8_RESULTA_bus [53];
assign \M1|M0|Mult0~62  = \M1|M0|Mult0~8_RESULTA_bus [54];
assign \M1|M0|Mult0~63  = \M1|M0|Mult0~8_RESULTA_bus [55];
assign \M1|M0|Mult0~64  = \M1|M0|Mult0~8_RESULTA_bus [56];
assign \M1|M0|Mult0~65  = \M1|M0|Mult0~8_RESULTA_bus [57];
assign \M1|M0|Mult0~66  = \M1|M0|Mult0~8_RESULTA_bus [58];
assign \M1|M0|Mult0~67  = \M1|M0|Mult0~8_RESULTA_bus [59];
assign \M1|M0|Mult0~68  = \M1|M0|Mult0~8_RESULTA_bus [60];
assign \M1|M0|Mult0~69  = \M1|M0|Mult0~8_RESULTA_bus [61];
assign \M1|M0|Mult0~70  = \M1|M0|Mult0~8_RESULTA_bus [62];
assign \M1|M0|Mult0~71  = \M1|M0|Mult0~8_RESULTA_bus [63];

assign \M1|M1|Mult0~8_resulta  = \M1|M1|Mult0~8_RESULTA_bus [0];
assign \M1|M1|Mult0~9  = \M1|M1|Mult0~8_RESULTA_bus [1];
assign \M1|M1|Mult0~10  = \M1|M1|Mult0~8_RESULTA_bus [2];
assign \M1|M1|Mult0~11  = \M1|M1|Mult0~8_RESULTA_bus [3];
assign \M1|M1|Mult0~12  = \M1|M1|Mult0~8_RESULTA_bus [4];
assign \M1|M1|Mult0~13  = \M1|M1|Mult0~8_RESULTA_bus [5];
assign \M1|M1|Mult0~14  = \M1|M1|Mult0~8_RESULTA_bus [6];
assign \M1|M1|Mult0~15  = \M1|M1|Mult0~8_RESULTA_bus [7];
assign \M1|M1|Mult0~16  = \M1|M1|Mult0~8_RESULTA_bus [8];
assign \M1|M1|Mult0~17  = \M1|M1|Mult0~8_RESULTA_bus [9];
assign \M1|M1|Mult0~18  = \M1|M1|Mult0~8_RESULTA_bus [10];
assign \M1|M1|Mult0~19  = \M1|M1|Mult0~8_RESULTA_bus [11];
assign \M1|M1|Mult0~20  = \M1|M1|Mult0~8_RESULTA_bus [12];
assign \M1|M1|Mult0~21  = \M1|M1|Mult0~8_RESULTA_bus [13];
assign \M1|M1|Mult0~22  = \M1|M1|Mult0~8_RESULTA_bus [14];
assign \M1|M1|Mult0~23  = \M1|M1|Mult0~8_RESULTA_bus [15];
assign \M1|M1|Mult0~24  = \M1|M1|Mult0~8_RESULTA_bus [16];
assign \M1|M1|Mult0~25  = \M1|M1|Mult0~8_RESULTA_bus [17];
assign \M1|M1|Mult0~26  = \M1|M1|Mult0~8_RESULTA_bus [18];
assign \M1|M1|Mult0~27  = \M1|M1|Mult0~8_RESULTA_bus [19];
assign \M1|M1|Mult0~28  = \M1|M1|Mult0~8_RESULTA_bus [20];
assign \M1|M1|Mult0~29  = \M1|M1|Mult0~8_RESULTA_bus [21];
assign \M1|M1|Mult0~30  = \M1|M1|Mult0~8_RESULTA_bus [22];
assign \M1|M1|Mult0~31  = \M1|M1|Mult0~8_RESULTA_bus [23];
assign \M1|M1|Mult0~32  = \M1|M1|Mult0~8_RESULTA_bus [24];
assign \M1|M1|Mult0~33  = \M1|M1|Mult0~8_RESULTA_bus [25];
assign \M1|M1|Mult0~34  = \M1|M1|Mult0~8_RESULTA_bus [26];
assign \M1|M1|Mult0~35  = \M1|M1|Mult0~8_RESULTA_bus [27];
assign \M1|M1|Mult0~36  = \M1|M1|Mult0~8_RESULTA_bus [28];
assign \M1|M1|Mult0~37  = \M1|M1|Mult0~8_RESULTA_bus [29];
assign \M1|M1|Mult0~38  = \M1|M1|Mult0~8_RESULTA_bus [30];
assign \M1|M1|Mult0~39  = \M1|M1|Mult0~8_RESULTA_bus [31];
assign \M1|M1|Mult0~40  = \M1|M1|Mult0~8_RESULTA_bus [32];
assign \M1|M1|Mult0~41  = \M1|M1|Mult0~8_RESULTA_bus [33];
assign \M1|M1|Mult0~42  = \M1|M1|Mult0~8_RESULTA_bus [34];
assign \M1|M1|Mult0~43  = \M1|M1|Mult0~8_RESULTA_bus [35];
assign \M1|M1|Mult0~44  = \M1|M1|Mult0~8_RESULTA_bus [36];
assign \M1|M1|Mult0~45  = \M1|M1|Mult0~8_RESULTA_bus [37];
assign \M1|M1|Mult0~46  = \M1|M1|Mult0~8_RESULTA_bus [38];
assign \M1|M1|Mult0~47  = \M1|M1|Mult0~8_RESULTA_bus [39];
assign \M1|M1|Mult0~48  = \M1|M1|Mult0~8_RESULTA_bus [40];
assign \M1|M1|Mult0~49  = \M1|M1|Mult0~8_RESULTA_bus [41];
assign \M1|M1|Mult0~50  = \M1|M1|Mult0~8_RESULTA_bus [42];
assign \M1|M1|Mult0~51  = \M1|M1|Mult0~8_RESULTA_bus [43];
assign \M1|M1|Mult0~52  = \M1|M1|Mult0~8_RESULTA_bus [44];
assign \M1|M1|Mult0~53  = \M1|M1|Mult0~8_RESULTA_bus [45];
assign \M1|M1|Mult0~54  = \M1|M1|Mult0~8_RESULTA_bus [46];
assign \M1|M1|Mult0~55  = \M1|M1|Mult0~8_RESULTA_bus [47];
assign \M1|M1|Mult0~56  = \M1|M1|Mult0~8_RESULTA_bus [48];
assign \M1|M1|Mult0~57  = \M1|M1|Mult0~8_RESULTA_bus [49];
assign \M1|M1|Mult0~58  = \M1|M1|Mult0~8_RESULTA_bus [50];
assign \M1|M1|Mult0~59  = \M1|M1|Mult0~8_RESULTA_bus [51];
assign \M1|M1|Mult0~60  = \M1|M1|Mult0~8_RESULTA_bus [52];
assign \M1|M1|Mult0~61  = \M1|M1|Mult0~8_RESULTA_bus [53];
assign \M1|M1|Mult0~62  = \M1|M1|Mult0~8_RESULTA_bus [54];
assign \M1|M1|Mult0~63  = \M1|M1|Mult0~8_RESULTA_bus [55];
assign \M1|M1|Mult0~64  = \M1|M1|Mult0~8_RESULTA_bus [56];
assign \M1|M1|Mult0~65  = \M1|M1|Mult0~8_RESULTA_bus [57];
assign \M1|M1|Mult0~66  = \M1|M1|Mult0~8_RESULTA_bus [58];
assign \M1|M1|Mult0~67  = \M1|M1|Mult0~8_RESULTA_bus [59];
assign \M1|M1|Mult0~68  = \M1|M1|Mult0~8_RESULTA_bus [60];
assign \M1|M1|Mult0~69  = \M1|M1|Mult0~8_RESULTA_bus [61];
assign \M1|M1|Mult0~70  = \M1|M1|Mult0~8_RESULTA_bus [62];
assign \M1|M1|Mult0~71  = \M1|M1|Mult0~8_RESULTA_bus [63];

assign \M1|M2|Mult0~8_resulta  = \M1|M2|Mult0~8_RESULTA_bus [0];
assign \M1|M2|Mult0~9  = \M1|M2|Mult0~8_RESULTA_bus [1];
assign \M1|M2|Mult0~10  = \M1|M2|Mult0~8_RESULTA_bus [2];
assign \M1|M2|Mult0~11  = \M1|M2|Mult0~8_RESULTA_bus [3];
assign \M1|M2|Mult0~12  = \M1|M2|Mult0~8_RESULTA_bus [4];
assign \M1|M2|Mult0~13  = \M1|M2|Mult0~8_RESULTA_bus [5];
assign \M1|M2|Mult0~14  = \M1|M2|Mult0~8_RESULTA_bus [6];
assign \M1|M2|Mult0~15  = \M1|M2|Mult0~8_RESULTA_bus [7];
assign \M1|M2|Mult0~16  = \M1|M2|Mult0~8_RESULTA_bus [8];
assign \M1|M2|Mult0~17  = \M1|M2|Mult0~8_RESULTA_bus [9];
assign \M1|M2|Mult0~18  = \M1|M2|Mult0~8_RESULTA_bus [10];
assign \M1|M2|Mult0~19  = \M1|M2|Mult0~8_RESULTA_bus [11];
assign \M1|M2|Mult0~20  = \M1|M2|Mult0~8_RESULTA_bus [12];
assign \M1|M2|Mult0~21  = \M1|M2|Mult0~8_RESULTA_bus [13];
assign \M1|M2|Mult0~22  = \M1|M2|Mult0~8_RESULTA_bus [14];
assign \M1|M2|Mult0~23  = \M1|M2|Mult0~8_RESULTA_bus [15];
assign \M1|M2|Mult0~24  = \M1|M2|Mult0~8_RESULTA_bus [16];
assign \M1|M2|Mult0~25  = \M1|M2|Mult0~8_RESULTA_bus [17];
assign \M1|M2|Mult0~26  = \M1|M2|Mult0~8_RESULTA_bus [18];
assign \M1|M2|Mult0~27  = \M1|M2|Mult0~8_RESULTA_bus [19];
assign \M1|M2|Mult0~28  = \M1|M2|Mult0~8_RESULTA_bus [20];
assign \M1|M2|Mult0~29  = \M1|M2|Mult0~8_RESULTA_bus [21];
assign \M1|M2|Mult0~30  = \M1|M2|Mult0~8_RESULTA_bus [22];
assign \M1|M2|Mult0~31  = \M1|M2|Mult0~8_RESULTA_bus [23];
assign \M1|M2|Mult0~32  = \M1|M2|Mult0~8_RESULTA_bus [24];
assign \M1|M2|Mult0~33  = \M1|M2|Mult0~8_RESULTA_bus [25];
assign \M1|M2|Mult0~34  = \M1|M2|Mult0~8_RESULTA_bus [26];
assign \M1|M2|Mult0~35  = \M1|M2|Mult0~8_RESULTA_bus [27];
assign \M1|M2|Mult0~36  = \M1|M2|Mult0~8_RESULTA_bus [28];
assign \M1|M2|Mult0~37  = \M1|M2|Mult0~8_RESULTA_bus [29];
assign \M1|M2|Mult0~38  = \M1|M2|Mult0~8_RESULTA_bus [30];
assign \M1|M2|Mult0~39  = \M1|M2|Mult0~8_RESULTA_bus [31];
assign \M1|M2|Mult0~40  = \M1|M2|Mult0~8_RESULTA_bus [32];
assign \M1|M2|Mult0~41  = \M1|M2|Mult0~8_RESULTA_bus [33];
assign \M1|M2|Mult0~42  = \M1|M2|Mult0~8_RESULTA_bus [34];
assign \M1|M2|Mult0~43  = \M1|M2|Mult0~8_RESULTA_bus [35];
assign \M1|M2|Mult0~44  = \M1|M2|Mult0~8_RESULTA_bus [36];
assign \M1|M2|Mult0~45  = \M1|M2|Mult0~8_RESULTA_bus [37];
assign \M1|M2|Mult0~46  = \M1|M2|Mult0~8_RESULTA_bus [38];
assign \M1|M2|Mult0~47  = \M1|M2|Mult0~8_RESULTA_bus [39];
assign \M1|M2|Mult0~48  = \M1|M2|Mult0~8_RESULTA_bus [40];
assign \M1|M2|Mult0~49  = \M1|M2|Mult0~8_RESULTA_bus [41];
assign \M1|M2|Mult0~50  = \M1|M2|Mult0~8_RESULTA_bus [42];
assign \M1|M2|Mult0~51  = \M1|M2|Mult0~8_RESULTA_bus [43];
assign \M1|M2|Mult0~52  = \M1|M2|Mult0~8_RESULTA_bus [44];
assign \M1|M2|Mult0~53  = \M1|M2|Mult0~8_RESULTA_bus [45];
assign \M1|M2|Mult0~54  = \M1|M2|Mult0~8_RESULTA_bus [46];
assign \M1|M2|Mult0~55  = \M1|M2|Mult0~8_RESULTA_bus [47];
assign \M1|M2|Mult0~56  = \M1|M2|Mult0~8_RESULTA_bus [48];
assign \M1|M2|Mult0~57  = \M1|M2|Mult0~8_RESULTA_bus [49];
assign \M1|M2|Mult0~58  = \M1|M2|Mult0~8_RESULTA_bus [50];
assign \M1|M2|Mult0~59  = \M1|M2|Mult0~8_RESULTA_bus [51];
assign \M1|M2|Mult0~60  = \M1|M2|Mult0~8_RESULTA_bus [52];
assign \M1|M2|Mult0~61  = \M1|M2|Mult0~8_RESULTA_bus [53];
assign \M1|M2|Mult0~62  = \M1|M2|Mult0~8_RESULTA_bus [54];
assign \M1|M2|Mult0~63  = \M1|M2|Mult0~8_RESULTA_bus [55];
assign \M1|M2|Mult0~64  = \M1|M2|Mult0~8_RESULTA_bus [56];
assign \M1|M2|Mult0~65  = \M1|M2|Mult0~8_RESULTA_bus [57];
assign \M1|M2|Mult0~66  = \M1|M2|Mult0~8_RESULTA_bus [58];
assign \M1|M2|Mult0~67  = \M1|M2|Mult0~8_RESULTA_bus [59];
assign \M1|M2|Mult0~68  = \M1|M2|Mult0~8_RESULTA_bus [60];
assign \M1|M2|Mult0~69  = \M1|M2|Mult0~8_RESULTA_bus [61];
assign \M1|M2|Mult0~70  = \M1|M2|Mult0~8_RESULTA_bus [62];
assign \M1|M2|Mult0~71  = \M1|M2|Mult0~8_RESULTA_bus [63];

assign \M1|M3|Mult0~8_resulta  = \M1|M3|Mult0~8_RESULTA_bus [0];
assign \M1|M3|Mult0~9  = \M1|M3|Mult0~8_RESULTA_bus [1];
assign \M1|M3|Mult0~10  = \M1|M3|Mult0~8_RESULTA_bus [2];
assign \M1|M3|Mult0~11  = \M1|M3|Mult0~8_RESULTA_bus [3];
assign \M1|M3|Mult0~12  = \M1|M3|Mult0~8_RESULTA_bus [4];
assign \M1|M3|Mult0~13  = \M1|M3|Mult0~8_RESULTA_bus [5];
assign \M1|M3|Mult0~14  = \M1|M3|Mult0~8_RESULTA_bus [6];
assign \M1|M3|Mult0~15  = \M1|M3|Mult0~8_RESULTA_bus [7];
assign \M1|M3|Mult0~16  = \M1|M3|Mult0~8_RESULTA_bus [8];
assign \M1|M3|Mult0~17  = \M1|M3|Mult0~8_RESULTA_bus [9];
assign \M1|M3|Mult0~18  = \M1|M3|Mult0~8_RESULTA_bus [10];
assign \M1|M3|Mult0~19  = \M1|M3|Mult0~8_RESULTA_bus [11];
assign \M1|M3|Mult0~20  = \M1|M3|Mult0~8_RESULTA_bus [12];
assign \M1|M3|Mult0~21  = \M1|M3|Mult0~8_RESULTA_bus [13];
assign \M1|M3|Mult0~22  = \M1|M3|Mult0~8_RESULTA_bus [14];
assign \M1|M3|Mult0~23  = \M1|M3|Mult0~8_RESULTA_bus [15];
assign \M1|M3|Mult0~24  = \M1|M3|Mult0~8_RESULTA_bus [16];
assign \M1|M3|Mult0~25  = \M1|M3|Mult0~8_RESULTA_bus [17];
assign \M1|M3|Mult0~26  = \M1|M3|Mult0~8_RESULTA_bus [18];
assign \M1|M3|Mult0~27  = \M1|M3|Mult0~8_RESULTA_bus [19];
assign \M1|M3|Mult0~28  = \M1|M3|Mult0~8_RESULTA_bus [20];
assign \M1|M3|Mult0~29  = \M1|M3|Mult0~8_RESULTA_bus [21];
assign \M1|M3|Mult0~30  = \M1|M3|Mult0~8_RESULTA_bus [22];
assign \M1|M3|Mult0~31  = \M1|M3|Mult0~8_RESULTA_bus [23];
assign \M1|M3|Mult0~32  = \M1|M3|Mult0~8_RESULTA_bus [24];
assign \M1|M3|Mult0~33  = \M1|M3|Mult0~8_RESULTA_bus [25];
assign \M1|M3|Mult0~34  = \M1|M3|Mult0~8_RESULTA_bus [26];
assign \M1|M3|Mult0~35  = \M1|M3|Mult0~8_RESULTA_bus [27];
assign \M1|M3|Mult0~36  = \M1|M3|Mult0~8_RESULTA_bus [28];
assign \M1|M3|Mult0~37  = \M1|M3|Mult0~8_RESULTA_bus [29];
assign \M1|M3|Mult0~38  = \M1|M3|Mult0~8_RESULTA_bus [30];
assign \M1|M3|Mult0~39  = \M1|M3|Mult0~8_RESULTA_bus [31];
assign \M1|M3|Mult0~40  = \M1|M3|Mult0~8_RESULTA_bus [32];
assign \M1|M3|Mult0~41  = \M1|M3|Mult0~8_RESULTA_bus [33];
assign \M1|M3|Mult0~42  = \M1|M3|Mult0~8_RESULTA_bus [34];
assign \M1|M3|Mult0~43  = \M1|M3|Mult0~8_RESULTA_bus [35];
assign \M1|M3|Mult0~44  = \M1|M3|Mult0~8_RESULTA_bus [36];
assign \M1|M3|Mult0~45  = \M1|M3|Mult0~8_RESULTA_bus [37];
assign \M1|M3|Mult0~46  = \M1|M3|Mult0~8_RESULTA_bus [38];
assign \M1|M3|Mult0~47  = \M1|M3|Mult0~8_RESULTA_bus [39];
assign \M1|M3|Mult0~48  = \M1|M3|Mult0~8_RESULTA_bus [40];
assign \M1|M3|Mult0~49  = \M1|M3|Mult0~8_RESULTA_bus [41];
assign \M1|M3|Mult0~50  = \M1|M3|Mult0~8_RESULTA_bus [42];
assign \M1|M3|Mult0~51  = \M1|M3|Mult0~8_RESULTA_bus [43];
assign \M1|M3|Mult0~52  = \M1|M3|Mult0~8_RESULTA_bus [44];
assign \M1|M3|Mult0~53  = \M1|M3|Mult0~8_RESULTA_bus [45];
assign \M1|M3|Mult0~54  = \M1|M3|Mult0~8_RESULTA_bus [46];
assign \M1|M3|Mult0~55  = \M1|M3|Mult0~8_RESULTA_bus [47];
assign \M1|M3|Mult0~56  = \M1|M3|Mult0~8_RESULTA_bus [48];
assign \M1|M3|Mult0~57  = \M1|M3|Mult0~8_RESULTA_bus [49];
assign \M1|M3|Mult0~58  = \M1|M3|Mult0~8_RESULTA_bus [50];
assign \M1|M3|Mult0~59  = \M1|M3|Mult0~8_RESULTA_bus [51];
assign \M1|M3|Mult0~60  = \M1|M3|Mult0~8_RESULTA_bus [52];
assign \M1|M3|Mult0~61  = \M1|M3|Mult0~8_RESULTA_bus [53];
assign \M1|M3|Mult0~62  = \M1|M3|Mult0~8_RESULTA_bus [54];
assign \M1|M3|Mult0~63  = \M1|M3|Mult0~8_RESULTA_bus [55];
assign \M1|M3|Mult0~64  = \M1|M3|Mult0~8_RESULTA_bus [56];
assign \M1|M3|Mult0~65  = \M1|M3|Mult0~8_RESULTA_bus [57];
assign \M1|M3|Mult0~66  = \M1|M3|Mult0~8_RESULTA_bus [58];
assign \M1|M3|Mult0~67  = \M1|M3|Mult0~8_RESULTA_bus [59];
assign \M1|M3|Mult0~68  = \M1|M3|Mult0~8_RESULTA_bus [60];
assign \M1|M3|Mult0~69  = \M1|M3|Mult0~8_RESULTA_bus [61];
assign \M1|M3|Mult0~70  = \M1|M3|Mult0~8_RESULTA_bus [62];
assign \M1|M3|Mult0~71  = \M1|M3|Mult0~8_RESULTA_bus [63];

assign \M1|M4|Mult0~8_resulta  = \M1|M4|Mult0~8_RESULTA_bus [0];
assign \M1|M4|Mult0~9  = \M1|M4|Mult0~8_RESULTA_bus [1];
assign \M1|M4|Mult0~10  = \M1|M4|Mult0~8_RESULTA_bus [2];
assign \M1|M4|Mult0~11  = \M1|M4|Mult0~8_RESULTA_bus [3];
assign \M1|M4|Mult0~12  = \M1|M4|Mult0~8_RESULTA_bus [4];
assign \M1|M4|Mult0~13  = \M1|M4|Mult0~8_RESULTA_bus [5];
assign \M1|M4|Mult0~14  = \M1|M4|Mult0~8_RESULTA_bus [6];
assign \M1|M4|Mult0~15  = \M1|M4|Mult0~8_RESULTA_bus [7];
assign \M1|M4|Mult0~16  = \M1|M4|Mult0~8_RESULTA_bus [8];
assign \M1|M4|Mult0~17  = \M1|M4|Mult0~8_RESULTA_bus [9];
assign \M1|M4|Mult0~18  = \M1|M4|Mult0~8_RESULTA_bus [10];
assign \M1|M4|Mult0~19  = \M1|M4|Mult0~8_RESULTA_bus [11];
assign \M1|M4|Mult0~20  = \M1|M4|Mult0~8_RESULTA_bus [12];
assign \M1|M4|Mult0~21  = \M1|M4|Mult0~8_RESULTA_bus [13];
assign \M1|M4|Mult0~22  = \M1|M4|Mult0~8_RESULTA_bus [14];
assign \M1|M4|Mult0~23  = \M1|M4|Mult0~8_RESULTA_bus [15];
assign \M1|M4|Mult0~24  = \M1|M4|Mult0~8_RESULTA_bus [16];
assign \M1|M4|Mult0~25  = \M1|M4|Mult0~8_RESULTA_bus [17];
assign \M1|M4|Mult0~26  = \M1|M4|Mult0~8_RESULTA_bus [18];
assign \M1|M4|Mult0~27  = \M1|M4|Mult0~8_RESULTA_bus [19];
assign \M1|M4|Mult0~28  = \M1|M4|Mult0~8_RESULTA_bus [20];
assign \M1|M4|Mult0~29  = \M1|M4|Mult0~8_RESULTA_bus [21];
assign \M1|M4|Mult0~30  = \M1|M4|Mult0~8_RESULTA_bus [22];
assign \M1|M4|Mult0~31  = \M1|M4|Mult0~8_RESULTA_bus [23];
assign \M1|M4|Mult0~32  = \M1|M4|Mult0~8_RESULTA_bus [24];
assign \M1|M4|Mult0~33  = \M1|M4|Mult0~8_RESULTA_bus [25];
assign \M1|M4|Mult0~34  = \M1|M4|Mult0~8_RESULTA_bus [26];
assign \M1|M4|Mult0~35  = \M1|M4|Mult0~8_RESULTA_bus [27];
assign \M1|M4|Mult0~36  = \M1|M4|Mult0~8_RESULTA_bus [28];
assign \M1|M4|Mult0~37  = \M1|M4|Mult0~8_RESULTA_bus [29];
assign \M1|M4|Mult0~38  = \M1|M4|Mult0~8_RESULTA_bus [30];
assign \M1|M4|Mult0~39  = \M1|M4|Mult0~8_RESULTA_bus [31];
assign \M1|M4|Mult0~40  = \M1|M4|Mult0~8_RESULTA_bus [32];
assign \M1|M4|Mult0~41  = \M1|M4|Mult0~8_RESULTA_bus [33];
assign \M1|M4|Mult0~42  = \M1|M4|Mult0~8_RESULTA_bus [34];
assign \M1|M4|Mult0~43  = \M1|M4|Mult0~8_RESULTA_bus [35];
assign \M1|M4|Mult0~44  = \M1|M4|Mult0~8_RESULTA_bus [36];
assign \M1|M4|Mult0~45  = \M1|M4|Mult0~8_RESULTA_bus [37];
assign \M1|M4|Mult0~46  = \M1|M4|Mult0~8_RESULTA_bus [38];
assign \M1|M4|Mult0~47  = \M1|M4|Mult0~8_RESULTA_bus [39];
assign \M1|M4|Mult0~48  = \M1|M4|Mult0~8_RESULTA_bus [40];
assign \M1|M4|Mult0~49  = \M1|M4|Mult0~8_RESULTA_bus [41];
assign \M1|M4|Mult0~50  = \M1|M4|Mult0~8_RESULTA_bus [42];
assign \M1|M4|Mult0~51  = \M1|M4|Mult0~8_RESULTA_bus [43];
assign \M1|M4|Mult0~52  = \M1|M4|Mult0~8_RESULTA_bus [44];
assign \M1|M4|Mult0~53  = \M1|M4|Mult0~8_RESULTA_bus [45];
assign \M1|M4|Mult0~54  = \M1|M4|Mult0~8_RESULTA_bus [46];
assign \M1|M4|Mult0~55  = \M1|M4|Mult0~8_RESULTA_bus [47];
assign \M1|M4|Mult0~56  = \M1|M4|Mult0~8_RESULTA_bus [48];
assign \M1|M4|Mult0~57  = \M1|M4|Mult0~8_RESULTA_bus [49];
assign \M1|M4|Mult0~58  = \M1|M4|Mult0~8_RESULTA_bus [50];
assign \M1|M4|Mult0~59  = \M1|M4|Mult0~8_RESULTA_bus [51];
assign \M1|M4|Mult0~60  = \M1|M4|Mult0~8_RESULTA_bus [52];
assign \M1|M4|Mult0~61  = \M1|M4|Mult0~8_RESULTA_bus [53];
assign \M1|M4|Mult0~62  = \M1|M4|Mult0~8_RESULTA_bus [54];
assign \M1|M4|Mult0~63  = \M1|M4|Mult0~8_RESULTA_bus [55];
assign \M1|M4|Mult0~64  = \M1|M4|Mult0~8_RESULTA_bus [56];
assign \M1|M4|Mult0~65  = \M1|M4|Mult0~8_RESULTA_bus [57];
assign \M1|M4|Mult0~66  = \M1|M4|Mult0~8_RESULTA_bus [58];
assign \M1|M4|Mult0~67  = \M1|M4|Mult0~8_RESULTA_bus [59];
assign \M1|M4|Mult0~68  = \M1|M4|Mult0~8_RESULTA_bus [60];
assign \M1|M4|Mult0~69  = \M1|M4|Mult0~8_RESULTA_bus [61];
assign \M1|M4|Mult0~70  = \M1|M4|Mult0~8_RESULTA_bus [62];
assign \M1|M4|Mult0~71  = \M1|M4|Mult0~8_RESULTA_bus [63];

assign \M1|M5|Mult0~8_resulta  = \M1|M5|Mult0~8_RESULTA_bus [0];
assign \M1|M5|Mult0~9  = \M1|M5|Mult0~8_RESULTA_bus [1];
assign \M1|M5|Mult0~10  = \M1|M5|Mult0~8_RESULTA_bus [2];
assign \M1|M5|Mult0~11  = \M1|M5|Mult0~8_RESULTA_bus [3];
assign \M1|M5|Mult0~12  = \M1|M5|Mult0~8_RESULTA_bus [4];
assign \M1|M5|Mult0~13  = \M1|M5|Mult0~8_RESULTA_bus [5];
assign \M1|M5|Mult0~14  = \M1|M5|Mult0~8_RESULTA_bus [6];
assign \M1|M5|Mult0~15  = \M1|M5|Mult0~8_RESULTA_bus [7];
assign \M1|M5|Mult0~16  = \M1|M5|Mult0~8_RESULTA_bus [8];
assign \M1|M5|Mult0~17  = \M1|M5|Mult0~8_RESULTA_bus [9];
assign \M1|M5|Mult0~18  = \M1|M5|Mult0~8_RESULTA_bus [10];
assign \M1|M5|Mult0~19  = \M1|M5|Mult0~8_RESULTA_bus [11];
assign \M1|M5|Mult0~20  = \M1|M5|Mult0~8_RESULTA_bus [12];
assign \M1|M5|Mult0~21  = \M1|M5|Mult0~8_RESULTA_bus [13];
assign \M1|M5|Mult0~22  = \M1|M5|Mult0~8_RESULTA_bus [14];
assign \M1|M5|Mult0~23  = \M1|M5|Mult0~8_RESULTA_bus [15];
assign \M1|M5|Mult0~24  = \M1|M5|Mult0~8_RESULTA_bus [16];
assign \M1|M5|Mult0~25  = \M1|M5|Mult0~8_RESULTA_bus [17];
assign \M1|M5|Mult0~26  = \M1|M5|Mult0~8_RESULTA_bus [18];
assign \M1|M5|Mult0~27  = \M1|M5|Mult0~8_RESULTA_bus [19];
assign \M1|M5|Mult0~28  = \M1|M5|Mult0~8_RESULTA_bus [20];
assign \M1|M5|Mult0~29  = \M1|M5|Mult0~8_RESULTA_bus [21];
assign \M1|M5|Mult0~30  = \M1|M5|Mult0~8_RESULTA_bus [22];
assign \M1|M5|Mult0~31  = \M1|M5|Mult0~8_RESULTA_bus [23];
assign \M1|M5|Mult0~32  = \M1|M5|Mult0~8_RESULTA_bus [24];
assign \M1|M5|Mult0~33  = \M1|M5|Mult0~8_RESULTA_bus [25];
assign \M1|M5|Mult0~34  = \M1|M5|Mult0~8_RESULTA_bus [26];
assign \M1|M5|Mult0~35  = \M1|M5|Mult0~8_RESULTA_bus [27];
assign \M1|M5|Mult0~36  = \M1|M5|Mult0~8_RESULTA_bus [28];
assign \M1|M5|Mult0~37  = \M1|M5|Mult0~8_RESULTA_bus [29];
assign \M1|M5|Mult0~38  = \M1|M5|Mult0~8_RESULTA_bus [30];
assign \M1|M5|Mult0~39  = \M1|M5|Mult0~8_RESULTA_bus [31];
assign \M1|M5|Mult0~40  = \M1|M5|Mult0~8_RESULTA_bus [32];
assign \M1|M5|Mult0~41  = \M1|M5|Mult0~8_RESULTA_bus [33];
assign \M1|M5|Mult0~42  = \M1|M5|Mult0~8_RESULTA_bus [34];
assign \M1|M5|Mult0~43  = \M1|M5|Mult0~8_RESULTA_bus [35];
assign \M1|M5|Mult0~44  = \M1|M5|Mult0~8_RESULTA_bus [36];
assign \M1|M5|Mult0~45  = \M1|M5|Mult0~8_RESULTA_bus [37];
assign \M1|M5|Mult0~46  = \M1|M5|Mult0~8_RESULTA_bus [38];
assign \M1|M5|Mult0~47  = \M1|M5|Mult0~8_RESULTA_bus [39];
assign \M1|M5|Mult0~48  = \M1|M5|Mult0~8_RESULTA_bus [40];
assign \M1|M5|Mult0~49  = \M1|M5|Mult0~8_RESULTA_bus [41];
assign \M1|M5|Mult0~50  = \M1|M5|Mult0~8_RESULTA_bus [42];
assign \M1|M5|Mult0~51  = \M1|M5|Mult0~8_RESULTA_bus [43];
assign \M1|M5|Mult0~52  = \M1|M5|Mult0~8_RESULTA_bus [44];
assign \M1|M5|Mult0~53  = \M1|M5|Mult0~8_RESULTA_bus [45];
assign \M1|M5|Mult0~54  = \M1|M5|Mult0~8_RESULTA_bus [46];
assign \M1|M5|Mult0~55  = \M1|M5|Mult0~8_RESULTA_bus [47];
assign \M1|M5|Mult0~56  = \M1|M5|Mult0~8_RESULTA_bus [48];
assign \M1|M5|Mult0~57  = \M1|M5|Mult0~8_RESULTA_bus [49];
assign \M1|M5|Mult0~58  = \M1|M5|Mult0~8_RESULTA_bus [50];
assign \M1|M5|Mult0~59  = \M1|M5|Mult0~8_RESULTA_bus [51];
assign \M1|M5|Mult0~60  = \M1|M5|Mult0~8_RESULTA_bus [52];
assign \M1|M5|Mult0~61  = \M1|M5|Mult0~8_RESULTA_bus [53];
assign \M1|M5|Mult0~62  = \M1|M5|Mult0~8_RESULTA_bus [54];
assign \M1|M5|Mult0~63  = \M1|M5|Mult0~8_RESULTA_bus [55];
assign \M1|M5|Mult0~64  = \M1|M5|Mult0~8_RESULTA_bus [56];
assign \M1|M5|Mult0~65  = \M1|M5|Mult0~8_RESULTA_bus [57];
assign \M1|M5|Mult0~66  = \M1|M5|Mult0~8_RESULTA_bus [58];
assign \M1|M5|Mult0~67  = \M1|M5|Mult0~8_RESULTA_bus [59];
assign \M1|M5|Mult0~68  = \M1|M5|Mult0~8_RESULTA_bus [60];
assign \M1|M5|Mult0~69  = \M1|M5|Mult0~8_RESULTA_bus [61];
assign \M1|M5|Mult0~70  = \M1|M5|Mult0~8_RESULTA_bus [62];
assign \M1|M5|Mult0~71  = \M1|M5|Mult0~8_RESULTA_bus [63];

// Location: IOOBUF_X89_Y9_N39
cyclonev_io_obuf \FIR_pipeline_A[0]~output (
	.i(\M2|FIR_out_pipeline [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[0]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[0]~output .bus_hold = "false";
defparam \FIR_pipeline_A[0]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N22
cyclonev_io_obuf \FIR_pipeline_A[1]~output (
	.i(\M2|FIR_out_pipeline [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[1]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[1]~output .bus_hold = "false";
defparam \FIR_pipeline_A[1]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N39
cyclonev_io_obuf \FIR_pipeline_A[2]~output (
	.i(\M2|FIR_out_pipeline [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[2]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[2]~output .bus_hold = "false";
defparam \FIR_pipeline_A[2]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \FIR_pipeline_A[3]~output (
	.i(\M2|FIR_out_pipeline [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[3]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[3]~output .bus_hold = "false";
defparam \FIR_pipeline_A[3]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N5
cyclonev_io_obuf \FIR_pipeline_A[4]~output (
	.i(\M2|FIR_out_pipeline [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[4]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[4]~output .bus_hold = "false";
defparam \FIR_pipeline_A[4]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \FIR_pipeline_A[5]~output (
	.i(\M2|FIR_out_pipeline [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[5]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[5]~output .bus_hold = "false";
defparam \FIR_pipeline_A[5]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N22
cyclonev_io_obuf \FIR_pipeline_A[6]~output (
	.i(\M2|FIR_out_pipeline [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[6]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[6]~output .bus_hold = "false";
defparam \FIR_pipeline_A[6]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \FIR_pipeline_A[7]~output (
	.i(\M2|FIR_out_pipeline [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[7]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[7]~output .bus_hold = "false";
defparam \FIR_pipeline_A[7]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N5
cyclonev_io_obuf \FIR_pipeline_A[8]~output (
	.i(\M2|FIR_out_pipeline [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[8]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[8]~output .bus_hold = "false";
defparam \FIR_pipeline_A[8]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N39
cyclonev_io_obuf \FIR_pipeline_A[9]~output (
	.i(\M2|FIR_out_pipeline [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[9]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[9]~output .bus_hold = "false";
defparam \FIR_pipeline_A[9]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N93
cyclonev_io_obuf \FIR_pipeline_A[10]~output (
	.i(\M2|FIR_out_pipeline [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[10]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[10]~output .bus_hold = "false";
defparam \FIR_pipeline_A[10]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \FIR_pipeline_A[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_A[11]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_A[11]~output .bus_hold = "false";
defparam \FIR_pipeline_A[11]~output .open_drain_output = "false";
defparam \FIR_pipeline_A[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N22
cyclonev_io_obuf \FIR_pipeline_B[0]~output (
	.i(\M3|FIR_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[0]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[0]~output .bus_hold = "false";
defparam \FIR_pipeline_B[0]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N39
cyclonev_io_obuf \FIR_pipeline_B[1]~output (
	.i(\M3|FIR_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[1]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[1]~output .bus_hold = "false";
defparam \FIR_pipeline_B[1]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N56
cyclonev_io_obuf \FIR_pipeline_B[2]~output (
	.i(\M3|FIR_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[2]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[2]~output .bus_hold = "false";
defparam \FIR_pipeline_B[2]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N56
cyclonev_io_obuf \FIR_pipeline_B[3]~output (
	.i(\M3|FIR_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[3]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[3]~output .bus_hold = "false";
defparam \FIR_pipeline_B[3]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \FIR_pipeline_B[4]~output (
	.i(\M3|FIR_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[4]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[4]~output .bus_hold = "false";
defparam \FIR_pipeline_B[4]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N39
cyclonev_io_obuf \FIR_pipeline_B[5]~output (
	.i(\M3|FIR_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[5]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[5]~output .bus_hold = "false";
defparam \FIR_pipeline_B[5]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \FIR_pipeline_B[6]~output (
	.i(\M3|FIR_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[6]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[6]~output .bus_hold = "false";
defparam \FIR_pipeline_B[6]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N62
cyclonev_io_obuf \FIR_pipeline_B[7]~output (
	.i(\M3|FIR_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[7]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[7]~output .bus_hold = "false";
defparam \FIR_pipeline_B[7]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \FIR_pipeline_B[8]~output (
	.i(\M3|FIR_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[8]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[8]~output .bus_hold = "false";
defparam \FIR_pipeline_B[8]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \FIR_pipeline_B[9]~output (
	.i(\M3|FIR_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[9]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[9]~output .bus_hold = "false";
defparam \FIR_pipeline_B[9]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \FIR_pipeline_B[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[10]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[10]~output .bus_hold = "false";
defparam \FIR_pipeline_B[10]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \FIR_pipeline_B[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_B[11]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_B[11]~output .bus_hold = "false";
defparam \FIR_pipeline_B[11]~output .open_drain_output = "false";
defparam \FIR_pipeline_B[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N96
cyclonev_io_obuf \FIR_pipeline_C[0]~output (
	.i(\M4|FIR_out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[0]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[0]~output .bus_hold = "false";
defparam \FIR_pipeline_C[0]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \FIR_pipeline_C[1]~output (
	.i(\M4|FIR_out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[1]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[1]~output .bus_hold = "false";
defparam \FIR_pipeline_C[1]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N45
cyclonev_io_obuf \FIR_pipeline_C[2]~output (
	.i(\M4|FIR_out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[2]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[2]~output .bus_hold = "false";
defparam \FIR_pipeline_C[2]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N62
cyclonev_io_obuf \FIR_pipeline_C[3]~output (
	.i(\M4|FIR_out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[3]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[3]~output .bus_hold = "false";
defparam \FIR_pipeline_C[3]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N76
cyclonev_io_obuf \FIR_pipeline_C[4]~output (
	.i(\M4|FIR_out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[4]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[4]~output .bus_hold = "false";
defparam \FIR_pipeline_C[4]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X86_Y0_N2
cyclonev_io_obuf \FIR_pipeline_C[5]~output (
	.i(\M4|FIR_out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[5]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[5]~output .bus_hold = "false";
defparam \FIR_pipeline_C[5]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \FIR_pipeline_C[6]~output (
	.i(\M4|FIR_out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[6]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[6]~output .bus_hold = "false";
defparam \FIR_pipeline_C[6]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \FIR_pipeline_C[7]~output (
	.i(\M4|FIR_out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[7]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[7]~output .bus_hold = "false";
defparam \FIR_pipeline_C[7]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N19
cyclonev_io_obuf \FIR_pipeline_C[8]~output (
	.i(\M4|FIR_out [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[8]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[8]~output .bus_hold = "false";
defparam \FIR_pipeline_C[8]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N53
cyclonev_io_obuf \FIR_pipeline_C[9]~output (
	.i(\M4|FIR_out [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[9]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[9]~output .bus_hold = "false";
defparam \FIR_pipeline_C[9]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \FIR_pipeline_C[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[10]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[10]~output .bus_hold = "false";
defparam \FIR_pipeline_C[10]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \FIR_pipeline_C[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_pipeline_C[11]),
	.obar());
// synopsys translate_off
defparam \FIR_pipeline_C[11]~output .bus_hold = "false";
defparam \FIR_pipeline_C[11]~output .open_drain_output = "false";
defparam \FIR_pipeline_C[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N2
cyclonev_io_obuf \FIR_MAC[0]~output (
	.i(\M1|FIR_out_MAC [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[0]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[0]~output .bus_hold = "false";
defparam \FIR_MAC[0]~output .open_drain_output = "false";
defparam \FIR_MAC[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N5
cyclonev_io_obuf \FIR_MAC[1]~output (
	.i(\M1|FIR_out_MAC [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[1]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[1]~output .bus_hold = "false";
defparam \FIR_MAC[1]~output .open_drain_output = "false";
defparam \FIR_MAC[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X84_Y0_N36
cyclonev_io_obuf \FIR_MAC[2]~output (
	.i(\M1|FIR_out_MAC [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[2]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[2]~output .bus_hold = "false";
defparam \FIR_MAC[2]~output .open_drain_output = "false";
defparam \FIR_MAC[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N22
cyclonev_io_obuf \FIR_MAC[3]~output (
	.i(\M1|FIR_out_MAC [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[3]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[3]~output .bus_hold = "false";
defparam \FIR_MAC[3]~output .open_drain_output = "false";
defparam \FIR_MAC[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y15_N56
cyclonev_io_obuf \FIR_MAC[4]~output (
	.i(\M1|FIR_out_MAC [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[4]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[4]~output .bus_hold = "false";
defparam \FIR_MAC[4]~output .open_drain_output = "false";
defparam \FIR_MAC[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \FIR_MAC[5]~output (
	.i(\M1|FIR_out_MAC [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[5]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[5]~output .bus_hold = "false";
defparam \FIR_MAC[5]~output .open_drain_output = "false";
defparam \FIR_MAC[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N79
cyclonev_io_obuf \FIR_MAC[6]~output (
	.i(\M1|FIR_out_MAC [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[6]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[6]~output .bus_hold = "false";
defparam \FIR_MAC[6]~output .open_drain_output = "false";
defparam \FIR_MAC[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N56
cyclonev_io_obuf \FIR_MAC[7]~output (
	.i(\M1|FIR_out_MAC [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[7]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[7]~output .bus_hold = "false";
defparam \FIR_MAC[7]~output .open_drain_output = "false";
defparam \FIR_MAC[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N19
cyclonev_io_obuf \FIR_MAC[8]~output (
	.i(\M1|FIR_out_MAC [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[8]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[8]~output .bus_hold = "false";
defparam \FIR_MAC[8]~output .open_drain_output = "false";
defparam \FIR_MAC[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \FIR_MAC[9]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[9]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[9]~output .bus_hold = "false";
defparam \FIR_MAC[9]~output .open_drain_output = "false";
defparam \FIR_MAC[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \FIR_MAC[10]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[10]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[10]~output .bus_hold = "false";
defparam \FIR_MAC[10]~output .open_drain_output = "false";
defparam \FIR_MAC[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \FIR_MAC[11]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FIR_MAC[11]),
	.obar());
// synopsys translate_off
defparam \FIR_MAC[11]~output .bus_hold = "false";
defparam \FIR_MAC[11]~output .open_drain_output = "false";
defparam \FIR_MAC[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clock~input (
	.i(clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clock~input_o ));
// synopsys translate_off
defparam \clock~input .bus_hold = "false";
defparam \clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clock~inputCLKENA0 (
	.inclk(\clock~input_o ),
	.ena(vcc),
	.outclk(\clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clock~inputCLKENA0 .clock_type = "global clock";
defparam \clock~inputCLKENA0 .disable_mode = "low";
defparam \clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X89_Y9_N4
cyclonev_io_ibuf \reset~input (
	.i(reset),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset~input_o ));
// synopsys translate_off
defparam \reset~input .bus_hold = "false";
defparam \reset~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X82_Y0_N41
cyclonev_io_ibuf \Sample_in[0]~input (
	.i(Sample_in[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Sample_in[0]~input_o ));
// synopsys translate_off
defparam \Sample_in[0]~input .bus_hold = "false";
defparam \Sample_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N45
cyclonev_lcell_comb \M2|PR[0][1]~SCLR_LUT (
// Equation(s):
// \M2|PR[0][1]~SCLR_LUT_combout  = ( !\reset~input_o  & ( \Sample_in[0]~input_o  ) )

	.dataa(!\Sample_in[0]~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[0][1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[0][1]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[0][1]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \M2|PR[0][1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N26
dffeas \M2|PR[0][1]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[0][1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[0][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[0][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[0][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N51
cyclonev_lcell_comb \M2|PR[1][0]~SCLR_LUT (
// Equation(s):
// \M2|PR[1][0]~SCLR_LUT_combout  = ( \M2|PR[0][1]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[0][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[1][0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[1][0]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[1][0]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|PR[1][0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N56
dffeas \M2|PR[1][0]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[1][0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[1][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N57
cyclonev_lcell_comb \M2|PR[2][0]~SCLR_LUT (
// Equation(s):
// \M2|PR[2][0]~SCLR_LUT_combout  = ( \M2|PR[1][0]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[2][0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[2][0]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[2][0]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \M2|PR[2][0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N2
dffeas \M2|PR[2][0]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[2][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N0
cyclonev_lcell_comb \M2|Sample_Array[4][0]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[4][0]~SCLR_LUT_combout  = ( \M2|PR[2][0]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(!\reset~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[4][0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[4][0]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[4][0]~SCLR_LUT .lut_mask = 64'h00000000CCCCCCCC;
defparam \M2|Sample_Array[4][0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N2
dffeas \M2|Sample_Array[4][0]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[4][0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[4][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[4][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N45
cyclonev_lcell_comb \M2|PR[4][0]~SCLR_LUT (
// Equation(s):
// \M2|PR[4][0]~SCLR_LUT_combout  = ( !\reset~input_o  & ( \M2|Sample_Array[4][0]~_Duplicate_1_q  ) )

	.dataa(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[4][0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[4][0]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[4][0]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \M2|PR[4][0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N47
dffeas \M2|PR[4][0]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[4][0]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[4][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N42
cyclonev_lcell_comb \M2|PR[5][0]~SCLR_LUT (
// Equation(s):
// \M2|PR[5][0]~SCLR_LUT_combout  = ( \M2|PR[4][0]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[5][0]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[5][0]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[5][0]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|PR[5][0]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N50
dffeas \M2|PR[5][0]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][0]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][0]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][0]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[5][0]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N0
cyclonev_lcell_comb \M2|Add7~1 (
// Equation(s):
// \M2|Add7~1_sumout  = SUM(( \M2|PR[2][0]~_Duplicate_1_q  ) + ( \M2|PR[1][0]~_Duplicate_1_q  ) + ( !VCC ))
// \M2|Add7~2  = CARRY(( \M2|PR[2][0]~_Duplicate_1_q  ) + ( \M2|PR[1][0]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datad(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~1_sumout ),
	.cout(\M2|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~1 .extended_lut = "off";
defparam \M2|Add7~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N0
cyclonev_lcell_comb \M2|Add10~1 (
// Equation(s):
// \M2|Add10~1_sumout  = SUM(( !\M2|PR[4][0]~_Duplicate_1_q  $ (!\M2|PR[5][0]~_Duplicate_1_q  $ (\M2|Add7~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \M2|Add10~2  = CARRY(( !\M2|PR[4][0]~_Duplicate_1_q  $ (!\M2|PR[5][0]~_Duplicate_1_q  $ (\M2|Add7~1_sumout )) ) + ( !VCC ) + ( !VCC ))
// \M2|Add10~3  = SHARE((!\M2|PR[4][0]~_Duplicate_1_q  & (\M2|PR[5][0]~_Duplicate_1_q  & \M2|Add7~1_sumout )) # (\M2|PR[4][0]~_Duplicate_1_q  & ((\M2|Add7~1_sumout ) # (\M2|PR[5][0]~_Duplicate_1_q ))))

	.dataa(gnd),
	.datab(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datac(!\M2|PR[5][0]~_Duplicate_1_q ),
	.datad(!\M2|Add7~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add10~1_sumout ),
	.cout(\M2|Add10~2 ),
	.shareout(\M2|Add10~3 ));
// synopsys translate_off
defparam \M2|Add10~1 .extended_lut = "off";
defparam \M2|Add10~1 .lut_mask = 64'h0000033F00003CC3;
defparam \M2|Add10~1 .shared_arith = "on";
// synopsys translate_on

// Location: FF_X83_Y9_N1
dffeas \M2|FIR_out_pipeline[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[0] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N32
dffeas \M2|PR[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[6][1] .is_wysiwyg = "true";
defparam \M2|PR[6][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N18
cyclonev_io_ibuf \Sample_in[1]~input (
	.i(Sample_in[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Sample_in[1]~input_o ));
// synopsys translate_off
defparam \Sample_in[1]~input .bus_hold = "false";
defparam \Sample_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N30
cyclonev_lcell_comb \M2|PR[0][2]~SCLR_LUT (
// Equation(s):
// \M2|PR[0][2]~SCLR_LUT_combout  = ( !\reset~input_o  & ( \Sample_in[1]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Sample_in[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[0][2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[0][2]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[0][2]~SCLR_LUT .lut_mask = 64'h0F0F0F0F00000000;
defparam \M2|PR[0][2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N32
dffeas \M2|PR[0][2]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[0][2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[0][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[0][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[0][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N57
cyclonev_lcell_comb \M2|PR[1][1]~SCLR_LUT (
// Equation(s):
// \M2|PR[1][1]~SCLR_LUT_combout  = (!\reset~input_o  & \M2|PR[0][2]~_Duplicate_1_q )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\M2|PR[0][2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[1][1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[1][1]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[1][1]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \M2|PR[1][1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N59
dffeas \M2|PR[1][1]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[1][1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[1][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N36
cyclonev_lcell_comb \M2|PR[2][1]~SCLR_LUT (
// Equation(s):
// \M2|PR[2][1]~SCLR_LUT_combout  = ( \M2|PR[1][1]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[1][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[2][1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[2][1]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[2][1]~SCLR_LUT .lut_mask = 64'h00000000F0F0F0F0;
defparam \M2|PR[2][1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N35
dffeas \M2|PR[2][1]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][1]~SCLR_LUT_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[2][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N30
cyclonev_lcell_comb \M2|Sample_Array[4][1]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[4][1]~SCLR_LUT_combout  = ( \M2|PR[2][1]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reset~input_o ),
	.datad(gnd),
	.datae(!\M2|PR[2][1]~_Duplicate_1_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[4][1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[4][1]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[4][1]~SCLR_LUT .lut_mask = 64'h0000F0F00000F0F0;
defparam \M2|Sample_Array[4][1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N32
dffeas \M2|Sample_Array[4][1]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[4][1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[4][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[4][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N36
cyclonev_lcell_comb \M2|PR[4][1]~SCLR_LUT (
// Equation(s):
// \M2|PR[4][1]~SCLR_LUT_combout  = ( \M2|Sample_Array[4][1]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[4][1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[4][1]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[4][1]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|PR[4][1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N38
dffeas \M2|PR[4][1]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[4][1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[4][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N0
cyclonev_lcell_comb \M2|Add6~1 (
// Equation(s):
// \M2|Add6~1_sumout  = SUM(( \M2|PR[1][1]~_Duplicate_1_q  ) + ( \M2|PR[0][1]~_Duplicate_1_q  ) + ( !VCC ))
// \M2|Add6~2  = CARRY(( \M2|PR[1][1]~_Duplicate_1_q  ) + ( \M2|PR[0][1]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[0][1]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~1_sumout ),
	.cout(\M2|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~1 .extended_lut = "off";
defparam \M2|Add6~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N3
cyclonev_lcell_comb \M2|Add7~5 (
// Equation(s):
// \M2|Add7~5_sumout  = SUM(( \M2|Add6~1_sumout  ) + ( \M2|PR[2][1]~_Duplicate_1_q  ) + ( \M2|Add7~2  ))
// \M2|Add7~6  = CARRY(( \M2|Add6~1_sumout  ) + ( \M2|PR[2][1]~_Duplicate_1_q  ) + ( \M2|Add7~2  ))

	.dataa(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~5_sumout ),
	.cout(\M2|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~5 .extended_lut = "off";
defparam \M2|Add7~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \M2|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y9_N31
dffeas \M2|PR[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][0]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][1] .is_wysiwyg = "true";
defparam \M2|PR[3][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N30
cyclonev_lcell_comb \M2|Add8~1 (
// Equation(s):
// \M2|Add8~1_sumout  = SUM(( \M2|PR[3][1]~q  ) + ( \M2|Add7~5_sumout  ) + ( !VCC ))
// \M2|Add8~2  = CARRY(( \M2|PR[3][1]~q  ) + ( \M2|Add7~5_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add7~5_sumout ),
	.datad(!\M2|PR[3][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~1_sumout ),
	.cout(\M2|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~1 .extended_lut = "off";
defparam \M2|Add8~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N45
cyclonev_lcell_comb \M2|PR[5][1]~SCLR_LUT (
// Equation(s):
// \M2|PR[5][1]~SCLR_LUT_combout  = ( \M2|PR[4][1]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[4][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[5][1]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[5][1]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[5][1]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|PR[5][1]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N47
dffeas \M2|PR[5][1]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[5][1]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][1]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][1]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[5][1]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N3
cyclonev_lcell_comb \M2|Add10~5 (
// Equation(s):
// \M2|Add10~5_sumout  = SUM(( !\M2|PR[4][1]~_Duplicate_1_q  $ (!\M2|Add8~1_sumout  $ (\M2|PR[5][1]~_Duplicate_1_q )) ) + ( \M2|Add10~3  ) + ( \M2|Add10~2  ))
// \M2|Add10~6  = CARRY(( !\M2|PR[4][1]~_Duplicate_1_q  $ (!\M2|Add8~1_sumout  $ (\M2|PR[5][1]~_Duplicate_1_q )) ) + ( \M2|Add10~3  ) + ( \M2|Add10~2  ))
// \M2|Add10~7  = SHARE((!\M2|PR[4][1]~_Duplicate_1_q  & (\M2|Add8~1_sumout  & \M2|PR[5][1]~_Duplicate_1_q )) # (\M2|PR[4][1]~_Duplicate_1_q  & ((\M2|PR[5][1]~_Duplicate_1_q ) # (\M2|Add8~1_sumout ))))

	.dataa(!\M2|PR[4][1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|Add8~1_sumout ),
	.datad(!\M2|PR[5][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~2 ),
	.sharein(\M2|Add10~3 ),
	.combout(),
	.sumout(\M2|Add10~5_sumout ),
	.cout(\M2|Add10~6 ),
	.shareout(\M2|Add10~7 ));
// synopsys translate_off
defparam \M2|Add10~5 .extended_lut = "off";
defparam \M2|Add10~5 .lut_mask = 64'h0000055F00005AA5;
defparam \M2|Add10~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N0
cyclonev_lcell_comb \M2|Add11~1 (
// Equation(s):
// \M2|Add11~1_sumout  = SUM(( \M2|Add10~5_sumout  ) + ( \M2|PR[6][1]~q  ) + ( !VCC ))
// \M2|Add11~2  = CARRY(( \M2|Add10~5_sumout  ) + ( \M2|PR[6][1]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M2|PR[6][1]~q ),
	.datac(gnd),
	.datad(!\M2|Add10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~1_sumout ),
	.cout(\M2|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~1 .extended_lut = "off";
defparam \M2|Add11~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \M2|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N1
dffeas \M2|FIR_out_pipeline[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[1] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N39
cyclonev_lcell_comb \M2|PR[6][2]~feeder (
// Equation(s):
// \M2|PR[6][2]~feeder_combout  = ( \M2|PR[5][1]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[5][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[6][2]~feeder .extended_lut = "off";
defparam \M2|PR[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M2|PR[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N41
dffeas \M2|PR[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[6][2] .is_wysiwyg = "true";
defparam \M2|PR[6][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N35
cyclonev_io_ibuf \Sample_in[2]~input (
	.i(Sample_in[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Sample_in[2]~input_o ));
// synopsys translate_off
defparam \Sample_in[2]~input .bus_hold = "false";
defparam \Sample_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N48
cyclonev_lcell_comb \M2|PR[0][3]~SCLR_LUT (
// Equation(s):
// \M2|PR[0][3]~SCLR_LUT_combout  = (!\reset~input_o  & \Sample_in[2]~input_o )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\Sample_in[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[0][3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[0][3]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[0][3]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \M2|PR[0][3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N50
dffeas \M2|PR[0][3]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[0][3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[0][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[0][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[0][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N45
cyclonev_lcell_comb \M2|Sample_Array[2][2]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[2][2]~SCLR_LUT_combout  = ( \M2|PR[0][3]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[2][2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[2][2]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[2][2]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|Sample_Array[2][2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N47
dffeas \M2|Sample_Array[2][2]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[2][2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[2][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[2][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[2][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N51
cyclonev_lcell_comb \M2|PR[2][2]~SCLR_LUT (
// Equation(s):
// \M2|PR[2][2]~SCLR_LUT_combout  = ( \M2|Sample_Array[2][2]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[2][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[2][2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[2][2]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[2][2]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|PR[2][2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N53
dffeas \M2|PR[2][2]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[2][2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[2][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N42
cyclonev_lcell_comb \M2|Sample_Array[4][2]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[4][2]~SCLR_LUT_combout  = ( !\reset~input_o  & ( \M2|PR[2][2]~_Duplicate_1_q  ) )

	.dataa(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[4][2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[4][2]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[4][2]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \M2|Sample_Array[4][2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N44
dffeas \M2|Sample_Array[4][2]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[4][2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[4][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[4][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[4][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N39
cyclonev_lcell_comb \M2|PR[4][2]~SCLR_LUT (
// Equation(s):
// \M2|PR[4][2]~SCLR_LUT_combout  = (!\reset~input_o  & \M2|Sample_Array[4][2]~_Duplicate_1_q )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(!\M2|Sample_Array[4][2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[4][2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[4][2]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[4][2]~SCLR_LUT .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \M2|PR[4][2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N41
dffeas \M2|PR[4][2]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[4][2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[4][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N51
cyclonev_lcell_comb \M2|Add5~0 (
// Equation(s):
// \M2|Add5~0_combout  = ( \M2|PR[4][2]~_Duplicate_1_q  & ( !\M2|PR[4][0]~_Duplicate_1_q  ) ) # ( !\M2|PR[4][2]~_Duplicate_1_q  & ( \M2|PR[4][0]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\M2|PR[4][2]~_Duplicate_1_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add5~0 .extended_lut = "off";
defparam \M2|Add5~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \M2|Add5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N53
dffeas \M2|PR[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][2] .is_wysiwyg = "true";
defparam \M2|PR[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N48
cyclonev_lcell_comb \M2|Add2~0 (
// Equation(s):
// \M2|Add2~0_combout  = ( \M2|PR[2][0]~_Duplicate_1_q  & ( !\M2|PR[2][1]~_Duplicate_1_q  ) ) # ( !\M2|PR[2][0]~_Duplicate_1_q  & ( \M2|PR[2][1]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add2~0 .extended_lut = "off";
defparam \M2|Add2~0 .lut_mask = 64'h33333333CCCCCCCC;
defparam \M2|Add2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N50
dffeas \M2|PR[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][2] .is_wysiwyg = "true";
defparam \M2|PR[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N24
cyclonev_lcell_comb \M2|Add0~0 (
// Equation(s):
// \M2|Add0~0_combout  = ( \M2|PR[0][1]~_Duplicate_1_q  & ( !\M2|PR[0][3]~_Duplicate_1_q  ) ) # ( !\M2|PR[0][1]~_Duplicate_1_q  & ( \M2|PR[0][3]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\M2|PR[0][1]~_Duplicate_1_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add0~0 .extended_lut = "off";
defparam \M2|Add0~0 .lut_mask = 64'h0F0FF0F00F0FF0F0;
defparam \M2|Add0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N40
dffeas \M2|PR[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][2] .is_wysiwyg = "true";
defparam \M2|PR[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N3
cyclonev_lcell_comb \M2|Add6~5 (
// Equation(s):
// \M2|Add6~5_sumout  = SUM(( \M2|PR[1][2]~q  ) + ( \M2|PR[0][2]~_Duplicate_1_q  ) + ( \M2|Add6~2  ))
// \M2|Add6~6  = CARRY(( \M2|PR[1][2]~q  ) + ( \M2|PR[0][2]~_Duplicate_1_q  ) + ( \M2|Add6~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[0][2]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~5_sumout ),
	.cout(\M2|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~5 .extended_lut = "off";
defparam \M2|Add6~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N6
cyclonev_lcell_comb \M2|Add7~9 (
// Equation(s):
// \M2|Add7~9_sumout  = SUM(( \M2|Add6~5_sumout  ) + ( \M2|PR[2][2]~_Duplicate_1_q  ) + ( \M2|Add7~6  ))
// \M2|Add7~10  = CARRY(( \M2|Add6~5_sumout  ) + ( \M2|PR[2][2]~_Duplicate_1_q  ) + ( \M2|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datad(!\M2|Add6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~9_sumout ),
	.cout(\M2|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~9 .extended_lut = "off";
defparam \M2|Add7~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N33
cyclonev_lcell_comb \M2|Add8~5 (
// Equation(s):
// \M2|Add8~5_sumout  = SUM(( \M2|Add7~9_sumout  ) + ( \M2|PR[3][2]~q  ) + ( \M2|Add8~2  ))
// \M2|Add8~6  = CARRY(( \M2|Add7~9_sumout  ) + ( \M2|PR[3][2]~q  ) + ( \M2|Add8~2  ))

	.dataa(!\M2|PR[3][2]~q ),
	.datab(gnd),
	.datac(!\M2|Add7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~5_sumout ),
	.cout(\M2|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~5 .extended_lut = "off";
defparam \M2|Add8~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \M2|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N6
cyclonev_lcell_comb \M2|Add10~9 (
// Equation(s):
// \M2|Add10~9_sumout  = SUM(( !\M2|PR[4][2]~_Duplicate_1_q  $ (!\M2|PR[5][2]~q  $ (\M2|Add8~5_sumout )) ) + ( \M2|Add10~7  ) + ( \M2|Add10~6  ))
// \M2|Add10~10  = CARRY(( !\M2|PR[4][2]~_Duplicate_1_q  $ (!\M2|PR[5][2]~q  $ (\M2|Add8~5_sumout )) ) + ( \M2|Add10~7  ) + ( \M2|Add10~6  ))
// \M2|Add10~11  = SHARE((!\M2|PR[4][2]~_Duplicate_1_q  & (\M2|PR[5][2]~q  & \M2|Add8~5_sumout )) # (\M2|PR[4][2]~_Duplicate_1_q  & ((\M2|Add8~5_sumout ) # (\M2|PR[5][2]~q ))))

	.dataa(!\M2|PR[4][2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|PR[5][2]~q ),
	.datad(!\M2|Add8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~6 ),
	.sharein(\M2|Add10~7 ),
	.combout(),
	.sumout(\M2|Add10~9_sumout ),
	.cout(\M2|Add10~10 ),
	.shareout(\M2|Add10~11 ));
// synopsys translate_off
defparam \M2|Add10~9 .extended_lut = "off";
defparam \M2|Add10~9 .lut_mask = 64'h0000055F00005AA5;
defparam \M2|Add10~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N3
cyclonev_lcell_comb \M2|Add11~5 (
// Equation(s):
// \M2|Add11~5_sumout  = SUM(( \M2|Add10~9_sumout  ) + ( \M2|PR[6][2]~q  ) + ( \M2|Add11~2  ))
// \M2|Add11~6  = CARRY(( \M2|Add10~9_sumout  ) + ( \M2|PR[6][2]~q  ) + ( \M2|Add11~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[6][2]~q ),
	.datad(!\M2|Add10~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~5_sumout ),
	.cout(\M2|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~5 .extended_lut = "off";
defparam \M2|Add11~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N5
dffeas \M2|FIR_out_pipeline[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[2] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y9_N48
cyclonev_lcell_comb \M2|Sample_Array[6][2]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[6][2]~SCLR_LUT_combout  = ( \M2|PR[4][2]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\M2|PR[4][2]~_Duplicate_1_q ),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[6][2]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[6][2]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[6][2]~SCLR_LUT .lut_mask = 64'h0000FFFF00000000;
defparam \M2|Sample_Array[6][2]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y9_N50
dffeas \M2|Sample_Array[6][2]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[6][2]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[6][2]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[6][2]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[6][2]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N54
cyclonev_lcell_comb \M2|PR[6][3]~feeder (
// Equation(s):
// \M2|PR[6][3]~feeder_combout  = ( \M2|Sample_Array[6][2]~_Duplicate_1_q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[6][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[6][3]~feeder .extended_lut = "off";
defparam \M2|PR[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M2|PR[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N56
dffeas \M2|PR[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[6][3] .is_wysiwyg = "true";
defparam \M2|PR[6][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X86_Y0_N52
cyclonev_io_ibuf \Sample_in[3]~input (
	.i(Sample_in[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Sample_in[3]~input_o ));
// synopsys translate_off
defparam \Sample_in[3]~input .bus_hold = "false";
defparam \Sample_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N42
cyclonev_lcell_comb \M2|PR[0][4]~SCLR_LUT (
// Equation(s):
// \M2|PR[0][4]~SCLR_LUT_combout  = ( \Sample_in[3]~input_o  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Sample_in[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[0][4]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[0][4]~SCLR_LUT .extended_lut = "off";
defparam \M2|PR[0][4]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|PR[0][4]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N44
dffeas \M2|PR[0][4]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[0][4]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[0][4]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[0][4]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|PR[0][4]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y9_N45
cyclonev_lcell_comb \M2|Sample_Array[2][3]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[2][3]~SCLR_LUT_combout  = ( !\reset~input_o  & ( \M2|PR[0][4]~_Duplicate_1_q  ) )

	.dataa(!\M2|PR[0][4]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reset~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[2][3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[2][3]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[2][3]~SCLR_LUT .lut_mask = 64'h5555555500000000;
defparam \M2|Sample_Array[2][3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y9_N47
dffeas \M2|Sample_Array[2][3]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[2][3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[2][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[2][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N27
cyclonev_lcell_comb \M2|Sample_Array[3][3]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[3][3]~SCLR_LUT_combout  = ( \M2|Sample_Array[2][3]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[3][3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[3][3]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[3][3]~SCLR_LUT .lut_mask = 64'h0000AAAA0000AAAA;
defparam \M2|Sample_Array[3][3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N29
dffeas \M2|Sample_Array[3][3]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[3][3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[3][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[3][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[3][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N57
cyclonev_lcell_comb \M2|Sample_Array[4][3]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[4][3]~SCLR_LUT_combout  = ( !\reset~input_o  & ( \M2|Sample_Array[3][3]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reset~input_o ),
	.dataf(!\M2|Sample_Array[3][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[4][3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[4][3]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[4][3]~SCLR_LUT .lut_mask = 64'h00000000FFFF0000;
defparam \M2|Sample_Array[4][3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N59
dffeas \M2|Sample_Array[4][3]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[4][3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[4][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[4][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N48
cyclonev_lcell_comb \M2|Sample_Array[5][3]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[5][3]~SCLR_LUT_combout  = (!\reset~input_o  & \M2|Sample_Array[4][3]~_Duplicate_1_q )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[5][3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[5][3]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[5][3]~SCLR_LUT .lut_mask = 64'h00AA00AA00AA00AA;
defparam \M2|Sample_Array[5][3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N50
dffeas \M2|Sample_Array[5][3]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[5][3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[5][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[5][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[5][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N36
cyclonev_lcell_comb \M2|Add5~1 (
// Equation(s):
// \M2|Add5~1_combout  = ( \M2|PR[4][0]~_Duplicate_1_q  & ( !\M2|PR[4][1]~_Duplicate_1_q  $ (!\M2|Sample_Array[5][3]~_Duplicate_1_q  $ (\M2|PR[4][2]~_Duplicate_1_q )) ) ) # ( !\M2|PR[4][0]~_Duplicate_1_q  & ( !\M2|PR[4][1]~_Duplicate_1_q  $ 
// (!\M2|Sample_Array[5][3]~_Duplicate_1_q ) ) )

	.dataa(!\M2|PR[4][1]~_Duplicate_1_q ),
	.datab(!\M2|Sample_Array[5][3]~_Duplicate_1_q ),
	.datac(!\M2|PR[4][2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add5~1 .extended_lut = "off";
defparam \M2|Add5~1 .lut_mask = 64'h6666666669696969;
defparam \M2|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N38
dffeas \M2|PR[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add5~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][3] .is_wysiwyg = "true";
defparam \M2|PR[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N42
cyclonev_lcell_comb \M2|Add4~0 (
// Equation(s):
// \M2|Add4~0_combout  = ( \M2|Sample_Array[4][3]~_Duplicate_1_q  & ( !\M2|Sample_Array[4][0]~_Duplicate_1_q  ) ) # ( !\M2|Sample_Array[4][3]~_Duplicate_1_q  & ( \M2|Sample_Array[4][0]~_Duplicate_1_q  ) )

	.dataa(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add4~0 .extended_lut = "off";
defparam \M2|Add4~0 .lut_mask = 64'h55555555AAAAAAAA;
defparam \M2|Add4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N44
dffeas \M2|PR[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][3] .is_wysiwyg = "true";
defparam \M2|PR[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N48
cyclonev_lcell_comb \M2|Add1~0 (
// Equation(s):
// \M2|Add1~0_combout  = ( \M2|Sample_Array[2][3]~_Duplicate_1_q  & ( !\M2|PR[1][0]~_Duplicate_1_q  ) ) # ( !\M2|Sample_Array[2][3]~_Duplicate_1_q  & ( \M2|PR[1][0]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add1~0 .extended_lut = "off";
defparam \M2|Add1~0 .lut_mask = 64'h0F0F0F0FF0F0F0F0;
defparam \M2|Add1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N50
dffeas \M2|PR[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][3] .is_wysiwyg = "true";
defparam \M2|PR[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N36
cyclonev_lcell_comb \M2|Add0~1 (
// Equation(s):
// \M2|Add0~1_combout  = ( \M2|PR[0][1]~_Duplicate_1_q  & ( !\M2|PR[0][2]~_Duplicate_1_q  $ (!\M2|PR[0][3]~_Duplicate_1_q  $ (\M2|PR[0][4]~_Duplicate_1_q )) ) ) # ( !\M2|PR[0][1]~_Duplicate_1_q  & ( !\M2|PR[0][2]~_Duplicate_1_q  $ 
// (!\M2|PR[0][4]~_Duplicate_1_q ) ) )

	.dataa(gnd),
	.datab(!\M2|PR[0][2]~_Duplicate_1_q ),
	.datac(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datad(!\M2|PR[0][4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|PR[0][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add0~1 .extended_lut = "off";
defparam \M2|Add0~1 .lut_mask = 64'h33CC33CC3CC33CC3;
defparam \M2|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N38
dffeas \M2|PR[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][3] .is_wysiwyg = "true";
defparam \M2|PR[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N6
cyclonev_lcell_comb \M2|Add6~9 (
// Equation(s):
// \M2|Add6~9_sumout  = SUM(( \M2|PR[1][3]~q  ) + ( \M2|PR[0][3]~_Duplicate_1_q  ) + ( \M2|Add6~6  ))
// \M2|Add6~10  = CARRY(( \M2|PR[1][3]~q  ) + ( \M2|PR[0][3]~_Duplicate_1_q  ) + ( \M2|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~9_sumout ),
	.cout(\M2|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~9 .extended_lut = "off";
defparam \M2|Add6~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N9
cyclonev_lcell_comb \M2|Add7~13 (
// Equation(s):
// \M2|Add7~13_sumout  = SUM(( \M2|Add6~9_sumout  ) + ( \M2|PR[2][3]~q  ) + ( \M2|Add7~10  ))
// \M2|Add7~14  = CARRY(( \M2|Add6~9_sumout  ) + ( \M2|PR[2][3]~q  ) + ( \M2|Add7~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[2][3]~q ),
	.datad(!\M2|Add6~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~13_sumout ),
	.cout(\M2|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~13 .extended_lut = "off";
defparam \M2|Add7~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N51
cyclonev_lcell_comb \M2|Add2~1 (
// Equation(s):
// \M2|Add2~1_combout  = ( \M2|PR[2][1]~_Duplicate_1_q  & ( !\M2|PR[2][2]~_Duplicate_1_q  ) ) # ( !\M2|PR[2][1]~_Duplicate_1_q  & ( !\M2|PR[2][2]~_Duplicate_1_q  $ (!\M2|PR[2][0]~_Duplicate_1_q ) ) )

	.dataa(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datab(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add2~1 .extended_lut = "off";
defparam \M2|Add2~1 .lut_mask = 64'h66666666AAAAAAAA;
defparam \M2|Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N53
dffeas \M2|PR[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add2~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][3] .is_wysiwyg = "true";
defparam \M2|PR[3][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N36
cyclonev_lcell_comb \M2|Add8~9 (
// Equation(s):
// \M2|Add8~9_sumout  = SUM(( \M2|Add7~13_sumout  ) + ( \M2|PR[3][3]~q  ) + ( \M2|Add8~6  ))
// \M2|Add8~10  = CARRY(( \M2|Add7~13_sumout  ) + ( \M2|PR[3][3]~q  ) + ( \M2|Add8~6  ))

	.dataa(gnd),
	.datab(!\M2|Add7~13_sumout ),
	.datac(!\M2|PR[3][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~9_sumout ),
	.cout(\M2|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~9 .extended_lut = "off";
defparam \M2|Add8~9 .lut_mask = 64'h0000F0F000003333;
defparam \M2|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N9
cyclonev_lcell_comb \M2|Add10~13 (
// Equation(s):
// \M2|Add10~13_sumout  = SUM(( !\M2|PR[5][3]~q  $ (!\M2|PR[4][3]~q  $ (\M2|Add8~9_sumout )) ) + ( \M2|Add10~11  ) + ( \M2|Add10~10  ))
// \M2|Add10~14  = CARRY(( !\M2|PR[5][3]~q  $ (!\M2|PR[4][3]~q  $ (\M2|Add8~9_sumout )) ) + ( \M2|Add10~11  ) + ( \M2|Add10~10  ))
// \M2|Add10~15  = SHARE((!\M2|PR[5][3]~q  & (\M2|PR[4][3]~q  & \M2|Add8~9_sumout )) # (\M2|PR[5][3]~q  & ((\M2|Add8~9_sumout ) # (\M2|PR[4][3]~q ))))

	.dataa(gnd),
	.datab(!\M2|PR[5][3]~q ),
	.datac(!\M2|PR[4][3]~q ),
	.datad(!\M2|Add8~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~10 ),
	.sharein(\M2|Add10~11 ),
	.combout(),
	.sumout(\M2|Add10~13_sumout ),
	.cout(\M2|Add10~14 ),
	.shareout(\M2|Add10~15 ));
// synopsys translate_off
defparam \M2|Add10~13 .extended_lut = "off";
defparam \M2|Add10~13 .lut_mask = 64'h0000033F00003CC3;
defparam \M2|Add10~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N6
cyclonev_lcell_comb \M2|Add11~9 (
// Equation(s):
// \M2|Add11~9_sumout  = SUM(( \M2|Add10~13_sumout  ) + ( \M2|PR[6][3]~q  ) + ( \M2|Add11~6  ))
// \M2|Add11~10  = CARRY(( \M2|Add10~13_sumout  ) + ( \M2|PR[6][3]~q  ) + ( \M2|Add11~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[6][3]~q ),
	.datad(!\M2|Add10~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~9_sumout ),
	.cout(\M2|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~9 .extended_lut = "off";
defparam \M2|Add11~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N7
dffeas \M2|FIR_out_pipeline[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[3] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N45
cyclonev_lcell_comb \M2|Sample_Array[6][3]~SCLR_LUT (
// Equation(s):
// \M2|Sample_Array[6][3]~SCLR_LUT_combout  = ( \M2|Sample_Array[5][3]~_Duplicate_1_q  & ( !\reset~input_o  ) )

	.dataa(!\reset~input_o ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[5][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Sample_Array[6][3]~SCLR_LUT_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Sample_Array[6][3]~SCLR_LUT .extended_lut = "off";
defparam \M2|Sample_Array[6][3]~SCLR_LUT .lut_mask = 64'h00000000AAAAAAAA;
defparam \M2|Sample_Array[6][3]~SCLR_LUT .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N47
dffeas \M2|Sample_Array[6][3]~_Duplicate_1 (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Sample_Array[6][3]~SCLR_LUT_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|Sample_Array[6][3]~_Duplicate_1_q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|Sample_Array[6][3]~_Duplicate_1 .is_wysiwyg = "true";
defparam \M2|Sample_Array[6][3]~_Duplicate_1 .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N35
dffeas \M2|PR[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Sample_Array[6][3]~_Duplicate_1_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[6][4] .is_wysiwyg = "true";
defparam \M2|PR[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N39
cyclonev_lcell_comb \M2|Add5~2 (
// Equation(s):
// \M2|Add5~2_combout  = ( \M2|PR[4][0]~_Duplicate_1_q  & ( (!\M2|PR[4][1]~_Duplicate_1_q  & (!\M2|Sample_Array[5][3]~_Duplicate_1_q  & \M2|PR[4][2]~_Duplicate_1_q )) # (\M2|PR[4][1]~_Duplicate_1_q  & (\M2|Sample_Array[5][3]~_Duplicate_1_q  & 
// !\M2|PR[4][2]~_Duplicate_1_q )) ) ) # ( !\M2|PR[4][0]~_Duplicate_1_q  & ( !\M2|PR[4][2]~_Duplicate_1_q  $ (((!\M2|PR[4][1]~_Duplicate_1_q ) # (!\M2|Sample_Array[5][3]~_Duplicate_1_q ))) ) )

	.dataa(!\M2|PR[4][1]~_Duplicate_1_q ),
	.datab(!\M2|Sample_Array[5][3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\M2|PR[4][2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add5~2 .extended_lut = "off";
defparam \M2|Add5~2 .lut_mask = 64'h11EE11EE11881188;
defparam \M2|Add5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N41
dffeas \M2|PR[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add5~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][4] .is_wysiwyg = "true";
defparam \M2|PR[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N54
cyclonev_lcell_comb \M2|Add0~2 (
// Equation(s):
// \M2|Add0~2_combout  = ( \M2|PR[0][1]~_Duplicate_1_q  & ( (!\M2|PR[0][2]~_Duplicate_1_q  & (\M2|PR[0][3]~_Duplicate_1_q  & !\M2|PR[0][4]~_Duplicate_1_q )) # (\M2|PR[0][2]~_Duplicate_1_q  & (!\M2|PR[0][3]~_Duplicate_1_q  & \M2|PR[0][4]~_Duplicate_1_q )) ) ) 
// # ( !\M2|PR[0][1]~_Duplicate_1_q  & ( !\M2|PR[0][3]~_Duplicate_1_q  $ (((!\M2|PR[0][2]~_Duplicate_1_q ) # (!\M2|PR[0][4]~_Duplicate_1_q ))) ) )

	.dataa(gnd),
	.datab(!\M2|PR[0][2]~_Duplicate_1_q ),
	.datac(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datad(!\M2|PR[0][4]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|PR[0][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add0~2 .extended_lut = "off";
defparam \M2|Add0~2 .lut_mask = 64'h0F3C0F3C0C300C30;
defparam \M2|Add0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N56
dffeas \M2|PR[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][4] .is_wysiwyg = "true";
defparam \M2|PR[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N9
cyclonev_lcell_comb \M2|Add6~13 (
// Equation(s):
// \M2|Add6~13_sumout  = SUM(( \M2|PR[1][4]~q  ) + ( \M2|PR[0][4]~_Duplicate_1_q  ) + ( \M2|Add6~10  ))
// \M2|Add6~14  = CARRY(( \M2|PR[1][4]~q  ) + ( \M2|PR[0][4]~_Duplicate_1_q  ) + ( \M2|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[0][4]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~13_sumout ),
	.cout(\M2|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~13 .extended_lut = "off";
defparam \M2|Add6~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N36
cyclonev_lcell_comb \M2|Add1~1 (
// Equation(s):
// \M2|Add1~1_combout  = ( \M2|PR[1][0]~_Duplicate_1_q  & ( !\M2|PR[1][1]~_Duplicate_1_q  $ (!\M2|Sample_Array[2][3]~_Duplicate_1_q ) ) ) # ( !\M2|PR[1][0]~_Duplicate_1_q  & ( \M2|PR[1][1]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\M2|PR[1][1]~_Duplicate_1_q ),
	.datac(!\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add1~1 .extended_lut = "off";
defparam \M2|Add1~1 .lut_mask = 64'h333333333C3C3C3C;
defparam \M2|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N38
dffeas \M2|PR[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][4] .is_wysiwyg = "true";
defparam \M2|PR[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N12
cyclonev_lcell_comb \M2|Add7~17 (
// Equation(s):
// \M2|Add7~17_sumout  = SUM(( \M2|PR[2][4]~q  ) + ( \M2|Add6~13_sumout  ) + ( \M2|Add7~14  ))
// \M2|Add7~18  = CARRY(( \M2|PR[2][4]~q  ) + ( \M2|Add6~13_sumout  ) + ( \M2|Add7~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add6~13_sumout ),
	.datad(!\M2|PR[2][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~17_sumout ),
	.cout(\M2|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~17 .extended_lut = "off";
defparam \M2|Add7~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N54
cyclonev_lcell_comb \M2|Add2~2 (
// Equation(s):
// \M2|Add2~2_combout  = ( \M2|PR[2][2]~_Duplicate_1_q  & ( !\M2|PR[2][0]~_Duplicate_1_q  $ (\M2|Sample_Array[3][3]~_Duplicate_1_q ) ) ) # ( !\M2|PR[2][2]~_Duplicate_1_q  & ( !\M2|Sample_Array[3][3]~_Duplicate_1_q  $ (((!\M2|PR[2][1]~_Duplicate_1_q ) # 
// (\M2|PR[2][0]~_Duplicate_1_q ))) ) )

	.dataa(gnd),
	.datab(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datac(!\M2|Sample_Array[3][3]~_Duplicate_1_q ),
	.datad(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add2~2 .extended_lut = "off";
defparam \M2|Add2~2 .lut_mask = 64'h0FC30FC3C3C3C3C3;
defparam \M2|Add2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N56
dffeas \M2|PR[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add2~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][4] .is_wysiwyg = "true";
defparam \M2|PR[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N39
cyclonev_lcell_comb \M2|Add8~13 (
// Equation(s):
// \M2|Add8~13_sumout  = SUM(( \M2|PR[3][4]~q  ) + ( \M2|Add7~17_sumout  ) + ( \M2|Add8~10  ))
// \M2|Add8~14  = CARRY(( \M2|PR[3][4]~q  ) + ( \M2|Add7~17_sumout  ) + ( \M2|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add7~17_sumout ),
	.datad(!\M2|PR[3][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~13_sumout ),
	.cout(\M2|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~13 .extended_lut = "off";
defparam \M2|Add8~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N33
cyclonev_lcell_comb \M2|Add4~1 (
// Equation(s):
// \M2|Add4~1_combout  = !\M2|Sample_Array[4][1]~_Duplicate_1_q  $ (((!\M2|Sample_Array[4][0]~_Duplicate_1_q ) # (!\M2|Sample_Array[4][3]~_Duplicate_1_q )))

	.dataa(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datab(!\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.datac(!\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add4~1 .extended_lut = "off";
defparam \M2|Add4~1 .lut_mask = 64'h3636363636363636;
defparam \M2|Add4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N35
dffeas \M2|PR[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add4~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][4] .is_wysiwyg = "true";
defparam \M2|PR[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N12
cyclonev_lcell_comb \M2|Add10~17 (
// Equation(s):
// \M2|Add10~17_sumout  = SUM(( !\M2|PR[5][4]~q  $ (!\M2|Add8~13_sumout  $ (\M2|PR[4][4]~q )) ) + ( \M2|Add10~15  ) + ( \M2|Add10~14  ))
// \M2|Add10~18  = CARRY(( !\M2|PR[5][4]~q  $ (!\M2|Add8~13_sumout  $ (\M2|PR[4][4]~q )) ) + ( \M2|Add10~15  ) + ( \M2|Add10~14  ))
// \M2|Add10~19  = SHARE((!\M2|PR[5][4]~q  & (\M2|Add8~13_sumout  & \M2|PR[4][4]~q )) # (\M2|PR[5][4]~q  & ((\M2|PR[4][4]~q ) # (\M2|Add8~13_sumout ))))

	.dataa(gnd),
	.datab(!\M2|PR[5][4]~q ),
	.datac(!\M2|Add8~13_sumout ),
	.datad(!\M2|PR[4][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~14 ),
	.sharein(\M2|Add10~15 ),
	.combout(),
	.sumout(\M2|Add10~17_sumout ),
	.cout(\M2|Add10~18 ),
	.shareout(\M2|Add10~19 ));
// synopsys translate_off
defparam \M2|Add10~17 .extended_lut = "off";
defparam \M2|Add10~17 .lut_mask = 64'h0000033F00003CC3;
defparam \M2|Add10~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N9
cyclonev_lcell_comb \M2|Add11~13 (
// Equation(s):
// \M2|Add11~13_sumout  = SUM(( \M2|PR[6][4]~q  ) + ( \M2|Add10~17_sumout  ) + ( \M2|Add11~10  ))
// \M2|Add11~14  = CARRY(( \M2|PR[6][4]~q  ) + ( \M2|Add10~17_sumout  ) + ( \M2|Add11~10  ))

	.dataa(!\M2|PR[6][4]~q ),
	.datab(gnd),
	.datac(!\M2|Add10~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~13_sumout ),
	.cout(\M2|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~13 .extended_lut = "off";
defparam \M2|Add11~13 .lut_mask = 64'h0000F0F000005555;
defparam \M2|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N10
dffeas \M2|FIR_out_pipeline[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[4] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N54
cyclonev_lcell_comb \M2|Add5~3 (
// Equation(s):
// \M2|Add5~3_combout  = ( \M2|PR[4][0]~_Duplicate_1_q  & ( (!\M2|Sample_Array[5][3]~_Duplicate_1_q  & (\M2|PR[4][1]~_Duplicate_1_q  & \M2|PR[4][2]~_Duplicate_1_q )) # (\M2|Sample_Array[5][3]~_Duplicate_1_q  & ((!\M2|PR[4][2]~_Duplicate_1_q ))) ) ) # ( 
// !\M2|PR[4][0]~_Duplicate_1_q  & ( (\M2|Sample_Array[5][3]~_Duplicate_1_q  & ((!\M2|PR[4][1]~_Duplicate_1_q ) # (!\M2|PR[4][2]~_Duplicate_1_q ))) ) )

	.dataa(gnd),
	.datab(!\M2|Sample_Array[5][3]~_Duplicate_1_q ),
	.datac(!\M2|PR[4][1]~_Duplicate_1_q ),
	.datad(!\M2|PR[4][2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add5~3 .extended_lut = "off";
defparam \M2|Add5~3 .lut_mask = 64'h33303330330C330C;
defparam \M2|Add5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N56
dffeas \M2|PR[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add5~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][5] .is_wysiwyg = "true";
defparam \M2|PR[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N48
cyclonev_lcell_comb \M2|Add4~2 (
// Equation(s):
// \M2|Add4~2_combout  = ( \M2|Sample_Array[4][2]~_Duplicate_1_q  & ( \M2|Sample_Array[4][3]~_Duplicate_1_q  & ( (!\M2|Sample_Array[4][1]~_Duplicate_1_q ) # (!\M2|Sample_Array[4][0]~_Duplicate_1_q ) ) ) ) # ( !\M2|Sample_Array[4][2]~_Duplicate_1_q  & ( 
// \M2|Sample_Array[4][3]~_Duplicate_1_q  & ( (\M2|Sample_Array[4][1]~_Duplicate_1_q  & \M2|Sample_Array[4][0]~_Duplicate_1_q ) ) ) ) # ( \M2|Sample_Array[4][2]~_Duplicate_1_q  & ( !\M2|Sample_Array[4][3]~_Duplicate_1_q  ) )

	.dataa(gnd),
	.datab(!\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.datac(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(!\M2|Sample_Array[4][2]~_Duplicate_1_q ),
	.dataf(!\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add4~2 .extended_lut = "off";
defparam \M2|Add4~2 .lut_mask = 64'h0000FFFF0303FCFC;
defparam \M2|Add4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N50
dffeas \M2|PR[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add4~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][5] .is_wysiwyg = "true";
defparam \M2|PR[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N39
cyclonev_lcell_comb \M2|Add0~3 (
// Equation(s):
// \M2|Add0~3_combout  = ( \M2|PR[0][3]~_Duplicate_1_q  & ( (!\M2|PR[0][4]~_Duplicate_1_q  & (\M2|PR[0][2]~_Duplicate_1_q  & \M2|PR[0][1]~_Duplicate_1_q )) # (\M2|PR[0][4]~_Duplicate_1_q  & (!\M2|PR[0][2]~_Duplicate_1_q  & !\M2|PR[0][1]~_Duplicate_1_q )) ) ) 
// # ( !\M2|PR[0][3]~_Duplicate_1_q  & ( \M2|PR[0][4]~_Duplicate_1_q  ) )

	.dataa(!\M2|PR[0][4]~_Duplicate_1_q ),
	.datab(!\M2|PR[0][2]~_Duplicate_1_q ),
	.datac(!\M2|PR[0][1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add0~3 .extended_lut = "off";
defparam \M2|Add0~3 .lut_mask = 64'h5555555542424242;
defparam \M2|Add0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N29
dffeas \M2|PR[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add0~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][5] .is_wysiwyg = "true";
defparam \M2|PR[1][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N12
cyclonev_lcell_comb \M2|Add6~17 (
// Equation(s):
// \M2|Add6~17_sumout  = SUM(( \M2|PR[1][5]~q  ) + ( GND ) + ( \M2|Add6~14  ))
// \M2|Add6~18  = CARRY(( \M2|PR[1][5]~q  ) + ( GND ) + ( \M2|Add6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|PR[1][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~17_sumout ),
	.cout(\M2|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~17 .extended_lut = "off";
defparam \M2|Add6~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \M2|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N57
cyclonev_lcell_comb \M2|Add1~2 (
// Equation(s):
// \M2|Add1~2_combout  = ( \M2|Sample_Array[2][3]~_Duplicate_1_q  & ( !\M2|Sample_Array[2][2]~_Duplicate_1_q  $ (((!\M2|PR[1][0]~_Duplicate_1_q ) # (!\M2|PR[1][1]~_Duplicate_1_q ))) ) ) # ( !\M2|Sample_Array[2][3]~_Duplicate_1_q  & ( 
// \M2|Sample_Array[2][2]~_Duplicate_1_q  ) )

	.dataa(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|Sample_Array[2][2]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add1~2 .extended_lut = "off";
defparam \M2|Add1~2 .lut_mask = 64'h0F0F0F0F0F5A0F5A;
defparam \M2|Add1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N59
dffeas \M2|PR[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add1~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][5] .is_wysiwyg = "true";
defparam \M2|PR[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N15
cyclonev_lcell_comb \M2|Add7~21 (
// Equation(s):
// \M2|Add7~21_sumout  = SUM(( \M2|PR[2][5]~q  ) + ( \M2|Add6~17_sumout  ) + ( \M2|Add7~18  ))
// \M2|Add7~22  = CARRY(( \M2|PR[2][5]~q  ) + ( \M2|Add6~17_sumout  ) + ( \M2|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add6~17_sumout ),
	.datad(!\M2|PR[2][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~21_sumout ),
	.cout(\M2|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~21 .extended_lut = "off";
defparam \M2|Add7~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N45
cyclonev_lcell_comb \M2|Add2~3 (
// Equation(s):
// \M2|Add2~3_combout  = ( \M2|Sample_Array[3][3]~_Duplicate_1_q  & ( !\M2|PR[2][1]~_Duplicate_1_q  ) ) # ( !\M2|Sample_Array[3][3]~_Duplicate_1_q  & ( (!\M2|PR[2][0]~_Duplicate_1_q  & (\M2|PR[2][2]~_Duplicate_1_q  & !\M2|PR[2][1]~_Duplicate_1_q )) # 
// (\M2|PR[2][0]~_Duplicate_1_q  & ((\M2|PR[2][1]~_Duplicate_1_q ))) ) )

	.dataa(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datad(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[3][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add2~3 .extended_lut = "off";
defparam \M2|Add2~3 .lut_mask = 64'h500F500FFF00FF00;
defparam \M2|Add2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N47
dffeas \M2|PR[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add2~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][5] .is_wysiwyg = "true";
defparam \M2|PR[3][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N42
cyclonev_lcell_comb \M2|Add8~17 (
// Equation(s):
// \M2|Add8~17_sumout  = SUM(( \M2|PR[3][5]~q  ) + ( \M2|Add7~21_sumout  ) + ( \M2|Add8~14  ))
// \M2|Add8~18  = CARRY(( \M2|PR[3][5]~q  ) + ( \M2|Add7~21_sumout  ) + ( \M2|Add8~14  ))

	.dataa(gnd),
	.datab(!\M2|Add7~21_sumout ),
	.datac(gnd),
	.datad(!\M2|PR[3][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~17_sumout ),
	.cout(\M2|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~17 .extended_lut = "off";
defparam \M2|Add8~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \M2|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N15
cyclonev_lcell_comb \M2|Add10~21 (
// Equation(s):
// \M2|Add10~21_sumout  = SUM(( !\M2|PR[5][5]~q  $ (!\M2|PR[4][5]~q  $ (\M2|Add8~17_sumout )) ) + ( \M2|Add10~19  ) + ( \M2|Add10~18  ))
// \M2|Add10~22  = CARRY(( !\M2|PR[5][5]~q  $ (!\M2|PR[4][5]~q  $ (\M2|Add8~17_sumout )) ) + ( \M2|Add10~19  ) + ( \M2|Add10~18  ))
// \M2|Add10~23  = SHARE((!\M2|PR[5][5]~q  & (\M2|PR[4][5]~q  & \M2|Add8~17_sumout )) # (\M2|PR[5][5]~q  & ((\M2|Add8~17_sumout ) # (\M2|PR[4][5]~q ))))

	.dataa(!\M2|PR[5][5]~q ),
	.datab(gnd),
	.datac(!\M2|PR[4][5]~q ),
	.datad(!\M2|Add8~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~18 ),
	.sharein(\M2|Add10~19 ),
	.combout(),
	.sumout(\M2|Add10~21_sumout ),
	.cout(\M2|Add10~22 ),
	.shareout(\M2|Add10~23 ));
// synopsys translate_off
defparam \M2|Add10~21 .extended_lut = "off";
defparam \M2|Add10~21 .lut_mask = 64'h0000055F00005AA5;
defparam \M2|Add10~21 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N12
cyclonev_lcell_comb \M2|Add11~17 (
// Equation(s):
// \M2|Add11~17_sumout  = SUM(( \M2|Add10~21_sumout  ) + ( GND ) + ( \M2|Add11~14  ))
// \M2|Add11~18  = CARRY(( \M2|Add10~21_sumout  ) + ( GND ) + ( \M2|Add11~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add10~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~17_sumout ),
	.cout(\M2|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~17 .extended_lut = "off";
defparam \M2|Add11~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \M2|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N13
dffeas \M2|FIR_out_pipeline[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[5] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N57
cyclonev_lcell_comb \M2|Add5~4 (
// Equation(s):
// \M2|Add5~4_combout  = ( \M2|PR[4][0]~_Duplicate_1_q  & ( (\M2|Sample_Array[5][3]~_Duplicate_1_q  & \M2|PR[4][2]~_Duplicate_1_q ) ) ) # ( !\M2|PR[4][0]~_Duplicate_1_q  & ( (\M2|PR[4][1]~_Duplicate_1_q  & (\M2|Sample_Array[5][3]~_Duplicate_1_q  & 
// \M2|PR[4][2]~_Duplicate_1_q )) ) )

	.dataa(!\M2|PR[4][1]~_Duplicate_1_q ),
	.datab(!\M2|Sample_Array[5][3]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\M2|PR[4][2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|PR[4][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add5~4 .extended_lut = "off";
defparam \M2|Add5~4 .lut_mask = 64'h0011001100330033;
defparam \M2|Add5~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y9_N59
dffeas \M2|PR[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add5~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[5][6] .is_wysiwyg = "true";
defparam \M2|PR[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N30
cyclonev_lcell_comb \M2|Add1~3 (
// Equation(s):
// \M2|Add1~3_combout  = ( \M2|Sample_Array[2][3]~_Duplicate_1_q  & ( (!\M2|Sample_Array[2][2]~_Duplicate_1_q ) # ((!\M2|PR[1][0]~_Duplicate_1_q ) # (!\M2|PR[1][1]~_Duplicate_1_q )) ) )

	.dataa(gnd),
	.datab(!\M2|Sample_Array[2][2]~_Duplicate_1_q ),
	.datac(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add1~3 .extended_lut = "off";
defparam \M2|Add1~3 .lut_mask = 64'h00000000FFFCFFFC;
defparam \M2|Add1~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N32
dffeas \M2|PR[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add1~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][6] .is_wysiwyg = "true";
defparam \M2|PR[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N33
cyclonev_lcell_comb \M2|Add0~4 (
// Equation(s):
// \M2|Add0~4_combout  = ( \M2|PR[0][3]~_Duplicate_1_q  & ( (\M2|PR[0][4]~_Duplicate_1_q  & ((\M2|PR[0][2]~_Duplicate_1_q ) # (\M2|PR[0][1]~_Duplicate_1_q ))) ) )

	.dataa(!\M2|PR[0][1]~_Duplicate_1_q ),
	.datab(!\M2|PR[0][4]~_Duplicate_1_q ),
	.datac(!\M2|PR[0][2]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[0][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add0~4 .extended_lut = "off";
defparam \M2|Add0~4 .lut_mask = 64'h0000000013131313;
defparam \M2|Add0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y9_N35
dffeas \M2|PR[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[1][6] .is_wysiwyg = "true";
defparam \M2|PR[1][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N15
cyclonev_lcell_comb \M2|Add6~21 (
// Equation(s):
// \M2|Add6~21_sumout  = SUM(( \M2|PR[1][6]~q  ) + ( GND ) + ( \M2|Add6~18  ))
// \M2|Add6~22  = CARRY(( \M2|PR[1][6]~q  ) + ( GND ) + ( \M2|Add6~18  ))

	.dataa(!\M2|PR[1][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~21_sumout ),
	.cout(\M2|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~21 .extended_lut = "off";
defparam \M2|Add6~21 .lut_mask = 64'h0000FFFF00005555;
defparam \M2|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N18
cyclonev_lcell_comb \M2|Add7~25 (
// Equation(s):
// \M2|Add7~25_sumout  = SUM(( \M2|Add6~21_sumout  ) + ( \M2|PR[2][6]~q  ) + ( \M2|Add7~22  ))
// \M2|Add7~26  = CARRY(( \M2|Add6~21_sumout  ) + ( \M2|PR[2][6]~q  ) + ( \M2|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[2][6]~q ),
	.datad(!\M2|Add6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~25_sumout ),
	.cout(\M2|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~25 .extended_lut = "off";
defparam \M2|Add7~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N48
cyclonev_lcell_comb \M2|Add2~4 (
// Equation(s):
// \M2|Add2~4_combout  = ( \M2|PR[2][1]~_Duplicate_1_q  & ( \M2|PR[2][2]~_Duplicate_1_q  ) ) # ( !\M2|PR[2][1]~_Duplicate_1_q  & ( (!\M2|PR[2][2]~_Duplicate_1_q  & ((\M2|Sample_Array[3][3]~_Duplicate_1_q ))) # (\M2|PR[2][2]~_Duplicate_1_q  & 
// (\M2|PR[2][0]~_Duplicate_1_q  & !\M2|Sample_Array[3][3]~_Duplicate_1_q )) ) )

	.dataa(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datab(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datac(!\M2|Sample_Array[3][3]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add2~4 .extended_lut = "off";
defparam \M2|Add2~4 .lut_mask = 64'h1A1A1A1A55555555;
defparam \M2|Add2~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N50
dffeas \M2|PR[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add2~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][6] .is_wysiwyg = "true";
defparam \M2|PR[3][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N45
cyclonev_lcell_comb \M2|Add8~21 (
// Equation(s):
// \M2|Add8~21_sumout  = SUM(( \M2|Add7~25_sumout  ) + ( \M2|PR[3][6]~q  ) + ( \M2|Add8~18  ))
// \M2|Add8~22  = CARRY(( \M2|Add7~25_sumout  ) + ( \M2|PR[3][6]~q  ) + ( \M2|Add8~18  ))

	.dataa(!\M2|Add7~25_sumout ),
	.datab(gnd),
	.datac(!\M2|PR[3][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~21_sumout ),
	.cout(\M2|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~21 .extended_lut = "off";
defparam \M2|Add8~21 .lut_mask = 64'h0000F0F000005555;
defparam \M2|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N54
cyclonev_lcell_comb \M2|Add4~3 (
// Equation(s):
// \M2|Add4~3_combout  = ( \M2|Sample_Array[4][3]~_Duplicate_1_q  & ( (!\M2|Sample_Array[4][0]~_Duplicate_1_q ) # ((!\M2|Sample_Array[4][1]~_Duplicate_1_q ) # (!\M2|Sample_Array[4][2]~_Duplicate_1_q )) ) )

	.dataa(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datab(!\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\M2|Sample_Array[4][2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add4~3 .extended_lut = "off";
defparam \M2|Add4~3 .lut_mask = 64'h00000000FFEEFFEE;
defparam \M2|Add4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N27
cyclonev_lcell_comb \M2|PR[4][6]~feeder (
// Equation(s):
// \M2|PR[4][6]~feeder_combout  = ( \M2|Add4~3_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Add4~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|PR[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|PR[4][6]~feeder .extended_lut = "off";
defparam \M2|PR[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M2|PR[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N29
dffeas \M2|PR[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|PR[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][6] .is_wysiwyg = "true";
defparam \M2|PR[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N18
cyclonev_lcell_comb \M2|Add10~25 (
// Equation(s):
// \M2|Add10~25_sumout  = SUM(( !\M2|PR[5][6]~q  $ (!\M2|Add8~21_sumout  $ (\M2|PR[4][6]~q )) ) + ( \M2|Add10~23  ) + ( \M2|Add10~22  ))
// \M2|Add10~26  = CARRY(( !\M2|PR[5][6]~q  $ (!\M2|Add8~21_sumout  $ (\M2|PR[4][6]~q )) ) + ( \M2|Add10~23  ) + ( \M2|Add10~22  ))
// \M2|Add10~27  = SHARE((!\M2|PR[5][6]~q  & (\M2|Add8~21_sumout  & \M2|PR[4][6]~q )) # (\M2|PR[5][6]~q  & ((\M2|PR[4][6]~q ) # (\M2|Add8~21_sumout ))))

	.dataa(gnd),
	.datab(!\M2|PR[5][6]~q ),
	.datac(!\M2|Add8~21_sumout ),
	.datad(!\M2|PR[4][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~22 ),
	.sharein(\M2|Add10~23 ),
	.combout(),
	.sumout(\M2|Add10~25_sumout ),
	.cout(\M2|Add10~26 ),
	.shareout(\M2|Add10~27 ));
// synopsys translate_off
defparam \M2|Add10~25 .extended_lut = "off";
defparam \M2|Add10~25 .lut_mask = 64'h0000033F00003CC3;
defparam \M2|Add10~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N15
cyclonev_lcell_comb \M2|Add11~21 (
// Equation(s):
// \M2|Add11~21_sumout  = SUM(( \M2|Add10~25_sumout  ) + ( GND ) + ( \M2|Add11~18  ))
// \M2|Add11~22  = CARRY(( \M2|Add10~25_sumout  ) + ( GND ) + ( \M2|Add11~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add10~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~21_sumout ),
	.cout(\M2|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~21 .extended_lut = "off";
defparam \M2|Add11~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M2|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N16
dffeas \M2|FIR_out_pipeline[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[6] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N57
cyclonev_lcell_comb \M2|Add4~4 (
// Equation(s):
// \M2|Add4~4_combout  = ( \M2|Sample_Array[4][3]~_Duplicate_1_q  & ( (\M2|Sample_Array[4][0]~_Duplicate_1_q  & (\M2|Sample_Array[4][1]~_Duplicate_1_q  & \M2|Sample_Array[4][2]~_Duplicate_1_q )) ) )

	.dataa(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.datad(!\M2|Sample_Array[4][2]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[4][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add4~4 .extended_lut = "off";
defparam \M2|Add4~4 .lut_mask = 64'h0000000000050005;
defparam \M2|Add4~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N59
dffeas \M2|PR[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add4~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[4][7] .is_wysiwyg = "true";
defparam \M2|PR[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N39
cyclonev_lcell_comb \M2|Add2~5 (
// Equation(s):
// \M2|Add2~5_combout  = ( \M2|Sample_Array[3][3]~_Duplicate_1_q  & ( (\M2|PR[2][1]~_Duplicate_1_q ) # (\M2|PR[2][2]~_Duplicate_1_q ) ) )

	.dataa(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[3][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add2~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add2~5 .extended_lut = "off";
defparam \M2|Add2~5 .lut_mask = 64'h000000005F5F5F5F;
defparam \M2|Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N41
dffeas \M2|PR[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add2~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[3][7] .is_wysiwyg = "true";
defparam \M2|PR[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y9_N18
cyclonev_lcell_comb \M2|Add6~25 (
// Equation(s):
// \M2|Add6~25_sumout  = SUM(( GND ) + ( GND ) + ( \M2|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add6~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add6~25 .extended_lut = "off";
defparam \M2|Add6~25 .lut_mask = 64'h0000FFFF00000000;
defparam \M2|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N33
cyclonev_lcell_comb \M2|Add1~4 (
// Equation(s):
// \M2|Add1~4_combout  = ( \M2|Sample_Array[2][3]~_Duplicate_1_q  & ( (\M2|PR[1][0]~_Duplicate_1_q  & (\M2|Sample_Array[2][2]~_Duplicate_1_q  & \M2|PR[1][1]~_Duplicate_1_q )) ) )

	.dataa(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(!\M2|Sample_Array[2][2]~_Duplicate_1_q ),
	.datad(!\M2|PR[1][1]~_Duplicate_1_q ),
	.datae(gnd),
	.dataf(!\M2|Sample_Array[2][3]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M2|Add1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add1~4 .extended_lut = "off";
defparam \M2|Add1~4 .lut_mask = 64'h0000000000050005;
defparam \M2|Add1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N35
dffeas \M2|PR[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add1~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|PR[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M2|PR[2][7] .is_wysiwyg = "true";
defparam \M2|PR[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N21
cyclonev_lcell_comb \M2|Add7~29 (
// Equation(s):
// \M2|Add7~29_sumout  = SUM(( \M2|PR[2][7]~q  ) + ( \M2|Add6~25_sumout  ) + ( \M2|Add7~26  ))
// \M2|Add7~30  = CARRY(( \M2|PR[2][7]~q  ) + ( \M2|Add6~25_sumout  ) + ( \M2|Add7~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add6~25_sumout ),
	.datad(!\M2|PR[2][7]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~29_sumout ),
	.cout(\M2|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~29 .extended_lut = "off";
defparam \M2|Add7~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N48
cyclonev_lcell_comb \M2|Add8~25 (
// Equation(s):
// \M2|Add8~25_sumout  = SUM(( \M2|Add7~29_sumout  ) + ( \M2|PR[3][7]~q  ) + ( \M2|Add8~22  ))
// \M2|Add8~26  = CARRY(( \M2|Add7~29_sumout  ) + ( \M2|PR[3][7]~q  ) + ( \M2|Add8~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[3][7]~q ),
	.datad(!\M2|Add7~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~25_sumout ),
	.cout(\M2|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~25 .extended_lut = "off";
defparam \M2|Add8~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \M2|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N21
cyclonev_lcell_comb \M2|Add10~29 (
// Equation(s):
// \M2|Add10~29_sumout  = SUM(( !\M2|PR[4][7]~q  $ (!\M2|Add8~25_sumout ) ) + ( \M2|Add10~27  ) + ( \M2|Add10~26  ))
// \M2|Add10~30  = CARRY(( !\M2|PR[4][7]~q  $ (!\M2|Add8~25_sumout ) ) + ( \M2|Add10~27  ) + ( \M2|Add10~26  ))
// \M2|Add10~31  = SHARE((\M2|PR[4][7]~q  & \M2|Add8~25_sumout ))

	.dataa(!\M2|PR[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add8~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~26 ),
	.sharein(\M2|Add10~27 ),
	.combout(),
	.sumout(\M2|Add10~29_sumout ),
	.cout(\M2|Add10~30 ),
	.shareout(\M2|Add10~31 ));
// synopsys translate_off
defparam \M2|Add10~29 .extended_lut = "off";
defparam \M2|Add10~29 .lut_mask = 64'h00000055000055AA;
defparam \M2|Add10~29 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N18
cyclonev_lcell_comb \M2|Add11~25 (
// Equation(s):
// \M2|Add11~25_sumout  = SUM(( \M2|Add10~29_sumout  ) + ( GND ) + ( \M2|Add11~22  ))
// \M2|Add11~26  = CARRY(( \M2|Add10~29_sumout  ) + ( GND ) + ( \M2|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add10~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~25_sumout ),
	.cout(\M2|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~25 .extended_lut = "off";
defparam \M2|Add11~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \M2|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N19
dffeas \M2|FIR_out_pipeline[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[7] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N24
cyclonev_lcell_comb \M2|Add7~33 (
// Equation(s):
// \M2|Add7~33_sumout  = SUM(( GND ) + ( GND ) + ( \M2|Add7~30  ))
// \M2|Add7~34  = CARRY(( GND ) + ( GND ) + ( \M2|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~33_sumout ),
	.cout(\M2|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~33 .extended_lut = "off";
defparam \M2|Add7~33 .lut_mask = 64'h0000FFFF00000000;
defparam \M2|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N51
cyclonev_lcell_comb \M2|Add8~29 (
// Equation(s):
// \M2|Add8~29_sumout  = SUM(( \M2|Add7~33_sumout  ) + ( GND ) + ( \M2|Add8~26  ))
// \M2|Add8~30  = CARRY(( \M2|Add7~33_sumout  ) + ( GND ) + ( \M2|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add7~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~29_sumout ),
	.cout(\M2|Add8~30 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~29 .extended_lut = "off";
defparam \M2|Add8~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M2|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N24
cyclonev_lcell_comb \M2|Add10~33 (
// Equation(s):
// \M2|Add10~33_sumout  = SUM(( \M2|Add8~29_sumout  ) + ( \M2|Add10~31  ) + ( \M2|Add10~30  ))
// \M2|Add10~34  = CARRY(( \M2|Add8~29_sumout  ) + ( \M2|Add10~31  ) + ( \M2|Add10~30  ))
// \M2|Add10~35  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add8~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~30 ),
	.sharein(\M2|Add10~31 ),
	.combout(),
	.sumout(\M2|Add10~33_sumout ),
	.cout(\M2|Add10~34 ),
	.shareout(\M2|Add10~35 ));
// synopsys translate_off
defparam \M2|Add10~33 .extended_lut = "off";
defparam \M2|Add10~33 .lut_mask = 64'h0000000000000F0F;
defparam \M2|Add10~33 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N21
cyclonev_lcell_comb \M2|Add11~29 (
// Equation(s):
// \M2|Add11~29_sumout  = SUM(( \M2|Add10~33_sumout  ) + ( GND ) + ( \M2|Add11~26  ))
// \M2|Add11~30  = CARRY(( \M2|Add10~33_sumout  ) + ( GND ) + ( \M2|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add10~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~29_sumout ),
	.cout(\M2|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~29 .extended_lut = "off";
defparam \M2|Add11~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M2|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N22
dffeas \M2|FIR_out_pipeline[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[8] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N27
cyclonev_lcell_comb \M2|Add7~37 (
// Equation(s):
// \M2|Add7~37_sumout  = SUM(( GND ) + ( GND ) + ( \M2|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add7~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add7~37 .extended_lut = "off";
defparam \M2|Add7~37 .lut_mask = 64'h0000FFFF00000000;
defparam \M2|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y9_N54
cyclonev_lcell_comb \M2|Add8~33 (
// Equation(s):
// \M2|Add8~33_sumout  = SUM(( \M2|Add7~37_sumout  ) + ( GND ) + ( \M2|Add8~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Add7~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add8~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add8~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add8~33 .extended_lut = "off";
defparam \M2|Add8~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M2|Add8~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N27
cyclonev_lcell_comb \M2|Add10~37 (
// Equation(s):
// \M2|Add10~37_sumout  = SUM(( \M2|Add8~33_sumout  ) + ( \M2|Add10~35  ) + ( \M2|Add10~34  ))
// \M2|Add10~38  = CARRY(( \M2|Add8~33_sumout  ) + ( \M2|Add10~35  ) + ( \M2|Add10~34  ))
// \M2|Add10~39  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add8~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~34 ),
	.sharein(\M2|Add10~35 ),
	.combout(),
	.sumout(\M2|Add10~37_sumout ),
	.cout(\M2|Add10~38 ),
	.shareout(\M2|Add10~39 ));
// synopsys translate_off
defparam \M2|Add10~37 .extended_lut = "off";
defparam \M2|Add10~37 .lut_mask = 64'h00000000000000FF;
defparam \M2|Add10~37 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N24
cyclonev_lcell_comb \M2|Add11~33 (
// Equation(s):
// \M2|Add11~33_sumout  = SUM(( \M2|Add10~37_sumout  ) + ( GND ) + ( \M2|Add11~30  ))
// \M2|Add11~34  = CARRY(( \M2|Add10~37_sumout  ) + ( GND ) + ( \M2|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add10~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~33_sumout ),
	.cout(\M2|Add11~34 ),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~33 .extended_lut = "off";
defparam \M2|Add11~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \M2|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N25
dffeas \M2|FIR_out_pipeline[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[9] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y9_N30
cyclonev_lcell_comb \M2|Add10~41 (
// Equation(s):
// \M2|Add10~41_sumout  = SUM(( GND ) + ( \M2|Add10~39  ) + ( \M2|Add10~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add10~38 ),
	.sharein(\M2|Add10~39 ),
	.combout(),
	.sumout(\M2|Add10~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add10~41 .extended_lut = "off";
defparam \M2|Add10~41 .lut_mask = 64'h0000000000000000;
defparam \M2|Add10~41 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N27
cyclonev_lcell_comb \M2|Add11~37 (
// Equation(s):
// \M2|Add11~37_sumout  = SUM(( \M2|Add10~41_sumout  ) + ( GND ) + ( \M2|Add11~34  ))

	.dataa(!\M2|Add10~41_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M2|Add11~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M2|Add11~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M2|Add11~37 .extended_lut = "off";
defparam \M2|Add11~37 .lut_mask = 64'h0000FFFF00005555;
defparam \M2|Add11~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N28
dffeas \M2|FIR_out_pipeline[10] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add11~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M2|FIR_out_pipeline [10]),
	.prn(vcc));
// synopsys translate_off
defparam \M2|FIR_out_pipeline[10] .is_wysiwyg = "true";
defparam \M2|FIR_out_pipeline[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N53
dffeas \M3|PR1[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[6][1] .is_wysiwyg = "true";
defparam \M3|PR1[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N36
cyclonev_lcell_comb \M3|PR2[6][1]~feeder (
// Equation(s):
// \M3|PR2[6][1]~feeder_combout  = ( \M3|PR1[6][1]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR1[6][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR2[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR2[6][1]~feeder .extended_lut = "off";
defparam \M3|PR2[6][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR2[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N38
dffeas \M3|PR2[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR2[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[6][1] .is_wysiwyg = "true";
defparam \M3|PR2[6][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N41
dffeas \M3|PR3[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[6][1] .is_wysiwyg = "true";
defparam \M3|PR3[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N0
cyclonev_lcell_comb \M3|Add7~1 (
// Equation(s):
// \M3|Add7~1_sumout  = SUM(( \M2|Sample_Array[4][0]~_Duplicate_1_q  ) + ( \M2|PR[2][0]~_Duplicate_1_q  ) + ( !VCC ))
// \M3|Add7~2  = CARRY(( \M2|Sample_Array[4][0]~_Duplicate_1_q  ) + ( \M2|PR[2][0]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Sample_Array[4][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~1_sumout ),
	.cout(\M3|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~1 .extended_lut = "off";
defparam \M3|Add7~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X82_Y7_N15
cyclonev_lcell_comb \M3|PR2[2][0]~feeder (
// Equation(s):
// \M3|PR2[2][0]~feeder_combout  = ( \M3|Add7~1_sumout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|Add7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR2[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR2[2][0]~feeder .extended_lut = "off";
defparam \M3|PR2[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR2[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y7_N16
dffeas \M3|PR2[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR2[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][0] .is_wysiwyg = "true";
defparam \M3|PR2[2][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N59
dffeas \M3|PR3[3][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[2][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][0] .is_wysiwyg = "true";
defparam \M3|PR3[3][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N0
cyclonev_lcell_comb \M3|Add9~1 (
// Equation(s):
// \M3|Add9~1_sumout  = SUM(( \M3|PR3[3][0]~q  ) + ( \M3|PR1[6][1]~q  ) + ( !VCC ))
// \M3|Add9~2  = CARRY(( \M3|PR3[3][0]~q  ) + ( \M3|PR1[6][1]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M3|PR3[3][0]~q ),
	.datac(!\M3|PR1[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~1_sumout ),
	.cout(\M3|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~1 .extended_lut = "off";
defparam \M3|Add9~1 .lut_mask = 64'h0000F0F000003333;
defparam \M3|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N1
dffeas \M3|PR4[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][0] .is_wysiwyg = "true";
defparam \M3|PR4[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N0
cyclonev_lcell_comb \M3|Add10~1 (
// Equation(s):
// \M3|Add10~1_sumout  = SUM(( \M3|PR4[4][0]~q  ) + ( \M3|PR3[6][1]~q  ) + ( !VCC ))
// \M3|Add10~2  = CARRY(( \M3|PR4[4][0]~q  ) + ( \M3|PR3[6][1]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M3|PR3[6][1]~q ),
	.datac(gnd),
	.datad(!\M3|PR4[4][0]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~1_sumout ),
	.cout(\M3|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~1 .extended_lut = "off";
defparam \M3|Add10~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \M3|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N2
dffeas \M3|PR5[5][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][0] .is_wysiwyg = "true";
defparam \M3|PR5[5][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y8_N28
dffeas \M3|FIR_out[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR5[5][0]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[0] .is_wysiwyg = "true";
defparam \M3|FIR_out[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N59
dffeas \M3|PR1[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[6][2] .is_wysiwyg = "true";
defparam \M3|PR1[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N28
dffeas \M3|PR1[1][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add6~1_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][1] .is_wysiwyg = "true";
defparam \M3|PR1[1][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N3
cyclonev_lcell_comb \M3|Add7~5 (
// Equation(s):
// \M3|Add7~5_sumout  = SUM(( \M3|PR1[1][1]~q  ) + ( \M2|Sample_Array[4][1]~_Duplicate_1_q  ) + ( \M3|Add7~2  ))
// \M3|Add7~6  = CARRY(( \M3|PR1[1][1]~q  ) + ( \M2|Sample_Array[4][1]~_Duplicate_1_q  ) + ( \M3|Add7~2  ))

	.dataa(gnd),
	.datab(!\M2|Sample_Array[4][1]~_Duplicate_1_q ),
	.datac(!\M3|PR1[1][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~5_sumout ),
	.cout(\M3|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~5 .extended_lut = "off";
defparam \M3|Add7~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \M3|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N4
dffeas \M3|PR2[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][1] .is_wysiwyg = "true";
defparam \M3|PR2[2][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N32
dffeas \M3|PR1[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][1] .is_wysiwyg = "true";
defparam \M3|PR1[3][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N7
dffeas \M3|PR2[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[3][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][1] .is_wysiwyg = "true";
defparam \M3|PR2[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N30
cyclonev_lcell_comb \M3|Add8~1 (
// Equation(s):
// \M3|Add8~1_sumout  = SUM(( \M3|PR2[2][1]~q  ) + ( \M3|PR2[3][1]~q  ) + ( !VCC ))
// \M3|Add8~2  = CARRY(( \M3|PR2[2][1]~q  ) + ( \M3|PR2[3][1]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M3|PR2[2][1]~q ),
	.datac(!\M3|PR2[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~1_sumout ),
	.cout(\M3|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~1 .extended_lut = "off";
defparam \M3|Add8~1 .lut_mask = 64'h0000F0F000003333;
defparam \M3|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N32
dffeas \M3|PR3[3][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][1] .is_wysiwyg = "true";
defparam \M3|PR3[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N3
cyclonev_lcell_comb \M3|Add9~5 (
// Equation(s):
// \M3|Add9~5_sumout  = SUM(( \M3|PR3[3][1]~q  ) + ( \M3|PR1[6][2]~q  ) + ( \M3|Add9~2  ))
// \M3|Add9~6  = CARRY(( \M3|PR3[3][1]~q  ) + ( \M3|PR1[6][2]~q  ) + ( \M3|Add9~2  ))

	.dataa(!\M3|PR1[6][2]~q ),
	.datab(gnd),
	.datac(!\M3|PR3[3][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~5_sumout ),
	.cout(\M3|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~5 .extended_lut = "off";
defparam \M3|Add9~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \M3|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N5
dffeas \M3|PR4[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][1] .is_wysiwyg = "true";
defparam \M3|PR4[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N5
dffeas \M3|PR2[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[6][2] .is_wysiwyg = "true";
defparam \M3|PR2[6][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N30
cyclonev_lcell_comb \M3|PR3[6][2]~feeder (
// Equation(s):
// \M3|PR3[6][2]~feeder_combout  = ( \M3|PR2[6][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[6][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[6][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[6][2]~feeder .extended_lut = "off";
defparam \M3|PR3[6][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[6][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N32
dffeas \M3|PR3[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[6][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[6][2] .is_wysiwyg = "true";
defparam \M3|PR3[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N3
cyclonev_lcell_comb \M3|Add10~5 (
// Equation(s):
// \M3|Add10~5_sumout  = SUM(( \M3|PR4[4][1]~q  ) + ( \M3|PR3[6][2]~q  ) + ( \M3|Add10~2  ))
// \M3|Add10~6  = CARRY(( \M3|PR4[4][1]~q  ) + ( \M3|PR3[6][2]~q  ) + ( \M3|Add10~2  ))

	.dataa(!\M3|PR4[4][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR3[6][2]~q ),
	.datag(gnd),
	.cin(\M3|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~5_sumout ),
	.cout(\M3|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~5 .extended_lut = "off";
defparam \M3|Add10~5 .lut_mask = 64'h0000FF0000005555;
defparam \M3|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N5
dffeas \M3|PR5[5][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][1] .is_wysiwyg = "true";
defparam \M3|PR5[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N26
dffeas \M3|PR4[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[6][1]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[6][1] .is_wysiwyg = "true";
defparam \M3|PR4[6][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N27
cyclonev_lcell_comb \M3|PR5[6][1]~feeder (
// Equation(s):
// \M3|PR5[6][1]~feeder_combout  = \M3|PR4[6][1]~q 

	.dataa(!\M3|PR4[6][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR5[6][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR5[6][1]~feeder .extended_lut = "off";
defparam \M3|PR5[6][1]~feeder .lut_mask = 64'h5555555555555555;
defparam \M3|PR5[6][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N28
dffeas \M3|PR5[6][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR5[6][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[6][1] .is_wysiwyg = "true";
defparam \M3|PR5[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N30
cyclonev_lcell_comb \M3|Add11~1 (
// Equation(s):
// \M3|Add11~1_sumout  = SUM(( \M3|PR5[5][1]~q  ) + ( \M3|PR5[6][1]~q  ) + ( !VCC ))
// \M3|Add11~2  = CARRY(( \M3|PR5[5][1]~q  ) + ( \M3|PR5[6][1]~q  ) + ( !VCC ))

	.dataa(!\M3|PR5[5][1]~q ),
	.datab(gnd),
	.datac(!\M3|PR5[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~1_sumout ),
	.cout(\M3|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~1 .extended_lut = "off";
defparam \M3|Add11~1 .lut_mask = 64'h0000F0F000005555;
defparam \M3|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N31
dffeas \M3|FIR_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[1] .is_wysiwyg = "true";
defparam \M3|FIR_out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N49
dffeas \M3|PR4[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[6][2] .is_wysiwyg = "true";
defparam \M3|PR4[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N34
dffeas \M3|PR5[6][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR4[6][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[6][2] .is_wysiwyg = "true";
defparam \M3|PR5[6][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y9_N47
dffeas \M3|PR1[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[6][3] .is_wysiwyg = "true";
defparam \M3|PR1[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N35
dffeas \M3|PR1[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][2] .is_wysiwyg = "true";
defparam \M3|PR1[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N25
dffeas \M3|PR2[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[3][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][2] .is_wysiwyg = "true";
defparam \M3|PR2[3][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N26
dffeas \M3|PR1[1][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add6~5_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][2] .is_wysiwyg = "true";
defparam \M3|PR1[1][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N6
cyclonev_lcell_comb \M3|Add7~9 (
// Equation(s):
// \M3|Add7~9_sumout  = SUM(( \M3|PR1[1][2]~q  ) + ( \M2|Sample_Array[4][2]~_Duplicate_1_q  ) + ( \M3|Add7~6  ))
// \M3|Add7~10  = CARRY(( \M3|PR1[1][2]~q  ) + ( \M2|Sample_Array[4][2]~_Duplicate_1_q  ) + ( \M3|Add7~6  ))

	.dataa(gnd),
	.datab(!\M2|Sample_Array[4][2]~_Duplicate_1_q ),
	.datac(gnd),
	.datad(!\M3|PR1[1][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~9_sumout ),
	.cout(\M3|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~9 .extended_lut = "off";
defparam \M3|Add7~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \M3|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N7
dffeas \M3|PR2[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][2] .is_wysiwyg = "true";
defparam \M3|PR2[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N33
cyclonev_lcell_comb \M3|Add8~5 (
// Equation(s):
// \M3|Add8~5_sumout  = SUM(( \M3|PR2[3][2]~q  ) + ( \M3|PR2[2][2]~q  ) + ( \M3|Add8~2  ))
// \M3|Add8~6  = CARRY(( \M3|PR2[3][2]~q  ) + ( \M3|PR2[2][2]~q  ) + ( \M3|Add8~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR2[3][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[2][2]~q ),
	.datag(gnd),
	.cin(\M3|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~5_sumout ),
	.cout(\M3|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~5 .extended_lut = "off";
defparam \M3|Add8~5 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N35
dffeas \M3|PR3[3][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][2] .is_wysiwyg = "true";
defparam \M3|PR3[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N6
cyclonev_lcell_comb \M3|Add9~9 (
// Equation(s):
// \M3|Add9~9_sumout  = SUM(( \M3|PR1[6][3]~q  ) + ( \M3|PR3[3][2]~q  ) + ( \M3|Add9~6  ))
// \M3|Add9~10  = CARRY(( \M3|PR1[6][3]~q  ) + ( \M3|PR3[3][2]~q  ) + ( \M3|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR1[6][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR3[3][2]~q ),
	.datag(gnd),
	.cin(\M3|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~9_sumout ),
	.cout(\M3|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~9 .extended_lut = "off";
defparam \M3|Add9~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N8
dffeas \M3|PR4[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][2] .is_wysiwyg = "true";
defparam \M3|PR4[4][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N28
dffeas \M3|PR1[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[5][2] .is_wysiwyg = "true";
defparam \M3|PR1[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N8
dffeas \M3|PR2[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[5][2]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[5][2] .is_wysiwyg = "true";
defparam \M3|PR2[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N39
cyclonev_lcell_comb \M3|PR3[5][2]~feeder (
// Equation(s):
// \M3|PR3[5][2]~feeder_combout  = ( \M3|PR2[5][2]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[5][2]~feeder .extended_lut = "off";
defparam \M3|PR3[5][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N41
dffeas \M3|PR3[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[5][2] .is_wysiwyg = "true";
defparam \M3|PR3[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N36
cyclonev_lcell_comb \M3|PR4[5][2]~feeder (
// Equation(s):
// \M3|PR4[5][2]~feeder_combout  = \M3|PR3[5][2]~q 

	.dataa(gnd),
	.datab(!\M3|PR3[5][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR4[5][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR4[5][2]~feeder .extended_lut = "off";
defparam \M3|PR4[5][2]~feeder .lut_mask = 64'h3333333333333333;
defparam \M3|PR4[5][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N37
dffeas \M3|PR4[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR4[5][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[5][2] .is_wysiwyg = "true";
defparam \M3|PR4[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N6
cyclonev_lcell_comb \M3|Add10~9 (
// Equation(s):
// \M3|Add10~9_sumout  = SUM(( \M3|PR4[4][2]~q  ) + ( \M3|PR4[5][2]~q  ) + ( \M3|Add10~6  ))
// \M3|Add10~10  = CARRY(( \M3|PR4[4][2]~q  ) + ( \M3|PR4[5][2]~q  ) + ( \M3|Add10~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR4[4][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR4[5][2]~q ),
	.datag(gnd),
	.cin(\M3|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~9_sumout ),
	.cout(\M3|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~9 .extended_lut = "off";
defparam \M3|Add10~9 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N8
dffeas \M3|PR5[5][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][2] .is_wysiwyg = "true";
defparam \M3|PR5[5][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N33
cyclonev_lcell_comb \M3|Add11~5 (
// Equation(s):
// \M3|Add11~5_sumout  = SUM(( \M3|PR5[5][2]~q  ) + ( \M3|PR5[6][2]~q  ) + ( \M3|Add11~2  ))
// \M3|Add11~6  = CARRY(( \M3|PR5[5][2]~q  ) + ( \M3|PR5[6][2]~q  ) + ( \M3|Add11~2  ))

	.dataa(gnd),
	.datab(!\M3|PR5[6][2]~q ),
	.datac(!\M3|PR5[5][2]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~5_sumout ),
	.cout(\M3|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~5 .extended_lut = "off";
defparam \M3|Add11~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \M3|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N34
dffeas \M3|FIR_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[2] .is_wysiwyg = "true";
defparam \M3|FIR_out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N23
dffeas \M3|PR1[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[4][3] .is_wysiwyg = "true";
defparam \M3|PR1[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N58
dffeas \M3|PR2[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[4][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[4][3] .is_wysiwyg = "true";
defparam \M3|PR2[4][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N3
cyclonev_lcell_comb \M3|PR3[4][3]~feeder (
// Equation(s):
// \M3|PR3[4][3]~feeder_combout  = ( \M3|PR2[4][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[4][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[4][3]~feeder .extended_lut = "off";
defparam \M3|PR3[4][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[4][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N4
dffeas \M3|PR3[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[4][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[4][3] .is_wysiwyg = "true";
defparam \M3|PR3[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N49
dffeas \M3|PR1[1][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add6~9_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][3] .is_wysiwyg = "true";
defparam \M3|PR1[1][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N43
dffeas \M3|PR1[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[2][3] .is_wysiwyg = "true";
defparam \M3|PR1[2][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N9
cyclonev_lcell_comb \M3|Add7~13 (
// Equation(s):
// \M3|Add7~13_sumout  = SUM(( \M3|PR1[1][3]~q  ) + ( \M3|PR1[2][3]~q  ) + ( \M3|Add7~10  ))
// \M3|Add7~14  = CARRY(( \M3|PR1[1][3]~q  ) + ( \M3|PR1[2][3]~q  ) + ( \M3|Add7~10  ))

	.dataa(!\M3|PR1[1][3]~q ),
	.datab(gnd),
	.datac(!\M3|PR1[2][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~13_sumout ),
	.cout(\M3|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~13 .extended_lut = "off";
defparam \M3|Add7~13 .lut_mask = 64'h0000F0F000005555;
defparam \M3|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N10
dffeas \M3|PR2[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][3] .is_wysiwyg = "true";
defparam \M3|PR2[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N38
dffeas \M3|PR1[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][3] .is_wysiwyg = "true";
defparam \M3|PR1[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N10
dffeas \M3|PR2[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[3][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][3] .is_wysiwyg = "true";
defparam \M3|PR2[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N36
cyclonev_lcell_comb \M3|Add8~9 (
// Equation(s):
// \M3|Add8~9_sumout  = SUM(( \M3|PR2[3][3]~q  ) + ( \M3|PR2[2][3]~q  ) + ( \M3|Add8~6  ))
// \M3|Add8~10  = CARRY(( \M3|PR2[3][3]~q  ) + ( \M3|PR2[2][3]~q  ) + ( \M3|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR2[2][3]~q ),
	.datad(!\M3|PR2[3][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~9_sumout ),
	.cout(\M3|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~9 .extended_lut = "off";
defparam \M3|Add8~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M3|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N37
dffeas \M3|PR3[3][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][3] .is_wysiwyg = "true";
defparam \M3|PR3[3][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N9
cyclonev_lcell_comb \M3|Add9~13 (
// Equation(s):
// \M3|Add9~13_sumout  = SUM(( \M3|PR3[3][3]~q  ) + ( \M3|PR3[4][3]~q  ) + ( \M3|Add9~10  ))
// \M3|Add9~14  = CARRY(( \M3|PR3[3][3]~q  ) + ( \M3|PR3[4][3]~q  ) + ( \M3|Add9~10  ))

	.dataa(!\M3|PR3[4][3]~q ),
	.datab(gnd),
	.datac(!\M3|PR3[3][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~13_sumout ),
	.cout(\M3|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~13 .extended_lut = "off";
defparam \M3|Add9~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \M3|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N10
dffeas \M3|PR4[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][3] .is_wysiwyg = "true";
defparam \M3|PR4[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y9_N49
dffeas \M3|PR1[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[5][3] .is_wysiwyg = "true";
defparam \M3|PR1[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N10
dffeas \M3|PR2[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[5][3] .is_wysiwyg = "true";
defparam \M3|PR2[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y8_N22
dffeas \M3|PR3[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[5][3] .is_wysiwyg = "true";
defparam \M3|PR3[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y8_N55
dffeas \M3|PR4[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[5][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[5][3] .is_wysiwyg = "true";
defparam \M3|PR4[5][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N9
cyclonev_lcell_comb \M3|Add10~13 (
// Equation(s):
// \M3|Add10~13_sumout  = SUM(( \M3|PR4[4][3]~q  ) + ( \M3|PR4[5][3]~q  ) + ( \M3|Add10~10  ))
// \M3|Add10~14  = CARRY(( \M3|PR4[4][3]~q  ) + ( \M3|PR4[5][3]~q  ) + ( \M3|Add10~10  ))

	.dataa(!\M3|PR4[4][3]~q ),
	.datab(gnd),
	.datac(!\M3|PR4[5][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~13_sumout ),
	.cout(\M3|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~13 .extended_lut = "off";
defparam \M3|Add10~13 .lut_mask = 64'h0000F0F000005555;
defparam \M3|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N11
dffeas \M3|PR5[5][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][3] .is_wysiwyg = "true";
defparam \M3|PR5[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N26
dffeas \M3|PR2[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[6][3] .is_wysiwyg = "true";
defparam \M3|PR2[6][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N57
cyclonev_lcell_comb \M3|PR3[6][3]~feeder (
// Equation(s):
// \M3|PR3[6][3]~feeder_combout  = ( \M3|PR2[6][3]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[6][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[6][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[6][3]~feeder .extended_lut = "off";
defparam \M3|PR3[6][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[6][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N59
dffeas \M3|PR3[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[6][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[6][3] .is_wysiwyg = "true";
defparam \M3|PR3[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N56
dffeas \M3|PR4[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[6][3] .is_wysiwyg = "true";
defparam \M3|PR4[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N52
dffeas \M3|PR5[6][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR4[6][3]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[6][3] .is_wysiwyg = "true";
defparam \M3|PR5[6][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N36
cyclonev_lcell_comb \M3|Add11~9 (
// Equation(s):
// \M3|Add11~9_sumout  = SUM(( \M3|PR5[5][3]~q  ) + ( \M3|PR5[6][3]~q  ) + ( \M3|Add11~6  ))
// \M3|Add11~10  = CARRY(( \M3|PR5[5][3]~q  ) + ( \M3|PR5[6][3]~q  ) + ( \M3|Add11~6  ))

	.dataa(gnd),
	.datab(!\M3|PR5[5][3]~q ),
	.datac(!\M3|PR5[6][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~9_sumout ),
	.cout(\M3|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~9 .extended_lut = "off";
defparam \M3|Add11~9 .lut_mask = 64'h0000F0F000003333;
defparam \M3|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N37
dffeas \M3|FIR_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[3] .is_wysiwyg = "true";
defparam \M3|FIR_out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N52
dffeas \M3|PR1[1][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add6~13_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][4] .is_wysiwyg = "true";
defparam \M3|PR1[1][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N7
dffeas \M3|PR1[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[2][4] .is_wysiwyg = "true";
defparam \M3|PR1[2][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N12
cyclonev_lcell_comb \M3|Add7~17 (
// Equation(s):
// \M3|Add7~17_sumout  = SUM(( \M3|PR1[1][4]~q  ) + ( \M3|PR1[2][4]~q  ) + ( \M3|Add7~14  ))
// \M3|Add7~18  = CARRY(( \M3|PR1[1][4]~q  ) + ( \M3|PR1[2][4]~q  ) + ( \M3|Add7~14  ))

	.dataa(!\M3|PR1[1][4]~q ),
	.datab(gnd),
	.datac(!\M3|PR1[2][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~17_sumout ),
	.cout(\M3|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~17 .extended_lut = "off";
defparam \M3|Add7~17 .lut_mask = 64'h0000F0F000005555;
defparam \M3|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N13
dffeas \M3|PR2[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][4] .is_wysiwyg = "true";
defparam \M3|PR2[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N41
dffeas \M3|PR1[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][4] .is_wysiwyg = "true";
defparam \M3|PR1[3][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N27
cyclonev_lcell_comb \M3|PR2[3][4]~feeder (
// Equation(s):
// \M3|PR2[3][4]~feeder_combout  = \M3|PR1[3][4]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR1[3][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR2[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR2[3][4]~feeder .extended_lut = "off";
defparam \M3|PR2[3][4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M3|PR2[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N28
dffeas \M3|PR2[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR2[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][4] .is_wysiwyg = "true";
defparam \M3|PR2[3][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N39
cyclonev_lcell_comb \M3|Add8~13 (
// Equation(s):
// \M3|Add8~13_sumout  = SUM(( \M3|PR2[3][4]~q  ) + ( \M3|PR2[2][4]~q  ) + ( \M3|Add8~10  ))
// \M3|Add8~14  = CARRY(( \M3|PR2[3][4]~q  ) + ( \M3|PR2[2][4]~q  ) + ( \M3|Add8~10  ))

	.dataa(!\M3|PR2[2][4]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M3|PR2[3][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~13_sumout ),
	.cout(\M3|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~13 .extended_lut = "off";
defparam \M3|Add8~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \M3|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N41
dffeas \M3|PR3[3][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][4] .is_wysiwyg = "true";
defparam \M3|PR3[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y7_N32
dffeas \M3|PR1[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[4][4] .is_wysiwyg = "true";
defparam \M3|PR1[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X81_Y7_N55
dffeas \M3|PR2[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[4][4] .is_wysiwyg = "true";
defparam \M3|PR2[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y7_N31
dffeas \M3|PR3[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[4][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[4][4] .is_wysiwyg = "true";
defparam \M3|PR3[4][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N12
cyclonev_lcell_comb \M3|Add9~17 (
// Equation(s):
// \M3|Add9~17_sumout  = SUM(( \M3|PR3[4][4]~q  ) + ( \M3|PR3[3][4]~q  ) + ( \M3|Add9~14  ))
// \M3|Add9~18  = CARRY(( \M3|PR3[4][4]~q  ) + ( \M3|PR3[3][4]~q  ) + ( \M3|Add9~14  ))

	.dataa(gnd),
	.datab(!\M3|PR3[3][4]~q ),
	.datac(gnd),
	.datad(!\M3|PR3[4][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~17_sumout ),
	.cout(\M3|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~17 .extended_lut = "off";
defparam \M3|Add9~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \M3|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N13
dffeas \M3|PR4[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][4] .is_wysiwyg = "true";
defparam \M3|PR4[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N34
dffeas \M3|PR1[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[5][4] .is_wysiwyg = "true";
defparam \M3|PR1[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N13
dffeas \M3|PR2[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[5][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[5][4] .is_wysiwyg = "true";
defparam \M3|PR2[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X81_Y7_N15
cyclonev_lcell_comb \M3|PR3[5][4]~feeder (
// Equation(s):
// \M3|PR3[5][4]~feeder_combout  = ( \M3|PR2[5][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[5][4]~feeder .extended_lut = "off";
defparam \M3|PR3[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X81_Y7_N16
dffeas \M3|PR3[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[5][4] .is_wysiwyg = "true";
defparam \M3|PR3[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y8_N42
cyclonev_lcell_comb \M3|PR4[5][4]~feeder (
// Equation(s):
// \M3|PR4[5][4]~feeder_combout  = ( \M3|PR3[5][4]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR3[5][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR4[5][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR4[5][4]~feeder .extended_lut = "off";
defparam \M3|PR4[5][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR4[5][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y8_N43
dffeas \M3|PR4[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR4[5][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[5][4] .is_wysiwyg = "true";
defparam \M3|PR4[5][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N12
cyclonev_lcell_comb \M3|Add10~17 (
// Equation(s):
// \M3|Add10~17_sumout  = SUM(( \M3|PR4[4][4]~q  ) + ( \M3|PR4[5][4]~q  ) + ( \M3|Add10~14  ))
// \M3|Add10~18  = CARRY(( \M3|PR4[4][4]~q  ) + ( \M3|PR4[5][4]~q  ) + ( \M3|Add10~14  ))

	.dataa(gnd),
	.datab(!\M3|PR4[4][4]~q ),
	.datac(!\M3|PR4[5][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~17_sumout ),
	.cout(\M3|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~17 .extended_lut = "off";
defparam \M3|Add10~17 .lut_mask = 64'h0000F0F000003333;
defparam \M3|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N14
dffeas \M3|PR5[5][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][4] .is_wysiwyg = "true";
defparam \M3|PR5[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X82_Y9_N44
dffeas \M3|PR1[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[6][4] .is_wysiwyg = "true";
defparam \M3|PR1[6][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X82_Y9_N36
cyclonev_lcell_comb \M3|PR2[6][4]~feeder (
// Equation(s):
// \M3|PR2[6][4]~feeder_combout  = \M3|PR1[6][4]~q 

	.dataa(gnd),
	.datab(!\M3|PR1[6][4]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR2[6][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR2[6][4]~feeder .extended_lut = "off";
defparam \M3|PR2[6][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \M3|PR2[6][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X82_Y9_N38
dffeas \M3|PR2[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR2[6][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[6][4] .is_wysiwyg = "true";
defparam \M3|PR2[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N17
dffeas \M3|PR3[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[6][4] .is_wysiwyg = "true";
defparam \M3|PR3[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N14
dffeas \M3|PR4[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[6][4] .is_wysiwyg = "true";
defparam \M3|PR4[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N19
dffeas \M3|PR5[6][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR4[6][4]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[6][4] .is_wysiwyg = "true";
defparam \M3|PR5[6][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N39
cyclonev_lcell_comb \M3|Add11~13 (
// Equation(s):
// \M3|Add11~13_sumout  = SUM(( \M3|PR5[5][4]~q  ) + ( \M3|PR5[6][4]~q  ) + ( \M3|Add11~10  ))
// \M3|Add11~14  = CARRY(( \M3|PR5[5][4]~q  ) + ( \M3|PR5[6][4]~q  ) + ( \M3|Add11~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR5[5][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR5[6][4]~q ),
	.datag(gnd),
	.cin(\M3|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~13_sumout ),
	.cout(\M3|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~13 .extended_lut = "off";
defparam \M3|Add11~13 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N40
dffeas \M3|FIR_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[4] .is_wysiwyg = "true";
defparam \M3|FIR_out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N37
dffeas \M3|PR1[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[5][5] .is_wysiwyg = "true";
defparam \M3|PR1[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N16
dffeas \M3|PR2[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[5][5] .is_wysiwyg = "true";
defparam \M3|PR2[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N2
dffeas \M3|PR3[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[5][5] .is_wysiwyg = "true";
defparam \M3|PR3[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y8_N7
dffeas \M3|PR4[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[5][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[5][5] .is_wysiwyg = "true";
defparam \M3|PR4[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N20
dffeas \M3|PR1[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[4][5] .is_wysiwyg = "true";
defparam \M3|PR1[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N6
cyclonev_lcell_comb \M3|PR2[4][5]~feeder (
// Equation(s):
// \M3|PR2[4][5]~feeder_combout  = \M3|PR1[4][5]~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR1[4][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR2[4][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR2[4][5]~feeder .extended_lut = "off";
defparam \M3|PR2[4][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \M3|PR2[4][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N7
dffeas \M3|PR2[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR2[4][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[4][5] .is_wysiwyg = "true";
defparam \M3|PR2[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N56
dffeas \M3|PR3[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[4][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[4][5] .is_wysiwyg = "true";
defparam \M3|PR3[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N2
dffeas \M3|PR1[1][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|Add6~17_sumout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][5] .is_wysiwyg = "true";
defparam \M3|PR1[1][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N10
dffeas \M3|PR1[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[2][5] .is_wysiwyg = "true";
defparam \M3|PR1[2][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N15
cyclonev_lcell_comb \M3|Add7~21 (
// Equation(s):
// \M3|Add7~21_sumout  = SUM(( \M3|PR1[1][5]~q  ) + ( \M3|PR1[2][5]~q  ) + ( \M3|Add7~18  ))
// \M3|Add7~22  = CARRY(( \M3|PR1[1][5]~q  ) + ( \M3|PR1[2][5]~q  ) + ( \M3|Add7~18  ))

	.dataa(gnd),
	.datab(!\M3|PR1[1][5]~q ),
	.datac(!\M3|PR1[2][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~21_sumout ),
	.cout(\M3|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~21 .extended_lut = "off";
defparam \M3|Add7~21 .lut_mask = 64'h0000F0F000003333;
defparam \M3|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N16
dffeas \M3|PR2[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][5] .is_wysiwyg = "true";
defparam \M3|PR2[2][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N44
dffeas \M3|PR1[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][5] .is_wysiwyg = "true";
defparam \M3|PR1[3][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N19
dffeas \M3|PR2[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[3][5]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][5] .is_wysiwyg = "true";
defparam \M3|PR2[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N42
cyclonev_lcell_comb \M3|Add8~17 (
// Equation(s):
// \M3|Add8~17_sumout  = SUM(( \M3|PR2[2][5]~q  ) + ( \M3|PR2[3][5]~q  ) + ( \M3|Add8~14  ))
// \M3|Add8~18  = CARRY(( \M3|PR2[2][5]~q  ) + ( \M3|PR2[3][5]~q  ) + ( \M3|Add8~14  ))

	.dataa(gnd),
	.datab(!\M3|PR2[2][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[3][5]~q ),
	.datag(gnd),
	.cin(\M3|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~17_sumout ),
	.cout(\M3|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~17 .extended_lut = "off";
defparam \M3|Add8~17 .lut_mask = 64'h0000FF0000003333;
defparam \M3|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N44
dffeas \M3|PR3[3][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][5] .is_wysiwyg = "true";
defparam \M3|PR3[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N15
cyclonev_lcell_comb \M3|Add9~21 (
// Equation(s):
// \M3|Add9~21_sumout  = SUM(( \M3|PR3[3][5]~q  ) + ( \M3|PR3[4][5]~q  ) + ( \M3|Add9~18  ))
// \M3|Add9~22  = CARRY(( \M3|PR3[3][5]~q  ) + ( \M3|PR3[4][5]~q  ) + ( \M3|Add9~18  ))

	.dataa(!\M3|PR3[4][5]~q ),
	.datab(gnd),
	.datac(!\M3|PR3[3][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~21_sumout ),
	.cout(\M3|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~21 .extended_lut = "off";
defparam \M3|Add9~21 .lut_mask = 64'h0000AAAA00000F0F;
defparam \M3|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N16
dffeas \M3|PR4[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][5] .is_wysiwyg = "true";
defparam \M3|PR4[4][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N15
cyclonev_lcell_comb \M3|Add10~21 (
// Equation(s):
// \M3|Add10~21_sumout  = SUM(( \M3|PR4[4][5]~q  ) + ( \M3|PR4[5][5]~q  ) + ( \M3|Add10~18  ))
// \M3|Add10~22  = CARRY(( \M3|PR4[4][5]~q  ) + ( \M3|PR4[5][5]~q  ) + ( \M3|Add10~18  ))

	.dataa(!\M3|PR4[5][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M3|PR4[4][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~21_sumout ),
	.cout(\M3|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~21 .extended_lut = "off";
defparam \M3|Add10~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \M3|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N17
dffeas \M3|PR5[5][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][5] .is_wysiwyg = "true";
defparam \M3|PR5[5][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N42
cyclonev_lcell_comb \M3|Add11~17 (
// Equation(s):
// \M3|Add11~17_sumout  = SUM(( \M3|PR5[5][5]~q  ) + ( GND ) + ( \M3|Add11~14  ))
// \M3|Add11~18  = CARRY(( \M3|PR5[5][5]~q  ) + ( GND ) + ( \M3|Add11~14  ))

	.dataa(gnd),
	.datab(!\M3|PR5[5][5]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~17_sumout ),
	.cout(\M3|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~17 .extended_lut = "off";
defparam \M3|Add11~17 .lut_mask = 64'h0000FFFF00003333;
defparam \M3|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N43
dffeas \M3|FIR_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[5] .is_wysiwyg = "true";
defparam \M3|FIR_out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N16
dffeas \M3|PR1[1][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][6] .is_wysiwyg = "true";
defparam \M3|PR1[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y9_N58
dffeas \M3|PR1[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[2][6] .is_wysiwyg = "true";
defparam \M3|PR1[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N18
cyclonev_lcell_comb \M3|Add7~25 (
// Equation(s):
// \M3|Add7~25_sumout  = SUM(( \M3|PR1[1][6]~q  ) + ( \M3|PR1[2][6]~q  ) + ( \M3|Add7~22  ))
// \M3|Add7~26  = CARRY(( \M3|PR1[1][6]~q  ) + ( \M3|PR1[2][6]~q  ) + ( \M3|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR1[1][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR1[2][6]~q ),
	.datag(gnd),
	.cin(\M3|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~25_sumout ),
	.cout(\M3|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~25 .extended_lut = "off";
defparam \M3|Add7~25 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N19
dffeas \M3|PR2[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][6] .is_wysiwyg = "true";
defparam \M3|PR2[2][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N47
dffeas \M3|PR1[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][6] .is_wysiwyg = "true";
defparam \M3|PR1[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y7_N1
dffeas \M3|PR2[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[3][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][6] .is_wysiwyg = "true";
defparam \M3|PR2[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N45
cyclonev_lcell_comb \M3|Add8~21 (
// Equation(s):
// \M3|Add8~21_sumout  = SUM(( \M3|PR2[2][6]~q  ) + ( \M3|PR2[3][6]~q  ) + ( \M3|Add8~18  ))
// \M3|Add8~22  = CARRY(( \M3|PR2[2][6]~q  ) + ( \M3|PR2[3][6]~q  ) + ( \M3|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR2[2][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[3][6]~q ),
	.datag(gnd),
	.cin(\M3|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~21_sumout ),
	.cout(\M3|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~21 .extended_lut = "off";
defparam \M3|Add8~21 .lut_mask = 64'h0000FF0000000F0F;
defparam \M3|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N47
dffeas \M3|PR3[3][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][6] .is_wysiwyg = "true";
defparam \M3|PR3[3][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N2
dffeas \M3|PR1[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[4][6] .is_wysiwyg = "true";
defparam \M3|PR1[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N13
dffeas \M3|PR2[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[4][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[4][6] .is_wysiwyg = "true";
defparam \M3|PR2[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N12
cyclonev_lcell_comb \M3|PR3[4][6]~feeder (
// Equation(s):
// \M3|PR3[4][6]~feeder_combout  = ( \M3|PR2[4][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[4][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[4][6]~feeder .extended_lut = "off";
defparam \M3|PR3[4][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[4][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N13
dffeas \M3|PR3[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[4][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[4][6] .is_wysiwyg = "true";
defparam \M3|PR3[4][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N18
cyclonev_lcell_comb \M3|Add9~25 (
// Equation(s):
// \M3|Add9~25_sumout  = SUM(( \M3|PR3[3][6]~q  ) + ( \M3|PR3[4][6]~q  ) + ( \M3|Add9~22  ))
// \M3|Add9~26  = CARRY(( \M3|PR3[3][6]~q  ) + ( \M3|PR3[4][6]~q  ) + ( \M3|Add9~22  ))

	.dataa(gnd),
	.datab(!\M3|PR3[3][6]~q ),
	.datac(!\M3|PR3[4][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~25_sumout ),
	.cout(\M3|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~25 .extended_lut = "off";
defparam \M3|Add9~25 .lut_mask = 64'h0000F0F000003333;
defparam \M3|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N19
dffeas \M3|PR4[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][6] .is_wysiwyg = "true";
defparam \M3|PR4[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X83_Y9_N16
dffeas \M3|PR1[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[5][6] .is_wysiwyg = "true";
defparam \M3|PR1[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X84_Y7_N19
dffeas \M3|PR2[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[5][6] .is_wysiwyg = "true";
defparam \M3|PR2[5][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y8_N42
cyclonev_lcell_comb \M3|PR3[5][6]~feeder (
// Equation(s):
// \M3|PR3[5][6]~feeder_combout  = ( \M3|PR2[5][6]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR2[5][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR3[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR3[5][6]~feeder .extended_lut = "off";
defparam \M3|PR3[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR3[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y8_N43
dffeas \M3|PR3[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR3[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[5][6] .is_wysiwyg = "true";
defparam \M3|PR3[5][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y8_N59
dffeas \M3|PR4[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR3[5][6]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[5][6] .is_wysiwyg = "true";
defparam \M3|PR4[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N18
cyclonev_lcell_comb \M3|Add10~25 (
// Equation(s):
// \M3|Add10~25_sumout  = SUM(( \M3|PR4[5][6]~q  ) + ( \M3|PR4[4][6]~q  ) + ( \M3|Add10~22  ))
// \M3|Add10~26  = CARRY(( \M3|PR4[5][6]~q  ) + ( \M3|PR4[4][6]~q  ) + ( \M3|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR4[4][6]~q ),
	.datad(!\M3|PR4[5][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~25_sumout ),
	.cout(\M3|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~25 .extended_lut = "off";
defparam \M3|Add10~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \M3|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N20
dffeas \M3|PR5[5][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][6] .is_wysiwyg = "true";
defparam \M3|PR5[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N45
cyclonev_lcell_comb \M3|Add11~21 (
// Equation(s):
// \M3|Add11~21_sumout  = SUM(( \M3|PR5[5][6]~q  ) + ( GND ) + ( \M3|Add11~18  ))
// \M3|Add11~22  = CARRY(( \M3|PR5[5][6]~q  ) + ( GND ) + ( \M3|Add11~18  ))

	.dataa(!\M3|PR5[5][6]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~21_sumout ),
	.cout(\M3|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~21 .extended_lut = "off";
defparam \M3|Add11~21 .lut_mask = 64'h0000FFFF00005555;
defparam \M3|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N46
dffeas \M3|FIR_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[6] .is_wysiwyg = "true";
defparam \M3|FIR_out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N24
cyclonev_lcell_comb \M3|PR1[4][7]~feeder (
// Equation(s):
// \M3|PR1[4][7]~feeder_combout  = ( \M2|PR[4][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M2|PR[4][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR1[4][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR1[4][7]~feeder .extended_lut = "off";
defparam \M3|PR1[4][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR1[4][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N26
dffeas \M3|PR1[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR1[4][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[4][7] .is_wysiwyg = "true";
defparam \M3|PR1[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y7_N10
dffeas \M3|PR2[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR1[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[4][7] .is_wysiwyg = "true";
defparam \M3|PR2[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X88_Y7_N29
dffeas \M3|PR3[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M3|PR2[4][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[4][7] .is_wysiwyg = "true";
defparam \M3|PR3[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N14
dffeas \M3|PR1[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[3][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[3][7] .is_wysiwyg = "true";
defparam \M3|PR1[3][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N57
cyclonev_lcell_comb \M3|PR2[3][7]~feeder (
// Equation(s):
// \M3|PR2[3][7]~feeder_combout  = ( \M3|PR1[3][7]~q  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR1[3][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\M3|PR2[3][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|PR2[3][7]~feeder .extended_lut = "off";
defparam \M3|PR2[3][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \M3|PR2[3][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y7_N58
dffeas \M3|PR2[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|PR2[3][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[3][7] .is_wysiwyg = "true";
defparam \M3|PR2[3][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N19
dffeas \M3|PR1[1][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M2|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[1][7] .is_wysiwyg = "true";
defparam \M3|PR1[1][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y9_N7
dffeas \M3|PR1[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\M2|PR[2][7]~q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR1[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR1[2][7] .is_wysiwyg = "true";
defparam \M3|PR1[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N21
cyclonev_lcell_comb \M3|Add7~29 (
// Equation(s):
// \M3|Add7~29_sumout  = SUM(( \M3|PR1[1][7]~q  ) + ( \M3|PR1[2][7]~q  ) + ( \M3|Add7~26  ))
// \M3|Add7~30  = CARRY(( \M3|PR1[1][7]~q  ) + ( \M3|PR1[2][7]~q  ) + ( \M3|Add7~26  ))

	.dataa(!\M3|PR1[1][7]~q ),
	.datab(gnd),
	.datac(!\M3|PR1[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~29_sumout ),
	.cout(\M3|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~29 .extended_lut = "off";
defparam \M3|Add7~29 .lut_mask = 64'h0000F0F000005555;
defparam \M3|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N22
dffeas \M3|PR2[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][7] .is_wysiwyg = "true";
defparam \M3|PR2[2][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N48
cyclonev_lcell_comb \M3|Add8~25 (
// Equation(s):
// \M3|Add8~25_sumout  = SUM(( \M3|PR2[2][7]~q  ) + ( \M3|PR2[3][7]~q  ) + ( \M3|Add8~22  ))
// \M3|Add8~26  = CARRY(( \M3|PR2[2][7]~q  ) + ( \M3|PR2[3][7]~q  ) + ( \M3|Add8~22  ))

	.dataa(gnd),
	.datab(!\M3|PR2[3][7]~q ),
	.datac(!\M3|PR2[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~25_sumout ),
	.cout(\M3|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~25 .extended_lut = "off";
defparam \M3|Add8~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \M3|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N49
dffeas \M3|PR3[3][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][7] .is_wysiwyg = "true";
defparam \M3|PR3[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N21
cyclonev_lcell_comb \M3|Add9~29 (
// Equation(s):
// \M3|Add9~29_sumout  = SUM(( \M3|PR3[3][7]~q  ) + ( \M3|PR3[4][7]~q  ) + ( \M3|Add9~26  ))
// \M3|Add9~30  = CARRY(( \M3|PR3[3][7]~q  ) + ( \M3|PR3[4][7]~q  ) + ( \M3|Add9~26  ))

	.dataa(!\M3|PR3[4][7]~q ),
	.datab(gnd),
	.datac(!\M3|PR3[3][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~29_sumout ),
	.cout(\M3|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~29 .extended_lut = "off";
defparam \M3|Add9~29 .lut_mask = 64'h0000AAAA00000F0F;
defparam \M3|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N22
dffeas \M3|PR4[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][7] .is_wysiwyg = "true";
defparam \M3|PR4[4][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N21
cyclonev_lcell_comb \M3|Add10~29 (
// Equation(s):
// \M3|Add10~29_sumout  = SUM(( \M3|PR4[4][7]~q  ) + ( GND ) + ( \M3|Add10~26  ))
// \M3|Add10~30  = CARRY(( \M3|PR4[4][7]~q  ) + ( GND ) + ( \M3|Add10~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR4[4][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~29_sumout ),
	.cout(\M3|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~29 .extended_lut = "off";
defparam \M3|Add10~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M3|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N23
dffeas \M3|PR5[5][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][7] .is_wysiwyg = "true";
defparam \M3|PR5[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N48
cyclonev_lcell_comb \M3|Add11~25 (
// Equation(s):
// \M3|Add11~25_sumout  = SUM(( \M3|PR5[5][7]~q  ) + ( GND ) + ( \M3|Add11~22  ))
// \M3|Add11~26  = CARRY(( \M3|PR5[5][7]~q  ) + ( GND ) + ( \M3|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR5[5][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~25_sumout ),
	.cout(\M3|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~25 .extended_lut = "off";
defparam \M3|Add11~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M3|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N49
dffeas \M3|FIR_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[7] .is_wysiwyg = "true";
defparam \M3|FIR_out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X83_Y7_N24
cyclonev_lcell_comb \M3|Add7~33 (
// Equation(s):
// \M3|Add7~33_sumout  = SUM(( GND ) + ( GND ) + ( \M3|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add7~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|Add7~33 .extended_lut = "off";
defparam \M3|Add7~33 .lut_mask = 64'h0000FFFF00000000;
defparam \M3|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X83_Y7_N25
dffeas \M3|PR2[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR2[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR2[2][8] .is_wysiwyg = "true";
defparam \M3|PR2[2][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N51
cyclonev_lcell_comb \M3|Add8~29 (
// Equation(s):
// \M3|Add8~29_sumout  = SUM(( \M3|PR2[2][8]~q  ) + ( GND ) + ( \M3|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR2[2][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add8~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|Add8~29 .extended_lut = "off";
defparam \M3|Add8~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M3|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N53
dffeas \M3|PR3[3][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add8~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR3[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR3[3][8] .is_wysiwyg = "true";
defparam \M3|PR3[3][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y7_N24
cyclonev_lcell_comb \M3|Add9~33 (
// Equation(s):
// \M3|Add9~33_sumout  = SUM(( \M3|PR3[3][8]~q  ) + ( GND ) + ( \M3|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR3[3][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add9~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|Add9~33 .extended_lut = "off";
defparam \M3|Add9~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M3|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y7_N25
dffeas \M3|PR4[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR4[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR4[4][8] .is_wysiwyg = "true";
defparam \M3|PR4[4][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N24
cyclonev_lcell_comb \M3|Add10~33 (
// Equation(s):
// \M3|Add10~33_sumout  = SUM(( \M3|PR4[4][8]~q  ) + ( GND ) + ( \M3|Add10~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR4[4][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add10~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|Add10~33 .extended_lut = "off";
defparam \M3|Add10~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M3|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N26
dffeas \M3|PR5[5][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add10~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|PR5[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M3|PR5[5][8] .is_wysiwyg = "true";
defparam \M3|PR5[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N51
cyclonev_lcell_comb \M3|Add11~29 (
// Equation(s):
// \M3|Add11~29_sumout  = SUM(( \M3|PR5[5][8]~q  ) + ( GND ) + ( \M3|Add11~26  ))
// \M3|Add11~30  = CARRY(( \M3|PR5[5][8]~q  ) + ( GND ) + ( \M3|Add11~26  ))

	.dataa(!\M3|PR5[5][8]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~29_sumout ),
	.cout(\M3|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~29 .extended_lut = "off";
defparam \M3|Add11~29 .lut_mask = 64'h0000FFFF00005555;
defparam \M3|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N52
dffeas \M3|FIR_out[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[8] .is_wysiwyg = "true";
defparam \M3|FIR_out[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X88_Y8_N54
cyclonev_lcell_comb \M3|Add11~33 (
// Equation(s):
// \M3|Add11~33_sumout  = SUM(( GND ) + ( GND ) + ( \M3|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M3|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M3|Add11~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M3|Add11~33 .extended_lut = "off";
defparam \M3|Add11~33 .lut_mask = 64'h0000FFFF00000000;
defparam \M3|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X88_Y8_N55
dffeas \M3|FIR_out[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M3|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M3|FIR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M3|FIR_out[9] .is_wysiwyg = "true";
defparam \M3|FIR_out[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N0
cyclonev_lcell_comb \M4|Add7~1 (
// Equation(s):
// \M4|Add7~1_sumout  = SUM(( \M2|PR[1][0]~_Duplicate_1_q  ) + ( \M2|PR[2][0]~_Duplicate_1_q  ) + ( !VCC ))
// \M4|Add7~2  = CARRY(( \M2|PR[1][0]~_Duplicate_1_q  ) + ( \M2|PR[2][0]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M2|PR[2][0]~_Duplicate_1_q ),
	.datac(!\M2|PR[1][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~1_sumout ),
	.cout(\M4|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~1 .extended_lut = "off";
defparam \M4|Add7~1 .lut_mask = 64'h0000CCCC00000F0F;
defparam \M4|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N1
dffeas \M4|PR1[2][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][0] .is_wysiwyg = "true";
defparam \M4|PR1[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N30
cyclonev_lcell_comb \M4|Add9~1 (
// Equation(s):
// \M4|Add9~1_sumout  = SUM(( \M4|PR1[2][0]~q  ) + ( \M2|PR[5][0]~_Duplicate_1_q  ) + ( !VCC ))
// \M4|Add9~2  = CARRY(( \M4|PR1[2][0]~q  ) + ( \M2|PR[5][0]~_Duplicate_1_q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M4|PR1[2][0]~q ),
	.datac(!\M2|PR[5][0]~_Duplicate_1_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~1_sumout ),
	.cout(\M4|Add9~2 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~1 .extended_lut = "off";
defparam \M4|Add9~1 .lut_mask = 64'h0000F0F000003333;
defparam \M4|Add9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N32
dffeas \M4|PR2[4][0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][0] .is_wysiwyg = "true";
defparam \M4|PR2[4][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N0
cyclonev_lcell_comb \M4|Add10~1 (
// Equation(s):
// \M4|Add10~1_sumout  = SUM(( \M3|PR1[6][1]~q  ) + ( \M4|PR2[4][0]~q  ) + ( !VCC ))
// \M4|Add10~2  = CARRY(( \M3|PR1[6][1]~q  ) + ( \M4|PR2[4][0]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR1[6][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M4|PR2[4][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~1_sumout ),
	.cout(\M4|Add10~2 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~1 .extended_lut = "off";
defparam \M4|Add10~1 .lut_mask = 64'h0000FF0000000F0F;
defparam \M4|Add10~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N1
dffeas \M4|FIR_out[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add10~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[0] .is_wysiwyg = "true";
defparam \M4|FIR_out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N3
cyclonev_lcell_comb \M4|Add7~5 (
// Equation(s):
// \M4|Add7~5_sumout  = SUM(( \M2|Add6~1_sumout  ) + ( \M2|PR[2][1]~_Duplicate_1_q  ) + ( \M4|Add7~2  ))
// \M4|Add7~6  = CARRY(( \M2|Add6~1_sumout  ) + ( \M2|PR[2][1]~_Duplicate_1_q  ) + ( \M4|Add7~2  ))

	.dataa(!\M2|PR[2][1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M2|Add6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~5_sumout ),
	.cout(\M4|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~5 .extended_lut = "off";
defparam \M4|Add7~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \M4|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N5
dffeas \M4|PR1[2][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][1] .is_wysiwyg = "true";
defparam \M4|PR1[2][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N30
cyclonev_lcell_comb \M4|Add8~1 (
// Equation(s):
// \M4|Add8~1_sumout  = SUM(( \M3|PR1[3][1]~q  ) + ( \M4|PR1[2][1]~q  ) + ( !VCC ))
// \M4|Add8~2  = CARRY(( \M3|PR1[3][1]~q  ) + ( \M4|PR1[2][1]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR1[2][1]~q ),
	.datad(!\M3|PR1[3][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~1_sumout ),
	.cout(\M4|Add8~2 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~1 .extended_lut = "off";
defparam \M4|Add8~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N33
cyclonev_lcell_comb \M4|Add9~5 (
// Equation(s):
// \M4|Add9~5_sumout  = SUM(( \M4|Add8~1_sumout  ) + ( \M2|PR[5][1]~_Duplicate_1_q  ) + ( \M4|Add9~2  ))
// \M4|Add9~6  = CARRY(( \M4|Add8~1_sumout  ) + ( \M2|PR[5][1]~_Duplicate_1_q  ) + ( \M4|Add9~2  ))

	.dataa(!\M2|PR[5][1]~_Duplicate_1_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M4|Add8~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add9~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~5_sumout ),
	.cout(\M4|Add9~6 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~5 .extended_lut = "off";
defparam \M4|Add9~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \M4|Add9~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N35
dffeas \M4|PR2[4][1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][1] .is_wysiwyg = "true";
defparam \M4|PR2[4][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N3
cyclonev_lcell_comb \M4|Add10~5 (
// Equation(s):
// \M4|Add10~5_sumout  = SUM(( \M3|PR1[6][2]~q  ) + ( \M4|PR2[4][1]~q  ) + ( \M4|Add10~2  ))
// \M4|Add10~6  = CARRY(( \M3|PR1[6][2]~q  ) + ( \M4|PR2[4][1]~q  ) + ( \M4|Add10~2  ))

	.dataa(!\M4|PR2[4][1]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M3|PR1[6][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~5_sumout ),
	.cout(\M4|Add10~6 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~5 .extended_lut = "off";
defparam \M4|Add10~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \M4|Add10~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N30
cyclonev_lcell_comb \M4|Add11~1 (
// Equation(s):
// \M4|Add11~1_sumout  = SUM(( \M4|Add10~5_sumout  ) + ( \M3|PR2[6][1]~q  ) + ( !VCC ))
// \M4|Add11~2  = CARRY(( \M4|Add10~5_sumout  ) + ( \M3|PR2[6][1]~q  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M3|PR2[6][1]~q ),
	.datad(!\M4|Add10~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~1_sumout ),
	.cout(\M4|Add11~2 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~1 .extended_lut = "off";
defparam \M4|Add11~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N31
dffeas \M4|FIR_out[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[1] .is_wysiwyg = "true";
defparam \M4|FIR_out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N6
cyclonev_lcell_comb \M4|Add7~9 (
// Equation(s):
// \M4|Add7~9_sumout  = SUM(( \M2|Add6~5_sumout  ) + ( \M2|PR[2][2]~_Duplicate_1_q  ) + ( \M4|Add7~6  ))
// \M4|Add7~10  = CARRY(( \M2|Add6~5_sumout  ) + ( \M2|PR[2][2]~_Duplicate_1_q  ) + ( \M4|Add7~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|PR[2][2]~_Duplicate_1_q ),
	.datad(!\M2|Add6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~9_sumout ),
	.cout(\M4|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~9 .extended_lut = "off";
defparam \M4|Add7~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N7
dffeas \M4|PR1[2][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][2] .is_wysiwyg = "true";
defparam \M4|PR1[2][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N33
cyclonev_lcell_comb \M4|Add8~5 (
// Equation(s):
// \M4|Add8~5_sumout  = SUM(( \M3|PR1[3][2]~q  ) + ( \M4|PR1[2][2]~q  ) + ( \M4|Add8~2  ))
// \M4|Add8~6  = CARRY(( \M3|PR1[3][2]~q  ) + ( \M4|PR1[2][2]~q  ) + ( \M4|Add8~2  ))

	.dataa(!\M4|PR1[2][2]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M3|PR1[3][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~5_sumout ),
	.cout(\M4|Add8~6 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~5 .extended_lut = "off";
defparam \M4|Add8~5 .lut_mask = 64'h0000AAAA000000FF;
defparam \M4|Add8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N36
cyclonev_lcell_comb \M4|Add9~9 (
// Equation(s):
// \M4|Add9~9_sumout  = SUM(( \M4|Add8~5_sumout  ) + ( \M2|Sample_Array[6][2]~_Duplicate_1_q  ) + ( \M4|Add9~6  ))
// \M4|Add9~10  = CARRY(( \M4|Add8~5_sumout  ) + ( \M2|Sample_Array[6][2]~_Duplicate_1_q  ) + ( \M4|Add9~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M2|Sample_Array[6][2]~_Duplicate_1_q ),
	.datad(!\M4|Add8~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add9~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~9_sumout ),
	.cout(\M4|Add9~10 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~9 .extended_lut = "off";
defparam \M4|Add9~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add9~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N37
dffeas \M4|PR2[4][2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][2] .is_wysiwyg = "true";
defparam \M4|PR2[4][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N6
cyclonev_lcell_comb \M4|Add10~9 (
// Equation(s):
// \M4|Add10~9_sumout  = SUM(( \M3|PR2[5][2]~q  ) + ( \M4|PR2[4][2]~q  ) + ( \M4|Add10~6  ))
// \M4|Add10~10  = CARRY(( \M3|PR2[5][2]~q  ) + ( \M4|PR2[4][2]~q  ) + ( \M4|Add10~6  ))

	.dataa(gnd),
	.datab(!\M4|PR2[4][2]~q ),
	.datac(gnd),
	.datad(!\M3|PR2[5][2]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~9_sumout ),
	.cout(\M4|Add10~10 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~9 .extended_lut = "off";
defparam \M4|Add10~9 .lut_mask = 64'h0000CCCC000000FF;
defparam \M4|Add10~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N33
cyclonev_lcell_comb \M4|Add11~5 (
// Equation(s):
// \M4|Add11~5_sumout  = SUM(( \M4|Add10~9_sumout  ) + ( \M3|PR2[6][2]~q  ) + ( \M4|Add11~2  ))
// \M4|Add11~6  = CARRY(( \M4|Add10~9_sumout  ) + ( \M3|PR2[6][2]~q  ) + ( \M4|Add11~2  ))

	.dataa(gnd),
	.datab(!\M3|PR2[6][2]~q ),
	.datac(!\M4|Add10~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~5_sumout ),
	.cout(\M4|Add11~6 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~5 .extended_lut = "off";
defparam \M4|Add11~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \M4|Add11~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N34
dffeas \M4|FIR_out[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[2] .is_wysiwyg = "true";
defparam \M4|FIR_out[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N9
cyclonev_lcell_comb \M4|Add7~13 (
// Equation(s):
// \M4|Add7~13_sumout  = SUM(( \M2|PR[2][3]~q  ) + ( \M2|Add6~9_sumout  ) + ( \M4|Add7~10  ))
// \M4|Add7~14  = CARRY(( \M2|PR[2][3]~q  ) + ( \M2|Add6~9_sumout  ) + ( \M4|Add7~10  ))

	.dataa(gnd),
	.datab(!\M2|PR[2][3]~q ),
	.datac(!\M2|Add6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~13_sumout ),
	.cout(\M4|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~13 .extended_lut = "off";
defparam \M4|Add7~13 .lut_mask = 64'h0000F0F000003333;
defparam \M4|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N10
dffeas \M4|PR1[2][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][3] .is_wysiwyg = "true";
defparam \M4|PR1[2][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N36
cyclonev_lcell_comb \M4|Add8~9 (
// Equation(s):
// \M4|Add8~9_sumout  = SUM(( \M3|PR1[3][3]~q  ) + ( \M4|PR1[2][3]~q  ) + ( \M4|Add8~6  ))
// \M4|Add8~10  = CARRY(( \M3|PR1[3][3]~q  ) + ( \M4|PR1[2][3]~q  ) + ( \M4|Add8~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR1[2][3]~q ),
	.datad(!\M3|PR1[3][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~9_sumout ),
	.cout(\M4|Add8~10 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~9 .extended_lut = "off";
defparam \M4|Add8~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N39
cyclonev_lcell_comb \M4|Add9~13 (
// Equation(s):
// \M4|Add9~13_sumout  = SUM(( \M3|PR1[4][3]~q  ) + ( \M4|Add8~9_sumout  ) + ( \M4|Add9~10  ))
// \M4|Add9~14  = CARRY(( \M3|PR1[4][3]~q  ) + ( \M4|Add8~9_sumout  ) + ( \M4|Add9~10  ))

	.dataa(!\M3|PR1[4][3]~q ),
	.datab(gnd),
	.datac(!\M4|Add8~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add9~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~13_sumout ),
	.cout(\M4|Add9~14 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~13 .extended_lut = "off";
defparam \M4|Add9~13 .lut_mask = 64'h0000F0F000005555;
defparam \M4|Add9~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N41
dffeas \M4|PR2[4][3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][3] .is_wysiwyg = "true";
defparam \M4|PR2[4][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N9
cyclonev_lcell_comb \M4|Add10~13 (
// Equation(s):
// \M4|Add10~13_sumout  = SUM(( \M3|PR2[5][3]~q  ) + ( \M4|PR2[4][3]~q  ) + ( \M4|Add10~10  ))
// \M4|Add10~14  = CARRY(( \M3|PR2[5][3]~q  ) + ( \M4|PR2[4][3]~q  ) + ( \M4|Add10~10  ))

	.dataa(!\M4|PR2[4][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M3|PR2[5][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~13_sumout ),
	.cout(\M4|Add10~14 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~13 .extended_lut = "off";
defparam \M4|Add10~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \M4|Add10~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N36
cyclonev_lcell_comb \M4|Add11~9 (
// Equation(s):
// \M4|Add11~9_sumout  = SUM(( \M4|Add10~13_sumout  ) + ( \M3|PR2[6][3]~q  ) + ( \M4|Add11~6  ))
// \M4|Add11~10  = CARRY(( \M4|Add10~13_sumout  ) + ( \M3|PR2[6][3]~q  ) + ( \M4|Add11~6  ))

	.dataa(gnd),
	.datab(!\M4|Add10~13_sumout ),
	.datac(!\M3|PR2[6][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~9_sumout ),
	.cout(\M4|Add11~10 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~9 .extended_lut = "off";
defparam \M4|Add11~9 .lut_mask = 64'h0000F0F000003333;
defparam \M4|Add11~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N37
dffeas \M4|FIR_out[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[3] .is_wysiwyg = "true";
defparam \M4|FIR_out[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N12
cyclonev_lcell_comb \M4|Add7~17 (
// Equation(s):
// \M4|Add7~17_sumout  = SUM(( \M2|PR[2][4]~q  ) + ( \M2|Add6~13_sumout  ) + ( \M4|Add7~14  ))
// \M4|Add7~18  = CARRY(( \M2|PR[2][4]~q  ) + ( \M2|Add6~13_sumout  ) + ( \M4|Add7~14  ))

	.dataa(!\M2|PR[2][4]~q ),
	.datab(gnd),
	.datac(!\M2|Add6~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~17_sumout ),
	.cout(\M4|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~17 .extended_lut = "off";
defparam \M4|Add7~17 .lut_mask = 64'h0000F0F000005555;
defparam \M4|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N13
dffeas \M4|PR1[2][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][4] .is_wysiwyg = "true";
defparam \M4|PR1[2][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N39
cyclonev_lcell_comb \M4|Add8~13 (
// Equation(s):
// \M4|Add8~13_sumout  = SUM(( \M3|PR1[3][4]~q  ) + ( \M4|PR1[2][4]~q  ) + ( \M4|Add8~10  ))
// \M4|Add8~14  = CARRY(( \M3|PR1[3][4]~q  ) + ( \M4|PR1[2][4]~q  ) + ( \M4|Add8~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR1[2][4]~q ),
	.datad(!\M3|PR1[3][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~13_sumout ),
	.cout(\M4|Add8~14 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~13 .extended_lut = "off";
defparam \M4|Add8~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N42
cyclonev_lcell_comb \M4|Add9~17 (
// Equation(s):
// \M4|Add9~17_sumout  = SUM(( \M4|Add8~13_sumout  ) + ( \M3|PR1[4][4]~q  ) + ( \M4|Add9~14  ))
// \M4|Add9~18  = CARRY(( \M4|Add8~13_sumout  ) + ( \M3|PR1[4][4]~q  ) + ( \M4|Add9~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|Add8~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M3|PR1[4][4]~q ),
	.datag(gnd),
	.cin(\M4|Add9~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~17_sumout ),
	.cout(\M4|Add9~18 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~17 .extended_lut = "off";
defparam \M4|Add9~17 .lut_mask = 64'h0000FF0000000F0F;
defparam \M4|Add9~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N44
dffeas \M4|PR2[4][4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][4] .is_wysiwyg = "true";
defparam \M4|PR2[4][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N12
cyclonev_lcell_comb \M4|Add10~17 (
// Equation(s):
// \M4|Add10~17_sumout  = SUM(( \M3|PR2[5][4]~q  ) + ( \M4|PR2[4][4]~q  ) + ( \M4|Add10~14  ))
// \M4|Add10~18  = CARRY(( \M3|PR2[5][4]~q  ) + ( \M4|PR2[4][4]~q  ) + ( \M4|Add10~14  ))

	.dataa(gnd),
	.datab(!\M4|PR2[4][4]~q ),
	.datac(gnd),
	.datad(!\M3|PR2[5][4]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~17_sumout ),
	.cout(\M4|Add10~18 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~17 .extended_lut = "off";
defparam \M4|Add10~17 .lut_mask = 64'h0000CCCC000000FF;
defparam \M4|Add10~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N39
cyclonev_lcell_comb \M4|Add11~13 (
// Equation(s):
// \M4|Add11~13_sumout  = SUM(( \M4|Add10~17_sumout  ) + ( \M3|PR2[6][4]~q  ) + ( \M4|Add11~10  ))
// \M4|Add11~14  = CARRY(( \M4|Add10~17_sumout  ) + ( \M3|PR2[6][4]~q  ) + ( \M4|Add11~10  ))

	.dataa(!\M3|PR2[6][4]~q ),
	.datab(gnd),
	.datac(!\M4|Add10~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~13_sumout ),
	.cout(\M4|Add11~14 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~13 .extended_lut = "off";
defparam \M4|Add11~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \M4|Add11~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N40
dffeas \M4|FIR_out[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[4] .is_wysiwyg = "true";
defparam \M4|FIR_out[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N15
cyclonev_lcell_comb \M4|Add7~21 (
// Equation(s):
// \M4|Add7~21_sumout  = SUM(( \M2|PR[2][5]~q  ) + ( \M2|Add6~17_sumout  ) + ( \M4|Add7~18  ))
// \M4|Add7~22  = CARRY(( \M2|PR[2][5]~q  ) + ( \M2|Add6~17_sumout  ) + ( \M4|Add7~18  ))

	.dataa(gnd),
	.datab(!\M2|PR[2][5]~q ),
	.datac(!\M2|Add6~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~21_sumout ),
	.cout(\M4|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~21 .extended_lut = "off";
defparam \M4|Add7~21 .lut_mask = 64'h0000F0F000003333;
defparam \M4|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N17
dffeas \M4|PR1[2][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][5] .is_wysiwyg = "true";
defparam \M4|PR1[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N42
cyclonev_lcell_comb \M4|Add8~17 (
// Equation(s):
// \M4|Add8~17_sumout  = SUM(( \M3|PR1[3][5]~q  ) + ( \M4|PR1[2][5]~q  ) + ( \M4|Add8~14  ))
// \M4|Add8~18  = CARRY(( \M3|PR1[3][5]~q  ) + ( \M4|PR1[2][5]~q  ) + ( \M4|Add8~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR1[2][5]~q ),
	.datad(!\M3|PR1[3][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~17_sumout ),
	.cout(\M4|Add8~18 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~17 .extended_lut = "off";
defparam \M4|Add8~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N45
cyclonev_lcell_comb \M4|Add9~21 (
// Equation(s):
// \M4|Add9~21_sumout  = SUM(( \M3|PR1[4][5]~q  ) + ( \M4|Add8~17_sumout  ) + ( \M4|Add9~18  ))
// \M4|Add9~22  = CARRY(( \M3|PR1[4][5]~q  ) + ( \M4|Add8~17_sumout  ) + ( \M4|Add9~18  ))

	.dataa(!\M3|PR1[4][5]~q ),
	.datab(gnd),
	.datac(!\M4|Add8~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add9~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~21_sumout ),
	.cout(\M4|Add9~22 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~21 .extended_lut = "off";
defparam \M4|Add9~21 .lut_mask = 64'h0000F0F000005555;
defparam \M4|Add9~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N47
dffeas \M4|PR2[4][5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][5] .is_wysiwyg = "true";
defparam \M4|PR2[4][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N15
cyclonev_lcell_comb \M4|Add10~21 (
// Equation(s):
// \M4|Add10~21_sumout  = SUM(( \M3|PR2[5][5]~q  ) + ( \M4|PR2[4][5]~q  ) + ( \M4|Add10~18  ))
// \M4|Add10~22  = CARRY(( \M3|PR2[5][5]~q  ) + ( \M4|PR2[4][5]~q  ) + ( \M4|Add10~18  ))

	.dataa(!\M4|PR2[4][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M3|PR2[5][5]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~21_sumout ),
	.cout(\M4|Add10~22 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~21 .extended_lut = "off";
defparam \M4|Add10~21 .lut_mask = 64'h0000AAAA000000FF;
defparam \M4|Add10~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N42
cyclonev_lcell_comb \M4|Add11~17 (
// Equation(s):
// \M4|Add11~17_sumout  = SUM(( \M4|Add10~21_sumout  ) + ( GND ) + ( \M4|Add11~14  ))
// \M4|Add11~18  = CARRY(( \M4|Add10~21_sumout  ) + ( GND ) + ( \M4|Add11~14  ))

	.dataa(gnd),
	.datab(!\M4|Add10~21_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~17_sumout ),
	.cout(\M4|Add11~18 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~17 .extended_lut = "off";
defparam \M4|Add11~17 .lut_mask = 64'h0000FFFF00003333;
defparam \M4|Add11~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N43
dffeas \M4|FIR_out[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[5] .is_wysiwyg = "true";
defparam \M4|FIR_out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N18
cyclonev_lcell_comb \M4|Add7~25 (
// Equation(s):
// \M4|Add7~25_sumout  = SUM(( \M2|PR[2][6]~q  ) + ( \M2|Add6~21_sumout  ) + ( \M4|Add7~22  ))
// \M4|Add7~26  = CARRY(( \M2|PR[2][6]~q  ) + ( \M2|Add6~21_sumout  ) + ( \M4|Add7~22  ))

	.dataa(gnd),
	.datab(!\M2|PR[2][6]~q ),
	.datac(!\M2|Add6~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~25_sumout ),
	.cout(\M4|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~25 .extended_lut = "off";
defparam \M4|Add7~25 .lut_mask = 64'h0000F0F000003333;
defparam \M4|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N19
dffeas \M4|PR1[2][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][6] .is_wysiwyg = "true";
defparam \M4|PR1[2][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N45
cyclonev_lcell_comb \M4|Add8~21 (
// Equation(s):
// \M4|Add8~21_sumout  = SUM(( \M3|PR1[3][6]~q  ) + ( \M4|PR1[2][6]~q  ) + ( \M4|Add8~18  ))
// \M4|Add8~22  = CARRY(( \M3|PR1[3][6]~q  ) + ( \M4|PR1[2][6]~q  ) + ( \M4|Add8~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR1[2][6]~q ),
	.datad(!\M3|PR1[3][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~21_sumout ),
	.cout(\M4|Add8~22 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~21 .extended_lut = "off";
defparam \M4|Add8~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add8~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N48
cyclonev_lcell_comb \M4|Add9~25 (
// Equation(s):
// \M4|Add9~25_sumout  = SUM(( \M3|PR1[4][6]~q  ) + ( \M4|Add8~21_sumout  ) + ( \M4|Add9~22  ))
// \M4|Add9~26  = CARRY(( \M3|PR1[4][6]~q  ) + ( \M4|Add8~21_sumout  ) + ( \M4|Add9~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|Add8~21_sumout ),
	.datad(!\M3|PR1[4][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add9~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~25_sumout ),
	.cout(\M4|Add9~26 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~25 .extended_lut = "off";
defparam \M4|Add9~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add9~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N49
dffeas \M4|PR2[4][6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][6] .is_wysiwyg = "true";
defparam \M4|PR2[4][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N18
cyclonev_lcell_comb \M4|Add10~25 (
// Equation(s):
// \M4|Add10~25_sumout  = SUM(( \M3|PR2[5][6]~q  ) + ( \M4|PR2[4][6]~q  ) + ( \M4|Add10~22  ))
// \M4|Add10~26  = CARRY(( \M3|PR2[5][6]~q  ) + ( \M4|PR2[4][6]~q  ) + ( \M4|Add10~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR2[4][6]~q ),
	.datad(!\M3|PR2[5][6]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~25_sumout ),
	.cout(\M4|Add10~26 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~25 .extended_lut = "off";
defparam \M4|Add10~25 .lut_mask = 64'h0000F0F0000000FF;
defparam \M4|Add10~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N45
cyclonev_lcell_comb \M4|Add11~21 (
// Equation(s):
// \M4|Add11~21_sumout  = SUM(( \M4|Add10~25_sumout  ) + ( GND ) + ( \M4|Add11~18  ))
// \M4|Add11~22  = CARRY(( \M4|Add10~25_sumout  ) + ( GND ) + ( \M4|Add11~18  ))

	.dataa(!\M4|Add10~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~21_sumout ),
	.cout(\M4|Add11~22 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~21 .extended_lut = "off";
defparam \M4|Add11~21 .lut_mask = 64'h0000FFFF00005555;
defparam \M4|Add11~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N47
dffeas \M4|FIR_out[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[6] .is_wysiwyg = "true";
defparam \M4|FIR_out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N21
cyclonev_lcell_comb \M4|Add7~29 (
// Equation(s):
// \M4|Add7~29_sumout  = SUM(( \M2|PR[2][7]~q  ) + ( \M2|Add6~25_sumout  ) + ( \M4|Add7~26  ))
// \M4|Add7~30  = CARRY(( \M2|PR[2][7]~q  ) + ( \M2|Add6~25_sumout  ) + ( \M4|Add7~26  ))

	.dataa(!\M2|PR[2][7]~q ),
	.datab(gnd),
	.datac(!\M2|Add6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~29_sumout ),
	.cout(\M4|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~29 .extended_lut = "off";
defparam \M4|Add7~29 .lut_mask = 64'h0000F0F000005555;
defparam \M4|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N22
dffeas \M4|PR1[2][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][7] .is_wysiwyg = "true";
defparam \M4|PR1[2][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N48
cyclonev_lcell_comb \M4|Add8~25 (
// Equation(s):
// \M4|Add8~25_sumout  = SUM(( \M3|PR1[3][7]~q  ) + ( \M4|PR1[2][7]~q  ) + ( \M4|Add8~22  ))
// \M4|Add8~26  = CARRY(( \M3|PR1[3][7]~q  ) + ( \M4|PR1[2][7]~q  ) + ( \M4|Add8~22  ))

	.dataa(gnd),
	.datab(!\M3|PR1[3][7]~q ),
	.datac(!\M4|PR1[2][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~25_sumout ),
	.cout(\M4|Add8~26 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~25 .extended_lut = "off";
defparam \M4|Add8~25 .lut_mask = 64'h0000F0F000003333;
defparam \M4|Add8~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N51
cyclonev_lcell_comb \M4|Add9~29 (
// Equation(s):
// \M4|Add9~29_sumout  = SUM(( \M3|PR1[4][7]~q  ) + ( \M4|Add8~25_sumout  ) + ( \M4|Add9~26  ))
// \M4|Add9~30  = CARRY(( \M3|PR1[4][7]~q  ) + ( \M4|Add8~25_sumout  ) + ( \M4|Add9~26  ))

	.dataa(!\M3|PR1[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\M4|Add8~25_sumout ),
	.datag(gnd),
	.cin(\M4|Add9~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~29_sumout ),
	.cout(\M4|Add9~30 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~29 .extended_lut = "off";
defparam \M4|Add9~29 .lut_mask = 64'h0000FF0000005555;
defparam \M4|Add9~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N53
dffeas \M4|PR2[4][7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][7] .is_wysiwyg = "true";
defparam \M4|PR2[4][7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N21
cyclonev_lcell_comb \M4|Add10~29 (
// Equation(s):
// \M4|Add10~29_sumout  = SUM(( \M4|PR2[4][7]~q  ) + ( GND ) + ( \M4|Add10~26  ))
// \M4|Add10~30  = CARRY(( \M4|PR2[4][7]~q  ) + ( GND ) + ( \M4|Add10~26  ))

	.dataa(!\M4|PR2[4][7]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~29_sumout ),
	.cout(\M4|Add10~30 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~29 .extended_lut = "off";
defparam \M4|Add10~29 .lut_mask = 64'h0000FFFF00005555;
defparam \M4|Add10~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N48
cyclonev_lcell_comb \M4|Add11~25 (
// Equation(s):
// \M4|Add11~25_sumout  = SUM(( \M4|Add10~29_sumout  ) + ( GND ) + ( \M4|Add11~22  ))
// \M4|Add11~26  = CARRY(( \M4|Add10~29_sumout  ) + ( GND ) + ( \M4|Add11~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|Add10~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~25_sumout ),
	.cout(\M4|Add11~26 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~25 .extended_lut = "off";
defparam \M4|Add11~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M4|Add11~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N49
dffeas \M4|FIR_out[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[7] .is_wysiwyg = "true";
defparam \M4|FIR_out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y9_N24
cyclonev_lcell_comb \M4|Add7~33 (
// Equation(s):
// \M4|Add7~33_sumout  = SUM(( GND ) + ( GND ) + ( \M4|Add7~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add7~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M4|Add7~33 .extended_lut = "off";
defparam \M4|Add7~33 .lut_mask = 64'h0000FFFF00000000;
defparam \M4|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X87_Y9_N26
dffeas \M4|PR1[2][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR1[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR1[2][8] .is_wysiwyg = "true";
defparam \M4|PR1[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X87_Y7_N51
cyclonev_lcell_comb \M4|Add8~29 (
// Equation(s):
// \M4|Add8~29_sumout  = SUM(( GND ) + ( \M4|PR1[2][8]~q  ) + ( \M4|Add8~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|PR1[2][8]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add8~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add8~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M4|Add8~29 .extended_lut = "off";
defparam \M4|Add8~29 .lut_mask = 64'h0000F0F000000000;
defparam \M4|Add8~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X85_Y7_N54
cyclonev_lcell_comb \M4|Add9~33 (
// Equation(s):
// \M4|Add9~33_sumout  = SUM(( GND ) + ( \M4|Add8~29_sumout  ) + ( \M4|Add9~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|Add8~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add9~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add9~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M4|Add9~33 .extended_lut = "off";
defparam \M4|Add9~33 .lut_mask = 64'h0000F0F000000000;
defparam \M4|Add9~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X85_Y7_N56
dffeas \M4|PR2[4][8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add9~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|PR2[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \M4|PR2[4][8] .is_wysiwyg = "true";
defparam \M4|PR2[4][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N24
cyclonev_lcell_comb \M4|Add10~33 (
// Equation(s):
// \M4|Add10~33_sumout  = SUM(( \M4|PR2[4][8]~q  ) + ( GND ) + ( \M4|Add10~30  ))
// \M4|Add10~34  = CARRY(( \M4|PR2[4][8]~q  ) + ( GND ) + ( \M4|Add10~30  ))

	.dataa(gnd),
	.datab(!\M4|PR2[4][8]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~33_sumout ),
	.cout(\M4|Add10~34 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~33 .extended_lut = "off";
defparam \M4|Add10~33 .lut_mask = 64'h0000FFFF00003333;
defparam \M4|Add10~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N51
cyclonev_lcell_comb \M4|Add11~29 (
// Equation(s):
// \M4|Add11~29_sumout  = SUM(( \M4|Add10~33_sumout  ) + ( GND ) + ( \M4|Add11~26  ))
// \M4|Add11~30  = CARRY(( \M4|Add10~33_sumout  ) + ( GND ) + ( \M4|Add11~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|Add10~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~29_sumout ),
	.cout(\M4|Add11~30 ),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~29 .extended_lut = "off";
defparam \M4|Add11~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M4|Add11~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N53
dffeas \M4|FIR_out[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[8] .is_wysiwyg = "true";
defparam \M4|FIR_out[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N27
cyclonev_lcell_comb \M4|Add10~37 (
// Equation(s):
// \M4|Add10~37_sumout  = SUM(( GND ) + ( GND ) + ( \M4|Add10~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add10~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add10~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M4|Add10~37 .extended_lut = "off";
defparam \M4|Add10~37 .lut_mask = 64'h0000FFFF00000000;
defparam \M4|Add10~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y7_N54
cyclonev_lcell_comb \M4|Add11~33 (
// Equation(s):
// \M4|Add11~33_sumout  = SUM(( \M4|Add10~37_sumout  ) + ( GND ) + ( \M4|Add11~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M4|Add10~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M4|Add11~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M4|Add11~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M4|Add11~33 .extended_lut = "off";
defparam \M4|Add11~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \M4|Add11~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y7_N56
dffeas \M4|FIR_out[9] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M4|Add11~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M4|FIR_out [9]),
	.prn(vcc));
// synopsys translate_off
defparam \M4|FIR_out[9] .is_wysiwyg = "true";
defparam \M4|FIR_out[9] .power_up = "low";
// synopsys translate_on

// Location: DSP_X86_Y6_N0
cyclonev_mac \M1|M5|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\M2|Sample_Array[5][3]~SCLR_LUT_combout ,\M2|PR[4][2]~SCLR_LUT_combout ,\M2|PR[4][1]~SCLR_LUT_combout ,\M2|PR[4][0]~SCLR_LUT_combout }),
	.ay({vcc,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M5|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M5|Mult0~8 .accumulate_clock = "none";
defparam \M1|M5|Mult0~8 .ax_clock = "0";
defparam \M1|M5|Mult0~8 .ax_width = 4;
defparam \M1|M5|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M5|Mult0~8 .ay_scan_in_width = 3;
defparam \M1|M5|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M5|Mult0~8 .az_clock = "none";
defparam \M1|M5|Mult0~8 .bx_clock = "none";
defparam \M1|M5|Mult0~8 .by_clock = "none";
defparam \M1|M5|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M5|Mult0~8 .bz_clock = "none";
defparam \M1|M5|Mult0~8 .coef_a_0 = 0;
defparam \M1|M5|Mult0~8 .coef_a_1 = 0;
defparam \M1|M5|Mult0~8 .coef_a_2 = 0;
defparam \M1|M5|Mult0~8 .coef_a_3 = 0;
defparam \M1|M5|Mult0~8 .coef_a_4 = 0;
defparam \M1|M5|Mult0~8 .coef_a_5 = 0;
defparam \M1|M5|Mult0~8 .coef_a_6 = 0;
defparam \M1|M5|Mult0~8 .coef_a_7 = 0;
defparam \M1|M5|Mult0~8 .coef_b_0 = 0;
defparam \M1|M5|Mult0~8 .coef_b_1 = 0;
defparam \M1|M5|Mult0~8 .coef_b_2 = 0;
defparam \M1|M5|Mult0~8 .coef_b_3 = 0;
defparam \M1|M5|Mult0~8 .coef_b_4 = 0;
defparam \M1|M5|Mult0~8 .coef_b_5 = 0;
defparam \M1|M5|Mult0~8 .coef_b_6 = 0;
defparam \M1|M5|Mult0~8 .coef_b_7 = 0;
defparam \M1|M5|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M5|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M5|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M5|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M5|Mult0~8 .enable_double_accum = "false";
defparam \M1|M5|Mult0~8 .load_const_clock = "none";
defparam \M1|M5|Mult0~8 .load_const_value = 0;
defparam \M1|M5|Mult0~8 .mode_sub_location = 0;
defparam \M1|M5|Mult0~8 .negate_clock = "none";
defparam \M1|M5|Mult0~8 .operand_source_max = "input";
defparam \M1|M5|Mult0~8 .operand_source_may = "input";
defparam \M1|M5|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M5|Mult0~8 .operand_source_mby = "input";
defparam \M1|M5|Mult0~8 .operation_mode = "m9x9";
defparam \M1|M5|Mult0~8 .output_clock = "none";
defparam \M1|M5|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M5|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M5|Mult0~8 .result_a_width = 64;
defparam \M1|M5|Mult0~8 .signed_max = "false";
defparam \M1|M5|Mult0~8 .signed_may = "false";
defparam \M1|M5|Mult0~8 .signed_mbx = "false";
defparam \M1|M5|Mult0~8 .signed_mby = "false";
defparam \M1|M5|Mult0~8 .sub_clock = "none";
defparam \M1|M5|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y8_N0
cyclonev_mac \M1|M3|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\M2|Sample_Array[3][3]~SCLR_LUT_combout ,\M2|PR[2][2]~SCLR_LUT_combout ,\M2|PR[2][1]~SCLR_LUT_combout ,\M2|PR[2][0]~SCLR_LUT_combout }),
	.ay({vcc,vcc,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M3|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M3|Mult0~8 .accumulate_clock = "none";
defparam \M1|M3|Mult0~8 .ax_clock = "0";
defparam \M1|M3|Mult0~8 .ax_width = 4;
defparam \M1|M3|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M3|Mult0~8 .ay_scan_in_width = 4;
defparam \M1|M3|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M3|Mult0~8 .az_clock = "none";
defparam \M1|M3|Mult0~8 .bx_clock = "none";
defparam \M1|M3|Mult0~8 .by_clock = "none";
defparam \M1|M3|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M3|Mult0~8 .bz_clock = "none";
defparam \M1|M3|Mult0~8 .coef_a_0 = 0;
defparam \M1|M3|Mult0~8 .coef_a_1 = 0;
defparam \M1|M3|Mult0~8 .coef_a_2 = 0;
defparam \M1|M3|Mult0~8 .coef_a_3 = 0;
defparam \M1|M3|Mult0~8 .coef_a_4 = 0;
defparam \M1|M3|Mult0~8 .coef_a_5 = 0;
defparam \M1|M3|Mult0~8 .coef_a_6 = 0;
defparam \M1|M3|Mult0~8 .coef_a_7 = 0;
defparam \M1|M3|Mult0~8 .coef_b_0 = 0;
defparam \M1|M3|Mult0~8 .coef_b_1 = 0;
defparam \M1|M3|Mult0~8 .coef_b_2 = 0;
defparam \M1|M3|Mult0~8 .coef_b_3 = 0;
defparam \M1|M3|Mult0~8 .coef_b_4 = 0;
defparam \M1|M3|Mult0~8 .coef_b_5 = 0;
defparam \M1|M3|Mult0~8 .coef_b_6 = 0;
defparam \M1|M3|Mult0~8 .coef_b_7 = 0;
defparam \M1|M3|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M3|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M3|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M3|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M3|Mult0~8 .enable_double_accum = "false";
defparam \M1|M3|Mult0~8 .load_const_clock = "none";
defparam \M1|M3|Mult0~8 .load_const_value = 0;
defparam \M1|M3|Mult0~8 .mode_sub_location = 0;
defparam \M1|M3|Mult0~8 .negate_clock = "none";
defparam \M1|M3|Mult0~8 .operand_source_max = "input";
defparam \M1|M3|Mult0~8 .operand_source_may = "input";
defparam \M1|M3|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M3|Mult0~8 .operand_source_mby = "input";
defparam \M1|M3|Mult0~8 .operation_mode = "m9x9";
defparam \M1|M3|Mult0~8 .output_clock = "none";
defparam \M1|M3|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M3|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M3|Mult0~8 .result_a_width = 64;
defparam \M1|M3|Mult0~8 .signed_max = "false";
defparam \M1|M3|Mult0~8 .signed_may = "false";
defparam \M1|M3|Mult0~8 .signed_mbx = "false";
defparam \M1|M3|Mult0~8 .signed_mby = "false";
defparam \M1|M3|Mult0~8 .sub_clock = "none";
defparam \M1|M3|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y4_N0
cyclonev_mac \M1|M4|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\M2|Sample_Array[4][3]~SCLR_LUT_combout ,\M2|Sample_Array[4][2]~SCLR_LUT_combout ,\M2|Sample_Array[4][1]~SCLR_LUT_combout ,\M2|Sample_Array[4][0]~SCLR_LUT_combout }),
	.ay({vcc,gnd,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M4|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M4|Mult0~8 .accumulate_clock = "none";
defparam \M1|M4|Mult0~8 .ax_clock = "0";
defparam \M1|M4|Mult0~8 .ax_width = 4;
defparam \M1|M4|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M4|Mult0~8 .ay_scan_in_width = 4;
defparam \M1|M4|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M4|Mult0~8 .az_clock = "none";
defparam \M1|M4|Mult0~8 .bx_clock = "none";
defparam \M1|M4|Mult0~8 .by_clock = "none";
defparam \M1|M4|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M4|Mult0~8 .bz_clock = "none";
defparam \M1|M4|Mult0~8 .coef_a_0 = 0;
defparam \M1|M4|Mult0~8 .coef_a_1 = 0;
defparam \M1|M4|Mult0~8 .coef_a_2 = 0;
defparam \M1|M4|Mult0~8 .coef_a_3 = 0;
defparam \M1|M4|Mult0~8 .coef_a_4 = 0;
defparam \M1|M4|Mult0~8 .coef_a_5 = 0;
defparam \M1|M4|Mult0~8 .coef_a_6 = 0;
defparam \M1|M4|Mult0~8 .coef_a_7 = 0;
defparam \M1|M4|Mult0~8 .coef_b_0 = 0;
defparam \M1|M4|Mult0~8 .coef_b_1 = 0;
defparam \M1|M4|Mult0~8 .coef_b_2 = 0;
defparam \M1|M4|Mult0~8 .coef_b_3 = 0;
defparam \M1|M4|Mult0~8 .coef_b_4 = 0;
defparam \M1|M4|Mult0~8 .coef_b_5 = 0;
defparam \M1|M4|Mult0~8 .coef_b_6 = 0;
defparam \M1|M4|Mult0~8 .coef_b_7 = 0;
defparam \M1|M4|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M4|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M4|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M4|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M4|Mult0~8 .enable_double_accum = "false";
defparam \M1|M4|Mult0~8 .load_const_clock = "none";
defparam \M1|M4|Mult0~8 .load_const_value = 0;
defparam \M1|M4|Mult0~8 .mode_sub_location = 0;
defparam \M1|M4|Mult0~8 .negate_clock = "none";
defparam \M1|M4|Mult0~8 .operand_source_max = "input";
defparam \M1|M4|Mult0~8 .operand_source_may = "input";
defparam \M1|M4|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M4|Mult0~8 .operand_source_mby = "input";
defparam \M1|M4|Mult0~8 .operation_mode = "m9x9";
defparam \M1|M4|Mult0~8 .output_clock = "none";
defparam \M1|M4|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M4|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M4|Mult0~8 .result_a_width = 64;
defparam \M1|M4|Mult0~8 .signed_max = "false";
defparam \M1|M4|Mult0~8 .signed_may = "false";
defparam \M1|M4|Mult0~8 .signed_mbx = "false";
defparam \M1|M4|Mult0~8 .signed_mby = "false";
defparam \M1|M4|Mult0~8 .sub_clock = "none";
defparam \M1|M4|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N30
cyclonev_lcell_comb \M1|M4|Add0~17 (
// Equation(s):
// \M1|M4|Add0~17_sumout  = SUM(( !\M1|M5|Mult0~8_resulta  $ (!\M1|M3|Mult0~8_resulta  $ (\M1|M4|Mult0~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \M1|M4|Add0~18  = CARRY(( !\M1|M5|Mult0~8_resulta  $ (!\M1|M3|Mult0~8_resulta  $ (\M1|M4|Mult0~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \M1|M4|Add0~19  = SHARE((!\M1|M5|Mult0~8_resulta  & (\M1|M3|Mult0~8_resulta  & \M1|M4|Mult0~8_resulta )) # (\M1|M5|Mult0~8_resulta  & ((\M1|M4|Mult0~8_resulta ) # (\M1|M3|Mult0~8_resulta ))))

	.dataa(!\M1|M5|Mult0~8_resulta ),
	.datab(gnd),
	.datac(!\M1|M3|Mult0~8_resulta ),
	.datad(!\M1|M4|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M4|Add0~17_sumout ),
	.cout(\M1|M4|Add0~18 ),
	.shareout(\M1|M4|Add0~19 ));
// synopsys translate_off
defparam \M1|M4|Add0~17 .extended_lut = "off";
defparam \M1|M4|Add0~17 .lut_mask = 64'h0000055F00005AA5;
defparam \M1|M4|Add0~17 .shared_arith = "on";
// synopsys translate_on

// Location: DSP_X86_Y2_N0
cyclonev_mac \M1|M0|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({gnd,vcc,gnd}),
	.ay({\Sample_in[3]~input_o ,\Sample_in[2]~input_o ,\Sample_in[1]~input_o ,\Sample_in[0]~input_o }),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk(3'b000),
	.aclr(2'b00),
	.ena(3'b111),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M0|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M0|Mult0~8 .accumulate_clock = "none";
defparam \M1|M0|Mult0~8 .ax_clock = "none";
defparam \M1|M0|Mult0~8 .ax_width = 3;
defparam \M1|M0|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M0|Mult0~8 .ay_scan_in_width = 4;
defparam \M1|M0|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M0|Mult0~8 .az_clock = "none";
defparam \M1|M0|Mult0~8 .bx_clock = "none";
defparam \M1|M0|Mult0~8 .by_clock = "none";
defparam \M1|M0|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M0|Mult0~8 .bz_clock = "none";
defparam \M1|M0|Mult0~8 .coef_a_0 = 0;
defparam \M1|M0|Mult0~8 .coef_a_1 = 0;
defparam \M1|M0|Mult0~8 .coef_a_2 = 0;
defparam \M1|M0|Mult0~8 .coef_a_3 = 0;
defparam \M1|M0|Mult0~8 .coef_a_4 = 0;
defparam \M1|M0|Mult0~8 .coef_a_5 = 0;
defparam \M1|M0|Mult0~8 .coef_a_6 = 0;
defparam \M1|M0|Mult0~8 .coef_a_7 = 0;
defparam \M1|M0|Mult0~8 .coef_b_0 = 0;
defparam \M1|M0|Mult0~8 .coef_b_1 = 0;
defparam \M1|M0|Mult0~8 .coef_b_2 = 0;
defparam \M1|M0|Mult0~8 .coef_b_3 = 0;
defparam \M1|M0|Mult0~8 .coef_b_4 = 0;
defparam \M1|M0|Mult0~8 .coef_b_5 = 0;
defparam \M1|M0|Mult0~8 .coef_b_6 = 0;
defparam \M1|M0|Mult0~8 .coef_b_7 = 0;
defparam \M1|M0|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M0|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M0|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M0|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M0|Mult0~8 .enable_double_accum = "false";
defparam \M1|M0|Mult0~8 .load_const_clock = "none";
defparam \M1|M0|Mult0~8 .load_const_value = 0;
defparam \M1|M0|Mult0~8 .mode_sub_location = 0;
defparam \M1|M0|Mult0~8 .negate_clock = "none";
defparam \M1|M0|Mult0~8 .operand_source_max = "input";
defparam \M1|M0|Mult0~8 .operand_source_may = "input";
defparam \M1|M0|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M0|Mult0~8 .operand_source_mby = "input";
defparam \M1|M0|Mult0~8 .operation_mode = "m18x18_full";
defparam \M1|M0|Mult0~8 .output_clock = "none";
defparam \M1|M0|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M0|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M0|Mult0~8 .result_a_width = 64;
defparam \M1|M0|Mult0~8 .signed_max = "false";
defparam \M1|M0|Mult0~8 .signed_may = "false";
defparam \M1|M0|Mult0~8 .signed_mbx = "false";
defparam \M1|M0|Mult0~8 .signed_mby = "false";
defparam \M1|M0|Mult0~8 .sub_clock = "none";
defparam \M1|M0|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y10_N0
cyclonev_mac \M1|M2|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\M2|Sample_Array[2][3]~SCLR_LUT_combout ,\M2|Sample_Array[2][2]~SCLR_LUT_combout ,\M2|PR[1][1]~SCLR_LUT_combout ,\M2|PR[1][0]~SCLR_LUT_combout }),
	.ay({vcc,gnd,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M2|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M2|Mult0~8 .accumulate_clock = "none";
defparam \M1|M2|Mult0~8 .ax_clock = "0";
defparam \M1|M2|Mult0~8 .ax_width = 4;
defparam \M1|M2|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M2|Mult0~8 .ay_scan_in_width = 4;
defparam \M1|M2|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M2|Mult0~8 .az_clock = "none";
defparam \M1|M2|Mult0~8 .bx_clock = "none";
defparam \M1|M2|Mult0~8 .by_clock = "none";
defparam \M1|M2|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M2|Mult0~8 .bz_clock = "none";
defparam \M1|M2|Mult0~8 .coef_a_0 = 0;
defparam \M1|M2|Mult0~8 .coef_a_1 = 0;
defparam \M1|M2|Mult0~8 .coef_a_2 = 0;
defparam \M1|M2|Mult0~8 .coef_a_3 = 0;
defparam \M1|M2|Mult0~8 .coef_a_4 = 0;
defparam \M1|M2|Mult0~8 .coef_a_5 = 0;
defparam \M1|M2|Mult0~8 .coef_a_6 = 0;
defparam \M1|M2|Mult0~8 .coef_a_7 = 0;
defparam \M1|M2|Mult0~8 .coef_b_0 = 0;
defparam \M1|M2|Mult0~8 .coef_b_1 = 0;
defparam \M1|M2|Mult0~8 .coef_b_2 = 0;
defparam \M1|M2|Mult0~8 .coef_b_3 = 0;
defparam \M1|M2|Mult0~8 .coef_b_4 = 0;
defparam \M1|M2|Mult0~8 .coef_b_5 = 0;
defparam \M1|M2|Mult0~8 .coef_b_6 = 0;
defparam \M1|M2|Mult0~8 .coef_b_7 = 0;
defparam \M1|M2|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M2|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M2|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M2|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M2|Mult0~8 .enable_double_accum = "false";
defparam \M1|M2|Mult0~8 .load_const_clock = "none";
defparam \M1|M2|Mult0~8 .load_const_value = 0;
defparam \M1|M2|Mult0~8 .mode_sub_location = 0;
defparam \M1|M2|Mult0~8 .negate_clock = "none";
defparam \M1|M2|Mult0~8 .operand_source_max = "input";
defparam \M1|M2|Mult0~8 .operand_source_may = "input";
defparam \M1|M2|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M2|Mult0~8 .operand_source_mby = "input";
defparam \M1|M2|Mult0~8 .operation_mode = "m9x9";
defparam \M1|M2|Mult0~8 .output_clock = "none";
defparam \M1|M2|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M2|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M2|Mult0~8 .result_a_width = 64;
defparam \M1|M2|Mult0~8 .signed_max = "false";
defparam \M1|M2|Mult0~8 .signed_may = "false";
defparam \M1|M2|Mult0~8 .signed_mbx = "false";
defparam \M1|M2|Mult0~8 .signed_mby = "false";
defparam \M1|M2|Mult0~8 .sub_clock = "none";
defparam \M1|M2|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: DSP_X86_Y12_N0
cyclonev_mac \M1|M1|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\M2|PR[0][4]~SCLR_LUT_combout ,\M2|PR[0][3]~SCLR_LUT_combout ,\M2|PR[0][2]~SCLR_LUT_combout ,\M2|PR[0][1]~SCLR_LUT_combout }),
	.ay({vcc,gnd,vcc}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M1|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M1|Mult0~8 .accumulate_clock = "none";
defparam \M1|M1|Mult0~8 .ax_clock = "0";
defparam \M1|M1|Mult0~8 .ax_width = 4;
defparam \M1|M1|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M1|Mult0~8 .ay_scan_in_width = 3;
defparam \M1|M1|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M1|Mult0~8 .az_clock = "none";
defparam \M1|M1|Mult0~8 .bx_clock = "none";
defparam \M1|M1|Mult0~8 .by_clock = "none";
defparam \M1|M1|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M1|Mult0~8 .bz_clock = "none";
defparam \M1|M1|Mult0~8 .coef_a_0 = 0;
defparam \M1|M1|Mult0~8 .coef_a_1 = 0;
defparam \M1|M1|Mult0~8 .coef_a_2 = 0;
defparam \M1|M1|Mult0~8 .coef_a_3 = 0;
defparam \M1|M1|Mult0~8 .coef_a_4 = 0;
defparam \M1|M1|Mult0~8 .coef_a_5 = 0;
defparam \M1|M1|Mult0~8 .coef_a_6 = 0;
defparam \M1|M1|Mult0~8 .coef_a_7 = 0;
defparam \M1|M1|Mult0~8 .coef_b_0 = 0;
defparam \M1|M1|Mult0~8 .coef_b_1 = 0;
defparam \M1|M1|Mult0~8 .coef_b_2 = 0;
defparam \M1|M1|Mult0~8 .coef_b_3 = 0;
defparam \M1|M1|Mult0~8 .coef_b_4 = 0;
defparam \M1|M1|Mult0~8 .coef_b_5 = 0;
defparam \M1|M1|Mult0~8 .coef_b_6 = 0;
defparam \M1|M1|Mult0~8 .coef_b_7 = 0;
defparam \M1|M1|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M1|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M1|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M1|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M1|Mult0~8 .enable_double_accum = "false";
defparam \M1|M1|Mult0~8 .load_const_clock = "none";
defparam \M1|M1|Mult0~8 .load_const_value = 0;
defparam \M1|M1|Mult0~8 .mode_sub_location = 0;
defparam \M1|M1|Mult0~8 .negate_clock = "none";
defparam \M1|M1|Mult0~8 .operand_source_max = "input";
defparam \M1|M1|Mult0~8 .operand_source_may = "input";
defparam \M1|M1|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M1|Mult0~8 .operand_source_mby = "input";
defparam \M1|M1|Mult0~8 .operation_mode = "m9x9";
defparam \M1|M1|Mult0~8 .output_clock = "none";
defparam \M1|M1|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M1|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M1|Mult0~8 .result_a_width = 64;
defparam \M1|M1|Mult0~8 .signed_max = "false";
defparam \M1|M1|Mult0~8 .signed_may = "false";
defparam \M1|M1|Mult0~8 .signed_mbx = "false";
defparam \M1|M1|Mult0~8 .signed_mby = "false";
defparam \M1|M1|Mult0~8 .sub_clock = "none";
defparam \M1|M1|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N0
cyclonev_lcell_comb \M1|M2|Add0~1 (
// Equation(s):
// \M1|M2|Add0~1_sumout  = SUM(( !\M1|M0|Mult0~8_resulta  $ (!\M1|M2|Mult0~8_resulta  $ (\M1|M1|Mult0~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \M1|M2|Add0~2  = CARRY(( !\M1|M0|Mult0~8_resulta  $ (!\M1|M2|Mult0~8_resulta  $ (\M1|M1|Mult0~8_resulta )) ) + ( !VCC ) + ( !VCC ))
// \M1|M2|Add0~3  = SHARE((!\M1|M0|Mult0~8_resulta  & (\M1|M2|Mult0~8_resulta  & \M1|M1|Mult0~8_resulta )) # (\M1|M0|Mult0~8_resulta  & ((\M1|M1|Mult0~8_resulta ) # (\M1|M2|Mult0~8_resulta ))))

	.dataa(!\M1|M0|Mult0~8_resulta ),
	.datab(gnd),
	.datac(!\M1|M2|Mult0~8_resulta ),
	.datad(!\M1|M1|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M2|Add0~1_sumout ),
	.cout(\M1|M2|Add0~2 ),
	.shareout(\M1|M2|Add0~3 ));
// synopsys translate_off
defparam \M1|M2|Add0~1 .extended_lut = "off";
defparam \M1|M2|Add0~1 .lut_mask = 64'h0000055F00005AA5;
defparam \M1|M2|Add0~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N30
cyclonev_lcell_comb \M1|M4|Add0~1 (
// Equation(s):
// \M1|M4|Add0~1_sumout  = SUM(( \M1|M2|Add0~1_sumout  ) + ( \M1|M4|Add0~17_sumout  ) + ( !VCC ))
// \M1|M4|Add0~2  = CARRY(( \M1|M2|Add0~1_sumout  ) + ( \M1|M4|Add0~17_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M4|Add0~17_sumout ),
	.datad(!\M1|M2|Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M4|Add0~1_sumout ),
	.cout(\M1|M4|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \M1|M4|Add0~1 .extended_lut = "off";
defparam \M1|M4|Add0~1 .lut_mask = 64'h0000F0F0000000FF;
defparam \M1|M4|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: DSP_X86_Y14_N0
cyclonev_mac \M1|M6|Mult0~8 (
	.sub(gnd),
	.negate(gnd),
	.accumulate(gnd),
	.loadconst(gnd),
	.ax({\M2|Sample_Array[6][3]~SCLR_LUT_combout ,\M2|Sample_Array[6][2]~SCLR_LUT_combout ,\M2|PR[5][1]~SCLR_LUT_combout ,\M2|PR[5][0]~SCLR_LUT_combout }),
	.ay({gnd,vcc,gnd}),
	.az(26'b00000000000000000000000000),
	.bx(18'b000000000000000000),
	.by(19'b0000000000000000000),
	.bz(18'b000000000000000000),
	.coefsela(3'b000),
	.coefselb(3'b000),
	.clk({gnd,gnd,\clock~inputCLKENA0_outclk }),
	.aclr({gnd,gnd}),
	.ena({vcc,vcc,vcc}),
	.scanin(27'b000000000000000000000000000),
	.chainin(1'b0),
	.dftout(),
	.resulta(\M1|M6|Mult0~8_RESULTA_bus ),
	.resultb(),
	.scanout(),
	.chainout());
// synopsys translate_off
defparam \M1|M6|Mult0~8 .accumulate_clock = "none";
defparam \M1|M6|Mult0~8 .ax_clock = "0";
defparam \M1|M6|Mult0~8 .ax_width = 4;
defparam \M1|M6|Mult0~8 .ay_scan_in_clock = "none";
defparam \M1|M6|Mult0~8 .ay_scan_in_width = 3;
defparam \M1|M6|Mult0~8 .ay_use_scan_in = "false";
defparam \M1|M6|Mult0~8 .az_clock = "none";
defparam \M1|M6|Mult0~8 .bx_clock = "none";
defparam \M1|M6|Mult0~8 .by_clock = "none";
defparam \M1|M6|Mult0~8 .by_use_scan_in = "false";
defparam \M1|M6|Mult0~8 .bz_clock = "none";
defparam \M1|M6|Mult0~8 .coef_a_0 = 0;
defparam \M1|M6|Mult0~8 .coef_a_1 = 0;
defparam \M1|M6|Mult0~8 .coef_a_2 = 0;
defparam \M1|M6|Mult0~8 .coef_a_3 = 0;
defparam \M1|M6|Mult0~8 .coef_a_4 = 0;
defparam \M1|M6|Mult0~8 .coef_a_5 = 0;
defparam \M1|M6|Mult0~8 .coef_a_6 = 0;
defparam \M1|M6|Mult0~8 .coef_a_7 = 0;
defparam \M1|M6|Mult0~8 .coef_b_0 = 0;
defparam \M1|M6|Mult0~8 .coef_b_1 = 0;
defparam \M1|M6|Mult0~8 .coef_b_2 = 0;
defparam \M1|M6|Mult0~8 .coef_b_3 = 0;
defparam \M1|M6|Mult0~8 .coef_b_4 = 0;
defparam \M1|M6|Mult0~8 .coef_b_5 = 0;
defparam \M1|M6|Mult0~8 .coef_b_6 = 0;
defparam \M1|M6|Mult0~8 .coef_b_7 = 0;
defparam \M1|M6|Mult0~8 .coef_sel_a_clock = "none";
defparam \M1|M6|Mult0~8 .coef_sel_b_clock = "none";
defparam \M1|M6|Mult0~8 .delay_scan_out_ay = "false";
defparam \M1|M6|Mult0~8 .delay_scan_out_by = "false";
defparam \M1|M6|Mult0~8 .enable_double_accum = "false";
defparam \M1|M6|Mult0~8 .load_const_clock = "none";
defparam \M1|M6|Mult0~8 .load_const_value = 0;
defparam \M1|M6|Mult0~8 .mode_sub_location = 0;
defparam \M1|M6|Mult0~8 .negate_clock = "none";
defparam \M1|M6|Mult0~8 .operand_source_max = "input";
defparam \M1|M6|Mult0~8 .operand_source_may = "input";
defparam \M1|M6|Mult0~8 .operand_source_mbx = "input";
defparam \M1|M6|Mult0~8 .operand_source_mby = "input";
defparam \M1|M6|Mult0~8 .operation_mode = "m9x9";
defparam \M1|M6|Mult0~8 .output_clock = "none";
defparam \M1|M6|Mult0~8 .preadder_subtract_a = "false";
defparam \M1|M6|Mult0~8 .preadder_subtract_b = "false";
defparam \M1|M6|Mult0~8 .result_a_width = 64;
defparam \M1|M6|Mult0~8 .signed_max = "false";
defparam \M1|M6|Mult0~8 .signed_may = "false";
defparam \M1|M6|Mult0~8 .signed_mbx = "false";
defparam \M1|M6|Mult0~8 .signed_mby = "false";
defparam \M1|M6|Mult0~8 .sub_clock = "none";
defparam \M1|M6|Mult0~8 .use_chainadder = "false";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N0
cyclonev_lcell_comb \M1|M6|Add0~1 (
// Equation(s):
// \M1|M6|Add0~1_sumout  = SUM(( \M1|M6|Mult0~8_resulta  ) + ( \M1|M4|Add0~1_sumout  ) + ( !VCC ))
// \M1|M6|Add0~2  = CARRY(( \M1|M6|Mult0~8_resulta  ) + ( \M1|M4|Add0~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\M1|M4|Add0~1_sumout ),
	.datac(gnd),
	.datad(!\M1|M6|Mult0~8_resulta ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~1_sumout ),
	.cout(\M1|M6|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~1 .extended_lut = "off";
defparam \M1|M6|Add0~1 .lut_mask = 64'h0000CCCC000000FF;
defparam \M1|M6|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N1
dffeas \M1|FIR_out_MAC[0] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [0]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[0] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N33
cyclonev_lcell_comb \M1|M4|Add0~21 (
// Equation(s):
// \M1|M4|Add0~21_sumout  = SUM(( !\M1|M5|Mult0~9  $ (!\M1|M3|Mult0~9  $ (\M1|M4|Mult0~9 )) ) + ( \M1|M4|Add0~19  ) + ( \M1|M4|Add0~18  ))
// \M1|M4|Add0~22  = CARRY(( !\M1|M5|Mult0~9  $ (!\M1|M3|Mult0~9  $ (\M1|M4|Mult0~9 )) ) + ( \M1|M4|Add0~19  ) + ( \M1|M4|Add0~18  ))
// \M1|M4|Add0~23  = SHARE((!\M1|M5|Mult0~9  & (\M1|M3|Mult0~9  & \M1|M4|Mult0~9 )) # (\M1|M5|Mult0~9  & ((\M1|M4|Mult0~9 ) # (\M1|M3|Mult0~9 ))))

	.dataa(gnd),
	.datab(!\M1|M5|Mult0~9 ),
	.datac(!\M1|M3|Mult0~9 ),
	.datad(!\M1|M4|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M4|Add0~18 ),
	.sharein(\M1|M4|Add0~19 ),
	.combout(),
	.sumout(\M1|M4|Add0~21_sumout ),
	.cout(\M1|M4|Add0~22 ),
	.shareout(\M1|M4|Add0~23 ));
// synopsys translate_off
defparam \M1|M4|Add0~21 .extended_lut = "off";
defparam \M1|M4|Add0~21 .lut_mask = 64'h0000033F00003CC3;
defparam \M1|M4|Add0~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N3
cyclonev_lcell_comb \M1|M2|Add0~5 (
// Equation(s):
// \M1|M2|Add0~5_sumout  = SUM(( !\M1|M0|Mult0~9  $ (!\M1|M2|Mult0~9  $ (\M1|M1|Mult0~9 )) ) + ( \M1|M2|Add0~3  ) + ( \M1|M2|Add0~2  ))
// \M1|M2|Add0~6  = CARRY(( !\M1|M0|Mult0~9  $ (!\M1|M2|Mult0~9  $ (\M1|M1|Mult0~9 )) ) + ( \M1|M2|Add0~3  ) + ( \M1|M2|Add0~2  ))
// \M1|M2|Add0~7  = SHARE((!\M1|M0|Mult0~9  & (\M1|M2|Mult0~9  & \M1|M1|Mult0~9 )) # (\M1|M0|Mult0~9  & ((\M1|M1|Mult0~9 ) # (\M1|M2|Mult0~9 ))))

	.dataa(gnd),
	.datab(!\M1|M0|Mult0~9 ),
	.datac(!\M1|M2|Mult0~9 ),
	.datad(!\M1|M1|Mult0~9 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M2|Add0~2 ),
	.sharein(\M1|M2|Add0~3 ),
	.combout(),
	.sumout(\M1|M2|Add0~5_sumout ),
	.cout(\M1|M2|Add0~6 ),
	.shareout(\M1|M2|Add0~7 ));
// synopsys translate_off
defparam \M1|M2|Add0~5 .extended_lut = "off";
defparam \M1|M2|Add0~5 .lut_mask = 64'h0000033F00003CC3;
defparam \M1|M2|Add0~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N33
cyclonev_lcell_comb \M1|M4|Add0~5 (
// Equation(s):
// \M1|M4|Add0~5_sumout  = SUM(( \M1|M2|Add0~5_sumout  ) + ( \M1|M4|Add0~21_sumout  ) + ( \M1|M4|Add0~2  ))
// \M1|M4|Add0~6  = CARRY(( \M1|M2|Add0~5_sumout  ) + ( \M1|M4|Add0~21_sumout  ) + ( \M1|M4|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M4|Add0~21_sumout ),
	.datad(!\M1|M2|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M4|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M4|Add0~5_sumout ),
	.cout(\M1|M4|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \M1|M4|Add0~5 .extended_lut = "off";
defparam \M1|M4|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \M1|M4|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N3
cyclonev_lcell_comb \M1|M6|Add0~5 (
// Equation(s):
// \M1|M6|Add0~5_sumout  = SUM(( \M1|M4|Add0~5_sumout  ) + ( \M1|M6|Mult0~9  ) + ( \M1|M6|Add0~2  ))
// \M1|M6|Add0~6  = CARRY(( \M1|M4|Add0~5_sumout  ) + ( \M1|M6|Mult0~9  ) + ( \M1|M6|Add0~2  ))

	.dataa(!\M1|M4|Add0~5_sumout ),
	.datab(gnd),
	.datac(!\M1|M6|Mult0~9 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~5_sumout ),
	.cout(\M1|M6|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~5 .extended_lut = "off";
defparam \M1|M6|Add0~5 .lut_mask = 64'h0000F0F000005555;
defparam \M1|M6|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N4
dffeas \M1|FIR_out_MAC[1] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [1]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[1] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N6
cyclonev_lcell_comb \M1|M2|Add0~9 (
// Equation(s):
// \M1|M2|Add0~9_sumout  = SUM(( !\M1|M0|Mult0~10  $ (!\M1|M1|Mult0~10  $ (\M1|M2|Mult0~10 )) ) + ( \M1|M2|Add0~7  ) + ( \M1|M2|Add0~6  ))
// \M1|M2|Add0~10  = CARRY(( !\M1|M0|Mult0~10  $ (!\M1|M1|Mult0~10  $ (\M1|M2|Mult0~10 )) ) + ( \M1|M2|Add0~7  ) + ( \M1|M2|Add0~6  ))
// \M1|M2|Add0~11  = SHARE((!\M1|M0|Mult0~10  & (\M1|M1|Mult0~10  & \M1|M2|Mult0~10 )) # (\M1|M0|Mult0~10  & ((\M1|M2|Mult0~10 ) # (\M1|M1|Mult0~10 ))))

	.dataa(!\M1|M0|Mult0~10 ),
	.datab(gnd),
	.datac(!\M1|M1|Mult0~10 ),
	.datad(!\M1|M2|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M2|Add0~6 ),
	.sharein(\M1|M2|Add0~7 ),
	.combout(),
	.sumout(\M1|M2|Add0~9_sumout ),
	.cout(\M1|M2|Add0~10 ),
	.shareout(\M1|M2|Add0~11 ));
// synopsys translate_off
defparam \M1|M2|Add0~9 .extended_lut = "off";
defparam \M1|M2|Add0~9 .lut_mask = 64'h0000055F00005AA5;
defparam \M1|M2|Add0~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N36
cyclonev_lcell_comb \M1|M4|Add0~25 (
// Equation(s):
// \M1|M4|Add0~25_sumout  = SUM(( !\M1|M5|Mult0~10  $ (!\M1|M4|Mult0~10  $ (\M1|M3|Mult0~10 )) ) + ( \M1|M4|Add0~23  ) + ( \M1|M4|Add0~22  ))
// \M1|M4|Add0~26  = CARRY(( !\M1|M5|Mult0~10  $ (!\M1|M4|Mult0~10  $ (\M1|M3|Mult0~10 )) ) + ( \M1|M4|Add0~23  ) + ( \M1|M4|Add0~22  ))
// \M1|M4|Add0~27  = SHARE((!\M1|M5|Mult0~10  & (\M1|M4|Mult0~10  & \M1|M3|Mult0~10 )) # (\M1|M5|Mult0~10  & ((\M1|M3|Mult0~10 ) # (\M1|M4|Mult0~10 ))))

	.dataa(!\M1|M5|Mult0~10 ),
	.datab(gnd),
	.datac(!\M1|M4|Mult0~10 ),
	.datad(!\M1|M3|Mult0~10 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M4|Add0~22 ),
	.sharein(\M1|M4|Add0~23 ),
	.combout(),
	.sumout(\M1|M4|Add0~25_sumout ),
	.cout(\M1|M4|Add0~26 ),
	.shareout(\M1|M4|Add0~27 ));
// synopsys translate_off
defparam \M1|M4|Add0~25 .extended_lut = "off";
defparam \M1|M4|Add0~25 .lut_mask = 64'h0000055F00005AA5;
defparam \M1|M4|Add0~25 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N36
cyclonev_lcell_comb \M1|M4|Add0~9 (
// Equation(s):
// \M1|M4|Add0~9_sumout  = SUM(( \M1|M4|Add0~25_sumout  ) + ( \M1|M2|Add0~9_sumout  ) + ( \M1|M4|Add0~6  ))
// \M1|M4|Add0~10  = CARRY(( \M1|M4|Add0~25_sumout  ) + ( \M1|M2|Add0~9_sumout  ) + ( \M1|M4|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M2|Add0~9_sumout ),
	.datad(!\M1|M4|Add0~25_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M4|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M4|Add0~9_sumout ),
	.cout(\M1|M4|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \M1|M4|Add0~9 .extended_lut = "off";
defparam \M1|M4|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M1|M4|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N6
cyclonev_lcell_comb \M1|M6|Add0~9 (
// Equation(s):
// \M1|M6|Add0~9_sumout  = SUM(( \M1|M4|Add0~9_sumout  ) + ( \M1|M6|Mult0~10  ) + ( \M1|M6|Add0~6  ))
// \M1|M6|Add0~10  = CARRY(( \M1|M4|Add0~9_sumout  ) + ( \M1|M6|Mult0~10  ) + ( \M1|M6|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M6|Mult0~10 ),
	.datad(!\M1|M4|Add0~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~9_sumout ),
	.cout(\M1|M6|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~9 .extended_lut = "off";
defparam \M1|M6|Add0~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \M1|M6|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N8
dffeas \M1|FIR_out_MAC[2] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [2]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[2] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N39
cyclonev_lcell_comb \M1|M4|Add0~29 (
// Equation(s):
// \M1|M4|Add0~29_sumout  = SUM(( !\M1|M4|Mult0~11  $ (!\M1|M5|Mult0~11  $ (\M1|M3|Mult0~11 )) ) + ( \M1|M4|Add0~27  ) + ( \M1|M4|Add0~26  ))

	.dataa(gnd),
	.datab(!\M1|M4|Mult0~11 ),
	.datac(!\M1|M5|Mult0~11 ),
	.datad(!\M1|M3|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M4|Add0~26 ),
	.sharein(\M1|M4|Add0~27 ),
	.combout(),
	.sumout(\M1|M4|Add0~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M1|M4|Add0~29 .extended_lut = "off";
defparam \M1|M4|Add0~29 .lut_mask = 64'h0000000000003CC3;
defparam \M1|M4|Add0~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X85_Y8_N9
cyclonev_lcell_comb \M1|M2|Add0~13 (
// Equation(s):
// \M1|M2|Add0~13_sumout  = SUM(( !\M1|M0|Mult0~11  $ (!\M1|M1|Mult0~11  $ (\M1|M2|Mult0~11 )) ) + ( \M1|M2|Add0~11  ) + ( \M1|M2|Add0~10  ))

	.dataa(gnd),
	.datab(!\M1|M0|Mult0~11 ),
	.datac(!\M1|M1|Mult0~11 ),
	.datad(!\M1|M2|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M2|Add0~10 ),
	.sharein(\M1|M2|Add0~11 ),
	.combout(),
	.sumout(\M1|M2|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M1|M2|Add0~13 .extended_lut = "off";
defparam \M1|M2|Add0~13 .lut_mask = 64'h0000000000003CC3;
defparam \M1|M2|Add0~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N39
cyclonev_lcell_comb \M1|M4|Add0~13 (
// Equation(s):
// \M1|M4|Add0~13_sumout  = SUM(( \M1|M2|Add0~13_sumout  ) + ( \M1|M4|Add0~29_sumout  ) + ( \M1|M4|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M4|Add0~29_sumout ),
	.datad(!\M1|M2|Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M4|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M4|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M1|M4|Add0~13 .extended_lut = "off";
defparam \M1|M4|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \M1|M4|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N9
cyclonev_lcell_comb \M1|M6|Add0~13 (
// Equation(s):
// \M1|M6|Add0~13_sumout  = SUM(( \M1|M6|Mult0~11  ) + ( \M1|M4|Add0~13_sumout  ) + ( \M1|M6|Add0~10  ))
// \M1|M6|Add0~14  = CARRY(( \M1|M6|Mult0~11  ) + ( \M1|M4|Add0~13_sumout  ) + ( \M1|M6|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M4|Add0~13_sumout ),
	.datad(!\M1|M6|Mult0~11 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~13_sumout ),
	.cout(\M1|M6|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~13 .extended_lut = "off";
defparam \M1|M6|Add0~13 .lut_mask = 64'h0000F0F0000000FF;
defparam \M1|M6|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N10
dffeas \M1|FIR_out_MAC[3] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [3]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[3] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N12
cyclonev_lcell_comb \M1|M6|Add0~17 (
// Equation(s):
// \M1|M6|Add0~17_sumout  = SUM(( GND ) + ( \M1|M6|Mult0~12  ) + ( \M1|M6|Add0~14  ))
// \M1|M6|Add0~18  = CARRY(( GND ) + ( \M1|M6|Mult0~12  ) + ( \M1|M6|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M6|Mult0~12 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~17_sumout ),
	.cout(\M1|M6|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~17 .extended_lut = "off";
defparam \M1|M6|Add0~17 .lut_mask = 64'h0000F0F000000000;
defparam \M1|M6|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N13
dffeas \M1|FIR_out_MAC[4] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [4]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[4] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N15
cyclonev_lcell_comb \M1|M6|Add0~21 (
// Equation(s):
// \M1|M6|Add0~21_sumout  = SUM(( GND ) + ( \M1|M6|Mult0~13  ) + ( \M1|M6|Add0~18  ))
// \M1|M6|Add0~22  = CARRY(( GND ) + ( \M1|M6|Mult0~13  ) + ( \M1|M6|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M6|Mult0~13 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~21_sumout ),
	.cout(\M1|M6|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~21 .extended_lut = "off";
defparam \M1|M6|Add0~21 .lut_mask = 64'h0000F0F000000000;
defparam \M1|M6|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N17
dffeas \M1|FIR_out_MAC[5] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [5]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[5] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N18
cyclonev_lcell_comb \M1|M6|Add0~25 (
// Equation(s):
// \M1|M6|Add0~25_sumout  = SUM(( GND ) + ( \M1|M6|Mult0~14  ) + ( \M1|M6|Add0~22  ))
// \M1|M6|Add0~26  = CARRY(( GND ) + ( \M1|M6|Mult0~14  ) + ( \M1|M6|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\M1|M6|Mult0~14 ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~25_sumout ),
	.cout(\M1|M6|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~25 .extended_lut = "off";
defparam \M1|M6|Add0~25 .lut_mask = 64'h0000F0F000000000;
defparam \M1|M6|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N19
dffeas \M1|FIR_out_MAC[6] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [6]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[6] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N21
cyclonev_lcell_comb \M1|M6|Add0~29 (
// Equation(s):
// \M1|M6|Add0~29_sumout  = SUM(( \M1|M6|Mult0~15  ) + ( GND ) + ( \M1|M6|Add0~26  ))
// \M1|M6|Add0~30  = CARRY(( \M1|M6|Mult0~15  ) + ( GND ) + ( \M1|M6|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\M1|M6|Mult0~15 ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~29_sumout ),
	.cout(\M1|M6|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~29 .extended_lut = "off";
defparam \M1|M6|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \M1|M6|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N22
dffeas \M1|FIR_out_MAC[7] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [7]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[7] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X84_Y8_N24
cyclonev_lcell_comb \M1|M6|Add0~33 (
// Equation(s):
// \M1|M6|Add0~33_sumout  = SUM(( GND ) + ( GND ) + ( \M1|M6|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\M1|M6|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\M1|M6|Add0~33_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \M1|M6|Add0~33 .extended_lut = "off";
defparam \M1|M6|Add0~33 .lut_mask = 64'h0000FFFF00000000;
defparam \M1|M6|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X84_Y8_N25
dffeas \M1|FIR_out_MAC[8] (
	.clk(\clock~inputCLKENA0_outclk ),
	.d(\M1|M6|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\reset~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\M1|FIR_out_MAC [8]),
	.prn(vcc));
// synopsys translate_off
defparam \M1|FIR_out_MAC[8] .is_wysiwyg = "true";
defparam \M1|FIR_out_MAC[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y47_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
