# Reading D:/altera/13.0/modelsim_ase/tcl/vsim/pref.tcl 
# do proc_MD_MI_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied D:\altera\13.0\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_even_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2M
# -- Compiling architecture comportamiento of mux2M
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_secuenciamiento_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_cam_datos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_decodificador_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CP/CODIGO/regcp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity regCP
# -- Compiling architecture comportamiento of regCP
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity decocamino
# -- Compiling architecture comportamiento of decocamino
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopALU
# -- Compiling architecture comportamiento of decoopALU
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopMD
# -- Compiling architecture comportamiento of decoopMD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity deco_excep
# -- Compiling architecture comportamiento of deco_excep
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTD
# -- Compiling architecture compor of FMTD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux3
# -- Compiling architecture comportamiento of mux3
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux2
# -- Compiling architecture comportamiento of mux2
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling entity cuatro
# -- Compiling architecture comportamiento of cuatro
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sumador
# -- Compiling architecture comportamiento of sumador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTS
# -- Compiling architecture compor of FMTS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity muxdirec
# -- Compiling architecture comportamiento of muxdirec
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sum_secu
# -- Compiling architecture comportamiento of sum_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MI
# -- Compiling architecture comport of acceso_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MD
# -- Compiling architecture comport of acceso_MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package componentes_MD_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_proc_MD_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package inicializa_mem_I_pkg
# -- Compiling package body inicializa_mem_I_pkg
# -- Loading package inicializa_mem_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package inicializa_mem_pkg
# -- Compiling package body inicializa_mem_pkg
# -- Loading package inicializa_mem_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity Deco_cam_dat_secu
# -- Compiling architecture estructural of Deco_cam_dat_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Compiling entity decodificador
# -- Compiling architecture estructural of decodificador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopSEC
# -- Compiling architecture comportamiento of decoopSEC
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alu
# -- Compiling architecture compor of alu
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(36): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(37): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(44): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(51): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(52): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(53): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(55): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity DECS
# -- Compiling architecture comporta of DECS
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(30): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(34): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(42): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(46): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(50): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity camino_secuen
# -- Compiling architecture estructural of camino_secuen
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity eval
# -- Compiling architecture comport of eval
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling entity sel_byte
# -- Compiling architecture estructura of sel_byte
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity FMTL_sel_signo
# -- Compiling architecture comportamiento of FMTL_sel_signo
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package componentes_proc_MD_MI_pkg
# -- Compiling entity proc_MD_MI
# -- Compiling architecture estructural of proc_MD_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MI_pkg
# -- Compiling entity cam_MEM_INST
# -- Compiling architecture estruc of cam_MEM_INST
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_I_pkg
# -- Compiling entity MI
# -- Compiling architecture rtl of MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package retardos_pkg
# -- Compiling entity cam_MEM_DATOS
# -- Compiling architecture estruc of cam_MEM_DATOS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTE
# -- Compiling architecture estructural of FMTE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinearE
# -- Compiling architecture estructura of alinearE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_pkg
# -- Compiling entity MD
# -- Compiling architecture rtl of MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL
# -- Compiling architecture estructural of FMTL
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinear
# -- Compiling architecture estructural of alinear
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL_extsig
# -- Compiling architecture estructural of FMTL_extsig
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling package imprimir_inst_ascii_pkg
# -- Compiling package body imprimir_inst_ascii_pkg
# -- Loading package imprimir_inst_ascii_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Compiling package deco_inst_impri_pkg
# -- Compiling package body deco_inst_impri_pkg
# -- Loading package deco_inst_impri_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_BR_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Compiling package impri_BR_pkg
# -- Compiling package body impri_BR_pkg
# -- Loading package impri_BR_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package impri_memoria_D_pkg
# -- Compiling package body impri_memoria_D_pkg
# -- Loading package impri_memoria_D_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_memoria_I_pkg
# -- Compiling package body impri_memoria_I_pkg
# -- Loading package impri_memoria_I_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package impri_memoria_D_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Loading package impri_memoria_I_pkg
# -- Loading package impri_BR_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_proc_MD_MI
# -- Compiling architecture comportamiento of prueba_proc_MD_MI
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(264): No feasible entries for infix operator "=".
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(264): Bad expression in left operand of infix expression "and".
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(264): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(266): No feasible entries for infix operator "=".
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(266): Bad expression in left operand of infix expression "and".
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(266): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd(291): VHDL Compiler exiting
# ** Error: D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./proc_MD_MI_run_msim_rtl_vhdl.do line 68
# D:/altera/13.0/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd}"
do proc_MD_MI_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_even_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2M
# -- Compiling architecture comportamiento of mux2M
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_secuenciamiento_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_cam_datos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_decodificador_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CP/CODIGO/regcp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity regCP
# -- Compiling architecture comportamiento of regCP
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity decocamino
# -- Compiling architecture comportamiento of decocamino
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopALU
# -- Compiling architecture comportamiento of decoopALU
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopMD
# -- Compiling architecture comportamiento of decoopMD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity deco_excep
# -- Compiling architecture comportamiento of deco_excep
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTD
# -- Compiling architecture compor of FMTD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux3
# -- Compiling architecture comportamiento of mux3
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux2
# -- Compiling architecture comportamiento of mux2
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling entity cuatro
# -- Compiling architecture comportamiento of cuatro
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sumador
# -- Compiling architecture comportamiento of sumador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTS
# -- Compiling architecture compor of FMTS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity muxdirec
# -- Compiling architecture comportamiento of muxdirec
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sum_secu
# -- Compiling architecture comportamiento of sum_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MI
# -- Compiling architecture comport of acceso_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MD
# -- Compiling architecture comport of acceso_MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package componentes_MD_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_proc_MD_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package inicializa_mem_I_pkg
# -- Compiling package body inicializa_mem_I_pkg
# -- Loading package inicializa_mem_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package inicializa_mem_pkg
# -- Compiling package body inicializa_mem_pkg
# -- Loading package inicializa_mem_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity Deco_cam_dat_secu
# -- Compiling architecture estructural of Deco_cam_dat_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Compiling entity decodificador
# -- Compiling architecture estructural of decodificador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopSEC
# -- Compiling architecture comportamiento of decoopSEC
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alu
# -- Compiling architecture compor of alu
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(36): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(37): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(44): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(51): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(52): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(53): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(55): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity DECS
# -- Compiling architecture comporta of DECS
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(30): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(34): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(42): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(46): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(50): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity camino_secuen
# -- Compiling architecture estructural of camino_secuen
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity eval
# -- Compiling architecture comport of eval
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling entity sel_byte
# -- Compiling architecture estructura of sel_byte
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity FMTL_sel_signo
# -- Compiling architecture comportamiento of FMTL_sel_signo
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package componentes_proc_MD_MI_pkg
# -- Compiling entity proc_MD_MI
# -- Compiling architecture estructural of proc_MD_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MI_pkg
# -- Compiling entity cam_MEM_INST
# -- Compiling architecture estruc of cam_MEM_INST
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_I_pkg
# -- Compiling entity MI
# -- Compiling architecture rtl of MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package retardos_pkg
# -- Compiling entity cam_MEM_DATOS
# -- Compiling architecture estruc of cam_MEM_DATOS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTE
# -- Compiling architecture estructural of FMTE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinearE
# -- Compiling architecture estructura of alinearE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_pkg
# -- Compiling entity MD
# -- Compiling architecture rtl of MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL
# -- Compiling architecture estructural of FMTL
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinear
# -- Compiling architecture estructural of alinear
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL_extsig
# -- Compiling architecture estructural of FMTL_extsig
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling package imprimir_inst_ascii_pkg
# -- Compiling package body imprimir_inst_ascii_pkg
# -- Loading package imprimir_inst_ascii_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Compiling package deco_inst_impri_pkg
# -- Compiling package body deco_inst_impri_pkg
# -- Loading package deco_inst_impri_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_BR_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Compiling package impri_BR_pkg
# -- Compiling package body impri_BR_pkg
# -- Loading package impri_BR_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package impri_memoria_D_pkg
# -- Compiling package body impri_memoria_D_pkg
# -- Loading package impri_memoria_D_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_memoria_I_pkg
# -- Compiling package body impri_memoria_I_pkg
# -- Loading package impri_memoria_I_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package impri_memoria_D_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Loading package impri_memoria_I_pkg
# -- Loading package impri_BR_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_proc_MD_MI
# -- Compiling architecture comportamiento of prueba_proc_MD_MI
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_proc_MD_MI
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_proc_MD_MI 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.param_disenyo_pkg
# Loading work.cte_tipos_deco_camino_pkg
# Loading work.riscv32_coop_funct_pkg
# Loading work.cte_tipos_uf_pkg
# Loading ieee.math_real(body)
# Loading work.tipos_constan_memoria_pkg
# Loading work.tipos_constan_memoria_i_pkg
# Loading work.impri_memoria_d_pkg(body)
# Loading work.imprimir_inst_ascii_pkg(body)
# Loading work.deco_inst_impri_pkg(body)
# Loading work.impri_memoria_i_pkg(body)
# Loading work.impri_br_pkg(body)
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_proc_md_mi(comportamiento)
# Loading work.componentes_proc_md_mi_pkg
# Loading work.proc_md_mi(estructural)
# Loading work.retardos_pkg
# Loading work.regcp(comportamiento)
# Loading work.componentes_mi_pkg
# Loading work.cam_mem_inst(estruc)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.inicializa_mem_i_pkg(body)
# Loading work.mi(rtl)
# Loading work.componentes_cam_datos_pkg
# Loading work.componentes_decodificador_pkg
# Loading work.componentes_secuenciamiento_pkg
# Loading work.deco_cam_dat_secu(estructural)
# Loading work.decodificador(estructural)
# Loading work.decocamino(comportamiento)
# Loading work.decoopalu(comportamiento)
# Loading work.decoopmd(comportamiento)
# Loading work.decoopsec(comportamiento)
# Loading work.deco_excep(comportamiento)
# Loading work.camino_datos(estructural)
# Loading work.fmtd(compor)
# Loading work.br(compor)
# Loading work.mux3(comportamiento)
# Loading work.mux2(comportamiento)
# Loading work.alu(compor)
# Loading work.decs(comporta)
# Loading work.camino_secuen(estructural)
# Loading work.cuatro(comportamiento)
# Loading work.sumador(comportamiento)
# Loading work.fmts(compor)
# Loading work.muxdirec(comportamiento)
# Loading work.sum_secu(comportamiento)
# Loading work.eval(comport)
# Loading work.retardos_even_pkg
# Loading work.acceso_mi(comport)
# Loading work.componentes_md_pkg
# Loading work.cam_mem_datos(estruc)
# Loading work.fmte(estructural)
# Loading work.alineare(estructura)
# Loading work.mux2m(comportamiento)
# Loading work.sel_byte(estructura)
# Loading work.inicializa_mem_pkg(body)
# Loading work.md(rtl)
# Loading work.fmtl(estructural)
# Loading work.alinear(estructural)
# Loading work.fmtl_sel_signo(comportamiento)
# Loading work.fmtl_extsig(estructural)
# Loading work.acceso_md(comport)
# 
# do D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# transcript on
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: victor  Hostname: DESKTOP-CGN987E  ProcessID: 656
# 
#           Attempting to use alternate WLF file "./wlft8ck878".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft8ck878
# 
# if {[batch_mode] == 0} then { do wave.do }
#transcript on
# transcript off
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# if {[batch_mode] != 0} then { change /prueba_proc_md_mi/pasoapaso false }
# run 0 ns
# PROGRAMA: euclides
#  salida de comprobacion del decodificador, DECS y senyales de ERROR
# ciclo      CP   inst hexa          inst ascii
#                                                        MSI fmtD  mL2
#                                                     fmtS PBR   mL1  mES  opALU opMD opSEC  mSIC   CoErr MD_FR MD_FA    dir_MD     MI_FR MI_FA   prox_CP
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 1  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_esc/selecE_byte
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 3  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9 ns  Iteration: 1  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_esc/selecE_byte
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9 ns  Iteration: 3  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17 ns  Iteration: 1  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_esc/selecE_byte
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17 ns  Iteration: 3  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
# ** Note: instructions: 1
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: arithmetic/logic: 1
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones load : 0
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones store: 0
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones sec Cond: 0
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones sec Inco: 0
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     1  00000000  10001117   auipc x2 , x10001         00 0 1 00 01 1 00  10000 00000 0000     0       0     0     0  10001000         0     0  00000004
# ** Note: instructions: 2
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: arithmetic/logic: 2
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones load : 0
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones store: 0
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones sec Cond: 0
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# ** Note: Instruciones sec Inco: 0
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
do proc_MD_MI_run_msim_rtl_vhdl.do
# transcript on
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/riscv32_coop_funct_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package riscv32_coop_funct_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/retardos_even_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package retardos_even_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_deco_camino_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package cte_tipos_deco_camino_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/param_disenyo_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package param_disenyo_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ELEMENTOS/mux2m.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mux2M
# -- Compiling architecture comportamiento of mux2M
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/tipos_ctes_MI_pkg/tipos_constan_memoria_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/componentes_secuenciamiento_pkg/componentes_secuenciamiento_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_secuenciamiento_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/componentes_cam_datos_pkg/componentes_cam_datos_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_cam_datos_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/componentes_decodificador_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling package componentes_decodificador_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/tipos_ctes_MD_pkg/tipos_constan_memoria_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Compiling package tipos_constan_memoria_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/tipos_constantes_pkg/cte_tipos_UF_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling package cte_tipos_UF_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CP/CODIGO/regcp.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity regCP
# -- Compiling architecture comportamiento of regCP
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decocamino.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity decocamino
# -- Compiling architecture comportamiento of decocamino
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopalu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopALU
# -- Compiling architecture comportamiento of decoopALU
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopmd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopMD
# -- Compiling architecture comportamiento of decoopMD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/deco_excep.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Compiling entity deco_excep
# -- Compiling architecture comportamiento of deco_excep
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/FMTD/CODIGO/fmtd.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTD
# -- Compiling architecture compor of FMTD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/BR/CODIGO/br.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity BR
# -- Compiling architecture compor of BR
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux3
# -- Compiling architecture comportamiento of mux3
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(24): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(25): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux3.vhd(26): (vcom-1322) Selected waveforms choice cannot be checked for uniqueness.
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity mux2
# -- Compiling architecture comportamiento of mux2
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/MULTIPLEXORES/CODIGO/mux2.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/CUATRO/CODIGO/cuatro.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Compiling entity cuatro
# -- Compiling architecture comportamiento of cuatro
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sumador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sumador
# -- Compiling architecture comportamiento of sumador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/FMTS/CODIGO/fmts.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity FMTS
# -- Compiling architecture compor of FMTS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity muxdirec
# -- Compiling architecture comportamiento of muxdirec
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(24): Choice in selected signal assignment must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/MULTIPLEXORES/CODIGO/muxdirec.vhd(25): Choice in selected signal assignment must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/SUMADOR/CODIGO/sum_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_pkg
# -- Compiling entity sum_secu
# -- Compiling architecture comportamiento of sum_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/acceso_MI/CODIGO/acceso_mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MI
# -- Compiling architecture comport of acceso_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/ACCESO/CODIGO/acceso_md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package retardos_even_pkg
# -- Compiling entity acceso_MD
# -- Compiling architecture comport of acceso_MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/componentes_MD_pkg/componentes_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package componentes_MD_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/componentes_MI_pkg/componentes_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/componentes_proc_MD_MI_pkg/componentes_proc_MD_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package componentes_proc_MD_MI_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/ini_mem_I_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Compiling package inicializa_mem_I_pkg
# -- Compiling package body inicializa_mem_I_pkg
# -- Loading package inicializa_mem_I_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/ini_mem_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package inicializa_mem_pkg
# -- Compiling package body inicializa_mem_pkg
# -- Loading package inicializa_mem_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/ENSAMBLADO_DECO_UC_US/CODIGO/deco_cam_dat_secu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity Deco_cam_dat_secu
# -- Compiling architecture estructural of Deco_cam_dat_secu
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decodificador.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_decodificador_pkg
# -- Compiling entity decodificador
# -- Compiling architecture estructural of decodificador
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/AUTO_CONTROL/DECODIFICADOR/CODIGO/decoopsec.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling entity decoopSEC
# -- Compiling architecture comportamiento of decoopSEC
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/ENSAMBLADO_UC/CODIGO/camino_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package retardos_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package componentes_cam_datos_pkg
# -- Compiling entity camino_datos
# -- Compiling architecture estructural of camino_datos
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity alu
# -- Compiling architecture compor of alu
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(36): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(37): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(44): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(51): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(52): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(53): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(55): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/UCalculo/COMPONENTES/ALU/CODIGO/alu.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity DECS
# -- Compiling architecture comporta of DECS
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(30): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(34): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(38): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(42): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(46): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(50): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(54): Choice in CASE statement alternative must be locally static.
# ** Warning: D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/DECS/CODIGO/decs.vhd(56): Choice in CASE statement alternative must be locally static.
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/ENSAMBLADO_US/CODIGO/camino_secuen.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_secuenciamiento_pkg
# -- Compiling entity camino_secuen
# -- Compiling architecture estructural of camino_secuen
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/PROCESADOR/CAMINO_DATOS/USecuen/COMPONENTES/EVALUACION/CODIGO/eval.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package retardos_pkg
# -- Compiling entity eval
# -- Compiling architecture comport of eval
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/SELEC_BYTE/CODIGO/sel_byte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling entity sel_byte
# -- Compiling architecture estructura of sel_byte
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/SEL_SIGNO/CODIGO/fmtl_sel_signo.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Compiling entity FMTL_sel_signo
# -- Compiling architecture comportamiento of FMTL_sel_signo
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/CODIGO/proc_MD_MI.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package componentes_proc_MD_MI_pkg
# -- Compiling entity proc_MD_MI
# -- Compiling architecture estructural of proc_MD_MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/ENSAMBLADO_componentes_MI/CODIGO/cam_mem_inst.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MI_pkg
# -- Compiling entity cam_MEM_INST
# -- Compiling architecture estruc of cam_MEM_INST
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MI/memoria_MI/CODIGO/mi.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_I_pkg
# -- Compiling entity MI
# -- Compiling architecture rtl of MI
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/ENSAMBLADO_compontes_memoria/CODIGO/cam_mem_datos.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Loading package retardos_pkg
# -- Compiling entity cam_MEM_DATOS
# -- Compiling architecture estruc of cam_MEM_DATOS
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/ENSAMBLADO_FMTE/CODIGO/fmte.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTE
# -- Compiling architecture estructural of FMTE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTE/COMPONENTES/ALINEARE/CODIGO/alineare.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinearE
# -- Compiling architecture estructura of alinearE
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/memoria_ram/CODIGO/md.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package std_logic_textio
# -- Loading package inicializa_mem_pkg
# -- Compiling entity MD
# -- Compiling architecture rtl of MD
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/ENSAMBLADO_FMTL/CODIGO/fmtl.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package retardos_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL
# -- Compiling architecture estructural of FMTL
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/ALINEAR/CODIGO/alinear.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package param_disenyo_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity alinear
# -- Compiling architecture estructural of alinear
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/MD/COMPONENTES/FMTL/COMPONENTES/EXTSIG/CODIGO/fmtl_extsig.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package param_disenyo_pkg
# -- Loading package NUMERIC_STD
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package componentes_MD_pkg
# -- Compiling entity FMTL_extsig
# -- Compiling architecture estructural of FMTL_extsig
# 
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/generar_impri_instruc_pkg/imprimir_inst_ascii_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Compiling package imprimir_inst_ascii_pkg
# -- Compiling package body imprimir_inst_ascii_pkg
# -- Loading package imprimir_inst_ascii_pkg
# vcom -93 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_instruc_pkg/deco_Inst_impri_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package param_disenyo_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Compiling package deco_inst_impri_pkg
# -- Compiling package body deco_inst_impri_pkg
# -- Loading package deco_inst_impri_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/imprimir_traza_pkg/impri_traza_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_traza_pkg
# -- Compiling package body impri_traza_pkg
# -- Loading package impri_traza_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_BR_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Compiling package impri_BR_pkg
# -- Compiling package body impri_BR_pkg
# -- Loading package impri_BR_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MD_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_pkg
# -- Compiling package impri_memoria_D_pkg
# -- Compiling package body impri_memoria_D_pkg
# -- Loading package impri_memoria_D_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../../UTILIDADES_pkg/impri_BR_memoria_pkg/impri_MI_pkg.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading package std_logic_textio
# -- Loading package param_disenyo_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Compiling package impri_memoria_I_pkg
# -- Compiling package body impri_memoria_I_pkg
# -- Loading package impri_memoria_I_pkg
# vcom -2008 -work work {D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package ENV
# -- Loading package param_disenyo_pkg
# -- Loading package cte_tipos_deco_camino_pkg
# -- Loading package riscv32_coop_funct_pkg
# -- Loading package cte_tipos_UF_pkg
# -- Loading package MATH_REAL
# -- Loading package tipos_constan_memoria_pkg
# -- Loading package tipos_constan_memoria_I_pkg
# -- Loading package impri_memoria_D_pkg
# -- Loading package imprimir_inst_ascii_pkg
# -- Loading package deco_inst_impri_pkg
# -- Loading package impri_memoria_I_pkg
# -- Loading package impri_BR_pkg
# -- Loading package impri_traza_pkg
# -- Compiling entity prueba_proc_MD_MI
# -- Compiling architecture comportamiento of prueba_proc_MD_MI
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs="+acc"  prueba_proc_MD_MI
# vsim -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cycloneiv_hssi -L cycloneiv_pcie_hip -L cycloneiv -L rtl_work -L work -voptargs=\"+acc\" -t 1ps prueba_proc_MD_MI 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading std.env(body)
# Loading work.param_disenyo_pkg
# Loading work.cte_tipos_deco_camino_pkg
# Loading work.riscv32_coop_funct_pkg
# Loading work.cte_tipos_uf_pkg
# Loading ieee.math_real(body)
# Loading work.tipos_constan_memoria_pkg
# Loading work.tipos_constan_memoria_i_pkg
# Loading work.impri_memoria_d_pkg(body)
# Loading work.imprimir_inst_ascii_pkg(body)
# Loading work.deco_inst_impri_pkg(body)
# Loading work.impri_memoria_i_pkg(body)
# Loading work.impri_br_pkg(body)
# Loading work.impri_traza_pkg(body)
# Loading work.prueba_proc_md_mi(comportamiento)
# Loading work.componentes_proc_md_mi_pkg
# Loading work.proc_md_mi(estructural)
# Loading work.retardos_pkg
# Loading work.regcp(comportamiento)
# Loading work.componentes_mi_pkg
# Loading work.cam_mem_inst(estruc)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.inicializa_mem_i_pkg(body)
# Loading work.mi(rtl)
# Loading work.componentes_cam_datos_pkg
# Loading work.componentes_decodificador_pkg
# Loading work.componentes_secuenciamiento_pkg
# Loading work.deco_cam_dat_secu(estructural)
# Loading work.decodificador(estructural)
# Loading work.decocamino(comportamiento)
# Loading work.decoopalu(comportamiento)
# Loading work.decoopmd(comportamiento)
# Loading work.decoopsec(comportamiento)
# Loading work.deco_excep(comportamiento)
# Loading work.camino_datos(estructural)
# Loading work.fmtd(compor)
# Loading work.br(compor)
# Loading work.mux3(comportamiento)
# Loading work.mux2(comportamiento)
# Loading work.alu(compor)
# Loading work.decs(comporta)
# Loading work.camino_secuen(estructural)
# Loading work.cuatro(comportamiento)
# Loading work.sumador(comportamiento)
# Loading work.fmts(compor)
# Loading work.muxdirec(comportamiento)
# Loading work.sum_secu(comportamiento)
# Loading work.eval(comport)
# Loading work.retardos_even_pkg
# Loading work.acceso_mi(comport)
# Loading work.componentes_md_pkg
# Loading work.cam_mem_datos(estruc)
# Loading work.fmte(estructural)
# Loading work.alineare(estructura)
# Loading work.mux2m(comportamiento)
# Loading work.sel_byte(estructura)
# Loading work.inicializa_mem_pkg(body)
# Loading work.md(rtl)
# Loading work.fmtl(estructural)
# Loading work.alinear(estructural)
# Loading work.fmtl_sel_signo(comportamiento)
# Loading work.fmtl_extsig(estructural)
# Loading work.acceso_md(comport)
# 
# do D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/formato_ventanas.do
# transcript on
# log -r /*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: victor  Hostname: DESKTOP-CGN987E  ProcessID: 656
# 
#           Attempting to use alternate WLF file "./wlft5f43h8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlft5f43h8
# 
# if {[batch_mode] == 0} then { do wave.do }
#transcript on
# transcript off
# set StdArithNoWarnings 1
# 1
# set NumericStdNoWarnings 1
# 1
# if {[batch_mode] != 0} then { change /prueba_proc_md_mi/pasoapaso false }
# run 0 ns
# PROGRAMA: euclides
#  salida de comprobacion del decodificador, DECS y senyales de ERROR
# ciclo      CP   inst hexa          inst ascii
#                                                        MSI fmtD  mL2
#                                                     fmtS PBR   mL1  mES  opALU opMD opSEC  mSIC   CoErr MD_FR MD_FA    dir_MD     MI_FR MI_FA   prox_CP
# set StdArithNoWarnings 0
# 0
# set NumericStdNoWarnings 0
# 0
# run -all
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 1  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_esc/selecE_byte
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 4 ns  Iteration: 3  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 8 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9 ns  Iteration: 1  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_esc/selecE_byte
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 9 ns  Iteration: 3  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17 ns  Iteration: 1  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17 ns  Iteration: 2  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_esc/selecE_byte
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 17 ns  Iteration: 3  Instance: /prueba_proc_md_mi/procesador/Mem_DATOS/form_lec/sel_sig
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
# ** Note: instructions: 1 arithmetic/logic: 1 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 40 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     1  00000000  10001117   auipc x2 , x10001         00 0 1 00 01 1 00  10000 00000 0000     0       0     0     0  10001000         0     0  00000004
# ** Note: instructions: 2 arithmetic/logic: 2 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     2  00000004  00010113    addi x2 , x2 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  10001000         0     0  00000008
# ** Note: instructions: 3 arithmetic/logic: 3 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 200 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     3  00000008  FE010113    addi x2 , x2 , xFE0      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  10000FE0         0     0  0000000C
# ** Note: instructions: 4 arithmetic/logic: 4 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 280 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     4  0000000C  000000B3     add x1 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000010
# ** Note: instructions: 5 arithmetic/logic: 5 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 360 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     5  00000010  000001B3     add x3 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000014
# ** Note: instructions: 6 arithmetic/logic: 6 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 440 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     6  00000014  00000233     add x4 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000018
# ** Note: instructions: 7 arithmetic/logic: 7 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 520 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     7  00000018  000002B3     add x5 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000001C
# ** Note: instructions: 8 arithmetic/logic: 8 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 600 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     8  0000001C  00000333     add x6 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000020
# ** Note: instructions: 9 arithmetic/logic: 9 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 680 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#     9  00000020  000003B3     add x7 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000024
# ** Note: instructions: 10 arithmetic/logic: 10 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 760 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    10  00000024  00000433     add x8 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000028
# ** Note: instructions: 11 arithmetic/logic: 11 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 840 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    11  00000028  000004B3     add x9 , x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000002C
# ** Note: instructions: 12 arithmetic/logic: 12 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 920 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    12  0000002C  00000533     add x10, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000030
# ** Note: instructions: 13 arithmetic/logic: 13 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1 us  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    13  00000030  000005B3     add x11, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000034
# ** Note: instructions: 14 arithmetic/logic: 14 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1080 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    14  00000034  00000633     add x12, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000038
# ** Note: instructions: 15 arithmetic/logic: 15 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1160 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    15  00000038  000006B3     add x13, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000003C
# ** Note: instructions: 16 arithmetic/logic: 16 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1240 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    16  0000003C  00000733     add x14, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000040
# ** Note: instructions: 17 arithmetic/logic: 17 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1320 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    17  00000040  000007B3     add x15, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000044
# ** Note: instructions: 18 arithmetic/logic: 18 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1400 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    18  00000044  00000833     add x16, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000048
# ** Note: instructions: 19 arithmetic/logic: 19 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1480 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
run
#    19  00000048  000008B3     add x17, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000004C
# ** Note: instructions: 20 arithmetic/logic: 20 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1560 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    20  0000004C  00000933     add x18, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000050
# ** Note: instructions: 21 arithmetic/logic: 21 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1640 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    21  00000050  000009B3     add x19, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000054
# ** Note: instructions: 22 arithmetic/logic: 22 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1720 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    22  00000054  00000A33     add x20, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000058
# ** Note: instructions: 23 arithmetic/logic: 23 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1800 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    23  00000058  00000AB3     add x21, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000005C
# ** Note: instructions: 24 arithmetic/logic: 24 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1880 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    24  0000005C  00000B33     add x22, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000060
# ** Note: instructions: 25 arithmetic/logic: 25 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 1960 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    25  00000060  00000BB3     add x23, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000064
# ** Note: instructions: 26 arithmetic/logic: 26 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2040 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
run
#    26  00000064  00000C33     add x24, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000068
# ** Note: instructions: 27 arithmetic/logic: 27 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    27  00000068  00000CB3     add x25, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000006C
# ** Note: instructions: 28 arithmetic/logic: 28 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2200 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    28  0000006C  00000D33     add x26, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000070
# ** Note: instructions: 29 arithmetic/logic: 29 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2280 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    29  00000070  00000DB3     add x27, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000074
# ** Note: instructions: 30 arithmetic/logic: 30 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2360 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    30  00000074  00000E33     add x28, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000078
# ** Note: instructions: 31 arithmetic/logic: 31 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2440 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    31  00000078  00000EB3     add x29, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000007C
# ** Note: instructions: 32 arithmetic/logic: 32 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2520 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    32  0000007C  00000F33     add x30, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000080
# ** Note: instructions: 33 arithmetic/logic: 33 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2600 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    33  00000080  00000FB3     add x31, x0 , x0        00 0 1 00 00 0 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000084
# ** Note: instructions: 34 arithmetic/logic: 34 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 0
#    Time: 2680 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    34  00000084  07C000EF     jal x1 ,    x0003E      10 0 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000000         0     0  00000100
# ** Note: instructions: 35 arithmetic/logic: 34 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 2760 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    35  00000100  100005B7     lui x11, x10000         00 0 1 00 10 1 00  10000 00000 0000     0       0     0     0  10000000         0     0  00000104
# ** Note: instructions: 36 arithmetic/logic: 35 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 2840 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    36  00000104  10000537     lui x10, x10000         00 0 1 00 10 1 00  10000 00000 0000     0       0     0     0  10000000         0     0  00000108
# ** Note: instructions: 37 arithmetic/logic: 36 Instruciones load : 0 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 2920 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    37  00000108  0005A783      lw x15, x000(x11)      00 0 1 01 00 1 01  10000 10010 0000     0       0     0     0  10000000         0     0  0000010C
# ** Note: instructions: 38 arithmetic/logic: 36 Instruciones load : 1 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 3 us  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    38  0000010C  00452703      lw x14, x004(x10)      00 0 1 01 00 1 01  10000 10010 0000     0       0     0     0  10000004         0     0  00000110
# ** Note: instructions: 39 arithmetic/logic: 36 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 3080 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    39  00000110  00000613    addi x12, x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000114
# ** Note: instructions: 40 arithmetic/logic: 37 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 3160 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    40  00000114  00000693    addi x13, x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000118
# ** Note: instructions: 41 arithmetic/logic: 38 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 0 Instruciones sec Inco: 1
#    Time: 3240 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    41  00000118  00E78A63     beq x15, x14, x00A      00 0 0 00 00 0 00  00000 00000 1000     0       0     0     0  000001CE         0     0  0000011C
# ** Note: instructions: 42 arithmetic/logic: 38 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 1 Instruciones sec Inco: 1
#    Time: 3320 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    42  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  000001CE         0     0  00000120
# ** Note: instructions: 43 arithmetic/logic: 38 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 2 Instruciones sec Inco: 1
#    Time: 3400 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    43  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  00000261         0     0  00000124
# ** Note: instructions: 44 arithmetic/logic: 39 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 2 Instruciones sec Inco: 1
#    Time: 3480 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    44  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 45 arithmetic/logic: 40 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 2 Instruciones sec Inco: 1
#    Time: 3560 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    45  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  000001CE         0     0  0000011C
# ** Note: instructions: 46 arithmetic/logic: 40 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 3 Instruciones sec Inco: 1
#    Time: 3640 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    46  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  000001CE         0     0  00000120
# ** Note: instructions: 47 arithmetic/logic: 40 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 4 Instruciones sec Inco: 1
#    Time: 3720 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    47  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  00000093         0     0  00000124
# ** Note: instructions: 48 arithmetic/logic: 41 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 4 Instruciones sec Inco: 1
#    Time: 3800 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    48  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 49 arithmetic/logic: 42 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 4 Instruciones sec Inco: 1
#    Time: 3880 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    49  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  000001CE         0     0  0000011C
# ** Note: instructions: 50 arithmetic/logic: 42 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 5 Instruciones sec Inco: 1
#    Time: 3960 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    50  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     1       0     0     0  000001CE         0     0  00000140
# ** Note: instructions: 51 arithmetic/logic: 42 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 6 Instruciones sec Inco: 1
#    Time: 4040 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    51  00000140  40E787B3     sub x15, x15, x14       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  0000013B         0     0  00000144
# ** Note: instructions: 52 arithmetic/logic: 43 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 6 Instruciones sec Inco: 1
#    Time: 4120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    52  00000144  00100613    addi x12, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000148
# ** Note: instructions: 53 arithmetic/logic: 44 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 6 Instruciones sec Inco: 1
#    Time: 4200 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    53  00000148  FD1FF06F     jal x0 ,    xFFFE8      10 0 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000000         0     0  00000118
# ** Note: instructions: 54 arithmetic/logic: 44 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 6 Instruciones sec Inco: 2
#    Time: 4280 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    54  00000118  00E78A63     beq x15, x14, x00A      00 0 0 00 00 0 00  00000 00000 1000     0       0     0     0  0000013B         0     0  0000011C
# ** Note: instructions: 55 arithmetic/logic: 44 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 7 Instruciones sec Inco: 2
#    Time: 4360 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    55  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     1       0     0     0  0000013B         0     0  00000140
# ** Note: instructions: 56 arithmetic/logic: 44 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 8 Instruciones sec Inco: 2
#    Time: 4440 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    56  00000140  40E787B3     sub x15, x15, x14       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  000000A8         0     0  00000144
# ** Note: instructions: 57 arithmetic/logic: 45 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 8 Instruciones sec Inco: 2
#    Time: 4520 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    57  00000144  00100613    addi x12, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000148
# ** Note: instructions: 58 arithmetic/logic: 46 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 8 Instruciones sec Inco: 2
#    Time: 4600 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    58  00000148  FD1FF06F     jal x0 ,    xFFFE8      10 0 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000000         0     0  00000118
# ** Note: instructions: 59 arithmetic/logic: 46 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 8 Instruciones sec Inco: 3
#    Time: 4680 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    59  00000118  00E78A63     beq x15, x14, x00A      00 0 0 00 00 0 00  00000 00000 1000     0       0     0     0  000000A8         0     0  0000011C
# ** Note: instructions: 60 arithmetic/logic: 46 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 9 Instruciones sec Inco: 3
#    Time: 4760 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    60  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     1       0     0     0  000000A8         0     0  00000140
# ** Note: instructions: 61 arithmetic/logic: 46 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 10 Instruciones sec Inco: 3
#    Time: 4840 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    61  00000140  40E787B3     sub x15, x15, x14       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  00000015         0     0  00000144
# ** Note: instructions: 62 arithmetic/logic: 47 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 10 Instruciones sec Inco: 3
#    Time: 4920 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    62  00000144  00100613    addi x12, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000148
# ** Note: instructions: 63 arithmetic/logic: 48 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 10 Instruciones sec Inco: 3
#    Time: 5 us  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    63  00000148  FD1FF06F     jal x0 ,    xFFFE8      10 0 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000000         0     0  00000118
# ** Note: instructions: 64 arithmetic/logic: 48 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 10 Instruciones sec Inco: 4
#    Time: 5080 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    64  00000118  00E78A63     beq x15, x14, x00A      00 0 0 00 00 0 00  00000 00000 1000     0       0     0     0  00000015         0     0  0000011C
# ** Note: instructions: 65 arithmetic/logic: 48 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 11 Instruciones sec Inco: 4
#    Time: 5160 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    65  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  00000015         0     0  00000120
# ** Note: instructions: 66 arithmetic/logic: 48 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 12 Instruciones sec Inco: 4
#    Time: 5240 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    66  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  0000007E         0     0  00000124
# ** Note: instructions: 67 arithmetic/logic: 49 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 12 Instruciones sec Inco: 4
#    Time: 5320 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
run
#    67  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 68 arithmetic/logic: 50 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 12 Instruciones sec Inco: 4
#    Time: 5400 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    68  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000015         0     0  0000011C
# ** Note: instructions: 69 arithmetic/logic: 50 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 13 Instruciones sec Inco: 4
#    Time: 5480 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    69  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  00000015         0     0  00000120
# ** Note: instructions: 70 arithmetic/logic: 50 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 14 Instruciones sec Inco: 4
#    Time: 5560 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    70  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  00000069         0     0  00000124
# ** Note: instructions: 71 arithmetic/logic: 51 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 14 Instruciones sec Inco: 4
#    Time: 5640 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
#    71  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 72 arithmetic/logic: 52 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 14 Instruciones sec Inco: 4
#    Time: 5720 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
run
run
#    72  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000015         0     0  0000011C
# ** Note: instructions: 73 arithmetic/logic: 52 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 15 Instruciones sec Inco: 4
#    Time: 5800 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    73  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  00000015         0     0  00000120
# ** Note: instructions: 74 arithmetic/logic: 52 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 16 Instruciones sec Inco: 4
#    Time: 5880 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    74  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  00000054         0     0  00000124
# ** Note: instructions: 75 arithmetic/logic: 53 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 16 Instruciones sec Inco: 4
#    Time: 5960 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    75  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 76 arithmetic/logic: 54 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 16 Instruciones sec Inco: 4
#    Time: 6040 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    76  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000015         0     0  0000011C
# ** Note: instructions: 77 arithmetic/logic: 54 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 17 Instruciones sec Inco: 4
#    Time: 6120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    77  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  00000015         0     0  00000120
# ** Note: instructions: 78 arithmetic/logic: 54 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 18 Instruciones sec Inco: 4
#    Time: 6200 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    78  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  0000003F         0     0  00000124
# ** Note: instructions: 79 arithmetic/logic: 55 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 18 Instruciones sec Inco: 4
#    Time: 6280 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    79  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 80 arithmetic/logic: 56 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 18 Instruciones sec Inco: 4
#    Time: 6360 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    80  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000015         0     0  0000011C
# ** Note: instructions: 81 arithmetic/logic: 56 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 19 Instruciones sec Inco: 4
#    Time: 6440 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    81  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  00000015         0     0  00000120
# ** Note: instructions: 82 arithmetic/logic: 56 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 20 Instruciones sec Inco: 4
#    Time: 6520 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    82  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  0000002A         0     0  00000124
# ** Note: instructions: 83 arithmetic/logic: 57 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 20 Instruciones sec Inco: 4
#    Time: 6600 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    83  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 84 arithmetic/logic: 58 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 20 Instruciones sec Inco: 4
#    Time: 6680 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    84  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000015         0     0  0000011C
# ** Note: instructions: 85 arithmetic/logic: 58 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 21 Instruciones sec Inco: 4
#    Time: 6760 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    85  0000011C  02E7F263    bgeu x15, x14, x012      00 0 0 00 00 0 00  00000 00000 1111     0       0     0     0  00000015         0     0  00000120
# ** Note: instructions: 86 arithmetic/logic: 58 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 22 Instruciones sec Inco: 4
#    Time: 6840 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    86  00000120  40F70733     sub x14, x14, x15       00 0 1 00 00 0 00  11000 00000 0000     0       0     0     0  00000015         0     0  00000124
# ** Note: instructions: 87 arithmetic/logic: 59 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 22 Instruciones sec Inco: 4
#    Time: 6920 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    87  00000124  00100693    addi x13, x0 , x001      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000001         0     0  00000128
# ** Note: instructions: 88 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 22 Instruciones sec Inco: 4
#    Time: 7 us  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    88  00000128  FEE79AE3     bne x15, x14, xFFA      00 0 0 00 00 0 00  00000 00000 1001     0       0     0     0  00000015         0     0  0000012C
# ** Note: instructions: 89 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 23 Instruciones sec Inco: 4
#    Time: 7080 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    89  0000012C  02069063     bne x13, x0 , x010      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000001         0     0  0000014C
# ** Note: instructions: 90 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 0 Instruciones sec Cond: 24 Instruciones sec Inco: 4
#    Time: 7160 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    90  0000014C  00F52223      sw x15, x004(x10)      00 0 0 10 00 1 00  10000 11010 0000     0       0     0     0  10000004         0     0  00000150
# ** Note: instructions: 91 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 1 Instruciones sec Cond: 24 Instruciones sec Inco: 4
#    Time: 7240 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    91  00000150  FE1FF06F     jal x0 ,    xFFFF0      10 0 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000000         0     0  00000130
# ** Note: instructions: 92 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 1 Instruciones sec Cond: 24 Instruciones sec Inco: 5
#    Time: 7320 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    92  00000130  02061263     bne x12, x0 , x012      00 0 0 00 00 0 00  00000 00000 1001     1       0     0     0  00000001         0     0  00000154
# ** Note: instructions: 93 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 1 Instruciones sec Cond: 25 Instruciones sec Inco: 5
#    Time: 7400 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    93  00000154  00F5A023      sw x15, x000(x11)      00 0 0 10 00 1 00  10000 11010 0000     0       0     0     0  10000000         0     0  00000158
# ** Note: instructions: 94 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 2 Instruciones sec Cond: 25 Instruciones sec Inco: 5
#    Time: 7480 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    94  00000158  FDDFF06F     jal x0 ,    xFFFEE      10 0 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000000         0     0  00000134
# ** Note: instructions: 95 arithmetic/logic: 60 Instruciones load : 2 Instruciones store: 2 Instruciones sec Cond: 25 Instruciones sec Inco: 6
#    Time: 7560 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    95  00000134  10000737     lui x14, x10000         00 0 1 00 10 1 00  10000 00000 0000     0       0     0     0  10000000         0     0  00000138
# ** Note: instructions: 96 arithmetic/logic: 61 Instruciones load : 2 Instruciones store: 2 Instruciones sec Cond: 25 Instruciones sec Inco: 6
#    Time: 7640 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    96  00000138  00F72423      sw x15, x008(x14)      00 0 0 10 00 1 00  10000 11010 0000     0       0     0     0  10000008         0     0  0000013C
# ** Note: instructions: 97 arithmetic/logic: 61 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 6
#    Time: 7720 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    97  0000013C  00008067    jalr x0 , x000(x1 )      01 1 1 00 00 0 10  00000 00000 1011     1       0     0     0  00000088         0     0  00000088
# ** Note: instructions: 98 arithmetic/logic: 61 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 7800 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    98  00000088  00000013    addi x0 , x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000008C
# ** Note: instructions: 99 arithmetic/logic: 62 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 7880 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#    99  0000008C  00000013    addi x0 , x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000090
# ** Note: instructions: 100 arithmetic/logic: 63 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 7960 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#   100  00000090  00000013    addi x0 , x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000094
# ** Note: instructions: 101 arithmetic/logic: 64 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 8040 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#   101  00000094  00000013    addi x0 , x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  00000098
# ** Note: instructions: 102 arithmetic/logic: 65 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 8120 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# Simulation Breakpoint: Break in Process relojeje at D:/FIB_Q8/AC2/LAB4/PROC_SERIE/ENSAMBLADO/QUARTUS/../PRUEBAS/prueba_proc_MD_MI.vhd line 247
# MACRO D:\FIB_Q8\AC2\LAB4\PROC_SERIE\ENSAMBLADO\QUARTUS\..\PRUEBAS\formato_ventanas.do PAUSED at line 10
run
#   102  00000098  00000013    addi x0 , x0 , x000      00 0 1 01 00 1 00  10000 00000 0000     0       0     0     0  00000000         0     0  0000009C
# ** Note: instructions: 103 arithmetic/logic: 66 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 8200 ns  Iteration: 1  Instance: /prueba_proc_md_mi
#   103  0000009C  00100073          ebreak             00 0 0 10 00 1 00  00000 00000 0000     0       1     0     0  00000000         0     0  000000A0
# ** Note: instructions: 104 arithmetic/logic: 66 Instruciones load : 2 Instruciones store: 3 Instruciones sec Cond: 25 Instruciones sec Inco: 7
#    Time: 8280 ns  Iteration: 1  Instance: /prueba_proc_md_mi
# 
# 
#  Contenido de la memoria de datos. MD
# 
# 
# dir/16  hexadecimal
#          (dir mod 16)/4  binario
#             dir mod 4  binario
#                           contenido  hexadecimal
#  31 : 4 3:2     1:0     31:24  . . 7:0   bits de direction y contenido
#  1000000 00 11 10 01 00   00 00 00 15
#  . . . . . . . . .
#  1000000 10 11 10 01 00   00 00 00 15
#  1000000 11 11 10 01 00   00 00 00 00
# 
# 
#  Contenido de la memoria de instrucciones. MI
# 
# 
# dir/16  hexadecimal
#          (dir mod 16)/4  binario
#             dir mod 4  binario
#                           contenido  hexadecimal
#  31 : 4 3:2     1:0     31:24  . . 7:0   bits de direction y contenido
#  0000000 00 11 10 01 00   10 00 11 17   auipc x2 , x10001   
#  0000000 01 11 10 01 00   00 01 01 13    addi x2 , x2 , x000
#  0000000 10 11 10 01 00   FE 01 01 13    addi x2 , x2 , xFE0
#  0000000 11 11 10 01 00   00 00 00 B3     add x1 , x0 , x0  
#  0000001 00 11 10 01 00   00 00 01 B3     add x3 , x0 , x0  
#  0000001 01 11 10 01 00   00 00 02 33     add x4 , x0 , x0  
#  0000001 10 11 10 01 00   00 00 02 B3     add x5 , x0 , x0  
#  0000001 11 11 10 01 00   00 00 03 33     add x6 , x0 , x0  
#  0000002 00 11 10 01 00   00 00 03 B3     add x7 , x0 , x0  
#  0000002 01 11 10 01 00   00 00 04 33     add x8 , x0 , x0  
#  0000002 10 11 10 01 00   00 00 04 B3     add x9 , x0 , x0  
#  0000002 11 11 10 01 00   00 00 05 33     add x10, x0 , x0  
#  0000003 00 11 10 01 00   00 00 05 B3     add x11, x0 , x0  
#  0000003 01 11 10 01 00   00 00 06 33     add x12, x0 , x0  
#  0000003 10 11 10 01 00   00 00 06 B3     add x13, x0 , x0  
#  0000003 11 11 10 01 00   00 00 07 33     add x14, x0 , x0  
#  0000004 00 11 10 01 00   00 00 07 B3     add x15, x0 , x0  
#  0000004 01 11 10 01 00   00 00 08 33     add x16, x0 , x0  
#  0000004 10 11 10 01 00   00 00 08 B3     add x17, x0 , x0  
#  0000004 11 11 10 01 00   00 00 09 33     add x18, x0 , x0  
#  0000005 00 11 10 01 00   00 00 09 B3     add x19, x0 , x0  
#  0000005 01 11 10 01 00   00 00 0A 33     add x20, x0 , x0  
#  0000005 10 11 10 01 00   00 00 0A B3     add x21, x0 , x0  
#  0000005 11 11 10 01 00   00 00 0B 33     add x22, x0 , x0  
#  0000006 00 11 10 01 00   00 00 0B B3     add x23, x0 , x0  
#  0000006 01 11 10 01 00   00 00 0C 33     add x24, x0 , x0  
#  0000006 10 11 10 01 00   00 00 0C B3     add x25, x0 , x0  
#  0000006 11 11 10 01 00   00 00 0D 33     add x26, x0 , x0  
#  0000007 00 11 10 01 00   00 00 0D B3     add x27, x0 , x0  
#  0000007 01 11 10 01 00   00 00 0E 33     add x28, x0 , x0  
#  0000007 10 11 10 01 00   00 00 0E B3     add x29, x0 , x0  
#  0000007 11 11 10 01 00   00 00 0F 33     add x30, x0 , x0  
#  0000008 00 11 10 01 00   00 00 0F B3     add x31, x0 , x0  
#  0000008 01 11 10 01 00   07 C0 00 EF     jal x1 ,    x0003E
#  0000008 10 11 10 01 00   00 00 00 13    addi x0 , x0 , x000
#  . . . . . . . . .
#  0000009 10 11 10 01 00   00 00 00 13    addi x0 , x0 , x000
#  0000009 11 11 10 01 00   00 10 00 73          ebreak       
#  000000A 00 11 10 01 00   00 00 00 00     XXX
#  . . . . . . . . .
#  000000F 11 11 10 01 00   00 00 00 00     XXX
#  0000010 00 11 10 01 00   10 00 05 B7     lui x11, x10000   
#  0000010 01 11 10 01 00   10 00 05 37     lui x10, x10000   
#  0000010 10 11 10 01 00   00 05 A7 83      lw x15, x000(x11)
#  0000010 11 11 10 01 00   00 45 27 03      lw x14, x004(x10)
#  0000011 00 11 10 01 00   00 00 06 13    addi x12, x0 , x000
#  0000011 01 11 10 01 00   00 00 06 93    addi x13, x0 , x000
#  0000011 10 11 10 01 00   00 E7 8A 63     beq x15, x14, x00A
#  0000011 11 11 10 01 00   02 E7 F2 63    bgeu x15, x14, x012
#  0000012 00 11 10 01 00   40 F7 07 33     sub x14, x14, x15 
#  0000012 01 11 10 01 00   00 10 06 93    addi x13, x0 , x001
#  0000012 10 11 10 01 00   FE E7 9A E3     bne x15, x14, xFFA
#  0000012 11 11 10 01 00   02 06 90 63     bne x13, x0 , x010
#  0000013 00 11 10 01 00   02 06 12 63     bne x12, x0 , x012
#  0000013 01 11 10 01 00   10 00 07 37     lui x14, x10000   
#  0000013 10 11 10 01 00   00 F7 24 23      sw x15, x008(x14)
#  0000013 11 11 10 01 00   00 00 80 67    jalr x0 , x000(x1 )
#  0000014 00 11 10 01 00   40 E7 87 B3     sub x15, x15, x14 
#  0000014 01 11 10 01 00   00 10 06 13    addi x12, x0 , x001
#  0000014 10 11 10 01 00   FD 1F F0 6F     jal x0 ,    xFFFE8
#  0000014 11 11 10 01 00   00 F5 22 23      sw x15, x004(x10)
#  0000015 00 11 10 01 00   FE 1F F0 6F     jal x0 ,    xFFFF0
#  0000015 01 11 10 01 00   00 F5 A0 23      sw x15, x000(x11)
#  0000015 10 11 10 01 00   FD DF F0 6F     jal x0 ,    xFFFEE
#  0000015 11 11 10 01 00   00 00 00 00     XXX
# 
# 
#  Contenido del banco de registros. BR
# 
# 
# 
# Num registro decimal
#       contenido  hexadecimal
#      31:24  . . 7:0     bits de contenido
#    0   00 00 00 00
#    1   00 00 00 88
#    2   10 00 0F E0
#    3   00 00 00 00
#  . . . . . . . . .
#    9   00 00 00 00
#   10   10 00 00 00
#   11   10 00 00 00
#   12   00 00 00 01
#   13   00 00 00 01
#   14   10 00 00 00
#   15   00 00 00 15
#   16   00 00 00 00
# 
# 
# CODI: euclides
# DADES: euclides
# Fichero resultados: ../../../RESULTADOS/resultados_ejecucion_euclides.txt
