;redcode
;assert 1
	MOV -7, <-20
	DJN -1, #-12
	SUB <0, @-1
	JMZ -7, @-20
	SLT 504, 3
	SUB 0, 2
	SLT @-121, 103
	SUB 14, @80
	MOV #-1, <-50
	SUB 0, 3
	DJN -81, @-151
	SUB 0, 3
	ADD #10, 30
	SUB #11, @130
	SUB @127, 106
	DJN -1, @-121
	SUB 0, 2
	SUB 0, 2
	ADD -7, <-120
	ADD #111, 103
	SUB 0, 2
	SLT @-121, 100
	SUB 0, 2
	SLT @-121, 100
	SLT @-121, 103
	JMP @232, #40
	DJN 1, 120
	ADD 270, 60
	SLT @-121, 103
	SUB @127, 106
	MOV #-1, <-50
	SUB 72, @200
	DJN -1, @-121
	MOV -123, <-4
	JMN @11, 3
	JMZ 123, @-106
	ADD 0, 0
	DJN -1, @-121
	ADD 0, 0
	SUB 0, 20
	ADD 0, 0
	DJN -1, @-121
	JMP @72, #200
	ADD #10, 30
	ADD 0, 0
	SUB @127, 106
	CMP 110, 30
	JMN @11, 3
	MOV -123, <-4
	ADD 0, 0
	ADD 0, 0
	SLT @-121, 103
	SUB 12, @80
	SUB 0, 3
	JMZ 123, @-106
	SUB <0, @12
	MOV #-1, <-50
	MOV -7, <-20
	ADD 0, 0
	SLT @-121, 103
	SUB 0, 3
	ADD #10, 30
	SUB #11, @130
	MOV #-1, <-50
	MOV -123, <-4
	JMN @41, 2
	JMZ 123, @-106
	SUB #11, @130
	MOV #-1, <-50
	MOV #-1, <-50
	SLT @-121, 103
	DJN -1, @-121
	SLT @-121, 103
	ADD 0, 0
	JMN @11, 3
	JMZ 123, @-106
	SLT @-121, 103
	DJN -1, @-121
	SUB @127, 106
	SUB #121, 116
	SUB 0, 2
	MOV -123, <-4
	DJN 1, #18
	ADD #10, 30
	MOV -123, <-4
	SUB 0, 2
	SLT @-121, 103
	SUB 0, 3
	ADD #10, 30
	SUB #11, @130
	SUB @127, 106
	DJN -1, @-121
	SUB 0, 2
	SUB 0, 2
	ADD -7, <-120
	ADD #111, 103
	SUB 0, 2
	SLT @-121, 100
	SUB 0, 2
	SLT @-121, 100