 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : mul_bw16
Version: O-2018.06-SP5
Date   : Fri Nov 25 19:28:42 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ff1p16vn40c   Library: saed32rvt_ff1p16vn40c
	Parasitic source    : LPE
	Parasitic mode      : RealRC
	Extraction mode     : MIN_MAX
	Extraction derating : -40/-40/-40

Information: Percent of Arnoldi-based delays = 26.11%

Information: Percent of CCS-based delays =  1.60%

  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][2]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][2]/D (DFFSSRX1_RVT)       0.09 @     2.09 f
  data arrival time                                   2.09

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][2]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][1]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][1]/D (DFFSSRX1_RVT)       0.09 @     2.09 f
  data arrival time                                   2.09

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][1]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][13]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][13]/D (DFFSSRX1_RVT)      0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][13]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][12]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][12]/D (DFFSSRX1_RVT)      0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][12]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][14]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][14]/D (DFFSSRX1_RVT)      0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][14]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][11]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][11]/D (DFFSSRX1_RVT)      0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][11]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][9]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][9]/D (DFFSSRX1_RVT)       0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][9]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][10]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][10]/D (DFFSSRX1_RVT)      0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][10]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][8]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][8]/D (DFFSSRX1_RVT)       0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][8]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][7]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][7]/D (DFFSSRX1_RVT)       0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][7]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][6]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][6]/D (DFFSSRX1_RVT)       0.08 @     2.08 f
  data arrival time                                   2.08

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][6]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         2.28


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][15]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][15]/D (DFFSSRX1_RVT)      0.06 @     2.06 f
  data arrival time                                   2.06

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][15]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         2.29


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][4]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][4]/D (DFFSSRX1_RVT)       0.05 @     2.05 f
  data arrival time                                   2.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][4]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.15       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         2.30


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][5]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][5]/D (DFFSSRX1_RVT)       0.05 @     2.05 f
  data arrival time                                   2.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][5]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.15       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         2.30


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][3]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][3]/D (DFFSSRX1_RVT)       0.05 @     2.05 f
  data arrival time                                   2.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][3]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.15       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         2.30


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[10][0]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[10][0]/D (DFFSSRX1_RVT)       0.05 @     2.05 f
  data arrival time                                   2.05

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[10][0]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.15       4.35
  data required time                                  4.35
  -----------------------------------------------------------
  data required time                                  4.35
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         2.30


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: partials_reg[8][31]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MAIN_CLOCK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    2.00       2.00 f
  RESETn (in)                                             0.00 @     2.00 f
  partials_reg[8][31]/D (DFFSSRX1_RVT)                    0.05 @     2.05 f
  data arrival time                                                  2.05

  clock MAIN_CLOCK (rise edge)                            5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.50       4.50
  partials_reg[8][31]/CLK (DFFSSRX1_RVT)                  0.00       4.50 r
  library setup time                                     -0.14       4.36
  data required time                                                 4.36
  --------------------------------------------------------------------------
  data required time                                                 4.36
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                        2.31


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: partials_reg[0][6]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  U1090/Y (AND2X1_RVT)                     0.13 @     2.13 f
  partials_reg[0][6]/D (DFFSSRX1_RVT)      0.00 &     2.13 f
  data arrival time                                   2.13

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  partials_reg[0][6]/CLK (DFFSSRX1_RVT)
                                           0.00       4.50 r
  library setup time                      -0.04       4.46
  data required time                                  4.46
  -----------------------------------------------------------
  data required time                                  4.46
  data arrival time                                  -2.13
  -----------------------------------------------------------
  slack (MET)                                         2.32


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[2][12]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[2][12]/D (DFFSSRX1_RVT)       0.02 @     2.02 f
  data arrival time                                   2.02

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[2][12]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         2.34


  Startpoint: RESETn (input port clocked by MAIN_CLOCK)
  Endpoint: b_pipe_reg[2][11]
            (rising edge-triggered flip-flop clocked by MAIN_CLOCK)
  Path Group: MAIN_CLOCK
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MAIN_CLOCK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     2.00       2.00 f
  RESETn (in)                              0.00 @     2.00 f
  b_pipe_reg[2][11]/D (DFFSSRX1_RVT)       0.02 @     2.02 f
  data arrival time                                   2.02

  clock MAIN_CLOCK (rise edge)             5.00       5.00
  clock network delay (ideal)              0.00       5.00
  clock uncertainty                       -0.50       4.50
  b_pipe_reg[2][11]/CLK (DFFSSRX1_RVT)     0.00       4.50 r
  library setup time                      -0.14       4.36
  data required time                                  4.36
  -----------------------------------------------------------
  data required time                                  4.36
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         2.34


1
