{
  "processor": "NEC V60",
  "manufacturer": "NEC",
  "year": 1986,
  "schema_version": "1.0",
  "source": "V60/V70 User's Manual, NEC 1986",
  "instruction_count": 118,
  "instructions": [
    {"mnemonic": "MOV", "opcode": "0x10", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "32-bit register to register"},
    {"mnemonic": "MOV", "opcode": "0x11", "bytes": 5, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "32-bit immediate to register"},
    {"mnemonic": "MOV", "opcode": "0x12", "bytes": 3, "cycles": 4, "category": "data_transfer", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Memory to register (32-bit bus)"},
    {"mnemonic": "MOV", "opcode": "0x13", "bytes": 3, "cycles": 4, "category": "data_transfer", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Register to memory"},
    {"mnemonic": "MOVEA", "opcode": "0x14", "bytes": 5, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,immediate", "flags_affected": "none", "notes": "Move effective address to register"},
    {"mnemonic": "MOVB", "opcode": "0x15", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Byte move register to register"},
    {"mnemonic": "MOVH", "opcode": "0x16", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Halfword move register to register"},
    {"mnemonic": "PUSH", "opcode": "0x20", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push register to stack"},
    {"mnemonic": "POP", "opcode": "0x21", "bytes": 2, "cycles": 4, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop from stack to register"},
    {"mnemonic": "PUSHM", "opcode": "0x22", "bytes": 3, "cycles": 8, "category": "stack", "addressing_mode": "register_list", "flags_affected": "none", "notes": "Push multiple registers"},
    {"mnemonic": "POPM", "opcode": "0x23", "bytes": 3, "cycles": 8, "category": "stack", "addressing_mode": "register_list", "flags_affected": "none", "notes": "Pop multiple registers"},
    {"mnemonic": "XCHG", "opcode": "0x24", "bytes": 2, "cycles": 3, "category": "data_transfer", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Exchange two registers"},
    {"mnemonic": "ADD", "opcode": "0x30", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "32-bit addition register to register"},
    {"mnemonic": "ADD", "opcode": "0x31", "bytes": 5, "cycles": 2, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVSZ,CY", "notes": "32-bit addition immediate"},
    {"mnemonic": "ADD", "opcode": "0x32", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVSZ,CY", "notes": "32-bit addition from memory"},
    {"mnemonic": "ADDB", "opcode": "0x33", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "Byte addition"},
    {"mnemonic": "ADDH", "opcode": "0x34", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "Halfword addition"},
    {"mnemonic": "SUB", "opcode": "0x35", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "32-bit subtraction"},
    {"mnemonic": "SUB", "opcode": "0x36", "bytes": 5, "cycles": 2, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVSZ,CY", "notes": "32-bit subtraction immediate"},
    {"mnemonic": "SUB", "opcode": "0x37", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVSZ,CY", "notes": "32-bit subtraction from memory"},
    {"mnemonic": "SUBB", "opcode": "0x38", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "Byte subtraction"},
    {"mnemonic": "CMP", "opcode": "0x39", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "32-bit compare"},
    {"mnemonic": "CMP", "opcode": "0x3A", "bytes": 5, "cycles": 2, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "OVSZ,CY", "notes": "Compare with immediate"},
    {"mnemonic": "CMP", "opcode": "0x3B", "bytes": 3, "cycles": 4, "category": "alu", "addressing_mode": "register,memory", "flags_affected": "OVSZ,CY", "notes": "Compare with memory"},
    {"mnemonic": "INC", "opcode": "0x3C", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OVSZ", "notes": "Increment register"},
    {"mnemonic": "DEC", "opcode": "0x3D", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OVSZ", "notes": "Decrement register"},
    {"mnemonic": "NEG", "opcode": "0x3E", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "OVSZ,CY", "notes": "Negate register"},
    {"mnemonic": "AND", "opcode": "0x40", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "SZ", "notes": "Logical AND"},
    {"mnemonic": "AND", "opcode": "0x41", "bytes": 5, "cycles": 2, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "SZ", "notes": "AND with immediate"},
    {"mnemonic": "OR", "opcode": "0x42", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "SZ", "notes": "Logical OR"},
    {"mnemonic": "OR", "opcode": "0x43", "bytes": 5, "cycles": 2, "category": "alu", "addressing_mode": "register,immediate", "flags_affected": "SZ", "notes": "OR with immediate"},
    {"mnemonic": "XOR", "opcode": "0x44", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "SZ", "notes": "Logical XOR"},
    {"mnemonic": "NOT", "opcode": "0x45", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "SZ", "notes": "Bitwise NOT"},
    {"mnemonic": "SHL", "opcode": "0x46", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "SZ,CY", "notes": "Shift left"},
    {"mnemonic": "SHR", "opcode": "0x47", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "SZ,CY", "notes": "Shift right logical"},
    {"mnemonic": "SAR", "opcode": "0x48", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "SZ,CY", "notes": "Shift right arithmetic"},
    {"mnemonic": "ROL", "opcode": "0x49", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "CY", "notes": "Rotate left"},
    {"mnemonic": "ROR", "opcode": "0x4A", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "CY", "notes": "Rotate right"},
    {"mnemonic": "MUL", "opcode": "0x50", "bytes": 2, "cycles": 8, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "32x32 unsigned multiply"},
    {"mnemonic": "MULB", "opcode": "0x51", "bytes": 2, "cycles": 5, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "8x8 byte multiply"},
    {"mnemonic": "MULH", "opcode": "0x52", "bytes": 2, "cycles": 6, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "16x16 halfword multiply"},
    {"mnemonic": "MULS", "opcode": "0x53", "bytes": 2, "cycles": 8, "category": "multiply", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "32x32 signed multiply"},
    {"mnemonic": "DIV", "opcode": "0x54", "bytes": 2, "cycles": 22, "category": "divide", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "32/32 unsigned divide"},
    {"mnemonic": "DIVB", "opcode": "0x55", "bytes": 2, "cycles": 14, "category": "divide", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "Byte divide"},
    {"mnemonic": "DIVH", "opcode": "0x56", "bytes": 2, "cycles": 18, "category": "divide", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "Halfword divide"},
    {"mnemonic": "DIVS", "opcode": "0x57", "bytes": 2, "cycles": 22, "category": "divide", "addressing_mode": "register,register", "flags_affected": "OV", "notes": "Signed divide"},
    {"mnemonic": "FADD", "opcode": "0x60", "bytes": 2, "cycles": 8, "category": "float", "addressing_mode": "register,register", "flags_affected": "OV,UF", "notes": "Floating point add (on-chip FPU)"},
    {"mnemonic": "FSUB", "opcode": "0x61", "bytes": 2, "cycles": 8, "category": "float", "addressing_mode": "register,register", "flags_affected": "OV,UF", "notes": "Floating point subtract"},
    {"mnemonic": "FMUL", "opcode": "0x62", "bytes": 2, "cycles": 10, "category": "float", "addressing_mode": "register,register", "flags_affected": "OV,UF", "notes": "Floating point multiply"},
    {"mnemonic": "FDIV", "opcode": "0x63", "bytes": 2, "cycles": 24, "category": "float", "addressing_mode": "register,register", "flags_affected": "OV,UF", "notes": "Floating point divide"},
    {"mnemonic": "FCMP", "opcode": "0x64", "bytes": 2, "cycles": 6, "category": "float", "addressing_mode": "register,register", "flags_affected": "SZ,CY", "notes": "Floating point compare"},
    {"mnemonic": "FCVT.WS", "opcode": "0x65", "bytes": 2, "cycles": 6, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Convert integer to float"},
    {"mnemonic": "FCVT.SW", "opcode": "0x66", "bytes": 2, "cycles": 6, "category": "float", "addressing_mode": "register", "flags_affected": "OV", "notes": "Convert float to integer"},
    {"mnemonic": "FABS", "opcode": "0x67", "bytes": 2, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Floating point absolute value"},
    {"mnemonic": "FNEG", "opcode": "0x68", "bytes": 2, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "none", "notes": "Floating point negate"},
    {"mnemonic": "BR", "opcode": "0x70", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch relative (unconditional)"},
    {"mnemonic": "BEQ", "opcode": "0x71", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if equal/zero"},
    {"mnemonic": "BNE", "opcode": "0x72", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if not equal"},
    {"mnemonic": "BLT", "opcode": "0x73", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less than (signed)"},
    {"mnemonic": "BLE", "opcode": "0x74", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if less or equal"},
    {"mnemonic": "BGT", "opcode": "0x75", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater than"},
    {"mnemonic": "BGE", "opcode": "0x76", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if greater or equal"},
    {"mnemonic": "BCS", "opcode": "0x77", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if carry set"},
    {"mnemonic": "BCC", "opcode": "0x78", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if carry clear"},
    {"mnemonic": "BN", "opcode": "0x79", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if negative"},
    {"mnemonic": "BP", "opcode": "0x7A", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if positive"},
    {"mnemonic": "BV", "opcode": "0x7B", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if overflow"},
    {"mnemonic": "BNV", "opcode": "0x7C", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch if no overflow"},
    {"mnemonic": "JMP", "opcode": "0x7D", "bytes": 5, "cycles": 4, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump absolute"},
    {"mnemonic": "JMP", "opcode": "0x7E", "bytes": 2, "cycles": 3, "category": "control", "addressing_mode": "indirect_register", "flags_affected": "none", "notes": "Jump indirect through register"},
    {"mnemonic": "JSR", "opcode": "0x80", "bytes": 5, "cycles": 6, "category": "control", "addressing_mode": "absolute", "flags_affected": "none", "notes": "Jump to subroutine"},
    {"mnemonic": "JSR", "opcode": "0x81", "bytes": 2, "cycles": 5, "category": "control", "addressing_mode": "indirect_register", "flags_affected": "none", "notes": "Jump to subroutine indirect"},
    {"mnemonic": "BSR", "opcode": "0x82", "bytes": 3, "cycles": 5, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch to subroutine relative"},
    {"mnemonic": "RTS", "opcode": "0x83", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "TRAP", "opcode": "0x84", "bytes": 2, "cycles": 20, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Software trap/interrupt"},
    {"mnemonic": "RTE", "opcode": "0x85", "bytes": 1, "cycles": 18, "category": "control", "addressing_mode": "implied", "flags_affected": "all", "notes": "Return from exception"},
    {"mnemonic": "MOVS", "opcode": "0x90", "bytes": 3, "cycles": 6, "category": "string", "addressing_mode": "block", "flags_affected": "none", "notes": "String move (per iteration), total = 6+2n"},
    {"mnemonic": "CMPS", "opcode": "0x91", "bytes": 3, "cycles": 8, "category": "string", "addressing_mode": "block", "flags_affected": "SZ,CY", "notes": "String compare (per iteration)"},
    {"mnemonic": "SCAS", "opcode": "0x92", "bytes": 3, "cycles": 6, "category": "string", "addressing_mode": "block", "flags_affected": "SZ,CY", "notes": "String scan (per iteration)"},
    {"mnemonic": "SETS", "opcode": "0x93", "bytes": 3, "cycles": 5, "category": "string", "addressing_mode": "block", "flags_affected": "none", "notes": "String set/fill (per iteration)"},
    {"mnemonic": "INS", "opcode": "0x94", "bytes": 3, "cycles": 8, "category": "string", "addressing_mode": "block", "flags_affected": "none", "notes": "String input (per iteration)"},
    {"mnemonic": "OUTS", "opcode": "0x95", "bytes": 3, "cycles": 8, "category": "string", "addressing_mode": "block", "flags_affected": "none", "notes": "String output (per iteration)"},
    {"mnemonic": "IN", "opcode": "0xA0", "bytes": 3, "cycles": 4, "category": "io", "addressing_mode": "register,port", "flags_affected": "none", "notes": "Input from I/O port"},
    {"mnemonic": "OUT", "opcode": "0xA1", "bytes": 3, "cycles": 4, "category": "io", "addressing_mode": "port,register", "flags_affected": "none", "notes": "Output to I/O port"},
    {"mnemonic": "INB", "opcode": "0xA2", "bytes": 3, "cycles": 4, "category": "io", "addressing_mode": "register,port", "flags_affected": "none", "notes": "Input byte from port"},
    {"mnemonic": "OUTB", "opcode": "0xA3", "bytes": 3, "cycles": 4, "category": "io", "addressing_mode": "port,register", "flags_affected": "none", "notes": "Output byte to port"},
    {"mnemonic": "TSET", "opcode": "0xB0", "bytes": 3, "cycles": 4, "category": "bit", "addressing_mode": "register,immediate", "flags_affected": "Z", "notes": "Test and set bit"},
    {"mnemonic": "TCLR", "opcode": "0xB1", "bytes": 3, "cycles": 4, "category": "bit", "addressing_mode": "register,immediate", "flags_affected": "Z", "notes": "Test and clear bit"},
    {"mnemonic": "TNOT", "opcode": "0xB2", "bytes": 3, "cycles": 4, "category": "bit", "addressing_mode": "register,immediate", "flags_affected": "Z", "notes": "Test and complement bit"},
    {"mnemonic": "TBIT", "opcode": "0xB3", "bytes": 3, "cycles": 3, "category": "bit", "addressing_mode": "register,immediate", "flags_affected": "Z", "notes": "Test bit"},
    {"mnemonic": "BFEXT", "opcode": "0xB4", "bytes": 4, "cycles": 5, "category": "bit", "addressing_mode": "register,register,imm,imm", "flags_affected": "SZ", "notes": "Bit field extract"},
    {"mnemonic": "BFINS", "opcode": "0xB5", "bytes": 4, "cycles": 5, "category": "bit", "addressing_mode": "register,register,imm,imm", "flags_affected": "none", "notes": "Bit field insert"},
    {"mnemonic": "NOP", "opcode": "0xC0", "bytes": 1, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "HALT", "opcode": "0xC1", "bytes": 1, "cycles": 6, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt processor"},
    {"mnemonic": "EI", "opcode": "0xC2", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0xC3", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "LDPR", "opcode": "0xC4", "bytes": 3, "cycles": 4, "category": "special", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Load program register"},
    {"mnemonic": "STPR", "opcode": "0xC5", "bytes": 3, "cycles": 4, "category": "special", "addressing_mode": "register,register", "flags_affected": "none", "notes": "Store program register"},
    {"mnemonic": "CLR", "opcode": "0xC6", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register", "flags_affected": "SZ", "notes": "Clear register to zero"},
    {"mnemonic": "EXT.BW", "opcode": "0xC7", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "SZ", "notes": "Sign extend byte to word"},
    {"mnemonic": "EXT.BH", "opcode": "0xC8", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "SZ", "notes": "Sign extend byte to halfword"},
    {"mnemonic": "EXT.HW", "opcode": "0xC9", "bytes": 2, "cycles": 2, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "SZ", "notes": "Sign extend halfword to word"},
    {"mnemonic": "CVTL.BS", "opcode": "0xCA", "bytes": 2, "cycles": 6, "category": "float", "addressing_mode": "register", "flags_affected": "OV", "notes": "Convert long to float single"},
    {"mnemonic": "CVTL.WS", "opcode": "0xCB", "bytes": 2, "cycles": 6, "category": "float", "addressing_mode": "register", "flags_affected": "OV", "notes": "Convert word to float single"},
    {"mnemonic": "LEA", "opcode": "0xD0", "bytes": 3, "cycles": 2, "category": "data_transfer", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Load effective address"},
    {"mnemonic": "LDM", "opcode": "0xD1", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "register,memory_indexed", "flags_affected": "none", "notes": "Load with indexed addressing"},
    {"mnemonic": "STM", "opcode": "0xD2", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "memory_indexed,register", "flags_affected": "none", "notes": "Store with indexed addressing"},
    {"mnemonic": "LDUB", "opcode": "0xD3", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Load unsigned byte from memory"},
    {"mnemonic": "LDUH", "opcode": "0xD4", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "register,memory", "flags_affected": "none", "notes": "Load unsigned halfword from memory"},
    {"mnemonic": "STB", "opcode": "0xD5", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Store byte to memory"},
    {"mnemonic": "STH", "opcode": "0xD6", "bytes": 3, "cycles": 4, "category": "memory", "addressing_mode": "memory,register", "flags_affected": "none", "notes": "Store halfword to memory"},
    {"mnemonic": "ADC", "opcode": "0xE0", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "Add with carry"},
    {"mnemonic": "SBC", "opcode": "0xE1", "bytes": 2, "cycles": 2, "category": "alu", "addressing_mode": "register,register", "flags_affected": "OVSZ,CY", "notes": "Subtract with borrow"},
    {"mnemonic": "SETF", "opcode": "0xE2", "bytes": 2, "cycles": 2, "category": "special", "addressing_mode": "register,condition", "flags_affected": "none", "notes": "Set register from condition code"},
    {"mnemonic": "DBGT", "opcode": "0xE3", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "register,relative", "flags_affected": "none", "notes": "Decrement and branch if greater than zero"},
    {"mnemonic": "DBLE", "opcode": "0xE4", "bytes": 3, "cycles": 3, "category": "control", "addressing_mode": "register,relative", "flags_affected": "none", "notes": "Decrement and branch if less or equal"},
    {"mnemonic": "SEI", "opcode": "0xF0", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Set interrupt enable"},
    {"mnemonic": "CLI", "opcode": "0xF1", "bytes": 1, "cycles": 2, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Clear interrupt enable"}
  ]
}
