Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto b39768d68b774900aab9b0d0f13056d4 --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_digital_clock_behav xil_defaultlib.tb_digital_clock -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.sevensegment_selector [sevensegment_selector_default]
Compiling architecture behavioral of entity xil_defaultlib.downcounter [\downcounter(period=9,width=4)\]
Compiling architecture behavioral of entity xil_defaultlib.downcounter [\downcounter(period=5)\]
Compiling architecture behavioral of entity xil_defaultlib.clock_divider [clock_divider_default]
Compiling architecture behavioral of entity xil_defaultlib.sevensegment [sevensegment_default]
Compiling architecture behavioral of entity xil_defaultlib.digital_clock [digital_clock_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_digital_clock
Built simulation snapshot tb_digital_clock_behav
