digraph "0_linux_251e22abde21833b3d29577e4d8c7aaccd650eee@pointer" {
"1000174" [label="(Call,platform_get_irq(pdev, 0))"];
"1000133" [label="(Call,platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000101" [label="(MethodParameterIn,struct platform_device *pdev)"];
"1000172" [label="(Call,irq_base = platform_get_irq(pdev, 0))"];
"1000178" [label="(Call,irq_base < 0)"];
"1000401" [label="(Call,gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler))"];
"1000191" [label="(Call,gpio_dev->pdev = pdev)"];
"1000410" [label="(Call,platform_set_drvdata(pdev, gpio_dev))"];
"1000176" [label="(Literal,0)"];
"1000102" [label="(Block,)"];
"1000193" [label="(Identifier,gpio_dev)"];
"1000401" [label="(Call,gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler))"];
"1000101" [label="(MethodParameterIn,struct platform_device *pdev)"];
"1000180" [label="(Literal,0)"];
"1000412" [label="(Identifier,gpio_dev)"];
"1000340" [label="(Call,gpiochip_add_data(&gpio_dev->gc, gpio_dev))"];
"1000175" [label="(Identifier,pdev)"];
"1000177" [label="(ControlStructure,if (irq_base < 0))"];
"1000408" [label="(Identifier,irq_base)"];
"1000178" [label="(Call,irq_base < 0)"];
"1000195" [label="(Identifier,pdev)"];
"1000406" [label="(Call,&amd_gpio_irqchip)"];
"1000192" [label="(Call,gpio_dev->pdev)"];
"1000410" [label="(Call,platform_set_drvdata(pdev, gpio_dev))"];
"1000402" [label="(Call,&gpio_dev->gc)"];
"1000136" [label="(Literal,0)"];
"1000377" [label="(Call,gpiochip_irqchip_add(&gpio_dev->gc,\n\t\t\t\t&amd_gpio_irqchip,\n\t\t\t\t0,\n\t\t\t\thandle_simple_irq,\n\t\t\t\tIRQ_TYPE_NONE))"];
"1000131" [label="(Call,res = platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000429" [label="(MethodReturn,static int)"];
"1000191" [label="(Call,gpio_dev->pdev = pdev)"];
"1000416" [label="(Identifier,pdev)"];
"1000173" [label="(Identifier,irq_base)"];
"1000133" [label="(Call,platform_get_resource(pdev, IORESOURCE_MEM, 0))"];
"1000179" [label="(Identifier,irq_base)"];
"1000199" [label="(Identifier,gpio_dev)"];
"1000134" [label="(Identifier,pdev)"];
"1000172" [label="(Call,irq_base = platform_get_irq(pdev, 0))"];
"1000135" [label="(Identifier,IORESOURCE_MEM)"];
"1000409" [label="(Identifier,amd_gpio_irq_handler)"];
"1000185" [label="(Identifier,pdev)"];
"1000174" [label="(Call,platform_get_irq(pdev, 0))"];
"1000411" [label="(Identifier,pdev)"];
"1000174" -> "1000172"  [label="AST: "];
"1000174" -> "1000176"  [label="CFG: "];
"1000175" -> "1000174"  [label="AST: "];
"1000176" -> "1000174"  [label="AST: "];
"1000172" -> "1000174"  [label="CFG: "];
"1000174" -> "1000429"  [label="DDG: pdev"];
"1000174" -> "1000172"  [label="DDG: pdev"];
"1000174" -> "1000172"  [label="DDG: 0"];
"1000133" -> "1000174"  [label="DDG: pdev"];
"1000101" -> "1000174"  [label="DDG: pdev"];
"1000174" -> "1000191"  [label="DDG: pdev"];
"1000174" -> "1000410"  [label="DDG: pdev"];
"1000133" -> "1000131"  [label="AST: "];
"1000133" -> "1000136"  [label="CFG: "];
"1000134" -> "1000133"  [label="AST: "];
"1000135" -> "1000133"  [label="AST: "];
"1000136" -> "1000133"  [label="AST: "];
"1000131" -> "1000133"  [label="CFG: "];
"1000133" -> "1000429"  [label="DDG: pdev"];
"1000133" -> "1000429"  [label="DDG: IORESOURCE_MEM"];
"1000133" -> "1000131"  [label="DDG: pdev"];
"1000133" -> "1000131"  [label="DDG: IORESOURCE_MEM"];
"1000133" -> "1000131"  [label="DDG: 0"];
"1000101" -> "1000133"  [label="DDG: pdev"];
"1000101" -> "1000100"  [label="AST: "];
"1000101" -> "1000429"  [label="DDG: pdev"];
"1000101" -> "1000191"  [label="DDG: pdev"];
"1000101" -> "1000410"  [label="DDG: pdev"];
"1000172" -> "1000102"  [label="AST: "];
"1000173" -> "1000172"  [label="AST: "];
"1000179" -> "1000172"  [label="CFG: "];
"1000172" -> "1000429"  [label="DDG: platform_get_irq(pdev, 0)"];
"1000172" -> "1000178"  [label="DDG: irq_base"];
"1000178" -> "1000177"  [label="AST: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000180" -> "1000178"  [label="AST: "];
"1000185" -> "1000178"  [label="CFG: "];
"1000193" -> "1000178"  [label="CFG: "];
"1000178" -> "1000429"  [label="DDG: irq_base < 0"];
"1000178" -> "1000429"  [label="DDG: irq_base"];
"1000178" -> "1000401"  [label="DDG: irq_base"];
"1000401" -> "1000102"  [label="AST: "];
"1000401" -> "1000409"  [label="CFG: "];
"1000402" -> "1000401"  [label="AST: "];
"1000406" -> "1000401"  [label="AST: "];
"1000408" -> "1000401"  [label="AST: "];
"1000409" -> "1000401"  [label="AST: "];
"1000411" -> "1000401"  [label="CFG: "];
"1000401" -> "1000429"  [label="DDG: amd_gpio_irq_handler"];
"1000401" -> "1000429"  [label="DDG: gpiochip_set_chained_irqchip(&gpio_dev->gc,\n\t\t\t\t &amd_gpio_irqchip,\n\t\t\t\t irq_base,\n\t\t\t\t amd_gpio_irq_handler)"];
"1000401" -> "1000429"  [label="DDG: &gpio_dev->gc"];
"1000401" -> "1000429"  [label="DDG: irq_base"];
"1000401" -> "1000429"  [label="DDG: &amd_gpio_irqchip"];
"1000377" -> "1000401"  [label="DDG: &gpio_dev->gc"];
"1000377" -> "1000401"  [label="DDG: &amd_gpio_irqchip"];
"1000191" -> "1000102"  [label="AST: "];
"1000191" -> "1000195"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000195" -> "1000191"  [label="AST: "];
"1000199" -> "1000191"  [label="CFG: "];
"1000191" -> "1000429"  [label="DDG: pdev"];
"1000191" -> "1000429"  [label="DDG: gpio_dev->pdev"];
"1000410" -> "1000102"  [label="AST: "];
"1000410" -> "1000412"  [label="CFG: "];
"1000411" -> "1000410"  [label="AST: "];
"1000412" -> "1000410"  [label="AST: "];
"1000416" -> "1000410"  [label="CFG: "];
"1000410" -> "1000429"  [label="DDG: pdev"];
"1000410" -> "1000429"  [label="DDG: gpio_dev"];
"1000410" -> "1000429"  [label="DDG: platform_set_drvdata(pdev, gpio_dev)"];
"1000340" -> "1000410"  [label="DDG: gpio_dev"];
}
