#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Fri Dec 18 12:43:04 2020
# Process ID: 4108
# Current directory: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13092 C:\Users\tudor\Tudor\3rdYearCS_I\6_StructureOfComputerSystems\Project\MyCPU_project\MyCPU_project.xpr
# Log file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/vivado.log
# Journal file: C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.xpr
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
add_bp {C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd} 72
remove_bps -file {C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RF.vhd} -line 72
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
launch_simulation
source testbench_RF.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IDU.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_IDU.vhd
update_compile_order -fileset sim_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top testbench_IDU [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source testbench_IDU.tcl
restart
run all
close_sim
launch_simulation
source testbench_IDU.tcl
close_sim
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RAM.vhd w ]
add_files -fileset sim_1 C:/Users/tudor/Tudor/3rdYearCS_I/6_StructureOfComputerSystems/Project/MyCPU_project/MyCPU_project.srcs/sim_1/new/testbench_RAM.vhd
update_compile_order -fileset sim_1
