// Seed: 129724975
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_3;
endmodule
module module_1 #(
    parameter id_0 = 32'd93,
    parameter id_1 = 32'd35
) (
    input wor  _id_0,
    input tri1 _id_1,
    input tri  id_2
);
  logic [id_0 : id_1  *  1] id_4 = -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
