// Seed: 3401823866
module module_0 (
    input wire id_0,
    input wand id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    input wor id_5,
    input tri0 id_6
    , id_12,
    input tri1 id_7,
    input tri id_8,
    output supply1 id_9,
    input tri0 id_10
);
  id_13(
      .id_0(1), .id_1(id_3), .id_2(1)
  ); specify
    (id_14 => id_15) = (1, 1  : 1'b0 : 1);
    (id_16 => id_17) = 1;
  endspecify
endmodule
module module_1 (
    output wire id_0,
    input wand id_1,
    output supply1 id_2
);
  assign id_0 = 1'b0;
  assign id_0 = id_1;
  always @(negedge "", posedge 1) id_2 = 1'h0;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_1, id_2, id_1
  );
endmodule
