# compile verilog/system verilog design source files
verilog xil_defaultlib  "testbench_CORDIC_Arch2_func_synth.v"
verilog xil_defaultlib  "../../../../CORDICO.srcs/sim_1/new/testbench_CORDICArch2.v"

# Do not sort compile order
nosort
