
---------- Begin Simulation Statistics ----------
final_tick                               182161532500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 769768                       # Simulator instruction rate (inst/s)
host_mem_usage                                 770520                       # Number of bytes of host memory used
host_op_rate                                  1286657                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.91                       # Real time elapsed on the host
host_tick_rate                             1402220509                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     167148758                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.182162                       # Number of seconds simulated
sim_ticks                                182161532500                       # Number of ticks simulated
system.cpu.Branches                          13731662                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     167148758                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        364323065                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  364323065                       # Number of busy cycles
system.cpu.num_cc_register_reads             84387661                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            70354533                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     10546558                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5708198                       # Number of float alu accesses
system.cpu.num_fp_insts                       5708198                       # number of float instructions
system.cpu.num_fp_register_reads              3552982                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             3001480                       # number of times the floating registers were written
system.cpu.num_func_calls                     1848557                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             166258058                       # Number of integer alu accesses
system.cpu.num_int_insts                    166258058                       # number of integer instructions
system.cpu.num_int_register_reads           346191780                       # number of times the integer registers were read
system.cpu.num_int_register_writes          139177845                       # number of times the integer registers were written
system.cpu.num_load_insts                    25596649                       # Number of load instructions
system.cpu.num_mem_refs                      40188184                       # number of memory refs
system.cpu.num_store_insts                   14591535                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                456615      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 123991208     74.18%     74.45% # Class of executed instruction
system.cpu.op_class::IntMult                   560330      0.34%     74.79% # Class of executed instruction
system.cpu.op_class::IntDiv                   1527977      0.91%     75.70% # Class of executed instruction
system.cpu.op_class::FloatAdd                   63063      0.04%     75.74% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.74% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.01%     75.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                   119991      0.07%     75.82% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     75.82% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28678      0.02%     75.84% # Class of executed instruction
system.cpu.op_class::SimdMisc                   58873      0.04%     75.87% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.87% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     75.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               42511      0.03%     75.90% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 207      0.00%     75.90% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               69229      0.04%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 661      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.94% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22868      0.01%     75.96% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 33      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.96% # Class of executed instruction
system.cpu.op_class::MemRead                 23024095     13.77%     89.73% # Class of executed instruction
system.cpu.op_class::MemWrite                11941252      7.14%     96.88% # Class of executed instruction
system.cpu.op_class::FloatMemRead             2572554      1.54%     98.41% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            2650283      1.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  167152300                       # Class of executed instruction
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5450                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       334104                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       669232                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            107                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     40415844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         40415844                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     40415941                       # number of overall hits
system.cpu.dcache.overall_hits::total        40415941                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       258426                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         258426                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       258521                       # number of overall misses
system.cpu.dcache.overall_misses::total        258521                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   5628837500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5628837500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   5628837500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5628837500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     40674270                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     40674270                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     40674462                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     40674462                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006354                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006354                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006356                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006356                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 21781.235247                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 21781.235247                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21773.231188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21773.231188                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       229988                       # number of writebacks
system.cpu.dcache.writebacks::total            229988                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       258426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       258426                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       258521                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       258521                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5370411500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5370411500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5377438500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5377438500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.006354                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.006354                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.006356                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.006356                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 20781.235247                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20781.235247                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 20800.780207                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20800.780207                       # average overall mshr miss latency
system.cpu.dcache.replacements                 258009                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     25696877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        25696877                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       143219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        143219                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2080389500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2080389500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     25840096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     25840096                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005543                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 14525.932313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14525.932313                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       143219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       143219                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1937170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1937170500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005543                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 13525.932313                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13525.932313                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14718967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14718967                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       115207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       115207                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3548448000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3548448000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14834174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14834174                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.007766                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.007766                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 30800.628434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30800.628434                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       115207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       115207                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3433241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3433241000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.007766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.007766                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 29800.628434                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29800.628434                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           97                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            97                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           95                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           95                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.494792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           95                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.494792                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.494792                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73968.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73968.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.801554                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            40674462                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            258521                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            157.335234                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.801554                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999612                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           18                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          160                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          123                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          81607445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         81607445                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    25840369                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    14837475                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5453                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          7606                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    135173762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        135173762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    135173762                       # number of overall hits
system.cpu.icache.overall_hits::total       135173762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        76607                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          76607                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        76607                       # number of overall misses
system.cpu.icache.overall_misses::total         76607                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   1189842500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   1189842500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   1189842500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   1189842500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    135250369                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    135250369                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    135250369                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    135250369                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000566                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000566                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000566                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000566                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15531.772553                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15531.772553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15531.772553                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15531.772553                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        76095                       # number of writebacks
system.cpu.icache.writebacks::total             76095                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        76607                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        76607                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        76607                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        76607                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   1113235500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   1113235500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   1113235500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   1113235500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000566                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000566                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000566                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000566                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14531.772553                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14531.772553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14531.772553                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14531.772553                       # average overall mshr miss latency
system.cpu.icache.replacements                  76095                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    135173762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       135173762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        76607                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         76607                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   1189842500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   1189842500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    135250369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    135250369                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000566                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15531.772553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15531.772553                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        76607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        76607                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   1113235500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   1113235500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000566                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14531.772553                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14531.772553                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.454974                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           135250369                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             76607                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1765.509275                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.454974                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998935                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          185                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          119                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          204                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         270577345                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        270577345                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   135250452                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           350                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 182161532500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                73743                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               223699                       # number of demand (read+write) hits
system.l2.demand_hits::total                   297442                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               73743                       # number of overall hits
system.l2.overall_hits::.cpu.data              223699                       # number of overall hits
system.l2.overall_hits::total                  297442                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34822                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37686                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2864                       # number of overall misses
system.l2.overall_misses::.cpu.data             34822                       # number of overall misses
system.l2.overall_misses::total                 37686                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2616248500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2839620500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2616248500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2839620500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            76607                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           258521                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               335128                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           76607                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          258521                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              335128                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.037386                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.134697                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.112453                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.037386                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.134697                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.112453                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77993.016760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75132.057320                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75349.479913                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77993.016760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75132.057320                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75349.479913                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3355                       # number of writebacks
system.l2.writebacks::total                      3355                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34822                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37686                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34822                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37686                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    194732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2268028500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2462760500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2268028500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2462760500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.037386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.134697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.112453                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.037386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.134697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.112453                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65132.057320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65349.479913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65132.057320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65349.479913                       # average overall mshr miss latency
system.l2.replacements                           5557                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       229988                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           229988                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       229988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       229988                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        76095                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            76095                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        76095                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        76095                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             83361                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 83361                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           31846                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31846                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2384793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2384793000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        115207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            115207                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.276424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.276424                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74885.166112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74885.166112                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        31846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31846                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2066333000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2066333000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.276424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.276424                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64885.166112                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64885.166112                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          73743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              73743                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        76607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          76607                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.037386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.037386                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77993.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77993.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.037386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.037386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67993.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        140338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            140338                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2976                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    231455500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    231455500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       143314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        143314                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.020766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.020766                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77774.025538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77774.025538                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2976                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    201695500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    201695500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.020766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.020766                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67774.025538                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67774.025538                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31370.159178                       # Cycle average of tags in use
system.l2.tags.total_refs                      669231                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37790                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.709209                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      98.069668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2104.449538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29167.639972                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002993                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.064223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.890126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.957341                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32233                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5391638                       # Number of tag accesses
system.l2.tags.data_accesses                  5391638                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3355.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34821.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.063766436500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          200                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          200                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              125358                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3125                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37686                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3355                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37686                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3355                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      28.95                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37686                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3355                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37675                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          200                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     188.205000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.213839                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1827.483288                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          198     99.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           200                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          200                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.615000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.588428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.959886                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              140     70.00%     70.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.50%     70.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               56     28.00%     98.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.00%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           200                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2411904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               214720                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     13.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      1.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   84679232500                       # Total gap between requests
system.mem_ctrls.avgGap                    2063283.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       183296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2228544                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       212672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 1006227.810473651974                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 12233889.171963350847                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 1167491.275909198914                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2864                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        34822                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3355                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     77718750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    847831000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 638793323500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27136.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24347.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 190400394.49                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       183296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2228608                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2411904                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       183296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       183296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       214720                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       214720                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2864                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        34822                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          37686                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3355                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3355                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      1006228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     12234241                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         13240468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      1006228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      1006228                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks      1178734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total         1178734                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks      1178734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      1006228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     12234241                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        14419202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                37685                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3323                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2286                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2669                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2201                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2599                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          132                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          129                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          400                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          291                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          274                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               218956000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             188425000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          925549750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5810.16                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24560.16                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               32281                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2356                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.66                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.90                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   411.946633                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   251.116491                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   375.247351                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1330     20.88%     20.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1954     30.67%     51.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          544      8.54%     60.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          245      3.85%     63.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          396      6.22%     70.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          316      4.96%     75.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          130      2.04%     77.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          121      1.90%     79.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1335     20.95%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6371                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2411840                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             212672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               13.240117                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                1.167491                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.10                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        23319240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        12394470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      135110220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8127540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 14379502800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4950671730                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  65781041760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   85290167760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   468.211738                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 170965381500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6082700000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5113451000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        22169700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        11783475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      133960680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       9218520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 14379502800.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4960773270                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  65772535200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   85289943645                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   468.210508                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 170941753250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6082700000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5137079250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5840                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3355                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2095                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31846                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31846                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5840                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        80822                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        80822                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  80822                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2626624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2626624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2626624                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37686                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37686    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37686                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            56715000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199201250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            219921                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       233343                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        76095                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           30223                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           115207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          115207                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         76607                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       143314                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       229309                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       775051                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1004360                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      9772928                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     31264576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               41037504                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5557                       # Total snoops (count)
system.tol2bus.snoopTraffic                    214720                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           340685                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000317                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017802                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 340577     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    108      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             340685                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 182161532500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          640699000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         114910500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         387781500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
