Simonetta Balsamo , Antinisca Di Marco , Paola Inverardi , Marta Simeoni, Model-Based Performance Prediction in Software Development: A Survey, IEEE Transactions on Software Engineering, v.30 n.5, p.295-310, May 2004[doi>10.1109/TSE.2004.9]
Luca Benini , Davide Bertozzi , Alessandro Bogliolo , Francesco Menichelli , Mauro Olivieri, MPARM: Exploring the Multi-Processor SoC Design Space with SystemC, Journal of VLSI Signal Processing Systems, v.41 n.2, p.169-182, September 2005[doi>10.1007/s11265-005-6648-1]
Bryan Black , John Paul Shen, Calibration of Microprocessor Performance Models, Computer, v.31 n.5, p.59-65, May 1998[doi>10.1109/2.675637]
Samarjit Chakraborty , Simon Kunzli , Lothar Thiele, A General Framework for Analysing System Properties in Platform-Based Embedded System Designs, Proceedings of the conference on Design, Automation and Test in Europe, p.10190, March 03-07, 2003
Douglas Densmore , Roberto Passerone , Alberto Sangiovanni-Vincentelli, A Platform-Based Taxonomy for ESL Design, IEEE Design & Test, v.23 n.5, p.359-374, September 2006[doi>10.1109/MDT.2006.112]
Andreas Gerstlauer , Christian Haubelt , Andy D. Pimentel , Todor P. Stefanov , Daniel D. Gajski , Jürgen Teich, Electronic system-level synthesis methodologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.10, p.1517-1530, October 2009[doi>10.1109/TCAD.2009.2026356]
M. González Harbour , J. J.  Gutiérrez García , J. C.  Palencia Gutiérrez , J. M.  Drake Moyano, MAST: Modeling and Analysis Suite for Real Time Applications, Proceedings of the 13th Euromicro Conference on Real-Time Systems, p.125, June 13-15, 2001
Wolfgang Haid , Matthias Keller , Kai Huang , Iuliana Bacivarov , Lothar Thiele, Generation and calibration of compositional performance analysis models for multi-processor systems, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece
Wolfgang Haid , Lothar Thiele, Complex task activation schemes in system level performance analysis, Proceedings of the 5th IEEE/ACM international conference on Hardware/software codesign and system synthesis, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289816.1289860]
Henia, R., Hamann, A., Jersak, M., Racu, R., Richter, K., and Ernst, R. 2005. System level performance analysis — The SymTA/S approach. IEE Proc.: Comput. Digital Tech. 152, 2, 148--166.
Jersak, M., Richter, K., and Ernst, R. 2005. Performance analysis for complex embedded systems. Int. J. Embedd. Syst. 1, 1--2, 33--49.
Bengt Jonsson , Simon Perathoner , Lothar Thiele , Wang Yi, Cyclic dependencies in modular performance analysis, Proceedings of the 8th ACM international conference on Embedded software, October 19-24, 2008, Atlanta, GA, USA[doi>10.1145/1450058.1450083]
J. A. Kahle , M. N. Day , H. P. Hofstee , C. R. Johns , T. R. Maeurer , D. Shippy, Introduction to the cell multiprocessor, IBM Journal of Research and Development, v.49 n.4/5, p.589-604, July 2005
Kahn, G. 1974. The semantics of a simple language for parallel programming. In Proceedings of the IFIP Congress. 471--475.
Tero Kangas , Petri Kukkala , Heikki Orsila , Erno Salminen , Marko Hännikäinen , Timo D. Hämäläinen , Jouni Riihimäki , Kimmo Kuusilinna, UML-based multiprocessor SoC design framework, ACM Transactions on Embedded Computing Systems (TECS), v.5 n.2, p.281-320, May 2006[doi>10.1145/1151074.1151077]
Simon Künzli , Francesco Poletti , Luca Benini , Lothar Thiele, Combining simulation and formal methods for system-level performance analysis, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
K. Lahiri , A. Raghunathan , S. Dey, System-level performance analysis for designing on-chip communication architectures, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.20 n.6, p.768-783, November 2006[doi>10.1109/43.924830]
Lampka, K., Perathoner, S., and Thiele, L. 2010. Analytic real-time analysis and timed automata: A hybrid methodology for the performance analysis of embedded real-time systems. Des. Autom. Embedd. Syst. 14, 3, 193--227.
Jean-Yves Le Boudec , Patrick Thiran, Network calculus: a theory of deterministic queuing systems for the internet, Springer-Verlag, Berlin, Heidelberg, 2001
Lee, E. A. and Messerschmitt, D. G. 1987. Synchronous data flow. Proc. IEEE 75, 9, 1235--1245.
Lee, E. A. and Parks, T. M. 1995. Dataflow Process Networks. Proc. IEEE 83, 5, 773--799.
Alexander Maxiaguine , Simon Künzli , Lothar Thiele, Workload Characterization Model for Tasks with Variable Execution Demand, Proceedings of the conference on Design, automation and test in Europe, p.21040, February 16-20, 2004
Pier S. Paolucci , Ahmed A. Jerraya , Rainer Leupers , Lothar Thiele , Piero Vicini, SHAPES:: a tiled scalable software hardware architecture platform for embedded systems, Proceedings of the 4th international conference on Hardware/software codesign and system synthesis, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176254.1176297]
Rodolfo Pellizzoni , Marco Caccamo, Toward the Predictable Integration of Real-Time COTS Based Systems, Proceedings of the 28th IEEE International Real-Time Systems Symposium, p.73-82, December 03-06, 2007[doi>10.1109/RTSS.2007.51]
Simon Perathoner , Tobias Rein , Lothar Thiele , Kai Lampka , Jonas Rox, Modeling structured event streams in system level performance analysis, Proceedings of the ACM SIGPLAN/SIGBED 2010 conference on Languages, compilers, and tools for embedded systems, April 13-15, 2010, Stockholm, Sweden[doi>10.1145/1755888.1755895]
Perathoner, S., Wandeler, E., Thiele, L., Hamann, A., Schliecker, S., Henia, R., Racu, R., Ernst, R., and González Harbour, M. 2009. Influence of different abstractions on the performance analysis of distributed hard real-time systems. Des. Autom. Embedd. Syst. 13, 1, 27--49.
Dorina Petriu , Christiane Shousha , Anant Jalnapurkar, Architecture-Based Performance Analysis Applied to a Telecommunication System, IEEE Transactions on Software Engineering, v.26 n.11, p.1049-1065, November 2000[doi>10.1109/32.881717]
Andy D. Pimentel , Cagkan Erbas , Simon Polstra, A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels, IEEE Transactions on Computers, v.55 n.2, p.99-112, February 2006[doi>10.1109/TC.2006.16]
Andy D. Pimentel , Mark Thompson , Simon Polstra , Cagkan Erbas, Calibration of abstract performance models for system-level design space exploration, Journal of Signal Processing Systems, v.50 n.2, p.99-114, February 2008[doi>10.1007/s11265-007-0085-2]
RTEMS Steering Committee. 2010. RTEMS. http://www.rtems.com.
Lothar Thiele , Iuliana Bacivarov , Wolfgang Haid , Kai Huang, Mapping Applications to Tiled Multiprocessor Embedded Systems, Proceedings of the Seventh International Conference on Application of Concurrency to System Design, p.29-40, July 10-13, 2007[doi>10.1109/ACSD.2007.53]
Lothar Thiele , Nikolay Stoimenov, Modular performance analysis of cyclic dataflow graphs, Proceedings of the seventh ACM international conference on Embedded software, October 12-16, 2009, Grenoble, France[doi>10.1145/1629335.1629353]
William Thies , Michal Karczmarek , Saman P. Amarasinghe, StreamIt: A Language for Streaming Applications, Proceedings of the 11th International Conference on Compiler Construction, p.179-196, April 08-12, 2002
Alexander Viehl , Timo Schönwald , Oliver Bringmann , Wolfgang Rosenstiel, Formal performance analysis and simulation of UML/SysML models for ESL design, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Ernesto Wandeler , Lothar Thiele, Interface-Based Design of Real-Time Systems with Hierarchical Scheduling, Proceedings of the 12th IEEE Real-Time and Embedded Technology and Applications Symposium, p.243-252, April 04-07, 2006[doi>10.1109/RTAS.2006.23]
Ernesto Wandeler , Lothar Thiele, Optimal TDMA time slot and cycle length allocation for hard real-time systems, Proceedings of the 2006 Asia and South Pacific Design Automation Conference, January 24-27, 2006, Yokohama, Japan[doi>10.1145/1118299.1118417]
Wandeler, E. and Thiele, L. 2006c. Real-Time Calculus (RTC) toolbox. http://www.mpa.ethz.ch/Rtctoolbox.
Ernesto Wandeler , Lothar Thiele , Marcel Verhoef , Paul Lieverse, System architecture evaluation using modular performance analysis: a case study, International Journal on Software Tools for Technology Transfer (STTT), v.8 n.6, p.649-667, October 2006[doi>10.1007/s10009-006-0019-5]
Reinhard Wilhelm , Jakob Engblom , Andreas Ermedahl , Niklas Holsti , Stephan Thesing , David Whalley , Guillem Bernat , Christian Ferdinand , Reinhold Heckmann , Tulika Mitra , Frank Mueller , Isabelle Puaut , Peter Puschner , Jan Staschulat , Per Stenström, The worst-case execution-time problem—overview of methods and survey of tools, ACM Transactions on Embedded Computing Systems (TECS), v.7 n.3, p.1-53, April 2008[doi>10.1145/1347375.1347389]
Murray Woodside, From annotated software designs (UML SPT/MARTE) to model formalisms, Proceedings of the 7th international conference on Formal methods for performance evaluation, p.429-467, May 28-June 02, 2007, Bertinoro, Italy
