Warning (10268): Verilog HDL information at UART_RX.v(39): always construct contains both blocking and non-blocking assignments File: /home/maruthi/intelFPGA_lite/20.1/quartus/UART_buffer/code/UART_RX.v Line: 39
