

================================================================
== Vivado HLS Report for 'dense_large_rf_gt_ni_2'
================================================================
* Date:           Tue Mar  2 23:01:31 2021

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z007sclg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.231|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  13063|  33223|  13063|  33223|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------+---------+-----+-----+-----+-----+---------+
        |                    |         |  Latency  |  Interval | Pipeline|
        |      Instance      |  Module | min | max | min | max |   Type  |
        +--------------------+---------+-----+-----+-----+-----+---------+
        |grp_product_fu_259  |product  |    4|    4|    4|    4|   none  |
        +--------------------+---------+-----+-----+-----+-----+---------+

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+
        |- InitAccum  |     10|     10|         1|          -|          -|     10|    no    |
        |- ReuseLoop  |  13020|  33180|  31 ~ 79 |          -|          -|    420|    no    |
        | + MultLoop  |     26|     73|        26|          -|          -| 1 ~ 2 |    no    |
        |- Result     |     30|     30|         3|          -|          -|     10|    no    |
        +-------------+-------+-------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      1|      -|      -|
|Expression       |        -|      -|      0|    360|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      1|    197|    225|
|Memory           |        2|      -|     28|      3|
|Multiplexer      |        -|      -|      -|    262|
|Register         |        -|      -|    289|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        2|      2|    514|    850|
+-----------------+---------+-------+-------+-------+
|Available        |      100|     66|  28800|  14400|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        2|      3|      1|      5|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT |
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |myproject_urem_11ns_10ns_11_15_seq_1_U68  |myproject_urem_11ns_10ns_11_15_seq_1  |        0|      0|  142|   78|
    |grp_product_fu_259                        |product                               |        0|      1|   55|  147|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+
    |Total                                     |                                      |        0|      1|  197|  225|
    +------------------------------------------+--------------------------------------+---------+-------+-----+-----+

    * DSP48: 
    +----------------------------------------+------------------------------------+-----------+
    |                Instance                |               Module               | Expression|
    +----------------------------------------+------------------------------------+-----------+
    |myproject_mul_mul_11ns_13ns_24_3_1_U69  |myproject_mul_mul_11ns_13ns_24_3_1  |  i0 * i1  |
    +----------------------------------------+------------------------------------+-----------+

    * Memory: 
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |             Module            | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |acc_V_U   |dense_large_rf_gt_ni_2_acc_V   |        0|  28|   3|    10|   14|     1|          140|
    |outidx_U  |dense_large_rf_gt_ni_2_outidx  |        1|   0|   0|   420|    3|     1|         1260|
    |w17_V_U   |dense_large_rf_gt_ni_2_w17_V   |        1|   0|   0|   420|   25|     1|        10500|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+
    |Total     |                               |        2|  28|   3|   850|   42|     3|        11900|
    +----------+-------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |iacc_3_fu_276_p2       |     +    |      0|  0|  13|           4|           1|
    |im_3_fu_328_p2         |     +    |      0|  0|  10|           2|           1|
    |in_index_3_fu_493_p2   |     +    |      0|  0|  39|          32|           1|
    |ir_fu_297_p2           |     +    |      0|  0|  15|           9|           1|
    |ires_3_fu_517_p2       |     +    |      0|  0|  13|           4|           1|
    |out_index_3_fu_487_p2  |     +    |      0|  0|  13|           4|           3|
    |p_Val2_19_fu_431_p2    |     +    |      0|  0|  19|          14|          14|
    |ret_V_fu_417_p2        |     +    |      0|  0|  21|          15|          15|
    |w_index_3_fu_475_p2    |     +    |      0|  0|  13|          11|           9|
    |tmp_67_fu_383_p2       |     -    |      0|  0|  15|           5|           5|
    |overflow_fu_451_p2     |    and   |      0|  0|   2|           1|           1|
    |underflow_fu_463_p2    |    and   |      0|  0|   2|           1|           1|
    |exitcond6_fu_270_p2    |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_291_p2     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_62_fu_511_p2       |   icmp   |      0|  0|   9|           4|           4|
    |tmp_70_fu_481_p2       |   icmp   |      0|  0|  13|          11|          10|
    |tmp_71_fu_499_p2       |   icmp   |      0|  0|  18|          32|           7|
    |tmp_72_fu_395_p2       |   lshr   |      0|  0|  85|          28|          28|
    |p_s_fu_504_p3          |  select  |      0|  0|  32|           1|           1|
    |brmerge8_fu_469_p2     |    xor   |      0|  0|   2|           1|           1|
    |tmp_20_fu_445_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp_69_fu_457_p2       |    xor   |      0|  0|   2|           1|           2|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      0|  0| 360|         194|         120|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+-----+-----------+-----+-----------+
    |        Name        | LUT | Input Size| Bits| Total Bits|
    +--------------------+-----+-----------+-----+-----------+
    |acc_V_address0      |   27|          5|    4|         20|
    |acc_V_d0            |   27|          5|   14|         70|
    |ap_NS_fsm           |  145|         32|    1|         32|
    |iacc_reg_183        |    9|          2|    4|          8|
    |im_reg_217          |    9|          2|    2|          4|
    |in_index_reg_205    |    9|          2|   32|         64|
    |ires_reg_248        |    9|          2|    4|          8|
    |out_index5_reg_228  |    9|          2|    4|          8|
    |w_index5_reg_238    |    9|          2|   11|         22|
    |w_index_reg_194     |    9|          2|    9|         18|
    +--------------------+-----+-----------+-----+-----------+
    |Total               |  262|         56|   85|        254|
    +--------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |acc_V_addr_6_reg_630             |   4|   0|    4|          0|
    |ap_CS_fsm                        |  31|   0|   31|          0|
    |brmerge8_reg_649                 |   1|   0|    1|          0|
    |extLd_reg_576                    |  13|   0|   14|          1|
    |grp_product_fu_259_ap_start_reg  |   1|   0|    1|          0|
    |iacc_reg_183                     |   4|   0|    4|          0|
    |im_3_reg_585                     |   2|   0|    2|          0|
    |im_reg_217                       |   2|   0|    2|          0|
    |in_index_3_reg_666               |  32|   0|   32|          0|
    |in_index_reg_205                 |  32|   0|   32|          0|
    |ir_reg_551                       |   9|   0|    9|          0|
    |ires_3_reg_680                   |   4|   0|    4|          0|
    |ires_reg_248                     |   4|   0|    4|          0|
    |mul_reg_600                      |  24|   0|   24|          0|
    |out_index5_reg_228               |   4|   0|    4|          0|
    |out_index_reg_561                |   3|   0|    3|          0|
    |overflow_reg_641                 |   1|   0|    1|          0|
    |p_Val2_17_reg_635                |  14|   0|   14|          0|
    |reg_265                          |  14|   0|   14|          0|
    |tmp_21_reg_595                   |  11|   0|   11|          0|
    |tmp_59_reg_581                   |   1|   0|    1|          0|
    |tmp_60_reg_610                   |   1|   0|    1|          0|
    |tmp_63_reg_685                   |   4|   0|   64|         60|
    |tmp_67_reg_620                   |   4|   0|    5|          1|
    |tmp_73_reg_625                   |  14|   0|   14|          0|
    |underflow_reg_645                |   1|   0|    1|          0|
    |w17_V_load_reg_615               |  25|   0|   25|          0|
    |w_index5_reg_238                 |  11|   0|   11|          0|
    |w_index_cast_reg_543             |   9|   0|   11|          2|
    |w_index_reg_194                  |   9|   0|    9|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 289|   0|  353|         64|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------+-----+-----+------------+------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.2 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.2 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dense_large_rf_gt_ni.2 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.2 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.2 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dense_large_rf_gt_ni.2 | return value |
|data_V_address0  | out |    7|  ap_memory |         data_V         |     array    |
|data_V_ce0       | out |    1|  ap_memory |         data_V         |     array    |
|data_V_q0        |  in |   13|  ap_memory |         data_V         |     array    |
|res_V_address0   | out |    4|  ap_memory |          res_V         |     array    |
|res_V_ce0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_we0        | out |    1|  ap_memory |          res_V         |     array    |
|res_V_d0         | out |   14|  ap_memory |          res_V         |     array    |
+-----------------+-----+-----+------------+------------------------+--------------+

