// Seed: 4100796208
module module_0 (
    input logic id_0
);
  wire id_1;
  assign id_1[1'b0] = id_0;
endmodule
`timescale 1ps / 1ps
