Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 31 21:17:16 2020
| Host         : LAPTOP-2Q3PR42D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7s15
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    43 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      4 |            2 |
|      5 |            2 |
|      8 |           33 |
|     12 |            1 |
|    16+ |            4 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             445 |          103 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              80 |           21 |
| Yes          | No                    | No                     |             109 |           25 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+----------------+
|                          Clock Signal                          |                                                 Enable Signal                                                |                                            Set/Reset Signal                                           | Slice Load Count | Bel Load Count |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+----------------+
|  Clk_Division_DAC/inst/clk_out                                 | p_0_in                                                                                                       |                                                                                                       |                1 |              1 |
|  clk_100_IBUF_BUFG                                             |                                                                                                              | fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_cntrl_coef_addr/D[3]            |                1 |              4 |
|  clk_100_IBUF_BUFG                                             |                                                                                                              | fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[2].address_reg_n_0_[2][3] |                1 |              4 |
|  Clk_Division_DAC/inst/clk_out                                 |                                                                                                              | DAC_Cnt[4]_i_1_n_0                                                                                    |                1 |              5 |
|  clk_100_IBUF_BUFG                                             |                                                                                                              | fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl[9].address_reg_n_0_[9][3] |                2 |              5 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_15[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_1[3]                                                     |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_17[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/g_s_data_chan_fifo.i_s_data_chan_fifo/wr_enable                   |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[6].i_delay/cntrl[0]_2[0] |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.g_cntrl_signals[7].i_delay/WEB           |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/g_semi_parallel_and_smac.i_latch_op/latch_op                      |                                                                                                       |                3 |              8 |
|  fir/U0/i_synth/g_single_rate.i_single_rate/m_axis_data_tvalid |                                                                                                              |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/we_flush                                                          |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/rfd_int                                                           |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_14[6]                                                    |                                                                                                       |                2 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_15[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_12[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_16[6]                                                    |                                                                                                       |                2 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_19[6]                                                    |                                                                                                       |                3 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_16[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_17[6]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_13[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_18[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_18[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_14[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_12[6]                                                    |                                                                                                       |                2 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_19[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[5]_16[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[1]_12[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[4]_15[6]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[6]_17[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_13[6]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[2]_13[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[3]_14[3]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[7]_18[6]                                                    |                                                                                                       |                2 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_1[7]                                                     |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[8]_19[7]                                                    |                                                                                                       |                1 |              8 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/base_en_cntrl                                                     |                                                                                                       |                4 |             12 |
|  clk_100_IBUF_BUFG                                             | fir/U0/i_synth/g_single_rate.i_single_rate/cntrl[9]_1[8]                                                     |                                                                                                       |                1 |             16 |
|  clk_100_IBUF_BUFG                                             |                                                                                                              | Clk_Division_DAC/inst/clear                                                                           |                8 |             31 |
|  clk_100_IBUF_BUFG                                             |                                                                                                              | Clk_Division_ADC/inst/clear                                                                           |                8 |             31 |
|  clk_100_IBUF_BUFG                                             |                                                                                                              |                                                                                                       |              102 |            447 |
+----------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+------------------+----------------+


