

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>AM65X_SR2 PLL Defaults &mdash; TISCI User Guide</title>
  

  
  
    <link rel="shortcut icon" href="../../_static/favicon.ico"/>
  

  

  
  
    

  

  
  
    <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  

  
    <link rel="stylesheet" href="../../_static/theme_overrides.css" type="text/css" />
  

  
        <link rel="index" title="Index"
              href="../../genindex.html"/>
        <link rel="search" title="Search" href="../../search.html"/>
    <link rel="top" title="TISCI User Guide" href="../../index.html"/>
        <link rel="up" title="Chapter 5: SoC Family Specific Documentation" href="../index.html"/>
        <link rel="next" title="AM65X_SR2 Board Configuration Resource Assignment Type Descriptions" href="resasg_types.html"/>
        <link rel="prev" title="AM65X_SR2 Clock Identifiers" href="clocks.html"/> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav" role="document">
  <header id="tiHeader">
    <div class="top">
      <ul>
        <li id="top_logo">
          <a href="http://www.ti.com">
            <img src="../../_static/img/ti_logo.png"/>
          </a>
        </li>
      </ul>
    </div>
    <div class="nav"></div>
  </header>
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> TISCI
          

          
          </a>

          
            
            
              <div class="version">
                09.00.06
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
                <ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../1_intro/index.html">Chapter 1: Introduction</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../2_tisci_msgs/index.html">Chapter 2: TISCI Message Documentation</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../3_boardcfg/index.html">Chapter 3: Board Configuration</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../4_trace/index.html">Chapter 4: Interpreting Trace Data</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../index.html">Chapter 5: SoC Family Specific Documentation</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../index.html#am65x-sr1">AM65x SR1</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html#am65x-sr2">AM65x SR2</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="hosts.html">AM65X_SR2 Host Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="devices.html">AM65X_SR2 Devices Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="clocks.html">AM65X_SR2 Clock Identifiers</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">AM65X_SR2 PLL Defaults</a><ul>
<li class="toctree-l4"><a class="reference internal" href="#pll-defaults-for-am6-device">PLL Defaults for AM6 Device</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="resasg_types.html">AM65X_SR2 Board Configuration Resource Assignment Type Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="interrupt_cfg.html">AM65X_SR2 Interrupt Management Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="ra_cfg.html">AM65X_SR2 Ring Accelerator Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="dma_cfg.html">AM65X_SR2 DMA Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="psil_cfg.html">AM65X_SR2 PSI-L Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="proxy_cfg.html">AM65X_SR2 Proxy Device Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="sec_proxy.html">AM65X_SR2 Secure Proxy Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="processors.html">AM65X_SR2 Processor Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="runtime_keystore.html">AM65X_SR2 Runtime Keystore</a></li>
<li class="toctree-l3"><a class="reference internal" href="firewalls.html">AM65X_SR2 Firewall Descriptions</a></li>
<li class="toctree-l3"><a class="reference internal" href="soc_devgrps.html">AM65X_SR2 Device Group descriptions</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am64x">AM64x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62x">AM62x</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#am62ax">AM62Ax</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721e">J721E</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j7200">J7200</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j721s2">J721S2</a></li>
<li class="toctree-l2"><a class="reference internal" href="../index.html#j784s4">J784S4</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../6_topic_user_guides/index.html">Chapter 6: Topic User Guides</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" role="navigation" aria-label="top navigation">
        <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
        <a href="../../index.html">TISCI</a>
      </nav>


      
      <div class="wy-nav-content">
        <div class="rst-content">
          

 



<div role="navigation" aria-label="breadcrumbs navigation">
  <ul class="wy-breadcrumbs">
    <li><a href="../../index.html">Docs</a> &raquo;</li>
      
          <li><a href="../index.html">Chapter 5: SoC Family Specific Documentation</a> &raquo;</li>
      
    <li>AM65X_SR2 PLL Defaults</li>
      <li class="wy-breadcrumbs-aside">
        
          
        
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="am65x-sr2-pll-defaults">
<h1>AM65X_SR2 PLL Defaults<a class="headerlink" href="#am65x-sr2-pll-defaults" title="Permalink to this headline">¶</a></h1>
<div class="section" id="pll-defaults-for-am6-device">
<span id="soc-doc-am65x-sr2-public-plls-desc-intro"></span><h2>PLL Defaults for AM6 Device<a class="headerlink" href="#pll-defaults-for-am6-device" title="Permalink to this headline">¶</a></h2>
<p>This chapter provides information on the PLL defaults which the System firmware programs
for AM6 SoC.</p>
<p>This is what the system firmware programs after the PM board configuration is provided.
The exact M and N values programmed are based on the crystal connected on the board.
The crystal frequency is understood by the ROM from the BOOTPINS. This value is read
by the System Firmware from the DEVSTAT register to determine which HFOSC is connected to the device</p>
<p>The System Firmware maintains a table of device clock frequency defaults at which the PLLs
are programmed. This document is a reference that the users of System Firmware
can look at to determine the default PLL configuration done during boot when PM board configuration
message is sent.</p>
<p>Once the PM Init during board configuration is complete the bootloader or application can
program individual clocks of individual modules to tweak the clocks based on the usecase
which differ from the default. The APIs to refer to setting individual module clocks are
<a class="reference internal" href="../../2_tisci_msgs/pm/clocks.html#pm-clocks-msg-set-freq"><span class="std std-ref">TISCI_MSG_SET_FREQ</span></a>, <a class="reference internal" href="../../2_tisci_msgs/pm/clocks.html#pm-clocks-msg-query-freq"><span class="std std-ref">TISCI_MSG_QUERY_FREQ</span></a>.</p>
<p>The following table gives the PLL configurations for the input crystal Frequency of 19.2 MHz.</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="15%" />
<col width="5%" />
<col width="5%" />
<col width="12%" />
<col width="5%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">PLL Name</th>
<th class="head">CLKOUT Freq (Hz)</th>
<th class="head">N+1</th>
<th class="head">M</th>
<th class="head">Fractional M</th>
<th class="head">M2</th>
<th class="head">HSDIV1</th>
<th class="head">HSDIV2</th>
<th class="head">HSDIV3</th>
<th class="head">HSDIV4</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU0 (ADPLLM_HSDIV_WRAP_MCU_0)</td>
<td>400000000U</td>
<td>2</td>
<td>250</td>
<td>0</td>
<td>6</td>
<td>40</td>
<td>30</td>
<td>25</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>CPSW (ADPLLM_HSDIV_WRAP_MCU_1)</td>
<td>250000000U</td>
<td>12</td>
<td>1250</td>
<td>0</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>15</td>
<td>6</td>
</tr>
<tr class="row-even"><td>MAIN (ADPLLLJM_HSDIV_WRAP_MAIN_0)</td>
<td>100000000U</td>
<td>12</td>
<td>1250</td>
<td>0</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>PER0 (ADPLLLJM_WRAP_MAIN_1)</td>
<td>960000000U</td>
<td>8</td>
<td>800</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>PER1 (ADPLLLJM_HSDIV_WRAP_MAIN_2)</td>
<td>300000000U</td>
<td>8</td>
<td>750</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>18</td>
<td>9</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>DDR (ADPLLLJM_WRAP_MAIN_3)</td>
<td>333333333U</td>
<td>12</td>
<td>625</td>
<td>0</td>
<td>3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>DSS (ADPLLLJM_WRAP_MAIN_4)</td>
<td>1155000000U</td>
<td>32</td>
<td>1925</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-odd"><td>ARM (ADPLLM_WRAP_MAIN_6)</td>
<td>800000000U</td>
<td>3</td>
<td>250</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>ARM (ADPLLM_WRAP_MAIN_7)</td>
<td>800000000U</td>
<td>3</td>
<td>250</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
<p>The following table gives the PLL configurations for the input crystal Frequency of 20.0 MHz.</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="16%" />
<col width="5%" />
<col width="4%" />
<col width="12%" />
<col width="5%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">PLL Name</th>
<th class="head">CLKOUT Freq (Hz)</th>
<th class="head">N+1</th>
<th class="head">M</th>
<th class="head">Fractional M</th>
<th class="head">M2</th>
<th class="head">HSDIV1</th>
<th class="head">HSDIV2</th>
<th class="head">HSDIV3</th>
<th class="head">HSDIV4</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU0 (ADPLLM_HSDIV_WRAP_MCU_0)</td>
<td>400000000U</td>
<td>1</td>
<td>120</td>
<td>0</td>
<td>6</td>
<td>40</td>
<td>30</td>
<td>25</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>CPSW (ADPLLM_HSDIV_WRAP_MCU_1)</td>
<td>250000000U</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>15</td>
<td>6</td>
</tr>
<tr class="row-even"><td>MAIN (ADPLLLJM_HSDIV_WRAP_MAIN_0)</td>
<td>100000000U</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>PER0 (ADPLLLJM_WRAP_MAIN_1)</td>
<td>960000000U</td>
<td>8</td>
<td>768</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>PER1 (ADPLLLJM_HSDIV_WRAP_MAIN_2)</td>
<td>300000000U</td>
<td>8</td>
<td>720</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>18</td>
<td>9</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>DDR (ADPLLLJM_WRAP_MAIN_3)</td>
<td>333333333U</td>
<td>8</td>
<td>400</td>
<td>0</td>
<td>3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>DSS (ADPLLLJM_WRAP_MAIN_4)</td>
<td>1155000000U</td>
<td>8</td>
<td>462</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-odd"><td>ARM (ADPLLM_WRAP_MAIN_6)</td>
<td>800000000U</td>
<td>1</td>
<td>80</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>ARM (ADPLLM_WRAP_MAIN_7)</td>
<td>800000000U</td>
<td>1</td>
<td>80</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
<p>The following table gives the PLL configurations for the input crystal Frequency of 24.0 MHz.</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="15%" />
<col width="5%" />
<col width="5%" />
<col width="12%" />
<col width="5%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">PLL Name</th>
<th class="head">CLKOUT Freq (Hz)</th>
<th class="head">N+1</th>
<th class="head">M</th>
<th class="head">Fractional M</th>
<th class="head">M2</th>
<th class="head">HSDIV1</th>
<th class="head">HSDIV2</th>
<th class="head">HSDIV3</th>
<th class="head">HSDIV4</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU0 (ADPLLM_HSDIV_WRAP_MCU_0)</td>
<td>400000000U</td>
<td>1</td>
<td>100</td>
<td>0</td>
<td>6</td>
<td>40</td>
<td>30</td>
<td>25</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>CPSW (ADPLLM_HSDIV_WRAP_MCU_1)</td>
<td>250000000U</td>
<td>3</td>
<td>250</td>
<td>0</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>15</td>
<td>6</td>
</tr>
<tr class="row-even"><td>MAIN (ADPLLLJM_HSDIV_WRAP_MAIN_0)</td>
<td>100000000U</td>
<td>12</td>
<td>1000</td>
<td>0</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>PER0 (ADPLLLJM_WRAP_MAIN_1)</td>
<td>960000000U</td>
<td>10</td>
<td>800</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>PER1 (ADPLLLJM_HSDIV_WRAP_MAIN_2)</td>
<td>300000000U</td>
<td>10</td>
<td>750</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>18</td>
<td>9</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>DDR (ADPLLLJM_WRAP_MAIN_3)</td>
<td>333333333U</td>
<td>12</td>
<td>500</td>
<td>0</td>
<td>3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>DSS (ADPLLLJM_WRAP_MAIN_4)</td>
<td>1155000000U</td>
<td>24</td>
<td>1155</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-odd"><td>ARM (ADPLLM_WRAP_MAIN_6)</td>
<td>800000000U</td>
<td>3</td>
<td>200</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>ARM (ADPLLM_WRAP_MAIN_7)</td>
<td>800000000U</td>
<td>3</td>
<td>200</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
<p>The following table gives the PLL configurations for the input crystal Frequency of 25.0 MHz.</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="16%" />
<col width="5%" />
<col width="4%" />
<col width="12%" />
<col width="5%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">PLL Name</th>
<th class="head">CLKOUT Freq (Hz)</th>
<th class="head">N+1</th>
<th class="head">M</th>
<th class="head">Fractional M</th>
<th class="head">M2</th>
<th class="head">HSDIV1</th>
<th class="head">HSDIV2</th>
<th class="head">HSDIV3</th>
<th class="head">HSDIV4</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU0 (ADPLLM_HSDIV_WRAP_MCU_0)</td>
<td>400000000U</td>
<td>1</td>
<td>96</td>
<td>0</td>
<td>6</td>
<td>40</td>
<td>30</td>
<td>25</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>CPSW (ADPLLM_HSDIV_WRAP_MCU_1)</td>
<td>250000000U</td>
<td>1</td>
<td>80</td>
<td>0</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>15</td>
<td>6</td>
</tr>
<tr class="row-even"><td>MAIN (ADPLLLJM_HSDIV_WRAP_MAIN_0)</td>
<td>100000000U</td>
<td>10</td>
<td>800</td>
<td>0</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>PER0 (ADPLLLJM_WRAP_MAIN_1)</td>
<td>960000000U</td>
<td>10</td>
<td>768</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>PER1 (ADPLLLJM_HSDIV_WRAP_MAIN_2)</td>
<td>300000000U</td>
<td>10</td>
<td>720</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>18</td>
<td>9</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>DDR (ADPLLLJM_WRAP_MAIN_3)</td>
<td>333333333U</td>
<td>10</td>
<td>400</td>
<td>0</td>
<td>3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>DSS (ADPLLLJM_WRAP_MAIN_4)</td>
<td>1155000000U</td>
<td>10</td>
<td>462</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-odd"><td>ARM (ADPLLM_WRAP_MAIN_6)</td>
<td>800000000U</td>
<td>1</td>
<td>64</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>ARM (ADPLLM_WRAP_MAIN_7)</td>
<td>800000000U</td>
<td>1</td>
<td>64</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
<p>The following table gives the PLL configurations for the input crystal Frequency of 26.0 MHz.</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="15%" />
<col width="5%" />
<col width="5%" />
<col width="12%" />
<col width="5%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">PLL Name</th>
<th class="head">CLKOUT Freq (Hz)</th>
<th class="head">N+1</th>
<th class="head">M</th>
<th class="head">Fractional M</th>
<th class="head">M2</th>
<th class="head">HSDIV1</th>
<th class="head">HSDIV2</th>
<th class="head">HSDIV3</th>
<th class="head">HSDIV4</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU0 (ADPLLM_HSDIV_WRAP_MCU_0)</td>
<td>400000000U</td>
<td>13</td>
<td>1200</td>
<td>0</td>
<td>6</td>
<td>40</td>
<td>30</td>
<td>25</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>CPSW (ADPLLM_HSDIV_WRAP_MCU_1)</td>
<td>250000000U</td>
<td>13</td>
<td>1000</td>
<td>0</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>15</td>
<td>6</td>
</tr>
<tr class="row-even"><td>MAIN (ADPLLLJM_HSDIV_WRAP_MAIN_0)</td>
<td>100000000U</td>
<td>13</td>
<td>1000</td>
<td>0</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>PER0 (ADPLLLJM_WRAP_MAIN_1)</td>
<td>960000000U</td>
<td>13</td>
<td>960</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>PER1 (ADPLLLJM_HSDIV_WRAP_MAIN_2)</td>
<td>300000000U</td>
<td>13</td>
<td>900</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>18</td>
<td>9</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>DDR (ADPLLLJM_WRAP_MAIN_3)</td>
<td>333333333U</td>
<td>13</td>
<td>500</td>
<td>0</td>
<td>3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>DSS (ADPLLLJM_WRAP_MAIN_4)</td>
<td>1155000000U</td>
<td>26</td>
<td>1155</td>
<td>0</td>
<td>1</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-odd"><td>ARM (ADPLLM_WRAP_MAIN_6)</td>
<td>800000000U</td>
<td>13</td>
<td>800</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>ARM (ADPLLM_WRAP_MAIN_7)</td>
<td>800000000U</td>
<td>13</td>
<td>800</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
<p>The following table gives the PLL configurations for the input crystal Frequency of 27.0 MHz.</p>
<table border="1" class="docutils">
<colgroup>
<col width="27%" />
<col width="15%" />
<col width="5%" />
<col width="5%" />
<col width="12%" />
<col width="5%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
<col width="8%" />
</colgroup>
<thead valign="bottom">
<tr class="row-odd"><th class="head">PLL Name</th>
<th class="head">CLKOUT Freq (Hz)</th>
<th class="head">N+1</th>
<th class="head">M</th>
<th class="head">Fractional M</th>
<th class="head">M2</th>
<th class="head">HSDIV1</th>
<th class="head">HSDIV2</th>
<th class="head">HSDIV3</th>
<th class="head">HSDIV4</th>
</tr>
</thead>
<tbody valign="top">
<tr class="row-even"><td>MCU0 (ADPLLM_HSDIV_WRAP_MCU_0)</td>
<td>400000000U</td>
<td>9</td>
<td>800</td>
<td>0</td>
<td>6</td>
<td>40</td>
<td>30</td>
<td>25</td>
<td>15</td>
</tr>
<tr class="row-odd"><td>CPSW (ADPLLM_HSDIV_WRAP_MCU_1)</td>
<td>250000000U</td>
<td>27</td>
<td>2000</td>
<td>0</td>
<td>8</td>
<td>10</td>
<td>10</td>
<td>15</td>
<td>6</td>
</tr>
<tr class="row-even"><td>MAIN (ADPLLLJM_HSDIV_WRAP_MAIN_0)</td>
<td>100000000U</td>
<td>27</td>
<td>2000</td>
<td>0</td>
<td>20</td>
<td>4</td>
<td>40</td>
<td>8</td>
<td>20</td>
</tr>
<tr class="row-odd"><td>PER0 (ADPLLLJM_WRAP_MAIN_1)</td>
<td>960000000U</td>
<td>18</td>
<td>1280</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>PER1 (ADPLLLJM_HSDIV_WRAP_MAIN_2)</td>
<td>300000000U</td>
<td>12</td>
<td>800</td>
<td>0</td>
<td>6</td>
<td>8</td>
<td>18</td>
<td>9</td>
<td>4</td>
</tr>
<tr class="row-odd"><td>DDR (ADPLLLJM_WRAP_MAIN_3)</td>
<td>333333333U</td>
<td>27</td>
<td>1000</td>
<td>0</td>
<td>3</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>DSS (ADPLLLJM_WRAP_MAIN_4)</td>
<td>1155000000U</td>
<td>18</td>
<td>1540</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-odd"><td>ARM (ADPLLM_WRAP_MAIN_6)</td>
<td>800000000U</td>
<td>27</td>
<td>1600</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr class="row-even"><td>ARM (ADPLLM_WRAP_MAIN_7)</td>
<td>800000000U</td>
<td>27</td>
<td>1600</td>
<td>0</td>
<td>2</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
</tr>
</tbody>
</table>
</div>
</div>


           </div>
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="resasg_types.html" class="btn btn-neutral float-right" title="AM65X_SR2 Board Configuration Resource Assignment Type Descriptions" accesskey="n">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="clocks.html" class="btn btn-neutral" title="AM65X_SR2 Clock Identifiers" accesskey="p"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
      <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 2016-2023</a>, Texas Instruments Incorporated. All rights reserved. <br>
      <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>

    </p>
  </div> 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    <script type="text/javascript">
        var DOCUMENTATION_OPTIONS = {
            URL_ROOT:'../../',
            VERSION:'09.00.06',
            COLLAPSE_INDEX:false,
            FILE_SUFFIX:'.html',
            HAS_SOURCE:  true
        };
    </script>
      <script type="text/javascript" src="../../_static/jquery.js"></script>
      <script type="text/javascript" src="../../_static/underscore.js"></script>
      <script type="text/javascript" src="../../_static/doctools.js"></script>
      <script type="text/javascript" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>

    <script src="http://www.ti.com/assets/js/headerfooter/analytics.js" type="text/javascript" charset="utf-8"></script>

  

  
  
    <script type="text/javascript" src="../../_static/js/theme.js"></script>
  

  
  
  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.StickyNav.enable();
        });

      var menuHeight = window.innerHeight;

      var contentOffset = $(".wy-nav-content-wrap").offset();
      var contentHeight = $(".wy-nav-content-wrap").height();
      var contentBottom = contentOffset.top + contentHeight;

      function setNavbarTop() {
          var scrollTop = $(window).scrollTop();
          var maxTop = scrollTop + menuHeight;

          // If past the header
          if (scrollTop > contentOffset.top && maxTop < contentBottom) {
            stickyTop = scrollTop - contentOffset.top;
          } else if (maxTop > contentBottom) {
            stickyTop = scrollTop - contentOffset.top - (maxTop - contentBottom);
          } else {
            stickyTop = 0;
          }

          $(".wy-nav-side").css("top", stickyTop);
      }

      $(document).ready(function() {
        setNavbarTop();
        $(window).scroll(function () {
          setNavbarTop();
        });

        $('body').on("mousewheel", function () {
            // Remove default behavior
            event.preventDefault();
            // Scroll without smoothing
            var wheelDelta = event.wheelDelta;
            var currentScrollPosition = window.pageYOffset;
            window.scrollTo(0, currentScrollPosition - wheelDelta);
        });
      });
  </script>
   

</body>
</html>