# Atheros AR9331 MIPS 24Kc SoC.
# tested on AP121 reference board (TP-LINK TL-MR3020)
#
# this settings are taken from source of u-boot for this board
# (for PLL) file:    u-boot/board/ar7240/common/lowlevel_init.S
# (for DDR2) file:    u-boot/cpu/mips/ar7240/hornet_ddr_init.S 
#      with file:    u-boot/include/configs/ap121.h
#
# source: https://wikidevi.com/wiki/TP-LINK_TL-MR3020
#

adapter_nsrst_delay 100
jtag_ntrst_delay 100

reset_config trst_only separate		;# or use only "reset_config none"

set CHIPNAME ar9331

jtag newtap $CHIPNAME cpu -irlen 5 -ircapture 0x1 -irmask 0x1f -expected-id 1
set TARGETNAME $CHIPNAME.cpu
target create $TARGETNAME mips_m4k -endian big -chain-position $TARGETNAME
$TARGETNAME configure -event reset-init {
	#pll initialization
	mww 0xb8050008 0x00018004
	mww 0xb8050004 0x00000352
	mww 0xb8050000 0x40818000
	mww 0xb8050010 0x001003e8
	mww 0xb8050000 0x00818000
	mww 0xb8050008 0x00008000
	sleep 10
	
	# Setup DDR1 config and flash mapping
	mww 0xb8000000 0x7fbc8cd0
	mww 0xb8000004 0x9dd0e6a8

	mww 0xb8000010 0x8
	mww 0xb8000008 0x133
	mww 0xb8000010 0x1
	mww 0xb800000c 0x2
	mww 0xb8000010 0x2
	mww 0xb8000010 0x8
	mww 0xb8000008 0x33
	mww 0xb8000010 0x1
	mww 0xb8000014 0x4186
	mww 0xb800001c 0x8
	mww 0xb8000020 0x9
	mww 0xb8000018 0xff

	#UART
	mww 0xb8020004 0x4388
	mww 0xb8020008 0xc2000

	#GPIO
	mww 0xb8040028 0x48002

}

# setup working area somewhere in RAM
$TARGETNAME configure -work-area-phys 0xa0600000 -work-area-size 0x20000
# serial SPI capable flash
# flash bank <driver> <base> <size> <chip_width> <bus_width>