INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.23 FULL ADDER USING always_process/HDL_Example 4_23_FULL_ADDER_always/HDL_Example 4_23_FULL_ADDER_always.srcs/sources_1/imports/HDL Example 4.23 FULL ADDER USING always_process/fulladder_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder_top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.23 FULL ADDER USING always_process/HDL_Example 4_23_FULL_ADDER_always/HDL_Example 4_23_FULL_ADDER_always.srcs/sources_1/imports/HDL Example 4.23 FULL ADDER USING always_process/fulladder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fulladder_vhd'
