# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
ls
# COMP_4BIT.v  transcript            
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:45:56 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# ** Error: (vlog-13069) COMP_4BIT.v(19): near ")": syntax error, unexpected ')'.
# ** Error: COMP_4BIT.v(21): (vlog-13205) Syntax error found in the scope following 'b'. Is there a missing '::'?
# End time: 20:45:57 on Aug 30,2025, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# C:/questasim64_10.7c/win64/vlog failed.
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:46:47 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 20:46:47 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim COMP_4BIT_tb
# vsim COMP_4BIT_tb 
# Start time: 20:47:06 on Aug 30,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
add wave *
run -all
# a=0100 b=0001 g=x l=z e=x Time=                   0                   0
# a=1001 b=0011 g=x l=z e=x Time=                   0                  10
# a=1101 b=1101 g=x l=z e=x Time=                   0                  20
# a=0101 b=0010 g=x l=z e=x Time=                   0                  30
# a=0001 b=1101 g=x l=z e=x Time=                   0                  40
# a=0110 b=1101 g=x l=z e=x Time=                   0                  50
# a=1101 b=1100 g=x l=z e=x Time=                   0                  60
# a=1001 b=0110 g=x l=z e=x Time=                   0                  70
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:47:55 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 20:47:55 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim COMP_4BIT_tb
# End time: 20:47:58 on Aug 30,2025, Elapsed time: 0:00:52
# Errors: 0, Warnings: 0
# vsim COMP_4BIT_tb 
# Start time: 20:47:58 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
run -all
# a=0100 b=0001 g=x l=z e=z Time=                   0
# a=1001 b=0011 g=x l=z e=z Time=                  10
# a=1101 b=1101 g=x l=z e=z Time=                  20
# a=0101 b=0010 g=x l=z e=z Time=                  30
# a=0001 b=1101 g=x l=z e=z Time=                  40
# a=0110 b=1101 g=x l=z e=z Time=                  50
# a=1101 b=1100 g=x l=z e=z Time=                  60
# a=1001 b=0110 g=x l=z e=z Time=                  70
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:50:18 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 20:50:18 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim COMP_4BIT_tb
# End time: 20:50:22 on Aug 30,2025, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# vsim COMP_4BIT_tb 
# Start time: 20:50:22 on Aug 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
run -all
# a=0100 b=0001 g=x l=z e=z Time=                   0
# a=1001 b=0011 g=x l=z e=z Time=                  10
# a=1101 b=1101 g=x l=z e=z Time=                  20
# a=0101 b=0010 g=x l=z e=z Time=                  30
# a=0001 b=1101 g=x l=z e=z Time=                  40
# a=0110 b=1101 g=x l=z e=z Time=                  50
# a=1101 b=1100 g=x l=z e=z Time=                  60
# a=1001 b=0110 g=x l=z e=z Time=                  70
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:54:27 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 20:54:27 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim COMP_4BIT_tb
# End time: 20:54:31 on Aug 30,2025, Elapsed time: 0:04:09
# Errors: 0, Warnings: 0
# vsim COMP_4BIT_tb 
# Start time: 20:54:31 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
run -all
# a=0100 b=0001 g=x l=z e=z Time=                   0
# a=1001 b=0011 g=x l=z e=z Time=                  10
# a=1101 b=1101 g=x l=z e=z Time=                  20
# a=0101 b=0010 g=x l=z e=z Time=                  30
# a=0001 b=1101 g=x l=z e=z Time=                  40
# a=0110 b=1101 g=x l=z e=z Time=                  50
# a=1101 b=1100 g=x l=z e=z Time=                  60
# a=1001 b=0110 g=x l=z e=z Time=                  70
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:57:43 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 20:57:43 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim COMP_4BIT_tb
# End time: 20:57:52 on Aug 30,2025, Elapsed time: 0:03:21
# Errors: 0, Warnings: 0
# vsim COMP_4BIT_tb 
# Start time: 20:57:52 on Aug 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
run -all
# a=0100 b=0001 g=x l=z e=z Time=                   0
# a=1001 b=0011 g=x l=z e=z Time=                  10
# a=1101 b=1101 g=x l=z e=z Time=                  20
# a=0101 b=0010 g=x l=z e=z Time=                  30
# a=0001 b=1101 g=x l=z e=z Time=                  40
# a=0110 b=1101 g=x l=z e=z Time=                  50
# a=1101 b=1100 g=x l=z e=z Time=                  60
# a=1001 b=0110 g=x l=z e=z Time=                  70
vlog COMP_4BIT.v +acc
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 20:58:38 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 20:58:38 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim COMP_4BIT_tb
# End time: 20:58:40 on Aug 30,2025, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim COMP_4BIT_tb 
# Start time: 20:58:41 on Aug 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
run -all
# a=0100 b=0001 g=1 l=0 e=0 Time=                   0
# a=1001 b=0011 g=1 l=0 e=0 Time=                  10
# a=1101 b=1101 g=0 l=0 e=1 Time=                  20
# a=0101 b=0010 g=1 l=0 e=0 Time=                  30
# a=0001 b=1101 g=0 l=1 e=0 Time=                  40
# a=0110 b=1101 g=0 l=1 e=0 Time=                  50
# a=1101 b=1100 g=1 l=0 e=0 Time=                  60
# a=1001 b=0110 g=1 l=0 e=0 Time=                  70
do run.do
# QuestaSim-64 vlog 10.7c Compiler 2018.08 Aug 18 2018
# Start time: 21:00:50 on Aug 30,2025
# vlog -reportprogress 300 COMP_4BIT.v "+acc" 
# -- Compiling module COMP_4BIT
# -- Compiling module COMP_4BIT_tb
# 
# Top level modules:
# 	COMP_4BIT_tb
# End time: 21:00:50 on Aug 30,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:00:51 on Aug 30,2025, Elapsed time: 0:02:10
# Errors: 0, Warnings: 0
# vsim COMP_4BIT_tb 
# Start time: 21:00:51 on Aug 30,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.COMP_4BIT_tb(fast)
# Loading work.COMP_4BIT(fast)
# a=0100 b=0001 g=1 l=0 e=0 Time=                   0
# a=1001 b=0011 g=1 l=0 e=0 Time=                  10
# a=1101 b=1101 g=0 l=0 e=1 Time=                  20
# a=0101 b=0010 g=1 l=0 e=0 Time=                  30
# a=0001 b=1101 g=0 l=1 e=0 Time=                  40
# a=0110 b=1101 g=0 l=1 e=0 Time=                  50
# a=1101 b=1100 g=1 l=0 e=0 Time=                  60
# a=1001 b=0110 g=1 l=0 e=0 Time=                  70
quit -sim
# End time: 21:01:33 on Aug 30,2025, Elapsed time: 0:00:42
# Errors: 0, Warnings: 0
