set tool_name "Custom Verilog HDL"
set corner_file_list {
	{{"Slow Model"} {assesment3.vo assesment3_v.sdo}}
}
