
Warning-[LNX_OS_VERUN] Unsupported Linux version
  Linux version '' is not supported on 'x86_64' officially, assuming linux 
  compatibility by default. Set VCS_ARCH_OVERRIDE to linux or suse32 to 
  override.
  Please refer to release notes for information on supported platforms.


Warning-[LINX_KRNL] Unsupported Linux kernel
  Linux kernel '3.13.0-52-generic' is not supported.
  Supported versions are 2.4* or 2.6*.

*** Using c compiler gcc instead of cc ...
*** Using loader gcc instead of cc ...
                         Chronologic VCS (TM)
         Version F-2011.12_Full64 -- Wed Feb 24 15:44:12 2016
               Copyright (c) 1991-2011 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'genesis_synth/dff_unq1.v'
Parsing design file 'genesis_synth/dff2_unq1.v'
Parsing design file 'genesis_synth/dff3_unq1.v'
Parsing design file 'genesis_synth/dff2_unq2.v'
Parsing design file 'genesis_synth/dff3_unq2.v'
Parsing design file 'genesis_synth/dff_unq2.v'
Parsing design file 'genesis_synth/dff_unq3.v'
Parsing design file 'genesis_synth/dff2_unq3.v'
Parsing design file 'genesis_synth/dff3_unq3.v'
Parsing design file 'genesis_synth/dff2_unq4.v'
Parsing design file 'genesis_synth/dff3_unq4.v'
Parsing design file 'genesis_synth/dff_unq4.v'
Parsing design file 'genesis_synth/bbox_unq1.v'
Parsing design file 'genesis_synth/dff_unq5.v'
Parsing design file 'genesis_synth/dff_unq6.v'
Parsing design file 'genesis_synth/test_iterator_unq1.v'
Parsing design file 'genesis_synth/tree_hash_unq1.v'
Parsing design file 'genesis_synth/hash_jtree_unq1.v'
Parsing design file 'genesis_synth/dff_unq7.v'
Parsing design file 'genesis_synth/dff2_unq5.v'
Parsing design file 'genesis_synth/dff_unq8.v'
Parsing design file 'genesis_synth/sampletest_unq1.v'
Parsing design file 'genesis_synth/rast.v'
Parsing design file 'genesis_verif/clocker_unq1.v'
Parsing design file 'genesis_verif/rast_driver_unq1.v'
Parsing design file 'genesis_verif/zbuff_unq1.v'
Parsing design file 'genesis_verif/dff_unq9.v'
Parsing design file 'genesis_verif/dff2_unq6.v'
Parsing design file 'genesis_verif/dff3_unq5.v'
Parsing design file 'genesis_verif/dff_unq10.v'
Parsing design file 'genesis_verif/dff_unq11.v'
Parsing design file 'genesis_verif/bbx_sb_unq1.v'
Parsing design file 'genesis_verif/dff_unq12.v'
Parsing design file 'genesis_verif/dff2_unq7.v'
Parsing design file 'genesis_verif/dff3_unq6.v'
Parsing design file 'genesis_verif/dff2_unq8.v'
Parsing design file 'genesis_verif/dff_unq13.v'
Parsing design file 'genesis_verif/smpl_sb_unq1.v'
Parsing design file 'genesis_verif/dff_unq14.v'
Parsing design file 'genesis_verif/dff_unq15.v'
Parsing design file 'genesis_verif/dff2_unq9.v'
Parsing design file 'genesis_verif/dff3_unq7.v'
Parsing design file 'genesis_verif/dff2_unq10.v'
Parsing design file 'genesis_verif/dff_unq16.v'
Parsing design file 'genesis_verif/dff_unq17.v'
Parsing design file 'genesis_verif/smpl_cnt_sb_unq1.v'
Parsing design file 'genesis_verif/dff_unq18.v'
Parsing design file 'genesis_verif/dff2_unq11.v'
Parsing design file 'genesis_verif/dff3_unq8.v'
Parsing design file 'genesis_verif/perf_monitor_unq1.v'
Parsing design file 'genesis_verif/testbench_unq1.v'
Parsing design file 'genesis_verif/top_rast.v'
Parsing library directory file '/usr/class/ee/synopsys/dc_shell/G-2012.06-SP5-1/dw/sim_ver/DW_pl_reg.v'
Top Level Modules:
       top_rast
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
44 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module sampletest_unq1 because:
	This module or some inlined child module(s) has/have been modified.
Generating code for _VCSgd_sampletest_unq1_V9mWYc_1
make[1]: Entering directory `/afs/ir.stanford.edu/users/r/p/rprabala/ee271/assignment/assignment2/csrc'
ld -r -o pre_vcsobj_0_1.o --whole-archive pre_vcsobj_0_1.a --no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
gcc  -o ../simv    -Wl,-whole-archive    -Wl,-no-whole-archive  /afs/ir.stanford.edu/users/r/p/rprabala/ee271/assignment/assignment2/gold/rastBBox_fix_sv.o  _vcsobj_1_1.o  5NrI_d.o 5NrIB_d.o SIM_l.o   pre_vcsobj_0_1.o  rmapats_mop.o rmapats.o      /usr/class/ee/synopsys/vcs-mx/F-2011.12/amd64/lib/libvirsim.so /usr/class/ee/synopsys/vcs-mx/F-2011.12/amd64/lib/liberrorinf.so /usr/class/ee/synopsys/vcs-mx/F-2011.12/amd64/lib/libsnpsmalloc.so     /usr/class/ee/synopsys/vcs-mx/F-2011.12/amd64/lib/libvcsnew.so /usr/class/ee/synopsys/vcs-mx/F-2011.12/amd64/lib/libuclinative.so         /usr/class/ee/synopsys/vcs-mx/F-2011.12/amd64/lib/vcs_save_restore_new.o -ldl -lm  -lc -lpthread -ldl 
../simv up to date
make[1]: Leaving directory `/afs/ir.stanford.edu/users/r/p/rprabala/ee271/assignment/assignment2/csrc'
CPU time: .390 seconds to compile + .012 seconds to elab + .261 seconds to link
