<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>e1000_82575.h source code [linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_82575.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="e1000_adv_rx_desc,e1000_adv_tx_context_desc,e1000_adv_tx_desc "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_82575.h'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>linux-4.14.y</a>/<a href='../../../..'>drivers</a>/<a href='../../..'>net</a>/<a href='../..'>ethernet</a>/<a href='..'>intel</a>/<a href='./'>igb</a>/<a href='e1000_82575.h.html'>e1000_82575.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/* Intel(R) Gigabit Ethernet Linux driver</i></td></tr>
<tr><th id="2">2</th><td><i> * Copyright(c) 2007-2014 Intel Corporation.</i></td></tr>
<tr><th id="3">3</th><td><i> *</i></td></tr>
<tr><th id="4">4</th><td><i> * This program is free software; you can redistribute it and/or modify it</i></td></tr>
<tr><th id="5">5</th><td><i> * under the terms and conditions of the GNU General Public License,</i></td></tr>
<tr><th id="6">6</th><td><i> * version 2, as published by the Free Software Foundation.</i></td></tr>
<tr><th id="7">7</th><td><i> *</i></td></tr>
<tr><th id="8">8</th><td><i> * This program is distributed in the hope it will be useful, but WITHOUT</i></td></tr>
<tr><th id="9">9</th><td><i> * ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or</i></td></tr>
<tr><th id="10">10</th><td><i> * FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License for</i></td></tr>
<tr><th id="11">11</th><td><i> * more details.</i></td></tr>
<tr><th id="12">12</th><td><i> *</i></td></tr>
<tr><th id="13">13</th><td><i> * You should have received a copy of the GNU General Public License along with</i></td></tr>
<tr><th id="14">14</th><td><i> * this program; if not, see &lt;<a href="http://www.gnu.org/licenses/">http://www.gnu.org/licenses/</a>&gt;.</i></td></tr>
<tr><th id="15">15</th><td><i> *</i></td></tr>
<tr><th id="16">16</th><td><i> * The full GNU General Public License is included in this distribution in</i></td></tr>
<tr><th id="17">17</th><td><i> * the file called "COPYING".</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * Contact Information:</i></td></tr>
<tr><th id="20">20</th><td><i> * e1000-devel Mailing List &lt;e1000-devel@lists.sourceforge.net&gt;</i></td></tr>
<tr><th id="21">21</th><td><i> * Intel Corporation, 5200 N.E. Elam Young Parkway, Hillsboro, OR 97124-6497</i></td></tr>
<tr><th id="22">22</th><td><i> */</i></td></tr>
<tr><th id="23">23</th><td></td></tr>
<tr><th id="24">24</th><td><u>#<span data-ppcond="24">ifndef</span> <span class="macro" data-ref="_M/_E1000_82575_H_">_E1000_82575_H_</span></u></td></tr>
<tr><th id="25">25</th><td><u>#define <dfn class="macro" id="_M/_E1000_82575_H_" data-ref="_M/_E1000_82575_H_">_E1000_82575_H_</dfn></u></td></tr>
<tr><th id="26">26</th><td></td></tr>
<tr><th id="27">27</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_shutdown_serdes_link_82575" title='igb_shutdown_serdes_link_82575' data-ref="igb_shutdown_serdes_link_82575" id="igb_shutdown_serdes_link_82575">igb_shutdown_serdes_link_82575</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col9 decl" id="209hw" title='hw' data-type='struct e1000_hw *' data-ref="209hw">hw</dfn>);</td></tr>
<tr><th id="28">28</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_power_up_serdes_link_82575" title='igb_power_up_serdes_link_82575' data-ref="igb_power_up_serdes_link_82575" id="igb_power_up_serdes_link_82575">igb_power_up_serdes_link_82575</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col0 decl" id="210hw" title='hw' data-type='struct e1000_hw *' data-ref="210hw">hw</dfn>);</td></tr>
<tr><th id="29">29</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_power_down_phy_copper_82575" title='igb_power_down_phy_copper_82575' data-ref="igb_power_down_phy_copper_82575" id="igb_power_down_phy_copper_82575">igb_power_down_phy_copper_82575</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col1 decl" id="211hw" title='hw' data-type='struct e1000_hw *' data-ref="211hw">hw</dfn>);</td></tr>
<tr><th id="30">30</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_rx_fifo_flush_82575" title='igb_rx_fifo_flush_82575' data-ref="igb_rx_fifo_flush_82575" id="igb_rx_fifo_flush_82575">igb_rx_fifo_flush_82575</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col2 decl" id="212hw" title='hw' data-type='struct e1000_hw *' data-ref="212hw">hw</dfn>);</td></tr>
<tr><th id="31">31</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="igb_read_i2c_byte" title='igb_read_i2c_byte' data-ref="igb_read_i2c_byte">igb_read_i2c_byte</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col3 decl" id="213hw" title='hw' data-type='struct e1000_hw *' data-ref="213hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col4 decl" id="214byte_offset" title='byte_offset' data-type='u8' data-ref="214byte_offset">byte_offset</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col5 decl" id="215dev_addr" title='dev_addr' data-type='u8' data-ref="215dev_addr">dev_addr</dfn>,</td></tr>
<tr><th id="32">32</th><td>		      <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> *<dfn class="local col6 decl" id="216data" title='data' data-type='u8 *' data-ref="216data">data</dfn>);</td></tr>
<tr><th id="33">33</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <dfn class="decl fn" id="igb_write_i2c_byte" title='igb_write_i2c_byte' data-ref="igb_write_i2c_byte">igb_write_i2c_byte</dfn>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col7 decl" id="217hw" title='hw' data-type='struct e1000_hw *' data-ref="217hw">hw</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col8 decl" id="218byte_offset" title='byte_offset' data-type='u8' data-ref="218byte_offset">byte_offset</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col9 decl" id="219dev_addr" title='dev_addr' data-type='u8' data-ref="219dev_addr">dev_addr</dfn>,</td></tr>
<tr><th id="34">34</th><td>		       <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u8" title='u8' data-type='unsigned char' data-ref="u8">u8</a> <dfn class="local col0 decl" id="220data" title='data' data-type='u8' data-ref="220data">data</dfn>);</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/ID_LED_DEFAULT_82575_SERDES" data-ref="_M/ID_LED_DEFAULT_82575_SERDES">ID_LED_DEFAULT_82575_SERDES</dfn> ((ID_LED_DEF1_DEF2 &lt;&lt; 12) | \</u></td></tr>
<tr><th id="37">37</th><td><u>				     (ID_LED_DEF1_DEF2 &lt;&lt;  8) | \</u></td></tr>
<tr><th id="38">38</th><td><u>				     (ID_LED_DEF1_DEF2 &lt;&lt;  4) | \</u></td></tr>
<tr><th id="39">39</th><td><u>				     (ID_LED_OFF1_ON2))</u></td></tr>
<tr><th id="40">40</th><td></td></tr>
<tr><th id="41">41</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_82575" data-ref="_M/E1000_RAR_ENTRIES_82575">E1000_RAR_ENTRIES_82575</dfn>        16</u></td></tr>
<tr><th id="42">42</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_82576" data-ref="_M/E1000_RAR_ENTRIES_82576">E1000_RAR_ENTRIES_82576</dfn>        24</u></td></tr>
<tr><th id="43">43</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_82580" data-ref="_M/E1000_RAR_ENTRIES_82580">E1000_RAR_ENTRIES_82580</dfn>        24</u></td></tr>
<tr><th id="44">44</th><td><u>#define <dfn class="macro" id="_M/E1000_RAR_ENTRIES_I350" data-ref="_M/E1000_RAR_ENTRIES_I350">E1000_RAR_ENTRIES_I350</dfn>         32</u></td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/E1000_SW_SYNCH_MB" data-ref="_M/E1000_SW_SYNCH_MB">E1000_SW_SYNCH_MB</dfn>              0x00000100</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/E1000_STAT_DEV_RST_SET" data-ref="_M/E1000_STAT_DEV_RST_SET">E1000_STAT_DEV_RST_SET</dfn>         0x00100000</u></td></tr>
<tr><th id="48">48</th><td><u>#define <dfn class="macro" id="_M/E1000_CTRL_DEV_RST" data-ref="_M/E1000_CTRL_DEV_RST">E1000_CTRL_DEV_RST</dfn>             0x20000000</u></td></tr>
<tr><th id="49">49</th><td></td></tr>
<tr><th id="50">50</th><td><i>/* SRRCTL bit definitions */</i></td></tr>
<tr><th id="51">51</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEPKT_SHIFT" data-ref="_M/E1000_SRRCTL_BSIZEPKT_SHIFT">E1000_SRRCTL_BSIZEPKT_SHIFT</dfn>                     10 /* Shift _right_ */</u></td></tr>
<tr><th id="52">52</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_BSIZEHDRSIZE_SHIFT" data-ref="_M/E1000_SRRCTL_BSIZEHDRSIZE_SHIFT">E1000_SRRCTL_BSIZEHDRSIZE_SHIFT</dfn>                 2  /* Shift _left_ */</u></td></tr>
<tr><th id="53">53</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_ADV_ONEBUF" data-ref="_M/E1000_SRRCTL_DESCTYPE_ADV_ONEBUF">E1000_SRRCTL_DESCTYPE_ADV_ONEBUF</dfn>                0x02000000</u></td></tr>
<tr><th id="54">54</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS" data-ref="_M/E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS">E1000_SRRCTL_DESCTYPE_HDR_SPLIT_ALWAYS</dfn>          0x0A000000</u></td></tr>
<tr><th id="55">55</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_DROP_EN" data-ref="_M/E1000_SRRCTL_DROP_EN">E1000_SRRCTL_DROP_EN</dfn>                            0x80000000</u></td></tr>
<tr><th id="56">56</th><td><u>#define <dfn class="macro" id="_M/E1000_SRRCTL_TIMESTAMP" data-ref="_M/E1000_SRRCTL_TIMESTAMP">E1000_SRRCTL_TIMESTAMP</dfn>                          0x40000000</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_RSS_MQ" data-ref="_M/E1000_MRQC_ENABLE_RSS_MQ">E1000_MRQC_ENABLE_RSS_MQ</dfn>            0x00000002</u></td></tr>
<tr><th id="60">60</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_VMDQ" data-ref="_M/E1000_MRQC_ENABLE_VMDQ">E1000_MRQC_ENABLE_VMDQ</dfn>              0x00000003</u></td></tr>
<tr><th id="61">61</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV4_UDP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV4_UDP">E1000_MRQC_RSS_FIELD_IPV4_UDP</dfn>       0x00400000</u></td></tr>
<tr><th id="62">62</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_ENABLE_VMDQ_RSS_MQ" data-ref="_M/E1000_MRQC_ENABLE_VMDQ_RSS_MQ">E1000_MRQC_ENABLE_VMDQ_RSS_MQ</dfn>       0x00000005</u></td></tr>
<tr><th id="63">63</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP">E1000_MRQC_RSS_FIELD_IPV6_UDP</dfn>       0x00800000</u></td></tr>
<tr><th id="64">64</th><td><u>#define <dfn class="macro" id="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP_EX" data-ref="_M/E1000_MRQC_RSS_FIELD_IPV6_UDP_EX">E1000_MRQC_RSS_FIELD_IPV6_UDP_EX</dfn>    0x01000000</u></td></tr>
<tr><th id="65">65</th><td></td></tr>
<tr><th id="66">66</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_TX_QUEUE" data-ref="_M/E1000_EICR_TX_QUEUE">E1000_EICR_TX_QUEUE</dfn> ( \</u></td></tr>
<tr><th id="67">67</th><td><u>	E1000_EICR_TX_QUEUE0 |    \</u></td></tr>
<tr><th id="68">68</th><td><u>	E1000_EICR_TX_QUEUE1 |    \</u></td></tr>
<tr><th id="69">69</th><td><u>	E1000_EICR_TX_QUEUE2 |    \</u></td></tr>
<tr><th id="70">70</th><td><u>	E1000_EICR_TX_QUEUE3)</u></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><u>#define <dfn class="macro" id="_M/E1000_EICR_RX_QUEUE" data-ref="_M/E1000_EICR_RX_QUEUE">E1000_EICR_RX_QUEUE</dfn> ( \</u></td></tr>
<tr><th id="73">73</th><td><u>	E1000_EICR_RX_QUEUE0 |    \</u></td></tr>
<tr><th id="74">74</th><td><u>	E1000_EICR_RX_QUEUE1 |    \</u></td></tr>
<tr><th id="75">75</th><td><u>	E1000_EICR_RX_QUEUE2 |    \</u></td></tr>
<tr><th id="76">76</th><td><u>	E1000_EICR_RX_QUEUE3)</u></td></tr>
<tr><th id="77">77</th><td></td></tr>
<tr><th id="78">78</th><td><i>/* Immediate Interrupt Rx (A.K.A. Low Latency Interrupt) */</i></td></tr>
<tr><th id="79">79</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_SIZE_BP" data-ref="_M/E1000_IMIREXT_SIZE_BP">E1000_IMIREXT_SIZE_BP</dfn>     0x00001000  /* Packet size bypass */</u></td></tr>
<tr><th id="80">80</th><td><u>#define <dfn class="macro" id="_M/E1000_IMIREXT_CTRL_BP" data-ref="_M/E1000_IMIREXT_CTRL_BP">E1000_IMIREXT_CTRL_BP</dfn>     0x00080000  /* Bypass check of ctrl bits */</u></td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td><i>/* Receive Descriptor - Advanced */</i></td></tr>
<tr><th id="83">83</th><td><b>union</b> <dfn class="type def" id="e1000_adv_rx_desc" title='e1000_adv_rx_desc' data-ref="e1000_adv_rx_desc">e1000_adv_rx_desc</dfn> {</td></tr>
<tr><th id="84">84</th><td>	<b>struct</b> {</td></tr>
<tr><th id="85">85</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::pkt_addr" title='e1000_adv_rx_desc::(anonymous struct)::pkt_addr' data-ref="e1000_adv_rx_desc::(anonymous)::pkt_addr">pkt_addr</dfn>;             <i>/* Packet buffer address */</i></td></tr>
<tr><th id="86">86</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::hdr_addr" title='e1000_adv_rx_desc::(anonymous struct)::hdr_addr' data-ref="e1000_adv_rx_desc::(anonymous)::hdr_addr">hdr_addr</dfn>;             <i>/* Header buffer address */</i></td></tr>
<tr><th id="87">87</th><td>	} <dfn class="decl field" id="e1000_adv_rx_desc::read" title='e1000_adv_rx_desc::read' data-ref="e1000_adv_rx_desc::read">read</dfn>;</td></tr>
<tr><th id="88">88</th><td>	<b>struct</b> {</td></tr>
<tr><th id="89">89</th><td>		<b>struct</b> {</td></tr>
<tr><th id="90">90</th><td>			<b>struct</b> {</td></tr>
<tr><th id="91">91</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::pkt_info" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::pkt_info' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::pkt_info">pkt_info</dfn>;   <i>/* RSS type, Packet type */</i></td></tr>
<tr><th id="92">92</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hdr_info" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous struct)::hdr_info' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::hdr_info">hdr_info</dfn>;   <i>/* Split Head, buf len */</i></td></tr>
<tr><th id="93">93</th><td>			} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::lo_dword' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::lo_dword">lo_dword</dfn>;</td></tr>
<tr><th id="94">94</th><td>			<b>union</b> {</td></tr>
<tr><th id="95">95</th><td>				<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::rss' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::rss">rss</dfn>;          <i>/* RSS Hash */</i></td></tr>
<tr><th id="96">96</th><td>				<b>struct</b> {</td></tr>
<tr><th id="97">97</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::ip_id' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::ip_id">ip_id</dfn>;    <i>/* IP id */</i></td></tr>
<tr><th id="98">98</th><td>					<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::(anonymous struct)::csum' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymousunion)::(anonymous)::csum">csum</dfn>;     <i>/* Packet Checksum */</i></td></tr>
<tr><th id="99">99</th><td>				} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::(anonymous union)::csum_ip' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymousstruct)::(anonymous)::csum_ip">csum_ip</dfn>;</td></tr>
<tr><th id="100">100</th><td>			} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::hi_dword' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::hi_dword">hi_dword</dfn>;</td></tr>
<tr><th id="101">101</th><td>		} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::lower" title='e1000_adv_rx_desc::(anonymous struct)::lower' data-ref="e1000_adv_rx_desc::(anonymous)::lower">lower</dfn>;</td></tr>
<tr><th id="102">102</th><td>		<b>struct</b> {</td></tr>
<tr><th id="103">103</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::status_error' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::status_error">status_error</dfn>;     <i>/* ext status/error */</i></td></tr>
<tr><th id="104">104</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::length" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::length' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::length">length</dfn>;           <i>/* Packet length */</i></td></tr>
<tr><th id="105">105</th><td>			<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le16" title='__le16' data-type='__u16' data-ref="__le16">__le16</a> <dfn class="decl field" id="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan" title='e1000_adv_rx_desc::(anonymous struct)::(anonymous struct)::vlan' data-ref="e1000_adv_rx_desc::(anonymousstruct)::(anonymous)::vlan">vlan</dfn>;             <i>/* VLAN tag */</i></td></tr>
<tr><th id="106">106</th><td>		} <dfn class="decl field" id="e1000_adv_rx_desc::(anonymous)::upper" title='e1000_adv_rx_desc::(anonymous struct)::upper' data-ref="e1000_adv_rx_desc::(anonymous)::upper">upper</dfn>;</td></tr>
<tr><th id="107">107</th><td>	} <dfn class="decl field" id="e1000_adv_rx_desc::wb" title='e1000_adv_rx_desc::wb' data-ref="e1000_adv_rx_desc::wb">wb</dfn>;  <i>/* writeback */</i></td></tr>
<tr><th id="108">108</th><td>};</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_HDRBUFLEN_MASK" data-ref="_M/E1000_RXDADV_HDRBUFLEN_MASK">E1000_RXDADV_HDRBUFLEN_MASK</dfn>      0x7FE0</u></td></tr>
<tr><th id="111">111</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_HDRBUFLEN_SHIFT" data-ref="_M/E1000_RXDADV_HDRBUFLEN_SHIFT">E1000_RXDADV_HDRBUFLEN_SHIFT</dfn>     5</u></td></tr>
<tr><th id="112">112</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_STAT_TS" data-ref="_M/E1000_RXDADV_STAT_TS">E1000_RXDADV_STAT_TS</dfn>             0x10000 /* Pkt was time stamped */</u></td></tr>
<tr><th id="113">113</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDADV_STAT_TSIP" data-ref="_M/E1000_RXDADV_STAT_TSIP">E1000_RXDADV_STAT_TSIP</dfn>           0x08000 /* timestamp in packet */</u></td></tr>
<tr><th id="114">114</th><td></td></tr>
<tr><th id="115">115</th><td><i>/* Transmit Descriptor - Advanced */</i></td></tr>
<tr><th id="116">116</th><td><b>union</b> <dfn class="type def" id="e1000_adv_tx_desc" title='e1000_adv_tx_desc' data-ref="e1000_adv_tx_desc">e1000_adv_tx_desc</dfn> {</td></tr>
<tr><th id="117">117</th><td>	<b>struct</b> {</td></tr>
<tr><th id="118">118</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::buffer_addr" title='e1000_adv_tx_desc::(anonymous struct)::buffer_addr' data-ref="e1000_adv_tx_desc::(anonymous)::buffer_addr">buffer_addr</dfn>;    <i>/* Address of descriptor's data buf */</i></td></tr>
<tr><th id="119">119</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::cmd_type_len" title='e1000_adv_tx_desc::(anonymous struct)::cmd_type_len' data-ref="e1000_adv_tx_desc::(anonymous)::cmd_type_len">cmd_type_len</dfn>;</td></tr>
<tr><th id="120">120</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::olinfo_status" title='e1000_adv_tx_desc::(anonymous struct)::olinfo_status' data-ref="e1000_adv_tx_desc::(anonymous)::olinfo_status">olinfo_status</dfn>;</td></tr>
<tr><th id="121">121</th><td>	} <dfn class="decl field" id="e1000_adv_tx_desc::read" title='e1000_adv_tx_desc::read' data-ref="e1000_adv_tx_desc::read">read</dfn>;</td></tr>
<tr><th id="122">122</th><td>	<b>struct</b> {</td></tr>
<tr><th id="123">123</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le64" title='__le64' data-type='__u64' data-ref="__le64">__le64</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::rsvd" title='e1000_adv_tx_desc::(anonymous struct)::rsvd' data-ref="e1000_adv_tx_desc::(anonymous)::rsvd">rsvd</dfn>;       <i>/* Reserved */</i></td></tr>
<tr><th id="124">124</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::nxtseq_seed" title='e1000_adv_tx_desc::(anonymous struct)::nxtseq_seed' data-ref="e1000_adv_tx_desc::(anonymous)::nxtseq_seed">nxtseq_seed</dfn>;</td></tr>
<tr><th id="125">125</th><td>		<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_desc::(anonymous)::status" title='e1000_adv_tx_desc::(anonymous struct)::status' data-ref="e1000_adv_tx_desc::(anonymous)::status">status</dfn>;</td></tr>
<tr><th id="126">126</th><td>	} <dfn class="decl field" id="e1000_adv_tx_desc::wb" title='e1000_adv_tx_desc::wb' data-ref="e1000_adv_tx_desc::wb">wb</dfn>;</td></tr>
<tr><th id="127">127</th><td>};</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><i>/* Adv Transmit Descriptor Config Masks */</i></td></tr>
<tr><th id="130">130</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MAC_TSTAMP" data-ref="_M/E1000_ADVTXD_MAC_TSTAMP">E1000_ADVTXD_MAC_TSTAMP</dfn>   0x00080000 /* IEEE1588 Timestamp packet */</u></td></tr>
<tr><th id="131">131</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DTYP_CTXT" data-ref="_M/E1000_ADVTXD_DTYP_CTXT">E1000_ADVTXD_DTYP_CTXT</dfn>    0x00200000 /* Advanced Context Descriptor */</u></td></tr>
<tr><th id="132">132</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DTYP_DATA" data-ref="_M/E1000_ADVTXD_DTYP_DATA">E1000_ADVTXD_DTYP_DATA</dfn>    0x00300000 /* Advanced Data Descriptor */</u></td></tr>
<tr><th id="133">133</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_EOP" data-ref="_M/E1000_ADVTXD_DCMD_EOP">E1000_ADVTXD_DCMD_EOP</dfn>     0x01000000 /* End of Packet */</u></td></tr>
<tr><th id="134">134</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_IFCS" data-ref="_M/E1000_ADVTXD_DCMD_IFCS">E1000_ADVTXD_DCMD_IFCS</dfn>    0x02000000 /* Insert FCS (Ethernet CRC) */</u></td></tr>
<tr><th id="135">135</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_RS" data-ref="_M/E1000_ADVTXD_DCMD_RS">E1000_ADVTXD_DCMD_RS</dfn>      0x08000000 /* Report Status */</u></td></tr>
<tr><th id="136">136</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_DEXT" data-ref="_M/E1000_ADVTXD_DCMD_DEXT">E1000_ADVTXD_DCMD_DEXT</dfn>    0x20000000 /* Descriptor extension (1=Adv) */</u></td></tr>
<tr><th id="137">137</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_VLE" data-ref="_M/E1000_ADVTXD_DCMD_VLE">E1000_ADVTXD_DCMD_VLE</dfn>     0x40000000 /* VLAN pkt enable */</u></td></tr>
<tr><th id="138">138</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_DCMD_TSE" data-ref="_M/E1000_ADVTXD_DCMD_TSE">E1000_ADVTXD_DCMD_TSE</dfn>     0x80000000 /* TCP Seg enable */</u></td></tr>
<tr><th id="139">139</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_PAYLEN_SHIFT" data-ref="_M/E1000_ADVTXD_PAYLEN_SHIFT">E1000_ADVTXD_PAYLEN_SHIFT</dfn>    14 /* Adv desc PAYLEN shift */</u></td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><i>/* Context descriptors */</i></td></tr>
<tr><th id="142">142</th><td><b>struct</b> <dfn class="type def" id="e1000_adv_tx_context_desc" title='e1000_adv_tx_context_desc' data-ref="e1000_adv_tx_context_desc">e1000_adv_tx_context_desc</dfn> {</td></tr>
<tr><th id="143">143</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::vlan_macip_lens" title='e1000_adv_tx_context_desc::vlan_macip_lens' data-ref="e1000_adv_tx_context_desc::vlan_macip_lens">vlan_macip_lens</dfn>;</td></tr>
<tr><th id="144">144</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::seqnum_seed" title='e1000_adv_tx_context_desc::seqnum_seed' data-ref="e1000_adv_tx_context_desc::seqnum_seed">seqnum_seed</dfn>;</td></tr>
<tr><th id="145">145</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::type_tucmd_mlhl" title='e1000_adv_tx_context_desc::type_tucmd_mlhl' data-ref="e1000_adv_tx_context_desc::type_tucmd_mlhl">type_tucmd_mlhl</dfn>;</td></tr>
<tr><th id="146">146</th><td>	<a class="typedef" href="../../../../../include/uapi/linux/types.h.html#__le32" title='__le32' data-type='__u32' data-ref="__le32">__le32</a> <dfn class="decl field" id="e1000_adv_tx_context_desc::mss_l4len_idx" title='e1000_adv_tx_context_desc::mss_l4len_idx' data-ref="e1000_adv_tx_context_desc::mss_l4len_idx">mss_l4len_idx</dfn>;</td></tr>
<tr><th id="147">147</th><td>};</td></tr>
<tr><th id="148">148</th><td></td></tr>
<tr><th id="149">149</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MACLEN_SHIFT" data-ref="_M/E1000_ADVTXD_MACLEN_SHIFT">E1000_ADVTXD_MACLEN_SHIFT</dfn>    9  /* Adv ctxt desc mac len shift */</u></td></tr>
<tr><th id="150">150</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_IPV4" data-ref="_M/E1000_ADVTXD_TUCMD_IPV4">E1000_ADVTXD_TUCMD_IPV4</dfn>    0x00000400  /* IP Packet Type: 1=IPv4 */</u></td></tr>
<tr><th id="151">151</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_L4T_TCP" data-ref="_M/E1000_ADVTXD_TUCMD_L4T_TCP">E1000_ADVTXD_TUCMD_L4T_TCP</dfn> 0x00000800  /* L4 Packet TYPE of TCP */</u></td></tr>
<tr><th id="152">152</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_TUCMD_L4T_SCTP" data-ref="_M/E1000_ADVTXD_TUCMD_L4T_SCTP">E1000_ADVTXD_TUCMD_L4T_SCTP</dfn> 0x00001000 /* L4 packet TYPE of SCTP */</u></td></tr>
<tr><th id="153">153</th><td><i>/* IPSec Encrypt Enable for ESP */</i></td></tr>
<tr><th id="154">154</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_L4LEN_SHIFT" data-ref="_M/E1000_ADVTXD_L4LEN_SHIFT">E1000_ADVTXD_L4LEN_SHIFT</dfn>     8  /* Adv ctxt L4LEN shift */</u></td></tr>
<tr><th id="155">155</th><td><u>#define <dfn class="macro" id="_M/E1000_ADVTXD_MSS_SHIFT" data-ref="_M/E1000_ADVTXD_MSS_SHIFT">E1000_ADVTXD_MSS_SHIFT</dfn>      16  /* Adv ctxt MSS shift */</u></td></tr>
<tr><th id="156">156</th><td><i>/* Adv ctxt IPSec SA IDX mask */</i></td></tr>
<tr><th id="157">157</th><td><i>/* Adv ctxt IPSec ESP len mask */</i></td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><i>/* Additional Transmit Descriptor Control definitions */</i></td></tr>
<tr><th id="160">160</th><td><u>#define <dfn class="macro" id="_M/E1000_TXDCTL_QUEUE_ENABLE" data-ref="_M/E1000_TXDCTL_QUEUE_ENABLE">E1000_TXDCTL_QUEUE_ENABLE</dfn>  0x02000000 /* Enable specific Tx Queue */</u></td></tr>
<tr><th id="161">161</th><td><i>/* Tx Queue Arbitration Priority 0=low, 1=high */</i></td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td><i>/* Additional Receive Descriptor Control definitions */</i></td></tr>
<tr><th id="164">164</th><td><u>#define <dfn class="macro" id="_M/E1000_RXDCTL_QUEUE_ENABLE" data-ref="_M/E1000_RXDCTL_QUEUE_ENABLE">E1000_RXDCTL_QUEUE_ENABLE</dfn>  0x02000000 /* Enable specific Rx Queue */</u></td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i>/* Direct Cache Access (DCA) definitions */</i></td></tr>
<tr><th id="167">167</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL_DCA_MODE_DISABLE" data-ref="_M/E1000_DCA_CTRL_DCA_MODE_DISABLE">E1000_DCA_CTRL_DCA_MODE_DISABLE</dfn> 0x01 /* DCA Disable */</u></td></tr>
<tr><th id="168">168</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_CTRL_DCA_MODE_CB2" data-ref="_M/E1000_DCA_CTRL_DCA_MODE_CB2">E1000_DCA_CTRL_DCA_MODE_CB2</dfn>     0x02 /* DCA Mode CB2 */</u></td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_CPUID_MASK" data-ref="_M/E1000_DCA_RXCTRL_CPUID_MASK">E1000_DCA_RXCTRL_CPUID_MASK</dfn> 0x0000001F /* Rx CPUID Mask */</u></td></tr>
<tr><th id="171">171</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_DESC_DCA_EN" data-ref="_M/E1000_DCA_RXCTRL_DESC_DCA_EN">E1000_DCA_RXCTRL_DESC_DCA_EN</dfn> BIT(5) /* DCA Rx Desc enable */</u></td></tr>
<tr><th id="172">172</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_HEAD_DCA_EN" data-ref="_M/E1000_DCA_RXCTRL_HEAD_DCA_EN">E1000_DCA_RXCTRL_HEAD_DCA_EN</dfn> BIT(6) /* DCA Rx Desc header enable */</u></td></tr>
<tr><th id="173">173</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_DATA_DCA_EN" data-ref="_M/E1000_DCA_RXCTRL_DATA_DCA_EN">E1000_DCA_RXCTRL_DATA_DCA_EN</dfn> BIT(7) /* DCA Rx Desc payload enable */</u></td></tr>
<tr><th id="174">174</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_DESC_RRO_EN" data-ref="_M/E1000_DCA_RXCTRL_DESC_RRO_EN">E1000_DCA_RXCTRL_DESC_RRO_EN</dfn> BIT(9) /* DCA Rx rd Desc Relax Order */</u></td></tr>
<tr><th id="175">175</th><td></td></tr>
<tr><th id="176">176</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_CPUID_MASK" data-ref="_M/E1000_DCA_TXCTRL_CPUID_MASK">E1000_DCA_TXCTRL_CPUID_MASK</dfn> 0x0000001F /* Tx CPUID Mask */</u></td></tr>
<tr><th id="177">177</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_DESC_DCA_EN" data-ref="_M/E1000_DCA_TXCTRL_DESC_DCA_EN">E1000_DCA_TXCTRL_DESC_DCA_EN</dfn> BIT(5) /* DCA Tx Desc enable */</u></td></tr>
<tr><th id="178">178</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_DESC_RRO_EN" data-ref="_M/E1000_DCA_TXCTRL_DESC_RRO_EN">E1000_DCA_TXCTRL_DESC_RRO_EN</dfn> BIT(9) /* Tx rd Desc Relax Order */</u></td></tr>
<tr><th id="179">179</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_TX_WB_RO_EN" data-ref="_M/E1000_DCA_TXCTRL_TX_WB_RO_EN">E1000_DCA_TXCTRL_TX_WB_RO_EN</dfn> BIT(11) /* Tx Desc writeback RO bit */</u></td></tr>
<tr><th id="180">180</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_DATA_RRO_EN" data-ref="_M/E1000_DCA_TXCTRL_DATA_RRO_EN">E1000_DCA_TXCTRL_DATA_RRO_EN</dfn> BIT(13) /* Tx rd data Relax Order */</u></td></tr>
<tr><th id="181">181</th><td></td></tr>
<tr><th id="182">182</th><td><i>/* Additional DCA related definitions, note change in position of CPUID */</i></td></tr>
<tr><th id="183">183</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_CPUID_MASK_82576" data-ref="_M/E1000_DCA_TXCTRL_CPUID_MASK_82576">E1000_DCA_TXCTRL_CPUID_MASK_82576</dfn> 0xFF000000 /* Tx CPUID Mask */</u></td></tr>
<tr><th id="184">184</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_CPUID_MASK_82576" data-ref="_M/E1000_DCA_RXCTRL_CPUID_MASK_82576">E1000_DCA_RXCTRL_CPUID_MASK_82576</dfn> 0xFF000000 /* Rx CPUID Mask */</u></td></tr>
<tr><th id="185">185</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_TXCTRL_CPUID_SHIFT" data-ref="_M/E1000_DCA_TXCTRL_CPUID_SHIFT">E1000_DCA_TXCTRL_CPUID_SHIFT</dfn> 24 /* Tx CPUID now in the last byte */</u></td></tr>
<tr><th id="186">186</th><td><u>#define <dfn class="macro" id="_M/E1000_DCA_RXCTRL_CPUID_SHIFT" data-ref="_M/E1000_DCA_RXCTRL_CPUID_SHIFT">E1000_DCA_RXCTRL_CPUID_SHIFT</dfn> 24 /* Rx CPUID now in the last byte */</u></td></tr>
<tr><th id="187">187</th><td></td></tr>
<tr><th id="188">188</th><td><i>/* ETQF register bit definitions */</i></td></tr>
<tr><th id="189">189</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_FILTER_ENABLE" data-ref="_M/E1000_ETQF_FILTER_ENABLE">E1000_ETQF_FILTER_ENABLE</dfn>   BIT(26)</u></td></tr>
<tr><th id="190">190</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_1588" data-ref="_M/E1000_ETQF_1588">E1000_ETQF_1588</dfn>            BIT(30)</u></td></tr>
<tr><th id="191">191</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_IMM_INT" data-ref="_M/E1000_ETQF_IMM_INT">E1000_ETQF_IMM_INT</dfn>         BIT(29)</u></td></tr>
<tr><th id="192">192</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_QUEUE_ENABLE" data-ref="_M/E1000_ETQF_QUEUE_ENABLE">E1000_ETQF_QUEUE_ENABLE</dfn>    BIT(31)</u></td></tr>
<tr><th id="193">193</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_QUEUE_SHIFT" data-ref="_M/E1000_ETQF_QUEUE_SHIFT">E1000_ETQF_QUEUE_SHIFT</dfn>     16</u></td></tr>
<tr><th id="194">194</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_QUEUE_MASK" data-ref="_M/E1000_ETQF_QUEUE_MASK">E1000_ETQF_QUEUE_MASK</dfn>      0x00070000</u></td></tr>
<tr><th id="195">195</th><td><u>#define <dfn class="macro" id="_M/E1000_ETQF_ETYPE_MASK" data-ref="_M/E1000_ETQF_ETYPE_MASK">E1000_ETQF_ETYPE_MASK</dfn>      0x0000FFFF</u></td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><i>/* FTQF register bit definitions */</i></td></tr>
<tr><th id="198">198</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_VF_BP" data-ref="_M/E1000_FTQF_VF_BP">E1000_FTQF_VF_BP</dfn>               0x00008000</u></td></tr>
<tr><th id="199">199</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_1588_TIME_STAMP" data-ref="_M/E1000_FTQF_1588_TIME_STAMP">E1000_FTQF_1588_TIME_STAMP</dfn>     0x08000000</u></td></tr>
<tr><th id="200">200</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK" data-ref="_M/E1000_FTQF_MASK">E1000_FTQF_MASK</dfn>                0xF0000000</u></td></tr>
<tr><th id="201">201</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK_PROTO_BP" data-ref="_M/E1000_FTQF_MASK_PROTO_BP">E1000_FTQF_MASK_PROTO_BP</dfn>       0x10000000</u></td></tr>
<tr><th id="202">202</th><td><u>#define <dfn class="macro" id="_M/E1000_FTQF_MASK_SOURCE_PORT_BP" data-ref="_M/E1000_FTQF_MASK_SOURCE_PORT_BP">E1000_FTQF_MASK_SOURCE_PORT_BP</dfn> 0x80000000</u></td></tr>
<tr><th id="203">203</th><td></td></tr>
<tr><th id="204">204</th><td><u>#define <dfn class="macro" id="_M/E1000_NVM_APME_82575" data-ref="_M/E1000_NVM_APME_82575">E1000_NVM_APME_82575</dfn>          0x0400</u></td></tr>
<tr><th id="205">205</th><td><u>#define <dfn class="macro" id="_M/MAX_NUM_VFS" data-ref="_M/MAX_NUM_VFS">MAX_NUM_VFS</dfn>                   8</u></td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_MAC_SPOOF_MASK" data-ref="_M/E1000_DTXSWC_MAC_SPOOF_MASK">E1000_DTXSWC_MAC_SPOOF_MASK</dfn>   0x000000FF /* Per VF MAC spoof control */</u></td></tr>
<tr><th id="208">208</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_VLAN_SPOOF_MASK" data-ref="_M/E1000_DTXSWC_VLAN_SPOOF_MASK">E1000_DTXSWC_VLAN_SPOOF_MASK</dfn>  0x0000FF00 /* Per VF VLAN spoof control */</u></td></tr>
<tr><th id="209">209</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_LLE_MASK" data-ref="_M/E1000_DTXSWC_LLE_MASK">E1000_DTXSWC_LLE_MASK</dfn>         0x00FF0000 /* Per VF Local LB enables */</u></td></tr>
<tr><th id="210">210</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_VLAN_SPOOF_SHIFT" data-ref="_M/E1000_DTXSWC_VLAN_SPOOF_SHIFT">E1000_DTXSWC_VLAN_SPOOF_SHIFT</dfn> 8</u></td></tr>
<tr><th id="211">211</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXSWC_VMDQ_LOOPBACK_EN" data-ref="_M/E1000_DTXSWC_VMDQ_LOOPBACK_EN">E1000_DTXSWC_VMDQ_LOOPBACK_EN</dfn> BIT(31)  /* global VF LB enable */</u></td></tr>
<tr><th id="212">212</th><td></td></tr>
<tr><th id="213">213</th><td><i>/* Easy defines for setting default pool, would normally be left a zero */</i></td></tr>
<tr><th id="214">214</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_DEFAULT_POOL_SHIFT" data-ref="_M/E1000_VT_CTL_DEFAULT_POOL_SHIFT">E1000_VT_CTL_DEFAULT_POOL_SHIFT</dfn> 7</u></td></tr>
<tr><th id="215">215</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_DEFAULT_POOL_MASK" data-ref="_M/E1000_VT_CTL_DEFAULT_POOL_MASK">E1000_VT_CTL_DEFAULT_POOL_MASK</dfn>  (0x7 &lt;&lt; E1000_VT_CTL_DEFAULT_POOL_SHIFT)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/* Other useful VMD_CTL register defines */</i></td></tr>
<tr><th id="218">218</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_IGNORE_MAC" data-ref="_M/E1000_VT_CTL_IGNORE_MAC">E1000_VT_CTL_IGNORE_MAC</dfn>         BIT(28)</u></td></tr>
<tr><th id="219">219</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_DISABLE_DEF_POOL" data-ref="_M/E1000_VT_CTL_DISABLE_DEF_POOL">E1000_VT_CTL_DISABLE_DEF_POOL</dfn>   BIT(29)</u></td></tr>
<tr><th id="220">220</th><td><u>#define <dfn class="macro" id="_M/E1000_VT_CTL_VM_REPL_EN" data-ref="_M/E1000_VT_CTL_VM_REPL_EN">E1000_VT_CTL_VM_REPL_EN</dfn>         BIT(30)</u></td></tr>
<tr><th id="221">221</th><td></td></tr>
<tr><th id="222">222</th><td><i>/* Per VM Offload register setup */</i></td></tr>
<tr><th id="223">223</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_RLPML_MASK" data-ref="_M/E1000_VMOLR_RLPML_MASK">E1000_VMOLR_RLPML_MASK</dfn> 0x00003FFF /* Long Packet Maximum Length mask */</u></td></tr>
<tr><th id="224">224</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_LPE" data-ref="_M/E1000_VMOLR_LPE">E1000_VMOLR_LPE</dfn>        0x00010000 /* Accept Long packet */</u></td></tr>
<tr><th id="225">225</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_RSSE" data-ref="_M/E1000_VMOLR_RSSE">E1000_VMOLR_RSSE</dfn>       0x00020000 /* Enable RSS */</u></td></tr>
<tr><th id="226">226</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_AUPE" data-ref="_M/E1000_VMOLR_AUPE">E1000_VMOLR_AUPE</dfn>       0x01000000 /* Accept untagged packets */</u></td></tr>
<tr><th id="227">227</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_ROMPE" data-ref="_M/E1000_VMOLR_ROMPE">E1000_VMOLR_ROMPE</dfn>      0x02000000 /* Accept overflow multicast */</u></td></tr>
<tr><th id="228">228</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_ROPE" data-ref="_M/E1000_VMOLR_ROPE">E1000_VMOLR_ROPE</dfn>       0x04000000 /* Accept overflow unicast */</u></td></tr>
<tr><th id="229">229</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_BAM" data-ref="_M/E1000_VMOLR_BAM">E1000_VMOLR_BAM</dfn>        0x08000000 /* Accept Broadcast packets */</u></td></tr>
<tr><th id="230">230</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_MPME" data-ref="_M/E1000_VMOLR_MPME">E1000_VMOLR_MPME</dfn>       0x10000000 /* Multicast promiscuous mode */</u></td></tr>
<tr><th id="231">231</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_STRVLAN" data-ref="_M/E1000_VMOLR_STRVLAN">E1000_VMOLR_STRVLAN</dfn>    0x40000000 /* Vlan stripping enable */</u></td></tr>
<tr><th id="232">232</th><td><u>#define <dfn class="macro" id="_M/E1000_VMOLR_STRCRC" data-ref="_M/E1000_VMOLR_STRCRC">E1000_VMOLR_STRCRC</dfn>     0x80000000 /* CRC stripping enable */</u></td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR_HIDEVLAN" data-ref="_M/E1000_DVMOLR_HIDEVLAN">E1000_DVMOLR_HIDEVLAN</dfn>  0x20000000 /* Hide vlan enable */</u></td></tr>
<tr><th id="235">235</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR_STRVLAN" data-ref="_M/E1000_DVMOLR_STRVLAN">E1000_DVMOLR_STRVLAN</dfn>   0x40000000 /* Vlan stripping enable */</u></td></tr>
<tr><th id="236">236</th><td><u>#define <dfn class="macro" id="_M/E1000_DVMOLR_STRCRC" data-ref="_M/E1000_DVMOLR_STRCRC">E1000_DVMOLR_STRCRC</dfn>    0x80000000 /* CRC stripping enable */</u></td></tr>
<tr><th id="237">237</th><td></td></tr>
<tr><th id="238">238</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_ARRAY_SIZE" data-ref="_M/E1000_VLVF_ARRAY_SIZE">E1000_VLVF_ARRAY_SIZE</dfn>     32</u></td></tr>
<tr><th id="239">239</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_VLANID_MASK" data-ref="_M/E1000_VLVF_VLANID_MASK">E1000_VLVF_VLANID_MASK</dfn>    0x00000FFF</u></td></tr>
<tr><th id="240">240</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_POOLSEL_SHIFT" data-ref="_M/E1000_VLVF_POOLSEL_SHIFT">E1000_VLVF_POOLSEL_SHIFT</dfn>  12</u></td></tr>
<tr><th id="241">241</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_POOLSEL_MASK" data-ref="_M/E1000_VLVF_POOLSEL_MASK">E1000_VLVF_POOLSEL_MASK</dfn>   (0xFF &lt;&lt; E1000_VLVF_POOLSEL_SHIFT)</u></td></tr>
<tr><th id="242">242</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_LVLAN" data-ref="_M/E1000_VLVF_LVLAN">E1000_VLVF_LVLAN</dfn>          0x00100000</u></td></tr>
<tr><th id="243">243</th><td><u>#define <dfn class="macro" id="_M/E1000_VLVF_VLANID_ENABLE" data-ref="_M/E1000_VLVF_VLANID_ENABLE">E1000_VLVF_VLANID_ENABLE</dfn>  0x80000000</u></td></tr>
<tr><th id="244">244</th><td></td></tr>
<tr><th id="245">245</th><td><u>#define <dfn class="macro" id="_M/E1000_VMVIR_VLANA_DEFAULT" data-ref="_M/E1000_VMVIR_VLANA_DEFAULT">E1000_VMVIR_VLANA_DEFAULT</dfn>      0x40000000 /* Always use default VLAN */</u></td></tr>
<tr><th id="246">246</th><td><u>#define <dfn class="macro" id="_M/E1000_VMVIR_VLANA_NEVER" data-ref="_M/E1000_VMVIR_VLANA_NEVER">E1000_VMVIR_VLANA_NEVER</dfn>        0x80000000 /* Never insert VLAN tag */</u></td></tr>
<tr><th id="247">247</th><td></td></tr>
<tr><th id="248">248</th><td><u>#define <dfn class="macro" id="_M/E1000_IOVCTL" data-ref="_M/E1000_IOVCTL">E1000_IOVCTL</dfn> 0x05BBC</u></td></tr>
<tr><th id="249">249</th><td><u>#define <dfn class="macro" id="_M/E1000_IOVCTL_REUSE_VFQ" data-ref="_M/E1000_IOVCTL_REUSE_VFQ">E1000_IOVCTL_REUSE_VFQ</dfn> 0x00000001</u></td></tr>
<tr><th id="250">250</th><td></td></tr>
<tr><th id="251">251</th><td><u>#define <dfn class="macro" id="_M/E1000_RPLOLR_STRVLAN" data-ref="_M/E1000_RPLOLR_STRVLAN">E1000_RPLOLR_STRVLAN</dfn>   0x40000000</u></td></tr>
<tr><th id="252">252</th><td><u>#define <dfn class="macro" id="_M/E1000_RPLOLR_STRCRC" data-ref="_M/E1000_RPLOLR_STRCRC">E1000_RPLOLR_STRCRC</dfn>    0x80000000</u></td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_8023LL" data-ref="_M/E1000_DTXCTL_8023LL">E1000_DTXCTL_8023LL</dfn>     0x0004</u></td></tr>
<tr><th id="255">255</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_VLAN_ADDED" data-ref="_M/E1000_DTXCTL_VLAN_ADDED">E1000_DTXCTL_VLAN_ADDED</dfn> 0x0008</u></td></tr>
<tr><th id="256">256</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_OOS_ENABLE" data-ref="_M/E1000_DTXCTL_OOS_ENABLE">E1000_DTXCTL_OOS_ENABLE</dfn> 0x0010</u></td></tr>
<tr><th id="257">257</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_MDP_EN" data-ref="_M/E1000_DTXCTL_MDP_EN">E1000_DTXCTL_MDP_EN</dfn>     0x0020</u></td></tr>
<tr><th id="258">258</th><td><u>#define <dfn class="macro" id="_M/E1000_DTXCTL_SPOOF_INT" data-ref="_M/E1000_DTXCTL_SPOOF_INT">E1000_DTXCTL_SPOOF_INT</dfn>  0x0040</u></td></tr>
<tr><th id="259">259</th><td></td></tr>
<tr><th id="260">260</th><td><u>#define <dfn class="macro" id="_M/E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT" data-ref="_M/E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT">E1000_EEPROM_PCS_AUTONEG_DISABLE_BIT</dfn>	BIT(14)</u></td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td><u>#define <dfn class="macro" id="_M/ALL_QUEUES" data-ref="_M/ALL_QUEUES">ALL_QUEUES</dfn>   0xFFFF</u></td></tr>
<tr><th id="263">263</th><td></td></tr>
<tr><th id="264">264</th><td><i>/* RX packet buffer size defines */</i></td></tr>
<tr><th id="265">265</th><td><u>#define <dfn class="macro" id="_M/E1000_RXPBS_SIZE_MASK_82576" data-ref="_M/E1000_RXPBS_SIZE_MASK_82576">E1000_RXPBS_SIZE_MASK_82576</dfn>  0x0000007F</u></td></tr>
<tr><th id="266">266</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_vmdq_set_anti_spoofing_pf" title='igb_vmdq_set_anti_spoofing_pf' data-ref="igb_vmdq_set_anti_spoofing_pf" id="igb_vmdq_set_anti_spoofing_pf">igb_vmdq_set_anti_spoofing_pf</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>, <em>int</em>);</td></tr>
<tr><th id="267">267</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_vmdq_set_loopback_pf" title='igb_vmdq_set_loopback_pf' data-ref="igb_vmdq_set_loopback_pf" id="igb_vmdq_set_loopback_pf">igb_vmdq_set_loopback_pf</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>);</td></tr>
<tr><th id="268">268</th><td><em>void</em> <a class="decl fn" href="e1000_82575.c.html#igb_vmdq_set_replication_pf" title='igb_vmdq_set_replication_pf' data-ref="igb_vmdq_set_replication_pf" id="igb_vmdq_set_replication_pf">igb_vmdq_set_replication_pf</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a>);</td></tr>
<tr><th id="269">269</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <a class="decl fn" href="e1000_82575.c.html#igb_rxpbs_adjust_82580" title='igb_rxpbs_adjust_82580' data-ref="igb_rxpbs_adjust_82580" id="igb_rxpbs_adjust_82580">igb_rxpbs_adjust_82580</a>(<a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u32" title='u32' data-type='unsigned int' data-ref="u32">u32</a> <dfn class="local col1 decl" id="221data" title='data' data-type='u32' data-ref="221data">data</dfn>);</td></tr>
<tr><th id="270">270</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <a class="decl fn" href="e1000_82575.c.html#igb_read_emi_reg" title='igb_read_emi_reg' data-ref="igb_read_emi_reg" id="igb_read_emi_reg">igb_read_emi_reg</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> <dfn class="local col2 decl" id="222addr" title='addr' data-type='u16' data-ref="222addr">addr</dfn>, <a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#u16" title='u16' data-type='unsigned short' data-ref="u16">u16</a> *<dfn class="local col3 decl" id="223data" title='data' data-type='u16 *' data-ref="223data">data</dfn>);</td></tr>
<tr><th id="271">271</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <a class="decl fn" href="e1000_82575.c.html#igb_set_eee_i350" title='igb_set_eee_i350' data-ref="igb_set_eee_i350" id="igb_set_eee_i350">igb_set_eee_i350</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col4 decl" id="224adv1G" title='adv1G' data-type='bool' data-ref="224adv1G">adv1G</dfn>, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col5 decl" id="225adv100M" title='adv100M' data-type='bool' data-ref="225adv100M">adv100M</dfn>);</td></tr>
<tr><th id="272">272</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <a class="decl fn" href="e1000_82575.c.html#igb_set_eee_i354" title='igb_set_eee_i354' data-ref="igb_set_eee_i354" id="igb_set_eee_i354">igb_set_eee_i354</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col6 decl" id="226adv1G" title='adv1G' data-type='bool' data-ref="226adv1G">adv1G</dfn>, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> <dfn class="local col7 decl" id="227adv100M" title='adv100M' data-type='bool' data-ref="227adv100M">adv100M</dfn>);</td></tr>
<tr><th id="273">273</th><td><a class="typedef" href="../../../../../include/asm-generic/int-ll64.h.html#s32" title='s32' data-type='int' data-ref="s32">s32</a> <a class="decl fn" href="e1000_82575.c.html#igb_get_eee_status_i354" title='igb_get_eee_status_i354' data-ref="igb_get_eee_status_i354" id="igb_get_eee_status_i354">igb_get_eee_status_i354</a>(<b>struct</b> <a class="type" href="e1000_hw.h.html#e1000_hw" title='e1000_hw' data-ref="e1000_hw">e1000_hw</a> *<dfn class="local col8 decl" id="228hw" title='hw' data-type='struct e1000_hw *' data-ref="228hw">hw</dfn>, <a class="typedef" href="../../../../../include/linux/types.h.html#bool" title='bool' data-type='_Bool' data-ref="bool">bool</a> *<dfn class="local col9 decl" id="229status" title='status' data-type='bool *' data-ref="229status">status</dfn>);</td></tr>
<tr><th id="274">274</th><td></td></tr>
<tr><th id="275">275</th><td><u>#define <dfn class="macro" id="_M/E1000_I2C_THERMAL_SENSOR_ADDR" data-ref="_M/E1000_I2C_THERMAL_SENSOR_ADDR">E1000_I2C_THERMAL_SENSOR_ADDR</dfn>	0xF8</u></td></tr>
<tr><th id="276">276</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_INTERNAL_DATA" data-ref="_M/E1000_EMC_INTERNAL_DATA">E1000_EMC_INTERNAL_DATA</dfn>		0x00</u></td></tr>
<tr><th id="277">277</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_INTERNAL_THERM_LIMIT" data-ref="_M/E1000_EMC_INTERNAL_THERM_LIMIT">E1000_EMC_INTERNAL_THERM_LIMIT</dfn>	0x20</u></td></tr>
<tr><th id="278">278</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_DIODE1_DATA" data-ref="_M/E1000_EMC_DIODE1_DATA">E1000_EMC_DIODE1_DATA</dfn>		0x01</u></td></tr>
<tr><th id="279">279</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_DIODE1_THERM_LIMIT" data-ref="_M/E1000_EMC_DIODE1_THERM_LIMIT">E1000_EMC_DIODE1_THERM_LIMIT</dfn>	0x19</u></td></tr>
<tr><th id="280">280</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_DIODE2_DATA" data-ref="_M/E1000_EMC_DIODE2_DATA">E1000_EMC_DIODE2_DATA</dfn>		0x23</u></td></tr>
<tr><th id="281">281</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_DIODE2_THERM_LIMIT" data-ref="_M/E1000_EMC_DIODE2_THERM_LIMIT">E1000_EMC_DIODE2_THERM_LIMIT</dfn>	0x1A</u></td></tr>
<tr><th id="282">282</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_DIODE3_DATA" data-ref="_M/E1000_EMC_DIODE3_DATA">E1000_EMC_DIODE3_DATA</dfn>		0x2A</u></td></tr>
<tr><th id="283">283</th><td><u>#define <dfn class="macro" id="_M/E1000_EMC_DIODE3_THERM_LIMIT" data-ref="_M/E1000_EMC_DIODE3_THERM_LIMIT">E1000_EMC_DIODE3_THERM_LIMIT</dfn>	0x30</u></td></tr>
<tr><th id="284">284</th><td><u>#<span data-ppcond="24">endif</span></u></td></tr>
<tr><th id="285">285</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='e1000_82575.c.html'>linux-4.14.y/drivers/net/ethernet/intel/igb/e1000_82575.c</a><br/>Generated on <em>2018-Aug-13</em> from project linux-4.14.y revision <em>linux-4.14.y</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
