//-----------------------------------------------------------------------------
//
// Title      : Verilog block level for MAC
// Project    : 10 Gigabit Ethernet MAC Core
//-----------------------------------------------------------------------------
// File       : ten_gig_eth_mac_ip_block.v
// Author     : Xilinx Inc.
// Description: This is the block level Verilog code for the
// Ten Gigabit Ethernet MAC, where the MAC core is instanced. This file may also
// contain the physical interface instance for 32bit XGMII 
// depending on the options selected for generation.
//-----------------------------------------------------------------------------
// (c) Copyright 2001-2014 Xilinx, Inc. All rights reserved.
//
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
//
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
//
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
//
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// 
//-----------------------------------------------------------------------------

`timescale 1ps / 1ps

module ten_gig_eth_mac_ip_block 
  (
   // Port declarations
   input                               reset,
   input  wire                         tx_axis_aresetn,
   (* KEEP = "true" *)
   input  wire [63 : 0]                tx_axis_tdata,
   (* KEEP = "true" *)
   input  wire                         tx_axis_tvalid,
   (* KEEP = "true" *)
   input  wire                         tx_axis_tlast,
   (* KEEP = "true" *)
   input  wire                         tx_axis_tuser,
   input  wire [7:0]                   tx_ifg_delay,
   (* KEEP = "true" *)
   input  wire [7:0]                   tx_axis_tkeep,
   (* KEEP = "true" *)
   output wire                         tx_axis_tready,
   output wire [25 : 0]                tx_statistics_vector,
   output wire                         tx_statistics_valid,
   input       [15 : 0]                pause_val,
   input                               pause_req,
   input wire                          rx_axis_aresetn,
   (* KEEP = "true" *)
   output wire [63 : 0]                rx_axis_tdata,
   (* KEEP = "true" *)
   output wire [7 : 0]                 rx_axis_tkeep,
   (* KEEP = "true" *)
   output wire                         rx_axis_tvalid,
   (* KEEP = "true" *)
   output wire                         rx_axis_tuser,
   (* KEEP = "true" *)
   output wire                         rx_axis_tlast,
   output wire [29 : 0]                rx_statistics_vector,
   output wire                         rx_statistics_valid,
   input       [79: 0]                tx_configuration_vector,
   input       [79 : 0]                rx_configuration_vector,
   output      [2 : 0]                 status_vector,
   input  wire                         tx_clk0,
   input  wire                         tx_dcm_locked,
   output      [63 : 0]                xgmii_txd,
   output      [7 : 0]                 xgmii_txc,
   input                               rx_clk0,
   input                               rx_dcm_locked,
   input       [63 : 0]                xgmii_rxd,
   input       [7 : 0]                 xgmii_rxc);

/*-------------------------------------------------------------------------*/

   // Signal declarations
   wire                                reset_terms_tx;
   wire                                reset_terms_rx;
   
   wire                                rx_dcm_locked_int;
   wire                                rx_clk0_int;


   wire  [79: 0]                      tx_configuration_vector_core;
   wire  [79: 0]                      rx_configuration_vector_core;

   wire  [127:0]                       tx_axis_tuser_int;  
   wire [30 : 0]                       rx_statistics_vector_int;
   wire [26 : 0]                       tx_statistics_vector_int;

   //-----------------------
   // Instantiate the MAC
   //-----------------------
   ten_gig_eth_mac_ip_core_top #(
      .C_HAS_WAN_SUPPORT               (1'b0),
      .C_FAMILY                        ("virtex7"),
      .C_HAS_MANAGEMENT                (1'b0),
      .C_HAS_STATS                     (1'b0),
      .C_1588                          (0),
      .C_RX_VEC_WIDTH                  (79),
      .C_TX_VEC_WIDTH                  (79)
   ) ten_gig_eth_mac_ip_core (
      .reset                           (reset),
      .tx_axis_aresetn                 (tx_axis_aresetn),
      .tx_axis_tdata                   (tx_axis_tdata),
      .tx_axis_tvalid                  (tx_axis_tvalid),
      .tx_axis_tlast                   (tx_axis_tlast),
      .tx_axis_tuser                   (tx_axis_tuser_int),
      .tx_ifg_delay                    (tx_ifg_delay),
      .tx_axis_tkeep                   (tx_axis_tkeep),
      .tx_axis_tready                  (tx_axis_tready),
      .tx_ts_axis_tdata                (),
      .tx_ts_axis_tvalid               (),
      .tx_statistics_vector            (tx_statistics_vector_int),
      .tx_statistics_valid             (tx_statistics_valid),
      .tx_pause_tvalid                 (pause_req),
      .tx_pause_tdata                  (pause_val),
      .tx_pfc_p0_tvalid                (1'b0),
      .tx_pfc_p1_tvalid                (1'b0),
      .tx_pfc_p2_tvalid                (1'b0),
      .tx_pfc_p3_tvalid                (1'b0),
      .tx_pfc_p4_tvalid                (1'b0),
      .tx_pfc_p5_tvalid                (1'b0),
      .tx_pfc_p6_tvalid                (1'b0),
      .tx_pfc_p7_tvalid                (1'b0),
      .rx_pfc_p0_tvalid                (),
      .rx_pfc_p1_tvalid                (),
      .rx_pfc_p2_tvalid                (),
      .rx_pfc_p3_tvalid                (),
      .rx_pfc_p4_tvalid                (),
      .rx_pfc_p5_tvalid                (),
      .rx_pfc_p6_tvalid                (),
      .rx_pfc_p7_tvalid                (),
      .rx_pfc_p0_tready                (1'b0),
      .rx_pfc_p1_tready                (1'b0),
      .rx_pfc_p2_tready                (1'b0),
      .rx_pfc_p3_tready                (1'b0),
      .rx_pfc_p4_tready                (1'b0),
      .rx_pfc_p5_tready                (1'b0),
      .rx_pfc_p6_tready                (1'b0),
      .rx_pfc_p7_tready                (1'b0),  
      .rx_axis_aresetn                 (rx_axis_aresetn),
      .rx_axis_tdata                   (rx_axis_tdata),
      .rx_axis_tvalid                  (rx_axis_tvalid),
      .rx_axis_tuser                   (rx_axis_tuser),
      .rx_axis_tlast                   (rx_axis_tlast),
      .rx_axis_tkeep                   (rx_axis_tkeep),
 
      .rx_ts_axis_tdata                (),
      .rx_ts_axis_tvalid               (),
      .rx_statistics_vector            (rx_statistics_vector_int),
      .rx_statistics_valid             (rx_statistics_valid),
      .s_axi_aclk                      (1'b0),
      .s_axi_aresetn                   (1'b1),
      .s_axi_awaddr                    (11'd0),
      .s_axi_awvalid                   (1'b0),
      .s_axi_awready                   (),
      .s_axi_wdata                     (32'd0),
      .s_axi_wvalid                    (1'b0),
      .s_axi_wready                    (),
      .s_axi_bresp                     (),
      .s_axi_bvalid                    (),
      .s_axi_bready                    (1'b0),
      .s_axi_araddr                    (11'd0),
      .s_axi_arvalid                   (1'b0),
      .s_axi_arready                   (),
      .s_axi_rdata                     (),
      .s_axi_rresp                     (),
      .s_axi_rvalid                    (),
      .s_axi_rready                    (1'b0),
      .mdio_tristate                   (),
      .mdio_in                         (1'b0),
      .mdio_out                        (),
      .mdc                             (),
      .xgmacint                        (),
      .tx_configuration_vector         (tx_configuration_vector_core),
      .rx_configuration_vector         (rx_configuration_vector_core),
      .link_status                     (status_vector),
      .systemtimer_s_field             (48'd0),
      .systemtimer_ns_field            (32'd0),
      .correction_timer                (64'd0),
      .tx_clk                          (tx_clk0),
      .tx_dcm_lock                     (tx_dcm_locked),
      .xgmii_txd                       (xgmii_txd),
      .xgmii_txc                       (xgmii_txc),
      .rx_clk                          (rx_clk0_int),
      .rx_clk_enable                   (1'b1),
      .rx_dcm_lock                     (rx_dcm_locked_int),
      .rxphy_s_field                   (48'd0),
      .rxphy_ns_field                  (36'd0),
      .rxphy_correction_timer          (64'd0),
      .rxphy_ts_align                  (1'b0),
      .txphy_async_gb_latency          (16'd0),
      .xgmii_rxd                       (xgmii_rxd),
      .xgmii_rxc                       (xgmii_rxc)
   );



   assign tx_axis_tuser_int[127:1]  = 127'b0;
   assign tx_axis_tuser_int[0]      = tx_axis_tuser;
   assign rx_statistics_vector      = rx_statistics_vector_int[29:0];
   assign tx_statistics_vector      = tx_statistics_vector_int[25:0];

   assign rx_clk0_int               = rx_clk0;

   assign rx_dcm_locked_int         = rx_dcm_locked;

  /* Core reset is handled here. 
   * Core is held in reset for two clock cycles after dcm(s) have
   * have locked up. DCMs going out of lock will also reset the core
   * and keep it there until the DCM has relocked.
   */
   assign reset_terms_tx            = !tx_dcm_locked;
   assign reset_terms_rx            = !rx_dcm_locked_int;

   /* Apply the RX block reset */
   assign rx_configuration_vector_core[0]    = rx_configuration_vector[0] | reset_terms_rx;

   /* Flow control reset */
   /* Apply the rx flow control reset if RX dcm goes out of lock */
   //assign configuration_vector_core[62]    = configuration_vector[62] | reset_terms_rx;
   /* Apply the tx flow control reset if TX dcm goes out of lock */
   //assign configuration_vector_core[63]    = configuration_vector[63] | reset_terms_tx;
   /* Apply the transmit block reset */
   assign tx_configuration_vector_core[0]    = tx_configuration_vector[0] | reset_terms_tx;

   assign tx_configuration_vector_core[79:1] = tx_configuration_vector[79:1];
   assign rx_configuration_vector_core[79:1] = rx_configuration_vector[79:1];



endmodule
