Flow report for Iregfile
Sun Mar 19 14:04:56 2017
Quartus II Version 8.0 Build 215 05/29/2008 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------+
; Flow Summary                                                        ;
+--------------------------+------------------------------------------+
; Flow Status              ; Successful - Sun Mar 19 14:04:56 2017    ;
; Quartus II Version       ; 8.0 Build 215 05/29/2008 SJ Full Version ;
; Revision Name            ; Iregfile                                 ;
; Top-level Entity Name    ; Iregfile                                 ;
; Family                   ; Cyclone                                  ;
; Device                   ; EP1C6Q240C8                              ;
; Timing Models            ; Final                                    ;
; Met timing requirements  ; Yes                                      ;
; Total logic elements     ; 1,396 / 5,980 ( 23 % )                   ;
; Total pins               ; 113 / 185 ( 61 % )                       ;
; Total virtual pins       ; 0                                        ;
; Total memory bits        ; 0 / 92,160 ( 0 % )                       ;
; DSP block 9-bit elements ; N/A until Partition Merge                ;
; Total PLLs               ; 0 / 2 ( 0 % )                            ;
; Total DLLs               ; N/A until Partition Merge                ;
+--------------------------+------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 03/19/2017 14:04:37 ;
; Main task         ; Compilation         ;
; Revision Name     ; Iregfile            ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                ;
+------------------------------------+---------------------------------+---------------+-------------+------------+
; Assignment Name                    ; Value                           ; Default Value ; Entity Name ; Section Id ;
+------------------------------------+---------------------------------+---------------+-------------+------------+
; COMPILER_SIGNATURE_ID              ; 146162449361135.148990347702484 ; --            ; --          ; --         ;
; MAX_CORE_JUNCTION_TEMP             ; 85                              ; --            ; --          ; --         ;
; MIN_CORE_JUNCTION_TEMP             ; 0                               ; --            ; --          ; --         ;
; PARTITION_COLOR                    ; 14622752                        ; --            ; --          ; Top        ;
; PARTITION_NETLIST_TYPE             ; SOURCE                          ; --            ; --          ; Top        ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                             ; --            ; --          ; eda_palace ;
+------------------------------------+---------------------------------+---------------+-------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:06     ; 1.0                     ; 259 MB              ; 00:00:06                           ;
; Fitter                  ; 00:00:07     ; 1.0                     ; 262 MB              ; 00:00:07                           ;
; Assembler               ; 00:00:00     ; 1.0                     ; 193 MB              ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 185 MB              ; 00:00:00                           ;
; Total                   ; 00:00:14     ; --                      ; --                  ; 00:00:13                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off Iregfile -c Iregfile
quartus_fit --read_settings_files=off --write_settings_files=off Iregfile -c Iregfile
quartus_asm --read_settings_files=off --write_settings_files=off Iregfile -c Iregfile
quartus_tan --read_settings_files=off --write_settings_files=off Iregfile -c Iregfile --timing_analysis_only



