int F_1 ( unsigned long V_1 , unsigned long V_2 , unsigned long V_3 )\r\n{\r\nregister unsigned long T_1 V_4 ( L_1 ) = V_2 ;\r\nregister unsigned long T_2 V_4 ( L_2 ) = V_3 ;\r\nint V_5 = 0 ;\r\nasm volatile(\r\n#ifdef F_2\r\n" sam31\n"\r\n" diag %2,2,0x14\n"\r\n" sam64\n"\r\n#else\r\n" diag %2,2,0x14\n"\r\n#endif\r\n" ipm %0\n"\r\n" srl %0,28\n"\r\n: "=d" (rc), "+d" (_ry2)\r\n: "d" (rx), "d" (_ry1)\r\n: "cc");\r\nreturn V_5 ;\r\n}\r\nint F_3 ( struct F_3 * V_6 )\r\n{\r\nstatic struct F_3 V_7 ;\r\nstatic F_4 ( V_8 ) ;\r\nunsigned long V_9 ;\r\nint V_10 ;\r\nF_5 ( & V_8 , V_9 ) ;\r\nV_7 = * V_6 ;\r\n#ifdef F_2\r\nasm volatile(\r\n" lhi %0,-1\n"\r\n" sam31\n"\r\n" diag %1,0,0x210\n"\r\n"0: ipm %0\n"\r\n" srl %0,28\n"\r\n"1: sam64\n"\r\nEX_TABLE(0b, 1b)\r\n: "=&d" (ccode) : "a" (&diag210_tmp) : "cc", "memory");\r\n#else\r\nasm volatile(\r\n" lhi %0,-1\n"\r\n" diag %1,0,0x210\n"\r\n"0: ipm %0\n"\r\n" srl %0,28\n"\r\n"1:\n"\r\nEX_TABLE(0b, 1b)\r\n: "=&d" (ccode) : "a" (&diag210_tmp) : "cc", "memory");\r\n#endif\r\n* V_6 = V_7 ;\r\nF_6 ( & V_8 , V_9 ) ;\r\nreturn V_10 ;\r\n}
