# 4x4 APUF

An FPGA Implementation of Arbiter PUF with 4x4 Switch Blocks.

This repository is associated to the following Master's thesis: 

[Can Aknesil. "An FPGA Implementation of Arbiter PUF with 4x4 Switch
Blocks". Master's Thesis, KTH (Royal Institute of Technology),
Stockholm,
Sweden. 2020.](https://www.canaknesil.com/docs/An_FPGA_Implementation_of_Arbiter_PUF_with_4x4_Switch_Blocks.pdf) 

Additional publication:

[Elena Dubrova. "A Reconfigurable Arbiter PUF with 4 x 4 Switch
Blocks". In: *2018 IEEE 48th International Symposium on
Multiple-Valued Logic (ISMVL)*. Linz, 2018, pp. 31-37, doi:
10.1109/ISMVL.2018.00014.](https://ieeexplore.ieee.org/document/8416917) 

This FPGA design is compiled with Xilinx Vivado v2019.2.1 (64-bit) and
implemented on Xilinx Artix-7 XC7A100T FPGA. 
