
15_RTC_with_STM32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003860  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000007c  08003a00  08003a00  00004a00  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003a7c  08003a7c  00005068  2**0
                  CONTENTS
  4 .ARM          00000008  08003a7c  08003a7c  00004a7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003a84  08003a84  00005068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003a84  08003a84  00004a84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003a88  08003a88  00004a88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000068  20000000  08003a8c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001f0  20000068  08003af4  00005068  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000258  08003af4  00005258  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00005068  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009319  00000000  00000000  00005098  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001986  00000000  00000000  0000e3b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000848  00000000  00000000  0000fd38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000648  00000000  00000000  00010580  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016eed  00000000  00000000  00010bc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a647  00000000  00000000  00027ab5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d3d4  00000000  00000000  000320fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bf4d0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002884  00000000  00000000  000bf514  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  000c1d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000068 	.word	0x20000068
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080039e8 	.word	0x080039e8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000006c 	.word	0x2000006c
 80001dc:	080039e8 	.word	0x080039e8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b96a 	b.w	800056c <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	460c      	mov	r4, r1
 80002b8:	2b00      	cmp	r3, #0
 80002ba:	d14e      	bne.n	800035a <__udivmoddi4+0xaa>
 80002bc:	4694      	mov	ip, r2
 80002be:	458c      	cmp	ip, r1
 80002c0:	4686      	mov	lr, r0
 80002c2:	fab2 f282 	clz	r2, r2
 80002c6:	d962      	bls.n	800038e <__udivmoddi4+0xde>
 80002c8:	b14a      	cbz	r2, 80002de <__udivmoddi4+0x2e>
 80002ca:	f1c2 0320 	rsb	r3, r2, #32
 80002ce:	4091      	lsls	r1, r2
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002d8:	4319      	orrs	r1, r3
 80002da:	fa00 fe02 	lsl.w	lr, r0, r2
 80002de:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002e2:	fa1f f68c 	uxth.w	r6, ip
 80002e6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ea:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002ee:	fb07 1114 	mls	r1, r7, r4, r1
 80002f2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002f6:	fb04 f106 	mul.w	r1, r4, r6
 80002fa:	4299      	cmp	r1, r3
 80002fc:	d90a      	bls.n	8000314 <__udivmoddi4+0x64>
 80002fe:	eb1c 0303 	adds.w	r3, ip, r3
 8000302:	f104 30ff 	add.w	r0, r4, #4294967295
 8000306:	f080 8112 	bcs.w	800052e <__udivmoddi4+0x27e>
 800030a:	4299      	cmp	r1, r3
 800030c:	f240 810f 	bls.w	800052e <__udivmoddi4+0x27e>
 8000310:	3c02      	subs	r4, #2
 8000312:	4463      	add	r3, ip
 8000314:	1a59      	subs	r1, r3, r1
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb1 f0f7 	udiv	r0, r1, r7
 800031e:	fb07 1110 	mls	r1, r7, r0, r1
 8000322:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000326:	fb00 f606 	mul.w	r6, r0, r6
 800032a:	429e      	cmp	r6, r3
 800032c:	d90a      	bls.n	8000344 <__udivmoddi4+0x94>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 31ff 	add.w	r1, r0, #4294967295
 8000336:	f080 80fc 	bcs.w	8000532 <__udivmoddi4+0x282>
 800033a:	429e      	cmp	r6, r3
 800033c:	f240 80f9 	bls.w	8000532 <__udivmoddi4+0x282>
 8000340:	4463      	add	r3, ip
 8000342:	3802      	subs	r0, #2
 8000344:	1b9b      	subs	r3, r3, r6
 8000346:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800034a:	2100      	movs	r1, #0
 800034c:	b11d      	cbz	r5, 8000356 <__udivmoddi4+0xa6>
 800034e:	40d3      	lsrs	r3, r2
 8000350:	2200      	movs	r2, #0
 8000352:	e9c5 3200 	strd	r3, r2, [r5]
 8000356:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035a:	428b      	cmp	r3, r1
 800035c:	d905      	bls.n	800036a <__udivmoddi4+0xba>
 800035e:	b10d      	cbz	r5, 8000364 <__udivmoddi4+0xb4>
 8000360:	e9c5 0100 	strd	r0, r1, [r5]
 8000364:	2100      	movs	r1, #0
 8000366:	4608      	mov	r0, r1
 8000368:	e7f5      	b.n	8000356 <__udivmoddi4+0xa6>
 800036a:	fab3 f183 	clz	r1, r3
 800036e:	2900      	cmp	r1, #0
 8000370:	d146      	bne.n	8000400 <__udivmoddi4+0x150>
 8000372:	42a3      	cmp	r3, r4
 8000374:	d302      	bcc.n	800037c <__udivmoddi4+0xcc>
 8000376:	4290      	cmp	r0, r2
 8000378:	f0c0 80f0 	bcc.w	800055c <__udivmoddi4+0x2ac>
 800037c:	1a86      	subs	r6, r0, r2
 800037e:	eb64 0303 	sbc.w	r3, r4, r3
 8000382:	2001      	movs	r0, #1
 8000384:	2d00      	cmp	r5, #0
 8000386:	d0e6      	beq.n	8000356 <__udivmoddi4+0xa6>
 8000388:	e9c5 6300 	strd	r6, r3, [r5]
 800038c:	e7e3      	b.n	8000356 <__udivmoddi4+0xa6>
 800038e:	2a00      	cmp	r2, #0
 8000390:	f040 8090 	bne.w	80004b4 <__udivmoddi4+0x204>
 8000394:	eba1 040c 	sub.w	r4, r1, ip
 8000398:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800039c:	fa1f f78c 	uxth.w	r7, ip
 80003a0:	2101      	movs	r1, #1
 80003a2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003a6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003aa:	fb08 4416 	mls	r4, r8, r6, r4
 80003ae:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003b2:	fb07 f006 	mul.w	r0, r7, r6
 80003b6:	4298      	cmp	r0, r3
 80003b8:	d908      	bls.n	80003cc <__udivmoddi4+0x11c>
 80003ba:	eb1c 0303 	adds.w	r3, ip, r3
 80003be:	f106 34ff 	add.w	r4, r6, #4294967295
 80003c2:	d202      	bcs.n	80003ca <__udivmoddi4+0x11a>
 80003c4:	4298      	cmp	r0, r3
 80003c6:	f200 80cd 	bhi.w	8000564 <__udivmoddi4+0x2b4>
 80003ca:	4626      	mov	r6, r4
 80003cc:	1a1c      	subs	r4, r3, r0
 80003ce:	fa1f f38e 	uxth.w	r3, lr
 80003d2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003d6:	fb08 4410 	mls	r4, r8, r0, r4
 80003da:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003de:	fb00 f707 	mul.w	r7, r0, r7
 80003e2:	429f      	cmp	r7, r3
 80003e4:	d908      	bls.n	80003f8 <__udivmoddi4+0x148>
 80003e6:	eb1c 0303 	adds.w	r3, ip, r3
 80003ea:	f100 34ff 	add.w	r4, r0, #4294967295
 80003ee:	d202      	bcs.n	80003f6 <__udivmoddi4+0x146>
 80003f0:	429f      	cmp	r7, r3
 80003f2:	f200 80b0 	bhi.w	8000556 <__udivmoddi4+0x2a6>
 80003f6:	4620      	mov	r0, r4
 80003f8:	1bdb      	subs	r3, r3, r7
 80003fa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003fe:	e7a5      	b.n	800034c <__udivmoddi4+0x9c>
 8000400:	f1c1 0620 	rsb	r6, r1, #32
 8000404:	408b      	lsls	r3, r1
 8000406:	fa22 f706 	lsr.w	r7, r2, r6
 800040a:	431f      	orrs	r7, r3
 800040c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000410:	fa04 f301 	lsl.w	r3, r4, r1
 8000414:	ea43 030c 	orr.w	r3, r3, ip
 8000418:	40f4      	lsrs	r4, r6
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	0c38      	lsrs	r0, r7, #16
 8000420:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000424:	fbb4 fef0 	udiv	lr, r4, r0
 8000428:	fa1f fc87 	uxth.w	ip, r7
 800042c:	fb00 441e 	mls	r4, r0, lr, r4
 8000430:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000434:	fb0e f90c 	mul.w	r9, lr, ip
 8000438:	45a1      	cmp	r9, r4
 800043a:	fa02 f201 	lsl.w	r2, r2, r1
 800043e:	d90a      	bls.n	8000456 <__udivmoddi4+0x1a6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000446:	f080 8084 	bcs.w	8000552 <__udivmoddi4+0x2a2>
 800044a:	45a1      	cmp	r9, r4
 800044c:	f240 8081 	bls.w	8000552 <__udivmoddi4+0x2a2>
 8000450:	f1ae 0e02 	sub.w	lr, lr, #2
 8000454:	443c      	add	r4, r7
 8000456:	eba4 0409 	sub.w	r4, r4, r9
 800045a:	fa1f f983 	uxth.w	r9, r3
 800045e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000462:	fb00 4413 	mls	r4, r0, r3, r4
 8000466:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800046a:	fb03 fc0c 	mul.w	ip, r3, ip
 800046e:	45a4      	cmp	ip, r4
 8000470:	d907      	bls.n	8000482 <__udivmoddi4+0x1d2>
 8000472:	193c      	adds	r4, r7, r4
 8000474:	f103 30ff 	add.w	r0, r3, #4294967295
 8000478:	d267      	bcs.n	800054a <__udivmoddi4+0x29a>
 800047a:	45a4      	cmp	ip, r4
 800047c:	d965      	bls.n	800054a <__udivmoddi4+0x29a>
 800047e:	3b02      	subs	r3, #2
 8000480:	443c      	add	r4, r7
 8000482:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000486:	fba0 9302 	umull	r9, r3, r0, r2
 800048a:	eba4 040c 	sub.w	r4, r4, ip
 800048e:	429c      	cmp	r4, r3
 8000490:	46ce      	mov	lr, r9
 8000492:	469c      	mov	ip, r3
 8000494:	d351      	bcc.n	800053a <__udivmoddi4+0x28a>
 8000496:	d04e      	beq.n	8000536 <__udivmoddi4+0x286>
 8000498:	b155      	cbz	r5, 80004b0 <__udivmoddi4+0x200>
 800049a:	ebb8 030e 	subs.w	r3, r8, lr
 800049e:	eb64 040c 	sbc.w	r4, r4, ip
 80004a2:	fa04 f606 	lsl.w	r6, r4, r6
 80004a6:	40cb      	lsrs	r3, r1
 80004a8:	431e      	orrs	r6, r3
 80004aa:	40cc      	lsrs	r4, r1
 80004ac:	e9c5 6400 	strd	r6, r4, [r5]
 80004b0:	2100      	movs	r1, #0
 80004b2:	e750      	b.n	8000356 <__udivmoddi4+0xa6>
 80004b4:	f1c2 0320 	rsb	r3, r2, #32
 80004b8:	fa20 f103 	lsr.w	r1, r0, r3
 80004bc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004c0:	fa24 f303 	lsr.w	r3, r4, r3
 80004c4:	4094      	lsls	r4, r2
 80004c6:	430c      	orrs	r4, r1
 80004c8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004cc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004d0:	fa1f f78c 	uxth.w	r7, ip
 80004d4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004d8:	fb08 3110 	mls	r1, r8, r0, r3
 80004dc:	0c23      	lsrs	r3, r4, #16
 80004de:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004e2:	fb00 f107 	mul.w	r1, r0, r7
 80004e6:	4299      	cmp	r1, r3
 80004e8:	d908      	bls.n	80004fc <__udivmoddi4+0x24c>
 80004ea:	eb1c 0303 	adds.w	r3, ip, r3
 80004ee:	f100 36ff 	add.w	r6, r0, #4294967295
 80004f2:	d22c      	bcs.n	800054e <__udivmoddi4+0x29e>
 80004f4:	4299      	cmp	r1, r3
 80004f6:	d92a      	bls.n	800054e <__udivmoddi4+0x29e>
 80004f8:	3802      	subs	r0, #2
 80004fa:	4463      	add	r3, ip
 80004fc:	1a5b      	subs	r3, r3, r1
 80004fe:	b2a4      	uxth	r4, r4
 8000500:	fbb3 f1f8 	udiv	r1, r3, r8
 8000504:	fb08 3311 	mls	r3, r8, r1, r3
 8000508:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800050c:	fb01 f307 	mul.w	r3, r1, r7
 8000510:	42a3      	cmp	r3, r4
 8000512:	d908      	bls.n	8000526 <__udivmoddi4+0x276>
 8000514:	eb1c 0404 	adds.w	r4, ip, r4
 8000518:	f101 36ff 	add.w	r6, r1, #4294967295
 800051c:	d213      	bcs.n	8000546 <__udivmoddi4+0x296>
 800051e:	42a3      	cmp	r3, r4
 8000520:	d911      	bls.n	8000546 <__udivmoddi4+0x296>
 8000522:	3902      	subs	r1, #2
 8000524:	4464      	add	r4, ip
 8000526:	1ae4      	subs	r4, r4, r3
 8000528:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800052c:	e739      	b.n	80003a2 <__udivmoddi4+0xf2>
 800052e:	4604      	mov	r4, r0
 8000530:	e6f0      	b.n	8000314 <__udivmoddi4+0x64>
 8000532:	4608      	mov	r0, r1
 8000534:	e706      	b.n	8000344 <__udivmoddi4+0x94>
 8000536:	45c8      	cmp	r8, r9
 8000538:	d2ae      	bcs.n	8000498 <__udivmoddi4+0x1e8>
 800053a:	ebb9 0e02 	subs.w	lr, r9, r2
 800053e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000542:	3801      	subs	r0, #1
 8000544:	e7a8      	b.n	8000498 <__udivmoddi4+0x1e8>
 8000546:	4631      	mov	r1, r6
 8000548:	e7ed      	b.n	8000526 <__udivmoddi4+0x276>
 800054a:	4603      	mov	r3, r0
 800054c:	e799      	b.n	8000482 <__udivmoddi4+0x1d2>
 800054e:	4630      	mov	r0, r6
 8000550:	e7d4      	b.n	80004fc <__udivmoddi4+0x24c>
 8000552:	46d6      	mov	lr, sl
 8000554:	e77f      	b.n	8000456 <__udivmoddi4+0x1a6>
 8000556:	4463      	add	r3, ip
 8000558:	3802      	subs	r0, #2
 800055a:	e74d      	b.n	80003f8 <__udivmoddi4+0x148>
 800055c:	4606      	mov	r6, r0
 800055e:	4623      	mov	r3, r4
 8000560:	4608      	mov	r0, r1
 8000562:	e70f      	b.n	8000384 <__udivmoddi4+0xd4>
 8000564:	3e02      	subs	r6, #2
 8000566:	4463      	add	r3, ip
 8000568:	e730      	b.n	80003cc <__udivmoddi4+0x11c>
 800056a:	bf00      	nop

0800056c <__aeabi_idiv0>:
 800056c:	4770      	bx	lr
 800056e:	bf00      	nop

08000570 <main>:
static void MX_USART2_UART_Init(void);
static void MX_RTC_Init(void);
int __io_putchar(int ch);

int main(void)
{
 8000570:	b580      	push	{r7, lr}
 8000572:	af00      	add	r7, sp, #0

  HAL_Init();
 8000574:	f000 fb0a 	bl	8000b8c <HAL_Init>

  SystemClock_Config();
 8000578:	f000 f83e 	bl	80005f8 <SystemClock_Config>

  MX_GPIO_Init();
 800057c:	f000 f92a 	bl	80007d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000580:	f000 f8fe 	bl	8000780 <MX_USART2_UART_Init>
  MX_RTC_Init();
 8000584:	f000 f8a2 	bl	80006cc <MX_RTC_Init>

  printf("RTC with STM32\n");
 8000588:	4815      	ldr	r0, [pc, #84]	@ (80005e0 <main+0x70>)
 800058a:	f002 fbc9 	bl	8002d20 <puts>

  while (1)
  {
	  HAL_RTC_GetTime(&hrtc, &Time, RTC_FORMAT_BIN);
 800058e:	2200      	movs	r2, #0
 8000590:	4914      	ldr	r1, [pc, #80]	@ (80005e4 <main+0x74>)
 8000592:	4815      	ldr	r0, [pc, #84]	@ (80005e8 <main+0x78>)
 8000594:	f001 fc9f 	bl	8001ed6 <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &Date, RTC_FORMAT_BIN);
 8000598:	2200      	movs	r2, #0
 800059a:	4914      	ldr	r1, [pc, #80]	@ (80005ec <main+0x7c>)
 800059c:	4812      	ldr	r0, [pc, #72]	@ (80005e8 <main+0x78>)
 800059e:	f001 fd7c 	bl	800209a <HAL_RTC_GetDate>

	  printf("%02d-%02d-%2d, ", Date.Date, Date.Month, 2000+ Date.Year);
 80005a2:	4b12      	ldr	r3, [pc, #72]	@ (80005ec <main+0x7c>)
 80005a4:	789b      	ldrb	r3, [r3, #2]
 80005a6:	4619      	mov	r1, r3
 80005a8:	4b10      	ldr	r3, [pc, #64]	@ (80005ec <main+0x7c>)
 80005aa:	785b      	ldrb	r3, [r3, #1]
 80005ac:	461a      	mov	r2, r3
 80005ae:	4b0f      	ldr	r3, [pc, #60]	@ (80005ec <main+0x7c>)
 80005b0:	78db      	ldrb	r3, [r3, #3]
 80005b2:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <main+0x80>)
 80005b8:	f002 fb4a 	bl	8002c50 <iprintf>
	  printf("%02d:%02d:%02d\n", Time.Hours, Time.Minutes, Time.Seconds);
 80005bc:	4b09      	ldr	r3, [pc, #36]	@ (80005e4 <main+0x74>)
 80005be:	781b      	ldrb	r3, [r3, #0]
 80005c0:	4619      	mov	r1, r3
 80005c2:	4b08      	ldr	r3, [pc, #32]	@ (80005e4 <main+0x74>)
 80005c4:	785b      	ldrb	r3, [r3, #1]
 80005c6:	461a      	mov	r2, r3
 80005c8:	4b06      	ldr	r3, [pc, #24]	@ (80005e4 <main+0x74>)
 80005ca:	789b      	ldrb	r3, [r3, #2]
 80005cc:	4809      	ldr	r0, [pc, #36]	@ (80005f4 <main+0x84>)
 80005ce:	f002 fb3f 	bl	8002c50 <iprintf>

	  HAL_Delay(500);
 80005d2:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80005d6:	f000 fb4b 	bl	8000c70 <HAL_Delay>
	  HAL_RTC_GetTime(&hrtc, &Time, RTC_FORMAT_BIN);
 80005da:	bf00      	nop
 80005dc:	e7d7      	b.n	800058e <main+0x1e>
 80005de:	bf00      	nop
 80005e0:	08003a00 	.word	0x08003a00
 80005e4:	200000f0 	.word	0x200000f0
 80005e8:	20000084 	.word	0x20000084
 80005ec:	200000ec 	.word	0x200000ec
 80005f0:	08003a10 	.word	0x08003a10
 80005f4:	08003a20 	.word	0x08003a20

080005f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b094      	sub	sp, #80	@ 0x50
 80005fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005fe:	f107 0320 	add.w	r3, r7, #32
 8000602:	2230      	movs	r2, #48	@ 0x30
 8000604:	2100      	movs	r1, #0
 8000606:	4618      	mov	r0, r3
 8000608:	f002 fc6a 	bl	8002ee0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800060c:	f107 030c 	add.w	r3, r7, #12
 8000610:	2200      	movs	r2, #0
 8000612:	601a      	str	r2, [r3, #0]
 8000614:	605a      	str	r2, [r3, #4]
 8000616:	609a      	str	r2, [r3, #8]
 8000618:	60da      	str	r2, [r3, #12]
 800061a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800061c:	2300      	movs	r3, #0
 800061e:	60bb      	str	r3, [r7, #8]
 8000620:	4b28      	ldr	r3, [pc, #160]	@ (80006c4 <SystemClock_Config+0xcc>)
 8000622:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000624:	4a27      	ldr	r2, [pc, #156]	@ (80006c4 <SystemClock_Config+0xcc>)
 8000626:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800062a:	6413      	str	r3, [r2, #64]	@ 0x40
 800062c:	4b25      	ldr	r3, [pc, #148]	@ (80006c4 <SystemClock_Config+0xcc>)
 800062e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000630:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000634:	60bb      	str	r3, [r7, #8]
 8000636:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000638:	2300      	movs	r3, #0
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	4b22      	ldr	r3, [pc, #136]	@ (80006c8 <SystemClock_Config+0xd0>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	4a21      	ldr	r2, [pc, #132]	@ (80006c8 <SystemClock_Config+0xd0>)
 8000642:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b1f      	ldr	r3, [pc, #124]	@ (80006c8 <SystemClock_Config+0xd0>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000650:	607b      	str	r3, [r7, #4]
 8000652:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 8000654:	230a      	movs	r3, #10
 8000656:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000658:	2301      	movs	r3, #1
 800065a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800065c:	2310      	movs	r3, #16
 800065e:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000660:	2301      	movs	r3, #1
 8000662:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000664:	2302      	movs	r3, #2
 8000666:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000668:	2300      	movs	r3, #0
 800066a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800066c:	2308      	movs	r3, #8
 800066e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 64;
 8000670:	2340      	movs	r3, #64	@ 0x40
 8000672:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000674:	2302      	movs	r3, #2
 8000676:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000678:	2304      	movs	r3, #4
 800067a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067c:	f107 0320 	add.w	r3, r7, #32
 8000680:	4618      	mov	r0, r3
 8000682:	f000 fd83 	bl	800118c <HAL_RCC_OscConfig>
 8000686:	4603      	mov	r3, r0
 8000688:	2b00      	cmp	r3, #0
 800068a:	d001      	beq.n	8000690 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800068c:	f000 f8ce 	bl	800082c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000690:	230f      	movs	r3, #15
 8000692:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000694:	2302      	movs	r3, #2
 8000696:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 8000698:	2390      	movs	r3, #144	@ 0x90
 800069a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800069c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80006a0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80006a6:	f107 030c 	add.w	r3, r7, #12
 80006aa:	2100      	movs	r1, #0
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 ffe5 	bl	800167c <HAL_RCC_ClockConfig>
 80006b2:	4603      	mov	r3, r0
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d001      	beq.n	80006bc <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80006b8:	f000 f8b8 	bl	800082c <Error_Handler>
  }
}
 80006bc:	bf00      	nop
 80006be:	3750      	adds	r7, #80	@ 0x50
 80006c0:	46bd      	mov	sp, r7
 80006c2:	bd80      	pop	{r7, pc}
 80006c4:	40023800 	.word	0x40023800
 80006c8:	40007000 	.word	0x40007000

080006cc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b086      	sub	sp, #24
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2200      	movs	r2, #0
 80006d6:	601a      	str	r2, [r3, #0]
 80006d8:	605a      	str	r2, [r3, #4]
 80006da:	609a      	str	r2, [r3, #8]
 80006dc:	60da      	str	r2, [r3, #12]
 80006de:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80006e0:	2300      	movs	r3, #0
 80006e2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80006e4:	4b24      	ldr	r3, [pc, #144]	@ (8000778 <MX_RTC_Init+0xac>)
 80006e6:	4a25      	ldr	r2, [pc, #148]	@ (800077c <MX_RTC_Init+0xb0>)
 80006e8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80006ea:	4b23      	ldr	r3, [pc, #140]	@ (8000778 <MX_RTC_Init+0xac>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80006f0:	4b21      	ldr	r3, [pc, #132]	@ (8000778 <MX_RTC_Init+0xac>)
 80006f2:	227f      	movs	r2, #127	@ 0x7f
 80006f4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80006f6:	4b20      	ldr	r3, [pc, #128]	@ (8000778 <MX_RTC_Init+0xac>)
 80006f8:	22ff      	movs	r2, #255	@ 0xff
 80006fa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80006fc:	4b1e      	ldr	r3, [pc, #120]	@ (8000778 <MX_RTC_Init+0xac>)
 80006fe:	2200      	movs	r2, #0
 8000700:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000702:	4b1d      	ldr	r3, [pc, #116]	@ (8000778 <MX_RTC_Init+0xac>)
 8000704:	2200      	movs	r2, #0
 8000706:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000708:	4b1b      	ldr	r3, [pc, #108]	@ (8000778 <MX_RTC_Init+0xac>)
 800070a:	2200      	movs	r2, #0
 800070c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800070e:	481a      	ldr	r0, [pc, #104]	@ (8000778 <MX_RTC_Init+0xac>)
 8000710:	f001 fac4 	bl	8001c9c <HAL_RTC_Init>
 8000714:	4603      	mov	r3, r0
 8000716:	2b00      	cmp	r3, #0
 8000718:	d001      	beq.n	800071e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800071a:	f000 f887 	bl	800082c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 23;
 800071e:	2317      	movs	r3, #23
 8000720:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 24;
 8000722:	2318      	movs	r3, #24
 8000724:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800072a:	2300      	movs	r3, #0
 800072c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000732:	1d3b      	adds	r3, r7, #4
 8000734:	2200      	movs	r2, #0
 8000736:	4619      	mov	r1, r3
 8000738:	480f      	ldr	r0, [pc, #60]	@ (8000778 <MX_RTC_Init+0xac>)
 800073a:	f001 fb32 	bl	8001da2 <HAL_RTC_SetTime>
 800073e:	4603      	mov	r3, r0
 8000740:	2b00      	cmp	r3, #0
 8000742:	d001      	beq.n	8000748 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000744:	f000 f872 	bl	800082c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_SUNDAY;
 8000748:	2307      	movs	r3, #7
 800074a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_SEPTEMBER;
 800074c:	2309      	movs	r3, #9
 800074e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 29;
 8000750:	231d      	movs	r3, #29
 8000752:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 24;
 8000754:	2318      	movs	r3, #24
 8000756:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000758:	463b      	mov	r3, r7
 800075a:	2200      	movs	r2, #0
 800075c:	4619      	mov	r1, r3
 800075e:	4806      	ldr	r0, [pc, #24]	@ (8000778 <MX_RTC_Init+0xac>)
 8000760:	f001 fc17 	bl	8001f92 <HAL_RTC_SetDate>
 8000764:	4603      	mov	r3, r0
 8000766:	2b00      	cmp	r3, #0
 8000768:	d001      	beq.n	800076e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800076a:	f000 f85f 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800076e:	bf00      	nop
 8000770:	3718      	adds	r7, #24
 8000772:	46bd      	mov	sp, r7
 8000774:	bd80      	pop	{r7, pc}
 8000776:	bf00      	nop
 8000778:	20000084 	.word	0x20000084
 800077c:	40002800 	.word	0x40002800

08000780 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000780:	b580      	push	{r7, lr}
 8000782:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000784:	4b11      	ldr	r3, [pc, #68]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 8000786:	4a12      	ldr	r2, [pc, #72]	@ (80007d0 <MX_USART2_UART_Init+0x50>)
 8000788:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800078a:	4b10      	ldr	r3, [pc, #64]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 800078c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000790:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000792:	4b0e      	ldr	r3, [pc, #56]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000798:	4b0c      	ldr	r3, [pc, #48]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80007a4:	4b09      	ldr	r3, [pc, #36]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 80007a6:	220c      	movs	r2, #12
 80007a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80007aa:	4b08      	ldr	r3, [pc, #32]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80007b0:	4b06      	ldr	r3, [pc, #24]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80007b6:	4805      	ldr	r0, [pc, #20]	@ (80007cc <MX_USART2_UART_Init+0x4c>)
 80007b8:	f001 fd7c 	bl	80022b4 <HAL_UART_Init>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d001      	beq.n	80007c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80007c2:	f000 f833 	bl	800082c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80007c6:	bf00      	nop
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	200000a4 	.word	0x200000a4
 80007d0:	40004400 	.word	0x40004400

080007d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007d4:	b480      	push	{r7}
 80007d6:	b083      	sub	sp, #12
 80007d8:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007da:	2300      	movs	r3, #0
 80007dc:	607b      	str	r3, [r7, #4]
 80007de:	4b09      	ldr	r3, [pc, #36]	@ (8000804 <MX_GPIO_Init+0x30>)
 80007e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007e2:	4a08      	ldr	r2, [pc, #32]	@ (8000804 <MX_GPIO_Init+0x30>)
 80007e4:	f043 0301 	orr.w	r3, r3, #1
 80007e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80007ea:	4b06      	ldr	r3, [pc, #24]	@ (8000804 <MX_GPIO_Init+0x30>)
 80007ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ee:	f003 0301 	and.w	r3, r3, #1
 80007f2:	607b      	str	r3, [r7, #4]
 80007f4:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007f6:	bf00      	nop
 80007f8:	370c      	adds	r7, #12
 80007fa:	46bd      	mov	sp, r7
 80007fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000800:	4770      	bx	lr
 8000802:	bf00      	nop
 8000804:	40023800 	.word	0x40023800

08000808 <__io_putchar>:

/* USER CODE BEGIN 4 */

int __io_putchar(int ch)
{
 8000808:	b580      	push	{r7, lr}
 800080a:	b082      	sub	sp, #8
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8000810:	1d39      	adds	r1, r7, #4
 8000812:	f04f 33ff 	mov.w	r3, #4294967295
 8000816:	2201      	movs	r2, #1
 8000818:	4803      	ldr	r0, [pc, #12]	@ (8000828 <__io_putchar+0x20>)
 800081a:	f001 fd9b 	bl	8002354 <HAL_UART_Transmit>
	return ch;
 800081e:	687b      	ldr	r3, [r7, #4]
}
 8000820:	4618      	mov	r0, r3
 8000822:	3708      	adds	r7, #8
 8000824:	46bd      	mov	sp, r7
 8000826:	bd80      	pop	{r7, pc}
 8000828:	200000a4 	.word	0x200000a4

0800082c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000830:	b672      	cpsid	i
}
 8000832:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000834:	bf00      	nop
 8000836:	e7fd      	b.n	8000834 <Error_Handler+0x8>

08000838 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000838:	b580      	push	{r7, lr}
 800083a:	b082      	sub	sp, #8
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	607b      	str	r3, [r7, #4]
 8000842:	4b10      	ldr	r3, [pc, #64]	@ (8000884 <HAL_MspInit+0x4c>)
 8000844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000846:	4a0f      	ldr	r2, [pc, #60]	@ (8000884 <HAL_MspInit+0x4c>)
 8000848:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800084c:	6453      	str	r3, [r2, #68]	@ 0x44
 800084e:	4b0d      	ldr	r3, [pc, #52]	@ (8000884 <HAL_MspInit+0x4c>)
 8000850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000852:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000856:	607b      	str	r3, [r7, #4]
 8000858:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800085a:	2300      	movs	r3, #0
 800085c:	603b      	str	r3, [r7, #0]
 800085e:	4b09      	ldr	r3, [pc, #36]	@ (8000884 <HAL_MspInit+0x4c>)
 8000860:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000862:	4a08      	ldr	r2, [pc, #32]	@ (8000884 <HAL_MspInit+0x4c>)
 8000864:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000868:	6413      	str	r3, [r2, #64]	@ 0x40
 800086a:	4b06      	ldr	r3, [pc, #24]	@ (8000884 <HAL_MspInit+0x4c>)
 800086c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800086e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000872:	603b      	str	r3, [r7, #0]
 8000874:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000876:	2007      	movs	r0, #7
 8000878:	f000 fad0 	bl	8000e1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800087c:	bf00      	nop
 800087e:	3708      	adds	r7, #8
 8000880:	46bd      	mov	sp, r7
 8000882:	bd80      	pop	{r7, pc}
 8000884:	40023800 	.word	0x40023800

08000888 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b088      	sub	sp, #32
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000890:	f107 0308 	add.w	r3, r7, #8
 8000894:	2200      	movs	r2, #0
 8000896:	601a      	str	r2, [r3, #0]
 8000898:	605a      	str	r2, [r3, #4]
 800089a:	609a      	str	r2, [r3, #8]
 800089c:	60da      	str	r2, [r3, #12]
 800089e:	611a      	str	r2, [r3, #16]
 80008a0:	615a      	str	r2, [r3, #20]
  if(hrtc->Instance==RTC)
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	4a0c      	ldr	r2, [pc, #48]	@ (80008d8 <HAL_RTC_MspInit+0x50>)
 80008a8:	4293      	cmp	r3, r2
 80008aa:	d111      	bne.n	80008d0 <HAL_RTC_MspInit+0x48>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80008ac:	2302      	movs	r3, #2
 80008ae:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 80008b0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008b4:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80008b6:	f107 0308 	add.w	r3, r7, #8
 80008ba:	4618      	mov	r0, r3
 80008bc:	f001 f8fe 	bl	8001abc <HAL_RCCEx_PeriphCLKConfig>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 80008c6:	f7ff ffb1 	bl	800082c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80008ca:	4b04      	ldr	r3, [pc, #16]	@ (80008dc <HAL_RTC_MspInit+0x54>)
 80008cc:	2201      	movs	r2, #1
 80008ce:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80008d0:	bf00      	nop
 80008d2:	3720      	adds	r7, #32
 80008d4:	46bd      	mov	sp, r7
 80008d6:	bd80      	pop	{r7, pc}
 80008d8:	40002800 	.word	0x40002800
 80008dc:	42470e3c 	.word	0x42470e3c

080008e0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80008e0:	b580      	push	{r7, lr}
 80008e2:	b08a      	sub	sp, #40	@ 0x28
 80008e4:	af00      	add	r7, sp, #0
 80008e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008e8:	f107 0314 	add.w	r3, r7, #20
 80008ec:	2200      	movs	r2, #0
 80008ee:	601a      	str	r2, [r3, #0]
 80008f0:	605a      	str	r2, [r3, #4]
 80008f2:	609a      	str	r2, [r3, #8]
 80008f4:	60da      	str	r2, [r3, #12]
 80008f6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	4a19      	ldr	r2, [pc, #100]	@ (8000964 <HAL_UART_MspInit+0x84>)
 80008fe:	4293      	cmp	r3, r2
 8000900:	d12b      	bne.n	800095a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000902:	2300      	movs	r3, #0
 8000904:	613b      	str	r3, [r7, #16]
 8000906:	4b18      	ldr	r3, [pc, #96]	@ (8000968 <HAL_UART_MspInit+0x88>)
 8000908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090a:	4a17      	ldr	r2, [pc, #92]	@ (8000968 <HAL_UART_MspInit+0x88>)
 800090c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000910:	6413      	str	r3, [r2, #64]	@ 0x40
 8000912:	4b15      	ldr	r3, [pc, #84]	@ (8000968 <HAL_UART_MspInit+0x88>)
 8000914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000916:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800091a:	613b      	str	r3, [r7, #16]
 800091c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800091e:	2300      	movs	r3, #0
 8000920:	60fb      	str	r3, [r7, #12]
 8000922:	4b11      	ldr	r3, [pc, #68]	@ (8000968 <HAL_UART_MspInit+0x88>)
 8000924:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000926:	4a10      	ldr	r2, [pc, #64]	@ (8000968 <HAL_UART_MspInit+0x88>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6313      	str	r3, [r2, #48]	@ 0x30
 800092e:	4b0e      	ldr	r3, [pc, #56]	@ (8000968 <HAL_UART_MspInit+0x88>)
 8000930:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000932:	f003 0301 	and.w	r3, r3, #1
 8000936:	60fb      	str	r3, [r7, #12]
 8000938:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800093a:	230c      	movs	r3, #12
 800093c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800093e:	2302      	movs	r3, #2
 8000940:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000942:	2300      	movs	r3, #0
 8000944:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000946:	2303      	movs	r3, #3
 8000948:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800094a:	2307      	movs	r3, #7
 800094c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800094e:	f107 0314 	add.w	r3, r7, #20
 8000952:	4619      	mov	r1, r3
 8000954:	4805      	ldr	r0, [pc, #20]	@ (800096c <HAL_UART_MspInit+0x8c>)
 8000956:	f000 fa95 	bl	8000e84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800095a:	bf00      	nop
 800095c:	3728      	adds	r7, #40	@ 0x28
 800095e:	46bd      	mov	sp, r7
 8000960:	bd80      	pop	{r7, pc}
 8000962:	bf00      	nop
 8000964:	40004400 	.word	0x40004400
 8000968:	40023800 	.word	0x40023800
 800096c:	40020000 	.word	0x40020000

08000970 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000970:	b480      	push	{r7}
 8000972:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000974:	bf00      	nop
 8000976:	e7fd      	b.n	8000974 <NMI_Handler+0x4>

08000978 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000978:	b480      	push	{r7}
 800097a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800097c:	bf00      	nop
 800097e:	e7fd      	b.n	800097c <HardFault_Handler+0x4>

08000980 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000980:	b480      	push	{r7}
 8000982:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000984:	bf00      	nop
 8000986:	e7fd      	b.n	8000984 <MemManage_Handler+0x4>

08000988 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000988:	b480      	push	{r7}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800098c:	bf00      	nop
 800098e:	e7fd      	b.n	800098c <BusFault_Handler+0x4>

08000990 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000994:	bf00      	nop
 8000996:	e7fd      	b.n	8000994 <UsageFault_Handler+0x4>

08000998 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000998:	b480      	push	{r7}
 800099a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800099c:	bf00      	nop
 800099e:	46bd      	mov	sp, r7
 80009a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a4:	4770      	bx	lr

080009a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009a6:	b480      	push	{r7}
 80009a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009aa:	bf00      	nop
 80009ac:	46bd      	mov	sp, r7
 80009ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b2:	4770      	bx	lr

080009b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009b8:	bf00      	nop
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c2:	b580      	push	{r7, lr}
 80009c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009c6:	f000 f933 	bl	8000c30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ca:	bf00      	nop
 80009cc:	bd80      	pop	{r7, pc}

080009ce <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	b086      	sub	sp, #24
 80009d2:	af00      	add	r7, sp, #0
 80009d4:	60f8      	str	r0, [r7, #12]
 80009d6:	60b9      	str	r1, [r7, #8]
 80009d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009da:	2300      	movs	r3, #0
 80009dc:	617b      	str	r3, [r7, #20]
 80009de:	e00a      	b.n	80009f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009e0:	f3af 8000 	nop.w
 80009e4:	4601      	mov	r1, r0
 80009e6:	68bb      	ldr	r3, [r7, #8]
 80009e8:	1c5a      	adds	r2, r3, #1
 80009ea:	60ba      	str	r2, [r7, #8]
 80009ec:	b2ca      	uxtb	r2, r1
 80009ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009f0:	697b      	ldr	r3, [r7, #20]
 80009f2:	3301      	adds	r3, #1
 80009f4:	617b      	str	r3, [r7, #20]
 80009f6:	697a      	ldr	r2, [r7, #20]
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	429a      	cmp	r2, r3
 80009fc:	dbf0      	blt.n	80009e0 <_read+0x12>
  }

  return len;
 80009fe:	687b      	ldr	r3, [r7, #4]
}
 8000a00:	4618      	mov	r0, r3
 8000a02:	3718      	adds	r7, #24
 8000a04:	46bd      	mov	sp, r7
 8000a06:	bd80      	pop	{r7, pc}

08000a08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b086      	sub	sp, #24
 8000a0c:	af00      	add	r7, sp, #0
 8000a0e:	60f8      	str	r0, [r7, #12]
 8000a10:	60b9      	str	r1, [r7, #8]
 8000a12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
 8000a18:	e009      	b.n	8000a2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a1a:	68bb      	ldr	r3, [r7, #8]
 8000a1c:	1c5a      	adds	r2, r3, #1
 8000a1e:	60ba      	str	r2, [r7, #8]
 8000a20:	781b      	ldrb	r3, [r3, #0]
 8000a22:	4618      	mov	r0, r3
 8000a24:	f7ff fef0 	bl	8000808 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a28:	697b      	ldr	r3, [r7, #20]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	617b      	str	r3, [r7, #20]
 8000a2e:	697a      	ldr	r2, [r7, #20]
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	429a      	cmp	r2, r3
 8000a34:	dbf1      	blt.n	8000a1a <_write+0x12>
  }
  return len;
 8000a36:	687b      	ldr	r3, [r7, #4]
}
 8000a38:	4618      	mov	r0, r3
 8000a3a:	3718      	adds	r7, #24
 8000a3c:	46bd      	mov	sp, r7
 8000a3e:	bd80      	pop	{r7, pc}

08000a40 <_close>:

int _close(int file)
{
 8000a40:	b480      	push	{r7}
 8000a42:	b083      	sub	sp, #12
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	370c      	adds	r7, #12
 8000a50:	46bd      	mov	sp, r7
 8000a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a56:	4770      	bx	lr

08000a58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a58:	b480      	push	{r7}
 8000a5a:	b083      	sub	sp, #12
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a62:	683b      	ldr	r3, [r7, #0]
 8000a64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a68:	605a      	str	r2, [r3, #4]
  return 0;
 8000a6a:	2300      	movs	r3, #0
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	370c      	adds	r7, #12
 8000a70:	46bd      	mov	sp, r7
 8000a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a76:	4770      	bx	lr

08000a78 <_isatty>:

int _isatty(int file)
{
 8000a78:	b480      	push	{r7}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a80:	2301      	movs	r3, #1
}
 8000a82:	4618      	mov	r0, r3
 8000a84:	370c      	adds	r7, #12
 8000a86:	46bd      	mov	sp, r7
 8000a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8c:	4770      	bx	lr

08000a8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000a8e:	b480      	push	{r7}
 8000a90:	b085      	sub	sp, #20
 8000a92:	af00      	add	r7, sp, #0
 8000a94:	60f8      	str	r0, [r7, #12]
 8000a96:	60b9      	str	r1, [r7, #8]
 8000a98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000a9a:	2300      	movs	r3, #0
}
 8000a9c:	4618      	mov	r0, r3
 8000a9e:	3714      	adds	r7, #20
 8000aa0:	46bd      	mov	sp, r7
 8000aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aa6:	4770      	bx	lr

08000aa8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000aa8:	b580      	push	{r7, lr}
 8000aaa:	b086      	sub	sp, #24
 8000aac:	af00      	add	r7, sp, #0
 8000aae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ab0:	4a14      	ldr	r2, [pc, #80]	@ (8000b04 <_sbrk+0x5c>)
 8000ab2:	4b15      	ldr	r3, [pc, #84]	@ (8000b08 <_sbrk+0x60>)
 8000ab4:	1ad3      	subs	r3, r2, r3
 8000ab6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000ab8:	697b      	ldr	r3, [r7, #20]
 8000aba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000abc:	4b13      	ldr	r3, [pc, #76]	@ (8000b0c <_sbrk+0x64>)
 8000abe:	681b      	ldr	r3, [r3, #0]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d102      	bne.n	8000aca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ac4:	4b11      	ldr	r3, [pc, #68]	@ (8000b0c <_sbrk+0x64>)
 8000ac6:	4a12      	ldr	r2, [pc, #72]	@ (8000b10 <_sbrk+0x68>)
 8000ac8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000aca:	4b10      	ldr	r3, [pc, #64]	@ (8000b0c <_sbrk+0x64>)
 8000acc:	681a      	ldr	r2, [r3, #0]
 8000ace:	687b      	ldr	r3, [r7, #4]
 8000ad0:	4413      	add	r3, r2
 8000ad2:	693a      	ldr	r2, [r7, #16]
 8000ad4:	429a      	cmp	r2, r3
 8000ad6:	d207      	bcs.n	8000ae8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ad8:	f002 fa50 	bl	8002f7c <__errno>
 8000adc:	4603      	mov	r3, r0
 8000ade:	220c      	movs	r2, #12
 8000ae0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ae2:	f04f 33ff 	mov.w	r3, #4294967295
 8000ae6:	e009      	b.n	8000afc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ae8:	4b08      	ldr	r3, [pc, #32]	@ (8000b0c <_sbrk+0x64>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000aee:	4b07      	ldr	r3, [pc, #28]	@ (8000b0c <_sbrk+0x64>)
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	4413      	add	r3, r2
 8000af6:	4a05      	ldr	r2, [pc, #20]	@ (8000b0c <_sbrk+0x64>)
 8000af8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000afa:	68fb      	ldr	r3, [r7, #12]
}
 8000afc:	4618      	mov	r0, r3
 8000afe:	3718      	adds	r7, #24
 8000b00:	46bd      	mov	sp, r7
 8000b02:	bd80      	pop	{r7, pc}
 8000b04:	20020000 	.word	0x20020000
 8000b08:	00000400 	.word	0x00000400
 8000b0c:	20000104 	.word	0x20000104
 8000b10:	20000258 	.word	0x20000258

08000b14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000b14:	b480      	push	{r7}
 8000b16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000b18:	4b06      	ldr	r3, [pc, #24]	@ (8000b34 <SystemInit+0x20>)
 8000b1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b1e:	4a05      	ldr	r2, [pc, #20]	@ (8000b34 <SystemInit+0x20>)
 8000b20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b28:	bf00      	nop
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b30:	4770      	bx	lr
 8000b32:	bf00      	nop
 8000b34:	e000ed00 	.word	0xe000ed00

08000b38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000b70 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000b3c:	f7ff ffea 	bl	8000b14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000b40:	480c      	ldr	r0, [pc, #48]	@ (8000b74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000b42:	490d      	ldr	r1, [pc, #52]	@ (8000b78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000b44:	4a0d      	ldr	r2, [pc, #52]	@ (8000b7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000b46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000b48:	e002      	b.n	8000b50 <LoopCopyDataInit>

08000b4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b4e:	3304      	adds	r3, #4

08000b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b54:	d3f9      	bcc.n	8000b4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b56:	4a0a      	ldr	r2, [pc, #40]	@ (8000b80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000b58:	4c0a      	ldr	r4, [pc, #40]	@ (8000b84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b5c:	e001      	b.n	8000b62 <LoopFillZerobss>

08000b5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b60:	3204      	adds	r2, #4

08000b62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b64:	d3fb      	bcc.n	8000b5e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b66:	f002 fa0f 	bl	8002f88 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000b6a:	f7ff fd01 	bl	8000570 <main>
  bx  lr    
 8000b6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000b70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b78:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 8000b7c:	08003a8c 	.word	0x08003a8c
  ldr r2, =_sbss
 8000b80:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 8000b84:	20000258 	.word	0x20000258

08000b88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000b88:	e7fe      	b.n	8000b88 <ADC_IRQHandler>
	...

08000b8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000b90:	4b0e      	ldr	r3, [pc, #56]	@ (8000bcc <HAL_Init+0x40>)
 8000b92:	681b      	ldr	r3, [r3, #0]
 8000b94:	4a0d      	ldr	r2, [pc, #52]	@ (8000bcc <HAL_Init+0x40>)
 8000b96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000b9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000b9c:	4b0b      	ldr	r3, [pc, #44]	@ (8000bcc <HAL_Init+0x40>)
 8000b9e:	681b      	ldr	r3, [r3, #0]
 8000ba0:	4a0a      	ldr	r2, [pc, #40]	@ (8000bcc <HAL_Init+0x40>)
 8000ba2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ba6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ba8:	4b08      	ldr	r3, [pc, #32]	@ (8000bcc <HAL_Init+0x40>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	4a07      	ldr	r2, [pc, #28]	@ (8000bcc <HAL_Init+0x40>)
 8000bae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000bb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000bb4:	2003      	movs	r0, #3
 8000bb6:	f000 f931 	bl	8000e1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000bba:	2000      	movs	r0, #0
 8000bbc:	f000 f808 	bl	8000bd0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000bc0:	f7ff fe3a 	bl	8000838 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000bc4:	2300      	movs	r3, #0
}
 8000bc6:	4618      	mov	r0, r3
 8000bc8:	bd80      	pop	{r7, pc}
 8000bca:	bf00      	nop
 8000bcc:	40023c00 	.word	0x40023c00

08000bd0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b082      	sub	sp, #8
 8000bd4:	af00      	add	r7, sp, #0
 8000bd6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000bd8:	4b12      	ldr	r3, [pc, #72]	@ (8000c24 <HAL_InitTick+0x54>)
 8000bda:	681a      	ldr	r2, [r3, #0]
 8000bdc:	4b12      	ldr	r3, [pc, #72]	@ (8000c28 <HAL_InitTick+0x58>)
 8000bde:	781b      	ldrb	r3, [r3, #0]
 8000be0:	4619      	mov	r1, r3
 8000be2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000be6:	fbb3 f3f1 	udiv	r3, r3, r1
 8000bea:	fbb2 f3f3 	udiv	r3, r2, r3
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f000 f93b 	bl	8000e6a <HAL_SYSTICK_Config>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d001      	beq.n	8000bfe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000bfa:	2301      	movs	r3, #1
 8000bfc:	e00e      	b.n	8000c1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2b0f      	cmp	r3, #15
 8000c02:	d80a      	bhi.n	8000c1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000c04:	2200      	movs	r2, #0
 8000c06:	6879      	ldr	r1, [r7, #4]
 8000c08:	f04f 30ff 	mov.w	r0, #4294967295
 8000c0c:	f000 f911 	bl	8000e32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000c10:	4a06      	ldr	r2, [pc, #24]	@ (8000c2c <HAL_InitTick+0x5c>)
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000c16:	2300      	movs	r3, #0
 8000c18:	e000      	b.n	8000c1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000c1a:	2301      	movs	r3, #1
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}
 8000c24:	20000000 	.word	0x20000000
 8000c28:	20000008 	.word	0x20000008
 8000c2c:	20000004 	.word	0x20000004

08000c30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c34:	4b06      	ldr	r3, [pc, #24]	@ (8000c50 <HAL_IncTick+0x20>)
 8000c36:	781b      	ldrb	r3, [r3, #0]
 8000c38:	461a      	mov	r2, r3
 8000c3a:	4b06      	ldr	r3, [pc, #24]	@ (8000c54 <HAL_IncTick+0x24>)
 8000c3c:	681b      	ldr	r3, [r3, #0]
 8000c3e:	4413      	add	r3, r2
 8000c40:	4a04      	ldr	r2, [pc, #16]	@ (8000c54 <HAL_IncTick+0x24>)
 8000c42:	6013      	str	r3, [r2, #0]
}
 8000c44:	bf00      	nop
 8000c46:	46bd      	mov	sp, r7
 8000c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4c:	4770      	bx	lr
 8000c4e:	bf00      	nop
 8000c50:	20000008 	.word	0x20000008
 8000c54:	20000108 	.word	0x20000108

08000c58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000c58:	b480      	push	{r7}
 8000c5a:	af00      	add	r7, sp, #0
  return uwTick;
 8000c5c:	4b03      	ldr	r3, [pc, #12]	@ (8000c6c <HAL_GetTick+0x14>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
}
 8000c60:	4618      	mov	r0, r3
 8000c62:	46bd      	mov	sp, r7
 8000c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c68:	4770      	bx	lr
 8000c6a:	bf00      	nop
 8000c6c:	20000108 	.word	0x20000108

08000c70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000c70:	b580      	push	{r7, lr}
 8000c72:	b084      	sub	sp, #16
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000c78:	f7ff ffee 	bl	8000c58 <HAL_GetTick>
 8000c7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c88:	d005      	beq.n	8000c96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8000cb4 <HAL_Delay+0x44>)
 8000c8c:	781b      	ldrb	r3, [r3, #0]
 8000c8e:	461a      	mov	r2, r3
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	4413      	add	r3, r2
 8000c94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000c96:	bf00      	nop
 8000c98:	f7ff ffde 	bl	8000c58 <HAL_GetTick>
 8000c9c:	4602      	mov	r2, r0
 8000c9e:	68bb      	ldr	r3, [r7, #8]
 8000ca0:	1ad3      	subs	r3, r2, r3
 8000ca2:	68fa      	ldr	r2, [r7, #12]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d8f7      	bhi.n	8000c98 <HAL_Delay+0x28>
  {
  }
}
 8000ca8:	bf00      	nop
 8000caa:	bf00      	nop
 8000cac:	3710      	adds	r7, #16
 8000cae:	46bd      	mov	sp, r7
 8000cb0:	bd80      	pop	{r7, pc}
 8000cb2:	bf00      	nop
 8000cb4:	20000008 	.word	0x20000008

08000cb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b085      	sub	sp, #20
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	f003 0307 	and.w	r3, r3, #7
 8000cc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cca:	68db      	ldr	r3, [r3, #12]
 8000ccc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000cce:	68ba      	ldr	r2, [r7, #8]
 8000cd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cd8:	68fb      	ldr	r3, [r7, #12]
 8000cda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cdc:	68bb      	ldr	r3, [r7, #8]
 8000cde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ce0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ce4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000cea:	4a04      	ldr	r2, [pc, #16]	@ (8000cfc <__NVIC_SetPriorityGrouping+0x44>)
 8000cec:	68bb      	ldr	r3, [r7, #8]
 8000cee:	60d3      	str	r3, [r2, #12]
}
 8000cf0:	bf00      	nop
 8000cf2:	3714      	adds	r7, #20
 8000cf4:	46bd      	mov	sp, r7
 8000cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfa:	4770      	bx	lr
 8000cfc:	e000ed00 	.word	0xe000ed00

08000d00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d04:	4b04      	ldr	r3, [pc, #16]	@ (8000d18 <__NVIC_GetPriorityGrouping+0x18>)
 8000d06:	68db      	ldr	r3, [r3, #12]
 8000d08:	0a1b      	lsrs	r3, r3, #8
 8000d0a:	f003 0307 	and.w	r3, r3, #7
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	46bd      	mov	sp, r7
 8000d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d16:	4770      	bx	lr
 8000d18:	e000ed00 	.word	0xe000ed00

08000d1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d1c:	b480      	push	{r7}
 8000d1e:	b083      	sub	sp, #12
 8000d20:	af00      	add	r7, sp, #0
 8000d22:	4603      	mov	r3, r0
 8000d24:	6039      	str	r1, [r7, #0]
 8000d26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	db0a      	blt.n	8000d46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d30:	683b      	ldr	r3, [r7, #0]
 8000d32:	b2da      	uxtb	r2, r3
 8000d34:	490c      	ldr	r1, [pc, #48]	@ (8000d68 <__NVIC_SetPriority+0x4c>)
 8000d36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d3a:	0112      	lsls	r2, r2, #4
 8000d3c:	b2d2      	uxtb	r2, r2
 8000d3e:	440b      	add	r3, r1
 8000d40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000d44:	e00a      	b.n	8000d5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d46:	683b      	ldr	r3, [r7, #0]
 8000d48:	b2da      	uxtb	r2, r3
 8000d4a:	4908      	ldr	r1, [pc, #32]	@ (8000d6c <__NVIC_SetPriority+0x50>)
 8000d4c:	79fb      	ldrb	r3, [r7, #7]
 8000d4e:	f003 030f 	and.w	r3, r3, #15
 8000d52:	3b04      	subs	r3, #4
 8000d54:	0112      	lsls	r2, r2, #4
 8000d56:	b2d2      	uxtb	r2, r2
 8000d58:	440b      	add	r3, r1
 8000d5a:	761a      	strb	r2, [r3, #24]
}
 8000d5c:	bf00      	nop
 8000d5e:	370c      	adds	r7, #12
 8000d60:	46bd      	mov	sp, r7
 8000d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d66:	4770      	bx	lr
 8000d68:	e000e100 	.word	0xe000e100
 8000d6c:	e000ed00 	.word	0xe000ed00

08000d70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000d70:	b480      	push	{r7}
 8000d72:	b089      	sub	sp, #36	@ 0x24
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	60f8      	str	r0, [r7, #12]
 8000d78:	60b9      	str	r1, [r7, #8]
 8000d7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d7c:	68fb      	ldr	r3, [r7, #12]
 8000d7e:	f003 0307 	and.w	r3, r3, #7
 8000d82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d84:	69fb      	ldr	r3, [r7, #28]
 8000d86:	f1c3 0307 	rsb	r3, r3, #7
 8000d8a:	2b04      	cmp	r3, #4
 8000d8c:	bf28      	it	cs
 8000d8e:	2304      	movcs	r3, #4
 8000d90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d92:	69fb      	ldr	r3, [r7, #28]
 8000d94:	3304      	adds	r3, #4
 8000d96:	2b06      	cmp	r3, #6
 8000d98:	d902      	bls.n	8000da0 <NVIC_EncodePriority+0x30>
 8000d9a:	69fb      	ldr	r3, [r7, #28]
 8000d9c:	3b03      	subs	r3, #3
 8000d9e:	e000      	b.n	8000da2 <NVIC_EncodePriority+0x32>
 8000da0:	2300      	movs	r3, #0
 8000da2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000da4:	f04f 32ff 	mov.w	r2, #4294967295
 8000da8:	69bb      	ldr	r3, [r7, #24]
 8000daa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dae:	43da      	mvns	r2, r3
 8000db0:	68bb      	ldr	r3, [r7, #8]
 8000db2:	401a      	ands	r2, r3
 8000db4:	697b      	ldr	r3, [r7, #20]
 8000db6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000db8:	f04f 31ff 	mov.w	r1, #4294967295
 8000dbc:	697b      	ldr	r3, [r7, #20]
 8000dbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000dc2:	43d9      	mvns	r1, r3
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000dc8:	4313      	orrs	r3, r2
         );
}
 8000dca:	4618      	mov	r0, r3
 8000dcc:	3724      	adds	r7, #36	@ 0x24
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr
	...

08000dd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	b082      	sub	sp, #8
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	3b01      	subs	r3, #1
 8000de4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000de8:	d301      	bcc.n	8000dee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000dea:	2301      	movs	r3, #1
 8000dec:	e00f      	b.n	8000e0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000dee:	4a0a      	ldr	r2, [pc, #40]	@ (8000e18 <SysTick_Config+0x40>)
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	3b01      	subs	r3, #1
 8000df4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000df6:	210f      	movs	r1, #15
 8000df8:	f04f 30ff 	mov.w	r0, #4294967295
 8000dfc:	f7ff ff8e 	bl	8000d1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e00:	4b05      	ldr	r3, [pc, #20]	@ (8000e18 <SysTick_Config+0x40>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e06:	4b04      	ldr	r3, [pc, #16]	@ (8000e18 <SysTick_Config+0x40>)
 8000e08:	2207      	movs	r2, #7
 8000e0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	3708      	adds	r7, #8
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	bf00      	nop
 8000e18:	e000e010 	.word	0xe000e010

08000e1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	b082      	sub	sp, #8
 8000e20:	af00      	add	r7, sp, #0
 8000e22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e24:	6878      	ldr	r0, [r7, #4]
 8000e26:	f7ff ff47 	bl	8000cb8 <__NVIC_SetPriorityGrouping>
}
 8000e2a:	bf00      	nop
 8000e2c:	3708      	adds	r7, #8
 8000e2e:	46bd      	mov	sp, r7
 8000e30:	bd80      	pop	{r7, pc}

08000e32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e32:	b580      	push	{r7, lr}
 8000e34:	b086      	sub	sp, #24
 8000e36:	af00      	add	r7, sp, #0
 8000e38:	4603      	mov	r3, r0
 8000e3a:	60b9      	str	r1, [r7, #8]
 8000e3c:	607a      	str	r2, [r7, #4]
 8000e3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e40:	2300      	movs	r3, #0
 8000e42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e44:	f7ff ff5c 	bl	8000d00 <__NVIC_GetPriorityGrouping>
 8000e48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e4a:	687a      	ldr	r2, [r7, #4]
 8000e4c:	68b9      	ldr	r1, [r7, #8]
 8000e4e:	6978      	ldr	r0, [r7, #20]
 8000e50:	f7ff ff8e 	bl	8000d70 <NVIC_EncodePriority>
 8000e54:	4602      	mov	r2, r0
 8000e56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e5a:	4611      	mov	r1, r2
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f7ff ff5d 	bl	8000d1c <__NVIC_SetPriority>
}
 8000e62:	bf00      	nop
 8000e64:	3718      	adds	r7, #24
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b082      	sub	sp, #8
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000e72:	6878      	ldr	r0, [r7, #4]
 8000e74:	f7ff ffb0 	bl	8000dd8 <SysTick_Config>
 8000e78:	4603      	mov	r3, r0
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3708      	adds	r7, #8
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	bd80      	pop	{r7, pc}
	...

08000e84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b089      	sub	sp, #36	@ 0x24
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	61fb      	str	r3, [r7, #28]
 8000e9e:	e159      	b.n	8001154 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ea0:	2201      	movs	r2, #1
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ea8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eaa:	683b      	ldr	r3, [r7, #0]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	697a      	ldr	r2, [r7, #20]
 8000eb0:	4013      	ands	r3, r2
 8000eb2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000eb4:	693a      	ldr	r2, [r7, #16]
 8000eb6:	697b      	ldr	r3, [r7, #20]
 8000eb8:	429a      	cmp	r2, r3
 8000eba:	f040 8148 	bne.w	800114e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ebe:	683b      	ldr	r3, [r7, #0]
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	f003 0303 	and.w	r3, r3, #3
 8000ec6:	2b01      	cmp	r3, #1
 8000ec8:	d005      	beq.n	8000ed6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ed2:	2b02      	cmp	r3, #2
 8000ed4:	d130      	bne.n	8000f38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	689b      	ldr	r3, [r3, #8]
 8000eda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000edc:	69fb      	ldr	r3, [r7, #28]
 8000ede:	005b      	lsls	r3, r3, #1
 8000ee0:	2203      	movs	r2, #3
 8000ee2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ee6:	43db      	mvns	r3, r3
 8000ee8:	69ba      	ldr	r2, [r7, #24]
 8000eea:	4013      	ands	r3, r2
 8000eec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	68da      	ldr	r2, [r3, #12]
 8000ef2:	69fb      	ldr	r3, [r7, #28]
 8000ef4:	005b      	lsls	r3, r3, #1
 8000ef6:	fa02 f303 	lsl.w	r3, r2, r3
 8000efa:	69ba      	ldr	r2, [r7, #24]
 8000efc:	4313      	orrs	r3, r2
 8000efe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	69ba      	ldr	r2, [r7, #24]
 8000f04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f06:	687b      	ldr	r3, [r7, #4]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f0c:	2201      	movs	r2, #1
 8000f0e:	69fb      	ldr	r3, [r7, #28]
 8000f10:	fa02 f303 	lsl.w	r3, r2, r3
 8000f14:	43db      	mvns	r3, r3
 8000f16:	69ba      	ldr	r2, [r7, #24]
 8000f18:	4013      	ands	r3, r2
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f1c:	683b      	ldr	r3, [r7, #0]
 8000f1e:	685b      	ldr	r3, [r3, #4]
 8000f20:	091b      	lsrs	r3, r3, #4
 8000f22:	f003 0201 	and.w	r2, r3, #1
 8000f26:	69fb      	ldr	r3, [r7, #28]
 8000f28:	fa02 f303 	lsl.w	r3, r2, r3
 8000f2c:	69ba      	ldr	r2, [r7, #24]
 8000f2e:	4313      	orrs	r3, r2
 8000f30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f32:	687b      	ldr	r3, [r7, #4]
 8000f34:	69ba      	ldr	r2, [r7, #24]
 8000f36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f38:	683b      	ldr	r3, [r7, #0]
 8000f3a:	685b      	ldr	r3, [r3, #4]
 8000f3c:	f003 0303 	and.w	r3, r3, #3
 8000f40:	2b03      	cmp	r3, #3
 8000f42:	d017      	beq.n	8000f74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	68db      	ldr	r3, [r3, #12]
 8000f48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f4a:	69fb      	ldr	r3, [r7, #28]
 8000f4c:	005b      	lsls	r3, r3, #1
 8000f4e:	2203      	movs	r2, #3
 8000f50:	fa02 f303 	lsl.w	r3, r2, r3
 8000f54:	43db      	mvns	r3, r3
 8000f56:	69ba      	ldr	r2, [r7, #24]
 8000f58:	4013      	ands	r3, r2
 8000f5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f5c:	683b      	ldr	r3, [r7, #0]
 8000f5e:	689a      	ldr	r2, [r3, #8]
 8000f60:	69fb      	ldr	r3, [r7, #28]
 8000f62:	005b      	lsls	r3, r3, #1
 8000f64:	fa02 f303 	lsl.w	r3, r2, r3
 8000f68:	69ba      	ldr	r2, [r7, #24]
 8000f6a:	4313      	orrs	r3, r2
 8000f6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	69ba      	ldr	r2, [r7, #24]
 8000f72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f74:	683b      	ldr	r3, [r7, #0]
 8000f76:	685b      	ldr	r3, [r3, #4]
 8000f78:	f003 0303 	and.w	r3, r3, #3
 8000f7c:	2b02      	cmp	r3, #2
 8000f7e:	d123      	bne.n	8000fc8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f80:	69fb      	ldr	r3, [r7, #28]
 8000f82:	08da      	lsrs	r2, r3, #3
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	3208      	adds	r2, #8
 8000f88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f8e:	69fb      	ldr	r3, [r7, #28]
 8000f90:	f003 0307 	and.w	r3, r3, #7
 8000f94:	009b      	lsls	r3, r3, #2
 8000f96:	220f      	movs	r2, #15
 8000f98:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9c:	43db      	mvns	r3, r3
 8000f9e:	69ba      	ldr	r2, [r7, #24]
 8000fa0:	4013      	ands	r3, r2
 8000fa2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fa4:	683b      	ldr	r3, [r7, #0]
 8000fa6:	691a      	ldr	r2, [r3, #16]
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	f003 0307 	and.w	r3, r3, #7
 8000fae:	009b      	lsls	r3, r3, #2
 8000fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4313      	orrs	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fba:	69fb      	ldr	r3, [r7, #28]
 8000fbc:	08da      	lsrs	r2, r3, #3
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	3208      	adds	r2, #8
 8000fc2:	69b9      	ldr	r1, [r7, #24]
 8000fc4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	005b      	lsls	r3, r3, #1
 8000fd2:	2203      	movs	r2, #3
 8000fd4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fd8:	43db      	mvns	r3, r3
 8000fda:	69ba      	ldr	r2, [r7, #24]
 8000fdc:	4013      	ands	r3, r2
 8000fde:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000fe0:	683b      	ldr	r3, [r7, #0]
 8000fe2:	685b      	ldr	r3, [r3, #4]
 8000fe4:	f003 0203 	and.w	r2, r3, #3
 8000fe8:	69fb      	ldr	r3, [r7, #28]
 8000fea:	005b      	lsls	r3, r3, #1
 8000fec:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff0:	69ba      	ldr	r2, [r7, #24]
 8000ff2:	4313      	orrs	r3, r2
 8000ff4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8000ffc:	683b      	ldr	r3, [r7, #0]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001004:	2b00      	cmp	r3, #0
 8001006:	f000 80a2 	beq.w	800114e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800100a:	2300      	movs	r3, #0
 800100c:	60fb      	str	r3, [r7, #12]
 800100e:	4b57      	ldr	r3, [pc, #348]	@ (800116c <HAL_GPIO_Init+0x2e8>)
 8001010:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001012:	4a56      	ldr	r2, [pc, #344]	@ (800116c <HAL_GPIO_Init+0x2e8>)
 8001014:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001018:	6453      	str	r3, [r2, #68]	@ 0x44
 800101a:	4b54      	ldr	r3, [pc, #336]	@ (800116c <HAL_GPIO_Init+0x2e8>)
 800101c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800101e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001022:	60fb      	str	r3, [r7, #12]
 8001024:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001026:	4a52      	ldr	r2, [pc, #328]	@ (8001170 <HAL_GPIO_Init+0x2ec>)
 8001028:	69fb      	ldr	r3, [r7, #28]
 800102a:	089b      	lsrs	r3, r3, #2
 800102c:	3302      	adds	r3, #2
 800102e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001032:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001034:	69fb      	ldr	r3, [r7, #28]
 8001036:	f003 0303 	and.w	r3, r3, #3
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	220f      	movs	r2, #15
 800103e:	fa02 f303 	lsl.w	r3, r2, r3
 8001042:	43db      	mvns	r3, r3
 8001044:	69ba      	ldr	r2, [r7, #24]
 8001046:	4013      	ands	r3, r2
 8001048:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	4a49      	ldr	r2, [pc, #292]	@ (8001174 <HAL_GPIO_Init+0x2f0>)
 800104e:	4293      	cmp	r3, r2
 8001050:	d019      	beq.n	8001086 <HAL_GPIO_Init+0x202>
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	4a48      	ldr	r2, [pc, #288]	@ (8001178 <HAL_GPIO_Init+0x2f4>)
 8001056:	4293      	cmp	r3, r2
 8001058:	d013      	beq.n	8001082 <HAL_GPIO_Init+0x1fe>
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a47      	ldr	r2, [pc, #284]	@ (800117c <HAL_GPIO_Init+0x2f8>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d00d      	beq.n	800107e <HAL_GPIO_Init+0x1fa>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a46      	ldr	r2, [pc, #280]	@ (8001180 <HAL_GPIO_Init+0x2fc>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d007      	beq.n	800107a <HAL_GPIO_Init+0x1f6>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a45      	ldr	r2, [pc, #276]	@ (8001184 <HAL_GPIO_Init+0x300>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d101      	bne.n	8001076 <HAL_GPIO_Init+0x1f2>
 8001072:	2304      	movs	r3, #4
 8001074:	e008      	b.n	8001088 <HAL_GPIO_Init+0x204>
 8001076:	2307      	movs	r3, #7
 8001078:	e006      	b.n	8001088 <HAL_GPIO_Init+0x204>
 800107a:	2303      	movs	r3, #3
 800107c:	e004      	b.n	8001088 <HAL_GPIO_Init+0x204>
 800107e:	2302      	movs	r3, #2
 8001080:	e002      	b.n	8001088 <HAL_GPIO_Init+0x204>
 8001082:	2301      	movs	r3, #1
 8001084:	e000      	b.n	8001088 <HAL_GPIO_Init+0x204>
 8001086:	2300      	movs	r3, #0
 8001088:	69fa      	ldr	r2, [r7, #28]
 800108a:	f002 0203 	and.w	r2, r2, #3
 800108e:	0092      	lsls	r2, r2, #2
 8001090:	4093      	lsls	r3, r2
 8001092:	69ba      	ldr	r2, [r7, #24]
 8001094:	4313      	orrs	r3, r2
 8001096:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001098:	4935      	ldr	r1, [pc, #212]	@ (8001170 <HAL_GPIO_Init+0x2ec>)
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	089b      	lsrs	r3, r3, #2
 800109e:	3302      	adds	r3, #2
 80010a0:	69ba      	ldr	r2, [r7, #24]
 80010a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010a6:	4b38      	ldr	r3, [pc, #224]	@ (8001188 <HAL_GPIO_Init+0x304>)
 80010a8:	689b      	ldr	r3, [r3, #8]
 80010aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010ac:	693b      	ldr	r3, [r7, #16]
 80010ae:	43db      	mvns	r3, r3
 80010b0:	69ba      	ldr	r2, [r7, #24]
 80010b2:	4013      	ands	r3, r2
 80010b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80010be:	2b00      	cmp	r3, #0
 80010c0:	d003      	beq.n	80010ca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80010c2:	69ba      	ldr	r2, [r7, #24]
 80010c4:	693b      	ldr	r3, [r7, #16]
 80010c6:	4313      	orrs	r3, r2
 80010c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001188 <HAL_GPIO_Init+0x304>)
 80010cc:	69bb      	ldr	r3, [r7, #24]
 80010ce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010d0:	4b2d      	ldr	r3, [pc, #180]	@ (8001188 <HAL_GPIO_Init+0x304>)
 80010d2:	68db      	ldr	r3, [r3, #12]
 80010d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d6:	693b      	ldr	r3, [r7, #16]
 80010d8:	43db      	mvns	r3, r3
 80010da:	69ba      	ldr	r2, [r7, #24]
 80010dc:	4013      	ands	r3, r2
 80010de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80010e0:	683b      	ldr	r3, [r7, #0]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d003      	beq.n	80010f4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	693b      	ldr	r3, [r7, #16]
 80010f0:	4313      	orrs	r3, r2
 80010f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80010f4:	4a24      	ldr	r2, [pc, #144]	@ (8001188 <HAL_GPIO_Init+0x304>)
 80010f6:	69bb      	ldr	r3, [r7, #24]
 80010f8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80010fa:	4b23      	ldr	r3, [pc, #140]	@ (8001188 <HAL_GPIO_Init+0x304>)
 80010fc:	685b      	ldr	r3, [r3, #4]
 80010fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800111e:	4a1a      	ldr	r2, [pc, #104]	@ (8001188 <HAL_GPIO_Init+0x304>)
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001124:	4b18      	ldr	r3, [pc, #96]	@ (8001188 <HAL_GPIO_Init+0x304>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	43db      	mvns	r3, r3
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4013      	ands	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800113c:	2b00      	cmp	r3, #0
 800113e:	d003      	beq.n	8001148 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	4313      	orrs	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001148:	4a0f      	ldr	r2, [pc, #60]	@ (8001188 <HAL_GPIO_Init+0x304>)
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800114e:	69fb      	ldr	r3, [r7, #28]
 8001150:	3301      	adds	r3, #1
 8001152:	61fb      	str	r3, [r7, #28]
 8001154:	69fb      	ldr	r3, [r7, #28]
 8001156:	2b0f      	cmp	r3, #15
 8001158:	f67f aea2 	bls.w	8000ea0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3724      	adds	r7, #36	@ 0x24
 8001162:	46bd      	mov	sp, r7
 8001164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001168:	4770      	bx	lr
 800116a:	bf00      	nop
 800116c:	40023800 	.word	0x40023800
 8001170:	40013800 	.word	0x40013800
 8001174:	40020000 	.word	0x40020000
 8001178:	40020400 	.word	0x40020400
 800117c:	40020800 	.word	0x40020800
 8001180:	40020c00 	.word	0x40020c00
 8001184:	40021000 	.word	0x40021000
 8001188:	40013c00 	.word	0x40013c00

0800118c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800118c:	b580      	push	{r7, lr}
 800118e:	b086      	sub	sp, #24
 8001190:	af00      	add	r7, sp, #0
 8001192:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	2b00      	cmp	r3, #0
 8001198:	d101      	bne.n	800119e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800119a:	2301      	movs	r3, #1
 800119c:	e267      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	681b      	ldr	r3, [r3, #0]
 80011a2:	f003 0301 	and.w	r3, r3, #1
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d075      	beq.n	8001296 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80011aa:	4b88      	ldr	r3, [pc, #544]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80011ac:	689b      	ldr	r3, [r3, #8]
 80011ae:	f003 030c 	and.w	r3, r3, #12
 80011b2:	2b04      	cmp	r3, #4
 80011b4:	d00c      	beq.n	80011d0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011b6:	4b85      	ldr	r3, [pc, #532]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80011b8:	689b      	ldr	r3, [r3, #8]
 80011ba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80011be:	2b08      	cmp	r3, #8
 80011c0:	d112      	bne.n	80011e8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80011c2:	4b82      	ldr	r3, [pc, #520]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80011ca:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80011ce:	d10b      	bne.n	80011e8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011d0:	4b7e      	ldr	r3, [pc, #504]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d05b      	beq.n	8001294 <HAL_RCC_OscConfig+0x108>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	685b      	ldr	r3, [r3, #4]
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d157      	bne.n	8001294 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80011e4:	2301      	movs	r3, #1
 80011e6:	e242      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80011f0:	d106      	bne.n	8001200 <HAL_RCC_OscConfig+0x74>
 80011f2:	4b76      	ldr	r3, [pc, #472]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	4a75      	ldr	r2, [pc, #468]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80011f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80011fc:	6013      	str	r3, [r2, #0]
 80011fe:	e01d      	b.n	800123c <HAL_RCC_OscConfig+0xb0>
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	685b      	ldr	r3, [r3, #4]
 8001204:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001208:	d10c      	bne.n	8001224 <HAL_RCC_OscConfig+0x98>
 800120a:	4b70      	ldr	r3, [pc, #448]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	4a6f      	ldr	r2, [pc, #444]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001210:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001214:	6013      	str	r3, [r2, #0]
 8001216:	4b6d      	ldr	r3, [pc, #436]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a6c      	ldr	r2, [pc, #432]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 800121c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001220:	6013      	str	r3, [r2, #0]
 8001222:	e00b      	b.n	800123c <HAL_RCC_OscConfig+0xb0>
 8001224:	4b69      	ldr	r3, [pc, #420]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	4a68      	ldr	r2, [pc, #416]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 800122a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800122e:	6013      	str	r3, [r2, #0]
 8001230:	4b66      	ldr	r3, [pc, #408]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	4a65      	ldr	r2, [pc, #404]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001236:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800123a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d013      	beq.n	800126c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001244:	f7ff fd08 	bl	8000c58 <HAL_GetTick>
 8001248:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800124a:	e008      	b.n	800125e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800124c:	f7ff fd04 	bl	8000c58 <HAL_GetTick>
 8001250:	4602      	mov	r2, r0
 8001252:	693b      	ldr	r3, [r7, #16]
 8001254:	1ad3      	subs	r3, r2, r3
 8001256:	2b64      	cmp	r3, #100	@ 0x64
 8001258:	d901      	bls.n	800125e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800125a:	2303      	movs	r3, #3
 800125c:	e207      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800125e:	4b5b      	ldr	r3, [pc, #364]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001266:	2b00      	cmp	r3, #0
 8001268:	d0f0      	beq.n	800124c <HAL_RCC_OscConfig+0xc0>
 800126a:	e014      	b.n	8001296 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800126c:	f7ff fcf4 	bl	8000c58 <HAL_GetTick>
 8001270:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001272:	e008      	b.n	8001286 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001274:	f7ff fcf0 	bl	8000c58 <HAL_GetTick>
 8001278:	4602      	mov	r2, r0
 800127a:	693b      	ldr	r3, [r7, #16]
 800127c:	1ad3      	subs	r3, r2, r3
 800127e:	2b64      	cmp	r3, #100	@ 0x64
 8001280:	d901      	bls.n	8001286 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001282:	2303      	movs	r3, #3
 8001284:	e1f3      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001286:	4b51      	ldr	r3, [pc, #324]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800128e:	2b00      	cmp	r3, #0
 8001290:	d1f0      	bne.n	8001274 <HAL_RCC_OscConfig+0xe8>
 8001292:	e000      	b.n	8001296 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001294:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f003 0302 	and.w	r3, r3, #2
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d063      	beq.n	800136a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80012a2:	4b4a      	ldr	r3, [pc, #296]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80012a4:	689b      	ldr	r3, [r3, #8]
 80012a6:	f003 030c 	and.w	r3, r3, #12
 80012aa:	2b00      	cmp	r3, #0
 80012ac:	d00b      	beq.n	80012c6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012ae:	4b47      	ldr	r3, [pc, #284]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80012b0:	689b      	ldr	r3, [r3, #8]
 80012b2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80012b6:	2b08      	cmp	r3, #8
 80012b8:	d11c      	bne.n	80012f4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80012ba:	4b44      	ldr	r3, [pc, #272]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80012bc:	685b      	ldr	r3, [r3, #4]
 80012be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d116      	bne.n	80012f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012c6:	4b41      	ldr	r3, [pc, #260]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0302 	and.w	r3, r3, #2
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d005      	beq.n	80012de <HAL_RCC_OscConfig+0x152>
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	68db      	ldr	r3, [r3, #12]
 80012d6:	2b01      	cmp	r3, #1
 80012d8:	d001      	beq.n	80012de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80012da:	2301      	movs	r3, #1
 80012dc:	e1c7      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012de:	4b3b      	ldr	r3, [pc, #236]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	691b      	ldr	r3, [r3, #16]
 80012ea:	00db      	lsls	r3, r3, #3
 80012ec:	4937      	ldr	r1, [pc, #220]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80012ee:	4313      	orrs	r3, r2
 80012f0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80012f2:	e03a      	b.n	800136a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	68db      	ldr	r3, [r3, #12]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d020      	beq.n	800133e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80012fc:	4b34      	ldr	r3, [pc, #208]	@ (80013d0 <HAL_RCC_OscConfig+0x244>)
 80012fe:	2201      	movs	r2, #1
 8001300:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001302:	f7ff fca9 	bl	8000c58 <HAL_GetTick>
 8001306:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001308:	e008      	b.n	800131c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800130a:	f7ff fca5 	bl	8000c58 <HAL_GetTick>
 800130e:	4602      	mov	r2, r0
 8001310:	693b      	ldr	r3, [r7, #16]
 8001312:	1ad3      	subs	r3, r2, r3
 8001314:	2b02      	cmp	r3, #2
 8001316:	d901      	bls.n	800131c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001318:	2303      	movs	r3, #3
 800131a:	e1a8      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800131c:	4b2b      	ldr	r3, [pc, #172]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 800131e:	681b      	ldr	r3, [r3, #0]
 8001320:	f003 0302 	and.w	r3, r3, #2
 8001324:	2b00      	cmp	r3, #0
 8001326:	d0f0      	beq.n	800130a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001328:	4b28      	ldr	r3, [pc, #160]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	691b      	ldr	r3, [r3, #16]
 8001334:	00db      	lsls	r3, r3, #3
 8001336:	4925      	ldr	r1, [pc, #148]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001338:	4313      	orrs	r3, r2
 800133a:	600b      	str	r3, [r1, #0]
 800133c:	e015      	b.n	800136a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800133e:	4b24      	ldr	r3, [pc, #144]	@ (80013d0 <HAL_RCC_OscConfig+0x244>)
 8001340:	2200      	movs	r2, #0
 8001342:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001344:	f7ff fc88 	bl	8000c58 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800134c:	f7ff fc84 	bl	8000c58 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b02      	cmp	r3, #2
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e187      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800135e:	4b1b      	ldr	r3, [pc, #108]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f003 0302 	and.w	r3, r3, #2
 8001366:	2b00      	cmp	r3, #0
 8001368:	d1f0      	bne.n	800134c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f003 0308 	and.w	r3, r3, #8
 8001372:	2b00      	cmp	r3, #0
 8001374:	d036      	beq.n	80013e4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001376:	687b      	ldr	r3, [r7, #4]
 8001378:	695b      	ldr	r3, [r3, #20]
 800137a:	2b00      	cmp	r3, #0
 800137c:	d016      	beq.n	80013ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800137e:	4b15      	ldr	r3, [pc, #84]	@ (80013d4 <HAL_RCC_OscConfig+0x248>)
 8001380:	2201      	movs	r2, #1
 8001382:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001384:	f7ff fc68 	bl	8000c58 <HAL_GetTick>
 8001388:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800138a:	e008      	b.n	800139e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800138c:	f7ff fc64 	bl	8000c58 <HAL_GetTick>
 8001390:	4602      	mov	r2, r0
 8001392:	693b      	ldr	r3, [r7, #16]
 8001394:	1ad3      	subs	r3, r2, r3
 8001396:	2b02      	cmp	r3, #2
 8001398:	d901      	bls.n	800139e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800139a:	2303      	movs	r3, #3
 800139c:	e167      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800139e:	4b0b      	ldr	r3, [pc, #44]	@ (80013cc <HAL_RCC_OscConfig+0x240>)
 80013a0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013a2:	f003 0302 	and.w	r3, r3, #2
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d0f0      	beq.n	800138c <HAL_RCC_OscConfig+0x200>
 80013aa:	e01b      	b.n	80013e4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80013ac:	4b09      	ldr	r3, [pc, #36]	@ (80013d4 <HAL_RCC_OscConfig+0x248>)
 80013ae:	2200      	movs	r2, #0
 80013b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013b2:	f7ff fc51 	bl	8000c58 <HAL_GetTick>
 80013b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013b8:	e00e      	b.n	80013d8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80013ba:	f7ff fc4d 	bl	8000c58 <HAL_GetTick>
 80013be:	4602      	mov	r2, r0
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	1ad3      	subs	r3, r2, r3
 80013c4:	2b02      	cmp	r3, #2
 80013c6:	d907      	bls.n	80013d8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80013c8:	2303      	movs	r3, #3
 80013ca:	e150      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
 80013cc:	40023800 	.word	0x40023800
 80013d0:	42470000 	.word	0x42470000
 80013d4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013d8:	4b88      	ldr	r3, [pc, #544]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80013da:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80013dc:	f003 0302 	and.w	r3, r3, #2
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d1ea      	bne.n	80013ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0304 	and.w	r3, r3, #4
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f000 8097 	beq.w	8001520 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013f2:	2300      	movs	r3, #0
 80013f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013f6:	4b81      	ldr	r3, [pc, #516]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80013f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d10f      	bne.n	8001422 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001402:	2300      	movs	r3, #0
 8001404:	60bb      	str	r3, [r7, #8]
 8001406:	4b7d      	ldr	r3, [pc, #500]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001408:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800140a:	4a7c      	ldr	r2, [pc, #496]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800140c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001410:	6413      	str	r3, [r2, #64]	@ 0x40
 8001412:	4b7a      	ldr	r3, [pc, #488]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001416:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800141a:	60bb      	str	r3, [r7, #8]
 800141c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800141e:	2301      	movs	r3, #1
 8001420:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001422:	4b77      	ldr	r3, [pc, #476]	@ (8001600 <HAL_RCC_OscConfig+0x474>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800142a:	2b00      	cmp	r3, #0
 800142c:	d118      	bne.n	8001460 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800142e:	4b74      	ldr	r3, [pc, #464]	@ (8001600 <HAL_RCC_OscConfig+0x474>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	4a73      	ldr	r2, [pc, #460]	@ (8001600 <HAL_RCC_OscConfig+0x474>)
 8001434:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001438:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800143a:	f7ff fc0d 	bl	8000c58 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001440:	e008      	b.n	8001454 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001442:	f7ff fc09 	bl	8000c58 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	2b02      	cmp	r3, #2
 800144e:	d901      	bls.n	8001454 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8001450:	2303      	movs	r3, #3
 8001452:	e10c      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001454:	4b6a      	ldr	r3, [pc, #424]	@ (8001600 <HAL_RCC_OscConfig+0x474>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800145c:	2b00      	cmp	r3, #0
 800145e:	d0f0      	beq.n	8001442 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	689b      	ldr	r3, [r3, #8]
 8001464:	2b01      	cmp	r3, #1
 8001466:	d106      	bne.n	8001476 <HAL_RCC_OscConfig+0x2ea>
 8001468:	4b64      	ldr	r3, [pc, #400]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800146a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800146c:	4a63      	ldr	r2, [pc, #396]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800146e:	f043 0301 	orr.w	r3, r3, #1
 8001472:	6713      	str	r3, [r2, #112]	@ 0x70
 8001474:	e01c      	b.n	80014b0 <HAL_RCC_OscConfig+0x324>
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	689b      	ldr	r3, [r3, #8]
 800147a:	2b05      	cmp	r3, #5
 800147c:	d10c      	bne.n	8001498 <HAL_RCC_OscConfig+0x30c>
 800147e:	4b5f      	ldr	r3, [pc, #380]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001482:	4a5e      	ldr	r2, [pc, #376]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001484:	f043 0304 	orr.w	r3, r3, #4
 8001488:	6713      	str	r3, [r2, #112]	@ 0x70
 800148a:	4b5c      	ldr	r3, [pc, #368]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800148c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800148e:	4a5b      	ldr	r2, [pc, #364]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001490:	f043 0301 	orr.w	r3, r3, #1
 8001494:	6713      	str	r3, [r2, #112]	@ 0x70
 8001496:	e00b      	b.n	80014b0 <HAL_RCC_OscConfig+0x324>
 8001498:	4b58      	ldr	r3, [pc, #352]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800149a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800149c:	4a57      	ldr	r2, [pc, #348]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800149e:	f023 0301 	bic.w	r3, r3, #1
 80014a2:	6713      	str	r3, [r2, #112]	@ 0x70
 80014a4:	4b55      	ldr	r3, [pc, #340]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80014a6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014a8:	4a54      	ldr	r2, [pc, #336]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80014aa:	f023 0304 	bic.w	r3, r3, #4
 80014ae:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	689b      	ldr	r3, [r3, #8]
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d015      	beq.n	80014e4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014b8:	f7ff fbce 	bl	8000c58 <HAL_GetTick>
 80014bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014be:	e00a      	b.n	80014d6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014c0:	f7ff fbca 	bl	8000c58 <HAL_GetTick>
 80014c4:	4602      	mov	r2, r0
 80014c6:	693b      	ldr	r3, [r7, #16]
 80014c8:	1ad3      	subs	r3, r2, r3
 80014ca:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014ce:	4293      	cmp	r3, r2
 80014d0:	d901      	bls.n	80014d6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80014d2:	2303      	movs	r3, #3
 80014d4:	e0cb      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014d6:	4b49      	ldr	r3, [pc, #292]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80014d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80014da:	f003 0302 	and.w	r3, r3, #2
 80014de:	2b00      	cmp	r3, #0
 80014e0:	d0ee      	beq.n	80014c0 <HAL_RCC_OscConfig+0x334>
 80014e2:	e014      	b.n	800150e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014e4:	f7ff fbb8 	bl	8000c58 <HAL_GetTick>
 80014e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014ea:	e00a      	b.n	8001502 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014ec:	f7ff fbb4 	bl	8000c58 <HAL_GetTick>
 80014f0:	4602      	mov	r2, r0
 80014f2:	693b      	ldr	r3, [r7, #16]
 80014f4:	1ad3      	subs	r3, r2, r3
 80014f6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80014fa:	4293      	cmp	r3, r2
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e0b5      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001502:	4b3e      	ldr	r3, [pc, #248]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001504:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001506:	f003 0302 	and.w	r3, r3, #2
 800150a:	2b00      	cmp	r3, #0
 800150c:	d1ee      	bne.n	80014ec <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800150e:	7dfb      	ldrb	r3, [r7, #23]
 8001510:	2b01      	cmp	r3, #1
 8001512:	d105      	bne.n	8001520 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001514:	4b39      	ldr	r3, [pc, #228]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001518:	4a38      	ldr	r2, [pc, #224]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800151a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800151e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	699b      	ldr	r3, [r3, #24]
 8001524:	2b00      	cmp	r3, #0
 8001526:	f000 80a1 	beq.w	800166c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800152a:	4b34      	ldr	r3, [pc, #208]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 800152c:	689b      	ldr	r3, [r3, #8]
 800152e:	f003 030c 	and.w	r3, r3, #12
 8001532:	2b08      	cmp	r3, #8
 8001534:	d05c      	beq.n	80015f0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	699b      	ldr	r3, [r3, #24]
 800153a:	2b02      	cmp	r3, #2
 800153c:	d141      	bne.n	80015c2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800153e:	4b31      	ldr	r3, [pc, #196]	@ (8001604 <HAL_RCC_OscConfig+0x478>)
 8001540:	2200      	movs	r2, #0
 8001542:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001544:	f7ff fb88 	bl	8000c58 <HAL_GetTick>
 8001548:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800154a:	e008      	b.n	800155e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800154c:	f7ff fb84 	bl	8000c58 <HAL_GetTick>
 8001550:	4602      	mov	r2, r0
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	1ad3      	subs	r3, r2, r3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d901      	bls.n	800155e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800155a:	2303      	movs	r3, #3
 800155c:	e087      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800155e:	4b27      	ldr	r3, [pc, #156]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001566:	2b00      	cmp	r3, #0
 8001568:	d1f0      	bne.n	800154c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	69da      	ldr	r2, [r3, #28]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	6a1b      	ldr	r3, [r3, #32]
 8001572:	431a      	orrs	r2, r3
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001578:	019b      	lsls	r3, r3, #6
 800157a:	431a      	orrs	r2, r3
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001580:	085b      	lsrs	r3, r3, #1
 8001582:	3b01      	subs	r3, #1
 8001584:	041b      	lsls	r3, r3, #16
 8001586:	431a      	orrs	r2, r3
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800158c:	061b      	lsls	r3, r3, #24
 800158e:	491b      	ldr	r1, [pc, #108]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 8001590:	4313      	orrs	r3, r2
 8001592:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001594:	4b1b      	ldr	r3, [pc, #108]	@ (8001604 <HAL_RCC_OscConfig+0x478>)
 8001596:	2201      	movs	r2, #1
 8001598:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800159a:	f7ff fb5d 	bl	8000c58 <HAL_GetTick>
 800159e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015a0:	e008      	b.n	80015b4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015a2:	f7ff fb59 	bl	8000c58 <HAL_GetTick>
 80015a6:	4602      	mov	r2, r0
 80015a8:	693b      	ldr	r3, [r7, #16]
 80015aa:	1ad3      	subs	r3, r2, r3
 80015ac:	2b02      	cmp	r3, #2
 80015ae:	d901      	bls.n	80015b4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80015b0:	2303      	movs	r3, #3
 80015b2:	e05c      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d0f0      	beq.n	80015a2 <HAL_RCC_OscConfig+0x416>
 80015c0:	e054      	b.n	800166c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80015c2:	4b10      	ldr	r3, [pc, #64]	@ (8001604 <HAL_RCC_OscConfig+0x478>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c8:	f7ff fb46 	bl	8000c58 <HAL_GetTick>
 80015cc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015ce:	e008      	b.n	80015e2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80015d0:	f7ff fb42 	bl	8000c58 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	693b      	ldr	r3, [r7, #16]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	2b02      	cmp	r3, #2
 80015dc:	d901      	bls.n	80015e2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80015de:	2303      	movs	r3, #3
 80015e0:	e045      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80015e2:	4b06      	ldr	r3, [pc, #24]	@ (80015fc <HAL_RCC_OscConfig+0x470>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d1f0      	bne.n	80015d0 <HAL_RCC_OscConfig+0x444>
 80015ee:	e03d      	b.n	800166c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	699b      	ldr	r3, [r3, #24]
 80015f4:	2b01      	cmp	r3, #1
 80015f6:	d107      	bne.n	8001608 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e038      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
 80015fc:	40023800 	.word	0x40023800
 8001600:	40007000 	.word	0x40007000
 8001604:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001608:	4b1b      	ldr	r3, [pc, #108]	@ (8001678 <HAL_RCC_OscConfig+0x4ec>)
 800160a:	685b      	ldr	r3, [r3, #4]
 800160c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	699b      	ldr	r3, [r3, #24]
 8001612:	2b01      	cmp	r3, #1
 8001614:	d028      	beq.n	8001668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001616:	68fb      	ldr	r3, [r7, #12]
 8001618:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001620:	429a      	cmp	r2, r3
 8001622:	d121      	bne.n	8001668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800162e:	429a      	cmp	r2, r3
 8001630:	d11a      	bne.n	8001668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001632:	68fa      	ldr	r2, [r7, #12]
 8001634:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001638:	4013      	ands	r3, r2
 800163a:	687a      	ldr	r2, [r7, #4]
 800163c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800163e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001640:	4293      	cmp	r3, r2
 8001642:	d111      	bne.n	8001668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800164e:	085b      	lsrs	r3, r3, #1
 8001650:	3b01      	subs	r3, #1
 8001652:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001654:	429a      	cmp	r2, r3
 8001656:	d107      	bne.n	8001668 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001658:	68fb      	ldr	r3, [r7, #12]
 800165a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001662:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001664:	429a      	cmp	r2, r3
 8001666:	d001      	beq.n	800166c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e000      	b.n	800166e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800166c:	2300      	movs	r3, #0
}
 800166e:	4618      	mov	r0, r3
 8001670:	3718      	adds	r7, #24
 8001672:	46bd      	mov	sp, r7
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	40023800 	.word	0x40023800

0800167c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
 8001684:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	2b00      	cmp	r3, #0
 800168a:	d101      	bne.n	8001690 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800168c:	2301      	movs	r3, #1
 800168e:	e0cc      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001690:	4b68      	ldr	r3, [pc, #416]	@ (8001834 <HAL_RCC_ClockConfig+0x1b8>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	f003 0307 	and.w	r3, r3, #7
 8001698:	683a      	ldr	r2, [r7, #0]
 800169a:	429a      	cmp	r2, r3
 800169c:	d90c      	bls.n	80016b8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800169e:	4b65      	ldr	r3, [pc, #404]	@ (8001834 <HAL_RCC_ClockConfig+0x1b8>)
 80016a0:	683a      	ldr	r2, [r7, #0]
 80016a2:	b2d2      	uxtb	r2, r2
 80016a4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80016a6:	4b63      	ldr	r3, [pc, #396]	@ (8001834 <HAL_RCC_ClockConfig+0x1b8>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 0307 	and.w	r3, r3, #7
 80016ae:	683a      	ldr	r2, [r7, #0]
 80016b0:	429a      	cmp	r2, r3
 80016b2:	d001      	beq.n	80016b8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80016b4:	2301      	movs	r3, #1
 80016b6:	e0b8      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0302 	and.w	r3, r3, #2
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d020      	beq.n	8001706 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f003 0304 	and.w	r3, r3, #4
 80016cc:	2b00      	cmp	r3, #0
 80016ce:	d005      	beq.n	80016dc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80016d0:	4b59      	ldr	r3, [pc, #356]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80016d2:	689b      	ldr	r3, [r3, #8]
 80016d4:	4a58      	ldr	r2, [pc, #352]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80016d6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80016da:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0308 	and.w	r3, r3, #8
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d005      	beq.n	80016f4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80016e8:	4b53      	ldr	r3, [pc, #332]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	4a52      	ldr	r2, [pc, #328]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80016ee:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80016f2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80016f4:	4b50      	ldr	r3, [pc, #320]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80016f6:	689b      	ldr	r3, [r3, #8]
 80016f8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	689b      	ldr	r3, [r3, #8]
 8001700:	494d      	ldr	r1, [pc, #308]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 8001702:	4313      	orrs	r3, r2
 8001704:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	681b      	ldr	r3, [r3, #0]
 800170a:	f003 0301 	and.w	r3, r3, #1
 800170e:	2b00      	cmp	r3, #0
 8001710:	d044      	beq.n	800179c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	685b      	ldr	r3, [r3, #4]
 8001716:	2b01      	cmp	r3, #1
 8001718:	d107      	bne.n	800172a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800171a:	4b47      	ldr	r3, [pc, #284]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001722:	2b00      	cmp	r3, #0
 8001724:	d119      	bne.n	800175a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001726:	2301      	movs	r3, #1
 8001728:	e07f      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	685b      	ldr	r3, [r3, #4]
 800172e:	2b02      	cmp	r3, #2
 8001730:	d003      	beq.n	800173a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001736:	2b03      	cmp	r3, #3
 8001738:	d107      	bne.n	800174a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800173a:	4b3f      	ldr	r3, [pc, #252]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 800173c:	681b      	ldr	r3, [r3, #0]
 800173e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001742:	2b00      	cmp	r3, #0
 8001744:	d109      	bne.n	800175a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001746:	2301      	movs	r3, #1
 8001748:	e06f      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800174a:	4b3b      	ldr	r3, [pc, #236]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f003 0302 	and.w	r3, r3, #2
 8001752:	2b00      	cmp	r3, #0
 8001754:	d101      	bne.n	800175a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001756:	2301      	movs	r3, #1
 8001758:	e067      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800175a:	4b37      	ldr	r3, [pc, #220]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 800175c:	689b      	ldr	r3, [r3, #8]
 800175e:	f023 0203 	bic.w	r2, r3, #3
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	685b      	ldr	r3, [r3, #4]
 8001766:	4934      	ldr	r1, [pc, #208]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 8001768:	4313      	orrs	r3, r2
 800176a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800176c:	f7ff fa74 	bl	8000c58 <HAL_GetTick>
 8001770:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001772:	e00a      	b.n	800178a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001774:	f7ff fa70 	bl	8000c58 <HAL_GetTick>
 8001778:	4602      	mov	r2, r0
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	1ad3      	subs	r3, r2, r3
 800177e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001782:	4293      	cmp	r3, r2
 8001784:	d901      	bls.n	800178a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001786:	2303      	movs	r3, #3
 8001788:	e04f      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800178a:	4b2b      	ldr	r3, [pc, #172]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 800178c:	689b      	ldr	r3, [r3, #8]
 800178e:	f003 020c 	and.w	r2, r3, #12
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	685b      	ldr	r3, [r3, #4]
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	429a      	cmp	r2, r3
 800179a:	d1eb      	bne.n	8001774 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800179c:	4b25      	ldr	r3, [pc, #148]	@ (8001834 <HAL_RCC_ClockConfig+0x1b8>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	f003 0307 	and.w	r3, r3, #7
 80017a4:	683a      	ldr	r2, [r7, #0]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d20c      	bcs.n	80017c4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017aa:	4b22      	ldr	r3, [pc, #136]	@ (8001834 <HAL_RCC_ClockConfig+0x1b8>)
 80017ac:	683a      	ldr	r2, [r7, #0]
 80017ae:	b2d2      	uxtb	r2, r2
 80017b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80017b2:	4b20      	ldr	r3, [pc, #128]	@ (8001834 <HAL_RCC_ClockConfig+0x1b8>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	f003 0307 	and.w	r3, r3, #7
 80017ba:	683a      	ldr	r2, [r7, #0]
 80017bc:	429a      	cmp	r2, r3
 80017be:	d001      	beq.n	80017c4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e032      	b.n	800182a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 0304 	and.w	r3, r3, #4
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d008      	beq.n	80017e2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80017d0:	4b19      	ldr	r3, [pc, #100]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80017d2:	689b      	ldr	r3, [r3, #8]
 80017d4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	68db      	ldr	r3, [r3, #12]
 80017dc:	4916      	ldr	r1, [pc, #88]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	4313      	orrs	r3, r2
 80017e0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f003 0308 	and.w	r3, r3, #8
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d009      	beq.n	8001802 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80017ee:	4b12      	ldr	r3, [pc, #72]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80017f0:	689b      	ldr	r3, [r3, #8]
 80017f2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	691b      	ldr	r3, [r3, #16]
 80017fa:	00db      	lsls	r3, r3, #3
 80017fc:	490e      	ldr	r1, [pc, #56]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 80017fe:	4313      	orrs	r3, r2
 8001800:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001802:	f000 f821 	bl	8001848 <HAL_RCC_GetSysClockFreq>
 8001806:	4602      	mov	r2, r0
 8001808:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <HAL_RCC_ClockConfig+0x1bc>)
 800180a:	689b      	ldr	r3, [r3, #8]
 800180c:	091b      	lsrs	r3, r3, #4
 800180e:	f003 030f 	and.w	r3, r3, #15
 8001812:	490a      	ldr	r1, [pc, #40]	@ (800183c <HAL_RCC_ClockConfig+0x1c0>)
 8001814:	5ccb      	ldrb	r3, [r1, r3]
 8001816:	fa22 f303 	lsr.w	r3, r2, r3
 800181a:	4a09      	ldr	r2, [pc, #36]	@ (8001840 <HAL_RCC_ClockConfig+0x1c4>)
 800181c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800181e:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <HAL_RCC_ClockConfig+0x1c8>)
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	4618      	mov	r0, r3
 8001824:	f7ff f9d4 	bl	8000bd0 <HAL_InitTick>

  return HAL_OK;
 8001828:	2300      	movs	r3, #0
}
 800182a:	4618      	mov	r0, r3
 800182c:	3710      	adds	r7, #16
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	40023c00 	.word	0x40023c00
 8001838:	40023800 	.word	0x40023800
 800183c:	08003a30 	.word	0x08003a30
 8001840:	20000000 	.word	0x20000000
 8001844:	20000004 	.word	0x20000004

08001848 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800184c:	b094      	sub	sp, #80	@ 0x50
 800184e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001850:	2300      	movs	r3, #0
 8001852:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8001854:	2300      	movs	r3, #0
 8001856:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8001858:	2300      	movs	r3, #0
 800185a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800185c:	2300      	movs	r3, #0
 800185e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001860:	4b79      	ldr	r3, [pc, #484]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8001862:	689b      	ldr	r3, [r3, #8]
 8001864:	f003 030c 	and.w	r3, r3, #12
 8001868:	2b08      	cmp	r3, #8
 800186a:	d00d      	beq.n	8001888 <HAL_RCC_GetSysClockFreq+0x40>
 800186c:	2b08      	cmp	r3, #8
 800186e:	f200 80e1 	bhi.w	8001a34 <HAL_RCC_GetSysClockFreq+0x1ec>
 8001872:	2b00      	cmp	r3, #0
 8001874:	d002      	beq.n	800187c <HAL_RCC_GetSysClockFreq+0x34>
 8001876:	2b04      	cmp	r3, #4
 8001878:	d003      	beq.n	8001882 <HAL_RCC_GetSysClockFreq+0x3a>
 800187a:	e0db      	b.n	8001a34 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800187c:	4b73      	ldr	r3, [pc, #460]	@ (8001a4c <HAL_RCC_GetSysClockFreq+0x204>)
 800187e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001880:	e0db      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001882:	4b73      	ldr	r3, [pc, #460]	@ (8001a50 <HAL_RCC_GetSysClockFreq+0x208>)
 8001884:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001886:	e0d8      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001888:	4b6f      	ldr	r3, [pc, #444]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0x200>)
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001890:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001892:	4b6d      	ldr	r3, [pc, #436]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8001894:	685b      	ldr	r3, [r3, #4]
 8001896:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800189a:	2b00      	cmp	r3, #0
 800189c:	d063      	beq.n	8001966 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800189e:	4b6a      	ldr	r3, [pc, #424]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0x200>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	099b      	lsrs	r3, r3, #6
 80018a4:	2200      	movs	r2, #0
 80018a6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80018a8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80018aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80018ac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80018b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80018b2:	2300      	movs	r3, #0
 80018b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80018b6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80018ba:	4622      	mov	r2, r4
 80018bc:	462b      	mov	r3, r5
 80018be:	f04f 0000 	mov.w	r0, #0
 80018c2:	f04f 0100 	mov.w	r1, #0
 80018c6:	0159      	lsls	r1, r3, #5
 80018c8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80018cc:	0150      	lsls	r0, r2, #5
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4621      	mov	r1, r4
 80018d4:	1a51      	subs	r1, r2, r1
 80018d6:	6139      	str	r1, [r7, #16]
 80018d8:	4629      	mov	r1, r5
 80018da:	eb63 0301 	sbc.w	r3, r3, r1
 80018de:	617b      	str	r3, [r7, #20]
 80018e0:	f04f 0200 	mov.w	r2, #0
 80018e4:	f04f 0300 	mov.w	r3, #0
 80018e8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80018ec:	4659      	mov	r1, fp
 80018ee:	018b      	lsls	r3, r1, #6
 80018f0:	4651      	mov	r1, sl
 80018f2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80018f6:	4651      	mov	r1, sl
 80018f8:	018a      	lsls	r2, r1, #6
 80018fa:	4651      	mov	r1, sl
 80018fc:	ebb2 0801 	subs.w	r8, r2, r1
 8001900:	4659      	mov	r1, fp
 8001902:	eb63 0901 	sbc.w	r9, r3, r1
 8001906:	f04f 0200 	mov.w	r2, #0
 800190a:	f04f 0300 	mov.w	r3, #0
 800190e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001912:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001916:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800191a:	4690      	mov	r8, r2
 800191c:	4699      	mov	r9, r3
 800191e:	4623      	mov	r3, r4
 8001920:	eb18 0303 	adds.w	r3, r8, r3
 8001924:	60bb      	str	r3, [r7, #8]
 8001926:	462b      	mov	r3, r5
 8001928:	eb49 0303 	adc.w	r3, r9, r3
 800192c:	60fb      	str	r3, [r7, #12]
 800192e:	f04f 0200 	mov.w	r2, #0
 8001932:	f04f 0300 	mov.w	r3, #0
 8001936:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800193a:	4629      	mov	r1, r5
 800193c:	024b      	lsls	r3, r1, #9
 800193e:	4621      	mov	r1, r4
 8001940:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8001944:	4621      	mov	r1, r4
 8001946:	024a      	lsls	r2, r1, #9
 8001948:	4610      	mov	r0, r2
 800194a:	4619      	mov	r1, r3
 800194c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800194e:	2200      	movs	r2, #0
 8001950:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001952:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001954:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8001958:	f7fe fc92 	bl	8000280 <__aeabi_uldivmod>
 800195c:	4602      	mov	r2, r0
 800195e:	460b      	mov	r3, r1
 8001960:	4613      	mov	r3, r2
 8001962:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001964:	e058      	b.n	8001a18 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001966:	4b38      	ldr	r3, [pc, #224]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8001968:	685b      	ldr	r3, [r3, #4]
 800196a:	099b      	lsrs	r3, r3, #6
 800196c:	2200      	movs	r2, #0
 800196e:	4618      	mov	r0, r3
 8001970:	4611      	mov	r1, r2
 8001972:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8001976:	623b      	str	r3, [r7, #32]
 8001978:	2300      	movs	r3, #0
 800197a:	627b      	str	r3, [r7, #36]	@ 0x24
 800197c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001980:	4642      	mov	r2, r8
 8001982:	464b      	mov	r3, r9
 8001984:	f04f 0000 	mov.w	r0, #0
 8001988:	f04f 0100 	mov.w	r1, #0
 800198c:	0159      	lsls	r1, r3, #5
 800198e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001992:	0150      	lsls	r0, r2, #5
 8001994:	4602      	mov	r2, r0
 8001996:	460b      	mov	r3, r1
 8001998:	4641      	mov	r1, r8
 800199a:	ebb2 0a01 	subs.w	sl, r2, r1
 800199e:	4649      	mov	r1, r9
 80019a0:	eb63 0b01 	sbc.w	fp, r3, r1
 80019a4:	f04f 0200 	mov.w	r2, #0
 80019a8:	f04f 0300 	mov.w	r3, #0
 80019ac:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80019b0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80019b4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80019b8:	ebb2 040a 	subs.w	r4, r2, sl
 80019bc:	eb63 050b 	sbc.w	r5, r3, fp
 80019c0:	f04f 0200 	mov.w	r2, #0
 80019c4:	f04f 0300 	mov.w	r3, #0
 80019c8:	00eb      	lsls	r3, r5, #3
 80019ca:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019ce:	00e2      	lsls	r2, r4, #3
 80019d0:	4614      	mov	r4, r2
 80019d2:	461d      	mov	r5, r3
 80019d4:	4643      	mov	r3, r8
 80019d6:	18e3      	adds	r3, r4, r3
 80019d8:	603b      	str	r3, [r7, #0]
 80019da:	464b      	mov	r3, r9
 80019dc:	eb45 0303 	adc.w	r3, r5, r3
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	f04f 0200 	mov.w	r2, #0
 80019e6:	f04f 0300 	mov.w	r3, #0
 80019ea:	e9d7 4500 	ldrd	r4, r5, [r7]
 80019ee:	4629      	mov	r1, r5
 80019f0:	028b      	lsls	r3, r1, #10
 80019f2:	4621      	mov	r1, r4
 80019f4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80019f8:	4621      	mov	r1, r4
 80019fa:	028a      	lsls	r2, r1, #10
 80019fc:	4610      	mov	r0, r2
 80019fe:	4619      	mov	r1, r3
 8001a00:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a02:	2200      	movs	r2, #0
 8001a04:	61bb      	str	r3, [r7, #24]
 8001a06:	61fa      	str	r2, [r7, #28]
 8001a08:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001a0c:	f7fe fc38 	bl	8000280 <__aeabi_uldivmod>
 8001a10:	4602      	mov	r2, r0
 8001a12:	460b      	mov	r3, r1
 8001a14:	4613      	mov	r3, r2
 8001a16:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001a18:	4b0b      	ldr	r3, [pc, #44]	@ (8001a48 <HAL_RCC_GetSysClockFreq+0x200>)
 8001a1a:	685b      	ldr	r3, [r3, #4]
 8001a1c:	0c1b      	lsrs	r3, r3, #16
 8001a1e:	f003 0303 	and.w	r3, r3, #3
 8001a22:	3301      	adds	r3, #1
 8001a24:	005b      	lsls	r3, r3, #1
 8001a26:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8001a28:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8001a2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a30:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a32:	e002      	b.n	8001a3a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001a34:	4b05      	ldr	r3, [pc, #20]	@ (8001a4c <HAL_RCC_GetSysClockFreq+0x204>)
 8001a36:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8001a38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001a3a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3750      	adds	r7, #80	@ 0x50
 8001a40:	46bd      	mov	sp, r7
 8001a42:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001a46:	bf00      	nop
 8001a48:	40023800 	.word	0x40023800
 8001a4c:	00f42400 	.word	0x00f42400
 8001a50:	007a1200 	.word	0x007a1200

08001a54 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001a54:	b480      	push	{r7}
 8001a56:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001a58:	4b03      	ldr	r3, [pc, #12]	@ (8001a68 <HAL_RCC_GetHCLKFreq+0x14>)
 8001a5a:	681b      	ldr	r3, [r3, #0]
}
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	20000000 	.word	0x20000000

08001a6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001a6c:	b580      	push	{r7, lr}
 8001a6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001a70:	f7ff fff0 	bl	8001a54 <HAL_RCC_GetHCLKFreq>
 8001a74:	4602      	mov	r2, r0
 8001a76:	4b05      	ldr	r3, [pc, #20]	@ (8001a8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	0a9b      	lsrs	r3, r3, #10
 8001a7c:	f003 0307 	and.w	r3, r3, #7
 8001a80:	4903      	ldr	r1, [pc, #12]	@ (8001a90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001a82:	5ccb      	ldrb	r3, [r1, r3]
 8001a84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40023800 	.word	0x40023800
 8001a90:	08003a40 	.word	0x08003a40

08001a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001a94:	b580      	push	{r7, lr}
 8001a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001a98:	f7ff ffdc 	bl	8001a54 <HAL_RCC_GetHCLKFreq>
 8001a9c:	4602      	mov	r2, r0
 8001a9e:	4b05      	ldr	r3, [pc, #20]	@ (8001ab4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001aa0:	689b      	ldr	r3, [r3, #8]
 8001aa2:	0b5b      	lsrs	r3, r3, #13
 8001aa4:	f003 0307 	and.w	r3, r3, #7
 8001aa8:	4903      	ldr	r1, [pc, #12]	@ (8001ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001aaa:	5ccb      	ldrb	r3, [r1, r3]
 8001aac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	bd80      	pop	{r7, pc}
 8001ab4:	40023800 	.word	0x40023800
 8001ab8:	08003a40 	.word	0x08003a40

08001abc <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f003 0301 	and.w	r3, r3, #1
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d105      	bne.n	8001ae4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d038      	beq.n	8001b56 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001ae4:	4b68      	ldr	r3, [pc, #416]	@ (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001aea:	f7ff f8b5 	bl	8000c58 <HAL_GetTick>
 8001aee:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001af0:	e008      	b.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001af2:	f7ff f8b1 	bl	8000c58 <HAL_GetTick>
 8001af6:	4602      	mov	r2, r0
 8001af8:	697b      	ldr	r3, [r7, #20]
 8001afa:	1ad3      	subs	r3, r2, r3
 8001afc:	2b02      	cmp	r3, #2
 8001afe:	d901      	bls.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b00:	2303      	movs	r3, #3
 8001b02:	e0bd      	b.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001b04:	4b61      	ldr	r3, [pc, #388]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d1f0      	bne.n	8001af2 <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN,
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	689b      	ldr	r3, [r3, #8]
 8001b18:	019b      	lsls	r3, r3, #6
 8001b1a:	431a      	orrs	r2, r3
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	68db      	ldr	r3, [r3, #12]
 8001b20:	071b      	lsls	r3, r3, #28
 8001b22:	495a      	ldr	r1, [pc, #360]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b24:	4313      	orrs	r3, r2
 8001b26:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001b2a:	4b57      	ldr	r3, [pc, #348]	@ (8001c88 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8001b2c:	2201      	movs	r2, #1
 8001b2e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001b30:	f7ff f892 	bl	8000c58 <HAL_GetTick>
 8001b34:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b36:	e008      	b.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001b38:	f7ff f88e 	bl	8000c58 <HAL_GetTick>
 8001b3c:	4602      	mov	r2, r0
 8001b3e:	697b      	ldr	r3, [r7, #20]
 8001b40:	1ad3      	subs	r3, r2, r3
 8001b42:	2b02      	cmp	r3, #2
 8001b44:	d901      	bls.n	8001b4a <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001b46:	2303      	movs	r3, #3
 8001b48:	e09a      	b.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001b4a:	4b50      	ldr	r3, [pc, #320]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d0f0      	beq.n	8001b38 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	681b      	ldr	r3, [r3, #0]
 8001b5a:	f003 0302 	and.w	r3, r3, #2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	f000 8083 	beq.w	8001c6a <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001b64:	2300      	movs	r3, #0
 8001b66:	60fb      	str	r3, [r7, #12]
 8001b68:	4b48      	ldr	r3, [pc, #288]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b6a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b6c:	4a47      	ldr	r2, [pc, #284]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001b72:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b74:	4b45      	ldr	r3, [pc, #276]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001b76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001b7c:	60fb      	str	r3, [r7, #12]
 8001b7e:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001b80:	4b43      	ldr	r3, [pc, #268]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	4a42      	ldr	r2, [pc, #264]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001b86:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001b8a:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001b8c:	f7ff f864 	bl	8000c58 <HAL_GetTick>
 8001b90:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001b92:	e008      	b.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001b94:	f7ff f860 	bl	8000c58 <HAL_GetTick>
 8001b98:	4602      	mov	r2, r0
 8001b9a:	697b      	ldr	r3, [r7, #20]
 8001b9c:	1ad3      	subs	r3, r2, r3
 8001b9e:	2b02      	cmp	r3, #2
 8001ba0:	d901      	bls.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8001ba2:	2303      	movs	r3, #3
 8001ba4:	e06c      	b.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001ba6:	4b3a      	ldr	r3, [pc, #232]	@ (8001c90 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8001ba8:	681b      	ldr	r3, [r3, #0]
 8001baa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d0f0      	beq.n	8001b94 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001bb2:	4b36      	ldr	r3, [pc, #216]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bb6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bba:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001bbc:	693b      	ldr	r3, [r7, #16]
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d02f      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x166>
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	691b      	ldr	r3, [r3, #16]
 8001bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001bca:	693a      	ldr	r2, [r7, #16]
 8001bcc:	429a      	cmp	r2, r3
 8001bce:	d028      	beq.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001bd0:	4b2e      	ldr	r3, [pc, #184]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bd2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bd4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001bd8:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001bda:	4b2e      	ldr	r3, [pc, #184]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001be0:	4b2c      	ldr	r3, [pc, #176]	@ (8001c94 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8001be2:	2200      	movs	r2, #0
 8001be4:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001be6:	4a29      	ldr	r2, [pc, #164]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001be8:	693b      	ldr	r3, [r7, #16]
 8001bea:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001bec:	4b27      	ldr	r3, [pc, #156]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001bee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001bf0:	f003 0301 	and.w	r3, r3, #1
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d114      	bne.n	8001c22 <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001bf8:	f7ff f82e 	bl	8000c58 <HAL_GetTick>
 8001bfc:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001bfe:	e00a      	b.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001c00:	f7ff f82a 	bl	8000c58 <HAL_GetTick>
 8001c04:	4602      	mov	r2, r0
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	1ad3      	subs	r3, r2, r3
 8001c0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001c0e:	4293      	cmp	r3, r2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e034      	b.n	8001c80 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c16:	4b1d      	ldr	r3, [pc, #116]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001c1a:	f003 0302 	and.w	r3, r3, #2
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0ee      	beq.n	8001c00 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	691b      	ldr	r3, [r3, #16]
 8001c26:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001c2a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001c2e:	d10d      	bne.n	8001c4c <HAL_RCCEx_PeriphCLKConfig+0x190>
 8001c30:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c32:	689b      	ldr	r3, [r3, #8]
 8001c34:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001c40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001c44:	4911      	ldr	r1, [pc, #68]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c46:	4313      	orrs	r3, r2
 8001c48:	608b      	str	r3, [r1, #8]
 8001c4a:	e005      	b.n	8001c58 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c4e:	689b      	ldr	r3, [r3, #8]
 8001c50:	4a0e      	ldr	r2, [pc, #56]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c52:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001c56:	6093      	str	r3, [r2, #8]
 8001c58:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c5a:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001c64:	4909      	ldr	r1, [pc, #36]	@ (8001c8c <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8001c66:	4313      	orrs	r3, r2
 8001c68:	670b      	str	r3, [r1, #112]	@ 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	f003 0308 	and.w	r3, r3, #8
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d003      	beq.n	8001c7e <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	7d1a      	ldrb	r2, [r3, #20]
 8001c7a:	4b07      	ldr	r3, [pc, #28]	@ (8001c98 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8001c7c:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001c7e:	2300      	movs	r3, #0
}
 8001c80:	4618      	mov	r0, r3
 8001c82:	3718      	adds	r7, #24
 8001c84:	46bd      	mov	sp, r7
 8001c86:	bd80      	pop	{r7, pc}
 8001c88:	42470068 	.word	0x42470068
 8001c8c:	40023800 	.word	0x40023800
 8001c90:	40007000 	.word	0x40007000
 8001c94:	42470e40 	.word	0x42470e40
 8001c98:	424711e0 	.word	0x424711e0

08001c9c <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b084      	sub	sp, #16
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001ca4:	2301      	movs	r3, #1
 8001ca6:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d101      	bne.n	8001cb2 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001cae:	2301      	movs	r3, #1
 8001cb0:	e073      	b.n	8001d9a <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	7f5b      	ldrb	r3, [r3, #29]
 8001cb6:	b2db      	uxtb	r3, r3
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d105      	bne.n	8001cc8 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001cc2:	6878      	ldr	r0, [r7, #4]
 8001cc4:	f7fe fde0 	bl	8000888 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2202      	movs	r2, #2
 8001ccc:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	68db      	ldr	r3, [r3, #12]
 8001cd4:	f003 0310 	and.w	r3, r3, #16
 8001cd8:	2b10      	cmp	r3, #16
 8001cda:	d055      	beq.n	8001d88 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	22ca      	movs	r2, #202	@ 0xca
 8001ce2:	625a      	str	r2, [r3, #36]	@ 0x24
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	2253      	movs	r2, #83	@ 0x53
 8001cea:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001cec:	6878      	ldr	r0, [r7, #4]
 8001cee:	f000 fa49 	bl	8002184 <RTC_EnterInitMode>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001cf6:	7bfb      	ldrb	r3, [r7, #15]
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d12c      	bne.n	8001d56 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	689b      	ldr	r3, [r3, #8]
 8001d02:	687a      	ldr	r2, [r7, #4]
 8001d04:	6812      	ldr	r2, [r2, #0]
 8001d06:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d0e:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	6899      	ldr	r1, [r3, #8]
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	695b      	ldr	r3, [r3, #20]
 8001d24:	431a      	orrs	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	430a      	orrs	r2, r1
 8001d2c:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	687a      	ldr	r2, [r7, #4]
 8001d34:	68d2      	ldr	r2, [r2, #12]
 8001d36:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	6919      	ldr	r1, [r3, #16]
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	041a      	lsls	r2, r3, #16
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8001d4c:	6878      	ldr	r0, [r7, #4]
 8001d4e:	f000 fa50 	bl	80021f2 <RTC_ExitInitMode>
 8001d52:	4603      	mov	r3, r0
 8001d54:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8001d56:	7bfb      	ldrb	r3, [r7, #15]
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d110      	bne.n	8001d7e <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001d6a:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	699a      	ldr	r2, [r3, #24]
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	430a      	orrs	r2, r1
 8001d7c:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	22ff      	movs	r2, #255	@ 0xff
 8001d84:	625a      	str	r2, [r3, #36]	@ 0x24
 8001d86:	e001      	b.n	8001d8c <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8001d8c:	7bfb      	ldrb	r3, [r7, #15]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	d102      	bne.n	8001d98 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2201      	movs	r2, #1
 8001d96:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8001d98:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3710      	adds	r7, #16
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001da2:	b590      	push	{r4, r7, lr}
 8001da4:	b087      	sub	sp, #28
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	60f8      	str	r0, [r7, #12]
 8001daa:	60b9      	str	r1, [r7, #8]
 8001dac:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001dae:	2300      	movs	r3, #0
 8001db0:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	7f1b      	ldrb	r3, [r3, #28]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d101      	bne.n	8001dbe <HAL_RTC_SetTime+0x1c>
 8001dba:	2302      	movs	r3, #2
 8001dbc:	e087      	b.n	8001ece <HAL_RTC_SetTime+0x12c>
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	2201      	movs	r2, #1
 8001dc2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	2202      	movs	r2, #2
 8001dc8:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d126      	bne.n	8001e1e <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	689b      	ldr	r3, [r3, #8]
 8001dd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d102      	bne.n	8001de4 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001dde:	68bb      	ldr	r3, [r7, #8]
 8001de0:	2200      	movs	r2, #0
 8001de2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001de4:	68bb      	ldr	r3, [r7, #8]
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	4618      	mov	r0, r3
 8001dea:	f000 fa27 	bl	800223c <RTC_ByteToBcd2>
 8001dee:	4603      	mov	r3, r0
 8001df0:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	785b      	ldrb	r3, [r3, #1]
 8001df6:	4618      	mov	r0, r3
 8001df8:	f000 fa20 	bl	800223c <RTC_ByteToBcd2>
 8001dfc:	4603      	mov	r3, r0
 8001dfe:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e00:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8001e02:	68bb      	ldr	r3, [r7, #8]
 8001e04:	789b      	ldrb	r3, [r3, #2]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f000 fa18 	bl	800223c <RTC_ByteToBcd2>
 8001e0c:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8001e0e:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8001e12:	68bb      	ldr	r3, [r7, #8]
 8001e14:	78db      	ldrb	r3, [r3, #3]
 8001e16:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8001e18:	4313      	orrs	r3, r2
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	e018      	b.n	8001e50 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8001e1e:	68fb      	ldr	r3, [r7, #12]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	689b      	ldr	r3, [r3, #8]
 8001e24:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d102      	bne.n	8001e32 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	2200      	movs	r2, #0
 8001e30:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e32:	68bb      	ldr	r3, [r7, #8]
 8001e34:	781b      	ldrb	r3, [r3, #0]
 8001e36:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e38:	68bb      	ldr	r3, [r7, #8]
 8001e3a:	785b      	ldrb	r3, [r3, #1]
 8001e3c:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e3e:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8001e40:	68ba      	ldr	r2, [r7, #8]
 8001e42:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8001e44:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8001e46:	68bb      	ldr	r3, [r7, #8]
 8001e48:	78db      	ldrb	r3, [r3, #3]
 8001e4a:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001e50:	68fb      	ldr	r3, [r7, #12]
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	22ca      	movs	r2, #202	@ 0xca
 8001e56:	625a      	str	r2, [r3, #36]	@ 0x24
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	2253      	movs	r2, #83	@ 0x53
 8001e5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8001e60:	68f8      	ldr	r0, [r7, #12]
 8001e62:	f000 f98f 	bl	8002184 <RTC_EnterInitMode>
 8001e66:	4603      	mov	r3, r0
 8001e68:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8001e6a:	7cfb      	ldrb	r3, [r7, #19]
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d120      	bne.n	8001eb2 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	681a      	ldr	r2, [r3, #0]
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001e7a:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001e7e:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	689a      	ldr	r2, [r3, #8]
 8001e86:	68fb      	ldr	r3, [r7, #12]
 8001e88:	681b      	ldr	r3, [r3, #0]
 8001e8a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e8e:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8001e90:	68fb      	ldr	r3, [r7, #12]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	6899      	ldr	r1, [r3, #8]
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	68da      	ldr	r2, [r3, #12]
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	691b      	ldr	r3, [r3, #16]
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	430a      	orrs	r2, r1
 8001ea6:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8001ea8:	68f8      	ldr	r0, [r7, #12]
 8001eaa:	f000 f9a2 	bl	80021f2 <RTC_ExitInitMode>
 8001eae:	4603      	mov	r3, r0
 8001eb0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8001eb2:	7cfb      	ldrb	r3, [r7, #19]
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d102      	bne.n	8001ebe <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	2201      	movs	r2, #1
 8001ebc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	22ff      	movs	r2, #255	@ 0xff
 8001ec4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	2200      	movs	r2, #0
 8001eca:	771a      	strb	r2, [r3, #28]

  return status;
 8001ecc:	7cfb      	ldrb	r3, [r7, #19]
}
 8001ece:	4618      	mov	r0, r3
 8001ed0:	371c      	adds	r7, #28
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd90      	pop	{r4, r7, pc}

08001ed6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8001ed6:	b580      	push	{r7, lr}
 8001ed8:	b086      	sub	sp, #24
 8001eda:	af00      	add	r7, sp, #0
 8001edc:	60f8      	str	r0, [r7, #12]
 8001ede:	60b9      	str	r1, [r7, #8]
 8001ee0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001eec:	68bb      	ldr	r3, [r7, #8]
 8001eee:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8001ef0:	68fb      	ldr	r3, [r7, #12]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	691b      	ldr	r3, [r3, #16]
 8001ef6:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001efa:	68bb      	ldr	r3, [r7, #8]
 8001efc:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8001f08:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8001f0c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8001f0e:	697b      	ldr	r3, [r7, #20]
 8001f10:	0c1b      	lsrs	r3, r3, #16
 8001f12:	b2db      	uxtb	r3, r3
 8001f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001f18:	b2da      	uxtb	r2, r3
 8001f1a:	68bb      	ldr	r3, [r7, #8]
 8001f1c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8001f1e:	697b      	ldr	r3, [r7, #20]
 8001f20:	0a1b      	lsrs	r3, r3, #8
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f28:	b2da      	uxtb	r2, r3
 8001f2a:	68bb      	ldr	r3, [r7, #8]
 8001f2c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8001f36:	b2da      	uxtb	r2, r3
 8001f38:	68bb      	ldr	r3, [r7, #8]
 8001f3a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8001f3c:	697b      	ldr	r3, [r7, #20]
 8001f3e:	0d9b      	lsrs	r3, r3, #22
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	f003 0301 	and.w	r3, r3, #1
 8001f46:	b2da      	uxtb	r2, r3
 8001f48:	68bb      	ldr	r3, [r7, #8]
 8001f4a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d11a      	bne.n	8001f88 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8001f52:	68bb      	ldr	r3, [r7, #8]
 8001f54:	781b      	ldrb	r3, [r3, #0]
 8001f56:	4618      	mov	r0, r3
 8001f58:	f000 f98e 	bl	8002278 <RTC_Bcd2ToByte>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	461a      	mov	r2, r3
 8001f60:	68bb      	ldr	r3, [r7, #8]
 8001f62:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8001f64:	68bb      	ldr	r3, [r7, #8]
 8001f66:	785b      	ldrb	r3, [r3, #1]
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f000 f985 	bl	8002278 <RTC_Bcd2ToByte>
 8001f6e:	4603      	mov	r3, r0
 8001f70:	461a      	mov	r2, r3
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8001f76:	68bb      	ldr	r3, [r7, #8]
 8001f78:	789b      	ldrb	r3, [r3, #2]
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f000 f97c 	bl	8002278 <RTC_Bcd2ToByte>
 8001f80:	4603      	mov	r3, r0
 8001f82:	461a      	mov	r2, r3
 8001f84:	68bb      	ldr	r3, [r7, #8]
 8001f86:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8001f88:	2300      	movs	r3, #0
}
 8001f8a:	4618      	mov	r0, r3
 8001f8c:	3718      	adds	r7, #24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd80      	pop	{r7, pc}

08001f92 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8001f92:	b590      	push	{r4, r7, lr}
 8001f94:	b087      	sub	sp, #28
 8001f96:	af00      	add	r7, sp, #0
 8001f98:	60f8      	str	r0, [r7, #12]
 8001f9a:	60b9      	str	r1, [r7, #8]
 8001f9c:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	7f1b      	ldrb	r3, [r3, #28]
 8001fa6:	2b01      	cmp	r3, #1
 8001fa8:	d101      	bne.n	8001fae <HAL_RTC_SetDate+0x1c>
 8001faa:	2302      	movs	r3, #2
 8001fac:	e071      	b.n	8002092 <HAL_RTC_SetDate+0x100>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8001fb4:	68fb      	ldr	r3, [r7, #12]
 8001fb6:	2202      	movs	r2, #2
 8001fb8:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d10e      	bne.n	8001fde <HAL_RTC_SetDate+0x4c>
 8001fc0:	68bb      	ldr	r3, [r7, #8]
 8001fc2:	785b      	ldrb	r3, [r3, #1]
 8001fc4:	f003 0310 	and.w	r3, r3, #16
 8001fc8:	2b00      	cmp	r3, #0
 8001fca:	d008      	beq.n	8001fde <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8001fcc:	68bb      	ldr	r3, [r7, #8]
 8001fce:	785b      	ldrb	r3, [r3, #1]
 8001fd0:	f023 0310 	bic.w	r3, r3, #16
 8001fd4:	b2db      	uxtb	r3, r3
 8001fd6:	330a      	adds	r3, #10
 8001fd8:	b2da      	uxtb	r2, r3
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d11c      	bne.n	800201e <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8001fe4:	68bb      	ldr	r3, [r7, #8]
 8001fe6:	78db      	ldrb	r3, [r3, #3]
 8001fe8:	4618      	mov	r0, r3
 8001fea:	f000 f927 	bl	800223c <RTC_ByteToBcd2>
 8001fee:	4603      	mov	r3, r0
 8001ff0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8001ff2:	68bb      	ldr	r3, [r7, #8]
 8001ff4:	785b      	ldrb	r3, [r3, #1]
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	f000 f920 	bl	800223c <RTC_ByteToBcd2>
 8001ffc:	4603      	mov	r3, r0
 8001ffe:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002000:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	789b      	ldrb	r3, [r3, #2]
 8002006:	4618      	mov	r0, r3
 8002008:	f000 f918 	bl	800223c <RTC_ByteToBcd2>
 800200c:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800200e:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8002012:	68bb      	ldr	r3, [r7, #8]
 8002014:	781b      	ldrb	r3, [r3, #0]
 8002016:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002018:	4313      	orrs	r3, r2
 800201a:	617b      	str	r3, [r7, #20]
 800201c:	e00e      	b.n	800203c <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800201e:	68bb      	ldr	r3, [r7, #8]
 8002020:	78db      	ldrb	r3, [r3, #3]
 8002022:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002024:	68bb      	ldr	r3, [r7, #8]
 8002026:	785b      	ldrb	r3, [r3, #1]
 8002028:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800202a:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800202c:	68ba      	ldr	r2, [r7, #8]
 800202e:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002030:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	781b      	ldrb	r3, [r3, #0]
 8002036:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002038:	4313      	orrs	r3, r2
 800203a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	22ca      	movs	r2, #202	@ 0xca
 8002042:	625a      	str	r2, [r3, #36]	@ 0x24
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	2253      	movs	r2, #83	@ 0x53
 800204a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f000 f899 	bl	8002184 <RTC_EnterInitMode>
 8002052:	4603      	mov	r3, r0
 8002054:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002056:	7cfb      	ldrb	r3, [r7, #19]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d10c      	bne.n	8002076 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	697b      	ldr	r3, [r7, #20]
 8002062:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002066:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800206a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800206c:	68f8      	ldr	r0, [r7, #12]
 800206e:	f000 f8c0 	bl	80021f2 <RTC_ExitInitMode>
 8002072:	4603      	mov	r3, r0
 8002074:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002076:	7cfb      	ldrb	r3, [r7, #19]
 8002078:	2b00      	cmp	r3, #0
 800207a:	d102      	bne.n	8002082 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2201      	movs	r2, #1
 8002080:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	22ff      	movs	r2, #255	@ 0xff
 8002088:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	2200      	movs	r2, #0
 800208e:	771a      	strb	r2, [r3, #28]

  return status;
 8002090:	7cfb      	ldrb	r3, [r7, #19]
}
 8002092:	4618      	mov	r0, r3
 8002094:	371c      	adds	r7, #28
 8002096:	46bd      	mov	sp, r7
 8002098:	bd90      	pop	{r4, r7, pc}

0800209a <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800209a:	b580      	push	{r7, lr}
 800209c:	b086      	sub	sp, #24
 800209e:	af00      	add	r7, sp, #0
 80020a0:	60f8      	str	r0, [r7, #12]
 80020a2:	60b9      	str	r1, [r7, #8]
 80020a4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80020a6:	2300      	movs	r3, #0
 80020a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80020b4:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80020b8:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	0c1b      	lsrs	r3, r3, #16
 80020be:	b2da      	uxtb	r2, r3
 80020c0:	68bb      	ldr	r3, [r7, #8]
 80020c2:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	0a1b      	lsrs	r3, r3, #8
 80020c8:	b2db      	uxtb	r3, r3
 80020ca:	f003 031f 	and.w	r3, r3, #31
 80020ce:	b2da      	uxtb	r2, r3
 80020d0:	68bb      	ldr	r3, [r7, #8]
 80020d2:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80020d4:	697b      	ldr	r3, [r7, #20]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80020dc:	b2da      	uxtb	r2, r3
 80020de:	68bb      	ldr	r3, [r7, #8]
 80020e0:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80020e2:	697b      	ldr	r3, [r7, #20]
 80020e4:	0b5b      	lsrs	r3, r3, #13
 80020e6:	b2db      	uxtb	r3, r3
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	b2da      	uxtb	r2, r3
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d11a      	bne.n	800212e <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 80020f8:	68bb      	ldr	r3, [r7, #8]
 80020fa:	78db      	ldrb	r3, [r3, #3]
 80020fc:	4618      	mov	r0, r3
 80020fe:	f000 f8bb 	bl	8002278 <RTC_Bcd2ToByte>
 8002102:	4603      	mov	r3, r0
 8002104:	461a      	mov	r2, r3
 8002106:	68bb      	ldr	r3, [r7, #8]
 8002108:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	785b      	ldrb	r3, [r3, #1]
 800210e:	4618      	mov	r0, r3
 8002110:	f000 f8b2 	bl	8002278 <RTC_Bcd2ToByte>
 8002114:	4603      	mov	r3, r0
 8002116:	461a      	mov	r2, r3
 8002118:	68bb      	ldr	r3, [r7, #8]
 800211a:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	789b      	ldrb	r3, [r3, #2]
 8002120:	4618      	mov	r0, r3
 8002122:	f000 f8a9 	bl	8002278 <RTC_Bcd2ToByte>
 8002126:	4603      	mov	r3, r0
 8002128:	461a      	mov	r2, r3
 800212a:	68bb      	ldr	r3, [r7, #8]
 800212c:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800212e:	2300      	movs	r3, #0
}
 8002130:	4618      	mov	r0, r3
 8002132:	3718      	adds	r7, #24
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	b084      	sub	sp, #16
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002140:	2300      	movs	r3, #0
 8002142:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	4a0d      	ldr	r2, [pc, #52]	@ (8002180 <HAL_RTC_WaitForSynchro+0x48>)
 800214a:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800214c:	f7fe fd84 	bl	8000c58 <HAL_GetTick>
 8002150:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002152:	e009      	b.n	8002168 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002154:	f7fe fd80 	bl	8000c58 <HAL_GetTick>
 8002158:	4602      	mov	r2, r0
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	1ad3      	subs	r3, r2, r3
 800215e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002162:	d901      	bls.n	8002168 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002164:	2303      	movs	r3, #3
 8002166:	e007      	b.n	8002178 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	68db      	ldr	r3, [r3, #12]
 800216e:	f003 0320 	and.w	r3, r3, #32
 8002172:	2b00      	cmp	r3, #0
 8002174:	d0ee      	beq.n	8002154 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002176:	2300      	movs	r3, #0
}
 8002178:	4618      	mov	r0, r3
 800217a:	3710      	adds	r7, #16
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	00013f5f 	.word	0x00013f5f

08002184 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800218c:	2300      	movs	r3, #0
 800218e:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8002190:	2300      	movs	r3, #0
 8002192:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d122      	bne.n	80021e8 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68da      	ldr	r2, [r3, #12]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80021b0:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80021b2:	f7fe fd51 	bl	8000c58 <HAL_GetTick>
 80021b6:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80021b8:	e00c      	b.n	80021d4 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80021ba:	f7fe fd4d 	bl	8000c58 <HAL_GetTick>
 80021be:	4602      	mov	r2, r0
 80021c0:	68bb      	ldr	r3, [r7, #8]
 80021c2:	1ad3      	subs	r3, r2, r3
 80021c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80021c8:	d904      	bls.n	80021d4 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	2204      	movs	r2, #4
 80021ce:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80021d0:	2301      	movs	r3, #1
 80021d2:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	68db      	ldr	r3, [r3, #12]
 80021da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d102      	bne.n	80021e8 <RTC_EnterInitMode+0x64>
 80021e2:	7bfb      	ldrb	r3, [r7, #15]
 80021e4:	2b01      	cmp	r3, #1
 80021e6:	d1e8      	bne.n	80021ba <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 80021e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}

080021f2 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b084      	sub	sp, #16
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021fa:	2300      	movs	r3, #0
 80021fc:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800220c:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	689b      	ldr	r3, [r3, #8]
 8002214:	f003 0320 	and.w	r3, r3, #32
 8002218:	2b00      	cmp	r3, #0
 800221a:	d10a      	bne.n	8002232 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800221c:	6878      	ldr	r0, [r7, #4]
 800221e:	f7ff ff8b 	bl	8002138 <HAL_RTC_WaitForSynchro>
 8002222:	4603      	mov	r3, r0
 8002224:	2b00      	cmp	r3, #0
 8002226:	d004      	beq.n	8002232 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2204      	movs	r2, #4
 800222c:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8002232:	7bfb      	ldrb	r3, [r7, #15]
}
 8002234:	4618      	mov	r0, r3
 8002236:	3710      	adds	r7, #16
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800223c:	b480      	push	{r7}
 800223e:	b085      	sub	sp, #20
 8002240:	af00      	add	r7, sp, #0
 8002242:	4603      	mov	r3, r0
 8002244:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002246:	2300      	movs	r3, #0
 8002248:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800224a:	e005      	b.n	8002258 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	3301      	adds	r3, #1
 8002250:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	3b0a      	subs	r3, #10
 8002256:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002258:	79fb      	ldrb	r3, [r7, #7]
 800225a:	2b09      	cmp	r3, #9
 800225c:	d8f6      	bhi.n	800224c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800225e:	68fb      	ldr	r3, [r7, #12]
 8002260:	b2db      	uxtb	r3, r3
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	b2da      	uxtb	r2, r3
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	4313      	orrs	r3, r2
 800226a:	b2db      	uxtb	r3, r3
}
 800226c:	4618      	mov	r0, r3
 800226e:	3714      	adds	r7, #20
 8002270:	46bd      	mov	sp, r7
 8002272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002276:	4770      	bx	lr

08002278 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002278:	b480      	push	{r7}
 800227a:	b085      	sub	sp, #20
 800227c:	af00      	add	r7, sp, #0
 800227e:	4603      	mov	r3, r0
 8002280:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 8002282:	2300      	movs	r3, #0
 8002284:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	091b      	lsrs	r3, r3, #4
 800228a:	b2db      	uxtb	r3, r3
 800228c:	461a      	mov	r2, r3
 800228e:	4613      	mov	r3, r2
 8002290:	009b      	lsls	r3, r3, #2
 8002292:	4413      	add	r3, r2
 8002294:	005b      	lsls	r3, r3, #1
 8002296:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	b2da      	uxtb	r2, r3
 800229c:	79fb      	ldrb	r3, [r7, #7]
 800229e:	f003 030f 	and.w	r3, r3, #15
 80022a2:	b2db      	uxtb	r3, r3
 80022a4:	4413      	add	r3, r2
 80022a6:	b2db      	uxtb	r3, r3
}
 80022a8:	4618      	mov	r0, r3
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b082      	sub	sp, #8
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d101      	bne.n	80022c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80022c2:	2301      	movs	r3, #1
 80022c4:	e042      	b.n	800234c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80022cc:	b2db      	uxtb	r3, r3
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d106      	bne.n	80022e0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80022da:	6878      	ldr	r0, [r7, #4]
 80022dc:	f7fe fb00 	bl	80008e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	2224      	movs	r2, #36	@ 0x24
 80022e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	68da      	ldr	r2, [r3, #12]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80022f6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80022f8:	6878      	ldr	r0, [r7, #4]
 80022fa:	f000 f973 	bl	80025e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	691a      	ldr	r2, [r3, #16]
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800230c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	695a      	ldr	r2, [r3, #20]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800231c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	681b      	ldr	r3, [r3, #0]
 8002322:	68da      	ldr	r2, [r3, #12]
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800232c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	2200      	movs	r2, #0
 8002332:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	2220      	movs	r2, #32
 8002338:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2220      	movs	r2, #32
 8002340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	2200      	movs	r2, #0
 8002348:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800234a:	2300      	movs	r3, #0
}
 800234c:	4618      	mov	r0, r3
 800234e:	3708      	adds	r7, #8
 8002350:	46bd      	mov	sp, r7
 8002352:	bd80      	pop	{r7, pc}

08002354 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002354:	b580      	push	{r7, lr}
 8002356:	b08a      	sub	sp, #40	@ 0x28
 8002358:	af02      	add	r7, sp, #8
 800235a:	60f8      	str	r0, [r7, #12]
 800235c:	60b9      	str	r1, [r7, #8]
 800235e:	603b      	str	r3, [r7, #0]
 8002360:	4613      	mov	r3, r2
 8002362:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800236e:	b2db      	uxtb	r3, r3
 8002370:	2b20      	cmp	r3, #32
 8002372:	d175      	bne.n	8002460 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002374:	68bb      	ldr	r3, [r7, #8]
 8002376:	2b00      	cmp	r3, #0
 8002378:	d002      	beq.n	8002380 <HAL_UART_Transmit+0x2c>
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	2b00      	cmp	r3, #0
 800237e:	d101      	bne.n	8002384 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002380:	2301      	movs	r3, #1
 8002382:	e06e      	b.n	8002462 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	2200      	movs	r2, #0
 8002388:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	2221      	movs	r2, #33	@ 0x21
 800238e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002392:	f7fe fc61 	bl	8000c58 <HAL_GetTick>
 8002396:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	88fa      	ldrh	r2, [r7, #6]
 800239c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	88fa      	ldrh	r2, [r7, #6]
 80023a2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	689b      	ldr	r3, [r3, #8]
 80023a8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80023ac:	d108      	bne.n	80023c0 <HAL_UART_Transmit+0x6c>
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	691b      	ldr	r3, [r3, #16]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d104      	bne.n	80023c0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80023ba:	68bb      	ldr	r3, [r7, #8]
 80023bc:	61bb      	str	r3, [r7, #24]
 80023be:	e003      	b.n	80023c8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80023c0:	68bb      	ldr	r3, [r7, #8]
 80023c2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80023c4:	2300      	movs	r3, #0
 80023c6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80023c8:	e02e      	b.n	8002428 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	9300      	str	r3, [sp, #0]
 80023ce:	697b      	ldr	r3, [r7, #20]
 80023d0:	2200      	movs	r2, #0
 80023d2:	2180      	movs	r1, #128	@ 0x80
 80023d4:	68f8      	ldr	r0, [r7, #12]
 80023d6:	f000 f848 	bl	800246a <UART_WaitOnFlagUntilTimeout>
 80023da:	4603      	mov	r3, r0
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d005      	beq.n	80023ec <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2220      	movs	r2, #32
 80023e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 80023e8:	2303      	movs	r3, #3
 80023ea:	e03a      	b.n	8002462 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80023ec:	69fb      	ldr	r3, [r7, #28]
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	d10b      	bne.n	800240a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80023f2:	69bb      	ldr	r3, [r7, #24]
 80023f4:	881b      	ldrh	r3, [r3, #0]
 80023f6:	461a      	mov	r2, r3
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002400:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002402:	69bb      	ldr	r3, [r7, #24]
 8002404:	3302      	adds	r3, #2
 8002406:	61bb      	str	r3, [r7, #24]
 8002408:	e007      	b.n	800241a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800240a:	69fb      	ldr	r3, [r7, #28]
 800240c:	781a      	ldrb	r2, [r3, #0]
 800240e:	68fb      	ldr	r3, [r7, #12]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002414:	69fb      	ldr	r3, [r7, #28]
 8002416:	3301      	adds	r3, #1
 8002418:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800241e:	b29b      	uxth	r3, r3
 8002420:	3b01      	subs	r3, #1
 8002422:	b29a      	uxth	r2, r3
 8002424:	68fb      	ldr	r3, [r7, #12]
 8002426:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002428:	68fb      	ldr	r3, [r7, #12]
 800242a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800242c:	b29b      	uxth	r3, r3
 800242e:	2b00      	cmp	r3, #0
 8002430:	d1cb      	bne.n	80023ca <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002432:	683b      	ldr	r3, [r7, #0]
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	697b      	ldr	r3, [r7, #20]
 8002438:	2200      	movs	r2, #0
 800243a:	2140      	movs	r1, #64	@ 0x40
 800243c:	68f8      	ldr	r0, [r7, #12]
 800243e:	f000 f814 	bl	800246a <UART_WaitOnFlagUntilTimeout>
 8002442:	4603      	mov	r3, r0
 8002444:	2b00      	cmp	r3, #0
 8002446:	d005      	beq.n	8002454 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	2220      	movs	r2, #32
 800244c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002450:	2303      	movs	r3, #3
 8002452:	e006      	b.n	8002462 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	2220      	movs	r2, #32
 8002458:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 800245c:	2300      	movs	r3, #0
 800245e:	e000      	b.n	8002462 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002460:	2302      	movs	r3, #2
  }
}
 8002462:	4618      	mov	r0, r3
 8002464:	3720      	adds	r7, #32
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b086      	sub	sp, #24
 800246e:	af00      	add	r7, sp, #0
 8002470:	60f8      	str	r0, [r7, #12]
 8002472:	60b9      	str	r1, [r7, #8]
 8002474:	603b      	str	r3, [r7, #0]
 8002476:	4613      	mov	r3, r2
 8002478:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800247a:	e03b      	b.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800247c:	6a3b      	ldr	r3, [r7, #32]
 800247e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002482:	d037      	beq.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002484:	f7fe fbe8 	bl	8000c58 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	6a3a      	ldr	r2, [r7, #32]
 8002490:	429a      	cmp	r2, r3
 8002492:	d302      	bcc.n	800249a <UART_WaitOnFlagUntilTimeout+0x30>
 8002494:	6a3b      	ldr	r3, [r7, #32]
 8002496:	2b00      	cmp	r3, #0
 8002498:	d101      	bne.n	800249e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800249a:	2303      	movs	r3, #3
 800249c:	e03a      	b.n	8002514 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	68db      	ldr	r3, [r3, #12]
 80024a4:	f003 0304 	and.w	r3, r3, #4
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d023      	beq.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80024ac:	68bb      	ldr	r3, [r7, #8]
 80024ae:	2b80      	cmp	r3, #128	@ 0x80
 80024b0:	d020      	beq.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x8a>
 80024b2:	68bb      	ldr	r3, [r7, #8]
 80024b4:	2b40      	cmp	r3, #64	@ 0x40
 80024b6:	d01d      	beq.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	681b      	ldr	r3, [r3, #0]
 80024be:	f003 0308 	and.w	r3, r3, #8
 80024c2:	2b08      	cmp	r3, #8
 80024c4:	d116      	bne.n	80024f4 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80024c6:	2300      	movs	r3, #0
 80024c8:	617b      	str	r3, [r7, #20]
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	617b      	str	r3, [r7, #20]
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	617b      	str	r3, [r7, #20]
 80024da:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80024dc:	68f8      	ldr	r0, [r7, #12]
 80024de:	f000 f81d 	bl	800251c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	2208      	movs	r2, #8
 80024e6:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80024f0:	2301      	movs	r3, #1
 80024f2:	e00f      	b.n	8002514 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	681a      	ldr	r2, [r3, #0]
 80024fa:	68bb      	ldr	r3, [r7, #8]
 80024fc:	4013      	ands	r3, r2
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	429a      	cmp	r2, r3
 8002502:	bf0c      	ite	eq
 8002504:	2301      	moveq	r3, #1
 8002506:	2300      	movne	r3, #0
 8002508:	b2db      	uxtb	r3, r3
 800250a:	461a      	mov	r2, r3
 800250c:	79fb      	ldrb	r3, [r7, #7]
 800250e:	429a      	cmp	r2, r3
 8002510:	d0b4      	beq.n	800247c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002512:	2300      	movs	r3, #0
}
 8002514:	4618      	mov	r0, r3
 8002516:	3718      	adds	r7, #24
 8002518:	46bd      	mov	sp, r7
 800251a:	bd80      	pop	{r7, pc}

0800251c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800251c:	b480      	push	{r7}
 800251e:	b095      	sub	sp, #84	@ 0x54
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	681b      	ldr	r3, [r3, #0]
 8002528:	330c      	adds	r3, #12
 800252a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800252c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800252e:	e853 3f00 	ldrex	r3, [r3]
 8002532:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002534:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002536:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800253a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	330c      	adds	r3, #12
 8002542:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002544:	643a      	str	r2, [r7, #64]	@ 0x40
 8002546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002548:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800254a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800254c:	e841 2300 	strex	r3, r2, [r1]
 8002550:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002552:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002554:	2b00      	cmp	r3, #0
 8002556:	d1e5      	bne.n	8002524 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	3314      	adds	r3, #20
 800255e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002560:	6a3b      	ldr	r3, [r7, #32]
 8002562:	e853 3f00 	ldrex	r3, [r3]
 8002566:	61fb      	str	r3, [r7, #28]
   return(result);
 8002568:	69fb      	ldr	r3, [r7, #28]
 800256a:	f023 0301 	bic.w	r3, r3, #1
 800256e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	3314      	adds	r3, #20
 8002576:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002578:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800257a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800257c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800257e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002580:	e841 2300 	strex	r3, r2, [r1]
 8002584:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002588:	2b00      	cmp	r3, #0
 800258a:	d1e5      	bne.n	8002558 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002590:	2b01      	cmp	r3, #1
 8002592:	d119      	bne.n	80025c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	330c      	adds	r3, #12
 800259a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	e853 3f00 	ldrex	r3, [r3]
 80025a2:	60bb      	str	r3, [r7, #8]
   return(result);
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	f023 0310 	bic.w	r3, r3, #16
 80025aa:	647b      	str	r3, [r7, #68]	@ 0x44
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	330c      	adds	r3, #12
 80025b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80025b4:	61ba      	str	r2, [r7, #24]
 80025b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80025b8:	6979      	ldr	r1, [r7, #20]
 80025ba:	69ba      	ldr	r2, [r7, #24]
 80025bc:	e841 2300 	strex	r3, r2, [r1]
 80025c0:	613b      	str	r3, [r7, #16]
   return(result);
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d1e5      	bne.n	8002594 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2220      	movs	r2, #32
 80025cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80025d6:	bf00      	nop
 80025d8:	3754      	adds	r7, #84	@ 0x54
 80025da:	46bd      	mov	sp, r7
 80025dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e0:	4770      	bx	lr
	...

080025e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80025e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80025e8:	b0c0      	sub	sp, #256	@ 0x100
 80025ea:	af00      	add	r7, sp, #0
 80025ec:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80025f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	691b      	ldr	r3, [r3, #16]
 80025f8:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80025fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002600:	68d9      	ldr	r1, [r3, #12]
 8002602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002606:	681a      	ldr	r2, [r3, #0]
 8002608:	ea40 0301 	orr.w	r3, r0, r1
 800260c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800260e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002612:	689a      	ldr	r2, [r3, #8]
 8002614:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002618:	691b      	ldr	r3, [r3, #16]
 800261a:	431a      	orrs	r2, r3
 800261c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002620:	695b      	ldr	r3, [r3, #20]
 8002622:	431a      	orrs	r2, r3
 8002624:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	4313      	orrs	r3, r2
 800262c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002630:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68db      	ldr	r3, [r3, #12]
 8002638:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800263c:	f021 010c 	bic.w	r1, r1, #12
 8002640:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002644:	681a      	ldr	r2, [r3, #0]
 8002646:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800264a:	430b      	orrs	r3, r1
 800264c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800264e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002652:	681b      	ldr	r3, [r3, #0]
 8002654:	695b      	ldr	r3, [r3, #20]
 8002656:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800265a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800265e:	6999      	ldr	r1, [r3, #24]
 8002660:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002664:	681a      	ldr	r2, [r3, #0]
 8002666:	ea40 0301 	orr.w	r3, r0, r1
 800266a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800266c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	4b8f      	ldr	r3, [pc, #572]	@ (80028b0 <UART_SetConfig+0x2cc>)
 8002674:	429a      	cmp	r2, r3
 8002676:	d005      	beq.n	8002684 <UART_SetConfig+0xa0>
 8002678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	4b8d      	ldr	r3, [pc, #564]	@ (80028b4 <UART_SetConfig+0x2d0>)
 8002680:	429a      	cmp	r2, r3
 8002682:	d104      	bne.n	800268e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002684:	f7ff fa06 	bl	8001a94 <HAL_RCC_GetPCLK2Freq>
 8002688:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800268c:	e003      	b.n	8002696 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800268e:	f7ff f9ed 	bl	8001a6c <HAL_RCC_GetPCLK1Freq>
 8002692:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002696:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800269a:	69db      	ldr	r3, [r3, #28]
 800269c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80026a0:	f040 810c 	bne.w	80028bc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80026a4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80026a8:	2200      	movs	r2, #0
 80026aa:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80026ae:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80026b2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80026b6:	4622      	mov	r2, r4
 80026b8:	462b      	mov	r3, r5
 80026ba:	1891      	adds	r1, r2, r2
 80026bc:	65b9      	str	r1, [r7, #88]	@ 0x58
 80026be:	415b      	adcs	r3, r3
 80026c0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80026c2:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80026c6:	4621      	mov	r1, r4
 80026c8:	eb12 0801 	adds.w	r8, r2, r1
 80026cc:	4629      	mov	r1, r5
 80026ce:	eb43 0901 	adc.w	r9, r3, r1
 80026d2:	f04f 0200 	mov.w	r2, #0
 80026d6:	f04f 0300 	mov.w	r3, #0
 80026da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80026de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80026e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80026e6:	4690      	mov	r8, r2
 80026e8:	4699      	mov	r9, r3
 80026ea:	4623      	mov	r3, r4
 80026ec:	eb18 0303 	adds.w	r3, r8, r3
 80026f0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80026f4:	462b      	mov	r3, r5
 80026f6:	eb49 0303 	adc.w	r3, r9, r3
 80026fa:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80026fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002702:	685b      	ldr	r3, [r3, #4]
 8002704:	2200      	movs	r2, #0
 8002706:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800270a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800270e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002712:	460b      	mov	r3, r1
 8002714:	18db      	adds	r3, r3, r3
 8002716:	653b      	str	r3, [r7, #80]	@ 0x50
 8002718:	4613      	mov	r3, r2
 800271a:	eb42 0303 	adc.w	r3, r2, r3
 800271e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002720:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002724:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002728:	f7fd fdaa 	bl	8000280 <__aeabi_uldivmod>
 800272c:	4602      	mov	r2, r0
 800272e:	460b      	mov	r3, r1
 8002730:	4b61      	ldr	r3, [pc, #388]	@ (80028b8 <UART_SetConfig+0x2d4>)
 8002732:	fba3 2302 	umull	r2, r3, r3, r2
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	011c      	lsls	r4, r3, #4
 800273a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800273e:	2200      	movs	r2, #0
 8002740:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002744:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002748:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800274c:	4642      	mov	r2, r8
 800274e:	464b      	mov	r3, r9
 8002750:	1891      	adds	r1, r2, r2
 8002752:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002754:	415b      	adcs	r3, r3
 8002756:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002758:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800275c:	4641      	mov	r1, r8
 800275e:	eb12 0a01 	adds.w	sl, r2, r1
 8002762:	4649      	mov	r1, r9
 8002764:	eb43 0b01 	adc.w	fp, r3, r1
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	f04f 0300 	mov.w	r3, #0
 8002770:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002774:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002778:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800277c:	4692      	mov	sl, r2
 800277e:	469b      	mov	fp, r3
 8002780:	4643      	mov	r3, r8
 8002782:	eb1a 0303 	adds.w	r3, sl, r3
 8002786:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800278a:	464b      	mov	r3, r9
 800278c:	eb4b 0303 	adc.w	r3, fp, r3
 8002790:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002798:	685b      	ldr	r3, [r3, #4]
 800279a:	2200      	movs	r2, #0
 800279c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80027a0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80027a4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80027a8:	460b      	mov	r3, r1
 80027aa:	18db      	adds	r3, r3, r3
 80027ac:	643b      	str	r3, [r7, #64]	@ 0x40
 80027ae:	4613      	mov	r3, r2
 80027b0:	eb42 0303 	adc.w	r3, r2, r3
 80027b4:	647b      	str	r3, [r7, #68]	@ 0x44
 80027b6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80027ba:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80027be:	f7fd fd5f 	bl	8000280 <__aeabi_uldivmod>
 80027c2:	4602      	mov	r2, r0
 80027c4:	460b      	mov	r3, r1
 80027c6:	4611      	mov	r1, r2
 80027c8:	4b3b      	ldr	r3, [pc, #236]	@ (80028b8 <UART_SetConfig+0x2d4>)
 80027ca:	fba3 2301 	umull	r2, r3, r3, r1
 80027ce:	095b      	lsrs	r3, r3, #5
 80027d0:	2264      	movs	r2, #100	@ 0x64
 80027d2:	fb02 f303 	mul.w	r3, r2, r3
 80027d6:	1acb      	subs	r3, r1, r3
 80027d8:	00db      	lsls	r3, r3, #3
 80027da:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 80027de:	4b36      	ldr	r3, [pc, #216]	@ (80028b8 <UART_SetConfig+0x2d4>)
 80027e0:	fba3 2302 	umull	r2, r3, r3, r2
 80027e4:	095b      	lsrs	r3, r3, #5
 80027e6:	005b      	lsls	r3, r3, #1
 80027e8:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 80027ec:	441c      	add	r4, r3
 80027ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80027f2:	2200      	movs	r2, #0
 80027f4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80027f8:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 80027fc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8002800:	4642      	mov	r2, r8
 8002802:	464b      	mov	r3, r9
 8002804:	1891      	adds	r1, r2, r2
 8002806:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002808:	415b      	adcs	r3, r3
 800280a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800280c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8002810:	4641      	mov	r1, r8
 8002812:	1851      	adds	r1, r2, r1
 8002814:	6339      	str	r1, [r7, #48]	@ 0x30
 8002816:	4649      	mov	r1, r9
 8002818:	414b      	adcs	r3, r1
 800281a:	637b      	str	r3, [r7, #52]	@ 0x34
 800281c:	f04f 0200 	mov.w	r2, #0
 8002820:	f04f 0300 	mov.w	r3, #0
 8002824:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8002828:	4659      	mov	r1, fp
 800282a:	00cb      	lsls	r3, r1, #3
 800282c:	4651      	mov	r1, sl
 800282e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002832:	4651      	mov	r1, sl
 8002834:	00ca      	lsls	r2, r1, #3
 8002836:	4610      	mov	r0, r2
 8002838:	4619      	mov	r1, r3
 800283a:	4603      	mov	r3, r0
 800283c:	4642      	mov	r2, r8
 800283e:	189b      	adds	r3, r3, r2
 8002840:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8002844:	464b      	mov	r3, r9
 8002846:	460a      	mov	r2, r1
 8002848:	eb42 0303 	adc.w	r3, r2, r3
 800284c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002850:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800285c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8002860:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8002864:	460b      	mov	r3, r1
 8002866:	18db      	adds	r3, r3, r3
 8002868:	62bb      	str	r3, [r7, #40]	@ 0x28
 800286a:	4613      	mov	r3, r2
 800286c:	eb42 0303 	adc.w	r3, r2, r3
 8002870:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002872:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002876:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800287a:	f7fd fd01 	bl	8000280 <__aeabi_uldivmod>
 800287e:	4602      	mov	r2, r0
 8002880:	460b      	mov	r3, r1
 8002882:	4b0d      	ldr	r3, [pc, #52]	@ (80028b8 <UART_SetConfig+0x2d4>)
 8002884:	fba3 1302 	umull	r1, r3, r3, r2
 8002888:	095b      	lsrs	r3, r3, #5
 800288a:	2164      	movs	r1, #100	@ 0x64
 800288c:	fb01 f303 	mul.w	r3, r1, r3
 8002890:	1ad3      	subs	r3, r2, r3
 8002892:	00db      	lsls	r3, r3, #3
 8002894:	3332      	adds	r3, #50	@ 0x32
 8002896:	4a08      	ldr	r2, [pc, #32]	@ (80028b8 <UART_SetConfig+0x2d4>)
 8002898:	fba2 2303 	umull	r2, r3, r2, r3
 800289c:	095b      	lsrs	r3, r3, #5
 800289e:	f003 0207 	and.w	r2, r3, #7
 80028a2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	4422      	add	r2, r4
 80028aa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80028ac:	e106      	b.n	8002abc <UART_SetConfig+0x4d8>
 80028ae:	bf00      	nop
 80028b0:	40011000 	.word	0x40011000
 80028b4:	40011400 	.word	0x40011400
 80028b8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80028bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80028c0:	2200      	movs	r2, #0
 80028c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80028c6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80028ca:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80028ce:	4642      	mov	r2, r8
 80028d0:	464b      	mov	r3, r9
 80028d2:	1891      	adds	r1, r2, r2
 80028d4:	6239      	str	r1, [r7, #32]
 80028d6:	415b      	adcs	r3, r3
 80028d8:	627b      	str	r3, [r7, #36]	@ 0x24
 80028da:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80028de:	4641      	mov	r1, r8
 80028e0:	1854      	adds	r4, r2, r1
 80028e2:	4649      	mov	r1, r9
 80028e4:	eb43 0501 	adc.w	r5, r3, r1
 80028e8:	f04f 0200 	mov.w	r2, #0
 80028ec:	f04f 0300 	mov.w	r3, #0
 80028f0:	00eb      	lsls	r3, r5, #3
 80028f2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028f6:	00e2      	lsls	r2, r4, #3
 80028f8:	4614      	mov	r4, r2
 80028fa:	461d      	mov	r5, r3
 80028fc:	4643      	mov	r3, r8
 80028fe:	18e3      	adds	r3, r4, r3
 8002900:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002904:	464b      	mov	r3, r9
 8002906:	eb45 0303 	adc.w	r3, r5, r3
 800290a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800290e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002912:	685b      	ldr	r3, [r3, #4]
 8002914:	2200      	movs	r2, #0
 8002916:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800291a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800291e:	f04f 0200 	mov.w	r2, #0
 8002922:	f04f 0300 	mov.w	r3, #0
 8002926:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800292a:	4629      	mov	r1, r5
 800292c:	008b      	lsls	r3, r1, #2
 800292e:	4621      	mov	r1, r4
 8002930:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002934:	4621      	mov	r1, r4
 8002936:	008a      	lsls	r2, r1, #2
 8002938:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800293c:	f7fd fca0 	bl	8000280 <__aeabi_uldivmod>
 8002940:	4602      	mov	r2, r0
 8002942:	460b      	mov	r3, r1
 8002944:	4b60      	ldr	r3, [pc, #384]	@ (8002ac8 <UART_SetConfig+0x4e4>)
 8002946:	fba3 2302 	umull	r2, r3, r3, r2
 800294a:	095b      	lsrs	r3, r3, #5
 800294c:	011c      	lsls	r4, r3, #4
 800294e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002952:	2200      	movs	r2, #0
 8002954:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002958:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800295c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8002960:	4642      	mov	r2, r8
 8002962:	464b      	mov	r3, r9
 8002964:	1891      	adds	r1, r2, r2
 8002966:	61b9      	str	r1, [r7, #24]
 8002968:	415b      	adcs	r3, r3
 800296a:	61fb      	str	r3, [r7, #28]
 800296c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002970:	4641      	mov	r1, r8
 8002972:	1851      	adds	r1, r2, r1
 8002974:	6139      	str	r1, [r7, #16]
 8002976:	4649      	mov	r1, r9
 8002978:	414b      	adcs	r3, r1
 800297a:	617b      	str	r3, [r7, #20]
 800297c:	f04f 0200 	mov.w	r2, #0
 8002980:	f04f 0300 	mov.w	r3, #0
 8002984:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002988:	4659      	mov	r1, fp
 800298a:	00cb      	lsls	r3, r1, #3
 800298c:	4651      	mov	r1, sl
 800298e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002992:	4651      	mov	r1, sl
 8002994:	00ca      	lsls	r2, r1, #3
 8002996:	4610      	mov	r0, r2
 8002998:	4619      	mov	r1, r3
 800299a:	4603      	mov	r3, r0
 800299c:	4642      	mov	r2, r8
 800299e:	189b      	adds	r3, r3, r2
 80029a0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80029a4:	464b      	mov	r3, r9
 80029a6:	460a      	mov	r2, r1
 80029a8:	eb42 0303 	adc.w	r3, r2, r3
 80029ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80029b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	2200      	movs	r2, #0
 80029b8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80029ba:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80029bc:	f04f 0200 	mov.w	r2, #0
 80029c0:	f04f 0300 	mov.w	r3, #0
 80029c4:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80029c8:	4649      	mov	r1, r9
 80029ca:	008b      	lsls	r3, r1, #2
 80029cc:	4641      	mov	r1, r8
 80029ce:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80029d2:	4641      	mov	r1, r8
 80029d4:	008a      	lsls	r2, r1, #2
 80029d6:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 80029da:	f7fd fc51 	bl	8000280 <__aeabi_uldivmod>
 80029de:	4602      	mov	r2, r0
 80029e0:	460b      	mov	r3, r1
 80029e2:	4611      	mov	r1, r2
 80029e4:	4b38      	ldr	r3, [pc, #224]	@ (8002ac8 <UART_SetConfig+0x4e4>)
 80029e6:	fba3 2301 	umull	r2, r3, r3, r1
 80029ea:	095b      	lsrs	r3, r3, #5
 80029ec:	2264      	movs	r2, #100	@ 0x64
 80029ee:	fb02 f303 	mul.w	r3, r2, r3
 80029f2:	1acb      	subs	r3, r1, r3
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	3332      	adds	r3, #50	@ 0x32
 80029f8:	4a33      	ldr	r2, [pc, #204]	@ (8002ac8 <UART_SetConfig+0x4e4>)
 80029fa:	fba2 2303 	umull	r2, r3, r2, r3
 80029fe:	095b      	lsrs	r3, r3, #5
 8002a00:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002a04:	441c      	add	r4, r3
 8002a06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	673b      	str	r3, [r7, #112]	@ 0x70
 8002a0e:	677a      	str	r2, [r7, #116]	@ 0x74
 8002a10:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8002a14:	4642      	mov	r2, r8
 8002a16:	464b      	mov	r3, r9
 8002a18:	1891      	adds	r1, r2, r2
 8002a1a:	60b9      	str	r1, [r7, #8]
 8002a1c:	415b      	adcs	r3, r3
 8002a1e:	60fb      	str	r3, [r7, #12]
 8002a20:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002a24:	4641      	mov	r1, r8
 8002a26:	1851      	adds	r1, r2, r1
 8002a28:	6039      	str	r1, [r7, #0]
 8002a2a:	4649      	mov	r1, r9
 8002a2c:	414b      	adcs	r3, r1
 8002a2e:	607b      	str	r3, [r7, #4]
 8002a30:	f04f 0200 	mov.w	r2, #0
 8002a34:	f04f 0300 	mov.w	r3, #0
 8002a38:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002a3c:	4659      	mov	r1, fp
 8002a3e:	00cb      	lsls	r3, r1, #3
 8002a40:	4651      	mov	r1, sl
 8002a42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002a46:	4651      	mov	r1, sl
 8002a48:	00ca      	lsls	r2, r1, #3
 8002a4a:	4610      	mov	r0, r2
 8002a4c:	4619      	mov	r1, r3
 8002a4e:	4603      	mov	r3, r0
 8002a50:	4642      	mov	r2, r8
 8002a52:	189b      	adds	r3, r3, r2
 8002a54:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002a56:	464b      	mov	r3, r9
 8002a58:	460a      	mov	r2, r1
 8002a5a:	eb42 0303 	adc.w	r3, r2, r3
 8002a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002a60:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002a64:	685b      	ldr	r3, [r3, #4]
 8002a66:	2200      	movs	r2, #0
 8002a68:	663b      	str	r3, [r7, #96]	@ 0x60
 8002a6a:	667a      	str	r2, [r7, #100]	@ 0x64
 8002a6c:	f04f 0200 	mov.w	r2, #0
 8002a70:	f04f 0300 	mov.w	r3, #0
 8002a74:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8002a78:	4649      	mov	r1, r9
 8002a7a:	008b      	lsls	r3, r1, #2
 8002a7c:	4641      	mov	r1, r8
 8002a7e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8002a82:	4641      	mov	r1, r8
 8002a84:	008a      	lsls	r2, r1, #2
 8002a86:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8002a8a:	f7fd fbf9 	bl	8000280 <__aeabi_uldivmod>
 8002a8e:	4602      	mov	r2, r0
 8002a90:	460b      	mov	r3, r1
 8002a92:	4b0d      	ldr	r3, [pc, #52]	@ (8002ac8 <UART_SetConfig+0x4e4>)
 8002a94:	fba3 1302 	umull	r1, r3, r3, r2
 8002a98:	095b      	lsrs	r3, r3, #5
 8002a9a:	2164      	movs	r1, #100	@ 0x64
 8002a9c:	fb01 f303 	mul.w	r3, r1, r3
 8002aa0:	1ad3      	subs	r3, r2, r3
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	3332      	adds	r3, #50	@ 0x32
 8002aa6:	4a08      	ldr	r2, [pc, #32]	@ (8002ac8 <UART_SetConfig+0x4e4>)
 8002aa8:	fba2 2303 	umull	r2, r3, r2, r3
 8002aac:	095b      	lsrs	r3, r3, #5
 8002aae:	f003 020f 	and.w	r2, r3, #15
 8002ab2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4422      	add	r2, r4
 8002aba:	609a      	str	r2, [r3, #8]
}
 8002abc:	bf00      	nop
 8002abe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002ac8:	51eb851f 	.word	0x51eb851f

08002acc <std>:
 8002acc:	2300      	movs	r3, #0
 8002ace:	b510      	push	{r4, lr}
 8002ad0:	4604      	mov	r4, r0
 8002ad2:	e9c0 3300 	strd	r3, r3, [r0]
 8002ad6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002ada:	6083      	str	r3, [r0, #8]
 8002adc:	8181      	strh	r1, [r0, #12]
 8002ade:	6643      	str	r3, [r0, #100]	@ 0x64
 8002ae0:	81c2      	strh	r2, [r0, #14]
 8002ae2:	6183      	str	r3, [r0, #24]
 8002ae4:	4619      	mov	r1, r3
 8002ae6:	2208      	movs	r2, #8
 8002ae8:	305c      	adds	r0, #92	@ 0x5c
 8002aea:	f000 f9f9 	bl	8002ee0 <memset>
 8002aee:	4b0d      	ldr	r3, [pc, #52]	@ (8002b24 <std+0x58>)
 8002af0:	6263      	str	r3, [r4, #36]	@ 0x24
 8002af2:	4b0d      	ldr	r3, [pc, #52]	@ (8002b28 <std+0x5c>)
 8002af4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8002af6:	4b0d      	ldr	r3, [pc, #52]	@ (8002b2c <std+0x60>)
 8002af8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8002afa:	4b0d      	ldr	r3, [pc, #52]	@ (8002b30 <std+0x64>)
 8002afc:	6323      	str	r3, [r4, #48]	@ 0x30
 8002afe:	4b0d      	ldr	r3, [pc, #52]	@ (8002b34 <std+0x68>)
 8002b00:	6224      	str	r4, [r4, #32]
 8002b02:	429c      	cmp	r4, r3
 8002b04:	d006      	beq.n	8002b14 <std+0x48>
 8002b06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8002b0a:	4294      	cmp	r4, r2
 8002b0c:	d002      	beq.n	8002b14 <std+0x48>
 8002b0e:	33d0      	adds	r3, #208	@ 0xd0
 8002b10:	429c      	cmp	r4, r3
 8002b12:	d105      	bne.n	8002b20 <std+0x54>
 8002b14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8002b18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b1c:	f000 ba58 	b.w	8002fd0 <__retarget_lock_init_recursive>
 8002b20:	bd10      	pop	{r4, pc}
 8002b22:	bf00      	nop
 8002b24:	08002d31 	.word	0x08002d31
 8002b28:	08002d53 	.word	0x08002d53
 8002b2c:	08002d8b 	.word	0x08002d8b
 8002b30:	08002daf 	.word	0x08002daf
 8002b34:	2000010c 	.word	0x2000010c

08002b38 <stdio_exit_handler>:
 8002b38:	4a02      	ldr	r2, [pc, #8]	@ (8002b44 <stdio_exit_handler+0xc>)
 8002b3a:	4903      	ldr	r1, [pc, #12]	@ (8002b48 <stdio_exit_handler+0x10>)
 8002b3c:	4803      	ldr	r0, [pc, #12]	@ (8002b4c <stdio_exit_handler+0x14>)
 8002b3e:	f000 b869 	b.w	8002c14 <_fwalk_sglue>
 8002b42:	bf00      	nop
 8002b44:	2000000c 	.word	0x2000000c
 8002b48:	08003871 	.word	0x08003871
 8002b4c:	2000001c 	.word	0x2000001c

08002b50 <cleanup_stdio>:
 8002b50:	6841      	ldr	r1, [r0, #4]
 8002b52:	4b0c      	ldr	r3, [pc, #48]	@ (8002b84 <cleanup_stdio+0x34>)
 8002b54:	4299      	cmp	r1, r3
 8002b56:	b510      	push	{r4, lr}
 8002b58:	4604      	mov	r4, r0
 8002b5a:	d001      	beq.n	8002b60 <cleanup_stdio+0x10>
 8002b5c:	f000 fe88 	bl	8003870 <_fflush_r>
 8002b60:	68a1      	ldr	r1, [r4, #8]
 8002b62:	4b09      	ldr	r3, [pc, #36]	@ (8002b88 <cleanup_stdio+0x38>)
 8002b64:	4299      	cmp	r1, r3
 8002b66:	d002      	beq.n	8002b6e <cleanup_stdio+0x1e>
 8002b68:	4620      	mov	r0, r4
 8002b6a:	f000 fe81 	bl	8003870 <_fflush_r>
 8002b6e:	68e1      	ldr	r1, [r4, #12]
 8002b70:	4b06      	ldr	r3, [pc, #24]	@ (8002b8c <cleanup_stdio+0x3c>)
 8002b72:	4299      	cmp	r1, r3
 8002b74:	d004      	beq.n	8002b80 <cleanup_stdio+0x30>
 8002b76:	4620      	mov	r0, r4
 8002b78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002b7c:	f000 be78 	b.w	8003870 <_fflush_r>
 8002b80:	bd10      	pop	{r4, pc}
 8002b82:	bf00      	nop
 8002b84:	2000010c 	.word	0x2000010c
 8002b88:	20000174 	.word	0x20000174
 8002b8c:	200001dc 	.word	0x200001dc

08002b90 <global_stdio_init.part.0>:
 8002b90:	b510      	push	{r4, lr}
 8002b92:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc0 <global_stdio_init.part.0+0x30>)
 8002b94:	4c0b      	ldr	r4, [pc, #44]	@ (8002bc4 <global_stdio_init.part.0+0x34>)
 8002b96:	4a0c      	ldr	r2, [pc, #48]	@ (8002bc8 <global_stdio_init.part.0+0x38>)
 8002b98:	601a      	str	r2, [r3, #0]
 8002b9a:	4620      	mov	r0, r4
 8002b9c:	2200      	movs	r2, #0
 8002b9e:	2104      	movs	r1, #4
 8002ba0:	f7ff ff94 	bl	8002acc <std>
 8002ba4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8002ba8:	2201      	movs	r2, #1
 8002baa:	2109      	movs	r1, #9
 8002bac:	f7ff ff8e 	bl	8002acc <std>
 8002bb0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8002bb4:	2202      	movs	r2, #2
 8002bb6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bba:	2112      	movs	r1, #18
 8002bbc:	f7ff bf86 	b.w	8002acc <std>
 8002bc0:	20000244 	.word	0x20000244
 8002bc4:	2000010c 	.word	0x2000010c
 8002bc8:	08002b39 	.word	0x08002b39

08002bcc <__sfp_lock_acquire>:
 8002bcc:	4801      	ldr	r0, [pc, #4]	@ (8002bd4 <__sfp_lock_acquire+0x8>)
 8002bce:	f000 ba00 	b.w	8002fd2 <__retarget_lock_acquire_recursive>
 8002bd2:	bf00      	nop
 8002bd4:	2000024d 	.word	0x2000024d

08002bd8 <__sfp_lock_release>:
 8002bd8:	4801      	ldr	r0, [pc, #4]	@ (8002be0 <__sfp_lock_release+0x8>)
 8002bda:	f000 b9fb 	b.w	8002fd4 <__retarget_lock_release_recursive>
 8002bde:	bf00      	nop
 8002be0:	2000024d 	.word	0x2000024d

08002be4 <__sinit>:
 8002be4:	b510      	push	{r4, lr}
 8002be6:	4604      	mov	r4, r0
 8002be8:	f7ff fff0 	bl	8002bcc <__sfp_lock_acquire>
 8002bec:	6a23      	ldr	r3, [r4, #32]
 8002bee:	b11b      	cbz	r3, 8002bf8 <__sinit+0x14>
 8002bf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002bf4:	f7ff bff0 	b.w	8002bd8 <__sfp_lock_release>
 8002bf8:	4b04      	ldr	r3, [pc, #16]	@ (8002c0c <__sinit+0x28>)
 8002bfa:	6223      	str	r3, [r4, #32]
 8002bfc:	4b04      	ldr	r3, [pc, #16]	@ (8002c10 <__sinit+0x2c>)
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d1f5      	bne.n	8002bf0 <__sinit+0xc>
 8002c04:	f7ff ffc4 	bl	8002b90 <global_stdio_init.part.0>
 8002c08:	e7f2      	b.n	8002bf0 <__sinit+0xc>
 8002c0a:	bf00      	nop
 8002c0c:	08002b51 	.word	0x08002b51
 8002c10:	20000244 	.word	0x20000244

08002c14 <_fwalk_sglue>:
 8002c14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002c18:	4607      	mov	r7, r0
 8002c1a:	4688      	mov	r8, r1
 8002c1c:	4614      	mov	r4, r2
 8002c1e:	2600      	movs	r6, #0
 8002c20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002c24:	f1b9 0901 	subs.w	r9, r9, #1
 8002c28:	d505      	bpl.n	8002c36 <_fwalk_sglue+0x22>
 8002c2a:	6824      	ldr	r4, [r4, #0]
 8002c2c:	2c00      	cmp	r4, #0
 8002c2e:	d1f7      	bne.n	8002c20 <_fwalk_sglue+0xc>
 8002c30:	4630      	mov	r0, r6
 8002c32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002c36:	89ab      	ldrh	r3, [r5, #12]
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	d907      	bls.n	8002c4c <_fwalk_sglue+0x38>
 8002c3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002c40:	3301      	adds	r3, #1
 8002c42:	d003      	beq.n	8002c4c <_fwalk_sglue+0x38>
 8002c44:	4629      	mov	r1, r5
 8002c46:	4638      	mov	r0, r7
 8002c48:	47c0      	blx	r8
 8002c4a:	4306      	orrs	r6, r0
 8002c4c:	3568      	adds	r5, #104	@ 0x68
 8002c4e:	e7e9      	b.n	8002c24 <_fwalk_sglue+0x10>

08002c50 <iprintf>:
 8002c50:	b40f      	push	{r0, r1, r2, r3}
 8002c52:	b507      	push	{r0, r1, r2, lr}
 8002c54:	4906      	ldr	r1, [pc, #24]	@ (8002c70 <iprintf+0x20>)
 8002c56:	ab04      	add	r3, sp, #16
 8002c58:	6808      	ldr	r0, [r1, #0]
 8002c5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8002c5e:	6881      	ldr	r1, [r0, #8]
 8002c60:	9301      	str	r3, [sp, #4]
 8002c62:	f000 fadb 	bl	800321c <_vfiprintf_r>
 8002c66:	b003      	add	sp, #12
 8002c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8002c6c:	b004      	add	sp, #16
 8002c6e:	4770      	bx	lr
 8002c70:	20000018 	.word	0x20000018

08002c74 <_puts_r>:
 8002c74:	6a03      	ldr	r3, [r0, #32]
 8002c76:	b570      	push	{r4, r5, r6, lr}
 8002c78:	6884      	ldr	r4, [r0, #8]
 8002c7a:	4605      	mov	r5, r0
 8002c7c:	460e      	mov	r6, r1
 8002c7e:	b90b      	cbnz	r3, 8002c84 <_puts_r+0x10>
 8002c80:	f7ff ffb0 	bl	8002be4 <__sinit>
 8002c84:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002c86:	07db      	lsls	r3, r3, #31
 8002c88:	d405      	bmi.n	8002c96 <_puts_r+0x22>
 8002c8a:	89a3      	ldrh	r3, [r4, #12]
 8002c8c:	0598      	lsls	r0, r3, #22
 8002c8e:	d402      	bmi.n	8002c96 <_puts_r+0x22>
 8002c90:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002c92:	f000 f99e 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 8002c96:	89a3      	ldrh	r3, [r4, #12]
 8002c98:	0719      	lsls	r1, r3, #28
 8002c9a:	d502      	bpl.n	8002ca2 <_puts_r+0x2e>
 8002c9c:	6923      	ldr	r3, [r4, #16]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d135      	bne.n	8002d0e <_puts_r+0x9a>
 8002ca2:	4621      	mov	r1, r4
 8002ca4:	4628      	mov	r0, r5
 8002ca6:	f000 f8c5 	bl	8002e34 <__swsetup_r>
 8002caa:	b380      	cbz	r0, 8002d0e <_puts_r+0x9a>
 8002cac:	f04f 35ff 	mov.w	r5, #4294967295
 8002cb0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8002cb2:	07da      	lsls	r2, r3, #31
 8002cb4:	d405      	bmi.n	8002cc2 <_puts_r+0x4e>
 8002cb6:	89a3      	ldrh	r3, [r4, #12]
 8002cb8:	059b      	lsls	r3, r3, #22
 8002cba:	d402      	bmi.n	8002cc2 <_puts_r+0x4e>
 8002cbc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8002cbe:	f000 f989 	bl	8002fd4 <__retarget_lock_release_recursive>
 8002cc2:	4628      	mov	r0, r5
 8002cc4:	bd70      	pop	{r4, r5, r6, pc}
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	da04      	bge.n	8002cd4 <_puts_r+0x60>
 8002cca:	69a2      	ldr	r2, [r4, #24]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	dc17      	bgt.n	8002d00 <_puts_r+0x8c>
 8002cd0:	290a      	cmp	r1, #10
 8002cd2:	d015      	beq.n	8002d00 <_puts_r+0x8c>
 8002cd4:	6823      	ldr	r3, [r4, #0]
 8002cd6:	1c5a      	adds	r2, r3, #1
 8002cd8:	6022      	str	r2, [r4, #0]
 8002cda:	7019      	strb	r1, [r3, #0]
 8002cdc:	68a3      	ldr	r3, [r4, #8]
 8002cde:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	60a3      	str	r3, [r4, #8]
 8002ce6:	2900      	cmp	r1, #0
 8002ce8:	d1ed      	bne.n	8002cc6 <_puts_r+0x52>
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	da11      	bge.n	8002d12 <_puts_r+0x9e>
 8002cee:	4622      	mov	r2, r4
 8002cf0:	210a      	movs	r1, #10
 8002cf2:	4628      	mov	r0, r5
 8002cf4:	f000 f85f 	bl	8002db6 <__swbuf_r>
 8002cf8:	3001      	adds	r0, #1
 8002cfa:	d0d7      	beq.n	8002cac <_puts_r+0x38>
 8002cfc:	250a      	movs	r5, #10
 8002cfe:	e7d7      	b.n	8002cb0 <_puts_r+0x3c>
 8002d00:	4622      	mov	r2, r4
 8002d02:	4628      	mov	r0, r5
 8002d04:	f000 f857 	bl	8002db6 <__swbuf_r>
 8002d08:	3001      	adds	r0, #1
 8002d0a:	d1e7      	bne.n	8002cdc <_puts_r+0x68>
 8002d0c:	e7ce      	b.n	8002cac <_puts_r+0x38>
 8002d0e:	3e01      	subs	r6, #1
 8002d10:	e7e4      	b.n	8002cdc <_puts_r+0x68>
 8002d12:	6823      	ldr	r3, [r4, #0]
 8002d14:	1c5a      	adds	r2, r3, #1
 8002d16:	6022      	str	r2, [r4, #0]
 8002d18:	220a      	movs	r2, #10
 8002d1a:	701a      	strb	r2, [r3, #0]
 8002d1c:	e7ee      	b.n	8002cfc <_puts_r+0x88>
	...

08002d20 <puts>:
 8002d20:	4b02      	ldr	r3, [pc, #8]	@ (8002d2c <puts+0xc>)
 8002d22:	4601      	mov	r1, r0
 8002d24:	6818      	ldr	r0, [r3, #0]
 8002d26:	f7ff bfa5 	b.w	8002c74 <_puts_r>
 8002d2a:	bf00      	nop
 8002d2c:	20000018 	.word	0x20000018

08002d30 <__sread>:
 8002d30:	b510      	push	{r4, lr}
 8002d32:	460c      	mov	r4, r1
 8002d34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d38:	f000 f8fc 	bl	8002f34 <_read_r>
 8002d3c:	2800      	cmp	r0, #0
 8002d3e:	bfab      	itete	ge
 8002d40:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8002d42:	89a3      	ldrhlt	r3, [r4, #12]
 8002d44:	181b      	addge	r3, r3, r0
 8002d46:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8002d4a:	bfac      	ite	ge
 8002d4c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8002d4e:	81a3      	strhlt	r3, [r4, #12]
 8002d50:	bd10      	pop	{r4, pc}

08002d52 <__swrite>:
 8002d52:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002d56:	461f      	mov	r7, r3
 8002d58:	898b      	ldrh	r3, [r1, #12]
 8002d5a:	05db      	lsls	r3, r3, #23
 8002d5c:	4605      	mov	r5, r0
 8002d5e:	460c      	mov	r4, r1
 8002d60:	4616      	mov	r6, r2
 8002d62:	d505      	bpl.n	8002d70 <__swrite+0x1e>
 8002d64:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d68:	2302      	movs	r3, #2
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	f000 f8d0 	bl	8002f10 <_lseek_r>
 8002d70:	89a3      	ldrh	r3, [r4, #12]
 8002d72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002d76:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d7a:	81a3      	strh	r3, [r4, #12]
 8002d7c:	4632      	mov	r2, r6
 8002d7e:	463b      	mov	r3, r7
 8002d80:	4628      	mov	r0, r5
 8002d82:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002d86:	f000 b8e7 	b.w	8002f58 <_write_r>

08002d8a <__sseek>:
 8002d8a:	b510      	push	{r4, lr}
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002d92:	f000 f8bd 	bl	8002f10 <_lseek_r>
 8002d96:	1c43      	adds	r3, r0, #1
 8002d98:	89a3      	ldrh	r3, [r4, #12]
 8002d9a:	bf15      	itete	ne
 8002d9c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8002d9e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8002da2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8002da6:	81a3      	strheq	r3, [r4, #12]
 8002da8:	bf18      	it	ne
 8002daa:	81a3      	strhne	r3, [r4, #12]
 8002dac:	bd10      	pop	{r4, pc}

08002dae <__sclose>:
 8002dae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002db2:	f000 b89d 	b.w	8002ef0 <_close_r>

08002db6 <__swbuf_r>:
 8002db6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002db8:	460e      	mov	r6, r1
 8002dba:	4614      	mov	r4, r2
 8002dbc:	4605      	mov	r5, r0
 8002dbe:	b118      	cbz	r0, 8002dc8 <__swbuf_r+0x12>
 8002dc0:	6a03      	ldr	r3, [r0, #32]
 8002dc2:	b90b      	cbnz	r3, 8002dc8 <__swbuf_r+0x12>
 8002dc4:	f7ff ff0e 	bl	8002be4 <__sinit>
 8002dc8:	69a3      	ldr	r3, [r4, #24]
 8002dca:	60a3      	str	r3, [r4, #8]
 8002dcc:	89a3      	ldrh	r3, [r4, #12]
 8002dce:	071a      	lsls	r2, r3, #28
 8002dd0:	d501      	bpl.n	8002dd6 <__swbuf_r+0x20>
 8002dd2:	6923      	ldr	r3, [r4, #16]
 8002dd4:	b943      	cbnz	r3, 8002de8 <__swbuf_r+0x32>
 8002dd6:	4621      	mov	r1, r4
 8002dd8:	4628      	mov	r0, r5
 8002dda:	f000 f82b 	bl	8002e34 <__swsetup_r>
 8002dde:	b118      	cbz	r0, 8002de8 <__swbuf_r+0x32>
 8002de0:	f04f 37ff 	mov.w	r7, #4294967295
 8002de4:	4638      	mov	r0, r7
 8002de6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002de8:	6823      	ldr	r3, [r4, #0]
 8002dea:	6922      	ldr	r2, [r4, #16]
 8002dec:	1a98      	subs	r0, r3, r2
 8002dee:	6963      	ldr	r3, [r4, #20]
 8002df0:	b2f6      	uxtb	r6, r6
 8002df2:	4283      	cmp	r3, r0
 8002df4:	4637      	mov	r7, r6
 8002df6:	dc05      	bgt.n	8002e04 <__swbuf_r+0x4e>
 8002df8:	4621      	mov	r1, r4
 8002dfa:	4628      	mov	r0, r5
 8002dfc:	f000 fd38 	bl	8003870 <_fflush_r>
 8002e00:	2800      	cmp	r0, #0
 8002e02:	d1ed      	bne.n	8002de0 <__swbuf_r+0x2a>
 8002e04:	68a3      	ldr	r3, [r4, #8]
 8002e06:	3b01      	subs	r3, #1
 8002e08:	60a3      	str	r3, [r4, #8]
 8002e0a:	6823      	ldr	r3, [r4, #0]
 8002e0c:	1c5a      	adds	r2, r3, #1
 8002e0e:	6022      	str	r2, [r4, #0]
 8002e10:	701e      	strb	r6, [r3, #0]
 8002e12:	6962      	ldr	r2, [r4, #20]
 8002e14:	1c43      	adds	r3, r0, #1
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d004      	beq.n	8002e24 <__swbuf_r+0x6e>
 8002e1a:	89a3      	ldrh	r3, [r4, #12]
 8002e1c:	07db      	lsls	r3, r3, #31
 8002e1e:	d5e1      	bpl.n	8002de4 <__swbuf_r+0x2e>
 8002e20:	2e0a      	cmp	r6, #10
 8002e22:	d1df      	bne.n	8002de4 <__swbuf_r+0x2e>
 8002e24:	4621      	mov	r1, r4
 8002e26:	4628      	mov	r0, r5
 8002e28:	f000 fd22 	bl	8003870 <_fflush_r>
 8002e2c:	2800      	cmp	r0, #0
 8002e2e:	d0d9      	beq.n	8002de4 <__swbuf_r+0x2e>
 8002e30:	e7d6      	b.n	8002de0 <__swbuf_r+0x2a>
	...

08002e34 <__swsetup_r>:
 8002e34:	b538      	push	{r3, r4, r5, lr}
 8002e36:	4b29      	ldr	r3, [pc, #164]	@ (8002edc <__swsetup_r+0xa8>)
 8002e38:	4605      	mov	r5, r0
 8002e3a:	6818      	ldr	r0, [r3, #0]
 8002e3c:	460c      	mov	r4, r1
 8002e3e:	b118      	cbz	r0, 8002e48 <__swsetup_r+0x14>
 8002e40:	6a03      	ldr	r3, [r0, #32]
 8002e42:	b90b      	cbnz	r3, 8002e48 <__swsetup_r+0x14>
 8002e44:	f7ff fece 	bl	8002be4 <__sinit>
 8002e48:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002e4c:	0719      	lsls	r1, r3, #28
 8002e4e:	d422      	bmi.n	8002e96 <__swsetup_r+0x62>
 8002e50:	06da      	lsls	r2, r3, #27
 8002e52:	d407      	bmi.n	8002e64 <__swsetup_r+0x30>
 8002e54:	2209      	movs	r2, #9
 8002e56:	602a      	str	r2, [r5, #0]
 8002e58:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e5c:	81a3      	strh	r3, [r4, #12]
 8002e5e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e62:	e033      	b.n	8002ecc <__swsetup_r+0x98>
 8002e64:	0758      	lsls	r0, r3, #29
 8002e66:	d512      	bpl.n	8002e8e <__swsetup_r+0x5a>
 8002e68:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8002e6a:	b141      	cbz	r1, 8002e7e <__swsetup_r+0x4a>
 8002e6c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8002e70:	4299      	cmp	r1, r3
 8002e72:	d002      	beq.n	8002e7a <__swsetup_r+0x46>
 8002e74:	4628      	mov	r0, r5
 8002e76:	f000 f8af 	bl	8002fd8 <_free_r>
 8002e7a:	2300      	movs	r3, #0
 8002e7c:	6363      	str	r3, [r4, #52]	@ 0x34
 8002e7e:	89a3      	ldrh	r3, [r4, #12]
 8002e80:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8002e84:	81a3      	strh	r3, [r4, #12]
 8002e86:	2300      	movs	r3, #0
 8002e88:	6063      	str	r3, [r4, #4]
 8002e8a:	6923      	ldr	r3, [r4, #16]
 8002e8c:	6023      	str	r3, [r4, #0]
 8002e8e:	89a3      	ldrh	r3, [r4, #12]
 8002e90:	f043 0308 	orr.w	r3, r3, #8
 8002e94:	81a3      	strh	r3, [r4, #12]
 8002e96:	6923      	ldr	r3, [r4, #16]
 8002e98:	b94b      	cbnz	r3, 8002eae <__swsetup_r+0x7a>
 8002e9a:	89a3      	ldrh	r3, [r4, #12]
 8002e9c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8002ea0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ea4:	d003      	beq.n	8002eae <__swsetup_r+0x7a>
 8002ea6:	4621      	mov	r1, r4
 8002ea8:	4628      	mov	r0, r5
 8002eaa:	f000 fd2f 	bl	800390c <__smakebuf_r>
 8002eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002eb2:	f013 0201 	ands.w	r2, r3, #1
 8002eb6:	d00a      	beq.n	8002ece <__swsetup_r+0x9a>
 8002eb8:	2200      	movs	r2, #0
 8002eba:	60a2      	str	r2, [r4, #8]
 8002ebc:	6962      	ldr	r2, [r4, #20]
 8002ebe:	4252      	negs	r2, r2
 8002ec0:	61a2      	str	r2, [r4, #24]
 8002ec2:	6922      	ldr	r2, [r4, #16]
 8002ec4:	b942      	cbnz	r2, 8002ed8 <__swsetup_r+0xa4>
 8002ec6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8002eca:	d1c5      	bne.n	8002e58 <__swsetup_r+0x24>
 8002ecc:	bd38      	pop	{r3, r4, r5, pc}
 8002ece:	0799      	lsls	r1, r3, #30
 8002ed0:	bf58      	it	pl
 8002ed2:	6962      	ldrpl	r2, [r4, #20]
 8002ed4:	60a2      	str	r2, [r4, #8]
 8002ed6:	e7f4      	b.n	8002ec2 <__swsetup_r+0x8e>
 8002ed8:	2000      	movs	r0, #0
 8002eda:	e7f7      	b.n	8002ecc <__swsetup_r+0x98>
 8002edc:	20000018 	.word	0x20000018

08002ee0 <memset>:
 8002ee0:	4402      	add	r2, r0
 8002ee2:	4603      	mov	r3, r0
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d100      	bne.n	8002eea <memset+0xa>
 8002ee8:	4770      	bx	lr
 8002eea:	f803 1b01 	strb.w	r1, [r3], #1
 8002eee:	e7f9      	b.n	8002ee4 <memset+0x4>

08002ef0 <_close_r>:
 8002ef0:	b538      	push	{r3, r4, r5, lr}
 8002ef2:	4d06      	ldr	r5, [pc, #24]	@ (8002f0c <_close_r+0x1c>)
 8002ef4:	2300      	movs	r3, #0
 8002ef6:	4604      	mov	r4, r0
 8002ef8:	4608      	mov	r0, r1
 8002efa:	602b      	str	r3, [r5, #0]
 8002efc:	f7fd fda0 	bl	8000a40 <_close>
 8002f00:	1c43      	adds	r3, r0, #1
 8002f02:	d102      	bne.n	8002f0a <_close_r+0x1a>
 8002f04:	682b      	ldr	r3, [r5, #0]
 8002f06:	b103      	cbz	r3, 8002f0a <_close_r+0x1a>
 8002f08:	6023      	str	r3, [r4, #0]
 8002f0a:	bd38      	pop	{r3, r4, r5, pc}
 8002f0c:	20000248 	.word	0x20000248

08002f10 <_lseek_r>:
 8002f10:	b538      	push	{r3, r4, r5, lr}
 8002f12:	4d07      	ldr	r5, [pc, #28]	@ (8002f30 <_lseek_r+0x20>)
 8002f14:	4604      	mov	r4, r0
 8002f16:	4608      	mov	r0, r1
 8002f18:	4611      	mov	r1, r2
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	602a      	str	r2, [r5, #0]
 8002f1e:	461a      	mov	r2, r3
 8002f20:	f7fd fdb5 	bl	8000a8e <_lseek>
 8002f24:	1c43      	adds	r3, r0, #1
 8002f26:	d102      	bne.n	8002f2e <_lseek_r+0x1e>
 8002f28:	682b      	ldr	r3, [r5, #0]
 8002f2a:	b103      	cbz	r3, 8002f2e <_lseek_r+0x1e>
 8002f2c:	6023      	str	r3, [r4, #0]
 8002f2e:	bd38      	pop	{r3, r4, r5, pc}
 8002f30:	20000248 	.word	0x20000248

08002f34 <_read_r>:
 8002f34:	b538      	push	{r3, r4, r5, lr}
 8002f36:	4d07      	ldr	r5, [pc, #28]	@ (8002f54 <_read_r+0x20>)
 8002f38:	4604      	mov	r4, r0
 8002f3a:	4608      	mov	r0, r1
 8002f3c:	4611      	mov	r1, r2
 8002f3e:	2200      	movs	r2, #0
 8002f40:	602a      	str	r2, [r5, #0]
 8002f42:	461a      	mov	r2, r3
 8002f44:	f7fd fd43 	bl	80009ce <_read>
 8002f48:	1c43      	adds	r3, r0, #1
 8002f4a:	d102      	bne.n	8002f52 <_read_r+0x1e>
 8002f4c:	682b      	ldr	r3, [r5, #0]
 8002f4e:	b103      	cbz	r3, 8002f52 <_read_r+0x1e>
 8002f50:	6023      	str	r3, [r4, #0]
 8002f52:	bd38      	pop	{r3, r4, r5, pc}
 8002f54:	20000248 	.word	0x20000248

08002f58 <_write_r>:
 8002f58:	b538      	push	{r3, r4, r5, lr}
 8002f5a:	4d07      	ldr	r5, [pc, #28]	@ (8002f78 <_write_r+0x20>)
 8002f5c:	4604      	mov	r4, r0
 8002f5e:	4608      	mov	r0, r1
 8002f60:	4611      	mov	r1, r2
 8002f62:	2200      	movs	r2, #0
 8002f64:	602a      	str	r2, [r5, #0]
 8002f66:	461a      	mov	r2, r3
 8002f68:	f7fd fd4e 	bl	8000a08 <_write>
 8002f6c:	1c43      	adds	r3, r0, #1
 8002f6e:	d102      	bne.n	8002f76 <_write_r+0x1e>
 8002f70:	682b      	ldr	r3, [r5, #0]
 8002f72:	b103      	cbz	r3, 8002f76 <_write_r+0x1e>
 8002f74:	6023      	str	r3, [r4, #0]
 8002f76:	bd38      	pop	{r3, r4, r5, pc}
 8002f78:	20000248 	.word	0x20000248

08002f7c <__errno>:
 8002f7c:	4b01      	ldr	r3, [pc, #4]	@ (8002f84 <__errno+0x8>)
 8002f7e:	6818      	ldr	r0, [r3, #0]
 8002f80:	4770      	bx	lr
 8002f82:	bf00      	nop
 8002f84:	20000018 	.word	0x20000018

08002f88 <__libc_init_array>:
 8002f88:	b570      	push	{r4, r5, r6, lr}
 8002f8a:	4d0d      	ldr	r5, [pc, #52]	@ (8002fc0 <__libc_init_array+0x38>)
 8002f8c:	4c0d      	ldr	r4, [pc, #52]	@ (8002fc4 <__libc_init_array+0x3c>)
 8002f8e:	1b64      	subs	r4, r4, r5
 8002f90:	10a4      	asrs	r4, r4, #2
 8002f92:	2600      	movs	r6, #0
 8002f94:	42a6      	cmp	r6, r4
 8002f96:	d109      	bne.n	8002fac <__libc_init_array+0x24>
 8002f98:	4d0b      	ldr	r5, [pc, #44]	@ (8002fc8 <__libc_init_array+0x40>)
 8002f9a:	4c0c      	ldr	r4, [pc, #48]	@ (8002fcc <__libc_init_array+0x44>)
 8002f9c:	f000 fd24 	bl	80039e8 <_init>
 8002fa0:	1b64      	subs	r4, r4, r5
 8002fa2:	10a4      	asrs	r4, r4, #2
 8002fa4:	2600      	movs	r6, #0
 8002fa6:	42a6      	cmp	r6, r4
 8002fa8:	d105      	bne.n	8002fb6 <__libc_init_array+0x2e>
 8002faa:	bd70      	pop	{r4, r5, r6, pc}
 8002fac:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fb0:	4798      	blx	r3
 8002fb2:	3601      	adds	r6, #1
 8002fb4:	e7ee      	b.n	8002f94 <__libc_init_array+0xc>
 8002fb6:	f855 3b04 	ldr.w	r3, [r5], #4
 8002fba:	4798      	blx	r3
 8002fbc:	3601      	adds	r6, #1
 8002fbe:	e7f2      	b.n	8002fa6 <__libc_init_array+0x1e>
 8002fc0:	08003a84 	.word	0x08003a84
 8002fc4:	08003a84 	.word	0x08003a84
 8002fc8:	08003a84 	.word	0x08003a84
 8002fcc:	08003a88 	.word	0x08003a88

08002fd0 <__retarget_lock_init_recursive>:
 8002fd0:	4770      	bx	lr

08002fd2 <__retarget_lock_acquire_recursive>:
 8002fd2:	4770      	bx	lr

08002fd4 <__retarget_lock_release_recursive>:
 8002fd4:	4770      	bx	lr
	...

08002fd8 <_free_r>:
 8002fd8:	b538      	push	{r3, r4, r5, lr}
 8002fda:	4605      	mov	r5, r0
 8002fdc:	2900      	cmp	r1, #0
 8002fde:	d041      	beq.n	8003064 <_free_r+0x8c>
 8002fe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002fe4:	1f0c      	subs	r4, r1, #4
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	bfb8      	it	lt
 8002fea:	18e4      	addlt	r4, r4, r3
 8002fec:	f000 f8e0 	bl	80031b0 <__malloc_lock>
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	@ (8003068 <_free_r+0x90>)
 8002ff2:	6813      	ldr	r3, [r2, #0]
 8002ff4:	b933      	cbnz	r3, 8003004 <_free_r+0x2c>
 8002ff6:	6063      	str	r3, [r4, #4]
 8002ff8:	6014      	str	r4, [r2, #0]
 8002ffa:	4628      	mov	r0, r5
 8002ffc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8003000:	f000 b8dc 	b.w	80031bc <__malloc_unlock>
 8003004:	42a3      	cmp	r3, r4
 8003006:	d908      	bls.n	800301a <_free_r+0x42>
 8003008:	6820      	ldr	r0, [r4, #0]
 800300a:	1821      	adds	r1, r4, r0
 800300c:	428b      	cmp	r3, r1
 800300e:	bf01      	itttt	eq
 8003010:	6819      	ldreq	r1, [r3, #0]
 8003012:	685b      	ldreq	r3, [r3, #4]
 8003014:	1809      	addeq	r1, r1, r0
 8003016:	6021      	streq	r1, [r4, #0]
 8003018:	e7ed      	b.n	8002ff6 <_free_r+0x1e>
 800301a:	461a      	mov	r2, r3
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	b10b      	cbz	r3, 8003024 <_free_r+0x4c>
 8003020:	42a3      	cmp	r3, r4
 8003022:	d9fa      	bls.n	800301a <_free_r+0x42>
 8003024:	6811      	ldr	r1, [r2, #0]
 8003026:	1850      	adds	r0, r2, r1
 8003028:	42a0      	cmp	r0, r4
 800302a:	d10b      	bne.n	8003044 <_free_r+0x6c>
 800302c:	6820      	ldr	r0, [r4, #0]
 800302e:	4401      	add	r1, r0
 8003030:	1850      	adds	r0, r2, r1
 8003032:	4283      	cmp	r3, r0
 8003034:	6011      	str	r1, [r2, #0]
 8003036:	d1e0      	bne.n	8002ffa <_free_r+0x22>
 8003038:	6818      	ldr	r0, [r3, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	6053      	str	r3, [r2, #4]
 800303e:	4408      	add	r0, r1
 8003040:	6010      	str	r0, [r2, #0]
 8003042:	e7da      	b.n	8002ffa <_free_r+0x22>
 8003044:	d902      	bls.n	800304c <_free_r+0x74>
 8003046:	230c      	movs	r3, #12
 8003048:	602b      	str	r3, [r5, #0]
 800304a:	e7d6      	b.n	8002ffa <_free_r+0x22>
 800304c:	6820      	ldr	r0, [r4, #0]
 800304e:	1821      	adds	r1, r4, r0
 8003050:	428b      	cmp	r3, r1
 8003052:	bf04      	itt	eq
 8003054:	6819      	ldreq	r1, [r3, #0]
 8003056:	685b      	ldreq	r3, [r3, #4]
 8003058:	6063      	str	r3, [r4, #4]
 800305a:	bf04      	itt	eq
 800305c:	1809      	addeq	r1, r1, r0
 800305e:	6021      	streq	r1, [r4, #0]
 8003060:	6054      	str	r4, [r2, #4]
 8003062:	e7ca      	b.n	8002ffa <_free_r+0x22>
 8003064:	bd38      	pop	{r3, r4, r5, pc}
 8003066:	bf00      	nop
 8003068:	20000254 	.word	0x20000254

0800306c <sbrk_aligned>:
 800306c:	b570      	push	{r4, r5, r6, lr}
 800306e:	4e0f      	ldr	r6, [pc, #60]	@ (80030ac <sbrk_aligned+0x40>)
 8003070:	460c      	mov	r4, r1
 8003072:	6831      	ldr	r1, [r6, #0]
 8003074:	4605      	mov	r5, r0
 8003076:	b911      	cbnz	r1, 800307e <sbrk_aligned+0x12>
 8003078:	f000 fca6 	bl	80039c8 <_sbrk_r>
 800307c:	6030      	str	r0, [r6, #0]
 800307e:	4621      	mov	r1, r4
 8003080:	4628      	mov	r0, r5
 8003082:	f000 fca1 	bl	80039c8 <_sbrk_r>
 8003086:	1c43      	adds	r3, r0, #1
 8003088:	d103      	bne.n	8003092 <sbrk_aligned+0x26>
 800308a:	f04f 34ff 	mov.w	r4, #4294967295
 800308e:	4620      	mov	r0, r4
 8003090:	bd70      	pop	{r4, r5, r6, pc}
 8003092:	1cc4      	adds	r4, r0, #3
 8003094:	f024 0403 	bic.w	r4, r4, #3
 8003098:	42a0      	cmp	r0, r4
 800309a:	d0f8      	beq.n	800308e <sbrk_aligned+0x22>
 800309c:	1a21      	subs	r1, r4, r0
 800309e:	4628      	mov	r0, r5
 80030a0:	f000 fc92 	bl	80039c8 <_sbrk_r>
 80030a4:	3001      	adds	r0, #1
 80030a6:	d1f2      	bne.n	800308e <sbrk_aligned+0x22>
 80030a8:	e7ef      	b.n	800308a <sbrk_aligned+0x1e>
 80030aa:	bf00      	nop
 80030ac:	20000250 	.word	0x20000250

080030b0 <_malloc_r>:
 80030b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80030b4:	1ccd      	adds	r5, r1, #3
 80030b6:	f025 0503 	bic.w	r5, r5, #3
 80030ba:	3508      	adds	r5, #8
 80030bc:	2d0c      	cmp	r5, #12
 80030be:	bf38      	it	cc
 80030c0:	250c      	movcc	r5, #12
 80030c2:	2d00      	cmp	r5, #0
 80030c4:	4606      	mov	r6, r0
 80030c6:	db01      	blt.n	80030cc <_malloc_r+0x1c>
 80030c8:	42a9      	cmp	r1, r5
 80030ca:	d904      	bls.n	80030d6 <_malloc_r+0x26>
 80030cc:	230c      	movs	r3, #12
 80030ce:	6033      	str	r3, [r6, #0]
 80030d0:	2000      	movs	r0, #0
 80030d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80030d6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80031ac <_malloc_r+0xfc>
 80030da:	f000 f869 	bl	80031b0 <__malloc_lock>
 80030de:	f8d8 3000 	ldr.w	r3, [r8]
 80030e2:	461c      	mov	r4, r3
 80030e4:	bb44      	cbnz	r4, 8003138 <_malloc_r+0x88>
 80030e6:	4629      	mov	r1, r5
 80030e8:	4630      	mov	r0, r6
 80030ea:	f7ff ffbf 	bl	800306c <sbrk_aligned>
 80030ee:	1c43      	adds	r3, r0, #1
 80030f0:	4604      	mov	r4, r0
 80030f2:	d158      	bne.n	80031a6 <_malloc_r+0xf6>
 80030f4:	f8d8 4000 	ldr.w	r4, [r8]
 80030f8:	4627      	mov	r7, r4
 80030fa:	2f00      	cmp	r7, #0
 80030fc:	d143      	bne.n	8003186 <_malloc_r+0xd6>
 80030fe:	2c00      	cmp	r4, #0
 8003100:	d04b      	beq.n	800319a <_malloc_r+0xea>
 8003102:	6823      	ldr	r3, [r4, #0]
 8003104:	4639      	mov	r1, r7
 8003106:	4630      	mov	r0, r6
 8003108:	eb04 0903 	add.w	r9, r4, r3
 800310c:	f000 fc5c 	bl	80039c8 <_sbrk_r>
 8003110:	4581      	cmp	r9, r0
 8003112:	d142      	bne.n	800319a <_malloc_r+0xea>
 8003114:	6821      	ldr	r1, [r4, #0]
 8003116:	1a6d      	subs	r5, r5, r1
 8003118:	4629      	mov	r1, r5
 800311a:	4630      	mov	r0, r6
 800311c:	f7ff ffa6 	bl	800306c <sbrk_aligned>
 8003120:	3001      	adds	r0, #1
 8003122:	d03a      	beq.n	800319a <_malloc_r+0xea>
 8003124:	6823      	ldr	r3, [r4, #0]
 8003126:	442b      	add	r3, r5
 8003128:	6023      	str	r3, [r4, #0]
 800312a:	f8d8 3000 	ldr.w	r3, [r8]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	bb62      	cbnz	r2, 800318c <_malloc_r+0xdc>
 8003132:	f8c8 7000 	str.w	r7, [r8]
 8003136:	e00f      	b.n	8003158 <_malloc_r+0xa8>
 8003138:	6822      	ldr	r2, [r4, #0]
 800313a:	1b52      	subs	r2, r2, r5
 800313c:	d420      	bmi.n	8003180 <_malloc_r+0xd0>
 800313e:	2a0b      	cmp	r2, #11
 8003140:	d917      	bls.n	8003172 <_malloc_r+0xc2>
 8003142:	1961      	adds	r1, r4, r5
 8003144:	42a3      	cmp	r3, r4
 8003146:	6025      	str	r5, [r4, #0]
 8003148:	bf18      	it	ne
 800314a:	6059      	strne	r1, [r3, #4]
 800314c:	6863      	ldr	r3, [r4, #4]
 800314e:	bf08      	it	eq
 8003150:	f8c8 1000 	streq.w	r1, [r8]
 8003154:	5162      	str	r2, [r4, r5]
 8003156:	604b      	str	r3, [r1, #4]
 8003158:	4630      	mov	r0, r6
 800315a:	f000 f82f 	bl	80031bc <__malloc_unlock>
 800315e:	f104 000b 	add.w	r0, r4, #11
 8003162:	1d23      	adds	r3, r4, #4
 8003164:	f020 0007 	bic.w	r0, r0, #7
 8003168:	1ac2      	subs	r2, r0, r3
 800316a:	bf1c      	itt	ne
 800316c:	1a1b      	subne	r3, r3, r0
 800316e:	50a3      	strne	r3, [r4, r2]
 8003170:	e7af      	b.n	80030d2 <_malloc_r+0x22>
 8003172:	6862      	ldr	r2, [r4, #4]
 8003174:	42a3      	cmp	r3, r4
 8003176:	bf0c      	ite	eq
 8003178:	f8c8 2000 	streq.w	r2, [r8]
 800317c:	605a      	strne	r2, [r3, #4]
 800317e:	e7eb      	b.n	8003158 <_malloc_r+0xa8>
 8003180:	4623      	mov	r3, r4
 8003182:	6864      	ldr	r4, [r4, #4]
 8003184:	e7ae      	b.n	80030e4 <_malloc_r+0x34>
 8003186:	463c      	mov	r4, r7
 8003188:	687f      	ldr	r7, [r7, #4]
 800318a:	e7b6      	b.n	80030fa <_malloc_r+0x4a>
 800318c:	461a      	mov	r2, r3
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	42a3      	cmp	r3, r4
 8003192:	d1fb      	bne.n	800318c <_malloc_r+0xdc>
 8003194:	2300      	movs	r3, #0
 8003196:	6053      	str	r3, [r2, #4]
 8003198:	e7de      	b.n	8003158 <_malloc_r+0xa8>
 800319a:	230c      	movs	r3, #12
 800319c:	6033      	str	r3, [r6, #0]
 800319e:	4630      	mov	r0, r6
 80031a0:	f000 f80c 	bl	80031bc <__malloc_unlock>
 80031a4:	e794      	b.n	80030d0 <_malloc_r+0x20>
 80031a6:	6005      	str	r5, [r0, #0]
 80031a8:	e7d6      	b.n	8003158 <_malloc_r+0xa8>
 80031aa:	bf00      	nop
 80031ac:	20000254 	.word	0x20000254

080031b0 <__malloc_lock>:
 80031b0:	4801      	ldr	r0, [pc, #4]	@ (80031b8 <__malloc_lock+0x8>)
 80031b2:	f7ff bf0e 	b.w	8002fd2 <__retarget_lock_acquire_recursive>
 80031b6:	bf00      	nop
 80031b8:	2000024c 	.word	0x2000024c

080031bc <__malloc_unlock>:
 80031bc:	4801      	ldr	r0, [pc, #4]	@ (80031c4 <__malloc_unlock+0x8>)
 80031be:	f7ff bf09 	b.w	8002fd4 <__retarget_lock_release_recursive>
 80031c2:	bf00      	nop
 80031c4:	2000024c 	.word	0x2000024c

080031c8 <__sfputc_r>:
 80031c8:	6893      	ldr	r3, [r2, #8]
 80031ca:	3b01      	subs	r3, #1
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	b410      	push	{r4}
 80031d0:	6093      	str	r3, [r2, #8]
 80031d2:	da08      	bge.n	80031e6 <__sfputc_r+0x1e>
 80031d4:	6994      	ldr	r4, [r2, #24]
 80031d6:	42a3      	cmp	r3, r4
 80031d8:	db01      	blt.n	80031de <__sfputc_r+0x16>
 80031da:	290a      	cmp	r1, #10
 80031dc:	d103      	bne.n	80031e6 <__sfputc_r+0x1e>
 80031de:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031e2:	f7ff bde8 	b.w	8002db6 <__swbuf_r>
 80031e6:	6813      	ldr	r3, [r2, #0]
 80031e8:	1c58      	adds	r0, r3, #1
 80031ea:	6010      	str	r0, [r2, #0]
 80031ec:	7019      	strb	r1, [r3, #0]
 80031ee:	4608      	mov	r0, r1
 80031f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80031f4:	4770      	bx	lr

080031f6 <__sfputs_r>:
 80031f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031f8:	4606      	mov	r6, r0
 80031fa:	460f      	mov	r7, r1
 80031fc:	4614      	mov	r4, r2
 80031fe:	18d5      	adds	r5, r2, r3
 8003200:	42ac      	cmp	r4, r5
 8003202:	d101      	bne.n	8003208 <__sfputs_r+0x12>
 8003204:	2000      	movs	r0, #0
 8003206:	e007      	b.n	8003218 <__sfputs_r+0x22>
 8003208:	f814 1b01 	ldrb.w	r1, [r4], #1
 800320c:	463a      	mov	r2, r7
 800320e:	4630      	mov	r0, r6
 8003210:	f7ff ffda 	bl	80031c8 <__sfputc_r>
 8003214:	1c43      	adds	r3, r0, #1
 8003216:	d1f3      	bne.n	8003200 <__sfputs_r+0xa>
 8003218:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800321c <_vfiprintf_r>:
 800321c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003220:	460d      	mov	r5, r1
 8003222:	b09d      	sub	sp, #116	@ 0x74
 8003224:	4614      	mov	r4, r2
 8003226:	4698      	mov	r8, r3
 8003228:	4606      	mov	r6, r0
 800322a:	b118      	cbz	r0, 8003234 <_vfiprintf_r+0x18>
 800322c:	6a03      	ldr	r3, [r0, #32]
 800322e:	b90b      	cbnz	r3, 8003234 <_vfiprintf_r+0x18>
 8003230:	f7ff fcd8 	bl	8002be4 <__sinit>
 8003234:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8003236:	07d9      	lsls	r1, r3, #31
 8003238:	d405      	bmi.n	8003246 <_vfiprintf_r+0x2a>
 800323a:	89ab      	ldrh	r3, [r5, #12]
 800323c:	059a      	lsls	r2, r3, #22
 800323e:	d402      	bmi.n	8003246 <_vfiprintf_r+0x2a>
 8003240:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003242:	f7ff fec6 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 8003246:	89ab      	ldrh	r3, [r5, #12]
 8003248:	071b      	lsls	r3, r3, #28
 800324a:	d501      	bpl.n	8003250 <_vfiprintf_r+0x34>
 800324c:	692b      	ldr	r3, [r5, #16]
 800324e:	b99b      	cbnz	r3, 8003278 <_vfiprintf_r+0x5c>
 8003250:	4629      	mov	r1, r5
 8003252:	4630      	mov	r0, r6
 8003254:	f7ff fdee 	bl	8002e34 <__swsetup_r>
 8003258:	b170      	cbz	r0, 8003278 <_vfiprintf_r+0x5c>
 800325a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800325c:	07dc      	lsls	r4, r3, #31
 800325e:	d504      	bpl.n	800326a <_vfiprintf_r+0x4e>
 8003260:	f04f 30ff 	mov.w	r0, #4294967295
 8003264:	b01d      	add	sp, #116	@ 0x74
 8003266:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800326a:	89ab      	ldrh	r3, [r5, #12]
 800326c:	0598      	lsls	r0, r3, #22
 800326e:	d4f7      	bmi.n	8003260 <_vfiprintf_r+0x44>
 8003270:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003272:	f7ff feaf 	bl	8002fd4 <__retarget_lock_release_recursive>
 8003276:	e7f3      	b.n	8003260 <_vfiprintf_r+0x44>
 8003278:	2300      	movs	r3, #0
 800327a:	9309      	str	r3, [sp, #36]	@ 0x24
 800327c:	2320      	movs	r3, #32
 800327e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8003282:	f8cd 800c 	str.w	r8, [sp, #12]
 8003286:	2330      	movs	r3, #48	@ 0x30
 8003288:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8003438 <_vfiprintf_r+0x21c>
 800328c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8003290:	f04f 0901 	mov.w	r9, #1
 8003294:	4623      	mov	r3, r4
 8003296:	469a      	mov	sl, r3
 8003298:	f813 2b01 	ldrb.w	r2, [r3], #1
 800329c:	b10a      	cbz	r2, 80032a2 <_vfiprintf_r+0x86>
 800329e:	2a25      	cmp	r2, #37	@ 0x25
 80032a0:	d1f9      	bne.n	8003296 <_vfiprintf_r+0x7a>
 80032a2:	ebba 0b04 	subs.w	fp, sl, r4
 80032a6:	d00b      	beq.n	80032c0 <_vfiprintf_r+0xa4>
 80032a8:	465b      	mov	r3, fp
 80032aa:	4622      	mov	r2, r4
 80032ac:	4629      	mov	r1, r5
 80032ae:	4630      	mov	r0, r6
 80032b0:	f7ff ffa1 	bl	80031f6 <__sfputs_r>
 80032b4:	3001      	adds	r0, #1
 80032b6:	f000 80a7 	beq.w	8003408 <_vfiprintf_r+0x1ec>
 80032ba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80032bc:	445a      	add	r2, fp
 80032be:	9209      	str	r2, [sp, #36]	@ 0x24
 80032c0:	f89a 3000 	ldrb.w	r3, [sl]
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	f000 809f 	beq.w	8003408 <_vfiprintf_r+0x1ec>
 80032ca:	2300      	movs	r3, #0
 80032cc:	f04f 32ff 	mov.w	r2, #4294967295
 80032d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80032d4:	f10a 0a01 	add.w	sl, sl, #1
 80032d8:	9304      	str	r3, [sp, #16]
 80032da:	9307      	str	r3, [sp, #28]
 80032dc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80032e0:	931a      	str	r3, [sp, #104]	@ 0x68
 80032e2:	4654      	mov	r4, sl
 80032e4:	2205      	movs	r2, #5
 80032e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80032ea:	4853      	ldr	r0, [pc, #332]	@ (8003438 <_vfiprintf_r+0x21c>)
 80032ec:	f7fc ff78 	bl	80001e0 <memchr>
 80032f0:	9a04      	ldr	r2, [sp, #16]
 80032f2:	b9d8      	cbnz	r0, 800332c <_vfiprintf_r+0x110>
 80032f4:	06d1      	lsls	r1, r2, #27
 80032f6:	bf44      	itt	mi
 80032f8:	2320      	movmi	r3, #32
 80032fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80032fe:	0713      	lsls	r3, r2, #28
 8003300:	bf44      	itt	mi
 8003302:	232b      	movmi	r3, #43	@ 0x2b
 8003304:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8003308:	f89a 3000 	ldrb.w	r3, [sl]
 800330c:	2b2a      	cmp	r3, #42	@ 0x2a
 800330e:	d015      	beq.n	800333c <_vfiprintf_r+0x120>
 8003310:	9a07      	ldr	r2, [sp, #28]
 8003312:	4654      	mov	r4, sl
 8003314:	2000      	movs	r0, #0
 8003316:	f04f 0c0a 	mov.w	ip, #10
 800331a:	4621      	mov	r1, r4
 800331c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8003320:	3b30      	subs	r3, #48	@ 0x30
 8003322:	2b09      	cmp	r3, #9
 8003324:	d94b      	bls.n	80033be <_vfiprintf_r+0x1a2>
 8003326:	b1b0      	cbz	r0, 8003356 <_vfiprintf_r+0x13a>
 8003328:	9207      	str	r2, [sp, #28]
 800332a:	e014      	b.n	8003356 <_vfiprintf_r+0x13a>
 800332c:	eba0 0308 	sub.w	r3, r0, r8
 8003330:	fa09 f303 	lsl.w	r3, r9, r3
 8003334:	4313      	orrs	r3, r2
 8003336:	9304      	str	r3, [sp, #16]
 8003338:	46a2      	mov	sl, r4
 800333a:	e7d2      	b.n	80032e2 <_vfiprintf_r+0xc6>
 800333c:	9b03      	ldr	r3, [sp, #12]
 800333e:	1d19      	adds	r1, r3, #4
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	9103      	str	r1, [sp, #12]
 8003344:	2b00      	cmp	r3, #0
 8003346:	bfbb      	ittet	lt
 8003348:	425b      	neglt	r3, r3
 800334a:	f042 0202 	orrlt.w	r2, r2, #2
 800334e:	9307      	strge	r3, [sp, #28]
 8003350:	9307      	strlt	r3, [sp, #28]
 8003352:	bfb8      	it	lt
 8003354:	9204      	strlt	r2, [sp, #16]
 8003356:	7823      	ldrb	r3, [r4, #0]
 8003358:	2b2e      	cmp	r3, #46	@ 0x2e
 800335a:	d10a      	bne.n	8003372 <_vfiprintf_r+0x156>
 800335c:	7863      	ldrb	r3, [r4, #1]
 800335e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003360:	d132      	bne.n	80033c8 <_vfiprintf_r+0x1ac>
 8003362:	9b03      	ldr	r3, [sp, #12]
 8003364:	1d1a      	adds	r2, r3, #4
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	9203      	str	r2, [sp, #12]
 800336a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800336e:	3402      	adds	r4, #2
 8003370:	9305      	str	r3, [sp, #20]
 8003372:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8003448 <_vfiprintf_r+0x22c>
 8003376:	7821      	ldrb	r1, [r4, #0]
 8003378:	2203      	movs	r2, #3
 800337a:	4650      	mov	r0, sl
 800337c:	f7fc ff30 	bl	80001e0 <memchr>
 8003380:	b138      	cbz	r0, 8003392 <_vfiprintf_r+0x176>
 8003382:	9b04      	ldr	r3, [sp, #16]
 8003384:	eba0 000a 	sub.w	r0, r0, sl
 8003388:	2240      	movs	r2, #64	@ 0x40
 800338a:	4082      	lsls	r2, r0
 800338c:	4313      	orrs	r3, r2
 800338e:	3401      	adds	r4, #1
 8003390:	9304      	str	r3, [sp, #16]
 8003392:	f814 1b01 	ldrb.w	r1, [r4], #1
 8003396:	4829      	ldr	r0, [pc, #164]	@ (800343c <_vfiprintf_r+0x220>)
 8003398:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800339c:	2206      	movs	r2, #6
 800339e:	f7fc ff1f 	bl	80001e0 <memchr>
 80033a2:	2800      	cmp	r0, #0
 80033a4:	d03f      	beq.n	8003426 <_vfiprintf_r+0x20a>
 80033a6:	4b26      	ldr	r3, [pc, #152]	@ (8003440 <_vfiprintf_r+0x224>)
 80033a8:	bb1b      	cbnz	r3, 80033f2 <_vfiprintf_r+0x1d6>
 80033aa:	9b03      	ldr	r3, [sp, #12]
 80033ac:	3307      	adds	r3, #7
 80033ae:	f023 0307 	bic.w	r3, r3, #7
 80033b2:	3308      	adds	r3, #8
 80033b4:	9303      	str	r3, [sp, #12]
 80033b6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80033b8:	443b      	add	r3, r7
 80033ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80033bc:	e76a      	b.n	8003294 <_vfiprintf_r+0x78>
 80033be:	fb0c 3202 	mla	r2, ip, r2, r3
 80033c2:	460c      	mov	r4, r1
 80033c4:	2001      	movs	r0, #1
 80033c6:	e7a8      	b.n	800331a <_vfiprintf_r+0xfe>
 80033c8:	2300      	movs	r3, #0
 80033ca:	3401      	adds	r4, #1
 80033cc:	9305      	str	r3, [sp, #20]
 80033ce:	4619      	mov	r1, r3
 80033d0:	f04f 0c0a 	mov.w	ip, #10
 80033d4:	4620      	mov	r0, r4
 80033d6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80033da:	3a30      	subs	r2, #48	@ 0x30
 80033dc:	2a09      	cmp	r2, #9
 80033de:	d903      	bls.n	80033e8 <_vfiprintf_r+0x1cc>
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d0c6      	beq.n	8003372 <_vfiprintf_r+0x156>
 80033e4:	9105      	str	r1, [sp, #20]
 80033e6:	e7c4      	b.n	8003372 <_vfiprintf_r+0x156>
 80033e8:	fb0c 2101 	mla	r1, ip, r1, r2
 80033ec:	4604      	mov	r4, r0
 80033ee:	2301      	movs	r3, #1
 80033f0:	e7f0      	b.n	80033d4 <_vfiprintf_r+0x1b8>
 80033f2:	ab03      	add	r3, sp, #12
 80033f4:	9300      	str	r3, [sp, #0]
 80033f6:	462a      	mov	r2, r5
 80033f8:	4b12      	ldr	r3, [pc, #72]	@ (8003444 <_vfiprintf_r+0x228>)
 80033fa:	a904      	add	r1, sp, #16
 80033fc:	4630      	mov	r0, r6
 80033fe:	f3af 8000 	nop.w
 8003402:	4607      	mov	r7, r0
 8003404:	1c78      	adds	r0, r7, #1
 8003406:	d1d6      	bne.n	80033b6 <_vfiprintf_r+0x19a>
 8003408:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800340a:	07d9      	lsls	r1, r3, #31
 800340c:	d405      	bmi.n	800341a <_vfiprintf_r+0x1fe>
 800340e:	89ab      	ldrh	r3, [r5, #12]
 8003410:	059a      	lsls	r2, r3, #22
 8003412:	d402      	bmi.n	800341a <_vfiprintf_r+0x1fe>
 8003414:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8003416:	f7ff fddd 	bl	8002fd4 <__retarget_lock_release_recursive>
 800341a:	89ab      	ldrh	r3, [r5, #12]
 800341c:	065b      	lsls	r3, r3, #25
 800341e:	f53f af1f 	bmi.w	8003260 <_vfiprintf_r+0x44>
 8003422:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8003424:	e71e      	b.n	8003264 <_vfiprintf_r+0x48>
 8003426:	ab03      	add	r3, sp, #12
 8003428:	9300      	str	r3, [sp, #0]
 800342a:	462a      	mov	r2, r5
 800342c:	4b05      	ldr	r3, [pc, #20]	@ (8003444 <_vfiprintf_r+0x228>)
 800342e:	a904      	add	r1, sp, #16
 8003430:	4630      	mov	r0, r6
 8003432:	f000 f879 	bl	8003528 <_printf_i>
 8003436:	e7e4      	b.n	8003402 <_vfiprintf_r+0x1e6>
 8003438:	08003a48 	.word	0x08003a48
 800343c:	08003a52 	.word	0x08003a52
 8003440:	00000000 	.word	0x00000000
 8003444:	080031f7 	.word	0x080031f7
 8003448:	08003a4e 	.word	0x08003a4e

0800344c <_printf_common>:
 800344c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003450:	4616      	mov	r6, r2
 8003452:	4698      	mov	r8, r3
 8003454:	688a      	ldr	r2, [r1, #8]
 8003456:	690b      	ldr	r3, [r1, #16]
 8003458:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800345c:	4293      	cmp	r3, r2
 800345e:	bfb8      	it	lt
 8003460:	4613      	movlt	r3, r2
 8003462:	6033      	str	r3, [r6, #0]
 8003464:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003468:	4607      	mov	r7, r0
 800346a:	460c      	mov	r4, r1
 800346c:	b10a      	cbz	r2, 8003472 <_printf_common+0x26>
 800346e:	3301      	adds	r3, #1
 8003470:	6033      	str	r3, [r6, #0]
 8003472:	6823      	ldr	r3, [r4, #0]
 8003474:	0699      	lsls	r1, r3, #26
 8003476:	bf42      	ittt	mi
 8003478:	6833      	ldrmi	r3, [r6, #0]
 800347a:	3302      	addmi	r3, #2
 800347c:	6033      	strmi	r3, [r6, #0]
 800347e:	6825      	ldr	r5, [r4, #0]
 8003480:	f015 0506 	ands.w	r5, r5, #6
 8003484:	d106      	bne.n	8003494 <_printf_common+0x48>
 8003486:	f104 0a19 	add.w	sl, r4, #25
 800348a:	68e3      	ldr	r3, [r4, #12]
 800348c:	6832      	ldr	r2, [r6, #0]
 800348e:	1a9b      	subs	r3, r3, r2
 8003490:	42ab      	cmp	r3, r5
 8003492:	dc26      	bgt.n	80034e2 <_printf_common+0x96>
 8003494:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003498:	6822      	ldr	r2, [r4, #0]
 800349a:	3b00      	subs	r3, #0
 800349c:	bf18      	it	ne
 800349e:	2301      	movne	r3, #1
 80034a0:	0692      	lsls	r2, r2, #26
 80034a2:	d42b      	bmi.n	80034fc <_printf_common+0xb0>
 80034a4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80034a8:	4641      	mov	r1, r8
 80034aa:	4638      	mov	r0, r7
 80034ac:	47c8      	blx	r9
 80034ae:	3001      	adds	r0, #1
 80034b0:	d01e      	beq.n	80034f0 <_printf_common+0xa4>
 80034b2:	6823      	ldr	r3, [r4, #0]
 80034b4:	6922      	ldr	r2, [r4, #16]
 80034b6:	f003 0306 	and.w	r3, r3, #6
 80034ba:	2b04      	cmp	r3, #4
 80034bc:	bf02      	ittt	eq
 80034be:	68e5      	ldreq	r5, [r4, #12]
 80034c0:	6833      	ldreq	r3, [r6, #0]
 80034c2:	1aed      	subeq	r5, r5, r3
 80034c4:	68a3      	ldr	r3, [r4, #8]
 80034c6:	bf0c      	ite	eq
 80034c8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80034cc:	2500      	movne	r5, #0
 80034ce:	4293      	cmp	r3, r2
 80034d0:	bfc4      	itt	gt
 80034d2:	1a9b      	subgt	r3, r3, r2
 80034d4:	18ed      	addgt	r5, r5, r3
 80034d6:	2600      	movs	r6, #0
 80034d8:	341a      	adds	r4, #26
 80034da:	42b5      	cmp	r5, r6
 80034dc:	d11a      	bne.n	8003514 <_printf_common+0xc8>
 80034de:	2000      	movs	r0, #0
 80034e0:	e008      	b.n	80034f4 <_printf_common+0xa8>
 80034e2:	2301      	movs	r3, #1
 80034e4:	4652      	mov	r2, sl
 80034e6:	4641      	mov	r1, r8
 80034e8:	4638      	mov	r0, r7
 80034ea:	47c8      	blx	r9
 80034ec:	3001      	adds	r0, #1
 80034ee:	d103      	bne.n	80034f8 <_printf_common+0xac>
 80034f0:	f04f 30ff 	mov.w	r0, #4294967295
 80034f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80034f8:	3501      	adds	r5, #1
 80034fa:	e7c6      	b.n	800348a <_printf_common+0x3e>
 80034fc:	18e1      	adds	r1, r4, r3
 80034fe:	1c5a      	adds	r2, r3, #1
 8003500:	2030      	movs	r0, #48	@ 0x30
 8003502:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8003506:	4422      	add	r2, r4
 8003508:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800350c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8003510:	3302      	adds	r3, #2
 8003512:	e7c7      	b.n	80034a4 <_printf_common+0x58>
 8003514:	2301      	movs	r3, #1
 8003516:	4622      	mov	r2, r4
 8003518:	4641      	mov	r1, r8
 800351a:	4638      	mov	r0, r7
 800351c:	47c8      	blx	r9
 800351e:	3001      	adds	r0, #1
 8003520:	d0e6      	beq.n	80034f0 <_printf_common+0xa4>
 8003522:	3601      	adds	r6, #1
 8003524:	e7d9      	b.n	80034da <_printf_common+0x8e>
	...

08003528 <_printf_i>:
 8003528:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800352c:	7e0f      	ldrb	r7, [r1, #24]
 800352e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8003530:	2f78      	cmp	r7, #120	@ 0x78
 8003532:	4691      	mov	r9, r2
 8003534:	4680      	mov	r8, r0
 8003536:	460c      	mov	r4, r1
 8003538:	469a      	mov	sl, r3
 800353a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800353e:	d807      	bhi.n	8003550 <_printf_i+0x28>
 8003540:	2f62      	cmp	r7, #98	@ 0x62
 8003542:	d80a      	bhi.n	800355a <_printf_i+0x32>
 8003544:	2f00      	cmp	r7, #0
 8003546:	f000 80d2 	beq.w	80036ee <_printf_i+0x1c6>
 800354a:	2f58      	cmp	r7, #88	@ 0x58
 800354c:	f000 80b9 	beq.w	80036c2 <_printf_i+0x19a>
 8003550:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003554:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003558:	e03a      	b.n	80035d0 <_printf_i+0xa8>
 800355a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800355e:	2b15      	cmp	r3, #21
 8003560:	d8f6      	bhi.n	8003550 <_printf_i+0x28>
 8003562:	a101      	add	r1, pc, #4	@ (adr r1, 8003568 <_printf_i+0x40>)
 8003564:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003568:	080035c1 	.word	0x080035c1
 800356c:	080035d5 	.word	0x080035d5
 8003570:	08003551 	.word	0x08003551
 8003574:	08003551 	.word	0x08003551
 8003578:	08003551 	.word	0x08003551
 800357c:	08003551 	.word	0x08003551
 8003580:	080035d5 	.word	0x080035d5
 8003584:	08003551 	.word	0x08003551
 8003588:	08003551 	.word	0x08003551
 800358c:	08003551 	.word	0x08003551
 8003590:	08003551 	.word	0x08003551
 8003594:	080036d5 	.word	0x080036d5
 8003598:	080035ff 	.word	0x080035ff
 800359c:	0800368f 	.word	0x0800368f
 80035a0:	08003551 	.word	0x08003551
 80035a4:	08003551 	.word	0x08003551
 80035a8:	080036f7 	.word	0x080036f7
 80035ac:	08003551 	.word	0x08003551
 80035b0:	080035ff 	.word	0x080035ff
 80035b4:	08003551 	.word	0x08003551
 80035b8:	08003551 	.word	0x08003551
 80035bc:	08003697 	.word	0x08003697
 80035c0:	6833      	ldr	r3, [r6, #0]
 80035c2:	1d1a      	adds	r2, r3, #4
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	6032      	str	r2, [r6, #0]
 80035c8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80035cc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80035d0:	2301      	movs	r3, #1
 80035d2:	e09d      	b.n	8003710 <_printf_i+0x1e8>
 80035d4:	6833      	ldr	r3, [r6, #0]
 80035d6:	6820      	ldr	r0, [r4, #0]
 80035d8:	1d19      	adds	r1, r3, #4
 80035da:	6031      	str	r1, [r6, #0]
 80035dc:	0606      	lsls	r6, r0, #24
 80035de:	d501      	bpl.n	80035e4 <_printf_i+0xbc>
 80035e0:	681d      	ldr	r5, [r3, #0]
 80035e2:	e003      	b.n	80035ec <_printf_i+0xc4>
 80035e4:	0645      	lsls	r5, r0, #25
 80035e6:	d5fb      	bpl.n	80035e0 <_printf_i+0xb8>
 80035e8:	f9b3 5000 	ldrsh.w	r5, [r3]
 80035ec:	2d00      	cmp	r5, #0
 80035ee:	da03      	bge.n	80035f8 <_printf_i+0xd0>
 80035f0:	232d      	movs	r3, #45	@ 0x2d
 80035f2:	426d      	negs	r5, r5
 80035f4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80035f8:	4859      	ldr	r0, [pc, #356]	@ (8003760 <_printf_i+0x238>)
 80035fa:	230a      	movs	r3, #10
 80035fc:	e011      	b.n	8003622 <_printf_i+0xfa>
 80035fe:	6821      	ldr	r1, [r4, #0]
 8003600:	6833      	ldr	r3, [r6, #0]
 8003602:	0608      	lsls	r0, r1, #24
 8003604:	f853 5b04 	ldr.w	r5, [r3], #4
 8003608:	d402      	bmi.n	8003610 <_printf_i+0xe8>
 800360a:	0649      	lsls	r1, r1, #25
 800360c:	bf48      	it	mi
 800360e:	b2ad      	uxthmi	r5, r5
 8003610:	2f6f      	cmp	r7, #111	@ 0x6f
 8003612:	4853      	ldr	r0, [pc, #332]	@ (8003760 <_printf_i+0x238>)
 8003614:	6033      	str	r3, [r6, #0]
 8003616:	bf14      	ite	ne
 8003618:	230a      	movne	r3, #10
 800361a:	2308      	moveq	r3, #8
 800361c:	2100      	movs	r1, #0
 800361e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8003622:	6866      	ldr	r6, [r4, #4]
 8003624:	60a6      	str	r6, [r4, #8]
 8003626:	2e00      	cmp	r6, #0
 8003628:	bfa2      	ittt	ge
 800362a:	6821      	ldrge	r1, [r4, #0]
 800362c:	f021 0104 	bicge.w	r1, r1, #4
 8003630:	6021      	strge	r1, [r4, #0]
 8003632:	b90d      	cbnz	r5, 8003638 <_printf_i+0x110>
 8003634:	2e00      	cmp	r6, #0
 8003636:	d04b      	beq.n	80036d0 <_printf_i+0x1a8>
 8003638:	4616      	mov	r6, r2
 800363a:	fbb5 f1f3 	udiv	r1, r5, r3
 800363e:	fb03 5711 	mls	r7, r3, r1, r5
 8003642:	5dc7      	ldrb	r7, [r0, r7]
 8003644:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003648:	462f      	mov	r7, r5
 800364a:	42bb      	cmp	r3, r7
 800364c:	460d      	mov	r5, r1
 800364e:	d9f4      	bls.n	800363a <_printf_i+0x112>
 8003650:	2b08      	cmp	r3, #8
 8003652:	d10b      	bne.n	800366c <_printf_i+0x144>
 8003654:	6823      	ldr	r3, [r4, #0]
 8003656:	07df      	lsls	r7, r3, #31
 8003658:	d508      	bpl.n	800366c <_printf_i+0x144>
 800365a:	6923      	ldr	r3, [r4, #16]
 800365c:	6861      	ldr	r1, [r4, #4]
 800365e:	4299      	cmp	r1, r3
 8003660:	bfde      	ittt	le
 8003662:	2330      	movle	r3, #48	@ 0x30
 8003664:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003668:	f106 36ff 	addle.w	r6, r6, #4294967295
 800366c:	1b92      	subs	r2, r2, r6
 800366e:	6122      	str	r2, [r4, #16]
 8003670:	f8cd a000 	str.w	sl, [sp]
 8003674:	464b      	mov	r3, r9
 8003676:	aa03      	add	r2, sp, #12
 8003678:	4621      	mov	r1, r4
 800367a:	4640      	mov	r0, r8
 800367c:	f7ff fee6 	bl	800344c <_printf_common>
 8003680:	3001      	adds	r0, #1
 8003682:	d14a      	bne.n	800371a <_printf_i+0x1f2>
 8003684:	f04f 30ff 	mov.w	r0, #4294967295
 8003688:	b004      	add	sp, #16
 800368a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800368e:	6823      	ldr	r3, [r4, #0]
 8003690:	f043 0320 	orr.w	r3, r3, #32
 8003694:	6023      	str	r3, [r4, #0]
 8003696:	4833      	ldr	r0, [pc, #204]	@ (8003764 <_printf_i+0x23c>)
 8003698:	2778      	movs	r7, #120	@ 0x78
 800369a:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800369e:	6823      	ldr	r3, [r4, #0]
 80036a0:	6831      	ldr	r1, [r6, #0]
 80036a2:	061f      	lsls	r7, r3, #24
 80036a4:	f851 5b04 	ldr.w	r5, [r1], #4
 80036a8:	d402      	bmi.n	80036b0 <_printf_i+0x188>
 80036aa:	065f      	lsls	r7, r3, #25
 80036ac:	bf48      	it	mi
 80036ae:	b2ad      	uxthmi	r5, r5
 80036b0:	6031      	str	r1, [r6, #0]
 80036b2:	07d9      	lsls	r1, r3, #31
 80036b4:	bf44      	itt	mi
 80036b6:	f043 0320 	orrmi.w	r3, r3, #32
 80036ba:	6023      	strmi	r3, [r4, #0]
 80036bc:	b11d      	cbz	r5, 80036c6 <_printf_i+0x19e>
 80036be:	2310      	movs	r3, #16
 80036c0:	e7ac      	b.n	800361c <_printf_i+0xf4>
 80036c2:	4827      	ldr	r0, [pc, #156]	@ (8003760 <_printf_i+0x238>)
 80036c4:	e7e9      	b.n	800369a <_printf_i+0x172>
 80036c6:	6823      	ldr	r3, [r4, #0]
 80036c8:	f023 0320 	bic.w	r3, r3, #32
 80036cc:	6023      	str	r3, [r4, #0]
 80036ce:	e7f6      	b.n	80036be <_printf_i+0x196>
 80036d0:	4616      	mov	r6, r2
 80036d2:	e7bd      	b.n	8003650 <_printf_i+0x128>
 80036d4:	6833      	ldr	r3, [r6, #0]
 80036d6:	6825      	ldr	r5, [r4, #0]
 80036d8:	6961      	ldr	r1, [r4, #20]
 80036da:	1d18      	adds	r0, r3, #4
 80036dc:	6030      	str	r0, [r6, #0]
 80036de:	062e      	lsls	r6, r5, #24
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	d501      	bpl.n	80036e8 <_printf_i+0x1c0>
 80036e4:	6019      	str	r1, [r3, #0]
 80036e6:	e002      	b.n	80036ee <_printf_i+0x1c6>
 80036e8:	0668      	lsls	r0, r5, #25
 80036ea:	d5fb      	bpl.n	80036e4 <_printf_i+0x1bc>
 80036ec:	8019      	strh	r1, [r3, #0]
 80036ee:	2300      	movs	r3, #0
 80036f0:	6123      	str	r3, [r4, #16]
 80036f2:	4616      	mov	r6, r2
 80036f4:	e7bc      	b.n	8003670 <_printf_i+0x148>
 80036f6:	6833      	ldr	r3, [r6, #0]
 80036f8:	1d1a      	adds	r2, r3, #4
 80036fa:	6032      	str	r2, [r6, #0]
 80036fc:	681e      	ldr	r6, [r3, #0]
 80036fe:	6862      	ldr	r2, [r4, #4]
 8003700:	2100      	movs	r1, #0
 8003702:	4630      	mov	r0, r6
 8003704:	f7fc fd6c 	bl	80001e0 <memchr>
 8003708:	b108      	cbz	r0, 800370e <_printf_i+0x1e6>
 800370a:	1b80      	subs	r0, r0, r6
 800370c:	6060      	str	r0, [r4, #4]
 800370e:	6863      	ldr	r3, [r4, #4]
 8003710:	6123      	str	r3, [r4, #16]
 8003712:	2300      	movs	r3, #0
 8003714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003718:	e7aa      	b.n	8003670 <_printf_i+0x148>
 800371a:	6923      	ldr	r3, [r4, #16]
 800371c:	4632      	mov	r2, r6
 800371e:	4649      	mov	r1, r9
 8003720:	4640      	mov	r0, r8
 8003722:	47d0      	blx	sl
 8003724:	3001      	adds	r0, #1
 8003726:	d0ad      	beq.n	8003684 <_printf_i+0x15c>
 8003728:	6823      	ldr	r3, [r4, #0]
 800372a:	079b      	lsls	r3, r3, #30
 800372c:	d413      	bmi.n	8003756 <_printf_i+0x22e>
 800372e:	68e0      	ldr	r0, [r4, #12]
 8003730:	9b03      	ldr	r3, [sp, #12]
 8003732:	4298      	cmp	r0, r3
 8003734:	bfb8      	it	lt
 8003736:	4618      	movlt	r0, r3
 8003738:	e7a6      	b.n	8003688 <_printf_i+0x160>
 800373a:	2301      	movs	r3, #1
 800373c:	4632      	mov	r2, r6
 800373e:	4649      	mov	r1, r9
 8003740:	4640      	mov	r0, r8
 8003742:	47d0      	blx	sl
 8003744:	3001      	adds	r0, #1
 8003746:	d09d      	beq.n	8003684 <_printf_i+0x15c>
 8003748:	3501      	adds	r5, #1
 800374a:	68e3      	ldr	r3, [r4, #12]
 800374c:	9903      	ldr	r1, [sp, #12]
 800374e:	1a5b      	subs	r3, r3, r1
 8003750:	42ab      	cmp	r3, r5
 8003752:	dcf2      	bgt.n	800373a <_printf_i+0x212>
 8003754:	e7eb      	b.n	800372e <_printf_i+0x206>
 8003756:	2500      	movs	r5, #0
 8003758:	f104 0619 	add.w	r6, r4, #25
 800375c:	e7f5      	b.n	800374a <_printf_i+0x222>
 800375e:	bf00      	nop
 8003760:	08003a59 	.word	0x08003a59
 8003764:	08003a6a 	.word	0x08003a6a

08003768 <__sflush_r>:
 8003768:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800376c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003770:	0716      	lsls	r6, r2, #28
 8003772:	4605      	mov	r5, r0
 8003774:	460c      	mov	r4, r1
 8003776:	d454      	bmi.n	8003822 <__sflush_r+0xba>
 8003778:	684b      	ldr	r3, [r1, #4]
 800377a:	2b00      	cmp	r3, #0
 800377c:	dc02      	bgt.n	8003784 <__sflush_r+0x1c>
 800377e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8003780:	2b00      	cmp	r3, #0
 8003782:	dd48      	ble.n	8003816 <__sflush_r+0xae>
 8003784:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8003786:	2e00      	cmp	r6, #0
 8003788:	d045      	beq.n	8003816 <__sflush_r+0xae>
 800378a:	2300      	movs	r3, #0
 800378c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8003790:	682f      	ldr	r7, [r5, #0]
 8003792:	6a21      	ldr	r1, [r4, #32]
 8003794:	602b      	str	r3, [r5, #0]
 8003796:	d030      	beq.n	80037fa <__sflush_r+0x92>
 8003798:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800379a:	89a3      	ldrh	r3, [r4, #12]
 800379c:	0759      	lsls	r1, r3, #29
 800379e:	d505      	bpl.n	80037ac <__sflush_r+0x44>
 80037a0:	6863      	ldr	r3, [r4, #4]
 80037a2:	1ad2      	subs	r2, r2, r3
 80037a4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80037a6:	b10b      	cbz	r3, 80037ac <__sflush_r+0x44>
 80037a8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80037aa:	1ad2      	subs	r2, r2, r3
 80037ac:	2300      	movs	r3, #0
 80037ae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80037b0:	6a21      	ldr	r1, [r4, #32]
 80037b2:	4628      	mov	r0, r5
 80037b4:	47b0      	blx	r6
 80037b6:	1c43      	adds	r3, r0, #1
 80037b8:	89a3      	ldrh	r3, [r4, #12]
 80037ba:	d106      	bne.n	80037ca <__sflush_r+0x62>
 80037bc:	6829      	ldr	r1, [r5, #0]
 80037be:	291d      	cmp	r1, #29
 80037c0:	d82b      	bhi.n	800381a <__sflush_r+0xb2>
 80037c2:	4a2a      	ldr	r2, [pc, #168]	@ (800386c <__sflush_r+0x104>)
 80037c4:	410a      	asrs	r2, r1
 80037c6:	07d6      	lsls	r6, r2, #31
 80037c8:	d427      	bmi.n	800381a <__sflush_r+0xb2>
 80037ca:	2200      	movs	r2, #0
 80037cc:	6062      	str	r2, [r4, #4]
 80037ce:	04d9      	lsls	r1, r3, #19
 80037d0:	6922      	ldr	r2, [r4, #16]
 80037d2:	6022      	str	r2, [r4, #0]
 80037d4:	d504      	bpl.n	80037e0 <__sflush_r+0x78>
 80037d6:	1c42      	adds	r2, r0, #1
 80037d8:	d101      	bne.n	80037de <__sflush_r+0x76>
 80037da:	682b      	ldr	r3, [r5, #0]
 80037dc:	b903      	cbnz	r3, 80037e0 <__sflush_r+0x78>
 80037de:	6560      	str	r0, [r4, #84]	@ 0x54
 80037e0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80037e2:	602f      	str	r7, [r5, #0]
 80037e4:	b1b9      	cbz	r1, 8003816 <__sflush_r+0xae>
 80037e6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80037ea:	4299      	cmp	r1, r3
 80037ec:	d002      	beq.n	80037f4 <__sflush_r+0x8c>
 80037ee:	4628      	mov	r0, r5
 80037f0:	f7ff fbf2 	bl	8002fd8 <_free_r>
 80037f4:	2300      	movs	r3, #0
 80037f6:	6363      	str	r3, [r4, #52]	@ 0x34
 80037f8:	e00d      	b.n	8003816 <__sflush_r+0xae>
 80037fa:	2301      	movs	r3, #1
 80037fc:	4628      	mov	r0, r5
 80037fe:	47b0      	blx	r6
 8003800:	4602      	mov	r2, r0
 8003802:	1c50      	adds	r0, r2, #1
 8003804:	d1c9      	bne.n	800379a <__sflush_r+0x32>
 8003806:	682b      	ldr	r3, [r5, #0]
 8003808:	2b00      	cmp	r3, #0
 800380a:	d0c6      	beq.n	800379a <__sflush_r+0x32>
 800380c:	2b1d      	cmp	r3, #29
 800380e:	d001      	beq.n	8003814 <__sflush_r+0xac>
 8003810:	2b16      	cmp	r3, #22
 8003812:	d11e      	bne.n	8003852 <__sflush_r+0xea>
 8003814:	602f      	str	r7, [r5, #0]
 8003816:	2000      	movs	r0, #0
 8003818:	e022      	b.n	8003860 <__sflush_r+0xf8>
 800381a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800381e:	b21b      	sxth	r3, r3
 8003820:	e01b      	b.n	800385a <__sflush_r+0xf2>
 8003822:	690f      	ldr	r7, [r1, #16]
 8003824:	2f00      	cmp	r7, #0
 8003826:	d0f6      	beq.n	8003816 <__sflush_r+0xae>
 8003828:	0793      	lsls	r3, r2, #30
 800382a:	680e      	ldr	r6, [r1, #0]
 800382c:	bf08      	it	eq
 800382e:	694b      	ldreq	r3, [r1, #20]
 8003830:	600f      	str	r7, [r1, #0]
 8003832:	bf18      	it	ne
 8003834:	2300      	movne	r3, #0
 8003836:	eba6 0807 	sub.w	r8, r6, r7
 800383a:	608b      	str	r3, [r1, #8]
 800383c:	f1b8 0f00 	cmp.w	r8, #0
 8003840:	dde9      	ble.n	8003816 <__sflush_r+0xae>
 8003842:	6a21      	ldr	r1, [r4, #32]
 8003844:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8003846:	4643      	mov	r3, r8
 8003848:	463a      	mov	r2, r7
 800384a:	4628      	mov	r0, r5
 800384c:	47b0      	blx	r6
 800384e:	2800      	cmp	r0, #0
 8003850:	dc08      	bgt.n	8003864 <__sflush_r+0xfc>
 8003852:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003856:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800385a:	81a3      	strh	r3, [r4, #12]
 800385c:	f04f 30ff 	mov.w	r0, #4294967295
 8003860:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003864:	4407      	add	r7, r0
 8003866:	eba8 0800 	sub.w	r8, r8, r0
 800386a:	e7e7      	b.n	800383c <__sflush_r+0xd4>
 800386c:	dfbffffe 	.word	0xdfbffffe

08003870 <_fflush_r>:
 8003870:	b538      	push	{r3, r4, r5, lr}
 8003872:	690b      	ldr	r3, [r1, #16]
 8003874:	4605      	mov	r5, r0
 8003876:	460c      	mov	r4, r1
 8003878:	b913      	cbnz	r3, 8003880 <_fflush_r+0x10>
 800387a:	2500      	movs	r5, #0
 800387c:	4628      	mov	r0, r5
 800387e:	bd38      	pop	{r3, r4, r5, pc}
 8003880:	b118      	cbz	r0, 800388a <_fflush_r+0x1a>
 8003882:	6a03      	ldr	r3, [r0, #32]
 8003884:	b90b      	cbnz	r3, 800388a <_fflush_r+0x1a>
 8003886:	f7ff f9ad 	bl	8002be4 <__sinit>
 800388a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800388e:	2b00      	cmp	r3, #0
 8003890:	d0f3      	beq.n	800387a <_fflush_r+0xa>
 8003892:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8003894:	07d0      	lsls	r0, r2, #31
 8003896:	d404      	bmi.n	80038a2 <_fflush_r+0x32>
 8003898:	0599      	lsls	r1, r3, #22
 800389a:	d402      	bmi.n	80038a2 <_fflush_r+0x32>
 800389c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800389e:	f7ff fb98 	bl	8002fd2 <__retarget_lock_acquire_recursive>
 80038a2:	4628      	mov	r0, r5
 80038a4:	4621      	mov	r1, r4
 80038a6:	f7ff ff5f 	bl	8003768 <__sflush_r>
 80038aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80038ac:	07da      	lsls	r2, r3, #31
 80038ae:	4605      	mov	r5, r0
 80038b0:	d4e4      	bmi.n	800387c <_fflush_r+0xc>
 80038b2:	89a3      	ldrh	r3, [r4, #12]
 80038b4:	059b      	lsls	r3, r3, #22
 80038b6:	d4e1      	bmi.n	800387c <_fflush_r+0xc>
 80038b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80038ba:	f7ff fb8b 	bl	8002fd4 <__retarget_lock_release_recursive>
 80038be:	e7dd      	b.n	800387c <_fflush_r+0xc>

080038c0 <__swhatbuf_r>:
 80038c0:	b570      	push	{r4, r5, r6, lr}
 80038c2:	460c      	mov	r4, r1
 80038c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038c8:	2900      	cmp	r1, #0
 80038ca:	b096      	sub	sp, #88	@ 0x58
 80038cc:	4615      	mov	r5, r2
 80038ce:	461e      	mov	r6, r3
 80038d0:	da0d      	bge.n	80038ee <__swhatbuf_r+0x2e>
 80038d2:	89a3      	ldrh	r3, [r4, #12]
 80038d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80038d8:	f04f 0100 	mov.w	r1, #0
 80038dc:	bf14      	ite	ne
 80038de:	2340      	movne	r3, #64	@ 0x40
 80038e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80038e4:	2000      	movs	r0, #0
 80038e6:	6031      	str	r1, [r6, #0]
 80038e8:	602b      	str	r3, [r5, #0]
 80038ea:	b016      	add	sp, #88	@ 0x58
 80038ec:	bd70      	pop	{r4, r5, r6, pc}
 80038ee:	466a      	mov	r2, sp
 80038f0:	f000 f848 	bl	8003984 <_fstat_r>
 80038f4:	2800      	cmp	r0, #0
 80038f6:	dbec      	blt.n	80038d2 <__swhatbuf_r+0x12>
 80038f8:	9901      	ldr	r1, [sp, #4]
 80038fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80038fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8003902:	4259      	negs	r1, r3
 8003904:	4159      	adcs	r1, r3
 8003906:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800390a:	e7eb      	b.n	80038e4 <__swhatbuf_r+0x24>

0800390c <__smakebuf_r>:
 800390c:	898b      	ldrh	r3, [r1, #12]
 800390e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003910:	079d      	lsls	r5, r3, #30
 8003912:	4606      	mov	r6, r0
 8003914:	460c      	mov	r4, r1
 8003916:	d507      	bpl.n	8003928 <__smakebuf_r+0x1c>
 8003918:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800391c:	6023      	str	r3, [r4, #0]
 800391e:	6123      	str	r3, [r4, #16]
 8003920:	2301      	movs	r3, #1
 8003922:	6163      	str	r3, [r4, #20]
 8003924:	b003      	add	sp, #12
 8003926:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003928:	ab01      	add	r3, sp, #4
 800392a:	466a      	mov	r2, sp
 800392c:	f7ff ffc8 	bl	80038c0 <__swhatbuf_r>
 8003930:	9f00      	ldr	r7, [sp, #0]
 8003932:	4605      	mov	r5, r0
 8003934:	4639      	mov	r1, r7
 8003936:	4630      	mov	r0, r6
 8003938:	f7ff fbba 	bl	80030b0 <_malloc_r>
 800393c:	b948      	cbnz	r0, 8003952 <__smakebuf_r+0x46>
 800393e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003942:	059a      	lsls	r2, r3, #22
 8003944:	d4ee      	bmi.n	8003924 <__smakebuf_r+0x18>
 8003946:	f023 0303 	bic.w	r3, r3, #3
 800394a:	f043 0302 	orr.w	r3, r3, #2
 800394e:	81a3      	strh	r3, [r4, #12]
 8003950:	e7e2      	b.n	8003918 <__smakebuf_r+0xc>
 8003952:	89a3      	ldrh	r3, [r4, #12]
 8003954:	6020      	str	r0, [r4, #0]
 8003956:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800395a:	81a3      	strh	r3, [r4, #12]
 800395c:	9b01      	ldr	r3, [sp, #4]
 800395e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8003962:	b15b      	cbz	r3, 800397c <__smakebuf_r+0x70>
 8003964:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003968:	4630      	mov	r0, r6
 800396a:	f000 f81d 	bl	80039a8 <_isatty_r>
 800396e:	b128      	cbz	r0, 800397c <__smakebuf_r+0x70>
 8003970:	89a3      	ldrh	r3, [r4, #12]
 8003972:	f023 0303 	bic.w	r3, r3, #3
 8003976:	f043 0301 	orr.w	r3, r3, #1
 800397a:	81a3      	strh	r3, [r4, #12]
 800397c:	89a3      	ldrh	r3, [r4, #12]
 800397e:	431d      	orrs	r5, r3
 8003980:	81a5      	strh	r5, [r4, #12]
 8003982:	e7cf      	b.n	8003924 <__smakebuf_r+0x18>

08003984 <_fstat_r>:
 8003984:	b538      	push	{r3, r4, r5, lr}
 8003986:	4d07      	ldr	r5, [pc, #28]	@ (80039a4 <_fstat_r+0x20>)
 8003988:	2300      	movs	r3, #0
 800398a:	4604      	mov	r4, r0
 800398c:	4608      	mov	r0, r1
 800398e:	4611      	mov	r1, r2
 8003990:	602b      	str	r3, [r5, #0]
 8003992:	f7fd f861 	bl	8000a58 <_fstat>
 8003996:	1c43      	adds	r3, r0, #1
 8003998:	d102      	bne.n	80039a0 <_fstat_r+0x1c>
 800399a:	682b      	ldr	r3, [r5, #0]
 800399c:	b103      	cbz	r3, 80039a0 <_fstat_r+0x1c>
 800399e:	6023      	str	r3, [r4, #0]
 80039a0:	bd38      	pop	{r3, r4, r5, pc}
 80039a2:	bf00      	nop
 80039a4:	20000248 	.word	0x20000248

080039a8 <_isatty_r>:
 80039a8:	b538      	push	{r3, r4, r5, lr}
 80039aa:	4d06      	ldr	r5, [pc, #24]	@ (80039c4 <_isatty_r+0x1c>)
 80039ac:	2300      	movs	r3, #0
 80039ae:	4604      	mov	r4, r0
 80039b0:	4608      	mov	r0, r1
 80039b2:	602b      	str	r3, [r5, #0]
 80039b4:	f7fd f860 	bl	8000a78 <_isatty>
 80039b8:	1c43      	adds	r3, r0, #1
 80039ba:	d102      	bne.n	80039c2 <_isatty_r+0x1a>
 80039bc:	682b      	ldr	r3, [r5, #0]
 80039be:	b103      	cbz	r3, 80039c2 <_isatty_r+0x1a>
 80039c0:	6023      	str	r3, [r4, #0]
 80039c2:	bd38      	pop	{r3, r4, r5, pc}
 80039c4:	20000248 	.word	0x20000248

080039c8 <_sbrk_r>:
 80039c8:	b538      	push	{r3, r4, r5, lr}
 80039ca:	4d06      	ldr	r5, [pc, #24]	@ (80039e4 <_sbrk_r+0x1c>)
 80039cc:	2300      	movs	r3, #0
 80039ce:	4604      	mov	r4, r0
 80039d0:	4608      	mov	r0, r1
 80039d2:	602b      	str	r3, [r5, #0]
 80039d4:	f7fd f868 	bl	8000aa8 <_sbrk>
 80039d8:	1c43      	adds	r3, r0, #1
 80039da:	d102      	bne.n	80039e2 <_sbrk_r+0x1a>
 80039dc:	682b      	ldr	r3, [r5, #0]
 80039de:	b103      	cbz	r3, 80039e2 <_sbrk_r+0x1a>
 80039e0:	6023      	str	r3, [r4, #0]
 80039e2:	bd38      	pop	{r3, r4, r5, pc}
 80039e4:	20000248 	.word	0x20000248

080039e8 <_init>:
 80039e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039ea:	bf00      	nop
 80039ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039ee:	bc08      	pop	{r3}
 80039f0:	469e      	mov	lr, r3
 80039f2:	4770      	bx	lr

080039f4 <_fini>:
 80039f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039f6:	bf00      	nop
 80039f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80039fa:	bc08      	pop	{r3}
 80039fc:	469e      	mov	lr, r3
 80039fe:	4770      	bx	lr
