;redcode
;assert 1
	SPL 0, -2
	MOV @-7, <-25
	SPL <420, #176
	SPL <420, #176
	MOV -41, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -17, <-20
	MOV -7, <-20
	MOV -7, <-20
	MOV -17, <-20
	SPL <127, 106
	SPL <127, 106
	SUB @121, 103
	SUB @121, 103
	SPL 0, -2
	SUB @127, @107
	ADD 271, 60
	SUB @127, @106
	ADD 130, 9
	MOV -17, <-20
	ADD 130, 9
	MOV -17, <-20
	SPL 0, <-2
	ADD 130, 9
	SPL 0, <-2
	ADD 130, 9
	SPL 0, <-2
	SPL 0, <-2
	MOV -7, <-20
	SUB @127, @106
	SPL 0, <-2
	SUB @127, @106
	SPL 175, @-925
	SPL 0, <-2
	SPL 0, <-2
	ADD 130, 9
	SPL 0, <-2
	SPL 0, <-2
	SPL <420, #176
	MOV -41, <-20
	SUB @121, @106
	SPL <420, #176
	SPL <420, #176
	MOV -41, <-20
	SPL <420, #176
	MOV -7, <-29
	SPL <420, #176
	SPL 0, -2
	SPL 0, <-2
	SPL <420, #176
	SPL <420, #176
	MOV -41, <-20
	DJN -1, @-20
	MOV -7, <-20
	MOV -17, <-20
	MOV -7, <-20
