{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1688565528140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565528141 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 16:58:48 2023 " "Processing started: Wed Jul  5 16:58:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565528141 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565528141 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off stream_rescale -c stream_rescale " "Command: quartus_map --read_settings_files=on --write_settings_files=off stream_rescale -c stream_rescale" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565528141 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565528304 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1688565528304 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1688565528694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 3 3 " "Found 3 design units, including 3 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 stream_rescale " "Found entity 1: stream_rescale" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688565537685 ""} { "Info" "ISGN_ENTITY_NAME" "2 priority_parser " "Found entity 2: priority_parser" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688565537685 ""} { "Info" "ISGN_ENTITY_NAME" "3 FIFO " "Found entity 3: FIFO" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688565537685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565537685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stream_rescale_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file stream_rescale_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 resizer_tb " "Found entity 1: resizer_tb" {  } { { "stream_rescale_tb.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/stream_rescale_tb.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688565537688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565537688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdecrease.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdecrease.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDecrease " "Found entity 1: clockDecrease" {  } { { "clockDecrease.v" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/clockDecrease.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688565537690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565537690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdecrease/clockdecrease_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdecrease/clockdecrease_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 clockDecrease_0002 " "Found entity 1: clockDecrease_0002" {  } { { "clockDecrease/clockDecrease_0002.v" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/clockDecrease/clockDecrease_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1688565537703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565537703 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "stream_rescale " "Elaborating entity \"stream_rescale\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1688565537748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDecrease clockDecrease:clockDecrease_inst " "Elaborating entity \"clockDecrease\" for hierarchy \"clockDecrease:clockDecrease_inst\"" {  } { { "TOP.sv" "clockDecrease_inst" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565537752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDecrease_0002 clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst " "Elaborating entity \"clockDecrease_0002\" for hierarchy \"clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\"" {  } { { "clockDecrease.v" "clockdecrease_inst" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/clockDecrease.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565537760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\"" {  } { { "clockDecrease/clockDecrease_0002.v" "altera_pll_i" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/clockDecrease/clockDecrease_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565537796 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1688565537803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\"" {  } { { "clockDecrease/clockDecrease_0002.v" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/clockDecrease/clockDecrease_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565537803 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 40.000000 MHz " "Parameter \"output_clock_frequency0\" = \"40.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1688565537803 ""}  } { { "clockDecrease/clockDecrease_0002.v" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/clockDecrease/clockDecrease_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1688565537803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO FIFO:fifo_inst " "Elaborating entity \"FIFO\" for hierarchy \"FIFO:fifo_inst\"" {  } { { "TOP.sv" "fifo_inst" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565537807 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TOP.sv(201) " "Verilog HDL assignment warning at TOP.sv(201): truncated value with size 32 to match size of target (8)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537823 "|stream_rescale|FIFO:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TOP.sv(255) " "Verilog HDL assignment warning at TOP.sv(255): truncated value with size 32 to match size of target (8)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537824 "|stream_rescale|FIFO:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TOP.sv(323) " "Verilog HDL assignment warning at TOP.sv(323): truncated value with size 32 to match size of target (8)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537824 "|stream_rescale|FIFO:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TOP.sv(337) " "Verilog HDL assignment warning at TOP.sv(337): truncated value with size 32 to match size of target (8)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537824 "|stream_rescale|FIFO:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 TOP.sv(352) " "Verilog HDL assignment warning at TOP.sv(352): truncated value with size 32 to match size of target (8)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537824 "|stream_rescale|FIFO:fifo_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 TOP.sv(386) " "Verilog HDL assignment warning at TOP.sv(386): truncated value with size 32 to match size of target (7)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537824 "|stream_rescale|FIFO:fifo_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "priority_parser priority_parser:priority_parser_inst " "Elaborating entity \"priority_parser\" for hierarchy \"priority_parser:priority_parser_inst\"" {  } { { "TOP.sv" "priority_parser_inst" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565537824 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TOP.sv(146) " "Verilog HDL assignment warning at TOP.sv(146): truncated value with size 32 to match size of target (4)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537831 "|stream_rescale|priority_parser:priority_parser_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 TOP.sv(158) " "Verilog HDL assignment warning at TOP.sv(158): truncated value with size 32 to match size of target (4)" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1688565537831 "|stream_rescale|priority_parser:priority_parser_inst"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1688565544746 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TOP.sv 7 " "Ignored 7 assignments for entity \"TOP.sv\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity TOP.sv " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity TOP.sv was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1688565549551 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockDecrease.qsys 7 " "Ignored 7 assignments for entity \"clockDecrease.qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity clockDecrease.qsys " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity clockDecrease.qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565549551 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1688565549551 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1688565549829 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1688565549829 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2311 " "Implemented 2311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1688565550016 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1688565550016 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2247 " "Implemented 2247 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1688565550016 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1688565550016 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1688565550016 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4857 " "Peak virtual memory: 4857 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565550038 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 16:59:10 2023 " "Processing ended: Wed Jul  5 16:59:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565550038 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565550038 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565550038 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1688565550038 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565551316 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1688565551316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1688565551330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565551331 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 16:59:10 2023 " "Processing started: Wed Jul  5 16:59:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565551331 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1688565551331 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off stream_rescale -c stream_rescale " "Command: quartus_fit --read_settings_files=off --write_settings_files=off stream_rescale -c stream_rescale" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1688565551331 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1688565551417 ""}
{ "Info" "0" "" "Project  = stream_rescale" {  } {  } 0 0 "Project  = stream_rescale" 0 0 "Fitter" 0 0 1688565551418 ""}
{ "Info" "0" "" "Revision = stream_rescale" {  } {  } 0 0 "Revision = stream_rescale" 0 0 "Fitter" 0 0 1688565551418 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1688565551581 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "stream_rescale 5CEBA4F17C6 " "Selected device 5CEBA4F17C6 for design \"stream_rescale\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1688565551603 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688565551642 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1688565551642 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1688565551747 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1688565552037 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1688565552060 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1688565552229 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1688565557292 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "1  (1 global) " "Promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 225 global CLKCTRL_G14 " "clockDecrease:clockDecrease_inst\|clockDecrease_0002:clockdecrease_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 225 fanout uses global clock CLKCTRL_G14" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1688565557463 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1688565557463 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "rst_n~inputCLKENA0 225 global CLKCTRL_G9 " "rst_n~inputCLKENA0 with 225 fanout uses global clock CLKCTRL_G9" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1688565557463 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1688565557463 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688565557464 ""}
{ "Info" "ISTA_SDC_FOUND" "stream_rescale.sdc " "Reading SDC File: 'stream_rescale.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1688565558441 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565558455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565558455 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565558455 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1688565558455 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558459 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558460 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558461 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558462 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[4\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[4\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[4\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[4\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[5\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[5\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[5\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[5\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[6\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[6\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[6\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[6\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_last_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_last_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_last_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_last_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_valid_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_valid_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_valid_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_valid_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output s_ready_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk fall max " "Port \"s_ready_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output s_ready_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk fall min " "Port \"s_ready_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Fitter" 0 -1 1688565558463 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1688565558472 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1688565558472 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688565558473 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688565558473 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000          clk " "  10.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688565558473 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.125 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.125 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688565558473 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  25.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  25.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1688565558473 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1688565558473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1688565558524 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688565558526 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1688565558529 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1688565558532 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1688565558532 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1688565558533 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1688565558778 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1688565558780 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1688565558780 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[0\] " "Node \"m_data_o\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[1\] " "Node \"m_data_o\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[2\] " "Node \"m_data_o\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[3\] " "Node \"m_data_o\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[4\] " "Node \"m_data_o\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[5\] " "Node \"m_data_o\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "m_data_o\[6\] " "Node \"m_data_o\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "m_data_o\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_data_i\[0\] " "Node \"s_data_i\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_data_i\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_data_i\[1\] " "Node \"s_data_i\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_data_i\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_data_i\[2\] " "Node \"s_data_i\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_data_i\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "s_data_i\[3\] " "Node \"s_data_i\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/quartus/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin64/Assignment Editor.qase" 1 { { 0 "s_data_i\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1688565558916 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1688565558916 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688565558916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1688565561755 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1688565562204 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:12 " "Fitter placement preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688565573920 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1688565583658 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1688565587578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688565587578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1688565589111 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X33_Y23 X43_Y33 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33" {  } { { "loc" "" { Generic "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X33_Y23 to location X43_Y33"} { { 12 { 0 ""} 33 23 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1688565593710 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1688565593710 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1688565598114 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1688565598114 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1688565598114 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688565598119 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.81 " "Total time spent on timing analysis during the Fitter is 4.81 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1688565604754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688565604784 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688565606393 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1688565606395 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1688565607837 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1688565613659 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1688565614010 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/output_files/stream_rescale.fit.smsg " "Generated suppressed messages file C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/output_files/stream_rescale.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1688565614176 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 93 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6300 " "Peak virtual memory: 6300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565615314 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:15 2023 " "Processing ended: Wed Jul  5 17:00:15 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565615314 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:05 " "Elapsed time: 00:01:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565615314 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:00 " "Total CPU time (on all processors): 00:03:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565615314 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1688565615314 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1688565616535 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565616535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:00:16 2023 " "Processing started: Wed Jul  5 17:00:16 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565616535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1688565616535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off stream_rescale -c stream_rescale " "Command: quartus_asm --read_settings_files=off --write_settings_files=off stream_rescale -c stream_rescale" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1688565616536 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565616690 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1688565616690 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1688565621479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4867 " "Peak virtual memory: 4867 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565622712 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:22 2023 " "Processing ended: Wed Jul  5 17:00:22 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565622712 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565622712 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565622712 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1688565622712 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1688565623378 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565623976 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1688565623976 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1688565623991 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565623992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:00:23 2023 " "Processing started: Wed Jul  5 17:00:23 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565623992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1688565623992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta stream_rescale -c stream_rescale " "Command: quartus_sta stream_rescale -c stream_rescale" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1688565623992 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1688565624080 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "TOP.sv 7 " "Ignored 7 assignments for entity \"TOP.sv\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity TOP.sv " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity TOP.sv was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity TOP.sv -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688565624842 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "clockDecrease.qsys 7 " "Ignored 7 assignments for entity \"clockDecrease.qsys\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity clockDecrease.qsys " "Assignment for entity set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL \"Design Compiler FPGA\" -entity clockDecrease.qsys was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_GND_NAME GND -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_VCC_NAME VDD -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_INPUT_DATA_FORMAT EDIF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_LMF_FILE dc_fpga.lmf -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis " "Assignment for entity set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY OFF -entity clockDecrease.qsys -section_id eda_design_synthesis was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1688565624842 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Timing Analyzer" 0 -1 1688565624842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1688565624990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625030 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625030 ""}
{ "Info" "ISTA_SDC_FOUND" "stream_rescale.sdc " "Reading SDC File: 'stream_rescale.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1688565625555 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565625584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565625584 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565625584 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688565625584 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625589 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625589 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625589 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625589 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625589 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[0\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[0\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[0\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[1\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[1\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[1\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625590 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[2\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[2\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[2\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[3\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[3\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[3\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625591 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[4\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[4\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[4\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[5\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625592 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[5\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[5\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_data_o\[6\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_data_o\[6\]\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_data_o\[6\]\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625593 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[0\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[0\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[1\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[1\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[2\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[2\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[3\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[3\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[4\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[4\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[4\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[4\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[5\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[5\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625594 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[5\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[5\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[6\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_keep_o\[6\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_keep_o\[6\] rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_keep_o\[6\]\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_last_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_last_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_last_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_last_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_valid_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise max " "Port \"m_valid_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output m_valid_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk rise min " "Port \"m_valid_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-rise output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output s_ready_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk fall max " "Port \"s_ready_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a max-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Warning" "WSTA_IO_ASSIGNMENT_NOT_COMPLETELY_SPECIFIED" "output s_ready_o rising clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk fall min " "Port \"s_ready_o\" relative to the rising edge of clock \"clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\" does not specify a min-fall output delay" {  } {  } 0 332070 "Port \"%2!s!\" relative to the %3!s! edge of clock \"%4!s!\" does not specify a %6!s!-%5!s! %1!s! delay" 0 0 "Timing Analyzer" 0 -1 1688565625595 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565625603 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565625604 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565625604 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565625604 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565625604 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565625604 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1688565625605 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688565625615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.534 " "Worst-case setup slack is 0.534" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625738 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.534               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.534               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625738 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.584 " "Worst-case hold slack is 0.584" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625761 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.584               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625761 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625761 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.556 " "Worst-case recovery slack is 9.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625770 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.556               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.556               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625770 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625770 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.017 " "Worst-case removal slack is 1.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625777 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.017               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.017               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625777 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625777 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.900               0.000 clk  " "    4.900               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625787 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.658               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.658               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565625787 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565625787 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.534 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.534" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625808 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625808 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625808 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.534  " "Path #1: Setup slack is 0.534 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[0\] " "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|rd_ptr\[6\] " "To Node      : FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      6.547  F        clock network delay " "    19.047      6.547  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[0\] " "    19.047      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.047      0.000 FF  CELL  fifo_inst\|carry_wr_ptr\[0\]\|q " "    19.047      0.000 FF  CELL  fifo_inst\|carry_wr_ptr\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.975      0.928 FF    IC  fifo_inst\|Add34~5\|datac " "    19.975      0.928 FF    IC  fifo_inst\|Add34~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.716      0.741 FF  CELL  fifo_inst\|Add34~5\|sumout " "    20.716      0.741 FF  CELL  fifo_inst\|Add34~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.397      0.681 FF    IC  fifo_inst\|Mux105~6\|datac " "    21.397      0.681 FF    IC  fifo_inst\|Mux105~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.837      0.440 FF  CELL  fifo_inst\|Mux105~6\|combout " "    21.837      0.440 FF  CELL  fifo_inst\|Mux105~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.588      0.751 FF    IC  fifo_inst\|last_flag_rd~10\|datad " "    22.588      0.751 FF    IC  fifo_inst\|last_flag_rd~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.889      0.301 FF  CELL  fifo_inst\|last_flag_rd~10\|combout " "    22.889      0.301 FF  CELL  fifo_inst\|last_flag_rd~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.580      0.691 FF    IC  fifo_inst\|last_flag_rd~31\|dataf " "    23.580      0.691 FF    IC  fifo_inst\|last_flag_rd~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.653      0.073 FF  CELL  fifo_inst\|last_flag_rd~31\|combout " "    23.653      0.073 FF  CELL  fifo_inst\|last_flag_rd~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.396      0.743 FF    IC  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|datab " "    24.396      0.743 FF    IC  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.872      0.476 FF  CELL  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|combout " "    24.872      0.476 FF  CELL  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.189      0.317 FF    IC  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|datac " "    25.189      0.317 FF    IC  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.634      0.445 FF  CELL  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|combout " "    25.634      0.445 FF  CELL  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.957      0.323 FF    IC  fifo_inst\|Add74~13\|datac " "    25.957      0.323 FF    IC  fifo_inst\|Add74~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.642      0.685 FR  CELL  fifo_inst\|Add74~13\|cout " "    26.642      0.685 FR  CELL  fifo_inst\|Add74~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.642      0.000 RR    IC  fifo_inst\|Add74~9\|cin " "    26.642      0.000 RR    IC  fifo_inst\|Add74~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.942      0.300 RR  CELL  fifo_inst\|Add74~9\|sumout " "    26.942      0.300 RR  CELL  fifo_inst\|Add74~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.408      0.466 RR    IC  fifo_inst\|Add30~21\|datac " "    27.408      0.466 RR    IC  fifo_inst\|Add30~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.136      0.728 RR  CELL  fifo_inst\|Add30~21\|cout " "    28.136      0.728 RR  CELL  fifo_inst\|Add30~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.136      0.000 RR    IC  fifo_inst\|Add30~17\|cin " "    28.136      0.000 RR    IC  fifo_inst\|Add30~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.289      0.153 RF  CELL  fifo_inst\|Add30~17\|sumout " "    28.289      0.153 RF  CELL  fifo_inst\|Add30~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.010      0.721 FF    IC  fifo_inst\|Add26~37\|dataf " "    29.010      0.721 FF    IC  fifo_inst\|Add26~37\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.081      0.071 FF  CELL  fifo_inst\|Add26~37\|combout " "    29.081      0.071 FF  CELL  fifo_inst\|Add26~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.360      0.279 FF    IC  fifo_inst\|Add26~17\|datad " "    29.360      0.279 FF    IC  fifo_inst\|Add26~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.868      0.508 FF  CELL  fifo_inst\|Add26~17\|cout " "    29.868      0.508 FF  CELL  fifo_inst\|Add26~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.868      0.000 FF    IC  fifo_inst\|Add26~29\|cin " "    29.868      0.000 FF    IC  fifo_inst\|Add26~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.021      0.153 FF  CELL  fifo_inst\|Add26~29\|sumout " "    30.021      0.153 FF  CELL  fifo_inst\|Add26~29\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.675      0.654 FF    IC  fifo_inst\|rd_ptr~16\|dataf " "    30.675      0.654 FF    IC  fifo_inst\|rd_ptr~16\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.745      0.070 FF  CELL  fifo_inst\|rd_ptr~16\|combout " "    30.745      0.070 FF  CELL  fifo_inst\|rd_ptr~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.745      0.000 FF    IC  fifo_inst\|rd_ptr\[6\]\|d " "    30.745      0.000 FF    IC  fifo_inst\|rd_ptr\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.962      0.217 FF  CELL  FIFO:fifo_inst\|rd_ptr\[6\] " "    30.962      0.217 FF  CELL  FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.822      5.822  R        clock network delay " "    30.822      5.822  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.576      0.754           clock pessimism removed " "    31.576      0.754           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.496     -0.080           clock uncertainty " "    31.496     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.496      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[6\] " "    31.496      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.962 " "Data Arrival Time  :    30.962" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    31.496 " "Data Required Time :    31.496" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.534  " "Slack              :     0.534 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625809 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625809 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.584 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.584" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.584  " "Path #1: Hold slack is 0.584 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|wr_ptr\[1\] " "From Node    : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[1\] " "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.062      5.562  F        clock network delay " "    18.062      5.562  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.062      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.062      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.062      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q " "    18.062      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.322      0.260 FF    IC  fifo_inst\|Add2~9\|dataf " "    18.322      0.260 FF    IC  fifo_inst\|Add2~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.391      0.069 FR  CELL  fifo_inst\|Add2~9\|sumout " "    18.391      0.069 FR  CELL  fifo_inst\|Add2~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.578      0.187 RR    IC  fifo_inst\|wr_ptr\[1\]\|asdata " "    18.578      0.187 RR    IC  fifo_inst\|wr_ptr\[1\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.878      0.300 RR  CELL  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.878      0.300 RR  CELL  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.048      6.548  F        clock network delay " "    19.048      6.548  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.294     -0.754           clock pessimism removed " "    18.294     -0.754           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.294      0.000           clock uncertainty " "    18.294      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.294      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.294      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.878 " "Data Arrival Time  :    18.878" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.294 " "Data Required Time :    18.294" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.584  " "Slack              :     0.584 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625825 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625825 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.556 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.556" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.556  " "Path #1: Recovery slack is 9.556 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[21\]\[3\] " "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[21\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.441      3.441  R        clock network delay " "     3.441      3.441  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      2.000  R  iExt  rst_n " "     5.441      2.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.441      0.000 RR    IC  rst_n~input\|i " "     5.441      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.210      0.769 RR  CELL  rst_n~input\|o " "     6.210      0.769 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.523      0.313 RR    IC  rst_n~inputCLKENA0\|inclk " "     6.523      0.313 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.905      0.382 RR  CELL  rst_n~inputCLKENA0\|outclk " "     6.905      0.382 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.411      1.506 RR    IC  fifo_inst\|data_fifo_buffer\[21\]\[3\]\|clrn " "     8.411      1.506 RR    IC  fifo_inst\|data_fifo_buffer\[21\]\[3\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.943      0.532 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[3\] " "     8.943      0.532 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.979      5.479  F        clock network delay " "    17.979      5.479  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.579      0.600           clock pessimism removed " "    18.579      0.600           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.499     -0.080           clock uncertainty " "    18.499     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.499      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[3\] " "    18.499      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[3\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.943 " "Data Arrival Time  :     8.943" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.499 " "Data Required Time :    18.499" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.556  " "Slack              :     9.556 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625829 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625829 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.017 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.017" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625833 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.017  " "Path #1: Removal slack is 1.017 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.841      2.841  R        clock network delay " "     2.841      2.841  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      1.000  F  iExt  rst_n " "     3.841      1.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.841      0.000 FF    IC  rst_n~input\|i " "     3.841      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.710      0.869 FF  CELL  rst_n~input\|o " "     4.710      0.869 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.988      0.278 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.988      0.278 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.346      0.358 FF  CELL  rst_n~inputCLKENA0\|outclk " "     5.346      0.358 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.668      1.322 FF    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn " "     6.668      1.322 FF    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.084      0.416 FF  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     7.084      0.416 FF  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.667      6.667  R        clock network delay " "     6.667      6.667  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067     -0.600           clock pessimism removed " "     6.067     -0.600           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067      0.000           clock uncertainty " "     6.067      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.067      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     6.067      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.084 " "Data Arrival Time  :     7.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.067 " "Data Required Time :     6.067" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.017  " "Slack              :     1.017 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565625833 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565625833 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688565625834 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688565625875 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688565628219 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565628403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565628403 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565628403 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688565628403 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565628404 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565628404 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565628404 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565628404 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565628404 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565628404 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.706 " "Worst-case setup slack is 0.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628450 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.706               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.706               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628450 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565628450 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.601 " "Worst-case hold slack is 0.601" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.601               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.601               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565628468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.496 " "Worst-case recovery slack is 9.496" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.496               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.496               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565628480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.002 " "Worst-case removal slack is 1.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.002               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565628487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.926               0.000 clk  " "    4.926               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628497 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.653               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   11.653               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565628497 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565628497 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.706 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.706" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628517 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628517 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628517 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.706  " "Path #1: Setup slack is 0.706 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[0\] " "From Node    : FIFO:fifo_inst\|carry_wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|rd_ptr\[6\] " "To Node      : FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      6.420  F        clock network delay " "    18.920      6.420  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[0\] " "    18.920      0.000     uTco  FIFO:fifo_inst\|carry_wr_ptr\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.920      0.000 FF  CELL  fifo_inst\|carry_wr_ptr\[0\]\|q " "    18.920      0.000 FF  CELL  fifo_inst\|carry_wr_ptr\[0\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.795      0.875 FF    IC  fifo_inst\|Add34~5\|datac " "    19.795      0.875 FF    IC  fifo_inst\|Add34~5\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.609      0.814 FF  CELL  fifo_inst\|Add34~5\|sumout " "    20.609      0.814 FF  CELL  fifo_inst\|Add34~5\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.241      0.632 FF    IC  fifo_inst\|Mux105~6\|datac " "    21.241      0.632 FF    IC  fifo_inst\|Mux105~6\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.720      0.479 FF  CELL  fifo_inst\|Mux105~6\|combout " "    21.720      0.479 FF  CELL  fifo_inst\|Mux105~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.429      0.709 FF    IC  fifo_inst\|last_flag_rd~10\|datad " "    22.429      0.709 FF    IC  fifo_inst\|last_flag_rd~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.715      0.286 FF  CELL  fifo_inst\|last_flag_rd~10\|combout " "    22.715      0.286 FF  CELL  fifo_inst\|last_flag_rd~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.356      0.641 FF    IC  fifo_inst\|last_flag_rd~31\|dataf " "    23.356      0.641 FF    IC  fifo_inst\|last_flag_rd~31\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.434      0.078 FF  CELL  fifo_inst\|last_flag_rd~31\|combout " "    23.434      0.078 FF  CELL  fifo_inst\|last_flag_rd~31\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.126      0.692 FF    IC  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|datab " "    24.126      0.692 FF    IC  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.643      0.517 FF  CELL  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|combout " "    24.643      0.517 FF  CELL  fifo_inst\|last_rd_idx\[3\]\[1\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.933      0.290 FF    IC  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|datac " "    24.933      0.290 FF    IC  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.417      0.484 FF  CELL  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|combout " "    25.417      0.484 FF  CELL  fifo_inst\|last_rd_idx\[5\]\[5\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.709      0.292 FF    IC  fifo_inst\|Add74~13\|datac " "    25.709      0.292 FF    IC  fifo_inst\|Add74~13\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.456      0.747 FR  CELL  fifo_inst\|Add74~13\|cout " "    26.456      0.747 FR  CELL  fifo_inst\|Add74~13\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.456      0.000 RR    IC  fifo_inst\|Add74~9\|cin " "    26.456      0.000 RR    IC  fifo_inst\|Add74~9\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.794      0.338 RF  CELL  fifo_inst\|Add74~9\|sumout " "    26.794      0.338 RF  CELL  fifo_inst\|Add74~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.250      0.456 FF    IC  fifo_inst\|Add30~21\|datac " "    27.250      0.456 FF    IC  fifo_inst\|Add30~21\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.999      0.749 FF  CELL  fifo_inst\|Add30~21\|cout " "    27.999      0.749 FF  CELL  fifo_inst\|Add30~21\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.999      0.000 FF    IC  fifo_inst\|Add30~17\|cin " "    27.999      0.000 FF    IC  fifo_inst\|Add30~17\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.152      0.153 FF  CELL  fifo_inst\|Add30~17\|sumout " "    28.152      0.153 FF  CELL  fifo_inst\|Add30~17\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.821      0.669 FF    IC  fifo_inst\|Add26~37\|dataf " "    28.821      0.669 FF    IC  fifo_inst\|Add26~37\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.897      0.076 FF  CELL  fifo_inst\|Add26~37\|combout " "    28.897      0.076 FF  CELL  fifo_inst\|Add26~37\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.150      0.253 FF    IC  fifo_inst\|Add26~17\|datad " "    29.150      0.253 FF    IC  fifo_inst\|Add26~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.661      0.511 FF  CELL  fifo_inst\|Add26~17\|cout " "    29.661      0.511 FF  CELL  fifo_inst\|Add26~17\|cout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.661      0.000 FF    IC  fifo_inst\|Add26~29\|cin " "    29.661      0.000 FF    IC  fifo_inst\|Add26~29\|cin" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.814      0.153 FF  CELL  fifo_inst\|Add26~29\|sumout " "    29.814      0.153 FF  CELL  fifo_inst\|Add26~29\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.422      0.608 FF    IC  fifo_inst\|rd_ptr~16\|dataf " "    30.422      0.608 FF    IC  fifo_inst\|rd_ptr~16\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.497      0.075 FF  CELL  fifo_inst\|rd_ptr~16\|combout " "    30.497      0.075 FF  CELL  fifo_inst\|rd_ptr~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.497      0.000 FF    IC  fifo_inst\|rd_ptr\[6\]\|d " "    30.497      0.000 FF    IC  fifo_inst\|rd_ptr\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.720      0.223 FF  CELL  FIFO:fifo_inst\|rd_ptr\[6\] " "    30.720      0.223 FF  CELL  FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.841      5.841  R        clock network delay " "    30.841      5.841  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.506      0.665           clock pessimism removed " "    31.506      0.665           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.426     -0.080           clock uncertainty " "    31.426     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.426      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[6\] " "    31.426      0.000     uTsu  FIFO:fifo_inst\|rd_ptr\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    30.720 " "Data Arrival Time  :    30.720" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    31.426 " "Data Required Time :    31.426" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.706  " "Slack              :     0.706 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628518 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628518 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.601 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.601" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628533 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628533 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.601  " "Path #1: Hold slack is 0.601 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|wr_ptr\[1\] " "From Node    : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[1\] " "To Node      : FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.073      5.573  F        clock network delay " "    18.073      5.573  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.073      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.073      0.000     uTco  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.073      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q " "    18.073      0.000 FF  CELL  fifo_inst\|wr_ptr\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.306      0.233 FF    IC  fifo_inst\|Add2~9\|dataf " "    18.306      0.233 FF    IC  fifo_inst\|Add2~9\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.378      0.072 FF  CELL  fifo_inst\|Add2~9\|sumout " "    18.378      0.072 FF  CELL  fifo_inst\|Add2~9\|sumout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.537      0.159 FF    IC  fifo_inst\|wr_ptr\[1\]\|asdata " "    18.537      0.159 FF    IC  fifo_inst\|wr_ptr\[1\]\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.859      0.322 FF  CELL  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.859      0.322 FF  CELL  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.923      6.423  F        clock network delay " "    18.923      6.423  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.258     -0.665           clock pessimism removed " "    18.258     -0.665           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.258      0.000           clock uncertainty " "    18.258      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.258      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\] " "    18.258      0.000      uTh  FIFO:fifo_inst\|wr_ptr\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.859 " "Data Arrival Time  :    18.859" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.258 " "Data Required Time :    18.258" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.601  " "Slack              :     0.601 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628534 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628534 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.496 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.496" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.496  " "Path #1: Recovery slack is 9.496 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[21\]\[2\] " "To Node      : FIFO:fifo_inst\|data_fifo_buffer\[21\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.376      3.376  R        clock network delay " "     3.376      3.376  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      2.000  R  iExt  rst_n " "     5.376      2.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.376      0.000 RR    IC  rst_n~input\|i " "     5.376      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.162      0.786 RR  CELL  rst_n~input\|o " "     6.162      0.786 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.476      0.314 RR    IC  rst_n~inputCLKENA0\|inclk " "     6.476      0.314 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.872      0.396 RR  CELL  rst_n~inputCLKENA0\|outclk " "     6.872      0.396 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.432      1.560 RR    IC  fifo_inst\|data_fifo_buffer\[21\]\[2\]\|clrn " "     8.432      1.560 RR    IC  fifo_inst\|data_fifo_buffer\[21\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.971      0.539 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[2\] " "     8.971      0.539 RR  CELL  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.020      5.520  F        clock network delay " "    18.020      5.520  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.547      0.527           clock pessimism removed " "    18.547      0.527           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.467     -0.080           clock uncertainty " "    18.467     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.467      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[2\] " "    18.467      0.000     uTsu  FIFO:fifo_inst\|data_fifo_buffer\[21\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.971 " "Data Arrival Time  :     8.971" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    18.467 " "Data Required Time :    18.467" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.496  " "Slack              :     9.496 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628538 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628538 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.002 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.002" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628543 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.002  " "Path #1: Removal slack is 1.002 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.849      2.849  R        clock network delay " "     2.849      2.849  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      1.000  F  iExt  rst_n " "     3.849      1.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.849      0.000 FF    IC  rst_n~input\|i " "     3.849      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.709      0.860 FF  CELL  rst_n~input\|o " "     4.709      0.860 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.994      0.285 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.994      0.285 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.370      0.376 FF  CELL  rst_n~inputCLKENA0\|outclk " "     5.370      0.376 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.684      1.314 FF    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn " "     6.684      1.314 FF    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.075      0.391 FF  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     7.075      0.391 FF  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.600      6.600  R        clock network delay " "     6.600      6.600  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073     -0.527           clock pessimism removed " "     6.073     -0.527           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      0.000           clock uncertainty " "     6.073      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.073      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     6.073      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.075 " "Data Arrival Time  :     7.075" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     6.073 " "Data Required Time :     6.073" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.002  " "Slack              :     1.002 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565628543 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565628543 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1688565628545 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1688565628738 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1688565630872 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565631059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565631059 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565631059 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688565631059 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565631059 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631060 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631060 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631060 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631060 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565631060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.311 " "Worst-case setup slack is 5.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.311               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.311               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.357 " "Worst-case hold slack is 0.357" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.357               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.812 " "Worst-case recovery slack is 9.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631108 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.812               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.812               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631108 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631108 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.071 " "Worst-case removal slack is 1.071" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.071               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.643               0.000 clk  " "    4.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.025               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.025               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631124 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.311 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.311" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.311  " "Path #1: Setup slack is 5.311 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|m_full_o " "From Node    : FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : s_ready_o " "To Node      : s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.203      3.703  F        clock network delay " "    16.203      3.703  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.203      0.000     uTco  FIFO:fifo_inst\|m_full_o " "    16.203      0.000     uTco  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.203      0.000 FF  CELL  fifo_inst\|m_full_o\|q " "    16.203      0.000 FF  CELL  fifo_inst\|m_full_o\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.162      0.959 FF    IC  s_ready_o~output\|i " "    17.162      0.959 FF    IC  s_ready_o~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.988      1.826 FR  CELL  s_ready_o~output\|o " "    18.988      1.826 FR  CELL  s_ready_o~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.988      0.000 RR  CELL  s_ready_o " "    18.988      0.000 RR  CELL  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.586      1.586  R        clock network delay " "    26.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.879      0.293           clock pessimism removed " "    26.879      0.293           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.799     -0.080           clock uncertainty " "    26.799     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.299     -2.500  R  oExt  s_ready_o " "    24.299     -2.500  R  oExt  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.988 " "Data Arrival Time  :    18.988" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.299 " "Data Required Time :    24.299" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.311  " "Slack              :     5.311 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631146 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631146 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.357" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631161 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.357  " "Path #1: Hold slack is 0.357 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|carry_fifo " "From Node    : FIFO:fifo_inst\|carry_fifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_full_o " "To Node      : FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.771      3.271  F        clock network delay " "    15.771      3.271  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.771      0.000     uTco  FIFO:fifo_inst\|carry_fifo " "    15.771      0.000     uTco  FIFO:fifo_inst\|carry_fifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.771      0.000 RR  CELL  fifo_inst\|carry_fifo\|q " "    15.771      0.000 RR  CELL  fifo_inst\|carry_fifo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.916      0.145 RR    IC  fifo_inst\|carry_wr_ptr\[0\]~0\|dataf " "    15.916      0.145 RR    IC  fifo_inst\|carry_wr_ptr\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.944      0.028 RF  CELL  fifo_inst\|carry_wr_ptr\[0\]~0\|combout " "    15.944      0.028 RF  CELL  fifo_inst\|carry_wr_ptr\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.049      0.105 FF    IC  fifo_inst\|m_full_o~0\|datac " "    16.049      0.105 FF    IC  fifo_inst\|m_full_o~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.179      0.130 FR  CELL  fifo_inst\|m_full_o~0\|combout " "    16.179      0.130 FR  CELL  fifo_inst\|m_full_o~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.179      0.000 RR    IC  fifo_inst\|m_full_o\|d " "    16.179      0.000 RR    IC  fifo_inst\|m_full_o\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.204      0.025 RR  CELL  FIFO:fifo_inst\|m_full_o " "    16.204      0.025 RR  CELL  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.203      3.703  F        clock network delay " "    16.203      3.703  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.847     -0.356           clock pessimism removed " "    15.847     -0.356           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.847      0.000           clock uncertainty " "    15.847      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.847      0.000      uTh  FIFO:fifo_inst\|m_full_o " "    15.847      0.000      uTh  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.204 " "Data Arrival Time  :    16.204" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.847 " "Data Required Time :    15.847" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.357  " "Slack              :     0.357 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631161 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631161 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.812 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.812" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.812  " "Path #1: Recovery slack is 9.812 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|wr_ptr\[2\]~DUPLICATE " "To Node      : FIFO:fifo_inst\|wr_ptr\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.879      1.879  R        clock network delay " "     1.879      1.879  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.879      2.000  F  iExt  rst_n " "     3.879      2.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.879      0.000 FF    IC  rst_n~input\|i " "     3.879      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.633      0.754 FF  CELL  rst_n~input\|o " "     4.633      0.754 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.791      0.158 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.791      0.158 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.996      0.205 FF  CELL  rst_n~inputCLKENA0\|outclk " "     4.996      0.205 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.936      0.940 FF    IC  fifo_inst\|wr_ptr\[2\]~DUPLICATE\|clrn " "     5.936      0.940 FF    IC  fifo_inst\|wr_ptr\[2\]~DUPLICATE\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.169      0.233 FF  CELL  FIFO:fifo_inst\|wr_ptr\[2\]~DUPLICATE " "     6.169      0.233 FF  CELL  FIFO:fifo_inst\|wr_ptr\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.768      3.268  F        clock network delay " "    15.768      3.268  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.061      0.293           clock pessimism removed " "    16.061      0.293           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.981     -0.080           clock uncertainty " "    15.981     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.981      0.000     uTsu  FIFO:fifo_inst\|wr_ptr\[2\]~DUPLICATE " "    15.981      0.000     uTsu  FIFO:fifo_inst\|wr_ptr\[2\]~DUPLICATE" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.169 " "Data Arrival Time  :     6.169" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.981 " "Data Required Time :    15.981" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.812  " "Slack              :     9.812 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631166 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.071 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.071" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631170 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.071  " "Path #1: Removal slack is 1.071 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.586      1.586  R        clock network delay " "     1.586      1.586  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      1.000  R  iExt  rst_n " "     2.586      1.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.586      0.000 RR    IC  rst_n~input\|i " "     2.586      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.983      0.397 RR  CELL  rst_n~input\|o " "     2.983      0.397 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.150      0.167 RR    IC  rst_n~inputCLKENA0\|inclk " "     3.150      0.167 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.196 RR  CELL  rst_n~inputCLKENA0\|outclk " "     3.346      0.196 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.368      1.022 RR    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn " "     4.368      1.022 RR    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.589      0.221 RR  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     4.589      0.221 RR  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.811      3.811  R        clock network delay " "     3.811      3.811  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518     -0.293           clock pessimism removed " "     3.518     -0.293           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518      0.000           clock uncertainty " "     3.518      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.518      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     3.518      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.589 " "Data Arrival Time  :     4.589" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.518 " "Data Required Time :     3.518" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.071  " "Slack              :     1.071 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631170 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631170 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1688565631171 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565631419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565631419 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout " "Cell: clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[1\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1688565631419 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1688565631419 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565631419 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Rise) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) 0.080 0.110 " "Setup clock transfer from clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) to clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (Fall) has uncertainty 0.080 that is less than the recommended uncertainty 0.110" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1688565631419 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1688565631419 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.632 " "Worst-case setup slack is 5.632" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631437 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.632               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.632               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631437 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631437 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.349 " "Worst-case hold slack is 0.349" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631467 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.349               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.349               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631467 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 9.812 " "Worst-case recovery slack is 9.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.812               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    9.812               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.075 " "Worst-case removal slack is 1.075" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.075               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.075               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631482 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 1.562 " "Worst-case minimum pulse width slack is 1.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.562               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.632               0.000 clk  " "    4.632               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631487 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.029               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   12.029               0.000 clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1688565631487 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1688565631487 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.632 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.632" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631508 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631508 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631508 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 5.632  " "Path #1: Setup slack is 5.632 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|m_full_o " "From Node    : FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : s_ready_o " "To Node      : s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.090      3.590  F        clock network delay " "    16.090      3.590  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.090      0.000     uTco  FIFO:fifo_inst\|m_full_o " "    16.090      0.000     uTco  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.090      0.000 FF  CELL  fifo_inst\|m_full_o\|q " "    16.090      0.000 FF  CELL  fifo_inst\|m_full_o\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.932      0.842 FF    IC  s_ready_o~output\|i " "    16.932      0.842 FF    IC  s_ready_o~output\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.600      1.668 FR  CELL  s_ready_o~output\|o " "    18.600      1.668 FR  CELL  s_ready_o~output\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.600      0.000 RR  CELL  s_ready_o " "    18.600      0.000 RR  CELL  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.000     25.000           latch edge time " "    25.000     25.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.546      1.546  R        clock network delay " "    26.546      1.546  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.812      0.266           clock pessimism removed " "    26.812      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.732     -0.080           clock uncertainty " "    26.732     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.232     -2.500  R  oExt  s_ready_o " "    24.232     -2.500  R  oExt  s_ready_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    18.600 " "Data Arrival Time  :    18.600" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    24.232 " "Data Required Time :    24.232" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.632  " "Slack              :     5.632 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631509 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631509 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.349" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.349  " "Path #1: Hold slack is 0.349 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FIFO:fifo_inst\|carry_fifo " "From Node    : FIFO:fifo_inst\|carry_fifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_full_o " "To Node      : FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           launch edge time " "    12.500     12.500           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.708      3.208  F        clock network delay " "    15.708      3.208  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.708      0.000     uTco  FIFO:fifo_inst\|carry_fifo " "    15.708      0.000     uTco  FIFO:fifo_inst\|carry_fifo" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.708      0.000 FF  CELL  fifo_inst\|carry_fifo\|q " "    15.708      0.000 FF  CELL  fifo_inst\|carry_fifo\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.832      0.124 FF    IC  fifo_inst\|carry_wr_ptr\[0\]~0\|dataf " "    15.832      0.124 FF    IC  fifo_inst\|carry_wr_ptr\[0\]~0\|dataf" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.861      0.029 FR  CELL  fifo_inst\|carry_wr_ptr\[0\]~0\|combout " "    15.861      0.029 FR  CELL  fifo_inst\|carry_wr_ptr\[0\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.950      0.089 RR    IC  fifo_inst\|m_full_o~0\|datac " "    15.950      0.089 RR    IC  fifo_inst\|m_full_o~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.086      0.136 RF  CELL  fifo_inst\|m_full_o~0\|combout " "    16.086      0.136 RF  CELL  fifo_inst\|m_full_o~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.086      0.000 FF    IC  fifo_inst\|m_full_o\|d " "    16.086      0.000 FF    IC  fifo_inst\|m_full_o\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.110      0.024 FF  CELL  FIFO:fifo_inst\|m_full_o " "    16.110      0.024 FF  CELL  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.090      3.590  F        clock network delay " "    16.090      3.590  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.761     -0.329           clock pessimism removed " "    15.761     -0.329           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.761      0.000           clock uncertainty " "    15.761      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.761      0.000      uTh  FIFO:fifo_inst\|m_full_o " "    15.761      0.000      uTh  FIFO:fifo_inst\|m_full_o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.110 " "Data Arrival Time  :    16.110" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.761 " "Data Required Time :    15.761" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.349  " "Slack              :     0.349 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.812 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 9.812" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 9.812  " "Path #1: Recovery slack is 9.812 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|last_fifo_buffer\[18\] " "To Node      : FIFO:fifo_inst\|last_fifo_buffer\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED) " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.812      1.812  R        clock network delay " "     1.812      1.812  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.812      2.000  F  iExt  rst_n " "     3.812      2.000  F  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.812      0.000 FF    IC  rst_n~input\|i " "     3.812      0.000 FF    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.566      0.754 FF  CELL  rst_n~input\|o " "     4.566      0.754 FF  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.724      0.158 FF    IC  rst_n~inputCLKENA0\|inclk " "     4.724      0.158 FF    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.933      0.209 FF  CELL  rst_n~inputCLKENA0\|outclk " "     4.933      0.209 FF  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.861      0.928 FF    IC  fifo_inst\|last_fifo_buffer\[18\]\|clrn " "     5.861      0.928 FF    IC  fifo_inst\|last_fifo_buffer\[18\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.077      0.216 FF  CELL  FIFO:fifo_inst\|last_fifo_buffer\[18\] " "     6.077      0.216 FF  CELL  FIFO:fifo_inst\|last_fifo_buffer\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.500     12.500           latch edge time " "    12.500     12.500           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.703      3.203  F        clock network delay " "    15.703      3.203  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.969      0.266           clock pessimism removed " "    15.969      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.889     -0.080           clock uncertainty " "    15.889     -0.080           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.889      0.000     uTsu  FIFO:fifo_inst\|last_fifo_buffer\[18\] " "    15.889      0.000     uTsu  FIFO:fifo_inst\|last_fifo_buffer\[18\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.077 " "Data Arrival Time  :     6.077" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    15.889 " "Data Required Time :    15.889" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     9.812  " "Slack              :     9.812 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.075 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.075" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\] " "-to_clock \[get_clocks \{clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631533 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.075  " "Path #1: Removal slack is 1.075 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : rst_n " "From Node    : rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "To Node      : FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Launch Clock : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "Latch Clock  : clockDecrease_inst\|clockdecrease_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.546      1.546  R        clock network delay " "     1.546      1.546  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      1.000  R  iExt  rst_n " "     2.546      1.000  R  iExt  rst_n" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.546      0.000 RR    IC  rst_n~input\|i " "     2.546      0.000 RR    IC  rst_n~input\|i" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.932      0.386 RR  CELL  rst_n~input\|o " "     2.932      0.386 RR  CELL  rst_n~input\|o" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.099      0.167 RR    IC  rst_n~inputCLKENA0\|inclk " "     3.099      0.167 RR    IC  rst_n~inputCLKENA0\|inclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.298      0.199 RR  CELL  rst_n~inputCLKENA0\|outclk " "     3.298      0.199 RR  CELL  rst_n~inputCLKENA0\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.304      1.006 RR    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn " "     4.304      1.006 RR    IC  fifo_inst\|m_data_o\[1\]\[2\]\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.512      0.208 RR  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     4.512      0.208 RR  CELL  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.703      3.703  R        clock network delay " "     3.703      3.703  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437     -0.266           clock pessimism removed " "     3.437     -0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000           clock uncertainty " "     3.437      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\] " "     3.437      0.000      uTh  FIFO:fifo_inst\|m_data_o\[1\]\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.512 " "Data Arrival Time  :     4.512" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.437 " "Data Required Time :     3.437" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.075  " "Slack              :     1.075 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1688565631533 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1688565631533 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688565633433 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1688565633434 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 93 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5131 " "Peak virtual memory: 5131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565633547 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:33 2023 " "Processing ended: Wed Jul  5 17:00:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565633547 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565633547 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565633547 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1688565633547 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1688565634719 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565634720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:00:34 2023 " "Processing started: Wed Jul  5 17:00:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565634720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688565634720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off stream_rescale -c stream_rescale " "Command: quartus_eda --read_settings_files=off --write_settings_files=off stream_rescale -c stream_rescale" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1688565634720 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565634885 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1688565634885 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[0\]\[0\] m_data_o_0_0 m_data_o " "Port \"m_data_o\[0\]\[0\]\" is changed into \"m_data_o_0_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635901 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[0\]\[1\] m_data_o_0_1 m_data_o " "Port \"m_data_o\[0\]\[1\]\" is changed into \"m_data_o_0_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[0\]\[2\] m_data_o_0_2 m_data_o " "Port \"m_data_o\[0\]\[2\]\" is changed into \"m_data_o_0_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[0\]\[3\] m_data_o_0_3 m_data_o " "Port \"m_data_o\[0\]\[3\]\" is changed into \"m_data_o_0_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[1\]\[0\] m_data_o_1_0 m_data_o " "Port \"m_data_o\[1\]\[0\]\" is changed into \"m_data_o_1_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[1\]\[1\] m_data_o_1_1 m_data_o " "Port \"m_data_o\[1\]\[1\]\" is changed into \"m_data_o_1_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[1\]\[2\] m_data_o_1_2 m_data_o " "Port \"m_data_o\[1\]\[2\]\" is changed into \"m_data_o_1_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[1\]\[3\] m_data_o_1_3 m_data_o " "Port \"m_data_o\[1\]\[3\]\" is changed into \"m_data_o_1_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635902 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[2\]\[0\] m_data_o_2_0 m_data_o " "Port \"m_data_o\[2\]\[0\]\" is changed into \"m_data_o_2_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[2\]\[1\] m_data_o_2_1 m_data_o " "Port \"m_data_o\[2\]\[1\]\" is changed into \"m_data_o_2_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[2\]\[2\] m_data_o_2_2 m_data_o " "Port \"m_data_o\[2\]\[2\]\" is changed into \"m_data_o_2_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[2\]\[3\] m_data_o_2_3 m_data_o " "Port \"m_data_o\[2\]\[3\]\" is changed into \"m_data_o_2_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[3\]\[0\] m_data_o_3_0 m_data_o " "Port \"m_data_o\[3\]\[0\]\" is changed into \"m_data_o_3_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[3\]\[1\] m_data_o_3_1 m_data_o " "Port \"m_data_o\[3\]\[1\]\" is changed into \"m_data_o_3_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[3\]\[2\] m_data_o_3_2 m_data_o " "Port \"m_data_o\[3\]\[2\]\" is changed into \"m_data_o_3_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[3\]\[3\] m_data_o_3_3 m_data_o " "Port \"m_data_o\[3\]\[3\]\" is changed into \"m_data_o_3_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[4\]\[0\] m_data_o_4_0 m_data_o " "Port \"m_data_o\[4\]\[0\]\" is changed into \"m_data_o_4_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[4\]\[1\] m_data_o_4_1 m_data_o " "Port \"m_data_o\[4\]\[1\]\" is changed into \"m_data_o_4_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[4\]\[2\] m_data_o_4_2 m_data_o " "Port \"m_data_o\[4\]\[2\]\" is changed into \"m_data_o_4_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[4\]\[3\] m_data_o_4_3 m_data_o " "Port \"m_data_o\[4\]\[3\]\" is changed into \"m_data_o_4_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[5\]\[0\] m_data_o_5_0 m_data_o " "Port \"m_data_o\[5\]\[0\]\" is changed into \"m_data_o_5_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635903 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[5\]\[1\] m_data_o_5_1 m_data_o " "Port \"m_data_o\[5\]\[1\]\" is changed into \"m_data_o_5_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[5\]\[2\] m_data_o_5_2 m_data_o " "Port \"m_data_o\[5\]\[2\]\" is changed into \"m_data_o_5_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[5\]\[3\] m_data_o_5_3 m_data_o " "Port \"m_data_o\[5\]\[3\]\" is changed into \"m_data_o_5_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[6\]\[0\] m_data_o_6_0 m_data_o " "Port \"m_data_o\[6\]\[0\]\" is changed into \"m_data_o_6_0\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[6\]\[1\] m_data_o_6_1 m_data_o " "Port \"m_data_o\[6\]\[1\]\" is changed into \"m_data_o_6_1\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[6\]\[2\] m_data_o_6_2 m_data_o " "Port \"m_data_o\[6\]\[2\]\" is changed into \"m_data_o_6_2\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "m_data_o\[6\]\[3\] m_data_o_6_3 m_data_o " "Port \"m_data_o\[6\]\[3\]\" is changed into \"m_data_o_6_3\" because it's a member of 2-D array port \"m_data_o\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 39 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[0\]\[0\] s_data_i_0_0 s_data_i " "Port \"s_data_i\[0\]\[0\]\" is changed into \"s_data_i_0_0\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[1\]\[0\] s_data_i_1_0 s_data_i " "Port \"s_data_i\[1\]\[0\]\" is changed into \"s_data_i_1_0\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[2\]\[0\] s_data_i_2_0 s_data_i " "Port \"s_data_i\[2\]\[0\]\" is changed into \"s_data_i_2_0\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[3\]\[0\] s_data_i_3_0 s_data_i " "Port \"s_data_i\[3\]\[0\]\" is changed into \"s_data_i_3_0\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[0\]\[1\] s_data_i_0_1 s_data_i " "Port \"s_data_i\[0\]\[1\]\" is changed into \"s_data_i_0_1\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[1\]\[1\] s_data_i_1_1 s_data_i " "Port \"s_data_i\[1\]\[1\]\" is changed into \"s_data_i_1_1\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635904 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[2\]\[1\] s_data_i_2_1 s_data_i " "Port \"s_data_i\[2\]\[1\]\" is changed into \"s_data_i_2_1\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[3\]\[1\] s_data_i_3_1 s_data_i " "Port \"s_data_i\[3\]\[1\]\" is changed into \"s_data_i_3_1\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[0\]\[2\] s_data_i_0_2 s_data_i " "Port \"s_data_i\[0\]\[2\]\" is changed into \"s_data_i_0_2\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[1\]\[2\] s_data_i_1_2 s_data_i " "Port \"s_data_i\[1\]\[2\]\" is changed into \"s_data_i_1_2\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[2\]\[2\] s_data_i_2_2 s_data_i " "Port \"s_data_i\[2\]\[2\]\" is changed into \"s_data_i_2_2\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[3\]\[2\] s_data_i_3_2 s_data_i " "Port \"s_data_i\[3\]\[2\]\" is changed into \"s_data_i_3_2\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[0\]\[3\] s_data_i_0_3 s_data_i " "Port \"s_data_i\[0\]\[3\]\" is changed into \"s_data_i_0_3\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[1\]\[3\] s_data_i_1_3 s_data_i " "Port \"s_data_i\[1\]\[3\]\" is changed into \"s_data_i_1_3\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[2\]\[3\] s_data_i_2_3 s_data_i " "Port \"s_data_i\[2\]\[3\]\" is changed into \"s_data_i_2_3\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_CONVERTING_2D_ARRAY_INTO_SINGLE_BIT_PORTS" "s_data_i\[3\]\[3\] s_data_i_3_3 s_data_i " "Port \"s_data_i\[3\]\[3\]\" is changed into \"s_data_i_3_3\" because it's a member of 2-D array port \"s_data_i\"" {  } { { "TOP.sv" "" { Text "C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/TOP.sv" 34 0 0 } }  } 0 204001 "Port \"%1!s!\" is changed into \"%2!s!\" because it's a member of 2-D array port \"%3!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1688565635905 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "stream_rescale.vo C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/simulation/questa/ simulation " "Generated file stream_rescale.vo in folder \"C:/Users/admin/Desktop/Projects/sntcr_tst_tsk/projects/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1688565636703 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565636780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:36 2023 " "Processing ended: Wed Jul  5 17:00:36 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565636780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565636780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565636780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1688565636780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1688565637879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565637879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:00:37 2023 " "Processing started: Wed Jul  5 17:00:37 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565637879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565637879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp stream_rescale -c stream_rescale --netlist_type=sgate " "Command: quartus_npp stream_rescale -c stream_rescale --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565637879 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565638027 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565638027 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4567 " "Peak virtual memory: 4567 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565638259 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:38 2023 " "Processing ended: Wed Jul  5 17:00:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565638259 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565638259 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565638259 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565638259 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565639313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565639314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:00:39 2023 " "Processing started: Wed Jul  5 17:00:39 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565639314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565639314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp stream_rescale -c stream_rescale --netlist_type=atom_map " "Command: quartus_npp stream_rescale -c stream_rescale --netlist_type=atom_map" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565639314 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565639464 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565639464 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4645 " "Peak virtual memory: 4645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565639637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:39 2023 " "Processing ended: Wed Jul  5 17:00:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565639637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565639637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565639637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565639637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565640669 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition " "Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1688565640670 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul  5 17:00:40 2023 " "Processing started: Wed Jul  5 17:00:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1688565640670 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565640670 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp stream_rescale -c stream_rescale --netlist_type=atom_fit " "Command: quartus_npp stream_rescale -c stream_rescale --netlist_type=atom_fit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565640670 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test_clk.sip " "Tcl Script File test_clk.sip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name SIP_FILE test_clk.sip " "set_global_assignment -name SIP_FILE test_clk.sip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1688565640821 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565640821 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1688565641690 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul  5 17:00:41 2023 " "Processing ended: Wed Jul  5 17:00:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1688565641690 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1688565641690 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1688565641690 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565641690 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 216 s " "Quartus Prime Full Compilation was successful. 0 errors, 216 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1688565642404 ""}
