// Seed: 2281589555
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri1 id_10,
    input wand id_11,
    input supply1 id_12,
    input tri1 id_13,
    output wor id_14,
    input supply1 id_15,
    output supply0 id_16,
    output tri0 id_17,
    input tri0 id_18,
    input tri void id_19,
    input supply1 id_20,
    input wor id_21,
    output tri id_22,
    input uwire id_23,
    input tri0 id_24
);
  wire id_26;
  wire id_27;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri1  id_2,
    output tri1  id_3,
    input  tri   id_4,
    input  tri0  id_5
);
  wire id_7, id_8;
  module_0(
      id_0,
      id_5,
      id_5,
      id_1,
      id_3,
      id_4,
      id_5,
      id_5,
      id_4,
      id_5,
      id_4,
      id_5,
      id_5,
      id_1,
      id_3,
      id_2,
      id_0,
      id_3,
      id_5,
      id_2,
      id_4,
      id_5,
      id_0,
      id_4,
      id_4
  );
  wire id_9;
endmodule
