<!-- start content -->
			<p><b>Block:</b> Software Register (<code>software register</code>)<br />
<b>Block Author</b>: Pierre-Yves Droz<br />
<b>Document Author</b>: Henry Chen<br />
</p>
<table id="toc" class="toc"><tr><td><div id="toctitle"><h2>Contents</h2></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Summary"><span class="tocnumber">1</span> <span class="toctext">Summary</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Mask_Parameters"><span class="tocnumber">2</span> <span class="toctext">Mask Parameters</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#Ports"><span class="tocnumber">3</span> <span class="toctext">Ports</span></a></li>
<li class="toclevel-1 tocsection-4"><a href="#Description"><span class="tocnumber">4</span> <span class="toctext">Description</span></a></li>
</ul>
</td></tr></table><script>if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } </script>
<h2> <span class="mw-headline" id="Summary"> Summary </span></h2>
<p>Inserts a unidirectional 32-bit register shared between the FPGA design and the PowerPC bus.
</p>
<h2> <span class="mw-headline" id="Mask_Parameters"> Mask Parameters </span></h2>
<table width="500" border="1" cellpadding="3">
<tr>
<th> Parameter
</th><th> Variable
</th><th> Description
</th></tr>
<tr>
<td> I/O direction
</td><td> io_dir
</td><td> Chooses whether register writes <code>To Processor</code> or reads <code>From Processor</code>.
</td></tr>
<tr>
<td> Data Type
</td><td> arith_type
</td><td> Specifies data type of register.
</td></tr>
<tr>
<td> Data bitwidth
</td><td> bitwidth
</td><td> Specifies data bitwidth. Hard-coded at 32 bits.
</td></tr>
<tr>
<td> Data binary point
</td><td> bin_pt
</td><td> Specifies the binary point position of data.
</td></tr>
<tr>
<td> Sample period
</td><td> sample_period
</td><td> Specifies sample period of interface.
</td></tr>
</table>
<h2> <span class="mw-headline" id="Ports"> Ports </span></h2>
<table width="500" border="1" cellpadding="3">
<tr>
<th> Port
</th><th> Dir
</th><th> Data Type
</th><th> Description
</th></tr>
<tr>
<td> reg_out
</td><td> in
</td><td> inherited
</td><td> Output from design to processor bus. Only in <code>To Processor</code> mode.
</td></tr>
<tr>
<td> sim_out
</td><td> out
</td><td> double
</td><td> Simulation output of register value. Only in <code>To Processor</code> mode.
</td></tr>
<tr>
<td> sim_in
</td><td> in
</td><td> double
</td><td> Simulation input of register value. Only in <code>From Processor</code> mode.
</td></tr>
<tr>
<td> reg_in
</td><td> out
</td><td> inherited
</td><td> Input from processor bus to design. Only in <code>From Processor</code> mode.
</td></tr>
</table>
<h2> <span class="mw-headline" id="Description"> Description </span></h2>
<p>A software register is a <code>shared</code> interface, meaning that it is attached to both the FPGA fabric of the System Generator design as well as the PowerPC bus. The registers are unidirectional; the user must choose at design-time whether the register is in <code>To Processor</code> mode (written by the FPGA fabric and read by the PowerPC) or in <code>From Processor</code> mode (written by the PowerPC and read by the FPGA fabric).
</p><p>The bitwidth is fixed at 32 bits, as it is attached to a 32-bit bus, but the Simulink interpretation of the data type and binary point is controllable by the user. The data type and binary point parameters entered into the mask are enforced by the block; the block will cast to the specified data type and binary point going in both directions.
</p>