$date
	Thu Aug 21 21:49:03 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module comparator_df_tb $end
$var wire 1 ! sm $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$var reg 4 $ A [3:0] $end
$var reg 4 % B [3:0] $end
$scope module uut $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 ! sm $end
$var wire 1 " gt $end
$var wire 1 # eq $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 '
b0 &
b0 %
b0 $
1#
0"
0!
$end
#10
b11 %
b11 '
1"
0#
b101 $
b101 &
#20
b1000 %
b1000 '
0"
1!
b10 $
b10 &
#30
1#
b1111 %
b1111 '
0"
0!
b1111 $
b1111 &
#40
b111 %
b111 '
0#
1!
b110 $
b110 &
#50
b101 %
b101 '
1"
0!
b1010 $
b1010 &
#60
