// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module gemm_relu_row_wise_relu_stage_0_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        v15_address0,
        v15_ce0,
        v15_we0,
        v15_d0,
        v441_dout,
        v441_empty_n,
        v441_read
);

parameter    ap_ST_fsm_state1 = 5'd1;
parameter    ap_ST_fsm_state2 = 5'd2;
parameter    ap_ST_fsm_state3 = 5'd4;
parameter    ap_ST_fsm_state4 = 5'd8;
parameter    ap_ST_fsm_state5 = 5'd16;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
output  [11:0] v15_address0;
output   v15_ce0;
output   v15_we0;
output  [31:0] v15_d0;
input  [31:0] v441_dout;
input   v441_empty_n;
output   v441_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg v441_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [4:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [5:0] trunc_ln65_fu_83_p1;
reg   [5:0] trunc_ln65_reg_110;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln54_fu_71_p2;
wire   [11:0] tmp_3_cast_fu_92_p3;
reg   [11:0] tmp_3_cast_reg_115;
wire    ap_CS_fsm_state4;
reg   [5:0] v18_address0;
reg    v18_ce0;
reg    v18_we0;
wire   [31:0] v18_q0;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_idle;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_ready;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read;
wire   [5:0] grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0;
wire    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0;
wire   [31:0] grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_d0;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_idle;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_ready;
wire   [11:0] grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_address0;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_ce0;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_we0;
wire   [31:0] grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_d0;
wire   [5:0] grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0;
wire    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0;
reg    grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg;
wire    ap_CS_fsm_state5;
reg   [6:0] i1_fu_40;
wire   [6:0] add_ln54_fu_77_p2;
reg    ap_block_state1;
reg   [4:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 5'd1;
#0 grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg = 1'b0;
#0 grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg = 1'b0;
end

gemm_relu_row_wise_relu_stage_0_1_v18 #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
v18_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(v18_address0),
    .ce0(v18_ce0),
    .we0(v18_we0),
    .d0(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_d0),
    .q0(v18_q0)
);

gemm_relu_row_wise_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1 grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start),
    .ap_done(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done),
    .ap_idle(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_idle),
    .ap_ready(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_ready),
    .v441_dout(v441_dout),
    .v441_empty_n(v441_empty_n),
    .v441_read(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read),
    .v18_address0(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0),
    .v18_ce0(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0),
    .v18_we0(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0),
    .v18_d0(grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_d0)
);

gemm_relu_row_wise_relu_stage_0_1_Pipeline_l_S_j_0_j1 grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start),
    .ap_done(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done),
    .ap_idle(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_idle),
    .ap_ready(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_ready),
    .zext_ln65(tmp_3_cast_reg_115),
    .v15_address0(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_address0),
    .v15_ce0(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_ce0),
    .v15_we0(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_we0),
    .v15_d0(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_d0),
    .v18_address0(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0),
    .v18_ce0(grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0),
    .v18_q0(v18_q0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((icmp_ln54_fu_71_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln54_fu_71_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
            grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg <= 1'b1;
        end else if ((grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_ready == 1'b1)) begin
            grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg <= 1'b1;
        end else if ((grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_ready == 1'b1)) begin
            grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        i1_fu_40 <= 7'd0;
    end else if (((icmp_ln54_fu_71_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        i1_fu_40 <= add_ln54_fu_77_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_3_cast_reg_115[11 : 6] <= tmp_3_cast_fu_92_p3[11 : 6];
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln54_fu_71_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        trunc_ln65_reg_110 <= trunc_ln65_fu_83_p1;
    end
end

always @ (*) begin
    if (((ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_71_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln54_fu_71_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v18_address0 = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v18_address0 = grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_address0;
    end else begin
        v18_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        v18_ce0 = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v18_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        v18_ce0 = grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_ce0;
    end else begin
        v18_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v18_we0 = grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v18_we0;
    end else begin
        v18_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        v441_read = grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_v441_read;
    end else begin
        v441_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((icmp_ln54_fu_71_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln54_fu_77_p2 = (i1_fu_40 + 7'd1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start = grp_relu_stage_0_1_Pipeline_VITIS_LOOP_56_1_fu_48_ap_start_reg;

assign grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_ap_start_reg;

assign icmp_ln54_fu_71_p2 = ((i1_fu_40 == 7'd64) ? 1'b1 : 1'b0);

assign tmp_3_cast_fu_92_p3 = {{trunc_ln65_reg_110}, {6'd0}};

assign trunc_ln65_fu_83_p1 = i1_fu_40[5:0];

assign v15_address0 = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_address0;

assign v15_ce0 = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_ce0;

assign v15_d0 = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_d0;

assign v15_we0 = grp_relu_stage_0_1_Pipeline_l_S_j_0_j1_fu_55_v15_we0;

always @ (posedge ap_clk) begin
    tmp_3_cast_reg_115[5:0] <= 6'b000000;
end

endmodule //gemm_relu_row_wise_relu_stage_0_1
