

================================================================
== Vitis HLS Report for 'softmax_10u_128u_Pipeline_calc_sums_and_max'
================================================================
* Date:           Tue Oct 18 21:15:22 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        forward_prop
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu5p-flva2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.297 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      535|      535|  5.350 us|  5.350 us|  535|  535|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- calc_sums_and_max  |      533|      533|        26|          4|          4|   128|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 26


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 26
* Pipeline : 1
  Pipeline-0 : II = 4, D = 26, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.08>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%softmax_max_10 = alloca i32 1"   --->   Operation 29 'alloca' 'softmax_max_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%softmax_max_11 = alloca i32 1"   --->   Operation 30 'alloca' 'softmax_max_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%softmax_max_12 = alloca i32 1"   --->   Operation 31 'alloca' 'softmax_max_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%softmax_max_13 = alloca i32 1"   --->   Operation 32 'alloca' 'softmax_max_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%softmax_max_14 = alloca i32 1"   --->   Operation 33 'alloca' 'softmax_max_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%softmax_max_15 = alloca i32 1"   --->   Operation 34 'alloca' 'softmax_max_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%softmax_max_16 = alloca i32 1"   --->   Operation 35 'alloca' 'softmax_max_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%softmax_max_17 = alloca i32 1"   --->   Operation 36 'alloca' 'softmax_max_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%softmax_max_18 = alloca i32 1"   --->   Operation 37 'alloca' 'softmax_max_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%softmax_max_19 = alloca i32 1"   --->   Operation 38 'alloca' 'softmax_max_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 39 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_feature_map_stream128, void @empty_39, i32 0, i32 0, void @empty_30, i32 0, i32 0, void @empty_30, void @empty_30, void @empty_30, i32 0, i32 0, i32 0, i32 0, void @empty_30, void @empty_30, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sum_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 41 'read' 'sum_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sum_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_1_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 42 'read' 'sum_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sum_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_2_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 43 'read' 'sum_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%sum_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_3_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 44 'read' 'sum_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%sum_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_4_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 45 'read' 'sum_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%sum_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_5_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 46 'read' 'sum_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sum_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_6_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 47 'read' 'sum_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sum_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_7_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 48 'read' 'sum_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%sum_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_8_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 49 'read' 'sum_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sum_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %sum_9_reload" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 50 'read' 'sum_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln0 = store i8 0, i8 %i"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 52 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_9_reload_read, i32 %softmax_max_19" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 52 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_8_reload_read, i32 %softmax_max_18" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 53 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_7_reload_read, i32 %softmax_max_17" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 54 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_6_reload_read, i32 %softmax_max_16" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 55 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 56 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_5_reload_read, i32 %softmax_max_15" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 56 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 57 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_4_reload_read, i32 %softmax_max_14" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 57 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 58 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_3_reload_read, i32 %softmax_max_13" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 58 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 59 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_2_reload_read, i32 %softmax_max_12" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 59 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 60 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_1_reload_read, i32 %softmax_max_11" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 60 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 61 [1/1] (0.46ns)   --->   "%store_ln456 = store i32 %sum_reload_read, i32 %softmax_max_10" [forward_prop/src/forward_prop.cpp:456]   --->   Operation 61 'store' 'store_ln456' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body12"   --->   Operation 62 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%i_11 = load i8 %i"   --->   Operation 63 'load' 'i_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.70ns)   --->   "%icmp_ln468 = icmp_eq  i8 %i_11, i8 128" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 64 'icmp' 'icmp_ln468' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 65 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.87ns)   --->   "%add_ln468 = add i8 %i_11, i8 1" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 66 'add' 'add_ln468' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln468 = br i1 %icmp_ln468, void %for.body12.split, void %calc_exp_sum.exitStub" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 67 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%empty_124 = trunc i8 %i_11"   --->   Operation 68 'trunc' 'empty_124' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%p_shl = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %empty_124, i3 0"   --->   Operation 69 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%p_shl_cast = zext i10 %p_shl"   --->   Operation 70 'zext' 'p_shl_cast' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%empty_125 = shl i8 %i_11, i8 1"   --->   Operation 71 'shl' 'empty_125' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node empty_126)   --->   "%p_shl13_cast = zext i8 %empty_125"   --->   Operation 72 'zext' 'p_shl13_cast' <Predicate = (!icmp_ln468)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.93ns) (out node of the LUT)   --->   "%empty_126 = add i11 %p_shl_cast, i11 %p_shl13_cast"   --->   Operation 73 'add' 'empty_126' <Predicate = (!icmp_ln468)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [15/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 74 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.46ns)   --->   "%store_ln468 = store i8 %add_ln468, i8 %i" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 75 'store' 'store_ln468' <Predicate = (!icmp_ln468)> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 76 [14/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 76 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 1.15>
ST_3 : Operation 77 [13/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 77 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 78 [12/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 78 'urem' 'urem_ln476' <Predicate = (!icmp_ln468)> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.15>
ST_5 : Operation 79 [11/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 79 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.15>
ST_6 : Operation 80 [10/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 80 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.15>
ST_7 : Operation 81 [9/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 81 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.15>
ST_8 : Operation 82 [8/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 82 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.15>
ST_9 : Operation 83 [7/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 83 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.15>
ST_10 : Operation 84 [6/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 84 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.15>
ST_11 : Operation 85 [5/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 85 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.15>
ST_12 : Operation 86 [4/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 86 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.66>
ST_13 : Operation 87 [3/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 87 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln476_10 = zext i11 %empty_126" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 88 'zext' 'zext_ln476_10' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 89 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 89 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%or_ln476 = or i11 %empty_126, i11 1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 90 'or' 'or_ln476' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln476_11 = zext i11 %or_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 91 'zext' 'zext_ln476_11' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 92 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 92 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 93 [1/1] (0.96ns)   --->   "%add_ln476 = add i11 %empty_126, i11 2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 93 'add' 'add_ln476' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln476_12 = zext i11 %add_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 94 'zext' 'zext_ln476_12' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 95 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 95 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 96 [1/1] (0.96ns)   --->   "%add_ln476_2 = add i11 %empty_126, i11 4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 96 'add' 'add_ln476_2' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln476_13 = zext i11 %add_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 97 'zext' 'zext_ln476_13' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 98 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 98 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 99 [1/1] (0.96ns)   --->   "%add_ln476_3 = add i11 %empty_126, i11 5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 99 'add' 'add_ln476_3' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln476_14 = zext i11 %add_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 100 'zext' 'zext_ln476_14' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 101 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 101 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 102 [1/1] (0.96ns)   --->   "%add_ln476_5 = add i11 %empty_126, i11 7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 102 'add' 'add_ln476_5' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln476_15 = zext i11 %add_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 103 'zext' 'zext_ln476_15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 104 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 104 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 105 [1/1] (0.96ns)   --->   "%add_ln476_6 = add i11 %empty_126, i11 8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 105 'add' 'add_ln476_6' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln476_16 = zext i11 %add_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 106 'zext' 'zext_ln476_16' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 107 [4/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 107 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 14 <SV = 13> <Delay = 1.15>
ST_14 : Operation 108 [2/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 108 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 109 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 109 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 110 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 110 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 111 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 111 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 112 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 112 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 113 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 113 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 114 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 114 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 115 [3/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 115 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 15 <SV = 14> <Delay = 1.15>
ST_15 : Operation 116 [1/15] (1.15ns)   --->   "%urem_ln476 = urem i11 %empty_126, i11 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 116 'urem' 'urem_ln476' <Predicate = true> <Delay = 1.15> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 14> <II = 1> <Delay = 1.15> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 117 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 117 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 118 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 118 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 119 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 119 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 120 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 120 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 121 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 121 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 122 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 122 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 123 [2/4] (0.69ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 123 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.69> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 16 <SV = 15> <Delay = 2.19>
ST_16 : Operation 124 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476 = mul i23 %zext_ln476_10, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 124 'mul' 'mul_ln476' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 125 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln476 = zext i10 %tmp_10" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 126 'zext' 'zext_ln476' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i9 @_ssdm_op_PartSelect.i9.i23.i32.i32, i23 %mul_ln476, i32 13, i32 21" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 127 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%weights_0_addr = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 128 'getelementptr' 'weights_0_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (0.00ns)   --->   "%weights_1_addr = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 129 'getelementptr' 'weights_1_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%weights_2_addr = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 130 'getelementptr' 'weights_2_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 131 [2/2] (1.29ns)   --->   "%weights_0_load = load i9 %weights_0_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 131 'load' 'weights_0_load' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 132 [2/2] (1.29ns)   --->   "%weights_1_load = load i9 %weights_1_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 132 'load' 'weights_1_load' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 133 [2/2] (1.29ns)   --->   "%weights_2_load = load i9 %weights_2_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 133 'load' 'weights_2_load' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 134 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_1 = mul i23 %zext_ln476_11, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 134 'mul' 'mul_ln476_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_1, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 135 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln476_1 = zext i10 %tmp_11" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 136 'zext' 'zext_ln476_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%weights_0_addr_1 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 137 'getelementptr' 'weights_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.00ns)   --->   "%weights_1_addr_1 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 138 'getelementptr' 'weights_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%weights_2_addr_1 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 139 'getelementptr' 'weights_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [2/2] (1.29ns)   --->   "%weights_0_load_1 = load i9 %weights_0_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 140 'load' 'weights_0_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 141 [2/2] (1.29ns)   --->   "%weights_1_load_1 = load i9 %weights_1_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 141 'load' 'weights_1_load_1' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 142 [2/2] (1.29ns)   --->   "%weights_2_load_1 = load i9 %weights_2_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 142 'load' 'weights_2_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 143 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_2 = mul i23 %zext_ln476_12, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 143 'mul' 'mul_ln476_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_2, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 144 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln476_2 = zext i10 %tmp_12" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 145 'zext' 'zext_ln476_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%weights_0_addr_2 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 146 'getelementptr' 'weights_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%weights_1_addr_2 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 147 'getelementptr' 'weights_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.00ns)   --->   "%weights_2_addr_2 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 148 'getelementptr' 'weights_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 149 [2/2] (1.29ns)   --->   "%weights_0_load_2 = load i9 %weights_0_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 149 'load' 'weights_0_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 150 [2/2] (1.29ns)   --->   "%weights_1_load_2 = load i9 %weights_1_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 150 'load' 'weights_1_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 151 [2/2] (1.29ns)   --->   "%weights_2_load_2 = load i9 %weights_2_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 151 'load' 'weights_2_load_2' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 152 [1/1] (0.90ns)   --->   "%add_ln476_1 = add i9 %trunc_ln, i9 1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 152 'add' 'add_ln476_1' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln476_3 = zext i9 %add_ln476_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 153 'zext' 'zext_ln476_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%weights_0_addr_3 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 154 'getelementptr' 'weights_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%weights_1_addr_3 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 155 'getelementptr' 'weights_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%weights_2_addr_3 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 156 'getelementptr' 'weights_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [2/2] (1.29ns)   --->   "%weights_0_load_3 = load i9 %weights_0_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 157 'load' 'weights_0_load_3' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 158 [2/2] (1.29ns)   --->   "%weights_1_load_3 = load i9 %weights_1_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 158 'load' 'weights_1_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 159 [2/2] (1.29ns)   --->   "%weights_2_load_3 = load i9 %weights_2_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 159 'load' 'weights_2_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 160 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_3 = mul i23 %zext_ln476_13, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 160 'mul' 'mul_ln476_3' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_3, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 161 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln476_4 = zext i10 %tmp_13" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 162 'zext' 'zext_ln476_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 163 [1/1] (0.00ns)   --->   "%weights_0_addr_4 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 163 'getelementptr' 'weights_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%weights_1_addr_4 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 164 'getelementptr' 'weights_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%weights_2_addr_4 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 165 'getelementptr' 'weights_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [2/2] (1.29ns)   --->   "%weights_0_load_4 = load i9 %weights_0_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 166 'load' 'weights_0_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 167 [2/2] (1.29ns)   --->   "%weights_1_load_4 = load i9 %weights_1_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 167 'load' 'weights_1_load_4' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 168 [2/2] (1.29ns)   --->   "%weights_2_load_4 = load i9 %weights_2_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 168 'load' 'weights_2_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 169 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_4 = mul i23 %zext_ln476_14, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 169 'mul' 'mul_ln476_4' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_4, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 170 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln476_5 = zext i10 %tmp_14" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 171 'zext' 'zext_ln476_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.00ns)   --->   "%weights_0_addr_5 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 172 'getelementptr' 'weights_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 173 [1/1] (0.00ns)   --->   "%weights_1_addr_5 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 173 'getelementptr' 'weights_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (0.00ns)   --->   "%weights_2_addr_5 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 174 'getelementptr' 'weights_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 175 [2/2] (1.29ns)   --->   "%weights_0_load_5 = load i9 %weights_0_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 175 'load' 'weights_0_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 176 [2/2] (1.29ns)   --->   "%weights_1_load_5 = load i9 %weights_1_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 176 'load' 'weights_1_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 177 [2/2] (1.29ns)   --->   "%weights_2_load_5 = load i9 %weights_2_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 177 'load' 'weights_2_load_5' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_16 : Operation 178 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_5 = mul i23 %zext_ln476_15, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 178 'mul' 'mul_ln476_5' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_5, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 179 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln476_6 = mul i23 %zext_ln476_16, i23 2731" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 180 'mul' 'mul_ln476_6' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 127 'DSP48' <Latency = 3> <II = 1> <Delay = 0.69> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i10 @_ssdm_op_PartSelect.i10.i23.i32.i32, i23 %mul_ln476_6, i32 13, i32 22" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 181 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>

State 17 <SV = 16> <Delay = 2.19>
ST_17 : Operation 182 [1/1] (2.10ns)   --->   "%dense_feature_map_stream128_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_feature_map_stream128" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'dense_feature_map_stream128_read' <Predicate = true> <Delay = 2.10> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.10> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_17 : Operation 183 [1/2] (1.29ns)   --->   "%weights_0_load = load i9 %weights_0_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 183 'load' 'weights_0_load' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 184 [1/2] (1.29ns)   --->   "%weights_1_load = load i9 %weights_1_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 184 'load' 'weights_1_load' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 185 [1/2] (1.29ns)   --->   "%weights_2_load = load i9 %weights_2_addr" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 185 'load' 'weights_2_load' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 186 [1/1] (0.50ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load, i32 %weights_1_load, i32 %weights_2_load, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 186 'mux' 'tmp' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 187 [1/2] (1.29ns)   --->   "%weights_0_load_1 = load i9 %weights_0_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 187 'load' 'weights_0_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 188 [1/2] (1.29ns)   --->   "%weights_1_load_1 = load i9 %weights_1_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 188 'load' 'weights_1_load_1' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 189 [1/2] (1.29ns)   --->   "%weights_2_load_1 = load i9 %weights_2_addr_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 189 'load' 'weights_2_load_1' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 190 [1/1] (0.50ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_1, i32 %weights_2_load_1, i32 %weights_0_load_1, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 190 'mux' 'tmp_6' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 191 [1/2] (1.29ns)   --->   "%weights_0_load_2 = load i9 %weights_0_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 191 'load' 'weights_0_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 192 [1/2] (1.29ns)   --->   "%weights_1_load_2 = load i9 %weights_1_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 192 'load' 'weights_1_load_2' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 193 [1/2] (1.29ns)   --->   "%weights_2_load_2 = load i9 %weights_2_addr_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 193 'load' 'weights_2_load_2' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 194 [1/1] (0.50ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_2, i32 %weights_0_load_2, i32 %weights_1_load_2, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 194 'mux' 'tmp_7' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 195 [1/2] (1.29ns)   --->   "%weights_0_load_3 = load i9 %weights_0_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 195 'load' 'weights_0_load_3' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 196 [1/2] (1.29ns)   --->   "%weights_1_load_3 = load i9 %weights_1_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 196 'load' 'weights_1_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 197 [1/2] (1.29ns)   --->   "%weights_2_load_3 = load i9 %weights_2_addr_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 197 'load' 'weights_2_load_3' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 198 [1/1] (0.50ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_3, i32 %weights_1_load_3, i32 %weights_2_load_3, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 198 'mux' 'tmp_8' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 199 [1/2] (1.29ns)   --->   "%weights_0_load_4 = load i9 %weights_0_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 199 'load' 'weights_0_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 200 [1/2] (1.29ns)   --->   "%weights_1_load_4 = load i9 %weights_1_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 200 'load' 'weights_1_load_4' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 201 [1/2] (1.29ns)   --->   "%weights_2_load_4 = load i9 %weights_2_addr_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 201 'load' 'weights_2_load_4' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 202 [1/1] (0.50ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_4, i32 %weights_2_load_4, i32 %weights_0_load_4, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 202 'mux' 'tmp_9' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 203 [1/2] (1.29ns)   --->   "%weights_0_load_5 = load i9 %weights_0_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 203 'load' 'weights_0_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 204 [1/2] (1.29ns)   --->   "%weights_1_load_5 = load i9 %weights_1_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 204 'load' 'weights_1_load_5' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 205 [1/2] (1.29ns)   --->   "%weights_2_load_5 = load i9 %weights_2_addr_5" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 205 'load' 'weights_2_load_5' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 206 [1/1] (0.50ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_5, i32 %weights_0_load_5, i32 %weights_1_load_5, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 206 'mux' 'tmp_s' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 207 [1/1] (0.90ns)   --->   "%add_ln476_4 = add i9 %trunc_ln, i9 2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 207 'add' 'add_ln476_4' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln476_6 = zext i9 %add_ln476_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 208 'zext' 'zext_ln476_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 209 [1/1] (0.00ns)   --->   "%weights_0_addr_6 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 209 'getelementptr' 'weights_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 210 [1/1] (0.00ns)   --->   "%weights_1_addr_6 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 210 'getelementptr' 'weights_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 211 [1/1] (0.00ns)   --->   "%weights_2_addr_6 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 211 'getelementptr' 'weights_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 212 [2/2] (1.29ns)   --->   "%weights_0_load_6 = load i9 %weights_0_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 212 'load' 'weights_0_load_6' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 213 [2/2] (1.29ns)   --->   "%weights_1_load_6 = load i9 %weights_1_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 213 'load' 'weights_1_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 214 [2/2] (1.29ns)   --->   "%weights_2_load_6 = load i9 %weights_2_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 214 'load' 'weights_2_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln476_7 = zext i10 %tmp_15" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 215 'zext' 'zext_ln476_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 216 [1/1] (0.00ns)   --->   "%weights_0_addr_7 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 216 'getelementptr' 'weights_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 217 [1/1] (0.00ns)   --->   "%weights_1_addr_7 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 217 'getelementptr' 'weights_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 218 [1/1] (0.00ns)   --->   "%weights_2_addr_7 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 218 'getelementptr' 'weights_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 219 [2/2] (1.29ns)   --->   "%weights_0_load_7 = load i9 %weights_0_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 219 'load' 'weights_0_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 220 [2/2] (1.29ns)   --->   "%weights_1_load_7 = load i9 %weights_1_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 220 'load' 'weights_1_load_7' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 221 [2/2] (1.29ns)   --->   "%weights_2_load_7 = load i9 %weights_2_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 221 'load' 'weights_2_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln476_8 = zext i10 %tmp_16" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 222 'zext' 'zext_ln476_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 223 [1/1] (0.00ns)   --->   "%weights_0_addr_8 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 223 'getelementptr' 'weights_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 224 [1/1] (0.00ns)   --->   "%weights_1_addr_8 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 224 'getelementptr' 'weights_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 225 [1/1] (0.00ns)   --->   "%weights_2_addr_8 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 225 'getelementptr' 'weights_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 226 [2/2] (1.29ns)   --->   "%weights_0_load_8 = load i9 %weights_0_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 226 'load' 'weights_0_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 227 [2/2] (1.29ns)   --->   "%weights_1_load_8 = load i9 %weights_1_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 227 'load' 'weights_1_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 228 [2/2] (1.29ns)   --->   "%weights_2_load_8 = load i9 %weights_2_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 228 'load' 'weights_2_load_8' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 229 [1/1] (0.90ns)   --->   "%add_ln476_7 = add i9 %trunc_ln, i9 3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 229 'add' 'add_ln476_7' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln476_9 = zext i9 %add_ln476_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 230 'zext' 'zext_ln476_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 231 [1/1] (0.00ns)   --->   "%weights_0_addr_9 = getelementptr i32 %weights_0, i64 0, i64 %zext_ln476_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 231 'getelementptr' 'weights_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 232 [1/1] (0.00ns)   --->   "%weights_1_addr_9 = getelementptr i32 %weights_1, i64 0, i64 %zext_ln476_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 232 'getelementptr' 'weights_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 233 [1/1] (0.00ns)   --->   "%weights_2_addr_9 = getelementptr i32 %weights_2, i64 0, i64 %zext_ln476_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 233 'getelementptr' 'weights_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 234 [2/2] (1.29ns)   --->   "%weights_0_load_9 = load i9 %weights_0_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 234 'load' 'weights_0_load_9' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 235 [2/2] (1.29ns)   --->   "%weights_1_load_9 = load i9 %weights_1_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 235 'load' 'weights_1_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_17 : Operation 236 [2/2] (1.29ns)   --->   "%weights_2_load_9 = load i9 %weights_2_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 236 'load' 'weights_2_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>

State 18 <SV = 17> <Delay = 5.91>
ST_18 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_17 = bitcast i32 %dense_feature_map_stream128_read" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 237 'bitcast' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 238 [2/2] (5.91ns)   --->   "%mul = fmul i32 %tmp_17, i32 %tmp" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 238 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 239 [2/2] (5.91ns)   --->   "%mul15_1 = fmul i32 %tmp_17, i32 %tmp_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 239 'fmul' 'mul15_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 240 [2/2] (5.91ns)   --->   "%mul15_2 = fmul i32 %tmp_17, i32 %tmp_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 240 'fmul' 'mul15_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 241 [1/2] (1.29ns)   --->   "%weights_0_load_6 = load i9 %weights_0_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 241 'load' 'weights_0_load_6' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 242 [1/2] (1.29ns)   --->   "%weights_1_load_6 = load i9 %weights_1_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 242 'load' 'weights_1_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 243 [1/2] (1.29ns)   --->   "%weights_2_load_6 = load i9 %weights_2_addr_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 243 'load' 'weights_2_load_6' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 244 [1/1] (0.50ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_6, i32 %weights_1_load_6, i32 %weights_2_load_6, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 244 'mux' 'tmp_1' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 245 [1/2] (1.29ns)   --->   "%weights_0_load_7 = load i9 %weights_0_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 245 'load' 'weights_0_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 246 [1/2] (1.29ns)   --->   "%weights_1_load_7 = load i9 %weights_1_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 246 'load' 'weights_1_load_7' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 247 [1/2] (1.29ns)   --->   "%weights_2_load_7 = load i9 %weights_2_addr_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 247 'load' 'weights_2_load_7' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 248 [1/1] (0.50ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_1_load_7, i32 %weights_2_load_7, i32 %weights_0_load_7, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 248 'mux' 'tmp_2' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 249 [1/2] (1.29ns)   --->   "%weights_0_load_8 = load i9 %weights_0_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 249 'load' 'weights_0_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 250 [1/2] (1.29ns)   --->   "%weights_1_load_8 = load i9 %weights_1_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 250 'load' 'weights_1_load_8' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 251 [1/2] (1.29ns)   --->   "%weights_2_load_8 = load i9 %weights_2_addr_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 251 'load' 'weights_2_load_8' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 252 [1/1] (0.50ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_2_load_8, i32 %weights_0_load_8, i32 %weights_1_load_8, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 252 'mux' 'tmp_3' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 253 [1/2] (1.29ns)   --->   "%weights_0_load_9 = load i9 %weights_0_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 253 'load' 'weights_0_load_9' <Predicate = (urem_ln476 == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 254 [1/2] (1.29ns)   --->   "%weights_1_load_9 = load i9 %weights_1_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 254 'load' 'weights_1_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 255 [1/2] (1.29ns)   --->   "%weights_2_load_9 = load i9 %weights_2_addr_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 255 'load' 'weights_2_load_9' <Predicate = (urem_ln476 != 0 & urem_ln476 != 1 & urem_ln476 == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 427> <RAM>
ST_18 : Operation 256 [1/1] (0.50ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i11, i32 %weights_0_load_9, i32 %weights_1_load_9, i32 %weights_2_load_9, i11 %urem_ln476" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 256 'mux' 'tmp_4' <Predicate = true> <Delay = 0.50> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.50> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.91>
ST_19 : Operation 257 [1/2] (5.91ns)   --->   "%mul = fmul i32 %tmp_17, i32 %tmp" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 257 'fmul' 'mul' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/2] (5.91ns)   --->   "%mul15_1 = fmul i32 %tmp_17, i32 %tmp_6" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 258 'fmul' 'mul15_1' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 259 [1/2] (5.91ns)   --->   "%mul15_2 = fmul i32 %tmp_17, i32 %tmp_7" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 259 'fmul' 'mul15_2' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [2/2] (5.91ns)   --->   "%mul15_3 = fmul i32 %tmp_17, i32 %tmp_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 260 'fmul' 'mul15_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 261 [2/2] (5.91ns)   --->   "%mul15_4 = fmul i32 %tmp_17, i32 %tmp_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 261 'fmul' 'mul15_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 262 [2/2] (5.91ns)   --->   "%mul15_5 = fmul i32 %tmp_17, i32 %tmp_s" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 262 'fmul' 'mul15_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.29>
ST_20 : Operation 263 [1/1] (0.00ns)   --->   "%softmax_max_10_load_1 = load i32 %softmax_max_10" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 263 'load' 'softmax_max_10_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 264 [1/1] (0.00ns)   --->   "%softmax_max_11_load_1 = load i32 %softmax_max_11" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 264 'load' 'softmax_max_11_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 265 [1/1] (0.00ns)   --->   "%softmax_max_12_load_1 = load i32 %softmax_max_12" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 265 'load' 'softmax_max_12_load_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 266 [3/3] (7.29ns)   --->   "%softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 266 'fadd' 'softmax_max' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [3/3] (7.29ns)   --->   "%softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 267 'fadd' 'softmax_max_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 268 [3/3] (7.29ns)   --->   "%softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 268 'fadd' 'softmax_max_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/2] (5.91ns)   --->   "%mul15_3 = fmul i32 %tmp_17, i32 %tmp_8" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 269 'fmul' 'mul15_3' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/2] (5.91ns)   --->   "%mul15_4 = fmul i32 %tmp_17, i32 %tmp_9" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 270 'fmul' 'mul15_4' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 271 [1/2] (5.91ns)   --->   "%mul15_5 = fmul i32 %tmp_17, i32 %tmp_s" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 271 'fmul' 'mul15_5' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [2/2] (5.91ns)   --->   "%mul15_6 = fmul i32 %tmp_17, i32 %tmp_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 272 'fmul' 'mul15_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 273 [2/2] (5.91ns)   --->   "%mul15_7 = fmul i32 %tmp_17, i32 %tmp_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 273 'fmul' 'mul15_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 274 [2/2] (5.91ns)   --->   "%mul15_8 = fmul i32 %tmp_17, i32 %tmp_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 274 'fmul' 'mul15_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.29>
ST_21 : Operation 275 [1/1] (0.00ns)   --->   "%softmax_max_13_load_1 = load i32 %softmax_max_13" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 275 'load' 'softmax_max_13_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns)   --->   "%softmax_max_14_load_1 = load i32 %softmax_max_14" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 276 'load' 'softmax_max_14_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns)   --->   "%softmax_max_15_load_1 = load i32 %softmax_max_15" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 277 'load' 'softmax_max_15_load_1' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [2/3] (7.29ns)   --->   "%softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 278 'fadd' 'softmax_max' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 279 [2/3] (7.29ns)   --->   "%softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 279 'fadd' 'softmax_max_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [2/3] (7.29ns)   --->   "%softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 280 'fadd' 'softmax_max_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [3/3] (7.29ns)   --->   "%softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 281 'fadd' 'softmax_max_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 282 [3/3] (7.29ns)   --->   "%softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 282 'fadd' 'softmax_max_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 283 [3/3] (7.29ns)   --->   "%softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 283 'fadd' 'softmax_max_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 284 [1/2] (5.91ns)   --->   "%mul15_6 = fmul i32 %tmp_17, i32 %tmp_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 284 'fmul' 'mul15_6' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 285 [1/2] (5.91ns)   --->   "%mul15_7 = fmul i32 %tmp_17, i32 %tmp_2" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 285 'fmul' 'mul15_7' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 286 [1/2] (5.91ns)   --->   "%mul15_8 = fmul i32 %tmp_17, i32 %tmp_3" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 286 'fmul' 'mul15_8' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 287 [2/2] (5.91ns)   --->   "%mul15_9 = fmul i32 %tmp_17, i32 %tmp_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 287 'fmul' 'mul15_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.29>
ST_22 : Operation 288 [1/1] (0.00ns)   --->   "%softmax_max_16_load_1 = load i32 %softmax_max_16" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 288 'load' 'softmax_max_16_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 289 [1/1] (0.00ns)   --->   "%softmax_max_17_load_1 = load i32 %softmax_max_17" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 289 'load' 'softmax_max_17_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 290 [1/1] (0.00ns)   --->   "%softmax_max_18_load_1 = load i32 %softmax_max_18" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 290 'load' 'softmax_max_18_load_1' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 291 [1/3] (7.29ns)   --->   "%softmax_max = fadd i32 %mul, i32 %softmax_max_10_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 291 'fadd' 'softmax_max' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 292 [1/3] (7.29ns)   --->   "%softmax_max_1 = fadd i32 %mul15_1, i32 %softmax_max_11_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 292 'fadd' 'softmax_max_1' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 293 [1/3] (7.29ns)   --->   "%softmax_max_2 = fadd i32 %mul15_2, i32 %softmax_max_12_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 293 'fadd' 'softmax_max_2' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 294 [2/3] (7.29ns)   --->   "%softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 294 'fadd' 'softmax_max_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 295 [2/3] (7.29ns)   --->   "%softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 295 'fadd' 'softmax_max_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 296 [2/3] (7.29ns)   --->   "%softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 296 'fadd' 'softmax_max_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 297 [3/3] (7.29ns)   --->   "%softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 297 'fadd' 'softmax_max_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 298 [3/3] (7.29ns)   --->   "%softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 298 'fadd' 'softmax_max_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 299 [3/3] (7.29ns)   --->   "%softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 299 'fadd' 'softmax_max_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 300 [1/2] (5.91ns)   --->   "%mul15_9 = fmul i32 %tmp_17, i32 %tmp_4" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 300 'fmul' 'mul15_9' <Predicate = true> <Delay = 5.91> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 1> <II = 1> <Delay = 5.91> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 327 [1/1] (0.00ns)   --->   "%softmax_max_10_load = load i32 %softmax_max_10"   --->   Operation 327 'load' 'softmax_max_10_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 328 [1/1] (0.00ns)   --->   "%softmax_max_11_load = load i32 %softmax_max_11"   --->   Operation 328 'load' 'softmax_max_11_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 329 [1/1] (0.00ns)   --->   "%softmax_max_12_load = load i32 %softmax_max_12"   --->   Operation 329 'load' 'softmax_max_12_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 330 [1/1] (0.00ns)   --->   "%softmax_max_13_load = load i32 %softmax_max_13"   --->   Operation 330 'load' 'softmax_max_13_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 331 [1/1] (0.00ns)   --->   "%softmax_max_14_load = load i32 %softmax_max_14"   --->   Operation 331 'load' 'softmax_max_14_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 332 [1/1] (0.00ns)   --->   "%softmax_max_15_load = load i32 %softmax_max_15"   --->   Operation 332 'load' 'softmax_max_15_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 333 [1/1] (0.00ns)   --->   "%softmax_max_16_load = load i32 %softmax_max_16"   --->   Operation 333 'load' 'softmax_max_16_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 334 [1/1] (0.00ns)   --->   "%softmax_max_17_load = load i32 %softmax_max_17"   --->   Operation 334 'load' 'softmax_max_17_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 335 [1/1] (0.00ns)   --->   "%softmax_max_18_load = load i32 %softmax_max_18"   --->   Operation 335 'load' 'softmax_max_18_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 336 [1/1] (0.00ns)   --->   "%softmax_max_19_load = load i32 %softmax_max_19"   --->   Operation 336 'load' 'softmax_max_19_load' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 337 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_945_out, i32 %softmax_max_19_load"   --->   Operation 337 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 338 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_843_out, i32 %softmax_max_18_load"   --->   Operation 338 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 339 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_741_out, i32 %softmax_max_17_load"   --->   Operation 339 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 340 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_639_out, i32 %softmax_max_16_load"   --->   Operation 340 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 341 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_537_out, i32 %softmax_max_15_load"   --->   Operation 341 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 342 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_435_out, i32 %softmax_max_14_load"   --->   Operation 342 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 343 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_333_out, i32 %softmax_max_13_load"   --->   Operation 343 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 344 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_231_out, i32 %softmax_max_12_load"   --->   Operation 344 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 345 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add18_129_out, i32 %softmax_max_11_load"   --->   Operation 345 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 346 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %add1827_out, i32 %softmax_max_10_load"   --->   Operation 346 'write' 'write_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>
ST_22 : Operation 347 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 347 'ret' 'ret_ln0' <Predicate = (icmp_ln468)> <Delay = 0.00>

State 23 <SV = 22> <Delay = 7.29>
ST_23 : Operation 301 [1/1] (0.00ns)   --->   "%softmax_max_19_load_1 = load i32 %softmax_max_19" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 301 'load' 'softmax_max_19_load_1' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 302 [1/3] (7.29ns)   --->   "%softmax_max_3 = fadd i32 %mul15_3, i32 %softmax_max_13_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 302 'fadd' 'softmax_max_3' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 303 [1/3] (7.29ns)   --->   "%softmax_max_4 = fadd i32 %mul15_4, i32 %softmax_max_14_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 303 'fadd' 'softmax_max_4' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 304 [1/3] (7.29ns)   --->   "%softmax_max_5 = fadd i32 %mul15_5, i32 %softmax_max_15_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 304 'fadd' 'softmax_max_5' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 305 [2/3] (7.29ns)   --->   "%softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 305 'fadd' 'softmax_max_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 306 [2/3] (7.29ns)   --->   "%softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 306 'fadd' 'softmax_max_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 307 [2/3] (7.29ns)   --->   "%softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 307 'fadd' 'softmax_max_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 308 [3/3] (7.29ns)   --->   "%softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 308 'fadd' 'softmax_max_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 309 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_2, i32 %softmax_max_12" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 309 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 310 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_1, i32 %softmax_max_11" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 310 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_23 : Operation 311 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max, i32 %softmax_max_10" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 311 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>

State 24 <SV = 23> <Delay = 7.29>
ST_24 : Operation 312 [1/3] (7.29ns)   --->   "%softmax_max_6 = fadd i32 %mul15_6, i32 %softmax_max_16_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 312 'fadd' 'softmax_max_6' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 313 [1/3] (7.29ns)   --->   "%softmax_max_7 = fadd i32 %mul15_7, i32 %softmax_max_17_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 313 'fadd' 'softmax_max_7' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 314 [1/3] (7.29ns)   --->   "%softmax_max_8 = fadd i32 %mul15_8, i32 %softmax_max_18_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 314 'fadd' 'softmax_max_8' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 315 [2/3] (7.29ns)   --->   "%softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 315 'fadd' 'softmax_max_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 316 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_5, i32 %softmax_max_15" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 316 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_24 : Operation 317 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_4, i32 %softmax_max_14" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 317 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_24 : Operation 318 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_3, i32 %softmax_max_13" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 318 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>

State 25 <SV = 24> <Delay = 7.29>
ST_25 : Operation 319 [1/3] (7.29ns)   --->   "%softmax_max_9 = fadd i32 %mul15_9, i32 %softmax_max_19_load_1" [forward_prop/src/forward_prop.cpp:476]   --->   Operation 319 'fadd' 'softmax_max_9' <Predicate = true> <Delay = 7.29> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 2> <II = 1> <Delay = 7.29> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 320 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_8, i32 %softmax_max_18" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 320 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 321 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_7, i32 %softmax_max_17" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 321 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_25 : Operation 322 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_6, i32 %softmax_max_16" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 322 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>

State 26 <SV = 25> <Delay = 0.46>
ST_26 : Operation 323 [1/1] (0.00ns)   --->   "%specpipeline_ln470 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_30" [forward_prop/src/forward_prop.cpp:470]   --->   Operation 323 'specpipeline' 'specpipeline_ln470' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 324 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/media/msi/SSD/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 324 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 325 [1/1] (0.46ns)   --->   "%store_ln468 = store i32 %softmax_max_9, i32 %softmax_max_19" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 325 'store' 'store_ln468' <Predicate = true> <Delay = 0.46>
ST_26 : Operation 326 [1/1] (0.00ns)   --->   "%br_ln468 = br void %for.body12" [forward_prop/src/forward_prop.cpp:468]   --->   Operation 326 'br' 'br_ln468' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.09ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i') on local variable 'i' [60]  (0 ns)
	'add' operation ('empty_126') [85]  (0.933 ns)
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 2>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 3>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 4>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 5>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 6>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 7>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 8>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 9>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 10>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 11>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 12>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 13>: 1.66ns
The critical path consists of the following:
	'add' operation ('add_ln476', forward_prop/src/forward_prop.cpp:476) [115]  (0.965 ns)
	'mul' operation of DSP[117] ('mul_ln476_2', forward_prop/src/forward_prop.cpp:476) [117]  (0.698 ns)

 <State 14>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 15>: 1.16ns
The critical path consists of the following:
	'urem' operation ('urem_ln476', forward_prop/src/forward_prop.cpp:476) [86]  (1.16 ns)

 <State 16>: 2.2ns
The critical path consists of the following:
	'mul' operation of DSP[88] ('mul_ln476', forward_prop/src/forward_prop.cpp:476) [88]  (0 ns)
	'add' operation ('add_ln476_1', forward_prop/src/forward_prop.cpp:476) [129]  (0.902 ns)
	'getelementptr' operation ('weights_0_addr_3', forward_prop/src/forward_prop.cpp:476) [131]  (0 ns)
	'load' operation ('weights_0_load_3', forward_prop/src/forward_prop.cpp:476) on array 'weights_0' [134]  (1.3 ns)

 <State 17>: 2.2ns
The critical path consists of the following:
	'add' operation ('add_ln476_4', forward_prop/src/forward_prop.cpp:476) [168]  (0.902 ns)
	'getelementptr' operation ('weights_0_addr_6', forward_prop/src/forward_prop.cpp:476) [170]  (0 ns)
	'load' operation ('weights_0_load_6', forward_prop/src/forward_prop.cpp:476) on array 'weights_0' [173]  (1.3 ns)

 <State 18>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_prop/src/forward_prop.cpp:476) [99]  (5.91 ns)

 <State 19>: 5.91ns
The critical path consists of the following:
	'fmul' operation ('mul', forward_prop/src/forward_prop.cpp:476) [99]  (5.91 ns)

 <State 20>: 7.3ns
The critical path consists of the following:
	'load' operation ('softmax_max_10_load_1', forward_prop/src/forward_prop.cpp:476) on local variable 'softmax_max' [66]  (0 ns)
	'fadd' operation ('softmax_max', forward_prop/src/forward_prop.cpp:476) [100]  (7.3 ns)

 <State 21>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_max', forward_prop/src/forward_prop.cpp:476) [100]  (7.3 ns)

 <State 22>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_max', forward_prop/src/forward_prop.cpp:476) [100]  (7.3 ns)

 <State 23>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_max', forward_prop/src/forward_prop.cpp:476) [139]  (7.3 ns)

 <State 24>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_max', forward_prop/src/forward_prop.cpp:476) [178]  (7.3 ns)

 <State 25>: 7.3ns
The critical path consists of the following:
	'fadd' operation ('softmax_max', forward_prop/src/forward_prop.cpp:476) [217]  (7.3 ns)

 <State 26>: 0.46ns
The critical path consists of the following:
	'store' operation ('store_ln468', forward_prop/src/forward_prop.cpp:468) of variable 'softmax_max', forward_prop/src/forward_prop.cpp:476 on local variable 'softmax_max' [219]  (0.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
