Bryant, R. 1986. Graph-based algorithms for Boolean function manipulation.IEEE Trans. Comput. 35, 8, 677--691.
Yung-Chih Chen , Soumya Eachempati , Chun-Yao Wang , Suman Datta , Yuan Xie , Vijaykrishnan Narayanan, Automated mapping for reconfigurable single-electron transistor arrays, Proceedings of the 48th Design Automation Conference, June 05-10, 2011, San Diego, California[doi>10.1145/2024724.2024920]
Soumya Eachempati , Vinay Saripalli , N. Vijaykrishnan , Suman Datta, Reconfigurable BDD based quantum circuits, Proceedings of the 2008 IEEE International Symposium on Nanoscale Architectures, p.61-67, June 12-13, 2008[doi>10.1109/NANOARCH.2008.4585793]
Hasegawa, H. and Kasai, S. 2001. Hexagonal binary decision diagram quantum logic circuits using schottky in-plane and wrap gate control of gaas and ingaas nanowires.Physica E 11, 2--3, 149--154.
Kasai, S., Yumoto, M., and Hasegawa, H. 2001. Fabrication of gaas-based integrated 2-bit half and full adders by novel hexagonal bdd quantum circuit approach. InProceedings of the International Symposium on Semiconductor Device Research. 622--625.
Michael Keating , David Flynn , Rob Aitken , Alan Gibbons , Kaijian Shi, Low Power Methodology Manual: For System-on-Chip Design, Springer Publishing Company, Incorporated, 2007
Stephen W. Keckler , Kunle Olukotun , H. Peter Hofstee, Multicore Processors and Systems, Springer Publishing Company, Incorporated, 2009
Liu, L., Saripalli, V., Narayanan, V., and Datta, S. 2011. Device circuit co-design using classical and non-classical iii-v multi-gate quantum-well fets (muqfets). InProceedings of the IEEE International Electron Devices Meeting.
Piguet, C. 2006.Low-Power CMOS Circuits: Technology, Logic Design and CAD Tools. CRC Press.
Saripalli, V., Liu, L., Datta, S., and Narayanan, V. 2010. Energy-delay performance of nanoscale transistors exhibiting single electron behavior and associated logic circuits.J. Low Power Electron. 6, 415--428.
Shin, S. J., Jung, C. S., Park, B. J., Yoon, T. K., Lee, J. J., Kim, S. J., Choi, J. B., Takahashi, Y., and Hasko, D. G. 2010. Si-based ultrasmall multiswitching single-electron transistor operating at room-temperature,Appl. Phys. Lett. 97, 103101--1--103101--3.
Somenzi, F. 2009. Cudd: Cu decision diagram package - release 2.4.2. http://vlsi.colorado.edu/_fabio/CUDD/.
Yang, S. 1991. Logic synthesis and optimization benchmarks, version 3.0. Tech. rep., Microelectronics Center of North Carolina.
