// Seed: 453165053
module module_0 (
    output logic id_0,
    output logic id_1
    , id_3,
    input  logic id_2
);
  type_8(
      1, "" + ~id_1, id_0
  );
  assign id_1 = 1;
  logic id_4 = {1{1}};
endmodule
