- ğŸ‘‹ Hi, Iâ€™m @patlitatti. im a full time SoC verification engineer working in one of the leading chip design org
- ğŸ‘€ Iâ€™m interested in VLSI chip design and verification
- ğŸŒ± Iâ€™m currently learning ASIC design and verification
- ğŸ’ï¸ Iâ€™m looking to collaborate on ASIC design verification
- ğŸ“« How to reach me 
- ğŸ˜„ Pronouns: im old school
- âš¡ Fun fact: im boring

<!---
patlitatti/patlitatti is a âœ¨ special âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
