Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto f776878aa54e4cb8acaf0cd204c91605 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot basys3_lab9_behav xil_defaultlib.basys3_lab9 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'D' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab09/Lab09.srcs/sources_1/new/top_lab9.sv:14]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'Q' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab09/Lab09.srcs/sources_1/new/top_lab9.sv:15]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'D' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab09/Lab09.srcs/sources_1/new/top_lab9.sv:22]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'Q' [C:/Users/Sebastian Lopez/Downloads/DL2010_Lopez/Lab09/Lab09.srcs/sources_1/new/top_lab9.sv:23]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.register
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.top_lab9
Compiling module xil_defaultlib.basys3_lab9
Compiling module xil_defaultlib.glbl
Built simulation snapshot basys3_lab9_behav
