#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Apr 18 16:17:32 2023
# Process ID: 10536
# Current directory: D:/Desktop/FPGA/Project_FPGA_IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10272 D:\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.xpr
# Log file: D:/Desktop/FPGA/Project_FPGA_IP/vivado.log
# Journal file: D:/Desktop/FPGA/Project_FPGA_IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/UserTP/Desktop/FPGA/Project_FPGA_IP' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0', nor could it be found using path 'C:/Users/UserTP/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/Desktop/FPGA/ip_repo/myip_1.0', nor could it be found using path 'C:/Users/UserTP/Desktop/FPGA/ip_repo/myip_1.0'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'D:/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg', nor could it be found using path 'C:/Users/UserTP/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:40 . Memory (MB): peak = 1017.793 ; gain = 0.000
launch_simulation
Command: launch_simulation 
Generating merged BMM file for the design top 'TOP_tb'...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim'
INFO: [SIM-utils-50] Design contains embedded sources, generating MEM files for simulation...
Generating merged BMM file for the design top 'TOP_tb'...
Generating merged BMM file for the design top 'TOP_tb'...
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj TOP_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_lmb_bram_0/sim/Project_FPGA_lmb_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_lmb_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_xbar_0/sim/Project_FPGA_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_clk_wiz_1_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_clk_wiz_1_0/Project_FPGA_clk_wiz_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Project_FPGA_clk_wiz_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj TOP_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Compteur_Tempo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPTEUR_TEMPO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA/Diviseur_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_DIV'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/Registre_DCC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTRE_DCC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DDC_MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DDC_MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Bit0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/DCC_Bit1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/MAE_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE_Compteur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_0/sim/Project_FPGA_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_dlmb_v10_0/sim/Project_FPGA_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_ilmb_v10_0/sim/Project_FPGA_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_dlmb_bram_if_cntlr_0/sim/Project_FPGA_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_ilmb_bram_if_cntlr_0/sim/Project_FPGA_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_microblaze_0_axi_intc_0/sim/Project_FPGA_microblaze_0_axi_intc_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_microblaze_0_axi_intc_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_mdm_1_0/sim/Project_FPGA_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_rst_clk_wiz_1_100M_0/sim/Project_FPGA_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_0_0/sim/Project_FPGA_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_axi_gpio_1_0/sim/Project_FPGA_axi_gpio_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_axi_gpio_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/Compteur_Tempo.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'COMPTEUR_TEMPO'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DCC_Bit0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DCC_Bit1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DCC_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Compteur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/DDC_MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DDC_MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/Diviseur_Horloge.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_DIV'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP'
WARNING: [VRFC 10-3608] overwriting existing secondary unit 'behavioral' [D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/TOP.vhd:42]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/hdl/IP_Centrale_DCC_v1_0_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IP_Centrale_DCC_v1_0_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/MAE.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/MAE_Compteur.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE_Compteur'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/src/Registre_DCC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'REGISTRE_DCC'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ipshared/ef0f/hdl/IP_Centrale_DCC_v1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'IP_Centrale_DCC_v1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/ip/Project_FPGA_IP_Centrale_DCC_0_0/sim/Project_FPGA_IP_Centrale_DCC_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_IP_Centrale_DCC_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/bd/Project_FPGA/sim/Project_FPGA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'm00_couplers_imp_1KA0EQE'
INFO: [VRFC 10-3107] analyzing entity 'm01_couplers_imp_1PLCBX2'
INFO: [VRFC 10-3107] analyzing entity 'm02_couplers_imp_1RELVKM'
INFO: [VRFC 10-3107] analyzing entity 'm03_couplers_imp_1VM04PI'
INFO: [VRFC 10-3107] analyzing entity 'microblaze_0_local_memory_imp_GM3CAH'
INFO: [VRFC 10-3107] analyzing entity 's00_couplers_imp_1NT64HX'
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_microblaze_0_axi_periph_0'
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/imports/Project_FPGA_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Project_FPGA_wrapper'
WARNING: [VRFC 10-3607] overwriting existing primary unit 'project_fpga_wrapper' [D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd:14]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/Compteur_Tempo_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Compteur_Tempo_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/Diviseur_Horloge_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Diviseur_Horloge_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/Generateur_Trames_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Generateur_Trames_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/Registre_DCC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Registre_DCC_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/DCC_Bit0_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DCC_Bit0_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/MAE_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'MAE_tb'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sim_1/new/TOP_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_tb'
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 1017.793 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '18' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim'
"xelab -wto 1c7452f4f5764b219d186381814466cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_15 -L mdm_v3_2_19 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 1c7452f4f5764b219d186381814466cb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L microblaze_v11_0_4 -L lmb_v10_v3_0_11 -L lmb_bram_if_cntlr_v4_0_19 -L blk_mem_gen_v8_4_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L axi_lite_ipif_v3_0_4 -L axi_intc_v4_1_15 -L mdm_v3_2_19 -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_13 -L interrupt_control_v3_1_4 -L axi_gpio_v2_0_24 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TOP_tb_behav xil_defaultlib.TOP_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.MAE_Compteur [mae_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.MAE [mae_default]
Compiling architecture behavioral of entity xil_defaultlib.REGISTRE_DCC [registre_dcc_default]
Compiling architecture behavioral of entity xil_defaultlib.COMPTEUR_TEMPO [compteur_tempo_default]
Compiling architecture behavioral of entity xil_defaultlib.CLK_DIV [clk_div_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Compteur [dcc_compteur_default]
Compiling architecture behavioral of entity xil_defaultlib.DDC_MAE [ddc_mae_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit0 [dcc_bit0_default]
Compiling architecture behavioral of entity xil_defaultlib.DCC_Bit1 [dcc_bit1_default]
Compiling architecture behavioral of entity xil_defaultlib.TOP [top_default]
Compiling architecture behavioral of entity xil_defaultlib.top_tb
Built simulation snapshot TOP_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 1017.793 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
WARNING: [USF-XSim-17] WCFG file does not exist:D:/Desktop/Project_FPGA/Compteur_Tempo_tb_behav.wcfg
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_tb_behav -key {Behavioral:sim_1:Functional:TOP_tb} -tclbatch {TOP_tb.tcl} -protoinst "protoinst_files/Project_FPGA.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Project_FPGA.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Project_FPGA.protoinst for the following reason(s):
There are no instances of module "Project_FPGA" in the design.

Time resolution is 1 ps
source TOP_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1017.793 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:01:07 . Memory (MB): peak = 1017.793 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 1017.793 ; gain = 0.000
open_bd_design {D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
Reading block design file <D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd>...
Adding component instance block -- xilinx.com:ip:microblaze:11.0 - microblaze_0
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding component instance block -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding component instance block -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - sw_bp
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - led
Adding component instance block -- upmc.fr:user:IP_Centrale_DCC:1.0 - IP_Centrale_DCC_0
Successfully read diagram <Project_FPGA> from block design file <D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1017.793 ; gain = 0.000
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project d:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:50 . Memory (MB): peak = 1135.109 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:56 . Memory (MB): peak = 1135.109 ; gain = 0.000
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml' ignored by IP packager.
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv upmc.fr:user:IP_Centrale_DCC:1.0 [get_ips  Project_FPGA_IP_Centrale_DCC_0_0] -log ip_upgrade.log
Upgrading 'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd'
INFO: [IP_Flow 19-3422] Upgraded Project_FPGA_IP_Centrale_DCC_0_0 (IP_Centrale_DCC_v1.0 1.0) from revision 4 to revision 5
Wrote  : <D:\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
Wrote  : <D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/ui/bd_5098f80a.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Desktop/FPGA/Project_FPGA_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Project_FPGA_IP_Centrale_DCC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <D:\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
VHDL Output written to : d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.vhd
VHDL Output written to : d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/sim/Project_FPGA.vhd
VHDL Output written to : d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP_Centrale_DCC_0 .
Exporting to file d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA.hwh
Generated Block Design Tcl file d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA_bd.tcl
Generated Hardware Definition File d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 1341.738 ; gain = 162.980
export_ip_user_files -of_objects [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project d:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:34 . Memory (MB): peak = 1364.262 ; gain = 4.293
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:39 . Memory (MB): peak = 1364.262 ; gain = 4.293
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-5226] Project source file 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml' ignored by IP packager.
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
INFO: [IP_Flow 19-2181] Payment Required is not set for this core.
INFO: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'
report_ip_status -name ip_status 
upgrade_ip -vlnv upmc.fr:user:IP_Centrale_DCC:1.0 [get_ips  Project_FPGA_IP_Centrale_DCC_0_0] -log ip_upgrade.log
Upgrading 'D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd'
INFO: [IP_Flow 19-3422] Upgraded Project_FPGA_IP_Centrale_DCC_0_0 (IP_Centrale_DCC_v1.0 1.0) from revision 5 to revision 6
Wrote  : <D:\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'D:/Desktop/FPGA/Project_FPGA_IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips Project_FPGA_IP_Centrale_DCC_0_0] -no_script -sync -force -quiet
generate_target all [get_files  D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd]
INFO: [xilinx.com:ip:axi_intc:4.1-1] /microblaze_0_axi_intc: The AXI INTC core has been configured to operate with synchronous clocks.
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_1 clk_wiz propagate
Wrote  : <D:\Desktop\FPGA\Project_FPGA_IP\Project_FPGA_IP.srcs\sources_1\bd\Project_FPGA\Project_FPGA.bd> 
VHDL Output written to : d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.vhd
VHDL Output written to : d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/sim/Project_FPGA.vhd
VHDL Output written to : d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hdl/Project_FPGA_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block IP_Centrale_DCC_0 .
Exporting to file d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA.hwh
Generated Block Design Tcl file d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/hw_handoff/Project_FPGA_bd.tcl
Generated Hardware Definition File d:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.gen/sources_1/bd/Project_FPGA/synth/Project_FPGA.hwdef
generate_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:16 . Memory (MB): peak = 1416.777 ; gain = 14.246
export_ip_user_files -of_objects [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/sim_scripts -ip_user_files_dir D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files -ipstatic_source_dir D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/modelsim} {questa=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/questa} {riviera=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/riviera} {activehdl=D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue Apr 18 17:39:50 2023] Launched synth_1...
Run output will be captured here: D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/synth_1/runme.log
[Tue Apr 18 17:39:50 2023] Launched impl_1...
Run output will be captured here: D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1416.777 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.runs/synth_1

reset_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1441.648 ; gain = 0.000
open_bd_design {D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
ipx::edit_ip_in_project -upgrade true -name IP_Centrale_DCC_v1_0_project -directory D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.tmp/IP_Centrale_DCC_v1_0_project d:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1441.648 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/IP_Centrale_DCC_1.0_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/Desktop/FPGA/ip_repo/myip_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
ipx::edit_ip_in_project: Time (s): cpu = 00:00:08 ; elapsed = 00:01:18 . Memory (MB): peak = 1441.648 ; gain = 0.000
update_compile_order -fileset sources_1
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
current_project Project_FPGA_IP
current_project IP_Centrale_DCC_v1_0_project
close_project
make_wrapper -files [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
make_wrapper -files [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
open_bd_design {D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd}
make_wrapper -files [get_files D:/Desktop/FPGA/Project_FPGA_IP/Project_FPGA_IP.srcs/sources_1/bd/Project_FPGA/Project_FPGA.bd] -top
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 17:49:05 2023...
