





<!DOCTYPE html>
<html>

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.2.0 (ngdb v1.1.0)">
    <link rel="stylesheet" type="text/css" href="vgaregs-style.css">
    <title>VGA registers » VGA » Regs</title>
    <meta name="description" content="VGA registers">
    <link rel="prev" href="vgaregs-22539.html">
    <link rel="next" href="vgaregs-25060.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="vgaregs-about.html">About</a></li>


          

<li><a href="vgaregs-22539.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="vgaregs-25060.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <section>

      
        <nav class="menu box">
          <ul>
              <li>VGA</li>
              <ul>
                <li><a href="index.html">Regs</a></li>
                <li><a href="vgaregs-43932.html">ASM</a></li>
                
              </ul>
          </ul>
        </nav>
      

      <article class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">Mode control reg.      index 17h  CRTC</span></span><br /><span class="line"></span><br /><span class="line">Layout  b7     HR   Hardware reset</span><br /><span class="line">        b6     W/B  Word/Byte mode</span><br /><span class="line">        b5     AW   Address wrap</span><br /><span class="line">        b4     OC   (EGA only)</span><br /><span class="line">        b3     CBT  Count by 2</span><br /><span class="line">        b2     HRS  Horizontal retrace select</span><br /><span class="line">        b1     SRS  Select row scan counter</span><br /><span class="line">        b0     CMS  Compatibilty mode support (enable interleave)</span><br /><span class="line"></span><br /><span class="line">        A multi-function register that assists in the control of the</span><br /><span class="line">        display. This register can generally be left alone by the</span><br /><span class="line">        programmer (updated by BIOS after mode sets).</span><br /><span class="line"></span><br /><span class="line">- Hardware reset (bit 7)</span><br /><span class="line">        0 : Places all horizontal and vertical control timings into a</span><br /><span class="line">            control state, thereby forcing a reset condition.</span><br /><span class="line">        1 : Enables the occurrence of the horizontal and vertical</span><br /><span class="line">            control signals.</span><br /><span class="line"></span><br /><span class="line">- Word/Byte mode (bit 6)</span><br /><span class="line">        Controls the way the internal addresses generated are output</span><br /><span class="line">        to the display memory address bus. Word mode is used in CGA</span><br /><span class="line">        emulation.</span><br /><span class="line"></span><br /><span class="line">- Address wrap (bit 5)</span><br /><span class="line">        Determines whether bit 13 or bit 15 should be output on the</span><br /><span class="line">        least significant address line to the display memory when the</span><br /><span class="line">        system is in a word mode, as indicated in the W/B field in</span><br /><span class="line">        this register.</span><br /><span class="line"></span><br /><span class="line">- Count by two (bit 3)</span><br /><span class="line">        Determines whether the VGA memory address counter is clocked</span><br /><span class="line">        every character clock or every other character clock. This</span><br /><span class="line">        creates either a byte or a word refresh address for the</span><br /><span class="line">        display buffer. It determines the actual difference in</span><br /><span class="line">        conjunction with the Offset register.</span><br /><span class="line"></span><br /><span class="line">        0 : The memory address counter is clocked with the character</span><br /><span class="line">            clock input.</span><br /><span class="line">        1 : The memory address counter is clocked with every other</span><br /><span class="line">            character clock input.</span><br /><span class="line"></span><br /><span class="line">- Horizontal retrace select (bit 2)</span><br /><span class="line">        0 : Clock the scan-line counter with every horizontal retrace.</span><br /><span class="line">        1 : Clock the scan-line counter with every horizontal retrace</span><br /><span class="line">            divided by two.</span><br /><span class="line"></span><br /><span class="line">- Select row scan counter (bit 1)</span><br /><span class="line">        0 : Row scan counter bit 1 is placed on the memory bus bit 14</span><br /><span class="line">            during active display time. Bit 1, placed on memory</span><br /><span class="line">            address bit 14, has the effect of quartering the memory.</span><br /><span class="line">        1 : Memory addresses are output sequentially.</span><br /><span class="line"></span><br /><span class="line">- Compatibility mode support (bit 0)</span><br /><span class="line">        0 : Substitutes row scan address bit 0 for memory address bit</span><br /><span class="line">            13, causing the memory of the VGA during the graphics</span><br /><span class="line">            modes to be compatible with the CGA&#39;s 6845 controller</span><br /><span class="line">            chip.</span><br /></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="vgaregs-21275.html">Offset</a>
            
          </li>
        
      </ul>
    </nav>
  


      </article>

    </section>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-02 09:10:53</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.2.0 (ngdb v1.1.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

