#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Nov 24 15:57:21 2021
# Process ID: 1156
# Current directory: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12116 C:\Users\adgbir\OneDrive - TalTech\IAS0600_VHDL\project_5_ParameterizedMultiplier\project_5_ParameterizedMultiplier.xpr
# Log file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/vivado.log
# Journal file: C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_5_ParameterizedMultiplier/project_5_ParameterizedMultiplier.xpr}
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
save_project_as project_6_ParamMultiplier {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier} -force
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/adgbir/OneDrive - TalTech/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/sim_1/new/Multiplier_tb.vhd}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
source Multiplier_tb.tcl
restart
run all
close_sim
create_run synth_2 -constrset constrs_2 -flow {Vivado Synthesis 2020}
create_run impl_2 -parent_run synth_2 -flow {Vivado Implementation 2020}
launch_runs impl_2 -jobs 4
wait_on_run impl_2
launch_runs synth_1 -jobs 4
wait_on_run synth_1
create_fileset -constrset constrs_3
add_files -fileset constrs_3 -norecurse {{P:/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
import_files -fileset constrs_3 {{P:/IAS0600_VHDL/project_6_ParamMultiplier/project_6_ParamMultiplier.srcs/constrs_2/imports/Lab 2 Source files/Nexys4DDR_Master.xdc}}
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
