0.6
2016.4
Jan 23 2017
19:37:30
U:/ECE 440/Project_2/Project_2.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
U:/ECE 440/Project_2/Project_2.srcs/sources_1/imports/new/dp.sv,1580248044,systemVerilog,,,,dp,,,,,,,,
U:/ECE 440/Project_2/Project_2.srcs/sources_1/new/fsm.sv,1580249977,systemVerilog,,,,fsm,,,,,,,,
U:/ECE 440/Project_2/Project_2.srcs/sources_1/new/gcd_core.sv,1580247331,systemVerilog,,,,gcd_core,,,,,,,,
U:/ECE 440/Project_2/Project_2.srcs/sources_1/new/testbench.sv,1580250179,systemVerilog,,,,testbench,,,,,,,,
