{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1662343612416 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662343612423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:06:52 2022 " "Processing started: Mon Sep 05 10:06:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662343612423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343612423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock -c clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343612423 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1662343612932 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1662343612933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343626457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_module.v 1 1 " "Found 1 design units, including 1 entities, in source file display_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display_module " "Found entity 1: Display_module" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343626460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_module.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Buzzer_module " "Found entity 1: Buzzer_module" {  } { { "Buzzer_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Buzzer_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343626463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626463 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Time_module.v(27) " "Verilog HDL information at Time_module.v(27): always construct contains both blocking and non-blocking assignments" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 27 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1662343626466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_module.v 1 1 " "Found 1 design units, including 1 entities, in source file time_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 Time_module " "Found entity 1: Time_module" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1662343626467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626467 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock " "Elaborating entity \"clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1662343626504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_module Time_module:U1 " "Elaborating entity \"Time_module\" for hierarchy \"Time_module:U1\"" {  } { { "clock.v" "U1" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343626507 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Time_module.v(47) " "Verilog HDL assignment warning at Time_module.v(47): truncated value with size 32 to match size of target (3)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(55) " "Verilog HDL assignment warning at Time_module.v(55): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(65) " "Verilog HDL assignment warning at Time_module.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(77) " "Verilog HDL assignment warning at Time_module.v(77): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(80) " "Verilog HDL assignment warning at Time_module.v(80): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(100) " "Verilog HDL assignment warning at Time_module.v(100): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 Time_module.v(109) " "Verilog HDL assignment warning at Time_module.v(109): truncated value with size 32 to match size of target (3)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626508 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(113) " "Verilog HDL assignment warning at Time_module.v(113): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626509 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(116) " "Verilog HDL assignment warning at Time_module.v(116): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626509 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(119) " "Verilog HDL assignment warning at Time_module.v(119): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626509 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(122) " "Verilog HDL assignment warning at Time_module.v(122): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626509 "|clock|Time_module:U1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_module.v(125) " "Verilog HDL assignment warning at Time_module.v(125): truncated value with size 32 to match size of target (4)" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626509 "|clock|Time_module:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display_module Display_module:U2 " "Elaborating entity \"Display_module\" for hierarchy \"Display_module:U2\"" {  } { { "clock.v" "U2" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343626511 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 Display_module.v(49) " "Verilog HDL assignment warning at Display_module.v(49): truncated value with size 32 to match size of target (2)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Display_module.v(52) " "Verilog HDL assignment warning at Display_module.v(52): truncated value with size 32 to match size of target (8)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DispDay Display_module.v(57) " "Verilog HDL Always Construct warning at Display_module.v(57): variable \"DispDay\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinL Display_module.v(73) " "Verilog HDL Always Construct warning at Display_module.v(73): variable \"MinL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MinH Display_module.v(74) " "Verilog HDL Always Construct warning at Display_module.v(74): variable \"MinH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HourL Display_module.v(75) " "Verilog HDL Always Construct warning at Display_module.v(75): variable \"HourL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 75 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "HourH Display_module.v(76) " "Verilog HDL Always Construct warning at Display_module.v(76): variable \"HourH\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 76 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(72) " "Verilog HDL Case Statement warning at Display_module.v(72): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 72 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Display_module.v(72) " "Verilog HDL Case Statement information at Display_module.v(72): all case item expressions in this case statement are onehot" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 72 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Display_module.v(79) " "Verilog HDL Case Statement warning at Display_module.v(79): incomplete case statement has no default case item" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 79 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SingleNum Display_module.v(70) " "Verilog HDL Always Construct warning at Display_module.v(70): inferring latch(es) for variable \"SingleNum\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662343626513 "|clock|Display_module:U2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "W_Digitron_Out Display_module.v(70) " "Verilog HDL Always Construct warning at Display_module.v(70): inferring latch(es) for variable \"W_Digitron_Out\", which holds its previous value in one or more paths through the always construct" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[0\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[0\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[1\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[1\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[2\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[2\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[3\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[3\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[4\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[4\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[5\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[5\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[6\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[6\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "W_Digitron_Out\[7\] Display_module.v(70) " "Inferred latch for \"W_Digitron_Out\[7\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[0\] Display_module.v(70) " "Inferred latch for \"SingleNum\[0\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[1\] Display_module.v(70) " "Inferred latch for \"SingleNum\[1\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[2\] Display_module.v(70) " "Inferred latch for \"SingleNum\[2\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SingleNum\[3\] Display_module.v(70) " "Inferred latch for \"SingleNum\[3\]\" at Display_module.v(70)" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343626514 "|clock|Display_module:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Buzzer_module Buzzer_module:U3 " "Elaborating entity \"Buzzer_module\" for hierarchy \"Buzzer_module:U3\"" {  } { { "clock.v" "U3" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343626516 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Buzzer_module.v(51) " "Verilog HDL assignment warning at Buzzer_module.v(51): truncated value with size 32 to match size of target (16)" {  } { { "Buzzer_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Buzzer_module.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1662343626518 "|clock|Buzzer_module:U3"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1662343626994 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[0\] " "Latch Display_module:U2\|W_Digitron_Out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343626999 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343626999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[1\] " "Latch Display_module:U2\|W_Digitron_Out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|SingleNum\[2\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|SingleNum\[2\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343626999 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343626999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[2\] " "Latch Display_module:U2\|W_Digitron_Out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|SingleNum\[2\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|SingleNum\[2\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343626999 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343626999 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[3\] " "Latch Display_module:U2\|W_Digitron_Out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[4\] " "Latch Display_module:U2\|W_Digitron_Out\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[5\] " "Latch Display_module:U2\|W_Digitron_Out\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|W_Digitron_Out\[6\] " "Latch Display_module:U2\|W_Digitron_Out\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA DispDay " "Ports D and ENA on the latch are fed by the same signal DispDay" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 8 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[0\] " "Latch Display_module:U2\|SingleNum\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[1\] " "Latch Display_module:U2\|SingleNum\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[0\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[2\] " "Latch Display_module:U2\|SingleNum\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Display_module:U2\|SingleNum\[3\] " "Latch Display_module:U2\|SingleNum\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Display_module:U2\|cnt\[1\] " "Ports D and ENA on the latch are fed by the same signal Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1662343627000 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 70 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1662343627000 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Buzzer_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Buzzer_module.v" 43 -1 0 } } { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1662343627001 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1662343627001 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Digitron_Out\[7\] GND " "Pin \"Digitron_Out\[7\]\" is stuck at GND" {  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1662343627059 "|clock|Digitron_Out[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1662343627059 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1662343627140 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/FPGA/code/13 clock/output_files/clock.map.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/FPGA/code/13 clock/output_files/clock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343627649 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1662343627796 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1662343627796 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "225 " "Implemented 225 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1662343627902 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1662343627902 ""} { "Info" "ICUT_CUT_TM_LCELLS" "198 " "Implemented 198 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1662343627902 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1662343627902 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 50 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662343627929 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 10:07:07 2022 " "Processing ended: Mon Sep 05 10:07:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662343627929 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662343627929 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662343627929 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1662343627929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1662343629459 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662343629466 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:07:09 2022 " "Processing started: Mon Sep 05 10:07:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662343629466 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1662343629466 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_fit --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1662343629466 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1662343629597 ""}
{ "Info" "0" "" "Project  = clock" {  } {  } 0 0 "Project  = clock" 0 0 "Fitter" 0 0 1662343629598 ""}
{ "Info" "0" "" "Revision = clock" {  } {  } 0 0 "Revision = clock" 0 0 "Fitter" 0 0 1662343629598 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1662343629652 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1662343629652 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "clock EP4CE55F23I7 " "Selected device EP4CE55F23I7 for design \"clock\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1662343629667 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662343629723 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1662343629723 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1662343629962 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23I7 " "Device EP4CE30F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23A7 " "Device EP4CE55F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1662343630087 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1662343630087 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 452 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662343630089 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 454 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662343630089 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662343630089 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 458 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1662343630089 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1662343630089 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1662343630091 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1662343630810 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1662343630811 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1662343630812 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector0~2  from: datad  to: combout " "Cell: U2\|Selector0~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343630814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector1~2  from: datad  to: combout " "Cell: U2\|Selector1~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343630814 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector2~2  from: datad  to: combout " "Cell: U2\|Selector2~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343630814 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1662343630814 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1662343630815 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1662343630816 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1662343630816 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN T1 (CLK3, DIFFCLK_1n)) " "Automatically promoted node CLK~input (placed in PIN T1 (CLK3, DIFFCLK_1n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display_module:U2\|cnt\[0\] " "Destination node Display_module:U2\|cnt\[0\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Display_module:U2\|cnt\[1\] " "Destination node Display_module:U2\|cnt\[1\]" {  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 41 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1662343630834 ""}  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 443 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662343630834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Time_module:U1\|CLK1  " "Automatically promoted node Time_module:U1\|CLK1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|HourL\[1\] " "Destination node Time_module:U1\|HourL\[1\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 145 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|HourL\[2\] " "Destination node Time_module:U1\|HourL\[2\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 144 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|HourL\[3\] " "Destination node Time_module:U1\|HourL\[3\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|HourH\[1\] " "Destination node Time_module:U1\|HourH\[1\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 141 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|HourH\[2\] " "Destination node Time_module:U1\|HourH\[2\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 140 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|HourH\[3\] " "Destination node Time_module:U1\|HourH\[3\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 139 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|MinL\[1\] " "Destination node Time_module:U1\|MinL\[1\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 137 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|MinL\[2\] " "Destination node Time_module:U1\|MinL\[2\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 136 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|MinL\[3\] " "Destination node Time_module:U1\|MinL\[3\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 135 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Time_module:U1\|MinH\[1\] " "Destination node Time_module:U1\|MinH\[1\]" {  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 42 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1662343630834 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1662343630834 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1662343630834 ""}  } { { "Time_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Time_module.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662343630834 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Display_module:U2\|Mux7~0  " "Automatically promoted node Display_module:U2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662343630835 ""}  } { { "Display_module.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/Display_module.v" 79 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 209 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662343630835 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Rstn~input (placed in PIN A11 (CLK10, DIFFCLK_4n)) " "Automatically promoted node Rstn~input (placed in PIN A11 (CLK10, DIFFCLK_4n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1662343630835 ""}  } { { "clock.v" "" { Text "C:/Users/DELL/Desktop/FPGA/code/13 clock/clock.v" 7 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 0 { 0 ""} 0 444 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1662343630835 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1662343631078 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662343631079 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1662343631079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662343631082 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1662343631083 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1662343631084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1662343631085 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1662343631085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1662343631111 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1662343631112 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1662343631112 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662343631161 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1662343631165 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1662343632781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662343632907 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1662343632927 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1662343635026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662343635026 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1662343635245 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X11_Y43 X21_Y53 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53" {  } { { "loc" "" { Generic "C:/Users/DELL/Desktop/FPGA/code/13 clock/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y43 to location X21_Y53"} { { 12 { 0 ""} 11 43 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1662343636922 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1662343636922 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1662343638117 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1662343638117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662343638121 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.39 " "Total time spent on timing analysis during the Fitter is 0.39 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1662343638262 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662343638269 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662343638449 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1662343638449 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1662343638700 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1662343639366 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/DELL/Desktop/FPGA/code/13 clock/output_files/clock.fit.smsg " "Generated suppressed messages file C:/Users/DELL/Desktop/FPGA/code/13 clock/output_files/clock.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1662343639782 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5621 " "Peak virtual memory: 5621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662343640164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 10:07:20 2022 " "Processing ended: Mon Sep 05 10:07:20 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662343640164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662343640164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662343640164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1662343640164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1662343641462 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662343641473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:07:21 2022 " "Processing started: Mon Sep 05 10:07:21 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662343641473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1662343641473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_asm --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1662343641473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1662343641860 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1662343643284 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1662343643347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4679 " "Peak virtual memory: 4679 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662343643569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 10:07:23 2022 " "Processing ended: Mon Sep 05 10:07:23 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662343643569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662343643569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662343643569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1662343643569 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1662343644176 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1662343645035 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662343645045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:07:24 2022 " "Processing started: Mon Sep 05 10:07:24 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662343645045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta clock -c clock " "Command: quartus_sta clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645045 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1662343645230 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645381 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645381 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645458 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645458 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "11 " "TimeQuest Timing Analyzer is analyzing 11 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645717 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "clock.sdc " "Synopsys Design Constraints File file not found: 'clock.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645730 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645730 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662343645731 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Time_module:U1\|CLK1 Time_module:U1\|CLK1 " "create_clock -period 1.000 -name Time_module:U1\|CLK1 Time_module:U1\|CLK1" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662343645731 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DispDay DispDay " "create_clock -period 1.000 -name DispDay DispDay" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1662343645731 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645731 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector0~2  from: dataa  to: combout " "Cell: U2\|Selector0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343645732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector1~2  from: datac  to: combout " "Cell: U2\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343645732 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector2~2  from: dataa  to: combout " "Cell: U2\|Selector2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343645732 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645732 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645733 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645734 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1662343645734 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662343645744 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662343645779 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645779 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.001 " "Worst-case setup slack is -6.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.001             -53.282 DispDay  " "   -6.001             -53.282 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.181             -82.965 Time_module:U1\|CLK1  " "   -4.181             -82.965 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645781 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.934            -145.637 CLK  " "   -3.934            -145.637 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645781 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645781 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.412 " "Worst-case hold slack is 0.412" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 CLK  " "    0.412               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.412               0.000 Time_module:U1\|CLK1  " "    0.412               0.000 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645786 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 DispDay  " "    0.684               0.000 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645786 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645790 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645792 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.385 CLK  " "   -3.000             -81.385 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.241 DispDay  " "   -3.000              -3.241 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645795 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -34.695 Time_module:U1\|CLK1  " "   -1.285             -34.695 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343645795 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645795 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662343645850 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343645876 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646251 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector0~2  from: dataa  to: combout " "Cell: U2\|Selector0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343646361 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector1~2  from: datac  to: combout " "Cell: U2\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343646361 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector2~2  from: dataa  to: combout " "Cell: U2\|Selector2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343646361 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646361 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646362 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662343646375 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646375 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.245 " "Worst-case setup slack is -5.245" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.245             -46.045 DispDay  " "   -5.245             -46.045 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.412             -69.013 Time_module:U1\|CLK1  " "   -3.412             -69.013 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646380 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.391            -121.255 CLK  " "   -3.391            -121.255 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646380 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 Time_module:U1\|CLK1  " "    0.340               0.000 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 CLK  " "    0.341               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646388 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.781               0.000 DispDay  " "    0.781               0.000 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646388 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646388 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646396 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -81.385 CLK  " "   -3.000             -81.385 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 DispDay  " "   -3.000              -3.000 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -34.695 Time_module:U1\|CLK1  " "   -1.285             -34.695 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646406 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1662343646491 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector0~2  from: dataa  to: combout " "Cell: U2\|Selector0~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343646623 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector1~2  from: datac  to: combout " "Cell: U2\|Selector1~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343646623 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: U2\|Selector2~2  from: dataa  to: combout " "Cell: U2\|Selector2~2  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1662343646623 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646623 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646624 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1662343646626 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646626 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.702 " "Worst-case setup slack is -2.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.702             -21.852 DispDay  " "   -2.702             -21.852 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.490             -27.691 Time_module:U1\|CLK1  " "   -1.490             -27.691 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646633 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.413             -37.305 CLK  " "   -1.413             -37.305 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646633 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.177 " "Worst-case hold slack is 0.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 CLK  " "    0.177               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 Time_module:U1\|CLK1  " "    0.177               0.000 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646639 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.327               0.000 DispDay  " "    0.327               0.000 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646639 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646639 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646647 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646656 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.213 CLK  " "   -3.000             -67.213 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -4.045 DispDay  " "   -3.000              -4.045 DispDay " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -27.000 Time_module:U1\|CLK1  " "   -1.000             -27.000 Time_module:U1\|CLK1 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1662343646663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343646663 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343647131 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343647132 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662343647208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 10:07:27 2022 " "Processing ended: Mon Sep 05 10:07:27 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662343647208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662343647208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662343647208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343647208 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1662343648574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1662343648580 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 05 10:07:28 2022 " "Processing started: Mon Sep 05 10:07:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1662343648580 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662343648580 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock " "Command: quartus_eda --read_settings_files=off --write_settings_files=off clock -c clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1662343648580 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1662343649060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_7_1200mv_100c_slow.vo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_7_1200mv_100c_slow.vo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649231 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_7_1200mv_-40c_slow.vo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_7_1200mv_-40c_slow.vo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_-40c_fast.vo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_-40c_fast.vo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock.vo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock.vo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_7_1200mv_100c_v_slow.sdo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_7_1200mv_100c_v_slow.sdo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649392 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_7_1200mv_-40c_v_slow.sdo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_min_1200mv_-40c_v_fast.sdo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "clock_v.sdo C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/ simulation " "Generated file clock_v.sdo in folder \"C:/Users/DELL/Desktop/FPGA/code/13 clock/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1662343649505 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4646 " "Peak virtual memory: 4646 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1662343649539 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 05 10:07:29 2022 " "Processing ended: Mon Sep 05 10:07:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1662343649539 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1662343649539 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1662343649539 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662343649539 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 62 s " "Quartus Prime Full Compilation was successful. 0 errors, 62 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1662343650172 ""}
