<img align="right" src="doc/psi_logo.png">

***

### Memory components

Component available                     | Source                                                      | Description
----------------------------------------|-------------------------------------------------------------|:-------------------------------------------:
Simple dual port RAM 										| [psi_common_sdp_ram.vhd](hdl/psi_common_sdp_ram.vhd)	 		 	| [link](doc/ch3_memories/ch3_1_sdp_ram.md)  
Simple dual port RAM with byte enable  	| [psi_common_sp_ram_be.vhd](hdl/psi_common_sp_ram_be.vhd)    | [link](doc/ch3_memories/ch3_2_sp_ram_be.md)  
True Dual port RAM  										| [psi_common_tdp_ram.vhd](hdl/psi_common_tdp_ram.vhd)	  		| [link](doc/ch3_memories/ch3_3_tdp_ram.md)    
True dual port RAM with byte enable  		| [psi_common_tdp_ram_be.vhd](hdl/psi_common_tdp_ram_be.vhd)	| [link](doc/ch3_memories/ch3_4_tdp_ram_be.md)    

### FIFO components

### Clock domain crossing (CDC) components

### Pacakages
