
Selected circuits
===================
 - **Bitwidth**: 12
 - **Pareto filtration critera**: pwr - mre


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | Download |
| --- |  --- | --- | --- | --- | --- | 
| mul12s_pwr_1_210_mre_00_0000 | 0.0 | 0 | 0.0 | 0.0 |  [Verilog generic](mul12s_pwr_1_210_mre_00_0000_gen.v) [Verilog PDK45](mul12s_pwr_1_210_mre_00_0000_pdk45.v)  [C](mul12s_pwr_1_210_mre_00_0000.c) |
| mul12s_pwr_1_200_mre_00_0023 | 1.2 | 5 | 50.0 | 0.0022855977 |  [Verilog generic](mul12s_pwr_1_200_mre_00_0023_gen.v) [Verilog PDK45](mul12s_pwr_1_200_mre_00_0023_pdk45.v)  [C](mul12s_pwr_1_200_mre_00_0023.c) |
| mul12s_pwr_1_189_mre_00_0076 | 4.2 | 17 | 68.75 | 0.007582707 |  [Verilog generic](mul12s_pwr_1_189_mre_00_0076_gen.v) [Verilog PDK45](mul12s_pwr_1_189_mre_00_0076_pdk45.v)  [C](mul12s_pwr_1_189_mre_00_0076.c) |
| mul12s_pwr_1_142_mre_00_0557 | 32.2 | 129 | 89.0625 | 0.0556570713 |  [Verilog generic](mul12s_pwr_1_142_mre_00_0557_gen.v) [Verilog PDK45](mul12s_pwr_1_142_mre_00_0557_pdk45.v)  [C](mul12s_pwr_1_142_mre_00_0557.c) |
| mul12s_pwr_0_965_mre_00_4100 | 853.33337 | 4095 | 74.9755859375 | 0.4100200724 |  [Verilog generic](mul12s_pwr_0_965_mre_00_4100_gen.v) [Verilog PDK45](mul12s_pwr_0_965_mre_00_4100_pdk45.v)  [C](mul12s_pwr_0_965_mre_00_4100.c) |
| mul12s_pwr_0_579_mre_02_6432 | 5438.22567 | 28623 | 98.3947753906 | 2.6431979049 |  [Verilog generic](mul12s_pwr_0_579_mre_02_6432_gen.v) [Verilog PDK45](mul12s_pwr_0_579_mre_02_6432_pdk45.v)  [C](mul12s_pwr_0_579_mre_02_6432.c) |
| mul12s_pwr_0_301_mre_11_3890 | 23646.3498 | 126015 | 99.8550415039 | 11.388953237 |  [Verilog generic](mul12s_pwr_0_301_mre_11_3890_gen.v) [Verilog PDK45](mul12s_pwr_0_301_mre_11_3890_pdk45.v)  [C](mul12s_pwr_0_301_mre_11_3890.c) |
| mul12s_pwr_0_126_mre_47_4120 | 96479.87527 | 504063 | 99.9454498291 | 47.4119892666 |  [Verilog generic](mul12s_pwr_0_126_mre_47_4120_gen.v) [Verilog PDK45](mul12s_pwr_0_126_mre_47_4120_pdk45.v)  [C](mul12s_pwr_0_126_mre_47_4120.c) |
| mul12s_pwr_0_007_mre_526_6256 | 1066440.1 | 4192511 | 99.9510884285 | 526.62564606 |  [Verilog generic](mul12s_pwr_0_007_mre_526_6256_gen.v) [Verilog PDK45](mul12s_pwr_0_007_mre_526_6256_pdk45.v)  [C](mul12s_pwr_0_007_mre_526_6256.c) |
| mul12s_pwr_0_000_mre_1732_6495 | 1572351.9 | 4194303 | 99.951171875 | 1732.6494993 |  [Verilog generic](mul12s_pwr_0_000_mre_1732_6495_gen.v) [Verilog PDK45](mul12s_pwr_0_000_mre_1732_6495_pdk45.v)  [C](mul12s_pwr_0_000_mre_1732_6495.c) |
    
Parameters
--------------
![Parameters figure](fig.png)
             