
# JPEG pipelined SoC

This is the project repository for developing a 6 stage pipelined JPEG encoder using NIOS II processors in a EP4CE115F29C7N FPGA development board.

You can find the software level implementation in the ./software folder. (Can use .sh files for build each project and BSP)
