;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-29
	MOV 207, <-20
	DJN -1, @-20
	SUB @107, @7
	MOV -7, <-20
	MOV #630, 9
	SUB 70, 0
	SLT 721, 10
	SLT -8, 564
	SLT -8, 564
	MOV #1, <-1
	CMP -63, 0
	MOV #630, 9
	SLT 721, 10
	SLT 721, 10
	SUB @127, 6
	DAT #1, #-53
	DJN <121, 0
	SUB 1, <-53
	SPL 47, -20
	SUB @127, 106
	DJN <121, 0
	DJN <121, 0
	DJN 90, <2
	MOV #-138, 9
	SPL 0, <454
	SPL 0, <454
	SUB <-1, <-1
	SLT 12, @11
	CMP -63, 0
	SUB @107, @7
	ADD 270, <80
	SLT 300, 90
	CMP -63, 0
	DAT #1, #-53
	CMP -63, 0
	CMP -63, 0
	MOV #-138, 6
	JMZ 470, #63
	DJN 721, 10
	JMZ 70, #202
	SUB <-1, <-1
	SPL -702, 600
	SPL 0, <-54
	SPL -702, 600
	SLT 300, 90
	SLT 300, 90
	CMP -207, <-120
	CMP -207, <-120
	CMP -207, <-120
