INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shevi/Downloads/004/004/004.srcs/sources_1/new/Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shevi/Downloads/004/004/004.srcs/sources_1/new/GaussComputeEngine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module GaussComputeEngine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shevi/Downloads/004/004/004.srcs/sources_1/new/UserController.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module UserController
INFO: [VRFC 10-2458] undeclared symbol out_ready, assumed default net type wire [C:/Users/shevi/Downloads/004/004/004.srcs/sources_1/new/UserController.v:29]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/shevi/Downloads/004/004/004.srcs/sim_1/new/Full_Test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Test
