$date
   Wed Nov 26 13:15:09 2025
$end
$version
  2017.4
$end
$timescale
  1ps
$end
$scope module tb_adc_ratio $end
$var reg 1 ! clk $end
$var reg 14 " adc [13:0] $end
$var wire 15 # dac [14:0] $end
$var wire 1 $ flag $end
$var parameter 32 % CLK_PERIOD [31:0] $end
$scope module DUT $end
$var wire 1 & clk $end
$var wire 14 ' adc [13:0] $end
$var reg 15 ( dac [14:0] $end
$var wire 15 ) adc_val [14:0] $end
$var reg 1 * flag $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
bx #
z$
b1010 %
0&
b0 '
bx (
b0 )
x*
$end
#5000
1!
b0 #
1&
b0 (
1*
#10000
0!
0&
#15000
1!
1&
b0 (
#20000
0!
b10000000000000 "
0&
b10000000000000 '
b100000000000000 )
#25000
1!
b100000000000000 #
1&
b100000000000000 (
0*
#30000
0!
b11000000000000 "
0&
b11000000000000 '
b110000000000000 )
#35000
1!
b110000000000000 #
1&
b110000000000000 (
#40000
0!
b1000000000000 "
0&
b1000000000000 '
b10000000000000 )
#45000
1!
b10000000000000 #
1&
b10000000000000 (
1*
#50000
0!
b11111111111111 "
0&
b11111111111111 '
b111111111111110 )
#55000
1!
b11111111111111 #
1&
b11111111111111 (
#60000
0!
0&
#65000
1!
1&
b11111111111111 (
#70000
0!
b0 "
0&
b0 '
b0 )
#75000
1!
b0 #
1&
b0 (
#80000
0!
0&
#85000
1!
1&
b0 (
#90000
0!
b10010100000000 "
0&
b10010100000000 '
b100101000000000 )
#95000
1!
b100101000000000 #
1&
b100101000000000 (
0*
#100000
0!
0&
#105000
1!
1&
b100101000000000 (
#110000
0!
0&
#115000
1!
1&
b100101000000000 (
#120000
0!
0&
#125000
1!
1&
b100101000000000 (
#130000
0!
0&
#135000
1!
1&
b100101000000000 (
