#! /mingw64/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1391-gd480c4d7d)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2009.vpi";
S_000002062da1c440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000002062da1c5d0 .scope module, "bitorder_tb" "bitorder_tb" 3 4;
 .timescale -9 -12;
v000002062da12700_0 .var "axiid", 1 0;
v000002062da127a0_0 .var "axiiv", 0 0;
v000002062da12f70_0 .net "axiod", 1 0, v000002062da12160_0;  1 drivers
v000002062da13330_0 .net "axiov", 0 0, v000002062da12200_0;  1 drivers
v000002062da131f0_0 .var "clk", 0 0;
v000002062da13470_0 .var "onehalf", 11 0;
v000002062da129d0_0 .var "rst", 0 0;
v000002062da12ed0_0 .var "segment", 7 0;
v000002062da13510_0 .var "threebyte", 23 0;
v000002062da12e30_0 .var "validation", 63 0;
S_000002062d9c6420 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 102, 3 102 0, S_000002062da1c5d0;
 .timescale -9 -12;
v000002062da1c760_0 .var/2s "i", 31 0;
S_000002062d9c65b0 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 3 104, 3 104 0, S_000002062d9c6420;
 .timescale -9 -12;
v000002062d9cbe80_0 .var/2s "j", 31 0;
S_000002062d9c6740 .scope module, "my_bit" "bitorder" 3 12, 4 4 0, S_000002062da1c5d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "axiiv";
    .port_info 3 /INPUT 2 "axiid";
    .port_info 4 /OUTPUT 1 "axiov";
    .port_info 5 /OUTPUT 2 "axiod";
P_000002062d9c6ed0 .param/l "EMITTING" 1 4 21, C4<01>;
P_000002062d9c6f08 .param/l "REST" 1 4 20, C4<00>;
v000002062da1c800_0 .net "axiid", 1 0, v000002062da12700_0;  1 drivers
v000002062da120c0_0 .net "axiiv", 0 0, v000002062da127a0_0;  1 drivers
v000002062da12160_0 .var "axiod", 1 0;
v000002062da12200_0 .var "axiov", 0 0;
v000002062da122a0_0 .var "buffer_in", 7 0;
v000002062da12340_0 .var "buffer_out", 7 0;
v000002062da123e0_0 .net "clk", 0 0, v000002062da131f0_0;  1 drivers
v000002062da12480_0 .var "in_counter", 1 0;
v000002062da12520_0 .var "out_counter", 1 0;
v000002062da125c0_0 .net "rst", 0 0, v000002062da129d0_0;  1 drivers
v000002062da12660_0 .var "state", 1 0;
E_000002062da19450 .event posedge, v000002062da123e0_0;
    .scope S_000002062d9c6740;
T_0 ;
    %wait E_000002062da19450;
    %load/vec4 v000002062da125c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002062da122a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002062da12340_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12520_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062da12200_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12660_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002062da12660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.5;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002062da12200_0, 0;
    %load/vec4 v000002062da120c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v000002062da12480_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %load/vec4 v000002062da1c800_0;
    %load/vec4 v000002062da122a0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002062da122a0_0, 0;
    %load/vec4 v000002062da12480_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002062da12480_0, 0;
    %jmp T_0.9;
T_0.8 ;
    %load/vec4 v000002062da1c800_0;
    %load/vec4 v000002062da122a0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002062da12340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002062da122a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12480_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002062da12660_0, 0;
T_0.9 ;
T_0.6 ;
    %jmp T_0.5;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002062da12200_0, 0;
    %load/vec4 v000002062da120c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %load/vec4 v000002062da12480_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %load/vec4 v000002062da1c800_0;
    %load/vec4 v000002062da122a0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002062da122a0_0, 0;
    %load/vec4 v000002062da12480_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002062da12480_0, 0;
    %load/vec4 v000002062da12520_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002062da12520_0, 0;
    %load/vec4 v000002062da12340_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000002062da12520_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %assign/vec4 v000002062da12160_0, 0;
    %jmp T_0.13;
T_0.12 ;
    %load/vec4 v000002062da12340_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000002062da12160_0, 0;
    %load/vec4 v000002062da1c800_0;
    %load/vec4 v000002062da122a0_0;
    %parti/s 6, 2, 3;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002062da12340_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002062da122a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12520_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12480_0, 0;
T_0.13 ;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v000002062da12520_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %load/vec4 v000002062da12340_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000002062da12520_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %sub;
    %pad/u 34;
    %subi 1, 0, 34;
    %part/s 2;
    %assign/vec4 v000002062da12160_0, 0;
    %load/vec4 v000002062da12520_0;
    %addi 1, 0, 2;
    %assign/vec4 v000002062da12520_0, 0;
    %jmp T_0.15;
T_0.14 ;
    %load/vec4 v000002062da12340_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v000002062da12160_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12660_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002062da122a0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12480_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002062da12520_0, 0;
T_0.15 ;
T_0.11 ;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002062da1c5d0;
T_1 ;
    %pushi/vec4 2863311530, 0, 33;
    %concati/vec4 1431655893, 0, 31;
    %store/vec4 v000002062da12e30_0, 0, 64;
    %pushi/vec4 4080, 0, 12;
    %store/vec4 v000002062da13470_0, 0, 12;
    %pushi/vec4 11189196, 0, 24;
    %store/vec4 v000002062da13510_0, 0, 24;
    %end;
    .thread T_1, $init;
    .scope S_000002062da1c5d0;
T_2 ;
    %delay 10000, 0;
    %load/vec4 v000002062da131f0_0;
    %nor/r;
    %store/vec4 v000002062da131f0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_000002062da1c5d0;
T_3 ;
    %vpi_call/w 3 32 "$dumpfile", "bitorder.vcd" {0 0 0};
    %vpi_call/w 3 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002062da1c5d0 {0 0 0};
    %vpi_call/w 3 34 "$display", "Starting Sim" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062da131f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062da129d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002062da129d0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062da129d0_0, 0, 1;
    %delay 10000, 0;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002062da127a0_0, 0, 1;
    %fork t_1, S_000002062d9c6420;
    %jmp t_0;
    .scope S_000002062d9c6420;
t_1 ;
    %pushi/vec4 23, 0, 32;
    %store/vec4 v000002062da1c760_0, 0, 32;
T_3.0 ;
    %load/vec4 v000002062da1c760_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.1, 5;
    %load/vec4 v000002062da13510_0;
    %load/vec4 v000002062da1c760_0;
    %pad/s 34;
    %subi 7, 0, 34;
    %part/s 8;
    %store/vec4 v000002062da12ed0_0, 0, 8;
    %fork t_3, S_000002062d9c65b0;
    %jmp t_2;
    .scope S_000002062d9c65b0;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002062d9cbe80_0, 0, 32;
T_3.2 ;
    %load/vec4 v000002062d9cbe80_0;
    %cmpi/s 7, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v000002062d9cbe80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 32;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 32;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.9;
T_3.4 ;
    %load/vec4 v000002062da12ed0_0;
    %parti/s 2, 0, 2;
    %store/vec4 v000002062da12700_0, 0, 2;
    %jmp T_3.9;
T_3.5 ;
    %load/vec4 v000002062da12ed0_0;
    %parti/s 2, 2, 3;
    %store/vec4 v000002062da12700_0, 0, 2;
    %jmp T_3.9;
T_3.6 ;
    %load/vec4 v000002062da12ed0_0;
    %parti/s 2, 4, 4;
    %store/vec4 v000002062da12700_0, 0, 2;
    %jmp T_3.9;
T_3.7 ;
    %load/vec4 v000002062da12ed0_0;
    %parti/s 2, 6, 4;
    %store/vec4 v000002062da12700_0, 0, 2;
    %jmp T_3.9;
T_3.9 ;
    %pop/vec4 1;
    %vpi_call/w 3 113 "$display", "%b", v000002062da12700_0 {0 0 0};
    %delay 20000, 0;
    %load/vec4 v000002062d9cbe80_0;
    %addi 2, 0, 32;
    %cast2;
    %store/vec4 v000002062d9cbe80_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
    .scope S_000002062d9c6420;
t_2 %join;
    %load/vec4 v000002062da1c760_0;
    %subi 8, 0, 32;
    %cast2;
    %store/vec4 v000002062da1c760_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .scope S_000002062da1c5d0;
t_0 %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002062da127a0_0, 0, 1;
    %delay 400000, 0;
    %vpi_call/w 3 124 "$display", "Finishing Sim" {0 0 0};
    %vpi_call/w 3 125 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sim/bitorder_tb.sv";
    "src/bitorder.sv";
