ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 1


   1              	/*******************************************************************************
   2              	* File Name: CyBootAsmGnu.s
   3              	* Version 5.30
   4              	*
   5              	*  Description:
   6              	*   Assembly routines for GNU as.
   7              	*
   8              	********************************************************************************
   9              	* Copyright 2010-2015, Cypress Semiconductor Corporation.  All rights reserved.
  10              	* You may use this file only in accordance with the license, terms, conditions,
  11              	* disclaimers, and limitations in the end user license agreement accompanying
  12              	* the software package with which this file was provided.
  13              	*******************************************************************************/
  14              	
  15              	.syntax unified
  16              	.text
  17              	.thumb
  18              	.include "cyfittergnu.inc"
   1              	.ifndef INCLUDED_CYFITTERGNU_INC
   2              	.set INCLUDED_CYFITTERGNU_INC, 1
   3              	.include "cydevicegnu_trm.inc"
   1              	/*******************************************************************************
   2              	* File Name: cydevicegnu_trm.inc
   3              	* 
   4              	* PSoC Creator  3.3 CP2
   5              	*
   6              	* Description:
   7              	* This file provides all of the address values for the entire PSoC device.
   8              	* This file is automatically generated by PSoC Creator.
   9              	*
  10              	********************************************************************************
  11              	* Copyright (c) 2007-2015 Cypress Semiconductor.  All rights reserved.
  12              	* You may use this file only in accordance with the license, terms, conditions, 
  13              	* disclaimers, and limitations in the end user license agreement accompanying 
  14              	* the software package with which this file was provided.
  15              	********************************************************************************/
  16              	
  17              	.set CYDEV_FLASH_BASE, 0x00000000
  18              	.set CYDEV_FLASH_SIZE, 0x00040000
  19              	.set CYREG_FLASH_DATA_MBASE, 0x00000000
  20              	.set CYREG_FLASH_DATA_MSIZE, 0x00040000
  21              	.set CYDEV_SFLASH_BASE, 0x0ffff000
  22              	.set CYDEV_SFLASH_SIZE, 0x00001000
  23              	.set CYREG_SFLASH_PROT_ROW0, 0x0ffff000
  24              	.set CYFLD_SFLASH_DATA8__OFFSET, 0x00000000
  25              	.set CYFLD_SFLASH_DATA8__SIZE, 0x00000008
  26              	.set CYREG_SFLASH_PROT_ROW1, 0x0ffff001
  27              	.set CYREG_SFLASH_PROT_ROW2, 0x0ffff002
  28              	.set CYREG_SFLASH_PROT_ROW3, 0x0ffff003
  29              	.set CYREG_SFLASH_PROT_ROW4, 0x0ffff004
  30              	.set CYREG_SFLASH_PROT_ROW5, 0x0ffff005
  31              	.set CYREG_SFLASH_PROT_ROW6, 0x0ffff006
  32              	.set CYREG_SFLASH_PROT_ROW7, 0x0ffff007
  33              	.set CYREG_SFLASH_PROT_ROW8, 0x0ffff008
  34              	.set CYREG_SFLASH_PROT_ROW9, 0x0ffff009
  35              	.set CYREG_SFLASH_PROT_ROW10, 0x0ffff00a
  36              	.set CYREG_SFLASH_PROT_ROW11, 0x0ffff00b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 2


  37              	.set CYREG_SFLASH_PROT_ROW12, 0x0ffff00c
  38              	.set CYREG_SFLASH_PROT_ROW13, 0x0ffff00d
  39              	.set CYREG_SFLASH_PROT_ROW14, 0x0ffff00e
  40              	.set CYREG_SFLASH_PROT_ROW15, 0x0ffff00f
  41              	.set CYREG_SFLASH_PROT_ROW16, 0x0ffff010
  42              	.set CYREG_SFLASH_PROT_ROW17, 0x0ffff011
  43              	.set CYREG_SFLASH_PROT_ROW18, 0x0ffff012
  44              	.set CYREG_SFLASH_PROT_ROW19, 0x0ffff013
  45              	.set CYREG_SFLASH_PROT_ROW20, 0x0ffff014
  46              	.set CYREG_SFLASH_PROT_ROW21, 0x0ffff015
  47              	.set CYREG_SFLASH_PROT_ROW22, 0x0ffff016
  48              	.set CYREG_SFLASH_PROT_ROW23, 0x0ffff017
  49              	.set CYREG_SFLASH_PROT_ROW24, 0x0ffff018
  50              	.set CYREG_SFLASH_PROT_ROW25, 0x0ffff019
  51              	.set CYREG_SFLASH_PROT_ROW26, 0x0ffff01a
  52              	.set CYREG_SFLASH_PROT_ROW27, 0x0ffff01b
  53              	.set CYREG_SFLASH_PROT_ROW28, 0x0ffff01c
  54              	.set CYREG_SFLASH_PROT_ROW29, 0x0ffff01d
  55              	.set CYREG_SFLASH_PROT_ROW30, 0x0ffff01e
  56              	.set CYREG_SFLASH_PROT_ROW31, 0x0ffff01f
  57              	.set CYREG_SFLASH_PROT_ROW32, 0x0ffff020
  58              	.set CYREG_SFLASH_PROT_ROW33, 0x0ffff021
  59              	.set CYREG_SFLASH_PROT_ROW34, 0x0ffff022
  60              	.set CYREG_SFLASH_PROT_ROW35, 0x0ffff023
  61              	.set CYREG_SFLASH_PROT_ROW36, 0x0ffff024
  62              	.set CYREG_SFLASH_PROT_ROW37, 0x0ffff025
  63              	.set CYREG_SFLASH_PROT_ROW38, 0x0ffff026
  64              	.set CYREG_SFLASH_PROT_ROW39, 0x0ffff027
  65              	.set CYREG_SFLASH_PROT_ROW40, 0x0ffff028
  66              	.set CYREG_SFLASH_PROT_ROW41, 0x0ffff029
  67              	.set CYREG_SFLASH_PROT_ROW42, 0x0ffff02a
  68              	.set CYREG_SFLASH_PROT_ROW43, 0x0ffff02b
  69              	.set CYREG_SFLASH_PROT_ROW44, 0x0ffff02c
  70              	.set CYREG_SFLASH_PROT_ROW45, 0x0ffff02d
  71              	.set CYREG_SFLASH_PROT_ROW46, 0x0ffff02e
  72              	.set CYREG_SFLASH_PROT_ROW47, 0x0ffff02f
  73              	.set CYREG_SFLASH_PROT_ROW48, 0x0ffff030
  74              	.set CYREG_SFLASH_PROT_ROW49, 0x0ffff031
  75              	.set CYREG_SFLASH_PROT_ROW50, 0x0ffff032
  76              	.set CYREG_SFLASH_PROT_ROW51, 0x0ffff033
  77              	.set CYREG_SFLASH_PROT_ROW52, 0x0ffff034
  78              	.set CYREG_SFLASH_PROT_ROW53, 0x0ffff035
  79              	.set CYREG_SFLASH_PROT_ROW54, 0x0ffff036
  80              	.set CYREG_SFLASH_PROT_ROW55, 0x0ffff037
  81              	.set CYREG_SFLASH_PROT_ROW56, 0x0ffff038
  82              	.set CYREG_SFLASH_PROT_ROW57, 0x0ffff039
  83              	.set CYREG_SFLASH_PROT_ROW58, 0x0ffff03a
  84              	.set CYREG_SFLASH_PROT_ROW59, 0x0ffff03b
  85              	.set CYREG_SFLASH_PROT_ROW60, 0x0ffff03c
  86              	.set CYREG_SFLASH_PROT_ROW61, 0x0ffff03d
  87              	.set CYREG_SFLASH_PROT_ROW62, 0x0ffff03e
  88              	.set CYREG_SFLASH_PROT_ROW63, 0x0ffff03f
  89              	.set CYREG_SFLASH_PROT_PROTECTION, 0x0ffff0ff
  90              	.set CYFLD_SFLASH_PROT_LEVEL__OFFSET, 0x00000000
  91              	.set CYFLD_SFLASH_PROT_LEVEL__SIZE, 0x00000002
  92              	.set CYVAL_SFLASH_PROT_LEVEL_VIRGIN, 0x00000001
  93              	.set CYVAL_SFLASH_PROT_LEVEL_OPEN, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 3


  94              	.set CYVAL_SFLASH_PROT_LEVEL_PROTECTED, 0x00000002
  95              	.set CYVAL_SFLASH_PROT_LEVEL_KILL, 0x00000003
  96              	.set CYREG_SFLASH_AV_PAIRS_8B0, 0x0ffff100
  97              	.set CYREG_SFLASH_AV_PAIRS_8B1, 0x0ffff101
  98              	.set CYREG_SFLASH_AV_PAIRS_8B2, 0x0ffff102
  99              	.set CYREG_SFLASH_AV_PAIRS_8B3, 0x0ffff103
 100              	.set CYREG_SFLASH_AV_PAIRS_8B4, 0x0ffff104
 101              	.set CYREG_SFLASH_AV_PAIRS_8B5, 0x0ffff105
 102              	.set CYREG_SFLASH_AV_PAIRS_8B6, 0x0ffff106
 103              	.set CYREG_SFLASH_AV_PAIRS_8B7, 0x0ffff107
 104              	.set CYREG_SFLASH_AV_PAIRS_8B8, 0x0ffff108
 105              	.set CYREG_SFLASH_AV_PAIRS_8B9, 0x0ffff109
 106              	.set CYREG_SFLASH_AV_PAIRS_8B10, 0x0ffff10a
 107              	.set CYREG_SFLASH_AV_PAIRS_8B11, 0x0ffff10b
 108              	.set CYREG_SFLASH_AV_PAIRS_8B12, 0x0ffff10c
 109              	.set CYREG_SFLASH_AV_PAIRS_8B13, 0x0ffff10d
 110              	.set CYREG_SFLASH_AV_PAIRS_8B14, 0x0ffff10e
 111              	.set CYREG_SFLASH_AV_PAIRS_8B15, 0x0ffff10f
 112              	.set CYREG_SFLASH_AV_PAIRS_8B16, 0x0ffff110
 113              	.set CYREG_SFLASH_AV_PAIRS_8B17, 0x0ffff111
 114              	.set CYREG_SFLASH_AV_PAIRS_8B18, 0x0ffff112
 115              	.set CYREG_SFLASH_AV_PAIRS_8B19, 0x0ffff113
 116              	.set CYREG_SFLASH_AV_PAIRS_8B20, 0x0ffff114
 117              	.set CYREG_SFLASH_AV_PAIRS_8B21, 0x0ffff115
 118              	.set CYREG_SFLASH_AV_PAIRS_8B22, 0x0ffff116
 119              	.set CYREG_SFLASH_AV_PAIRS_8B23, 0x0ffff117
 120              	.set CYREG_SFLASH_AV_PAIRS_8B24, 0x0ffff118
 121              	.set CYREG_SFLASH_AV_PAIRS_8B25, 0x0ffff119
 122              	.set CYREG_SFLASH_AV_PAIRS_8B26, 0x0ffff11a
 123              	.set CYREG_SFLASH_AV_PAIRS_8B27, 0x0ffff11b
 124              	.set CYREG_SFLASH_AV_PAIRS_8B28, 0x0ffff11c
 125              	.set CYREG_SFLASH_AV_PAIRS_8B29, 0x0ffff11d
 126              	.set CYREG_SFLASH_AV_PAIRS_8B30, 0x0ffff11e
 127              	.set CYREG_SFLASH_AV_PAIRS_8B31, 0x0ffff11f
 128              	.set CYREG_SFLASH_AV_PAIRS_8B32, 0x0ffff120
 129              	.set CYREG_SFLASH_AV_PAIRS_8B33, 0x0ffff121
 130              	.set CYREG_SFLASH_AV_PAIRS_8B34, 0x0ffff122
 131              	.set CYREG_SFLASH_AV_PAIRS_8B35, 0x0ffff123
 132              	.set CYREG_SFLASH_AV_PAIRS_8B36, 0x0ffff124
 133              	.set CYREG_SFLASH_AV_PAIRS_8B37, 0x0ffff125
 134              	.set CYREG_SFLASH_AV_PAIRS_8B38, 0x0ffff126
 135              	.set CYREG_SFLASH_AV_PAIRS_8B39, 0x0ffff127
 136              	.set CYREG_SFLASH_AV_PAIRS_8B40, 0x0ffff128
 137              	.set CYREG_SFLASH_AV_PAIRS_8B41, 0x0ffff129
 138              	.set CYREG_SFLASH_AV_PAIRS_8B42, 0x0ffff12a
 139              	.set CYREG_SFLASH_AV_PAIRS_8B43, 0x0ffff12b
 140              	.set CYREG_SFLASH_AV_PAIRS_8B44, 0x0ffff12c
 141              	.set CYREG_SFLASH_AV_PAIRS_8B45, 0x0ffff12d
 142              	.set CYREG_SFLASH_AV_PAIRS_8B46, 0x0ffff12e
 143              	.set CYREG_SFLASH_AV_PAIRS_8B47, 0x0ffff12f
 144              	.set CYREG_SFLASH_AV_PAIRS_8B48, 0x0ffff130
 145              	.set CYREG_SFLASH_AV_PAIRS_8B49, 0x0ffff131
 146              	.set CYREG_SFLASH_AV_PAIRS_8B50, 0x0ffff132
 147              	.set CYREG_SFLASH_AV_PAIRS_8B51, 0x0ffff133
 148              	.set CYREG_SFLASH_AV_PAIRS_8B52, 0x0ffff134
 149              	.set CYREG_SFLASH_AV_PAIRS_8B53, 0x0ffff135
 150              	.set CYREG_SFLASH_AV_PAIRS_8B54, 0x0ffff136
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 4


 151              	.set CYREG_SFLASH_AV_PAIRS_8B55, 0x0ffff137
 152              	.set CYREG_SFLASH_AV_PAIRS_8B56, 0x0ffff138
 153              	.set CYREG_SFLASH_AV_PAIRS_8B57, 0x0ffff139
 154              	.set CYREG_SFLASH_AV_PAIRS_8B58, 0x0ffff13a
 155              	.set CYREG_SFLASH_AV_PAIRS_8B59, 0x0ffff13b
 156              	.set CYREG_SFLASH_AV_PAIRS_8B60, 0x0ffff13c
 157              	.set CYREG_SFLASH_AV_PAIRS_8B61, 0x0ffff13d
 158              	.set CYREG_SFLASH_AV_PAIRS_8B62, 0x0ffff13e
 159              	.set CYREG_SFLASH_AV_PAIRS_8B63, 0x0ffff13f
 160              	.set CYREG_SFLASH_AV_PAIRS_8B64, 0x0ffff140
 161              	.set CYREG_SFLASH_AV_PAIRS_8B65, 0x0ffff141
 162              	.set CYREG_SFLASH_AV_PAIRS_8B66, 0x0ffff142
 163              	.set CYREG_SFLASH_AV_PAIRS_8B67, 0x0ffff143
 164              	.set CYREG_SFLASH_AV_PAIRS_8B68, 0x0ffff144
 165              	.set CYREG_SFLASH_AV_PAIRS_8B69, 0x0ffff145
 166              	.set CYREG_SFLASH_AV_PAIRS_8B70, 0x0ffff146
 167              	.set CYREG_SFLASH_AV_PAIRS_8B71, 0x0ffff147
 168              	.set CYREG_SFLASH_AV_PAIRS_8B72, 0x0ffff148
 169              	.set CYREG_SFLASH_AV_PAIRS_8B73, 0x0ffff149
 170              	.set CYREG_SFLASH_AV_PAIRS_8B74, 0x0ffff14a
 171              	.set CYREG_SFLASH_AV_PAIRS_8B75, 0x0ffff14b
 172              	.set CYREG_SFLASH_AV_PAIRS_8B76, 0x0ffff14c
 173              	.set CYREG_SFLASH_AV_PAIRS_8B77, 0x0ffff14d
 174              	.set CYREG_SFLASH_AV_PAIRS_8B78, 0x0ffff14e
 175              	.set CYREG_SFLASH_AV_PAIRS_8B79, 0x0ffff14f
 176              	.set CYREG_SFLASH_AV_PAIRS_8B80, 0x0ffff150
 177              	.set CYREG_SFLASH_AV_PAIRS_8B81, 0x0ffff151
 178              	.set CYREG_SFLASH_AV_PAIRS_8B82, 0x0ffff152
 179              	.set CYREG_SFLASH_AV_PAIRS_8B83, 0x0ffff153
 180              	.set CYREG_SFLASH_AV_PAIRS_8B84, 0x0ffff154
 181              	.set CYREG_SFLASH_AV_PAIRS_8B85, 0x0ffff155
 182              	.set CYREG_SFLASH_AV_PAIRS_8B86, 0x0ffff156
 183              	.set CYREG_SFLASH_AV_PAIRS_8B87, 0x0ffff157
 184              	.set CYREG_SFLASH_AV_PAIRS_8B88, 0x0ffff158
 185              	.set CYREG_SFLASH_AV_PAIRS_8B89, 0x0ffff159
 186              	.set CYREG_SFLASH_AV_PAIRS_8B90, 0x0ffff15a
 187              	.set CYREG_SFLASH_AV_PAIRS_8B91, 0x0ffff15b
 188              	.set CYREG_SFLASH_AV_PAIRS_8B92, 0x0ffff15c
 189              	.set CYREG_SFLASH_AV_PAIRS_8B93, 0x0ffff15d
 190              	.set CYREG_SFLASH_AV_PAIRS_8B94, 0x0ffff15e
 191              	.set CYREG_SFLASH_AV_PAIRS_8B95, 0x0ffff15f
 192              	.set CYREG_SFLASH_AV_PAIRS_8B96, 0x0ffff160
 193              	.set CYREG_SFLASH_AV_PAIRS_8B97, 0x0ffff161
 194              	.set CYREG_SFLASH_AV_PAIRS_8B98, 0x0ffff162
 195              	.set CYREG_SFLASH_AV_PAIRS_8B99, 0x0ffff163
 196              	.set CYREG_SFLASH_AV_PAIRS_8B100, 0x0ffff164
 197              	.set CYREG_SFLASH_AV_PAIRS_8B101, 0x0ffff165
 198              	.set CYREG_SFLASH_AV_PAIRS_8B102, 0x0ffff166
 199              	.set CYREG_SFLASH_AV_PAIRS_8B103, 0x0ffff167
 200              	.set CYREG_SFLASH_AV_PAIRS_8B104, 0x0ffff168
 201              	.set CYREG_SFLASH_AV_PAIRS_8B105, 0x0ffff169
 202              	.set CYREG_SFLASH_AV_PAIRS_8B106, 0x0ffff16a
 203              	.set CYREG_SFLASH_AV_PAIRS_8B107, 0x0ffff16b
 204              	.set CYREG_SFLASH_AV_PAIRS_8B108, 0x0ffff16c
 205              	.set CYREG_SFLASH_AV_PAIRS_8B109, 0x0ffff16d
 206              	.set CYREG_SFLASH_AV_PAIRS_8B110, 0x0ffff16e
 207              	.set CYREG_SFLASH_AV_PAIRS_8B111, 0x0ffff16f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 5


 208              	.set CYREG_SFLASH_AV_PAIRS_8B112, 0x0ffff170
 209              	.set CYREG_SFLASH_AV_PAIRS_8B113, 0x0ffff171
 210              	.set CYREG_SFLASH_AV_PAIRS_8B114, 0x0ffff172
 211              	.set CYREG_SFLASH_AV_PAIRS_8B115, 0x0ffff173
 212              	.set CYREG_SFLASH_AV_PAIRS_8B116, 0x0ffff174
 213              	.set CYREG_SFLASH_AV_PAIRS_8B117, 0x0ffff175
 214              	.set CYREG_SFLASH_AV_PAIRS_8B118, 0x0ffff176
 215              	.set CYREG_SFLASH_AV_PAIRS_8B119, 0x0ffff177
 216              	.set CYREG_SFLASH_AV_PAIRS_8B120, 0x0ffff178
 217              	.set CYREG_SFLASH_AV_PAIRS_8B121, 0x0ffff179
 218              	.set CYREG_SFLASH_AV_PAIRS_8B122, 0x0ffff17a
 219              	.set CYREG_SFLASH_AV_PAIRS_8B123, 0x0ffff17b
 220              	.set CYREG_SFLASH_AV_PAIRS_8B124, 0x0ffff17c
 221              	.set CYREG_SFLASH_AV_PAIRS_8B125, 0x0ffff17d
 222              	.set CYREG_SFLASH_AV_PAIRS_8B126, 0x0ffff17e
 223              	.set CYREG_SFLASH_AV_PAIRS_8B127, 0x0ffff17f
 224              	.set CYREG_SFLASH_AV_PAIRS_32B0, 0x0ffff200
 225              	.set CYFLD_SFLASH_DATA32__OFFSET, 0x00000000
 226              	.set CYFLD_SFLASH_DATA32__SIZE, 0x00000020
 227              	.set CYREG_SFLASH_AV_PAIRS_32B1, 0x0ffff204
 228              	.set CYREG_SFLASH_AV_PAIRS_32B2, 0x0ffff208
 229              	.set CYREG_SFLASH_AV_PAIRS_32B3, 0x0ffff20c
 230              	.set CYREG_SFLASH_AV_PAIRS_32B4, 0x0ffff210
 231              	.set CYREG_SFLASH_AV_PAIRS_32B5, 0x0ffff214
 232              	.set CYREG_SFLASH_AV_PAIRS_32B6, 0x0ffff218
 233              	.set CYREG_SFLASH_AV_PAIRS_32B7, 0x0ffff21c
 234              	.set CYREG_SFLASH_AV_PAIRS_32B8, 0x0ffff220
 235              	.set CYREG_SFLASH_AV_PAIRS_32B9, 0x0ffff224
 236              	.set CYREG_SFLASH_AV_PAIRS_32B10, 0x0ffff228
 237              	.set CYREG_SFLASH_AV_PAIRS_32B11, 0x0ffff22c
 238              	.set CYREG_SFLASH_AV_PAIRS_32B12, 0x0ffff230
 239              	.set CYREG_SFLASH_AV_PAIRS_32B13, 0x0ffff234
 240              	.set CYREG_SFLASH_AV_PAIRS_32B14, 0x0ffff238
 241              	.set CYREG_SFLASH_AV_PAIRS_32B15, 0x0ffff23c
 242              	.set CYREG_SFLASH_CPUSS_WOUNDING, 0x0ffff240
 243              	.set CYREG_SFLASH_SILICON_ID, 0x0ffff244
 244              	.set CYFLD_SFLASH_ID__OFFSET, 0x00000000
 245              	.set CYFLD_SFLASH_ID__SIZE, 0x00000010
 246              	.set CYREG_SFLASH_CPUSS_PRIV_RAM, 0x0ffff248
 247              	.set CYFLD_SFLASH_RAM_PROT_LIMIT__OFFSET, 0x00000000
 248              	.set CYFLD_SFLASH_RAM_PROT_LIMIT__SIZE, 0x00000009
 249              	.set CYREG_SFLASH_CPUSS_PRIV_ROM_BROM, 0x0ffff24a
 250              	.set CYFLD_SFLASH_BROM_PROT_LIMIT__OFFSET, 0x00000000
 251              	.set CYFLD_SFLASH_BROM_PROT_LIMIT__SIZE, 0x00000008
 252              	.set CYREG_SFLASH_CPUSS_PRIV_FLASH, 0x0ffff24c
 253              	.set CYFLD_SFLASH_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 254              	.set CYFLD_SFLASH_FLASH_PROT_LIMIT__SIZE, 0x0000000b
 255              	.set CYREG_SFLASH_CPUSS_PRIV_ROM_SROM, 0x0ffff24e
 256              	.set CYFLD_SFLASH_SROM_PROT_LIMIT__OFFSET, 0x00000000
 257              	.set CYFLD_SFLASH_SROM_PROT_LIMIT__SIZE, 0x0000000a
 258              	.set CYREG_SFLASH_HIB_KEY_DELAY, 0x0ffff250
 259              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__OFFSET, 0x00000000
 260              	.set CYFLD_SFLASH_WAKEUP_HOLDOFF__SIZE, 0x0000000a
 261              	.set CYREG_SFLASH_DPSLP_KEY_DELAY, 0x0ffff252
 262              	.set CYREG_SFLASH_SWD_CONFIG, 0x0ffff254
 263              	.set CYFLD_SFLASH_SWD_SELECT__OFFSET, 0x00000000
 264              	.set CYFLD_SFLASH_SWD_SELECT__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 6


 265              	.set CYREG_SFLASH_INITIAL_SPCIF_TRIM_M1_DAC0, 0x0ffff255
 266              	.set CYFLD_SFLASH_IDAC__OFFSET, 0x00000000
 267              	.set CYFLD_SFLASH_IDAC__SIZE, 0x00000005
 268              	.set CYFLD_SFLASH_SLOPE__OFFSET, 0x00000005
 269              	.set CYFLD_SFLASH_SLOPE__SIZE, 0x00000003
 270              	.set CYREG_SFLASH_SWD_LISTEN, 0x0ffff258
 271              	.set CYFLD_SFLASH_CYCLES__OFFSET, 0x00000000
 272              	.set CYFLD_SFLASH_CYCLES__SIZE, 0x00000020
 273              	.set CYREG_SFLASH_FLASH_START, 0x0ffff25c
 274              	.set CYFLD_SFLASH_ADDRESS__OFFSET, 0x00000000
 275              	.set CYFLD_SFLASH_ADDRESS__SIZE, 0x00000020
 276              	.set CYREG_SFLASH_CSD_TRIM1_HVIDAC, 0x0ffff260
 277              	.set CYFLD_SFLASH_TRIM8__OFFSET, 0x00000000
 278              	.set CYFLD_SFLASH_TRIM8__SIZE, 0x00000008
 279              	.set CYREG_SFLASH_CSD_TRIM2_HVIDAC, 0x0ffff261
 280              	.set CYREG_SFLASH_CSD_TRIM1_CSD, 0x0ffff262
 281              	.set CYREG_SFLASH_CSD_TRIM2_CSD, 0x0ffff263
 282              	.set CYREG_SFLASH_SAR_TEMP_MULTIPLIER, 0x0ffff264
 283              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__OFFSET, 0x00000000
 284              	.set CYFLD_SFLASH_TEMP_MULTIPLIER__SIZE, 0x00000010
 285              	.set CYREG_SFLASH_SAR_TEMP_OFFSET, 0x0ffff266
 286              	.set CYFLD_SFLASH_TEMP_OFFSET__OFFSET, 0x00000000
 287              	.set CYFLD_SFLASH_TEMP_OFFSET__SIZE, 0x00000010
 288              	.set CYREG_SFLASH_SKIP_CHECKSUM, 0x0ffff269
 289              	.set CYFLD_SFLASH_SKIP__OFFSET, 0x00000000
 290              	.set CYFLD_SFLASH_SKIP__SIZE, 0x00000008
 291              	.set CYREG_SFLASH_PROT_VIRGINKEY0, 0x0ffff270
 292              	.set CYFLD_SFLASH_KEY8__OFFSET, 0x00000000
 293              	.set CYFLD_SFLASH_KEY8__SIZE, 0x00000008
 294              	.set CYREG_SFLASH_PROT_VIRGINKEY1, 0x0ffff271
 295              	.set CYREG_SFLASH_PROT_VIRGINKEY2, 0x0ffff272
 296              	.set CYREG_SFLASH_PROT_VIRGINKEY3, 0x0ffff273
 297              	.set CYREG_SFLASH_PROT_VIRGINKEY4, 0x0ffff274
 298              	.set CYREG_SFLASH_PROT_VIRGINKEY5, 0x0ffff275
 299              	.set CYREG_SFLASH_PROT_VIRGINKEY6, 0x0ffff276
 300              	.set CYREG_SFLASH_PROT_VIRGINKEY7, 0x0ffff277
 301              	.set CYREG_SFLASH_DIE_LOT0, 0x0ffff278
 302              	.set CYFLD_SFLASH_LOT__OFFSET, 0x00000000
 303              	.set CYFLD_SFLASH_LOT__SIZE, 0x00000008
 304              	.set CYREG_SFLASH_DIE_LOT1, 0x0ffff279
 305              	.set CYREG_SFLASH_DIE_LOT2, 0x0ffff27a
 306              	.set CYREG_SFLASH_DIE_WAFER, 0x0ffff27b
 307              	.set CYFLD_SFLASH_WAFER__OFFSET, 0x00000000
 308              	.set CYFLD_SFLASH_WAFER__SIZE, 0x00000008
 309              	.set CYREG_SFLASH_DIE_X, 0x0ffff27c
 310              	.set CYFLD_SFLASH_X__OFFSET, 0x00000000
 311              	.set CYFLD_SFLASH_X__SIZE, 0x00000008
 312              	.set CYREG_SFLASH_DIE_Y, 0x0ffff27d
 313              	.set CYFLD_SFLASH_Y__OFFSET, 0x00000000
 314              	.set CYFLD_SFLASH_Y__SIZE, 0x00000008
 315              	.set CYREG_SFLASH_DIE_SORT, 0x0ffff27e
 316              	.set CYFLD_SFLASH_S1_PASS__OFFSET, 0x00000000
 317              	.set CYFLD_SFLASH_S1_PASS__SIZE, 0x00000001
 318              	.set CYFLD_SFLASH_S2_PASS__OFFSET, 0x00000001
 319              	.set CYFLD_SFLASH_S2_PASS__SIZE, 0x00000001
 320              	.set CYFLD_SFLASH_S3_PASS__OFFSET, 0x00000002
 321              	.set CYFLD_SFLASH_S3_PASS__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 7


 322              	.set CYFLD_SFLASH_CRI_PASS__OFFSET, 0x00000003
 323              	.set CYFLD_SFLASH_CRI_PASS__SIZE, 0x00000001
 324              	.set CYFLD_SFLASH_CHI_PASS__OFFSET, 0x00000004
 325              	.set CYFLD_SFLASH_CHI_PASS__SIZE, 0x00000001
 326              	.set CYFLD_SFLASH_ENG_PASS__OFFSET, 0x00000005
 327              	.set CYFLD_SFLASH_ENG_PASS__SIZE, 0x00000001
 328              	.set CYREG_SFLASH_DIE_MINOR, 0x0ffff27f
 329              	.set CYFLD_SFLASH_MINOR__OFFSET, 0x00000000
 330              	.set CYFLD_SFLASH_MINOR__SIZE, 0x00000008
 331              	.set CYREG_SFLASH_CSD1_TRIM1_HVIDAC, 0x0ffff280
 332              	.set CYREG_SFLASH_CSD1_TRIM2_HVIDAC, 0x0ffff281
 333              	.set CYREG_SFLASH_CSD1_TRIM1_CSD, 0x0ffff282
 334              	.set CYREG_SFLASH_CSD1_TRIM2_CSD, 0x0ffff283
 335              	.set CYREG_SFLASH_PE_TE_DATA0, 0x0ffff300
 336              	.set CYREG_SFLASH_PE_TE_DATA1, 0x0ffff301
 337              	.set CYREG_SFLASH_PE_TE_DATA2, 0x0ffff302
 338              	.set CYREG_SFLASH_PE_TE_DATA3, 0x0ffff303
 339              	.set CYREG_SFLASH_PE_TE_DATA4, 0x0ffff304
 340              	.set CYREG_SFLASH_PE_TE_DATA5, 0x0ffff305
 341              	.set CYREG_SFLASH_PE_TE_DATA6, 0x0ffff306
 342              	.set CYREG_SFLASH_PE_TE_DATA7, 0x0ffff307
 343              	.set CYREG_SFLASH_PE_TE_DATA8, 0x0ffff308
 344              	.set CYREG_SFLASH_PE_TE_DATA9, 0x0ffff309
 345              	.set CYREG_SFLASH_PE_TE_DATA10, 0x0ffff30a
 346              	.set CYREG_SFLASH_PE_TE_DATA11, 0x0ffff30b
 347              	.set CYREG_SFLASH_PE_TE_DATA12, 0x0ffff30c
 348              	.set CYREG_SFLASH_PE_TE_DATA13, 0x0ffff30d
 349              	.set CYREG_SFLASH_PE_TE_DATA14, 0x0ffff30e
 350              	.set CYREG_SFLASH_PE_TE_DATA15, 0x0ffff30f
 351              	.set CYREG_SFLASH_PE_TE_DATA16, 0x0ffff310
 352              	.set CYREG_SFLASH_PE_TE_DATA17, 0x0ffff311
 353              	.set CYREG_SFLASH_PE_TE_DATA18, 0x0ffff312
 354              	.set CYREG_SFLASH_PE_TE_DATA19, 0x0ffff313
 355              	.set CYREG_SFLASH_PE_TE_DATA20, 0x0ffff314
 356              	.set CYREG_SFLASH_PE_TE_DATA21, 0x0ffff315
 357              	.set CYREG_SFLASH_PE_TE_DATA22, 0x0ffff316
 358              	.set CYREG_SFLASH_PE_TE_DATA23, 0x0ffff317
 359              	.set CYREG_SFLASH_PE_TE_DATA24, 0x0ffff318
 360              	.set CYREG_SFLASH_PE_TE_DATA25, 0x0ffff319
 361              	.set CYREG_SFLASH_PE_TE_DATA26, 0x0ffff31a
 362              	.set CYREG_SFLASH_PE_TE_DATA27, 0x0ffff31b
 363              	.set CYREG_SFLASH_PE_TE_DATA28, 0x0ffff31c
 364              	.set CYREG_SFLASH_PE_TE_DATA29, 0x0ffff31d
 365              	.set CYREG_SFLASH_PE_TE_DATA30, 0x0ffff31e
 366              	.set CYREG_SFLASH_PE_TE_DATA31, 0x0ffff31f
 367              	.set CYREG_SFLASH_PP, 0x0ffff320
 368              	.set CYFLD_SFLASH_PERIOD__OFFSET, 0x00000000
 369              	.set CYFLD_SFLASH_PERIOD__SIZE, 0x00000018
 370              	.set CYFLD_SFLASH_PDAC__OFFSET, 0x00000018
 371              	.set CYFLD_SFLASH_PDAC__SIZE, 0x00000004
 372              	.set CYFLD_SFLASH_NDAC__OFFSET, 0x0000001c
 373              	.set CYFLD_SFLASH_NDAC__SIZE, 0x00000004
 374              	.set CYREG_SFLASH_E, 0x0ffff324
 375              	.set CYREG_SFLASH_P, 0x0ffff328
 376              	.set CYREG_SFLASH_EA_E, 0x0ffff32c
 377              	.set CYREG_SFLASH_EA_P, 0x0ffff330
 378              	.set CYREG_SFLASH_ES_E, 0x0ffff334
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 8


 379              	.set CYREG_SFLASH_ES_P_EO, 0x0ffff338
 380              	.set CYREG_SFLASH_E_VCTAT, 0x0ffff33c
 381              	.set CYFLD_SFLASH_VCTAT_SLOPE__OFFSET, 0x00000000
 382              	.set CYFLD_SFLASH_VCTAT_SLOPE__SIZE, 0x00000004
 383              	.set CYFLD_SFLASH_VCTAT_VOLTAGE__OFFSET, 0x00000004
 384              	.set CYFLD_SFLASH_VCTAT_VOLTAGE__SIZE, 0x00000002
 385              	.set CYFLD_SFLASH_VCTAT_ENABLE__OFFSET, 0x00000006
 386              	.set CYFLD_SFLASH_VCTAT_ENABLE__SIZE, 0x00000001
 387              	.set CYREG_SFLASH_P_VCTAT, 0x0ffff33d
 388              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_24, 0x0ffff33e
 389              	.set CYFLD_SFLASH_TRIM_24__OFFSET, 0x00000000
 390              	.set CYFLD_SFLASH_TRIM_24__SIZE, 0x00000008
 391              	.set CYREG_SFLASH_IMO_TRIM_USBMODE_48, 0x0ffff33f
 392              	.set CYREG_SFLASH_IMO_MAXF0, 0x0ffff340
 393              	.set CYFLD_SFLASH_MAXFREQ__OFFSET, 0x00000000
 394              	.set CYFLD_SFLASH_MAXFREQ__SIZE, 0x00000006
 395              	.set CYREG_SFLASH_IMO_ABS0, 0x0ffff341
 396              	.set CYFLD_SFLASH_ABS_TRIM_IMO__OFFSET, 0x00000000
 397              	.set CYFLD_SFLASH_ABS_TRIM_IMO__SIZE, 0x00000006
 398              	.set CYREG_SFLASH_IMO_TMPCO0, 0x0ffff342
 399              	.set CYFLD_SFLASH_TMPCO_TRIM_IMO__OFFSET, 0x00000000
 400              	.set CYFLD_SFLASH_TMPCO_TRIM_IMO__SIZE, 0x00000006
 401              	.set CYREG_SFLASH_IMO_MAXF1, 0x0ffff343
 402              	.set CYREG_SFLASH_IMO_ABS1, 0x0ffff344
 403              	.set CYREG_SFLASH_IMO_TMPCO1, 0x0ffff345
 404              	.set CYREG_SFLASH_IMO_MAXF2, 0x0ffff346
 405              	.set CYREG_SFLASH_IMO_ABS2, 0x0ffff347
 406              	.set CYREG_SFLASH_IMO_TMPCO2, 0x0ffff348
 407              	.set CYREG_SFLASH_IMO_MAXF3, 0x0ffff349
 408              	.set CYREG_SFLASH_IMO_ABS3, 0x0ffff34a
 409              	.set CYREG_SFLASH_IMO_TMPCO3, 0x0ffff34b
 410              	.set CYREG_SFLASH_IMO_ABS4, 0x0ffff34c
 411              	.set CYREG_SFLASH_IMO_TMPCO4, 0x0ffff34d
 412              	.set CYREG_SFLASH_IMO_TRIM0, 0x0ffff350
 413              	.set CYFLD_SFLASH_OFFSET__OFFSET, 0x00000000
 414              	.set CYFLD_SFLASH_OFFSET__SIZE, 0x00000008
 415              	.set CYREG_SFLASH_IMO_TRIM1, 0x0ffff351
 416              	.set CYREG_SFLASH_IMO_TRIM2, 0x0ffff352
 417              	.set CYREG_SFLASH_IMO_TRIM3, 0x0ffff353
 418              	.set CYREG_SFLASH_IMO_TRIM4, 0x0ffff354
 419              	.set CYREG_SFLASH_IMO_TRIM5, 0x0ffff355
 420              	.set CYREG_SFLASH_IMO_TRIM6, 0x0ffff356
 421              	.set CYREG_SFLASH_IMO_TRIM7, 0x0ffff357
 422              	.set CYREG_SFLASH_IMO_TRIM8, 0x0ffff358
 423              	.set CYREG_SFLASH_IMO_TRIM9, 0x0ffff359
 424              	.set CYREG_SFLASH_IMO_TRIM10, 0x0ffff35a
 425              	.set CYREG_SFLASH_IMO_TRIM11, 0x0ffff35b
 426              	.set CYREG_SFLASH_IMO_TRIM12, 0x0ffff35c
 427              	.set CYREG_SFLASH_IMO_TRIM13, 0x0ffff35d
 428              	.set CYREG_SFLASH_IMO_TRIM14, 0x0ffff35e
 429              	.set CYREG_SFLASH_IMO_TRIM15, 0x0ffff35f
 430              	.set CYREG_SFLASH_IMO_TRIM16, 0x0ffff360
 431              	.set CYREG_SFLASH_IMO_TRIM17, 0x0ffff361
 432              	.set CYREG_SFLASH_IMO_TRIM18, 0x0ffff362
 433              	.set CYREG_SFLASH_IMO_TRIM19, 0x0ffff363
 434              	.set CYREG_SFLASH_IMO_TRIM20, 0x0ffff364
 435              	.set CYREG_SFLASH_IMO_TRIM21, 0x0ffff365
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 9


 436              	.set CYREG_SFLASH_IMO_TRIM22, 0x0ffff366
 437              	.set CYREG_SFLASH_IMO_TRIM23, 0x0ffff367
 438              	.set CYREG_SFLASH_IMO_TRIM24, 0x0ffff368
 439              	.set CYREG_SFLASH_IMO_TRIM25, 0x0ffff369
 440              	.set CYREG_SFLASH_IMO_TRIM26, 0x0ffff36a
 441              	.set CYREG_SFLASH_IMO_TRIM27, 0x0ffff36b
 442              	.set CYREG_SFLASH_IMO_TRIM28, 0x0ffff36c
 443              	.set CYREG_SFLASH_IMO_TRIM29, 0x0ffff36d
 444              	.set CYREG_SFLASH_IMO_TRIM30, 0x0ffff36e
 445              	.set CYREG_SFLASH_IMO_TRIM31, 0x0ffff36f
 446              	.set CYREG_SFLASH_IMO_TRIM32, 0x0ffff370
 447              	.set CYREG_SFLASH_IMO_TRIM33, 0x0ffff371
 448              	.set CYREG_SFLASH_IMO_TRIM34, 0x0ffff372
 449              	.set CYREG_SFLASH_IMO_TRIM35, 0x0ffff373
 450              	.set CYREG_SFLASH_IMO_TRIM36, 0x0ffff374
 451              	.set CYREG_SFLASH_IMO_TRIM37, 0x0ffff375
 452              	.set CYREG_SFLASH_IMO_TRIM38, 0x0ffff376
 453              	.set CYREG_SFLASH_IMO_TRIM39, 0x0ffff377
 454              	.set CYREG_SFLASH_IMO_TRIM40, 0x0ffff378
 455              	.set CYREG_SFLASH_IMO_TRIM41, 0x0ffff379
 456              	.set CYREG_SFLASH_IMO_TRIM42, 0x0ffff37a
 457              	.set CYREG_SFLASH_IMO_TRIM43, 0x0ffff37b
 458              	.set CYREG_SFLASH_IMO_TRIM44, 0x0ffff37c
 459              	.set CYREG_SFLASH_IMO_TRIM45, 0x0ffff37d
 460              	.set CYREG_SFLASH_CHECKSUM, 0x0ffff3fe
 461              	.set CYFLD_SFLASH_CHECKSUM__OFFSET, 0x00000000
 462              	.set CYFLD_SFLASH_CHECKSUM__SIZE, 0x00000010
 463              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH0, 0x0ffff400
 464              	.set CYFLD_SFLASH_BYTE_MEM__OFFSET, 0x00000000
 465              	.set CYFLD_SFLASH_BYTE_MEM__SIZE, 0x00000008
 466              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1, 0x0ffff401
 467              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH2, 0x0ffff402
 468              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH3, 0x0ffff403
 469              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH4, 0x0ffff404
 470              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH5, 0x0ffff405
 471              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH6, 0x0ffff406
 472              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH7, 0x0ffff407
 473              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH8, 0x0ffff408
 474              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH9, 0x0ffff409
 475              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH10, 0x0ffff40a
 476              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH11, 0x0ffff40b
 477              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH12, 0x0ffff40c
 478              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH13, 0x0ffff40d
 479              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH14, 0x0ffff40e
 480              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH15, 0x0ffff40f
 481              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH16, 0x0ffff410
 482              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH17, 0x0ffff411
 483              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH18, 0x0ffff412
 484              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH19, 0x0ffff413
 485              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH20, 0x0ffff414
 486              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH21, 0x0ffff415
 487              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH22, 0x0ffff416
 488              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH23, 0x0ffff417
 489              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH24, 0x0ffff418
 490              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH25, 0x0ffff419
 491              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH26, 0x0ffff41a
 492              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH27, 0x0ffff41b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 10


 493              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH28, 0x0ffff41c
 494              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH29, 0x0ffff41d
 495              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH30, 0x0ffff41e
 496              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH31, 0x0ffff41f
 497              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH32, 0x0ffff420
 498              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH33, 0x0ffff421
 499              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH34, 0x0ffff422
 500              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH35, 0x0ffff423
 501              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH36, 0x0ffff424
 502              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH37, 0x0ffff425
 503              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH38, 0x0ffff426
 504              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH39, 0x0ffff427
 505              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH40, 0x0ffff428
 506              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH41, 0x0ffff429
 507              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH42, 0x0ffff42a
 508              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH43, 0x0ffff42b
 509              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH44, 0x0ffff42c
 510              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH45, 0x0ffff42d
 511              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH46, 0x0ffff42e
 512              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH47, 0x0ffff42f
 513              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH48, 0x0ffff430
 514              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH49, 0x0ffff431
 515              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH50, 0x0ffff432
 516              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH51, 0x0ffff433
 517              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH52, 0x0ffff434
 518              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH53, 0x0ffff435
 519              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH54, 0x0ffff436
 520              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH55, 0x0ffff437
 521              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH56, 0x0ffff438
 522              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH57, 0x0ffff439
 523              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH58, 0x0ffff43a
 524              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH59, 0x0ffff43b
 525              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH60, 0x0ffff43c
 526              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH61, 0x0ffff43d
 527              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH62, 0x0ffff43e
 528              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH63, 0x0ffff43f
 529              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH64, 0x0ffff440
 530              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH65, 0x0ffff441
 531              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH66, 0x0ffff442
 532              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH67, 0x0ffff443
 533              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH68, 0x0ffff444
 534              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH69, 0x0ffff445
 535              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH70, 0x0ffff446
 536              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH71, 0x0ffff447
 537              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH72, 0x0ffff448
 538              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH73, 0x0ffff449
 539              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH74, 0x0ffff44a
 540              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH75, 0x0ffff44b
 541              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH76, 0x0ffff44c
 542              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH77, 0x0ffff44d
 543              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH78, 0x0ffff44e
 544              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH79, 0x0ffff44f
 545              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH80, 0x0ffff450
 546              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH81, 0x0ffff451
 547              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH82, 0x0ffff452
 548              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH83, 0x0ffff453
 549              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH84, 0x0ffff454
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 11


 550              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH85, 0x0ffff455
 551              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH86, 0x0ffff456
 552              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH87, 0x0ffff457
 553              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH88, 0x0ffff458
 554              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH89, 0x0ffff459
 555              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH90, 0x0ffff45a
 556              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH91, 0x0ffff45b
 557              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH92, 0x0ffff45c
 558              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH93, 0x0ffff45d
 559              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH94, 0x0ffff45e
 560              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH95, 0x0ffff45f
 561              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH96, 0x0ffff460
 562              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH97, 0x0ffff461
 563              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH98, 0x0ffff462
 564              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH99, 0x0ffff463
 565              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH100, 0x0ffff464
 566              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH101, 0x0ffff465
 567              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH102, 0x0ffff466
 568              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH103, 0x0ffff467
 569              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH104, 0x0ffff468
 570              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH105, 0x0ffff469
 571              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH106, 0x0ffff46a
 572              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH107, 0x0ffff46b
 573              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH108, 0x0ffff46c
 574              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH109, 0x0ffff46d
 575              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH110, 0x0ffff46e
 576              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH111, 0x0ffff46f
 577              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH112, 0x0ffff470
 578              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH113, 0x0ffff471
 579              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH114, 0x0ffff472
 580              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH115, 0x0ffff473
 581              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH116, 0x0ffff474
 582              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH117, 0x0ffff475
 583              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH118, 0x0ffff476
 584              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH119, 0x0ffff477
 585              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH120, 0x0ffff478
 586              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH121, 0x0ffff479
 587              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH122, 0x0ffff47a
 588              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH123, 0x0ffff47b
 589              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH124, 0x0ffff47c
 590              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH125, 0x0ffff47d
 591              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH126, 0x0ffff47e
 592              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH127, 0x0ffff47f
 593              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH128, 0x0ffff480
 594              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH129, 0x0ffff481
 595              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH130, 0x0ffff482
 596              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH131, 0x0ffff483
 597              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH132, 0x0ffff484
 598              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH133, 0x0ffff485
 599              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH134, 0x0ffff486
 600              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH135, 0x0ffff487
 601              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH136, 0x0ffff488
 602              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH137, 0x0ffff489
 603              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH138, 0x0ffff48a
 604              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH139, 0x0ffff48b
 605              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH140, 0x0ffff48c
 606              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH141, 0x0ffff48d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 12


 607              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH142, 0x0ffff48e
 608              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH143, 0x0ffff48f
 609              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH144, 0x0ffff490
 610              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH145, 0x0ffff491
 611              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH146, 0x0ffff492
 612              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH147, 0x0ffff493
 613              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH148, 0x0ffff494
 614              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH149, 0x0ffff495
 615              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH150, 0x0ffff496
 616              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH151, 0x0ffff497
 617              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH152, 0x0ffff498
 618              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH153, 0x0ffff499
 619              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH154, 0x0ffff49a
 620              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH155, 0x0ffff49b
 621              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH156, 0x0ffff49c
 622              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH157, 0x0ffff49d
 623              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH158, 0x0ffff49e
 624              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH159, 0x0ffff49f
 625              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH160, 0x0ffff4a0
 626              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH161, 0x0ffff4a1
 627              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH162, 0x0ffff4a2
 628              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH163, 0x0ffff4a3
 629              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH164, 0x0ffff4a4
 630              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH165, 0x0ffff4a5
 631              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH166, 0x0ffff4a6
 632              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH167, 0x0ffff4a7
 633              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH168, 0x0ffff4a8
 634              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH169, 0x0ffff4a9
 635              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH170, 0x0ffff4aa
 636              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH171, 0x0ffff4ab
 637              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH172, 0x0ffff4ac
 638              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH173, 0x0ffff4ad
 639              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH174, 0x0ffff4ae
 640              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH175, 0x0ffff4af
 641              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH176, 0x0ffff4b0
 642              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH177, 0x0ffff4b1
 643              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH178, 0x0ffff4b2
 644              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH179, 0x0ffff4b3
 645              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH180, 0x0ffff4b4
 646              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH181, 0x0ffff4b5
 647              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH182, 0x0ffff4b6
 648              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH183, 0x0ffff4b7
 649              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH184, 0x0ffff4b8
 650              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH185, 0x0ffff4b9
 651              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH186, 0x0ffff4ba
 652              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH187, 0x0ffff4bb
 653              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH188, 0x0ffff4bc
 654              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH189, 0x0ffff4bd
 655              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH190, 0x0ffff4be
 656              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH191, 0x0ffff4bf
 657              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH192, 0x0ffff4c0
 658              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH193, 0x0ffff4c1
 659              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH194, 0x0ffff4c2
 660              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH195, 0x0ffff4c3
 661              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH196, 0x0ffff4c4
 662              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH197, 0x0ffff4c5
 663              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH198, 0x0ffff4c6
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 13


 664              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH199, 0x0ffff4c7
 665              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH200, 0x0ffff4c8
 666              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH201, 0x0ffff4c9
 667              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH202, 0x0ffff4ca
 668              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH203, 0x0ffff4cb
 669              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH204, 0x0ffff4cc
 670              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH205, 0x0ffff4cd
 671              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH206, 0x0ffff4ce
 672              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH207, 0x0ffff4cf
 673              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH208, 0x0ffff4d0
 674              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH209, 0x0ffff4d1
 675              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH210, 0x0ffff4d2
 676              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH211, 0x0ffff4d3
 677              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH212, 0x0ffff4d4
 678              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH213, 0x0ffff4d5
 679              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH214, 0x0ffff4d6
 680              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH215, 0x0ffff4d7
 681              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH216, 0x0ffff4d8
 682              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH217, 0x0ffff4d9
 683              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH218, 0x0ffff4da
 684              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH219, 0x0ffff4db
 685              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH220, 0x0ffff4dc
 686              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH221, 0x0ffff4dd
 687              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH222, 0x0ffff4de
 688              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH223, 0x0ffff4df
 689              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH224, 0x0ffff4e0
 690              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH225, 0x0ffff4e1
 691              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH226, 0x0ffff4e2
 692              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH227, 0x0ffff4e3
 693              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH228, 0x0ffff4e4
 694              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH229, 0x0ffff4e5
 695              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH230, 0x0ffff4e6
 696              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH231, 0x0ffff4e7
 697              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH232, 0x0ffff4e8
 698              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH233, 0x0ffff4e9
 699              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH234, 0x0ffff4ea
 700              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH235, 0x0ffff4eb
 701              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH236, 0x0ffff4ec
 702              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH237, 0x0ffff4ed
 703              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH238, 0x0ffff4ee
 704              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH239, 0x0ffff4ef
 705              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH240, 0x0ffff4f0
 706              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH241, 0x0ffff4f1
 707              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH242, 0x0ffff4f2
 708              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH243, 0x0ffff4f3
 709              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH244, 0x0ffff4f4
 710              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH245, 0x0ffff4f5
 711              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH246, 0x0ffff4f6
 712              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH247, 0x0ffff4f7
 713              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH248, 0x0ffff4f8
 714              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH249, 0x0ffff4f9
 715              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH250, 0x0ffff4fa
 716              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH251, 0x0ffff4fb
 717              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH252, 0x0ffff4fc
 718              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH253, 0x0ffff4fd
 719              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH254, 0x0ffff4fe
 720              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH255, 0x0ffff4ff
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 14


 721              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH256, 0x0ffff500
 722              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH257, 0x0ffff501
 723              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH258, 0x0ffff502
 724              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH259, 0x0ffff503
 725              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH260, 0x0ffff504
 726              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH261, 0x0ffff505
 727              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH262, 0x0ffff506
 728              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH263, 0x0ffff507
 729              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH264, 0x0ffff508
 730              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH265, 0x0ffff509
 731              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH266, 0x0ffff50a
 732              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH267, 0x0ffff50b
 733              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH268, 0x0ffff50c
 734              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH269, 0x0ffff50d
 735              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH270, 0x0ffff50e
 736              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH271, 0x0ffff50f
 737              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH272, 0x0ffff510
 738              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH273, 0x0ffff511
 739              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH274, 0x0ffff512
 740              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH275, 0x0ffff513
 741              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH276, 0x0ffff514
 742              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH277, 0x0ffff515
 743              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH278, 0x0ffff516
 744              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH279, 0x0ffff517
 745              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH280, 0x0ffff518
 746              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH281, 0x0ffff519
 747              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH282, 0x0ffff51a
 748              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH283, 0x0ffff51b
 749              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH284, 0x0ffff51c
 750              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH285, 0x0ffff51d
 751              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH286, 0x0ffff51e
 752              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH287, 0x0ffff51f
 753              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH288, 0x0ffff520
 754              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH289, 0x0ffff521
 755              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH290, 0x0ffff522
 756              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH291, 0x0ffff523
 757              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH292, 0x0ffff524
 758              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH293, 0x0ffff525
 759              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH294, 0x0ffff526
 760              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH295, 0x0ffff527
 761              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH296, 0x0ffff528
 762              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH297, 0x0ffff529
 763              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH298, 0x0ffff52a
 764              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH299, 0x0ffff52b
 765              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH300, 0x0ffff52c
 766              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH301, 0x0ffff52d
 767              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH302, 0x0ffff52e
 768              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH303, 0x0ffff52f
 769              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH304, 0x0ffff530
 770              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH305, 0x0ffff531
 771              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH306, 0x0ffff532
 772              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH307, 0x0ffff533
 773              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH308, 0x0ffff534
 774              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH309, 0x0ffff535
 775              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH310, 0x0ffff536
 776              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH311, 0x0ffff537
 777              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH312, 0x0ffff538
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 15


 778              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH313, 0x0ffff539
 779              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH314, 0x0ffff53a
 780              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH315, 0x0ffff53b
 781              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH316, 0x0ffff53c
 782              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH317, 0x0ffff53d
 783              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH318, 0x0ffff53e
 784              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH319, 0x0ffff53f
 785              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH320, 0x0ffff540
 786              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH321, 0x0ffff541
 787              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH322, 0x0ffff542
 788              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH323, 0x0ffff543
 789              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH324, 0x0ffff544
 790              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH325, 0x0ffff545
 791              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH326, 0x0ffff546
 792              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH327, 0x0ffff547
 793              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH328, 0x0ffff548
 794              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH329, 0x0ffff549
 795              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH330, 0x0ffff54a
 796              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH331, 0x0ffff54b
 797              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH332, 0x0ffff54c
 798              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH333, 0x0ffff54d
 799              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH334, 0x0ffff54e
 800              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH335, 0x0ffff54f
 801              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH336, 0x0ffff550
 802              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH337, 0x0ffff551
 803              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH338, 0x0ffff552
 804              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH339, 0x0ffff553
 805              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH340, 0x0ffff554
 806              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH341, 0x0ffff555
 807              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH342, 0x0ffff556
 808              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH343, 0x0ffff557
 809              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH344, 0x0ffff558
 810              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH345, 0x0ffff559
 811              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH346, 0x0ffff55a
 812              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH347, 0x0ffff55b
 813              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH348, 0x0ffff55c
 814              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH349, 0x0ffff55d
 815              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH350, 0x0ffff55e
 816              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH351, 0x0ffff55f
 817              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH352, 0x0ffff560
 818              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH353, 0x0ffff561
 819              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH354, 0x0ffff562
 820              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH355, 0x0ffff563
 821              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH356, 0x0ffff564
 822              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH357, 0x0ffff565
 823              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH358, 0x0ffff566
 824              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH359, 0x0ffff567
 825              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH360, 0x0ffff568
 826              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH361, 0x0ffff569
 827              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH362, 0x0ffff56a
 828              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH363, 0x0ffff56b
 829              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH364, 0x0ffff56c
 830              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH365, 0x0ffff56d
 831              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH366, 0x0ffff56e
 832              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH367, 0x0ffff56f
 833              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH368, 0x0ffff570
 834              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH369, 0x0ffff571
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 16


 835              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH370, 0x0ffff572
 836              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH371, 0x0ffff573
 837              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH372, 0x0ffff574
 838              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH373, 0x0ffff575
 839              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH374, 0x0ffff576
 840              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH375, 0x0ffff577
 841              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH376, 0x0ffff578
 842              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH377, 0x0ffff579
 843              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH378, 0x0ffff57a
 844              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH379, 0x0ffff57b
 845              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH380, 0x0ffff57c
 846              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH381, 0x0ffff57d
 847              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH382, 0x0ffff57e
 848              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH383, 0x0ffff57f
 849              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH384, 0x0ffff580
 850              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH385, 0x0ffff581
 851              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH386, 0x0ffff582
 852              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH387, 0x0ffff583
 853              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH388, 0x0ffff584
 854              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH389, 0x0ffff585
 855              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH390, 0x0ffff586
 856              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH391, 0x0ffff587
 857              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH392, 0x0ffff588
 858              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH393, 0x0ffff589
 859              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH394, 0x0ffff58a
 860              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH395, 0x0ffff58b
 861              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH396, 0x0ffff58c
 862              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH397, 0x0ffff58d
 863              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH398, 0x0ffff58e
 864              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH399, 0x0ffff58f
 865              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH400, 0x0ffff590
 866              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH401, 0x0ffff591
 867              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH402, 0x0ffff592
 868              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH403, 0x0ffff593
 869              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH404, 0x0ffff594
 870              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH405, 0x0ffff595
 871              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH406, 0x0ffff596
 872              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH407, 0x0ffff597
 873              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH408, 0x0ffff598
 874              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH409, 0x0ffff599
 875              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH410, 0x0ffff59a
 876              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH411, 0x0ffff59b
 877              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH412, 0x0ffff59c
 878              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH413, 0x0ffff59d
 879              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH414, 0x0ffff59e
 880              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH415, 0x0ffff59f
 881              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH416, 0x0ffff5a0
 882              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH417, 0x0ffff5a1
 883              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH418, 0x0ffff5a2
 884              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH419, 0x0ffff5a3
 885              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH420, 0x0ffff5a4
 886              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH421, 0x0ffff5a5
 887              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH422, 0x0ffff5a6
 888              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH423, 0x0ffff5a7
 889              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH424, 0x0ffff5a8
 890              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH425, 0x0ffff5a9
 891              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH426, 0x0ffff5aa
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 17


 892              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH427, 0x0ffff5ab
 893              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH428, 0x0ffff5ac
 894              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH429, 0x0ffff5ad
 895              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH430, 0x0ffff5ae
 896              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH431, 0x0ffff5af
 897              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH432, 0x0ffff5b0
 898              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH433, 0x0ffff5b1
 899              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH434, 0x0ffff5b2
 900              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH435, 0x0ffff5b3
 901              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH436, 0x0ffff5b4
 902              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH437, 0x0ffff5b5
 903              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH438, 0x0ffff5b6
 904              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH439, 0x0ffff5b7
 905              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH440, 0x0ffff5b8
 906              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH441, 0x0ffff5b9
 907              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH442, 0x0ffff5ba
 908              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH443, 0x0ffff5bb
 909              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH444, 0x0ffff5bc
 910              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH445, 0x0ffff5bd
 911              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH446, 0x0ffff5be
 912              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH447, 0x0ffff5bf
 913              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH448, 0x0ffff5c0
 914              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH449, 0x0ffff5c1
 915              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH450, 0x0ffff5c2
 916              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH451, 0x0ffff5c3
 917              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH452, 0x0ffff5c4
 918              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH453, 0x0ffff5c5
 919              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH454, 0x0ffff5c6
 920              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH455, 0x0ffff5c7
 921              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH456, 0x0ffff5c8
 922              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH457, 0x0ffff5c9
 923              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH458, 0x0ffff5ca
 924              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH459, 0x0ffff5cb
 925              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH460, 0x0ffff5cc
 926              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH461, 0x0ffff5cd
 927              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH462, 0x0ffff5ce
 928              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH463, 0x0ffff5cf
 929              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH464, 0x0ffff5d0
 930              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH465, 0x0ffff5d1
 931              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH466, 0x0ffff5d2
 932              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH467, 0x0ffff5d3
 933              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH468, 0x0ffff5d4
 934              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH469, 0x0ffff5d5
 935              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH470, 0x0ffff5d6
 936              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH471, 0x0ffff5d7
 937              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH472, 0x0ffff5d8
 938              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH473, 0x0ffff5d9
 939              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH474, 0x0ffff5da
 940              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH475, 0x0ffff5db
 941              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH476, 0x0ffff5dc
 942              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH477, 0x0ffff5dd
 943              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH478, 0x0ffff5de
 944              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH479, 0x0ffff5df
 945              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH480, 0x0ffff5e0
 946              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH481, 0x0ffff5e1
 947              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH482, 0x0ffff5e2
 948              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH483, 0x0ffff5e3
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 18


 949              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH484, 0x0ffff5e4
 950              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH485, 0x0ffff5e5
 951              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH486, 0x0ffff5e6
 952              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH487, 0x0ffff5e7
 953              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH488, 0x0ffff5e8
 954              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH489, 0x0ffff5e9
 955              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH490, 0x0ffff5ea
 956              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH491, 0x0ffff5eb
 957              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH492, 0x0ffff5ec
 958              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH493, 0x0ffff5ed
 959              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH494, 0x0ffff5ee
 960              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH495, 0x0ffff5ef
 961              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH496, 0x0ffff5f0
 962              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH497, 0x0ffff5f1
 963              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH498, 0x0ffff5f2
 964              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH499, 0x0ffff5f3
 965              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH500, 0x0ffff5f4
 966              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH501, 0x0ffff5f5
 967              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH502, 0x0ffff5f6
 968              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH503, 0x0ffff5f7
 969              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH504, 0x0ffff5f8
 970              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH505, 0x0ffff5f9
 971              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH506, 0x0ffff5fa
 972              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH507, 0x0ffff5fb
 973              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH508, 0x0ffff5fc
 974              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH509, 0x0ffff5fd
 975              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH510, 0x0ffff5fe
 976              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH511, 0x0ffff5ff
 977              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH512, 0x0ffff600
 978              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH513, 0x0ffff601
 979              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH514, 0x0ffff602
 980              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH515, 0x0ffff603
 981              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH516, 0x0ffff604
 982              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH517, 0x0ffff605
 983              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH518, 0x0ffff606
 984              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH519, 0x0ffff607
 985              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH520, 0x0ffff608
 986              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH521, 0x0ffff609
 987              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH522, 0x0ffff60a
 988              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH523, 0x0ffff60b
 989              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH524, 0x0ffff60c
 990              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH525, 0x0ffff60d
 991              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH526, 0x0ffff60e
 992              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH527, 0x0ffff60f
 993              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH528, 0x0ffff610
 994              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH529, 0x0ffff611
 995              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH530, 0x0ffff612
 996              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH531, 0x0ffff613
 997              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH532, 0x0ffff614
 998              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH533, 0x0ffff615
 999              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH534, 0x0ffff616
 1000              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH535, 0x0ffff617
 1001              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH536, 0x0ffff618
 1002              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH537, 0x0ffff619
 1003              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH538, 0x0ffff61a
 1004              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH539, 0x0ffff61b
 1005              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH540, 0x0ffff61c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 19


 1006              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH541, 0x0ffff61d
 1007              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH542, 0x0ffff61e
 1008              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH543, 0x0ffff61f
 1009              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH544, 0x0ffff620
 1010              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH545, 0x0ffff621
 1011              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH546, 0x0ffff622
 1012              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH547, 0x0ffff623
 1013              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH548, 0x0ffff624
 1014              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH549, 0x0ffff625
 1015              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH550, 0x0ffff626
 1016              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH551, 0x0ffff627
 1017              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH552, 0x0ffff628
 1018              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH553, 0x0ffff629
 1019              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH554, 0x0ffff62a
 1020              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH555, 0x0ffff62b
 1021              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH556, 0x0ffff62c
 1022              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH557, 0x0ffff62d
 1023              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH558, 0x0ffff62e
 1024              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH559, 0x0ffff62f
 1025              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH560, 0x0ffff630
 1026              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH561, 0x0ffff631
 1027              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH562, 0x0ffff632
 1028              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH563, 0x0ffff633
 1029              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH564, 0x0ffff634
 1030              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH565, 0x0ffff635
 1031              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH566, 0x0ffff636
 1032              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH567, 0x0ffff637
 1033              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH568, 0x0ffff638
 1034              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH569, 0x0ffff639
 1035              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH570, 0x0ffff63a
 1036              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH571, 0x0ffff63b
 1037              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH572, 0x0ffff63c
 1038              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH573, 0x0ffff63d
 1039              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH574, 0x0ffff63e
 1040              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH575, 0x0ffff63f
 1041              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH576, 0x0ffff640
 1042              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH577, 0x0ffff641
 1043              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH578, 0x0ffff642
 1044              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH579, 0x0ffff643
 1045              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH580, 0x0ffff644
 1046              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH581, 0x0ffff645
 1047              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH582, 0x0ffff646
 1048              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH583, 0x0ffff647
 1049              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH584, 0x0ffff648
 1050              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH585, 0x0ffff649
 1051              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH586, 0x0ffff64a
 1052              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH587, 0x0ffff64b
 1053              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH588, 0x0ffff64c
 1054              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH589, 0x0ffff64d
 1055              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH590, 0x0ffff64e
 1056              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH591, 0x0ffff64f
 1057              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH592, 0x0ffff650
 1058              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH593, 0x0ffff651
 1059              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH594, 0x0ffff652
 1060              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH595, 0x0ffff653
 1061              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH596, 0x0ffff654
 1062              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH597, 0x0ffff655
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 20


 1063              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH598, 0x0ffff656
 1064              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH599, 0x0ffff657
 1065              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH600, 0x0ffff658
 1066              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH601, 0x0ffff659
 1067              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH602, 0x0ffff65a
 1068              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH603, 0x0ffff65b
 1069              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH604, 0x0ffff65c
 1070              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH605, 0x0ffff65d
 1071              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH606, 0x0ffff65e
 1072              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH607, 0x0ffff65f
 1073              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH608, 0x0ffff660
 1074              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH609, 0x0ffff661
 1075              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH610, 0x0ffff662
 1076              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH611, 0x0ffff663
 1077              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH612, 0x0ffff664
 1078              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH613, 0x0ffff665
 1079              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH614, 0x0ffff666
 1080              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH615, 0x0ffff667
 1081              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH616, 0x0ffff668
 1082              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH617, 0x0ffff669
 1083              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH618, 0x0ffff66a
 1084              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH619, 0x0ffff66b
 1085              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH620, 0x0ffff66c
 1086              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH621, 0x0ffff66d
 1087              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH622, 0x0ffff66e
 1088              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH623, 0x0ffff66f
 1089              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH624, 0x0ffff670
 1090              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH625, 0x0ffff671
 1091              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH626, 0x0ffff672
 1092              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH627, 0x0ffff673
 1093              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH628, 0x0ffff674
 1094              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH629, 0x0ffff675
 1095              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH630, 0x0ffff676
 1096              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH631, 0x0ffff677
 1097              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH632, 0x0ffff678
 1098              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH633, 0x0ffff679
 1099              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH634, 0x0ffff67a
 1100              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH635, 0x0ffff67b
 1101              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH636, 0x0ffff67c
 1102              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH637, 0x0ffff67d
 1103              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH638, 0x0ffff67e
 1104              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH639, 0x0ffff67f
 1105              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH640, 0x0ffff680
 1106              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH641, 0x0ffff681
 1107              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH642, 0x0ffff682
 1108              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH643, 0x0ffff683
 1109              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH644, 0x0ffff684
 1110              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH645, 0x0ffff685
 1111              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH646, 0x0ffff686
 1112              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH647, 0x0ffff687
 1113              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH648, 0x0ffff688
 1114              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH649, 0x0ffff689
 1115              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH650, 0x0ffff68a
 1116              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH651, 0x0ffff68b
 1117              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH652, 0x0ffff68c
 1118              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH653, 0x0ffff68d
 1119              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH654, 0x0ffff68e
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 21


 1120              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH655, 0x0ffff68f
 1121              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH656, 0x0ffff690
 1122              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH657, 0x0ffff691
 1123              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH658, 0x0ffff692
 1124              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH659, 0x0ffff693
 1125              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH660, 0x0ffff694
 1126              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH661, 0x0ffff695
 1127              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH662, 0x0ffff696
 1128              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH663, 0x0ffff697
 1129              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH664, 0x0ffff698
 1130              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH665, 0x0ffff699
 1131              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH666, 0x0ffff69a
 1132              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH667, 0x0ffff69b
 1133              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH668, 0x0ffff69c
 1134              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH669, 0x0ffff69d
 1135              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH670, 0x0ffff69e
 1136              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH671, 0x0ffff69f
 1137              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH672, 0x0ffff6a0
 1138              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH673, 0x0ffff6a1
 1139              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH674, 0x0ffff6a2
 1140              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH675, 0x0ffff6a3
 1141              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH676, 0x0ffff6a4
 1142              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH677, 0x0ffff6a5
 1143              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH678, 0x0ffff6a6
 1144              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH679, 0x0ffff6a7
 1145              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH680, 0x0ffff6a8
 1146              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH681, 0x0ffff6a9
 1147              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH682, 0x0ffff6aa
 1148              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH683, 0x0ffff6ab
 1149              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH684, 0x0ffff6ac
 1150              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH685, 0x0ffff6ad
 1151              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH686, 0x0ffff6ae
 1152              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH687, 0x0ffff6af
 1153              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH688, 0x0ffff6b0
 1154              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH689, 0x0ffff6b1
 1155              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH690, 0x0ffff6b2
 1156              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH691, 0x0ffff6b3
 1157              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH692, 0x0ffff6b4
 1158              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH693, 0x0ffff6b5
 1159              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH694, 0x0ffff6b6
 1160              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH695, 0x0ffff6b7
 1161              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH696, 0x0ffff6b8
 1162              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH697, 0x0ffff6b9
 1163              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH698, 0x0ffff6ba
 1164              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH699, 0x0ffff6bb
 1165              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH700, 0x0ffff6bc
 1166              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH701, 0x0ffff6bd
 1167              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH702, 0x0ffff6be
 1168              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH703, 0x0ffff6bf
 1169              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH704, 0x0ffff6c0
 1170              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH705, 0x0ffff6c1
 1171              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH706, 0x0ffff6c2
 1172              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH707, 0x0ffff6c3
 1173              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH708, 0x0ffff6c4
 1174              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH709, 0x0ffff6c5
 1175              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH710, 0x0ffff6c6
 1176              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH711, 0x0ffff6c7
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 22


 1177              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH712, 0x0ffff6c8
 1178              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH713, 0x0ffff6c9
 1179              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH714, 0x0ffff6ca
 1180              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH715, 0x0ffff6cb
 1181              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH716, 0x0ffff6cc
 1182              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH717, 0x0ffff6cd
 1183              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH718, 0x0ffff6ce
 1184              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH719, 0x0ffff6cf
 1185              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH720, 0x0ffff6d0
 1186              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH721, 0x0ffff6d1
 1187              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH722, 0x0ffff6d2
 1188              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH723, 0x0ffff6d3
 1189              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH724, 0x0ffff6d4
 1190              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH725, 0x0ffff6d5
 1191              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH726, 0x0ffff6d6
 1192              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH727, 0x0ffff6d7
 1193              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH728, 0x0ffff6d8
 1194              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH729, 0x0ffff6d9
 1195              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH730, 0x0ffff6da
 1196              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH731, 0x0ffff6db
 1197              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH732, 0x0ffff6dc
 1198              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH733, 0x0ffff6dd
 1199              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH734, 0x0ffff6de
 1200              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH735, 0x0ffff6df
 1201              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH736, 0x0ffff6e0
 1202              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH737, 0x0ffff6e1
 1203              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH738, 0x0ffff6e2
 1204              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH739, 0x0ffff6e3
 1205              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH740, 0x0ffff6e4
 1206              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH741, 0x0ffff6e5
 1207              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH742, 0x0ffff6e6
 1208              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH743, 0x0ffff6e7
 1209              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH744, 0x0ffff6e8
 1210              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH745, 0x0ffff6e9
 1211              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH746, 0x0ffff6ea
 1212              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH747, 0x0ffff6eb
 1213              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH748, 0x0ffff6ec
 1214              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH749, 0x0ffff6ed
 1215              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH750, 0x0ffff6ee
 1216              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH751, 0x0ffff6ef
 1217              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH752, 0x0ffff6f0
 1218              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH753, 0x0ffff6f1
 1219              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH754, 0x0ffff6f2
 1220              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH755, 0x0ffff6f3
 1221              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH756, 0x0ffff6f4
 1222              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH757, 0x0ffff6f5
 1223              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH758, 0x0ffff6f6
 1224              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH759, 0x0ffff6f7
 1225              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH760, 0x0ffff6f8
 1226              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH761, 0x0ffff6f9
 1227              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH762, 0x0ffff6fa
 1228              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH763, 0x0ffff6fb
 1229              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH764, 0x0ffff6fc
 1230              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH765, 0x0ffff6fd
 1231              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH766, 0x0ffff6fe
 1232              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH767, 0x0ffff6ff
 1233              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH768, 0x0ffff700
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 23


 1234              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH769, 0x0ffff701
 1235              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH770, 0x0ffff702
 1236              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH771, 0x0ffff703
 1237              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH772, 0x0ffff704
 1238              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH773, 0x0ffff705
 1239              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH774, 0x0ffff706
 1240              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH775, 0x0ffff707
 1241              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH776, 0x0ffff708
 1242              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH777, 0x0ffff709
 1243              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH778, 0x0ffff70a
 1244              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH779, 0x0ffff70b
 1245              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH780, 0x0ffff70c
 1246              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH781, 0x0ffff70d
 1247              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH782, 0x0ffff70e
 1248              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH783, 0x0ffff70f
 1249              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH784, 0x0ffff710
 1250              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH785, 0x0ffff711
 1251              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH786, 0x0ffff712
 1252              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH787, 0x0ffff713
 1253              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH788, 0x0ffff714
 1254              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH789, 0x0ffff715
 1255              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH790, 0x0ffff716
 1256              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH791, 0x0ffff717
 1257              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH792, 0x0ffff718
 1258              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH793, 0x0ffff719
 1259              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH794, 0x0ffff71a
 1260              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH795, 0x0ffff71b
 1261              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH796, 0x0ffff71c
 1262              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH797, 0x0ffff71d
 1263              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH798, 0x0ffff71e
 1264              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH799, 0x0ffff71f
 1265              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH800, 0x0ffff720
 1266              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH801, 0x0ffff721
 1267              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH802, 0x0ffff722
 1268              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH803, 0x0ffff723
 1269              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH804, 0x0ffff724
 1270              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH805, 0x0ffff725
 1271              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH806, 0x0ffff726
 1272              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH807, 0x0ffff727
 1273              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH808, 0x0ffff728
 1274              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH809, 0x0ffff729
 1275              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH810, 0x0ffff72a
 1276              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH811, 0x0ffff72b
 1277              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH812, 0x0ffff72c
 1278              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH813, 0x0ffff72d
 1279              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH814, 0x0ffff72e
 1280              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH815, 0x0ffff72f
 1281              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH816, 0x0ffff730
 1282              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH817, 0x0ffff731
 1283              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH818, 0x0ffff732
 1284              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH819, 0x0ffff733
 1285              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH820, 0x0ffff734
 1286              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH821, 0x0ffff735
 1287              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH822, 0x0ffff736
 1288              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH823, 0x0ffff737
 1289              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH824, 0x0ffff738
 1290              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH825, 0x0ffff739
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 24


 1291              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH826, 0x0ffff73a
 1292              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH827, 0x0ffff73b
 1293              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH828, 0x0ffff73c
 1294              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH829, 0x0ffff73d
 1295              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH830, 0x0ffff73e
 1296              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH831, 0x0ffff73f
 1297              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH832, 0x0ffff740
 1298              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH833, 0x0ffff741
 1299              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH834, 0x0ffff742
 1300              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH835, 0x0ffff743
 1301              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH836, 0x0ffff744
 1302              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH837, 0x0ffff745
 1303              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH838, 0x0ffff746
 1304              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH839, 0x0ffff747
 1305              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH840, 0x0ffff748
 1306              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH841, 0x0ffff749
 1307              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH842, 0x0ffff74a
 1308              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH843, 0x0ffff74b
 1309              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH844, 0x0ffff74c
 1310              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH845, 0x0ffff74d
 1311              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH846, 0x0ffff74e
 1312              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH847, 0x0ffff74f
 1313              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH848, 0x0ffff750
 1314              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH849, 0x0ffff751
 1315              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH850, 0x0ffff752
 1316              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH851, 0x0ffff753
 1317              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH852, 0x0ffff754
 1318              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH853, 0x0ffff755
 1319              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH854, 0x0ffff756
 1320              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH855, 0x0ffff757
 1321              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH856, 0x0ffff758
 1322              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH857, 0x0ffff759
 1323              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH858, 0x0ffff75a
 1324              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH859, 0x0ffff75b
 1325              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH860, 0x0ffff75c
 1326              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH861, 0x0ffff75d
 1327              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH862, 0x0ffff75e
 1328              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH863, 0x0ffff75f
 1329              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH864, 0x0ffff760
 1330              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH865, 0x0ffff761
 1331              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH866, 0x0ffff762
 1332              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH867, 0x0ffff763
 1333              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH868, 0x0ffff764
 1334              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH869, 0x0ffff765
 1335              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH870, 0x0ffff766
 1336              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH871, 0x0ffff767
 1337              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH872, 0x0ffff768
 1338              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH873, 0x0ffff769
 1339              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH874, 0x0ffff76a
 1340              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH875, 0x0ffff76b
 1341              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH876, 0x0ffff76c
 1342              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH877, 0x0ffff76d
 1343              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH878, 0x0ffff76e
 1344              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH879, 0x0ffff76f
 1345              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH880, 0x0ffff770
 1346              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH881, 0x0ffff771
 1347              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH882, 0x0ffff772
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 25


 1348              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH883, 0x0ffff773
 1349              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH884, 0x0ffff774
 1350              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH885, 0x0ffff775
 1351              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH886, 0x0ffff776
 1352              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH887, 0x0ffff777
 1353              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH888, 0x0ffff778
 1354              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH889, 0x0ffff779
 1355              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH890, 0x0ffff77a
 1356              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH891, 0x0ffff77b
 1357              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH892, 0x0ffff77c
 1358              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH893, 0x0ffff77d
 1359              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH894, 0x0ffff77e
 1360              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH895, 0x0ffff77f
 1361              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH896, 0x0ffff780
 1362              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH897, 0x0ffff781
 1363              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH898, 0x0ffff782
 1364              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH899, 0x0ffff783
 1365              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH900, 0x0ffff784
 1366              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH901, 0x0ffff785
 1367              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH902, 0x0ffff786
 1368              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH903, 0x0ffff787
 1369              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH904, 0x0ffff788
 1370              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH905, 0x0ffff789
 1371              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH906, 0x0ffff78a
 1372              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH907, 0x0ffff78b
 1373              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH908, 0x0ffff78c
 1374              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH909, 0x0ffff78d
 1375              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH910, 0x0ffff78e
 1376              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH911, 0x0ffff78f
 1377              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH912, 0x0ffff790
 1378              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH913, 0x0ffff791
 1379              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH914, 0x0ffff792
 1380              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH915, 0x0ffff793
 1381              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH916, 0x0ffff794
 1382              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH917, 0x0ffff795
 1383              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH918, 0x0ffff796
 1384              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH919, 0x0ffff797
 1385              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH920, 0x0ffff798
 1386              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH921, 0x0ffff799
 1387              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH922, 0x0ffff79a
 1388              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH923, 0x0ffff79b
 1389              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH924, 0x0ffff79c
 1390              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH925, 0x0ffff79d
 1391              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH926, 0x0ffff79e
 1392              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH927, 0x0ffff79f
 1393              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH928, 0x0ffff7a0
 1394              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH929, 0x0ffff7a1
 1395              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH930, 0x0ffff7a2
 1396              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH931, 0x0ffff7a3
 1397              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH932, 0x0ffff7a4
 1398              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH933, 0x0ffff7a5
 1399              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH934, 0x0ffff7a6
 1400              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH935, 0x0ffff7a7
 1401              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH936, 0x0ffff7a8
 1402              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH937, 0x0ffff7a9
 1403              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH938, 0x0ffff7aa
 1404              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH939, 0x0ffff7ab
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 26


 1405              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH940, 0x0ffff7ac
 1406              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH941, 0x0ffff7ad
 1407              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH942, 0x0ffff7ae
 1408              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH943, 0x0ffff7af
 1409              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH944, 0x0ffff7b0
 1410              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH945, 0x0ffff7b1
 1411              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH946, 0x0ffff7b2
 1412              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH947, 0x0ffff7b3
 1413              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH948, 0x0ffff7b4
 1414              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH949, 0x0ffff7b5
 1415              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH950, 0x0ffff7b6
 1416              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH951, 0x0ffff7b7
 1417              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH952, 0x0ffff7b8
 1418              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH953, 0x0ffff7b9
 1419              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH954, 0x0ffff7ba
 1420              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH955, 0x0ffff7bb
 1421              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH956, 0x0ffff7bc
 1422              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH957, 0x0ffff7bd
 1423              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH958, 0x0ffff7be
 1424              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH959, 0x0ffff7bf
 1425              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH960, 0x0ffff7c0
 1426              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH961, 0x0ffff7c1
 1427              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH962, 0x0ffff7c2
 1428              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH963, 0x0ffff7c3
 1429              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH964, 0x0ffff7c4
 1430              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH965, 0x0ffff7c5
 1431              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH966, 0x0ffff7c6
 1432              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH967, 0x0ffff7c7
 1433              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH968, 0x0ffff7c8
 1434              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH969, 0x0ffff7c9
 1435              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH970, 0x0ffff7ca
 1436              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH971, 0x0ffff7cb
 1437              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH972, 0x0ffff7cc
 1438              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH973, 0x0ffff7cd
 1439              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH974, 0x0ffff7ce
 1440              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH975, 0x0ffff7cf
 1441              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH976, 0x0ffff7d0
 1442              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH977, 0x0ffff7d1
 1443              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH978, 0x0ffff7d2
 1444              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH979, 0x0ffff7d3
 1445              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH980, 0x0ffff7d4
 1446              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH981, 0x0ffff7d5
 1447              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH982, 0x0ffff7d6
 1448              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH983, 0x0ffff7d7
 1449              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH984, 0x0ffff7d8
 1450              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH985, 0x0ffff7d9
 1451              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH986, 0x0ffff7da
 1452              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH987, 0x0ffff7db
 1453              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH988, 0x0ffff7dc
 1454              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH989, 0x0ffff7dd
 1455              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH990, 0x0ffff7de
 1456              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH991, 0x0ffff7df
 1457              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH992, 0x0ffff7e0
 1458              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH993, 0x0ffff7e1
 1459              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH994, 0x0ffff7e2
 1460              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH995, 0x0ffff7e3
 1461              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH996, 0x0ffff7e4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 27


 1462              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH997, 0x0ffff7e5
 1463              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH998, 0x0ffff7e6
 1464              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH999, 0x0ffff7e7
 1465              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1000, 0x0ffff7e8
 1466              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1001, 0x0ffff7e9
 1467              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1002, 0x0ffff7ea
 1468              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1003, 0x0ffff7eb
 1469              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1004, 0x0ffff7ec
 1470              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1005, 0x0ffff7ed
 1471              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1006, 0x0ffff7ee
 1472              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1007, 0x0ffff7ef
 1473              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1008, 0x0ffff7f0
 1474              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1009, 0x0ffff7f1
 1475              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1010, 0x0ffff7f2
 1476              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1011, 0x0ffff7f3
 1477              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1012, 0x0ffff7f4
 1478              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1013, 0x0ffff7f5
 1479              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1014, 0x0ffff7f6
 1480              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1015, 0x0ffff7f7
 1481              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1016, 0x0ffff7f8
 1482              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1017, 0x0ffff7f9
 1483              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1018, 0x0ffff7fa
 1484              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1019, 0x0ffff7fb
 1485              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1020, 0x0ffff7fc
 1486              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1021, 0x0ffff7fd
 1487              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1022, 0x0ffff7fe
 1488              	.set CYREG_SFLASH_MACRO_0_FREE_SFLASH1023, 0x0ffff7ff
 1489              	.set CYREG_SFLASH_ALT_PROT_ROW0, 0x0ffff800
 1490              	.set CYREG_SFLASH_ALT_PROT_ROW1, 0x0ffff801
 1491              	.set CYREG_SFLASH_ALT_PROT_ROW2, 0x0ffff802
 1492              	.set CYREG_SFLASH_ALT_PROT_ROW3, 0x0ffff803
 1493              	.set CYREG_SFLASH_ALT_PROT_ROW4, 0x0ffff804
 1494              	.set CYREG_SFLASH_ALT_PROT_ROW5, 0x0ffff805
 1495              	.set CYREG_SFLASH_ALT_PROT_ROW6, 0x0ffff806
 1496              	.set CYREG_SFLASH_ALT_PROT_ROW7, 0x0ffff807
 1497              	.set CYREG_SFLASH_ALT_PROT_ROW8, 0x0ffff808
 1498              	.set CYREG_SFLASH_ALT_PROT_ROW9, 0x0ffff809
 1499              	.set CYREG_SFLASH_ALT_PROT_ROW10, 0x0ffff80a
 1500              	.set CYREG_SFLASH_ALT_PROT_ROW11, 0x0ffff80b
 1501              	.set CYREG_SFLASH_ALT_PROT_ROW12, 0x0ffff80c
 1502              	.set CYREG_SFLASH_ALT_PROT_ROW13, 0x0ffff80d
 1503              	.set CYREG_SFLASH_ALT_PROT_ROW14, 0x0ffff80e
 1504              	.set CYREG_SFLASH_ALT_PROT_ROW15, 0x0ffff80f
 1505              	.set CYREG_SFLASH_ALT_PROT_ROW16, 0x0ffff810
 1506              	.set CYREG_SFLASH_ALT_PROT_ROW17, 0x0ffff811
 1507              	.set CYREG_SFLASH_ALT_PROT_ROW18, 0x0ffff812
 1508              	.set CYREG_SFLASH_ALT_PROT_ROW19, 0x0ffff813
 1509              	.set CYREG_SFLASH_ALT_PROT_ROW20, 0x0ffff814
 1510              	.set CYREG_SFLASH_ALT_PROT_ROW21, 0x0ffff815
 1511              	.set CYREG_SFLASH_ALT_PROT_ROW22, 0x0ffff816
 1512              	.set CYREG_SFLASH_ALT_PROT_ROW23, 0x0ffff817
 1513              	.set CYREG_SFLASH_ALT_PROT_ROW24, 0x0ffff818
 1514              	.set CYREG_SFLASH_ALT_PROT_ROW25, 0x0ffff819
 1515              	.set CYREG_SFLASH_ALT_PROT_ROW26, 0x0ffff81a
 1516              	.set CYREG_SFLASH_ALT_PROT_ROW27, 0x0ffff81b
 1517              	.set CYREG_SFLASH_ALT_PROT_ROW28, 0x0ffff81c
 1518              	.set CYREG_SFLASH_ALT_PROT_ROW29, 0x0ffff81d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 28


 1519              	.set CYREG_SFLASH_ALT_PROT_ROW30, 0x0ffff81e
 1520              	.set CYREG_SFLASH_ALT_PROT_ROW31, 0x0ffff81f
 1521              	.set CYREG_SFLASH_ALT_PROT_ROW32, 0x0ffff820
 1522              	.set CYREG_SFLASH_ALT_PROT_ROW33, 0x0ffff821
 1523              	.set CYREG_SFLASH_ALT_PROT_ROW34, 0x0ffff822
 1524              	.set CYREG_SFLASH_ALT_PROT_ROW35, 0x0ffff823
 1525              	.set CYREG_SFLASH_ALT_PROT_ROW36, 0x0ffff824
 1526              	.set CYREG_SFLASH_ALT_PROT_ROW37, 0x0ffff825
 1527              	.set CYREG_SFLASH_ALT_PROT_ROW38, 0x0ffff826
 1528              	.set CYREG_SFLASH_ALT_PROT_ROW39, 0x0ffff827
 1529              	.set CYREG_SFLASH_ALT_PROT_ROW40, 0x0ffff828
 1530              	.set CYREG_SFLASH_ALT_PROT_ROW41, 0x0ffff829
 1531              	.set CYREG_SFLASH_ALT_PROT_ROW42, 0x0ffff82a
 1532              	.set CYREG_SFLASH_ALT_PROT_ROW43, 0x0ffff82b
 1533              	.set CYREG_SFLASH_ALT_PROT_ROW44, 0x0ffff82c
 1534              	.set CYREG_SFLASH_ALT_PROT_ROW45, 0x0ffff82d
 1535              	.set CYREG_SFLASH_ALT_PROT_ROW46, 0x0ffff82e
 1536              	.set CYREG_SFLASH_ALT_PROT_ROW47, 0x0ffff82f
 1537              	.set CYREG_SFLASH_ALT_PROT_ROW48, 0x0ffff830
 1538              	.set CYREG_SFLASH_ALT_PROT_ROW49, 0x0ffff831
 1539              	.set CYREG_SFLASH_ALT_PROT_ROW50, 0x0ffff832
 1540              	.set CYREG_SFLASH_ALT_PROT_ROW51, 0x0ffff833
 1541              	.set CYREG_SFLASH_ALT_PROT_ROW52, 0x0ffff834
 1542              	.set CYREG_SFLASH_ALT_PROT_ROW53, 0x0ffff835
 1543              	.set CYREG_SFLASH_ALT_PROT_ROW54, 0x0ffff836
 1544              	.set CYREG_SFLASH_ALT_PROT_ROW55, 0x0ffff837
 1545              	.set CYREG_SFLASH_ALT_PROT_ROW56, 0x0ffff838
 1546              	.set CYREG_SFLASH_ALT_PROT_ROW57, 0x0ffff839
 1547              	.set CYREG_SFLASH_ALT_PROT_ROW58, 0x0ffff83a
 1548              	.set CYREG_SFLASH_ALT_PROT_ROW59, 0x0ffff83b
 1549              	.set CYREG_SFLASH_ALT_PROT_ROW60, 0x0ffff83c
 1550              	.set CYREG_SFLASH_ALT_PROT_ROW61, 0x0ffff83d
 1551              	.set CYREG_SFLASH_ALT_PROT_ROW62, 0x0ffff83e
 1552              	.set CYREG_SFLASH_ALT_PROT_ROW63, 0x0ffff83f
 1553              	.set CYREG_SFLASH_ALT_PROT_ROW64, 0x0ffff840
 1554              	.set CYREG_SFLASH_ALT_PROT_ROW65, 0x0ffff841
 1555              	.set CYREG_SFLASH_ALT_PROT_ROW66, 0x0ffff842
 1556              	.set CYREG_SFLASH_ALT_PROT_ROW67, 0x0ffff843
 1557              	.set CYREG_SFLASH_ALT_PROT_ROW68, 0x0ffff844
 1558              	.set CYREG_SFLASH_ALT_PROT_ROW69, 0x0ffff845
 1559              	.set CYREG_SFLASH_ALT_PROT_ROW70, 0x0ffff846
 1560              	.set CYREG_SFLASH_ALT_PROT_ROW71, 0x0ffff847
 1561              	.set CYREG_SFLASH_ALT_PROT_ROW72, 0x0ffff848
 1562              	.set CYREG_SFLASH_ALT_PROT_ROW73, 0x0ffff849
 1563              	.set CYREG_SFLASH_ALT_PROT_ROW74, 0x0ffff84a
 1564              	.set CYREG_SFLASH_ALT_PROT_ROW75, 0x0ffff84b
 1565              	.set CYREG_SFLASH_ALT_PROT_ROW76, 0x0ffff84c
 1566              	.set CYREG_SFLASH_ALT_PROT_ROW77, 0x0ffff84d
 1567              	.set CYREG_SFLASH_ALT_PROT_ROW78, 0x0ffff84e
 1568              	.set CYREG_SFLASH_ALT_PROT_ROW79, 0x0ffff84f
 1569              	.set CYREG_SFLASH_ALT_PROT_ROW80, 0x0ffff850
 1570              	.set CYREG_SFLASH_ALT_PROT_ROW81, 0x0ffff851
 1571              	.set CYREG_SFLASH_ALT_PROT_ROW82, 0x0ffff852
 1572              	.set CYREG_SFLASH_ALT_PROT_ROW83, 0x0ffff853
 1573              	.set CYREG_SFLASH_ALT_PROT_ROW84, 0x0ffff854
 1574              	.set CYREG_SFLASH_ALT_PROT_ROW85, 0x0ffff855
 1575              	.set CYREG_SFLASH_ALT_PROT_ROW86, 0x0ffff856
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 29


 1576              	.set CYREG_SFLASH_ALT_PROT_ROW87, 0x0ffff857
 1577              	.set CYREG_SFLASH_ALT_PROT_ROW88, 0x0ffff858
 1578              	.set CYREG_SFLASH_ALT_PROT_ROW89, 0x0ffff859
 1579              	.set CYREG_SFLASH_ALT_PROT_ROW90, 0x0ffff85a
 1580              	.set CYREG_SFLASH_ALT_PROT_ROW91, 0x0ffff85b
 1581              	.set CYREG_SFLASH_ALT_PROT_ROW92, 0x0ffff85c
 1582              	.set CYREG_SFLASH_ALT_PROT_ROW93, 0x0ffff85d
 1583              	.set CYREG_SFLASH_ALT_PROT_ROW94, 0x0ffff85e
 1584              	.set CYREG_SFLASH_ALT_PROT_ROW95, 0x0ffff85f
 1585              	.set CYREG_SFLASH_ALT_PROT_ROW96, 0x0ffff860
 1586              	.set CYREG_SFLASH_ALT_PROT_ROW97, 0x0ffff861
 1587              	.set CYREG_SFLASH_ALT_PROT_ROW98, 0x0ffff862
 1588              	.set CYREG_SFLASH_ALT_PROT_ROW99, 0x0ffff863
 1589              	.set CYREG_SFLASH_ALT_PROT_ROW100, 0x0ffff864
 1590              	.set CYREG_SFLASH_ALT_PROT_ROW101, 0x0ffff865
 1591              	.set CYREG_SFLASH_ALT_PROT_ROW102, 0x0ffff866
 1592              	.set CYREG_SFLASH_ALT_PROT_ROW103, 0x0ffff867
 1593              	.set CYREG_SFLASH_ALT_PROT_ROW104, 0x0ffff868
 1594              	.set CYREG_SFLASH_ALT_PROT_ROW105, 0x0ffff869
 1595              	.set CYREG_SFLASH_ALT_PROT_ROW106, 0x0ffff86a
 1596              	.set CYREG_SFLASH_ALT_PROT_ROW107, 0x0ffff86b
 1597              	.set CYREG_SFLASH_ALT_PROT_ROW108, 0x0ffff86c
 1598              	.set CYREG_SFLASH_ALT_PROT_ROW109, 0x0ffff86d
 1599              	.set CYREG_SFLASH_ALT_PROT_ROW110, 0x0ffff86e
 1600              	.set CYREG_SFLASH_ALT_PROT_ROW111, 0x0ffff86f
 1601              	.set CYREG_SFLASH_ALT_PROT_ROW112, 0x0ffff870
 1602              	.set CYREG_SFLASH_ALT_PROT_ROW113, 0x0ffff871
 1603              	.set CYREG_SFLASH_ALT_PROT_ROW114, 0x0ffff872
 1604              	.set CYREG_SFLASH_ALT_PROT_ROW115, 0x0ffff873
 1605              	.set CYREG_SFLASH_ALT_PROT_ROW116, 0x0ffff874
 1606              	.set CYREG_SFLASH_ALT_PROT_ROW117, 0x0ffff875
 1607              	.set CYREG_SFLASH_ALT_PROT_ROW118, 0x0ffff876
 1608              	.set CYREG_SFLASH_ALT_PROT_ROW119, 0x0ffff877
 1609              	.set CYREG_SFLASH_ALT_PROT_ROW120, 0x0ffff878
 1610              	.set CYREG_SFLASH_ALT_PROT_ROW121, 0x0ffff879
 1611              	.set CYREG_SFLASH_ALT_PROT_ROW122, 0x0ffff87a
 1612              	.set CYREG_SFLASH_ALT_PROT_ROW123, 0x0ffff87b
 1613              	.set CYREG_SFLASH_ALT_PROT_ROW124, 0x0ffff87c
 1614              	.set CYREG_SFLASH_ALT_PROT_ROW125, 0x0ffff87d
 1615              	.set CYREG_SFLASH_ALT_PROT_ROW126, 0x0ffff87e
 1616              	.set CYREG_SFLASH_ALT_PROT_ROW127, 0x0ffff87f
 1617              	.set CYREG_SFLASH_ALT_PROT_ROW128, 0x0ffff880
 1618              	.set CYREG_SFLASH_ALT_PROT_ROW129, 0x0ffff881
 1619              	.set CYREG_SFLASH_ALT_PROT_ROW130, 0x0ffff882
 1620              	.set CYREG_SFLASH_ALT_PROT_ROW131, 0x0ffff883
 1621              	.set CYREG_SFLASH_ALT_PROT_ROW132, 0x0ffff884
 1622              	.set CYREG_SFLASH_ALT_PROT_ROW133, 0x0ffff885
 1623              	.set CYREG_SFLASH_ALT_PROT_ROW134, 0x0ffff886
 1624              	.set CYREG_SFLASH_ALT_PROT_ROW135, 0x0ffff887
 1625              	.set CYREG_SFLASH_ALT_PROT_ROW136, 0x0ffff888
 1626              	.set CYREG_SFLASH_ALT_PROT_ROW137, 0x0ffff889
 1627              	.set CYREG_SFLASH_ALT_PROT_ROW138, 0x0ffff88a
 1628              	.set CYREG_SFLASH_ALT_PROT_ROW139, 0x0ffff88b
 1629              	.set CYREG_SFLASH_ALT_PROT_ROW140, 0x0ffff88c
 1630              	.set CYREG_SFLASH_ALT_PROT_ROW141, 0x0ffff88d
 1631              	.set CYREG_SFLASH_ALT_PROT_ROW142, 0x0ffff88e
 1632              	.set CYREG_SFLASH_ALT_PROT_ROW143, 0x0ffff88f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 30


 1633              	.set CYREG_SFLASH_ALT_PROT_ROW144, 0x0ffff890
 1634              	.set CYREG_SFLASH_ALT_PROT_ROW145, 0x0ffff891
 1635              	.set CYREG_SFLASH_ALT_PROT_ROW146, 0x0ffff892
 1636              	.set CYREG_SFLASH_ALT_PROT_ROW147, 0x0ffff893
 1637              	.set CYREG_SFLASH_ALT_PROT_ROW148, 0x0ffff894
 1638              	.set CYREG_SFLASH_ALT_PROT_ROW149, 0x0ffff895
 1639              	.set CYREG_SFLASH_ALT_PROT_ROW150, 0x0ffff896
 1640              	.set CYREG_SFLASH_ALT_PROT_ROW151, 0x0ffff897
 1641              	.set CYREG_SFLASH_ALT_PROT_ROW152, 0x0ffff898
 1642              	.set CYREG_SFLASH_ALT_PROT_ROW153, 0x0ffff899
 1643              	.set CYREG_SFLASH_ALT_PROT_ROW154, 0x0ffff89a
 1644              	.set CYREG_SFLASH_ALT_PROT_ROW155, 0x0ffff89b
 1645              	.set CYREG_SFLASH_ALT_PROT_ROW156, 0x0ffff89c
 1646              	.set CYREG_SFLASH_ALT_PROT_ROW157, 0x0ffff89d
 1647              	.set CYREG_SFLASH_ALT_PROT_ROW158, 0x0ffff89e
 1648              	.set CYREG_SFLASH_ALT_PROT_ROW159, 0x0ffff89f
 1649              	.set CYREG_SFLASH_ALT_PROT_ROW160, 0x0ffff8a0
 1650              	.set CYREG_SFLASH_ALT_PROT_ROW161, 0x0ffff8a1
 1651              	.set CYREG_SFLASH_ALT_PROT_ROW162, 0x0ffff8a2
 1652              	.set CYREG_SFLASH_ALT_PROT_ROW163, 0x0ffff8a3
 1653              	.set CYREG_SFLASH_ALT_PROT_ROW164, 0x0ffff8a4
 1654              	.set CYREG_SFLASH_ALT_PROT_ROW165, 0x0ffff8a5
 1655              	.set CYREG_SFLASH_ALT_PROT_ROW166, 0x0ffff8a6
 1656              	.set CYREG_SFLASH_ALT_PROT_ROW167, 0x0ffff8a7
 1657              	.set CYREG_SFLASH_ALT_PROT_ROW168, 0x0ffff8a8
 1658              	.set CYREG_SFLASH_ALT_PROT_ROW169, 0x0ffff8a9
 1659              	.set CYREG_SFLASH_ALT_PROT_ROW170, 0x0ffff8aa
 1660              	.set CYREG_SFLASH_ALT_PROT_ROW171, 0x0ffff8ab
 1661              	.set CYREG_SFLASH_ALT_PROT_ROW172, 0x0ffff8ac
 1662              	.set CYREG_SFLASH_ALT_PROT_ROW173, 0x0ffff8ad
 1663              	.set CYREG_SFLASH_ALT_PROT_ROW174, 0x0ffff8ae
 1664              	.set CYREG_SFLASH_ALT_PROT_ROW175, 0x0ffff8af
 1665              	.set CYREG_SFLASH_ALT_PROT_ROW176, 0x0ffff8b0
 1666              	.set CYREG_SFLASH_ALT_PROT_ROW177, 0x0ffff8b1
 1667              	.set CYREG_SFLASH_ALT_PROT_ROW178, 0x0ffff8b2
 1668              	.set CYREG_SFLASH_ALT_PROT_ROW179, 0x0ffff8b3
 1669              	.set CYREG_SFLASH_ALT_PROT_ROW180, 0x0ffff8b4
 1670              	.set CYREG_SFLASH_ALT_PROT_ROW181, 0x0ffff8b5
 1671              	.set CYREG_SFLASH_ALT_PROT_ROW182, 0x0ffff8b6
 1672              	.set CYREG_SFLASH_ALT_PROT_ROW183, 0x0ffff8b7
 1673              	.set CYREG_SFLASH_ALT_PROT_ROW184, 0x0ffff8b8
 1674              	.set CYREG_SFLASH_ALT_PROT_ROW185, 0x0ffff8b9
 1675              	.set CYREG_SFLASH_ALT_PROT_ROW186, 0x0ffff8ba
 1676              	.set CYREG_SFLASH_ALT_PROT_ROW187, 0x0ffff8bb
 1677              	.set CYREG_SFLASH_ALT_PROT_ROW188, 0x0ffff8bc
 1678              	.set CYREG_SFLASH_ALT_PROT_ROW189, 0x0ffff8bd
 1679              	.set CYREG_SFLASH_ALT_PROT_ROW190, 0x0ffff8be
 1680              	.set CYREG_SFLASH_ALT_PROT_ROW191, 0x0ffff8bf
 1681              	.set CYREG_SFLASH_ALT_PROT_ROW192, 0x0ffff8c0
 1682              	.set CYREG_SFLASH_ALT_PROT_ROW193, 0x0ffff8c1
 1683              	.set CYREG_SFLASH_ALT_PROT_ROW194, 0x0ffff8c2
 1684              	.set CYREG_SFLASH_ALT_PROT_ROW195, 0x0ffff8c3
 1685              	.set CYREG_SFLASH_ALT_PROT_ROW196, 0x0ffff8c4
 1686              	.set CYREG_SFLASH_ALT_PROT_ROW197, 0x0ffff8c5
 1687              	.set CYREG_SFLASH_ALT_PROT_ROW198, 0x0ffff8c6
 1688              	.set CYREG_SFLASH_ALT_PROT_ROW199, 0x0ffff8c7
 1689              	.set CYREG_SFLASH_ALT_PROT_ROW200, 0x0ffff8c8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 31


 1690              	.set CYREG_SFLASH_ALT_PROT_ROW201, 0x0ffff8c9
 1691              	.set CYREG_SFLASH_ALT_PROT_ROW202, 0x0ffff8ca
 1692              	.set CYREG_SFLASH_ALT_PROT_ROW203, 0x0ffff8cb
 1693              	.set CYREG_SFLASH_ALT_PROT_ROW204, 0x0ffff8cc
 1694              	.set CYREG_SFLASH_ALT_PROT_ROW205, 0x0ffff8cd
 1695              	.set CYREG_SFLASH_ALT_PROT_ROW206, 0x0ffff8ce
 1696              	.set CYREG_SFLASH_ALT_PROT_ROW207, 0x0ffff8cf
 1697              	.set CYREG_SFLASH_ALT_PROT_ROW208, 0x0ffff8d0
 1698              	.set CYREG_SFLASH_ALT_PROT_ROW209, 0x0ffff8d1
 1699              	.set CYREG_SFLASH_ALT_PROT_ROW210, 0x0ffff8d2
 1700              	.set CYREG_SFLASH_ALT_PROT_ROW211, 0x0ffff8d3
 1701              	.set CYREG_SFLASH_ALT_PROT_ROW212, 0x0ffff8d4
 1702              	.set CYREG_SFLASH_ALT_PROT_ROW213, 0x0ffff8d5
 1703              	.set CYREG_SFLASH_ALT_PROT_ROW214, 0x0ffff8d6
 1704              	.set CYREG_SFLASH_ALT_PROT_ROW215, 0x0ffff8d7
 1705              	.set CYREG_SFLASH_ALT_PROT_ROW216, 0x0ffff8d8
 1706              	.set CYREG_SFLASH_ALT_PROT_ROW217, 0x0ffff8d9
 1707              	.set CYREG_SFLASH_ALT_PROT_ROW218, 0x0ffff8da
 1708              	.set CYREG_SFLASH_ALT_PROT_ROW219, 0x0ffff8db
 1709              	.set CYREG_SFLASH_ALT_PROT_ROW220, 0x0ffff8dc
 1710              	.set CYREG_SFLASH_ALT_PROT_ROW221, 0x0ffff8dd
 1711              	.set CYREG_SFLASH_ALT_PROT_ROW222, 0x0ffff8de
 1712              	.set CYREG_SFLASH_ALT_PROT_ROW223, 0x0ffff8df
 1713              	.set CYREG_SFLASH_ALT_PROT_ROW224, 0x0ffff8e0
 1714              	.set CYREG_SFLASH_ALT_PROT_ROW225, 0x0ffff8e1
 1715              	.set CYREG_SFLASH_ALT_PROT_ROW226, 0x0ffff8e2
 1716              	.set CYREG_SFLASH_ALT_PROT_ROW227, 0x0ffff8e3
 1717              	.set CYREG_SFLASH_ALT_PROT_ROW228, 0x0ffff8e4
 1718              	.set CYREG_SFLASH_ALT_PROT_ROW229, 0x0ffff8e5
 1719              	.set CYREG_SFLASH_ALT_PROT_ROW230, 0x0ffff8e6
 1720              	.set CYREG_SFLASH_ALT_PROT_ROW231, 0x0ffff8e7
 1721              	.set CYREG_SFLASH_ALT_PROT_ROW232, 0x0ffff8e8
 1722              	.set CYREG_SFLASH_ALT_PROT_ROW233, 0x0ffff8e9
 1723              	.set CYREG_SFLASH_ALT_PROT_ROW234, 0x0ffff8ea
 1724              	.set CYREG_SFLASH_ALT_PROT_ROW235, 0x0ffff8eb
 1725              	.set CYREG_SFLASH_ALT_PROT_ROW236, 0x0ffff8ec
 1726              	.set CYREG_SFLASH_ALT_PROT_ROW237, 0x0ffff8ed
 1727              	.set CYREG_SFLASH_ALT_PROT_ROW238, 0x0ffff8ee
 1728              	.set CYREG_SFLASH_ALT_PROT_ROW239, 0x0ffff8ef
 1729              	.set CYREG_SFLASH_ALT_PROT_ROW240, 0x0ffff8f0
 1730              	.set CYREG_SFLASH_ALT_PROT_ROW241, 0x0ffff8f1
 1731              	.set CYREG_SFLASH_ALT_PROT_ROW242, 0x0ffff8f2
 1732              	.set CYREG_SFLASH_ALT_PROT_ROW243, 0x0ffff8f3
 1733              	.set CYREG_SFLASH_ALT_PROT_ROW244, 0x0ffff8f4
 1734              	.set CYREG_SFLASH_ALT_PROT_ROW245, 0x0ffff8f5
 1735              	.set CYREG_SFLASH_ALT_PROT_ROW246, 0x0ffff8f6
 1736              	.set CYREG_SFLASH_ALT_PROT_ROW247, 0x0ffff8f7
 1737              	.set CYREG_SFLASH_ALT_PROT_ROW248, 0x0ffff8f8
 1738              	.set CYREG_SFLASH_ALT_PROT_ROW249, 0x0ffff8f9
 1739              	.set CYREG_SFLASH_ALT_PROT_ROW250, 0x0ffff8fa
 1740              	.set CYREG_SFLASH_ALT_PROT_ROW251, 0x0ffff8fb
 1741              	.set CYREG_SFLASH_ALT_PROT_ROW252, 0x0ffff8fc
 1742              	.set CYREG_SFLASH_ALT_PROT_ROW253, 0x0ffff8fd
 1743              	.set CYREG_SFLASH_ALT_PROT_ROW254, 0x0ffff8fe
 1744              	.set CYREG_SFLASH_ALT_PROT_ROW255, 0x0ffff8ff
 1745              	.set CYREG_SFLASH_ALT_PP, 0x0ffffb20
 1746              	.set CYREG_SFLASH_ALT_E, 0x0ffffb24
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 32


 1747              	.set CYREG_SFLASH_ALT_P, 0x0ffffb28
 1748              	.set CYREG_SFLASH_ALT_EA_E, 0x0ffffb2c
 1749              	.set CYREG_SFLASH_ALT_EA_P, 0x0ffffb30
 1750              	.set CYREG_SFLASH_ALT_ES_E, 0x0ffffb34
 1751              	.set CYREG_SFLASH_ALT_ES_P_EO, 0x0ffffb38
 1752              	.set CYREG_SFLASH_ALT_E_VCTAT, 0x0ffffb3c
 1753              	.set CYREG_SFLASH_ALT_P_VCTAT, 0x0ffffb3d
 1754              	.set CYDEV_ROM_BASE, 0x10000000
 1755              	.set CYDEV_ROM_SIZE, 0x00002000
 1756              	.set CYREG_ROM_DATA_MBASE, 0x10000000
 1757              	.set CYREG_ROM_DATA_MSIZE, 0x00002000
 1758              	.set CYDEV_SRAM_BASE, 0x20000000
 1759              	.set CYDEV_SRAM_SIZE, 0x00008000
 1760              	.set CYREG_SRAM_DATA_MBASE, 0x20000000
 1761              	.set CYREG_SRAM_DATA_MSIZE, 0x00008000
 1762              	.set CYDEV_PERI_BASE, 0x40010000
 1763              	.set CYDEV_PERI_SIZE, 0x00010000
 1764              	.set CYREG_PERI_DIV_CMD, 0x40010000
 1765              	.set CYFLD_PERI_SEL_DIV__OFFSET, 0x00000000
 1766              	.set CYFLD_PERI_SEL_DIV__SIZE, 0x00000006
 1767              	.set CYFLD_PERI_SEL_TYPE__OFFSET, 0x00000006
 1768              	.set CYFLD_PERI_SEL_TYPE__SIZE, 0x00000002
 1769              	.set CYFLD_PERI_PA_SEL_DIV__OFFSET, 0x00000008
 1770              	.set CYFLD_PERI_PA_SEL_DIV__SIZE, 0x00000006
 1771              	.set CYFLD_PERI_PA_SEL_TYPE__OFFSET, 0x0000000e
 1772              	.set CYFLD_PERI_PA_SEL_TYPE__SIZE, 0x00000002
 1773              	.set CYFLD_PERI_DISABLE__OFFSET, 0x0000001e
 1774              	.set CYFLD_PERI_DISABLE__SIZE, 0x00000001
 1775              	.set CYFLD_PERI_ENABLE__OFFSET, 0x0000001f
 1776              	.set CYFLD_PERI_ENABLE__SIZE, 0x00000001
 1777              	.set CYREG_PERI_PCLK_CTL0, 0x40010100
 1778              	.set CYREG_PERI_PCLK_CTL1, 0x40010104
 1779              	.set CYREG_PERI_PCLK_CTL2, 0x40010108
 1780              	.set CYREG_PERI_PCLK_CTL3, 0x4001010c
 1781              	.set CYREG_PERI_PCLK_CTL4, 0x40010110
 1782              	.set CYREG_PERI_PCLK_CTL5, 0x40010114
 1783              	.set CYREG_PERI_PCLK_CTL6, 0x40010118
 1784              	.set CYREG_PERI_PCLK_CTL7, 0x4001011c
 1785              	.set CYREG_PERI_PCLK_CTL8, 0x40010120
 1786              	.set CYREG_PERI_PCLK_CTL9, 0x40010124
 1787              	.set CYREG_PERI_PCLK_CTL10, 0x40010128
 1788              	.set CYREG_PERI_PCLK_CTL11, 0x4001012c
 1789              	.set CYREG_PERI_PCLK_CTL12, 0x40010130
 1790              	.set CYREG_PERI_PCLK_CTL13, 0x40010134
 1791              	.set CYREG_PERI_PCLK_CTL14, 0x40010138
 1792              	.set CYREG_PERI_PCLK_CTL15, 0x4001013c
 1793              	.set CYREG_PERI_PCLK_CTL16, 0x40010140
 1794              	.set CYREG_PERI_PCLK_CTL17, 0x40010144
 1795              	.set CYREG_PERI_PCLK_CTL18, 0x40010148
 1796              	.set CYREG_PERI_PCLK_CTL19, 0x4001014c
 1797              	.set CYREG_PERI_PCLK_CTL20, 0x40010150
 1798              	.set CYREG_PERI_PCLK_CTL21, 0x40010154
 1799              	.set CYREG_PERI_PCLK_CTL22, 0x40010158
 1800              	.set CYREG_PERI_PCLK_CTL23, 0x4001015c
 1801              	.set CYREG_PERI_PCLK_CTL24, 0x40010160
 1802              	.set CYREG_PERI_DIV_16_CTL0, 0x40010300
 1803              	.set CYFLD_PERI_EN__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 33


 1804              	.set CYFLD_PERI_EN__SIZE, 0x00000001
 1805              	.set CYFLD_PERI_INT16_DIV__OFFSET, 0x00000008
 1806              	.set CYFLD_PERI_INT16_DIV__SIZE, 0x00000010
 1807              	.set CYREG_PERI_DIV_16_CTL1, 0x40010304
 1808              	.set CYREG_PERI_DIV_16_CTL2, 0x40010308
 1809              	.set CYREG_PERI_DIV_16_CTL3, 0x4001030c
 1810              	.set CYREG_PERI_DIV_16_CTL4, 0x40010310
 1811              	.set CYREG_PERI_DIV_16_CTL5, 0x40010314
 1812              	.set CYREG_PERI_DIV_16_CTL6, 0x40010318
 1813              	.set CYREG_PERI_DIV_16_CTL7, 0x4001031c
 1814              	.set CYREG_PERI_DIV_16_CTL8, 0x40010320
 1815              	.set CYREG_PERI_DIV_16_CTL9, 0x40010324
 1816              	.set CYREG_PERI_DIV_16_CTL10, 0x40010328
 1817              	.set CYREG_PERI_DIV_16_CTL11, 0x4001032c
 1818              	.set CYREG_PERI_DIV_16_CTL12, 0x40010330
 1819              	.set CYREG_PERI_DIV_16_CTL13, 0x40010334
 1820              	.set CYREG_PERI_DIV_16_CTL14, 0x40010338
 1821              	.set CYREG_PERI_DIV_16_CTL15, 0x4001033c
 1822              	.set CYREG_PERI_DIV_16_5_CTL0, 0x40010400
 1823              	.set CYFLD_PERI_FRAC5_DIV__OFFSET, 0x00000003
 1824              	.set CYFLD_PERI_FRAC5_DIV__SIZE, 0x00000005
 1825              	.set CYREG_PERI_DIV_16_5_CTL1, 0x40010404
 1826              	.set CYREG_PERI_DIV_16_5_CTL2, 0x40010408
 1827              	.set CYREG_PERI_DIV_16_5_CTL3, 0x4001040c
 1828              	.set CYREG_PERI_DIV_24_5_CTL, 0x40010500
 1829              	.set CYFLD_PERI_INT24_DIV__OFFSET, 0x00000008
 1830              	.set CYFLD_PERI_INT24_DIV__SIZE, 0x00000018
 1831              	.set CYREG_PERI_TR_CTL, 0x40010600
 1832              	.set CYFLD_PERI_TR_SEL__OFFSET, 0x00000000
 1833              	.set CYFLD_PERI_TR_SEL__SIZE, 0x00000007
 1834              	.set CYFLD_PERI_TR_GROUP__OFFSET, 0x00000008
 1835              	.set CYFLD_PERI_TR_GROUP__SIZE, 0x00000004
 1836              	.set CYFLD_PERI_TR_COUNT__OFFSET, 0x00000010
 1837              	.set CYFLD_PERI_TR_COUNT__SIZE, 0x00000008
 1838              	.set CYFLD_PERI_TR_OUT__OFFSET, 0x0000001e
 1839              	.set CYFLD_PERI_TR_OUT__SIZE, 0x00000001
 1840              	.set CYFLD_PERI_TR_ACT__OFFSET, 0x0000001f
 1841              	.set CYFLD_PERI_TR_ACT__SIZE, 0x00000001
 1842              	.set CYDEV_PERI_TR_GROUP0_BASE, 0x40012000
 1843              	.set CYDEV_PERI_TR_GROUP0_SIZE, 0x00000200
 1844              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL0, 0x40012000
 1845              	.set CYFLD_PERI_TR_GROUP_SEL__OFFSET, 0x00000000
 1846              	.set CYFLD_PERI_TR_GROUP_SEL__SIZE, 0x00000006
 1847              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL1, 0x40012004
 1848              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL2, 0x40012008
 1849              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL3, 0x4001200c
 1850              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL4, 0x40012010
 1851              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL5, 0x40012014
 1852              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL6, 0x40012018
 1853              	.set CYREG_PERI_TR_GROUP0_TR_OUT_CTL7, 0x4001201c
 1854              	.set CYDEV_PERI_TR_GROUP1_BASE, 0x40012200
 1855              	.set CYDEV_PERI_TR_GROUP1_SIZE, 0x00000200
 1856              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL0, 0x40012200
 1857              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL1, 0x40012204
 1858              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL2, 0x40012208
 1859              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL3, 0x4001220c
 1860              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL4, 0x40012210
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 34


 1861              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL5, 0x40012214
 1862              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL6, 0x40012218
 1863              	.set CYREG_PERI_TR_GROUP1_TR_OUT_CTL7, 0x4001221c
 1864              	.set CYDEV_PERI_TR_GROUP2_BASE, 0x40012400
 1865              	.set CYDEV_PERI_TR_GROUP2_SIZE, 0x00000200
 1866              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL0, 0x40012400
 1867              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL1, 0x40012404
 1868              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL2, 0x40012408
 1869              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL3, 0x4001240c
 1870              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL4, 0x40012410
 1871              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL5, 0x40012414
 1872              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL6, 0x40012418
 1873              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL7, 0x4001241c
 1874              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL8, 0x40012420
 1875              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL9, 0x40012424
 1876              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL10, 0x40012428
 1877              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL11, 0x4001242c
 1878              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL12, 0x40012430
 1879              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL13, 0x40012434
 1880              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL14, 0x40012438
 1881              	.set CYREG_PERI_TR_GROUP2_TR_OUT_CTL15, 0x4001243c
 1882              	.set CYDEV_PERI_TR_GROUP3_BASE, 0x40012600
 1883              	.set CYDEV_PERI_TR_GROUP3_SIZE, 0x00000200
 1884              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL0, 0x40012600
 1885              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL1, 0x40012604
 1886              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL2, 0x40012608
 1887              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL3, 0x4001260c
 1888              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL4, 0x40012610
 1889              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL5, 0x40012614
 1890              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL6, 0x40012618
 1891              	.set CYREG_PERI_TR_GROUP3_TR_OUT_CTL7, 0x4001261c
 1892              	.set CYDEV_HSIOM_BASE, 0x40020000
 1893              	.set CYDEV_HSIOM_SIZE, 0x00004000
 1894              	.set CYREG_HSIOM_PORT_SEL0, 0x40020000
 1895              	.set CYFLD_HSIOM_IO0_SEL__OFFSET, 0x00000000
 1896              	.set CYFLD_HSIOM_IO0_SEL__SIZE, 0x00000004
 1897              	.set CYVAL_HSIOM_IO0_SEL_GPIO, 0x00000000
 1898              	.set CYVAL_HSIOM_IO0_SEL_GPIO_DSI, 0x00000001
 1899              	.set CYVAL_HSIOM_IO0_SEL_DSI_DSI, 0x00000002
 1900              	.set CYVAL_HSIOM_IO0_SEL_DSI_GPIO, 0x00000003
 1901              	.set CYVAL_HSIOM_IO0_SEL_CSD_SENSE, 0x00000004
 1902              	.set CYVAL_HSIOM_IO0_SEL_CSD_SHIELD, 0x00000005
 1903              	.set CYVAL_HSIOM_IO0_SEL_AMUXA, 0x00000006
 1904              	.set CYVAL_HSIOM_IO0_SEL_AMUXB, 0x00000007
 1905              	.set CYVAL_HSIOM_IO0_SEL_ACT_0, 0x00000008
 1906              	.set CYVAL_HSIOM_IO0_SEL_ACT_1, 0x00000009
 1907              	.set CYVAL_HSIOM_IO0_SEL_ACT_2, 0x0000000a
 1908              	.set CYVAL_HSIOM_IO0_SEL_ACT_3, 0x0000000b
 1909              	.set CYVAL_HSIOM_IO0_SEL_LCD_COM, 0x0000000c
 1910              	.set CYVAL_HSIOM_IO0_SEL_LCD_SEG, 0x0000000d
 1911              	.set CYVAL_HSIOM_IO0_SEL_DS_0, 0x0000000c
 1912              	.set CYVAL_HSIOM_IO0_SEL_DS_1, 0x0000000d
 1913              	.set CYVAL_HSIOM_IO0_SEL_DS_2, 0x0000000e
 1914              	.set CYVAL_HSIOM_IO0_SEL_DS_3, 0x0000000f
 1915              	.set CYFLD_HSIOM_IO1_SEL__OFFSET, 0x00000004
 1916              	.set CYFLD_HSIOM_IO1_SEL__SIZE, 0x00000004
 1917              	.set CYFLD_HSIOM_IO2_SEL__OFFSET, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 35


 1918              	.set CYFLD_HSIOM_IO2_SEL__SIZE, 0x00000004
 1919              	.set CYFLD_HSIOM_IO3_SEL__OFFSET, 0x0000000c
 1920              	.set CYFLD_HSIOM_IO3_SEL__SIZE, 0x00000004
 1921              	.set CYFLD_HSIOM_IO4_SEL__OFFSET, 0x00000010
 1922              	.set CYFLD_HSIOM_IO4_SEL__SIZE, 0x00000004
 1923              	.set CYFLD_HSIOM_IO5_SEL__OFFSET, 0x00000014
 1924              	.set CYFLD_HSIOM_IO5_SEL__SIZE, 0x00000004
 1925              	.set CYFLD_HSIOM_IO6_SEL__OFFSET, 0x00000018
 1926              	.set CYFLD_HSIOM_IO6_SEL__SIZE, 0x00000004
 1927              	.set CYFLD_HSIOM_IO7_SEL__OFFSET, 0x0000001c
 1928              	.set CYFLD_HSIOM_IO7_SEL__SIZE, 0x00000004
 1929              	.set CYREG_HSIOM_PORT_SEL1, 0x40020100
 1930              	.set CYREG_HSIOM_PORT_SEL2, 0x40020200
 1931              	.set CYREG_HSIOM_PORT_SEL3, 0x40020300
 1932              	.set CYREG_HSIOM_PORT_SEL4, 0x40020400
 1933              	.set CYREG_HSIOM_PORT_SEL5, 0x40020500
 1934              	.set CYREG_HSIOM_PORT_SEL6, 0x40020600
 1935              	.set CYREG_HSIOM_PORT_SEL7, 0x40020700
 1936              	.set CYREG_HSIOM_PORT_SEL8, 0x40020800
 1937              	.set CYREG_HSIOM_PORT_SEL9, 0x40020900
 1938              	.set CYREG_HSIOM_PORT_SEL10, 0x40020a00
 1939              	.set CYREG_HSIOM_PORT_SEL11, 0x40020b00
 1940              	.set CYREG_HSIOM_PORT_SEL12, 0x40020c00
 1941              	.set CYREG_HSIOM_PORT_SEL13, 0x40020d00
 1942              	.set CYREG_HSIOM_AMUX_SPLIT_CTL0, 0x40022100
 1943              	.set CYFLD_HSIOM_SWITCH_AA_SL__OFFSET, 0x00000000
 1944              	.set CYFLD_HSIOM_SWITCH_AA_SL__SIZE, 0x00000001
 1945              	.set CYFLD_HSIOM_SWITCH_AA_SR__OFFSET, 0x00000001
 1946              	.set CYFLD_HSIOM_SWITCH_AA_SR__SIZE, 0x00000001
 1947              	.set CYFLD_HSIOM_SWITCH_AA_S0__OFFSET, 0x00000002
 1948              	.set CYFLD_HSIOM_SWITCH_AA_S0__SIZE, 0x00000001
 1949              	.set CYFLD_HSIOM_SWITCH_BB_SL__OFFSET, 0x00000004
 1950              	.set CYFLD_HSIOM_SWITCH_BB_SL__SIZE, 0x00000001
 1951              	.set CYFLD_HSIOM_SWITCH_BB_SR__OFFSET, 0x00000005
 1952              	.set CYFLD_HSIOM_SWITCH_BB_SR__SIZE, 0x00000001
 1953              	.set CYFLD_HSIOM_SWITCH_BB_S0__OFFSET, 0x00000006
 1954              	.set CYFLD_HSIOM_SWITCH_BB_S0__SIZE, 0x00000001
 1955              	.set CYREG_HSIOM_AMUX_SPLIT_CTL1, 0x40022104
 1956              	.set CYREG_HSIOM_AMUX_SPLIT_CTL2, 0x40022108
 1957              	.set CYDEV_TST_BASE, 0x40030000
 1958              	.set CYDEV_TST_SIZE, 0x00010000
 1959              	.set CYREG_TST_CTRL, 0x40030000
 1960              	.set CYFLD_TST_SCAN_MODE__OFFSET, 0x0000001d
 1961              	.set CYFLD_TST_SCAN_MODE__SIZE, 0x00000001
 1962              	.set CYREG_TST_ADFT_CTRL, 0x40030004
 1963              	.set CYFLD_TST_ADFT_MUX_SEL_0A__OFFSET, 0x00000000
 1964              	.set CYFLD_TST_ADFT_MUX_SEL_0A__SIZE, 0x00000003
 1965              	.set CYVAL_TST_ADFT_MUX_SEL_0A_NC0, 0x00000000
 1966              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN1, 0x00000001
 1967              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN2, 0x00000002
 1968              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN3, 0x00000003
 1969              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN4, 0x00000004
 1970              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN5, 0x00000005
 1971              	.set CYVAL_TST_ADFT_MUX_SEL_0A_IN6, 0x00000006
 1972              	.set CYVAL_TST_ADFT_MUX_SEL_0A_NC7, 0x00000007
 1973              	.set CYFLD_TST_ADFT_MUX_SEL_1A__OFFSET, 0x00000003
 1974              	.set CYFLD_TST_ADFT_MUX_SEL_1A__SIZE, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 36


 1975              	.set CYFLD_TST_ADFT_MUX_SEL_0B__OFFSET, 0x00000006
 1976              	.set CYFLD_TST_ADFT_MUX_SEL_0B__SIZE, 0x00000003
 1977              	.set CYFLD_TST_ADFT_MUX_SEL_1B__OFFSET, 0x00000009
 1978              	.set CYFLD_TST_ADFT_MUX_SEL_1B__SIZE, 0x00000003
 1979              	.set CYFLD_TST_ENABLE__OFFSET, 0x0000001f
 1980              	.set CYFLD_TST_ENABLE__SIZE, 0x00000001
 1981              	.set CYREG_TST_DDFT_CTRL, 0x40030008
 1982              	.set CYFLD_TST_DFT_SEL0__OFFSET, 0x00000000
 1983              	.set CYFLD_TST_DFT_SEL0__SIZE, 0x00000006
 1984              	.set CYFLD_TST_DFT_SEL1__OFFSET, 0x00000008
 1985              	.set CYFLD_TST_DFT_SEL1__SIZE, 0x00000006
 1986              	.set CYFLD_TST_EDGE__OFFSET, 0x0000001c
 1987              	.set CYFLD_TST_EDGE__SIZE, 0x00000001
 1988              	.set CYVAL_TST_EDGE_POSEDGE, 0x00000000
 1989              	.set CYVAL_TST_EDGE_NEGEDGE, 0x00000001
 1990              	.set CYFLD_TST_DIVIDE__OFFSET, 0x0000001d
 1991              	.set CYFLD_TST_DIVIDE__SIZE, 0x00000002
 1992              	.set CYVAL_TST_DIVIDE_DIRECT, 0x00000000
 1993              	.set CYVAL_TST_DIVIDE_DIV_BY_2, 0x00000001
 1994              	.set CYVAL_TST_DIVIDE_DIV_BY_4, 0x00000002
 1995              	.set CYVAL_TST_DIVIDE_DIV_BY_8, 0x00000003
 1996              	.set CYREG_TST_MODE, 0x40030014
 1997              	.set CYFLD_TST_SWD_CONNECTED__OFFSET, 0x00000002
 1998              	.set CYFLD_TST_SWD_CONNECTED__SIZE, 0x00000001
 1999              	.set CYFLD_TST_POR_BYPASS__OFFSET, 0x0000001e
 2000              	.set CYFLD_TST_POR_BYPASS__SIZE, 0x00000001
 2001              	.set CYFLD_TST_TEST_MODE__OFFSET, 0x0000001f
 2002              	.set CYFLD_TST_TEST_MODE__SIZE, 0x00000001
 2003              	.set CYREG_TST_TRIM_CNTR1, 0x40030018
 2004              	.set CYFLD_TST_COUNTER__OFFSET, 0x00000000
 2005              	.set CYFLD_TST_COUNTER__SIZE, 0x00000010
 2006              	.set CYFLD_TST_COUNTER_DONE__OFFSET, 0x0000001f
 2007              	.set CYFLD_TST_COUNTER_DONE__SIZE, 0x00000001
 2008              	.set CYREG_TST_TRIM_CNTR2, 0x4003001c
 2009              	.set CYDEV_GPIO_BASE, 0x40040000
 2010              	.set CYDEV_GPIO_SIZE, 0x00004000
 2011              	.set CYDEV_GPIO_PRT0_BASE, 0x40040000
 2012              	.set CYDEV_GPIO_PRT0_SIZE, 0x00000100
 2013              	.set CYREG_GPIO_PRT0_DR, 0x40040000
 2014              	.set CYFLD_GPIO_PRT_DATA0__OFFSET, 0x00000000
 2015              	.set CYFLD_GPIO_PRT_DATA0__SIZE, 0x00000001
 2016              	.set CYFLD_GPIO_PRT_DATA1__OFFSET, 0x00000001
 2017              	.set CYFLD_GPIO_PRT_DATA1__SIZE, 0x00000001
 2018              	.set CYFLD_GPIO_PRT_DATA2__OFFSET, 0x00000002
 2019              	.set CYFLD_GPIO_PRT_DATA2__SIZE, 0x00000001
 2020              	.set CYFLD_GPIO_PRT_DATA3__OFFSET, 0x00000003
 2021              	.set CYFLD_GPIO_PRT_DATA3__SIZE, 0x00000001
 2022              	.set CYFLD_GPIO_PRT_DATA4__OFFSET, 0x00000004
 2023              	.set CYFLD_GPIO_PRT_DATA4__SIZE, 0x00000001
 2024              	.set CYFLD_GPIO_PRT_DATA5__OFFSET, 0x00000005
 2025              	.set CYFLD_GPIO_PRT_DATA5__SIZE, 0x00000001
 2026              	.set CYFLD_GPIO_PRT_DATA6__OFFSET, 0x00000006
 2027              	.set CYFLD_GPIO_PRT_DATA6__SIZE, 0x00000001
 2028              	.set CYFLD_GPIO_PRT_DATA7__OFFSET, 0x00000007
 2029              	.set CYFLD_GPIO_PRT_DATA7__SIZE, 0x00000001
 2030              	.set CYREG_GPIO_PRT0_PS, 0x40040004
 2031              	.set CYFLD_GPIO_PRT_FLT_DATA__OFFSET, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 37


 2032              	.set CYFLD_GPIO_PRT_FLT_DATA__SIZE, 0x00000001
 2033              	.set CYREG_GPIO_PRT0_PC, 0x40040008
 2034              	.set CYFLD_GPIO_PRT_DM0__OFFSET, 0x00000000
 2035              	.set CYFLD_GPIO_PRT_DM0__SIZE, 0x00000003
 2036              	.set CYVAL_GPIO_PRT_DM0_OFF, 0x00000000
 2037              	.set CYVAL_GPIO_PRT_DM0_INPUT, 0x00000001
 2038              	.set CYVAL_GPIO_PRT_DM0_0_PU, 0x00000002
 2039              	.set CYVAL_GPIO_PRT_DM0_PD_1, 0x00000003
 2040              	.set CYVAL_GPIO_PRT_DM0_0_Z, 0x00000004
 2041              	.set CYVAL_GPIO_PRT_DM0_Z_1, 0x00000005
 2042              	.set CYVAL_GPIO_PRT_DM0_0_1, 0x00000006
 2043              	.set CYVAL_GPIO_PRT_DM0_PD_PU, 0x00000007
 2044              	.set CYFLD_GPIO_PRT_DM1__OFFSET, 0x00000003
 2045              	.set CYFLD_GPIO_PRT_DM1__SIZE, 0x00000003
 2046              	.set CYFLD_GPIO_PRT_DM2__OFFSET, 0x00000006
 2047              	.set CYFLD_GPIO_PRT_DM2__SIZE, 0x00000003
 2048              	.set CYFLD_GPIO_PRT_DM3__OFFSET, 0x00000009
 2049              	.set CYFLD_GPIO_PRT_DM3__SIZE, 0x00000003
 2050              	.set CYFLD_GPIO_PRT_DM4__OFFSET, 0x0000000c
 2051              	.set CYFLD_GPIO_PRT_DM4__SIZE, 0x00000003
 2052              	.set CYFLD_GPIO_PRT_DM5__OFFSET, 0x0000000f
 2053              	.set CYFLD_GPIO_PRT_DM5__SIZE, 0x00000003
 2054              	.set CYFLD_GPIO_PRT_DM6__OFFSET, 0x00000012
 2055              	.set CYFLD_GPIO_PRT_DM6__SIZE, 0x00000003
 2056              	.set CYFLD_GPIO_PRT_DM7__OFFSET, 0x00000015
 2057              	.set CYFLD_GPIO_PRT_DM7__SIZE, 0x00000003
 2058              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__OFFSET, 0x00000018
 2059              	.set CYFLD_GPIO_PRT_PORT_VTRIP_SEL__SIZE, 0x00000001
 2060              	.set CYFLD_GPIO_PRT_PORT_SLOW__OFFSET, 0x00000019
 2061              	.set CYFLD_GPIO_PRT_PORT_SLOW__SIZE, 0x00000001
 2062              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__OFFSET, 0x0000001e
 2063              	.set CYFLD_GPIO_PRT_PORT_IB_MODE_SEL__SIZE, 0x00000002
 2064              	.set CYREG_GPIO_PRT0_INTR_CFG, 0x4004000c
 2065              	.set CYFLD_GPIO_PRT_EDGE0_SEL__OFFSET, 0x00000000
 2066              	.set CYFLD_GPIO_PRT_EDGE0_SEL__SIZE, 0x00000002
 2067              	.set CYVAL_GPIO_PRT_EDGE0_SEL_DISABLE, 0x00000000
 2068              	.set CYVAL_GPIO_PRT_EDGE0_SEL_RISING, 0x00000001
 2069              	.set CYVAL_GPIO_PRT_EDGE0_SEL_FALLING, 0x00000002
 2070              	.set CYVAL_GPIO_PRT_EDGE0_SEL_BOTH, 0x00000003
 2071              	.set CYFLD_GPIO_PRT_EDGE1_SEL__OFFSET, 0x00000002
 2072              	.set CYFLD_GPIO_PRT_EDGE1_SEL__SIZE, 0x00000002
 2073              	.set CYFLD_GPIO_PRT_EDGE2_SEL__OFFSET, 0x00000004
 2074              	.set CYFLD_GPIO_PRT_EDGE2_SEL__SIZE, 0x00000002
 2075              	.set CYFLD_GPIO_PRT_EDGE3_SEL__OFFSET, 0x00000006
 2076              	.set CYFLD_GPIO_PRT_EDGE3_SEL__SIZE, 0x00000002
 2077              	.set CYFLD_GPIO_PRT_EDGE4_SEL__OFFSET, 0x00000008
 2078              	.set CYFLD_GPIO_PRT_EDGE4_SEL__SIZE, 0x00000002
 2079              	.set CYFLD_GPIO_PRT_EDGE5_SEL__OFFSET, 0x0000000a
 2080              	.set CYFLD_GPIO_PRT_EDGE5_SEL__SIZE, 0x00000002
 2081              	.set CYFLD_GPIO_PRT_EDGE6_SEL__OFFSET, 0x0000000c
 2082              	.set CYFLD_GPIO_PRT_EDGE6_SEL__SIZE, 0x00000002
 2083              	.set CYFLD_GPIO_PRT_EDGE7_SEL__OFFSET, 0x0000000e
 2084              	.set CYFLD_GPIO_PRT_EDGE7_SEL__SIZE, 0x00000002
 2085              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__OFFSET, 0x00000010
 2086              	.set CYFLD_GPIO_PRT_FLT_EDGE_SEL__SIZE, 0x00000002
 2087              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_DISABLE, 0x00000000
 2088              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_RISING, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 38


 2089              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_FALLING, 0x00000002
 2090              	.set CYVAL_GPIO_PRT_FLT_EDGE_SEL_BOTH, 0x00000003
 2091              	.set CYFLD_GPIO_PRT_FLT_SEL__OFFSET, 0x00000012
 2092              	.set CYFLD_GPIO_PRT_FLT_SEL__SIZE, 0x00000003
 2093              	.set CYREG_GPIO_PRT0_INTR, 0x40040010
 2094              	.set CYFLD_GPIO_PRT_PS_DATA0__OFFSET, 0x00000010
 2095              	.set CYFLD_GPIO_PRT_PS_DATA0__SIZE, 0x00000001
 2096              	.set CYFLD_GPIO_PRT_PS_DATA1__OFFSET, 0x00000011
 2097              	.set CYFLD_GPIO_PRT_PS_DATA1__SIZE, 0x00000001
 2098              	.set CYFLD_GPIO_PRT_PS_DATA2__OFFSET, 0x00000012
 2099              	.set CYFLD_GPIO_PRT_PS_DATA2__SIZE, 0x00000001
 2100              	.set CYFLD_GPIO_PRT_PS_DATA3__OFFSET, 0x00000013
 2101              	.set CYFLD_GPIO_PRT_PS_DATA3__SIZE, 0x00000001
 2102              	.set CYFLD_GPIO_PRT_PS_DATA4__OFFSET, 0x00000014
 2103              	.set CYFLD_GPIO_PRT_PS_DATA4__SIZE, 0x00000001
 2104              	.set CYFLD_GPIO_PRT_PS_DATA5__OFFSET, 0x00000015
 2105              	.set CYFLD_GPIO_PRT_PS_DATA5__SIZE, 0x00000001
 2106              	.set CYFLD_GPIO_PRT_PS_DATA6__OFFSET, 0x00000016
 2107              	.set CYFLD_GPIO_PRT_PS_DATA6__SIZE, 0x00000001
 2108              	.set CYFLD_GPIO_PRT_PS_DATA7__OFFSET, 0x00000017
 2109              	.set CYFLD_GPIO_PRT_PS_DATA7__SIZE, 0x00000001
 2110              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__OFFSET, 0x00000018
 2111              	.set CYFLD_GPIO_PRT_PS_FLT_DATA__SIZE, 0x00000001
 2112              	.set CYREG_GPIO_PRT0_PC2, 0x40040018
 2113              	.set CYFLD_GPIO_PRT_INP_DIS0__OFFSET, 0x00000000
 2114              	.set CYFLD_GPIO_PRT_INP_DIS0__SIZE, 0x00000001
 2115              	.set CYFLD_GPIO_PRT_INP_DIS1__OFFSET, 0x00000001
 2116              	.set CYFLD_GPIO_PRT_INP_DIS1__SIZE, 0x00000001
 2117              	.set CYFLD_GPIO_PRT_INP_DIS2__OFFSET, 0x00000002
 2118              	.set CYFLD_GPIO_PRT_INP_DIS2__SIZE, 0x00000001
 2119              	.set CYFLD_GPIO_PRT_INP_DIS3__OFFSET, 0x00000003
 2120              	.set CYFLD_GPIO_PRT_INP_DIS3__SIZE, 0x00000001
 2121              	.set CYFLD_GPIO_PRT_INP_DIS4__OFFSET, 0x00000004
 2122              	.set CYFLD_GPIO_PRT_INP_DIS4__SIZE, 0x00000001
 2123              	.set CYFLD_GPIO_PRT_INP_DIS5__OFFSET, 0x00000005
 2124              	.set CYFLD_GPIO_PRT_INP_DIS5__SIZE, 0x00000001
 2125              	.set CYFLD_GPIO_PRT_INP_DIS6__OFFSET, 0x00000006
 2126              	.set CYFLD_GPIO_PRT_INP_DIS6__SIZE, 0x00000001
 2127              	.set CYFLD_GPIO_PRT_INP_DIS7__OFFSET, 0x00000007
 2128              	.set CYFLD_GPIO_PRT_INP_DIS7__SIZE, 0x00000001
 2129              	.set CYREG_GPIO_PRT0_DR_SET, 0x40040040
 2130              	.set CYFLD_GPIO_PRT_DATA__OFFSET, 0x00000000
 2131              	.set CYFLD_GPIO_PRT_DATA__SIZE, 0x00000008
 2132              	.set CYREG_GPIO_PRT0_DR_CLR, 0x40040044
 2133              	.set CYREG_GPIO_PRT0_DR_INV, 0x40040048
 2134              	.set CYDEV_GPIO_PRT1_BASE, 0x40040100
 2135              	.set CYDEV_GPIO_PRT1_SIZE, 0x00000100
 2136              	.set CYREG_GPIO_PRT1_DR, 0x40040100
 2137              	.set CYREG_GPIO_PRT1_PS, 0x40040104
 2138              	.set CYREG_GPIO_PRT1_PC, 0x40040108
 2139              	.set CYREG_GPIO_PRT1_INTR_CFG, 0x4004010c
 2140              	.set CYREG_GPIO_PRT1_INTR, 0x40040110
 2141              	.set CYREG_GPIO_PRT1_PC2, 0x40040118
 2142              	.set CYREG_GPIO_PRT1_DR_SET, 0x40040140
 2143              	.set CYREG_GPIO_PRT1_DR_CLR, 0x40040144
 2144              	.set CYREG_GPIO_PRT1_DR_INV, 0x40040148
 2145              	.set CYDEV_GPIO_PRT2_BASE, 0x40040200
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 39


 2146              	.set CYDEV_GPIO_PRT2_SIZE, 0x00000100
 2147              	.set CYREG_GPIO_PRT2_DR, 0x40040200
 2148              	.set CYREG_GPIO_PRT2_PS, 0x40040204
 2149              	.set CYREG_GPIO_PRT2_PC, 0x40040208
 2150              	.set CYREG_GPIO_PRT2_INTR_CFG, 0x4004020c
 2151              	.set CYREG_GPIO_PRT2_INTR, 0x40040210
 2152              	.set CYREG_GPIO_PRT2_PC2, 0x40040218
 2153              	.set CYREG_GPIO_PRT2_DR_SET, 0x40040240
 2154              	.set CYREG_GPIO_PRT2_DR_CLR, 0x40040244
 2155              	.set CYREG_GPIO_PRT2_DR_INV, 0x40040248
 2156              	.set CYDEV_GPIO_PRT3_BASE, 0x40040300
 2157              	.set CYDEV_GPIO_PRT3_SIZE, 0x00000100
 2158              	.set CYREG_GPIO_PRT3_DR, 0x40040300
 2159              	.set CYREG_GPIO_PRT3_PS, 0x40040304
 2160              	.set CYREG_GPIO_PRT3_PC, 0x40040308
 2161              	.set CYREG_GPIO_PRT3_INTR_CFG, 0x4004030c
 2162              	.set CYREG_GPIO_PRT3_INTR, 0x40040310
 2163              	.set CYREG_GPIO_PRT3_PC2, 0x40040318
 2164              	.set CYREG_GPIO_PRT3_DR_SET, 0x40040340
 2165              	.set CYREG_GPIO_PRT3_DR_CLR, 0x40040344
 2166              	.set CYREG_GPIO_PRT3_DR_INV, 0x40040348
 2167              	.set CYDEV_GPIO_PRT4_BASE, 0x40040400
 2168              	.set CYDEV_GPIO_PRT4_SIZE, 0x00000100
 2169              	.set CYREG_GPIO_PRT4_DR, 0x40040400
 2170              	.set CYREG_GPIO_PRT4_PS, 0x40040404
 2171              	.set CYREG_GPIO_PRT4_PC, 0x40040408
 2172              	.set CYREG_GPIO_PRT4_INTR_CFG, 0x4004040c
 2173              	.set CYREG_GPIO_PRT4_INTR, 0x40040410
 2174              	.set CYREG_GPIO_PRT4_PC2, 0x40040418
 2175              	.set CYREG_GPIO_PRT4_DR_SET, 0x40040440
 2176              	.set CYREG_GPIO_PRT4_DR_CLR, 0x40040444
 2177              	.set CYREG_GPIO_PRT4_DR_INV, 0x40040448
 2178              	.set CYDEV_GPIO_PRT5_BASE, 0x40040500
 2179              	.set CYDEV_GPIO_PRT5_SIZE, 0x00000100
 2180              	.set CYREG_GPIO_PRT5_DR, 0x40040500
 2181              	.set CYREG_GPIO_PRT5_PS, 0x40040504
 2182              	.set CYREG_GPIO_PRT5_PC, 0x40040508
 2183              	.set CYREG_GPIO_PRT5_INTR_CFG, 0x4004050c
 2184              	.set CYREG_GPIO_PRT5_INTR, 0x40040510
 2185              	.set CYREG_GPIO_PRT5_PC2, 0x40040518
 2186              	.set CYREG_GPIO_PRT5_DR_SET, 0x40040540
 2187              	.set CYREG_GPIO_PRT5_DR_CLR, 0x40040544
 2188              	.set CYREG_GPIO_PRT5_DR_INV, 0x40040548
 2189              	.set CYDEV_GPIO_PRT6_BASE, 0x40040600
 2190              	.set CYDEV_GPIO_PRT6_SIZE, 0x00000100
 2191              	.set CYREG_GPIO_PRT6_DR, 0x40040600
 2192              	.set CYREG_GPIO_PRT6_PS, 0x40040604
 2193              	.set CYREG_GPIO_PRT6_PC, 0x40040608
 2194              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__OFFSET, 0x0000001b
 2195              	.set CYFLD_GPIO_PRT_PORT_HYST_TRIM__SIZE, 0x00000001
 2196              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__OFFSET, 0x0000001c
 2197              	.set CYFLD_GPIO_PRT_PORT_SLEW_CTL__SIZE, 0x00000002
 2198              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_0, 0x00000000
 2199              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_1, 0x00000001
 2200              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_2, 0x00000002
 2201              	.set CYVAL_GPIO_PRT_PORT_SLEW_CTL_PORT_SLEW_CTL_3, 0x00000003
 2202              	.set CYREG_GPIO_PRT6_INTR_CFG, 0x4004060c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 40


 2203              	.set CYREG_GPIO_PRT6_INTR, 0x40040610
 2204              	.set CYREG_GPIO_PRT6_PC2, 0x40040618
 2205              	.set CYREG_GPIO_PRT6_DR_SET, 0x40040640
 2206              	.set CYREG_GPIO_PRT6_DR_CLR, 0x40040644
 2207              	.set CYREG_GPIO_PRT6_DR_INV, 0x40040648
 2208              	.set CYDEV_GPIO_PRT7_BASE, 0x40040700
 2209              	.set CYDEV_GPIO_PRT7_SIZE, 0x00000100
 2210              	.set CYREG_GPIO_PRT7_DR, 0x40040700
 2211              	.set CYREG_GPIO_PRT7_PS, 0x40040704
 2212              	.set CYREG_GPIO_PRT7_PC, 0x40040708
 2213              	.set CYREG_GPIO_PRT7_INTR_CFG, 0x4004070c
 2214              	.set CYREG_GPIO_PRT7_INTR, 0x40040710
 2215              	.set CYREG_GPIO_PRT7_PC2, 0x40040718
 2216              	.set CYREG_GPIO_PRT7_DR_SET, 0x40040740
 2217              	.set CYREG_GPIO_PRT7_DR_CLR, 0x40040744
 2218              	.set CYREG_GPIO_PRT7_DR_INV, 0x40040748
 2219              	.set CYDEV_GPIO_PRT8_BASE, 0x40040800
 2220              	.set CYDEV_GPIO_PRT8_SIZE, 0x00000100
 2221              	.set CYREG_GPIO_PRT8_DR, 0x40040800
 2222              	.set CYREG_GPIO_PRT8_PS, 0x40040804
 2223              	.set CYREG_GPIO_PRT8_PC, 0x40040808
 2224              	.set CYREG_GPIO_PRT8_INTR_CFG, 0x4004080c
 2225              	.set CYREG_GPIO_PRT8_INTR, 0x40040810
 2226              	.set CYREG_GPIO_PRT8_PC2, 0x40040818
 2227              	.set CYREG_GPIO_PRT8_DR_SET, 0x40040840
 2228              	.set CYREG_GPIO_PRT8_DR_CLR, 0x40040844
 2229              	.set CYREG_GPIO_PRT8_DR_INV, 0x40040848
 2230              	.set CYDEV_GPIO_PRT9_BASE, 0x40040900
 2231              	.set CYDEV_GPIO_PRT9_SIZE, 0x00000100
 2232              	.set CYREG_GPIO_PRT9_DR, 0x40040900
 2233              	.set CYREG_GPIO_PRT9_PS, 0x40040904
 2234              	.set CYREG_GPIO_PRT9_PC, 0x40040908
 2235              	.set CYREG_GPIO_PRT9_INTR_CFG, 0x4004090c
 2236              	.set CYREG_GPIO_PRT9_INTR, 0x40040910
 2237              	.set CYREG_GPIO_PRT9_PC2, 0x40040918
 2238              	.set CYREG_GPIO_PRT9_DR_SET, 0x40040940
 2239              	.set CYREG_GPIO_PRT9_DR_CLR, 0x40040944
 2240              	.set CYREG_GPIO_PRT9_DR_INV, 0x40040948
 2241              	.set CYDEV_GPIO_PRT10_BASE, 0x40040a00
 2242              	.set CYDEV_GPIO_PRT10_SIZE, 0x00000100
 2243              	.set CYREG_GPIO_PRT10_DR, 0x40040a00
 2244              	.set CYREG_GPIO_PRT10_PS, 0x40040a04
 2245              	.set CYREG_GPIO_PRT10_PC, 0x40040a08
 2246              	.set CYREG_GPIO_PRT10_INTR_CFG, 0x40040a0c
 2247              	.set CYREG_GPIO_PRT10_INTR, 0x40040a10
 2248              	.set CYREG_GPIO_PRT10_PC2, 0x40040a18
 2249              	.set CYREG_GPIO_PRT10_DR_SET, 0x40040a40
 2250              	.set CYREG_GPIO_PRT10_DR_CLR, 0x40040a44
 2251              	.set CYREG_GPIO_PRT10_DR_INV, 0x40040a48
 2252              	.set CYDEV_GPIO_PRT11_BASE, 0x40040b00
 2253              	.set CYDEV_GPIO_PRT11_SIZE, 0x00000100
 2254              	.set CYREG_GPIO_PRT11_DR, 0x40040b00
 2255              	.set CYREG_GPIO_PRT11_PS, 0x40040b04
 2256              	.set CYREG_GPIO_PRT11_PC, 0x40040b08
 2257              	.set CYREG_GPIO_PRT11_INTR_CFG, 0x40040b0c
 2258              	.set CYREG_GPIO_PRT11_INTR, 0x40040b10
 2259              	.set CYREG_GPIO_PRT11_PC2, 0x40040b18
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 41


 2260              	.set CYREG_GPIO_PRT11_DR_SET, 0x40040b40
 2261              	.set CYREG_GPIO_PRT11_DR_CLR, 0x40040b44
 2262              	.set CYREG_GPIO_PRT11_DR_INV, 0x40040b48
 2263              	.set CYDEV_GPIO_PRT12_BASE, 0x40040c00
 2264              	.set CYDEV_GPIO_PRT12_SIZE, 0x00000100
 2265              	.set CYREG_GPIO_PRT12_DR, 0x40040c00
 2266              	.set CYREG_GPIO_PRT12_PS, 0x40040c04
 2267              	.set CYREG_GPIO_PRT12_PC, 0x40040c08
 2268              	.set CYREG_GPIO_PRT12_INTR_CFG, 0x40040c0c
 2269              	.set CYREG_GPIO_PRT12_INTR, 0x40040c10
 2270              	.set CYREG_GPIO_PRT12_SIO, 0x40040c14
 2271              	.set CYFLD_GPIO_PRT_PAIR_VREG01_EN__OFFSET, 0x00000000
 2272              	.set CYFLD_GPIO_PRT_PAIR_VREG01_EN__SIZE, 0x00000001
 2273              	.set CYFLD_GPIO_PRT_PAIR_IBUF01_SEL__OFFSET, 0x00000001
 2274              	.set CYFLD_GPIO_PRT_PAIR_IBUF01_SEL__SIZE, 0x00000001
 2275              	.set CYFLD_GPIO_PRT_PAIR_VTRIP01_SEL__OFFSET, 0x00000002
 2276              	.set CYFLD_GPIO_PRT_PAIR_VTRIP01_SEL__SIZE, 0x00000001
 2277              	.set CYFLD_GPIO_PRT_PAIR_VREF01_SEL__OFFSET, 0x00000003
 2278              	.set CYFLD_GPIO_PRT_PAIR_VREF01_SEL__SIZE, 0x00000002
 2279              	.set CYFLD_GPIO_PRT_PAIR_VOH01_SEL__OFFSET, 0x00000005
 2280              	.set CYFLD_GPIO_PRT_PAIR_VOH01_SEL__SIZE, 0x00000003
 2281              	.set CYREG_GPIO_PRT12_PC2, 0x40040c18
 2282              	.set CYREG_GPIO_PRT12_DR_SET, 0x40040c40
 2283              	.set CYREG_GPIO_PRT12_DR_CLR, 0x40040c44
 2284              	.set CYREG_GPIO_PRT12_DR_INV, 0x40040c48
 2285              	.set CYDEV_GPIO_PRT13_BASE, 0x40040d00
 2286              	.set CYDEV_GPIO_PRT13_SIZE, 0x00000100
 2287              	.set CYREG_GPIO_PRT13_DR, 0x40040d00
 2288              	.set CYREG_GPIO_PRT13_PS, 0x40040d04
 2289              	.set CYREG_GPIO_PRT13_INTR_CFG, 0x40040d0c
 2290              	.set CYREG_GPIO_PRT13_INTR, 0x40040d10
 2291              	.set CYREG_GPIO_PRT13_DR_SET, 0x40040d40
 2292              	.set CYREG_GPIO_PRT13_DR_CLR, 0x40040d44
 2293              	.set CYREG_GPIO_PRT13_DR_INV, 0x40040d48
 2294              	.set CYREG_GPIO_INTR_CAUSE, 0x40041000
 2295              	.set CYFLD_GPIO_PORT_INT__OFFSET, 0x00000000
 2296              	.set CYFLD_GPIO_PORT_INT__SIZE, 0x0000000e
 2297              	.set CYDEV_PRGIO_BASE, 0x40050000
 2298              	.set CYDEV_PRGIO_SIZE, 0x00001000
 2299              	.set CYDEV_PRGIO_PRT0_BASE, 0x40050000
 2300              	.set CYDEV_PRGIO_PRT0_SIZE, 0x00000100
 2301              	.set CYREG_PRGIO_PRT0_CTL, 0x40050000
 2302              	.set CYFLD_PRGIO_PRT_BYPASS__OFFSET, 0x00000000
 2303              	.set CYFLD_PRGIO_PRT_BYPASS__SIZE, 0x00000008
 2304              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__OFFSET, 0x00000008
 2305              	.set CYFLD_PRGIO_PRT_CLOCK_SRC__SIZE, 0x00000005
 2306              	.set CYFLD_PRGIO_PRT_HLD_OVR__OFFSET, 0x00000018
 2307              	.set CYFLD_PRGIO_PRT_HLD_OVR__SIZE, 0x00000001
 2308              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__OFFSET, 0x00000019
 2309              	.set CYFLD_PRGIO_PRT_PIPELINE_EN__SIZE, 0x00000001
 2310              	.set CYFLD_PRGIO_PRT_ENABLED__OFFSET, 0x0000001f
 2311              	.set CYFLD_PRGIO_PRT_ENABLED__SIZE, 0x00000001
 2312              	.set CYREG_PRGIO_PRT0_SYNC_CTL, 0x40050010
 2313              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__OFFSET, 0x00000000
 2314              	.set CYFLD_PRGIO_PRT_IO_SYNC_EN__SIZE, 0x00000008
 2315              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__OFFSET, 0x00000008
 2316              	.set CYFLD_PRGIO_PRT_CHIP_SYNC_EN__SIZE, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 42


 2317              	.set CYREG_PRGIO_PRT0_LUT_SEL0, 0x40050020
 2318              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__OFFSET, 0x00000000
 2319              	.set CYFLD_PRGIO_PRT_LUT_TR0_SEL__SIZE, 0x00000004
 2320              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__OFFSET, 0x00000008
 2321              	.set CYFLD_PRGIO_PRT_LUT_TR1_SEL__SIZE, 0x00000004
 2322              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__OFFSET, 0x00000010
 2323              	.set CYFLD_PRGIO_PRT_LUT_TR2_SEL__SIZE, 0x00000004
 2324              	.set CYREG_PRGIO_PRT0_LUT_SEL1, 0x40050024
 2325              	.set CYREG_PRGIO_PRT0_LUT_SEL2, 0x40050028
 2326              	.set CYREG_PRGIO_PRT0_LUT_SEL3, 0x4005002c
 2327              	.set CYREG_PRGIO_PRT0_LUT_SEL4, 0x40050030
 2328              	.set CYREG_PRGIO_PRT0_LUT_SEL5, 0x40050034
 2329              	.set CYREG_PRGIO_PRT0_LUT_SEL6, 0x40050038
 2330              	.set CYREG_PRGIO_PRT0_LUT_SEL7, 0x4005003c
 2331              	.set CYREG_PRGIO_PRT0_LUT_CTL0, 0x40050040
 2332              	.set CYFLD_PRGIO_PRT_LUT__OFFSET, 0x00000000
 2333              	.set CYFLD_PRGIO_PRT_LUT__SIZE, 0x00000008
 2334              	.set CYFLD_PRGIO_PRT_LUT_OPC__OFFSET, 0x00000008
 2335              	.set CYFLD_PRGIO_PRT_LUT_OPC__SIZE, 0x00000002
 2336              	.set CYREG_PRGIO_PRT0_LUT_CTL1, 0x40050044
 2337              	.set CYREG_PRGIO_PRT0_LUT_CTL2, 0x40050048
 2338              	.set CYREG_PRGIO_PRT0_LUT_CTL3, 0x4005004c
 2339              	.set CYREG_PRGIO_PRT0_LUT_CTL4, 0x40050050
 2340              	.set CYREG_PRGIO_PRT0_LUT_CTL5, 0x40050054
 2341              	.set CYREG_PRGIO_PRT0_LUT_CTL6, 0x40050058
 2342              	.set CYREG_PRGIO_PRT0_LUT_CTL7, 0x4005005c
 2343              	.set CYREG_PRGIO_PRT0_DU_SEL, 0x400500c0
 2344              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__OFFSET, 0x00000000
 2345              	.set CYFLD_PRGIO_PRT_DU_TR0_SEL__SIZE, 0x00000004
 2346              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__OFFSET, 0x00000008
 2347              	.set CYFLD_PRGIO_PRT_DU_TR1_SEL__SIZE, 0x00000004
 2348              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__OFFSET, 0x00000010
 2349              	.set CYFLD_PRGIO_PRT_DU_TR2_SEL__SIZE, 0x00000004
 2350              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__OFFSET, 0x00000018
 2351              	.set CYFLD_PRGIO_PRT_DU_DATA0_SEL__SIZE, 0x00000002
 2352              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__OFFSET, 0x0000001c
 2353              	.set CYFLD_PRGIO_PRT_DU_DATA1_SEL__SIZE, 0x00000002
 2354              	.set CYREG_PRGIO_PRT0_DU_CTL, 0x400500c4
 2355              	.set CYFLD_PRGIO_PRT_DU_SIZE__OFFSET, 0x00000000
 2356              	.set CYFLD_PRGIO_PRT_DU_SIZE__SIZE, 0x00000003
 2357              	.set CYFLD_PRGIO_PRT_DU_OPC__OFFSET, 0x00000008
 2358              	.set CYFLD_PRGIO_PRT_DU_OPC__SIZE, 0x00000004
 2359              	.set CYREG_PRGIO_PRT0_DATA, 0x400500f0
 2360              	.set CYFLD_PRGIO_PRT_DATA__OFFSET, 0x00000000
 2361              	.set CYFLD_PRGIO_PRT_DATA__SIZE, 0x00000008
 2362              	.set CYREG_PWR_CONTROL, 0x400b0000
 2363              	.set CYFLD__POWER_MODE__OFFSET, 0x00000000
 2364              	.set CYFLD__POWER_MODE__SIZE, 0x00000004
 2365              	.set CYVAL__POWER_MODE_RESET, 0x00000000
 2366              	.set CYVAL__POWER_MODE_ACTIVE, 0x00000001
 2367              	.set CYVAL__POWER_MODE_SLEEP, 0x00000002
 2368              	.set CYVAL__POWER_MODE_DEEP_SLEEP, 0x00000003
 2369              	.set CYVAL__POWER_MODE_HIBERNATE, 0x00000004
 2370              	.set CYFLD__DEBUG_SESSION__OFFSET, 0x00000004
 2371              	.set CYFLD__DEBUG_SESSION__SIZE, 0x00000001
 2372              	.set CYVAL__DEBUG_SESSION_NO_SESSION, 0x00000000
 2373              	.set CYVAL__DEBUG_SESSION_SESSION_ACTIVE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 43


 2374              	.set CYFLD__LPM_READY__OFFSET, 0x00000005
 2375              	.set CYFLD__LPM_READY__SIZE, 0x00000001
 2376              	.set CYFLD__EXT_VCCD__OFFSET, 0x00000017
 2377              	.set CYFLD__EXT_VCCD__SIZE, 0x00000001
 2378              	.set CYFLD__HVMON_ENABLE__OFFSET, 0x00000018
 2379              	.set CYFLD__HVMON_ENABLE__SIZE, 0x00000001
 2380              	.set CYFLD__HVMON_RELOAD__OFFSET, 0x00000019
 2381              	.set CYFLD__HVMON_RELOAD__SIZE, 0x00000001
 2382              	.set CYFLD__FIMO_DISABLE__OFFSET, 0x0000001b
 2383              	.set CYFLD__FIMO_DISABLE__SIZE, 0x00000001
 2384              	.set CYFLD__HIBERNATE_DISABLE__OFFSET, 0x0000001c
 2385              	.set CYFLD__HIBERNATE_DISABLE__SIZE, 0x00000001
 2386              	.set CYFLD__LFCLK_SHORT__OFFSET, 0x0000001d
 2387              	.set CYFLD__LFCLK_SHORT__SIZE, 0x00000001
 2388              	.set CYFLD__HIBERNATE__OFFSET, 0x0000001f
 2389              	.set CYFLD__HIBERNATE__SIZE, 0x00000001
 2390              	.set CYVAL__HIBERNATE_DEEP_SLEEP, 0x00000000
 2391              	.set CYVAL__HIBERNATE_HIBERNATE, 0x00000001
 2392              	.set CYREG_PWR_INTR, 0x400b0004
 2393              	.set CYFLD__LVD__OFFSET, 0x00000001
 2394              	.set CYFLD__LVD__SIZE, 0x00000001
 2395              	.set CYREG_PWR_INTR_MASK, 0x400b0008
 2396              	.set CYREG_PWR_KEY_DELAY, 0x400b000c
 2397              	.set CYFLD__WAKEUP_HOLDOFF__OFFSET, 0x00000000
 2398              	.set CYFLD__WAKEUP_HOLDOFF__SIZE, 0x0000000a
 2399              	.set CYREG_PWR_PWRSYS_CONFIG, 0x400b0010
 2400              	.set CYFLD__HIB_TEST_EN__OFFSET, 0x00000008
 2401              	.set CYFLD__HIB_TEST_EN__SIZE, 0x00000001
 2402              	.set CYFLD__HIB_TEST_REP__OFFSET, 0x00000009
 2403              	.set CYFLD__HIB_TEST_REP__SIZE, 0x00000001
 2404              	.set CYREG_PWR_BG_CONFIG, 0x400b0014
 2405              	.set CYFLD__BG_DFT_EN__OFFSET, 0x00000000
 2406              	.set CYFLD__BG_DFT_EN__SIZE, 0x00000001
 2407              	.set CYFLD__BG_DFT_VREF_SEL__OFFSET, 0x00000001
 2408              	.set CYFLD__BG_DFT_VREF_SEL__SIZE, 0x00000004
 2409              	.set CYFLD__BG_DFT_CORE_SEL__OFFSET, 0x00000005
 2410              	.set CYFLD__BG_DFT_CORE_SEL__SIZE, 0x00000001
 2411              	.set CYFLD__BG_DFT_ICORE_SEL__OFFSET, 0x00000006
 2412              	.set CYFLD__BG_DFT_ICORE_SEL__SIZE, 0x00000002
 2413              	.set CYFLD__BG_DFT_VCORE_SEL__OFFSET, 0x00000008
 2414              	.set CYFLD__BG_DFT_VCORE_SEL__SIZE, 0x00000001
 2415              	.set CYFLD__VREF_EN__OFFSET, 0x00000010
 2416              	.set CYFLD__VREF_EN__SIZE, 0x00000003
 2417              	.set CYREG_PWR_VMON_CONFIG, 0x400b0018
 2418              	.set CYFLD__LVD_EN__OFFSET, 0x00000000
 2419              	.set CYFLD__LVD_EN__SIZE, 0x00000001
 2420              	.set CYFLD__LVD_SEL__OFFSET, 0x00000001
 2421              	.set CYFLD__LVD_SEL__SIZE, 0x00000004
 2422              	.set CYFLD__VMON_DDFT_SEL__OFFSET, 0x00000005
 2423              	.set CYFLD__VMON_DDFT_SEL__SIZE, 0x00000003
 2424              	.set CYFLD__VMON_ADFT_SEL__OFFSET, 0x00000008
 2425              	.set CYFLD__VMON_ADFT_SEL__SIZE, 0x00000002
 2426              	.set CYREG_PWR_DFT_SELECT, 0x400b001c
 2427              	.set CYFLD__TVMON1_SEL__OFFSET, 0x00000000
 2428              	.set CYFLD__TVMON1_SEL__SIZE, 0x00000003
 2429              	.set CYFLD__TVMON2_SEL__OFFSET, 0x00000003
 2430              	.set CYFLD__TVMON2_SEL__SIZE, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 44


 2431              	.set CYFLD__BYPASS__OFFSET, 0x00000006
 2432              	.set CYFLD__BYPASS__SIZE, 0x00000001
 2433              	.set CYFLD__ACTIVE_EN__OFFSET, 0x00000007
 2434              	.set CYFLD__ACTIVE_EN__SIZE, 0x00000001
 2435              	.set CYFLD__ACTIVE_INRUSH_DIS__OFFSET, 0x00000008
 2436              	.set CYFLD__ACTIVE_INRUSH_DIS__SIZE, 0x00000001
 2437              	.set CYFLD__LPCOMP_DIS__OFFSET, 0x00000009
 2438              	.set CYFLD__LPCOMP_DIS__SIZE, 0x00000001
 2439              	.set CYFLD__BLEED_EN__OFFSET, 0x0000000a
 2440              	.set CYFLD__BLEED_EN__SIZE, 0x00000001
 2441              	.set CYFLD__IPOR_EN__OFFSET, 0x0000000b
 2442              	.set CYFLD__IPOR_EN__SIZE, 0x00000001
 2443              	.set CYFLD__POWER_UP_RAW_BYP__OFFSET, 0x0000000c
 2444              	.set CYFLD__POWER_UP_RAW_BYP__SIZE, 0x00000001
 2445              	.set CYFLD__POWER_UP_RAW_CTL__OFFSET, 0x0000000d
 2446              	.set CYFLD__POWER_UP_RAW_CTL__SIZE, 0x00000001
 2447              	.set CYFLD__DEEPSLEEP_EN__OFFSET, 0x0000000e
 2448              	.set CYFLD__DEEPSLEEP_EN__SIZE, 0x00000001
 2449              	.set CYFLD__RSVD_BYPASS__OFFSET, 0x0000000f
 2450              	.set CYFLD__RSVD_BYPASS__SIZE, 0x00000001
 2451              	.set CYFLD__NWELL_OPEN__OFFSET, 0x00000010
 2452              	.set CYFLD__NWELL_OPEN__SIZE, 0x00000001
 2453              	.set CYFLD__HIBERNATE_OPEN__OFFSET, 0x00000011
 2454              	.set CYFLD__HIBERNATE_OPEN__SIZE, 0x00000001
 2455              	.set CYFLD__DEEPSLEEP_OPEN__OFFSET, 0x00000012
 2456              	.set CYFLD__DEEPSLEEP_OPEN__SIZE, 0x00000001
 2457              	.set CYFLD__QUIET_OPEN__OFFSET, 0x00000013
 2458              	.set CYFLD__QUIET_OPEN__SIZE, 0x00000001
 2459              	.set CYFLD__LFCLK_OPEN__OFFSET, 0x00000014
 2460              	.set CYFLD__LFCLK_OPEN__SIZE, 0x00000001
 2461              	.set CYFLD__QUIET_EN__OFFSET, 0x00000016
 2462              	.set CYFLD__QUIET_EN__SIZE, 0x00000001
 2463              	.set CYFLD__BREF_EN__OFFSET, 0x00000017
 2464              	.set CYFLD__BREF_EN__SIZE, 0x00000001
 2465              	.set CYFLD__BREF_OUTEN__OFFSET, 0x00000018
 2466              	.set CYFLD__BREF_OUTEN__SIZE, 0x00000001
 2467              	.set CYFLD__BREF_REFSW__OFFSET, 0x00000019
 2468              	.set CYFLD__BREF_REFSW__SIZE, 0x00000001
 2469              	.set CYFLD__BREF_TESTMODE__OFFSET, 0x0000001a
 2470              	.set CYFLD__BREF_TESTMODE__SIZE, 0x00000001
 2471              	.set CYFLD__NWELL_DIS__OFFSET, 0x0000001b
 2472              	.set CYFLD__NWELL_DIS__SIZE, 0x00000001
 2473              	.set CYFLD__HVMON_DFT_OVR__OFFSET, 0x0000001c
 2474              	.set CYFLD__HVMON_DFT_OVR__SIZE, 0x00000001
 2475              	.set CYFLD__IMO_REFGEN_DIS__OFFSET, 0x0000001d
 2476              	.set CYFLD__IMO_REFGEN_DIS__SIZE, 0x00000001
 2477              	.set CYFLD__POWER_UP_ACTIVE__OFFSET, 0x0000001e
 2478              	.set CYFLD__POWER_UP_ACTIVE__SIZE, 0x00000001
 2479              	.set CYFLD__POWER_UP_HIBDPSLP__OFFSET, 0x0000001f
 2480              	.set CYFLD__POWER_UP_HIBDPSLP__SIZE, 0x00000001
 2481              	.set CYREG_PWR_DDFT_SELECT, 0x400b0020
 2482              	.set CYFLD__DDFT1_SEL__OFFSET, 0x00000000
 2483              	.set CYFLD__DDFT1_SEL__SIZE, 0x00000004
 2484              	.set CYFLD__DDFT2_SEL__OFFSET, 0x00000004
 2485              	.set CYFLD__DDFT2_SEL__SIZE, 0x00000004
 2486              	.set CYREG_PWR_DFT_KEY, 0x400b0024
 2487              	.set CYFLD__KEY16__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 45


 2488              	.set CYFLD__KEY16__SIZE, 0x00000010
 2489              	.set CYFLD__HBOD_OFF_AWAKE__OFFSET, 0x00000010
 2490              	.set CYFLD__HBOD_OFF_AWAKE__SIZE, 0x00000001
 2491              	.set CYFLD__BODS_OFF__OFFSET, 0x00000011
 2492              	.set CYFLD__BODS_OFF__SIZE, 0x00000001
 2493              	.set CYFLD__DFT_MODE__OFFSET, 0x00000012
 2494              	.set CYFLD__DFT_MODE__SIZE, 0x00000001
 2495              	.set CYFLD__IO_DISABLE_BYPASS__OFFSET, 0x00000013
 2496              	.set CYFLD__IO_DISABLE_BYPASS__SIZE, 0x00000001
 2497              	.set CYFLD__VMON_PD__OFFSET, 0x00000014
 2498              	.set CYFLD__VMON_PD__SIZE, 0x00000001
 2499              	.set CYREG_PWR_BOD_KEY, 0x400b0028
 2500              	.set CYREG_PWR_STOP, 0x400b002c
 2501              	.set CYFLD__TOKEN__OFFSET, 0x00000000
 2502              	.set CYFLD__TOKEN__SIZE, 0x00000008
 2503              	.set CYFLD__UNLOCK__OFFSET, 0x00000008
 2504              	.set CYFLD__UNLOCK__SIZE, 0x00000008
 2505              	.set CYFLD__POLARITY__OFFSET, 0x00000010
 2506              	.set CYFLD__POLARITY__SIZE, 0x00000001
 2507              	.set CYFLD__FREEZE__OFFSET, 0x00000011
 2508              	.set CYFLD__FREEZE__SIZE, 0x00000001
 2509              	.set CYFLD__STOP__OFFSET, 0x0000001f
 2510              	.set CYFLD__STOP__SIZE, 0x00000001
 2511              	.set CYREG_CLK_SELECT, 0x400b0100
 2512              	.set CYFLD__DIRECT_SEL__OFFSET, 0x00000000
 2513              	.set CYFLD__DIRECT_SEL__SIZE, 0x00000003
 2514              	.set CYVAL__DIRECT_SEL_IMO, 0x00000000
 2515              	.set CYVAL__DIRECT_SEL_EXTCLK, 0x00000001
 2516              	.set CYVAL__DIRECT_SEL_ECO, 0x00000002
 2517              	.set CYVAL__DIRECT_SEL_DSI0, 0x00000004
 2518              	.set CYVAL__DIRECT_SEL_DSI1, 0x00000005
 2519              	.set CYVAL__DIRECT_SEL_DSI2, 0x00000006
 2520              	.set CYVAL__DIRECT_SEL_DSI3, 0x00000007
 2521              	.set CYFLD__DBL_SEL__OFFSET, 0x00000003
 2522              	.set CYFLD__DBL_SEL__SIZE, 0x00000003
 2523              	.set CYVAL__DBL_SEL_IMO, 0x00000000
 2524              	.set CYVAL__DBL_SEL_EXTCLK, 0x00000001
 2525              	.set CYVAL__DBL_SEL_ECO, 0x00000002
 2526              	.set CYVAL__DBL_SEL_DSI0, 0x00000004
 2527              	.set CYVAL__DBL_SEL_DSI1, 0x00000005
 2528              	.set CYVAL__DBL_SEL_DSI2, 0x00000006
 2529              	.set CYVAL__DBL_SEL_DSI3, 0x00000007
 2530              	.set CYFLD__PLL_SEL__OFFSET, 0x00000006
 2531              	.set CYFLD__PLL_SEL__SIZE, 0x00000003
 2532              	.set CYVAL__PLL_SEL_IMO, 0x00000000
 2533              	.set CYVAL__PLL_SEL_EXTCLK, 0x00000001
 2534              	.set CYVAL__PLL_SEL_ECO, 0x00000002
 2535              	.set CYVAL__PLL_SEL_DPLL, 0x00000003
 2536              	.set CYVAL__PLL_SEL_DSI0, 0x00000004
 2537              	.set CYVAL__PLL_SEL_DSI1, 0x00000005
 2538              	.set CYVAL__PLL_SEL_DSI2, 0x00000006
 2539              	.set CYVAL__PLL_SEL_DSI3, 0x00000007
 2540              	.set CYFLD__DPLLIN_SEL__OFFSET, 0x00000009
 2541              	.set CYFLD__DPLLIN_SEL__SIZE, 0x00000003
 2542              	.set CYVAL__DPLLIN_SEL_IMO, 0x00000000
 2543              	.set CYVAL__DPLLIN_SEL_EXTCLK, 0x00000001
 2544              	.set CYVAL__DPLLIN_SEL_ECO, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 46


 2545              	.set CYVAL__DPLLIN_SEL_DSI0, 0x00000004
 2546              	.set CYVAL__DPLLIN_SEL_DSI1, 0x00000005
 2547              	.set CYVAL__DPLLIN_SEL_DSI2, 0x00000006
 2548              	.set CYVAL__DPLLIN_SEL_DSI3, 0x00000007
 2549              	.set CYFLD__DPLLREF_SEL__OFFSET, 0x0000000c
 2550              	.set CYFLD__DPLLREF_SEL__SIZE, 0x00000002
 2551              	.set CYVAL__DPLLREF_SEL_DSI0, 0x00000000
 2552              	.set CYVAL__DPLLREF_SEL_DSI1, 0x00000001
 2553              	.set CYVAL__DPLLREF_SEL_DSI2, 0x00000002
 2554              	.set CYVAL__DPLLREF_SEL_DSI3, 0x00000003
 2555              	.set CYFLD__WDT_LOCK__OFFSET, 0x0000000e
 2556              	.set CYFLD__WDT_LOCK__SIZE, 0x00000002
 2557              	.set CYVAL__WDT_LOCK_NO_CHG, 0x00000000
 2558              	.set CYVAL__WDT_LOCK_CLR0, 0x00000001
 2559              	.set CYVAL__WDT_LOCK_CLR1, 0x00000002
 2560              	.set CYVAL__WDT_LOCK_SET01, 0x00000003
 2561              	.set CYFLD__HFCLK_SEL__OFFSET, 0x00000010
 2562              	.set CYFLD__HFCLK_SEL__SIZE, 0x00000002
 2563              	.set CYVAL__HFCLK_SEL_DIRECT_SEL, 0x00000000
 2564              	.set CYVAL__HFCLK_SEL_DBL, 0x00000001
 2565              	.set CYVAL__HFCLK_SEL_PLL, 0x00000002
 2566              	.set CYFLD__HALF_EN__OFFSET, 0x00000012
 2567              	.set CYFLD__HALF_EN__SIZE, 0x00000001
 2568              	.set CYFLD__SYSCLK_DIV__OFFSET, 0x00000013
 2569              	.set CYFLD__SYSCLK_DIV__SIZE, 0x00000003
 2570              	.set CYVAL__SYSCLK_DIV_NO_DIV, 0x00000000
 2571              	.set CYVAL__SYSCLK_DIV_DIV_BY_2, 0x00000001
 2572              	.set CYVAL__SYSCLK_DIV_DIV_BY_4, 0x00000002
 2573              	.set CYVAL__SYSCLK_DIV_DIV_BY_8, 0x00000003
 2574              	.set CYVAL__SYSCLK_DIV_DIV_BY_16, 0x00000004
 2575              	.set CYVAL__SYSCLK_DIV_DIV_BY_32, 0x00000005
 2576              	.set CYVAL__SYSCLK_DIV_DIV_BY_64, 0x00000006
 2577              	.set CYVAL__SYSCLK_DIV_DIV_BY_128, 0x00000007
 2578              	.set CYREG_CLK_ILO_CONFIG, 0x400b0104
 2579              	.set CYFLD__PD_MODE__OFFSET, 0x00000000
 2580              	.set CYFLD__PD_MODE__SIZE, 0x00000001
 2581              	.set CYVAL__PD_MODE_SLEEP, 0x00000000
 2582              	.set CYVAL__PD_MODE_COMA, 0x00000001
 2583              	.set CYFLD__TURBO__OFFSET, 0x00000001
 2584              	.set CYFLD__TURBO__SIZE, 0x00000001
 2585              	.set CYFLD__SATBIAS__OFFSET, 0x00000002
 2586              	.set CYFLD__SATBIAS__SIZE, 0x00000001
 2587              	.set CYVAL__SATBIAS_SATURATED, 0x00000000
 2588              	.set CYVAL__SATBIAS_SUBTHRESHOLD, 0x00000001
 2589              	.set CYFLD__ENABLE__OFFSET, 0x0000001f
 2590              	.set CYFLD__ENABLE__SIZE, 0x00000001
 2591              	.set CYREG_CLK_IMO_CONFIG, 0x400b0108
 2592              	.set CYFLD__FLASHPUMP_SEL__OFFSET, 0x00000016
 2593              	.set CYFLD__FLASHPUMP_SEL__SIZE, 0x00000001
 2594              	.set CYVAL__FLASHPUMP_SEL_GND, 0x00000000
 2595              	.set CYVAL__FLASHPUMP_SEL_CLK36, 0x00000001
 2596              	.set CYFLD__EN_FASTBIAS__OFFSET, 0x00000017
 2597              	.set CYFLD__EN_FASTBIAS__SIZE, 0x00000001
 2598              	.set CYFLD__TEST_FASTBIAS__OFFSET, 0x00000018
 2599              	.set CYFLD__TEST_FASTBIAS__SIZE, 0x00000001
 2600              	.set CYFLD__PUMP_SEL__OFFSET, 0x00000019
 2601              	.set CYFLD__PUMP_SEL__SIZE, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 47


 2602              	.set CYVAL__PUMP_SEL_GND, 0x00000000
 2603              	.set CYVAL__PUMP_SEL_IMO, 0x00000001
 2604              	.set CYVAL__PUMP_SEL_DBL, 0x00000002
 2605              	.set CYVAL__PUMP_SEL_CLK36, 0x00000003
 2606              	.set CYVAL__PUMP_SEL_FF1, 0x00000004
 2607              	.set CYFLD__TEST_USB_MODE__OFFSET, 0x0000001c
 2608              	.set CYFLD__TEST_USB_MODE__SIZE, 0x00000001
 2609              	.set CYFLD__EN_CLK36__OFFSET, 0x0000001d
 2610              	.set CYFLD__EN_CLK36__SIZE, 0x00000001
 2611              	.set CYFLD__EN_CLK2X__OFFSET, 0x0000001e
 2612              	.set CYFLD__EN_CLK2X__SIZE, 0x00000001
 2613              	.set CYREG_CLK_IMO_SPREAD, 0x400b010c
 2614              	.set CYFLD__SS_VALUE__OFFSET, 0x00000000
 2615              	.set CYFLD__SS_VALUE__SIZE, 0x00000005
 2616              	.set CYFLD__SS_MAX__OFFSET, 0x00000008
 2617              	.set CYFLD__SS_MAX__SIZE, 0x00000005
 2618              	.set CYFLD__SS_RANGE__OFFSET, 0x0000001c
 2619              	.set CYFLD__SS_RANGE__SIZE, 0x00000002
 2620              	.set CYVAL__SS_RANGE_M1, 0x00000000
 2621              	.set CYVAL__SS_RANGE_M2, 0x00000001
 2622              	.set CYVAL__SS_RANGE_M4, 0x00000002
 2623              	.set CYFLD__SS_MODE__OFFSET, 0x0000001e
 2624              	.set CYFLD__SS_MODE__SIZE, 0x00000002
 2625              	.set CYVAL__SS_MODE_OFF, 0x00000000
 2626              	.set CYVAL__SS_MODE_TRIANGLE, 0x00000001
 2627              	.set CYVAL__SS_MODE_LFSR, 0x00000002
 2628              	.set CYVAL__SS_MODE_DSI, 0x00000003
 2629              	.set CYREG_CLK_DFT_SELECT, 0x400b0110
 2630              	.set CYFLD__DFT_SEL1__OFFSET, 0x00000000
 2631              	.set CYFLD__DFT_SEL1__SIZE, 0x00000004
 2632              	.set CYVAL__DFT_SEL1_NC, 0x00000000
 2633              	.set CYVAL__DFT_SEL1_ILO, 0x00000001
 2634              	.set CYVAL__DFT_SEL1_WCO, 0x00000002
 2635              	.set CYVAL__DFT_SEL1_IMO, 0x00000003
 2636              	.set CYVAL__DFT_SEL1_ECO, 0x00000004
 2637              	.set CYVAL__DFT_SEL1_PLL, 0x00000005
 2638              	.set CYVAL__DFT_SEL1_DPLL_OUT, 0x00000006
 2639              	.set CYVAL__DFT_SEL1_DPLL_REF, 0x00000007
 2640              	.set CYVAL__DFT_SEL1_DBL, 0x00000008
 2641              	.set CYVAL__DFT_SEL1_IMO2X, 0x00000009
 2642              	.set CYVAL__DFT_SEL1_IMO36, 0x0000000a
 2643              	.set CYVAL__DFT_SEL1_HFCLK, 0x0000000b
 2644              	.set CYVAL__DFT_SEL1_LFCLK, 0x0000000c
 2645              	.set CYVAL__DFT_SEL1_SYSCLK, 0x0000000d
 2646              	.set CYVAL__DFT_SEL1_EXTCLK, 0x0000000e
 2647              	.set CYVAL__DFT_SEL1_HALFSYSCLK, 0x0000000f
 2648              	.set CYFLD__DFT_DIV1__OFFSET, 0x00000004
 2649              	.set CYFLD__DFT_DIV1__SIZE, 0x00000002
 2650              	.set CYVAL__DFT_DIV1_NO_DIV, 0x00000000
 2651              	.set CYVAL__DFT_DIV1_DIV_BY_2, 0x00000001
 2652              	.set CYVAL__DFT_DIV1_DIV_BY_4, 0x00000002
 2653              	.set CYVAL__DFT_DIV1_DIV_BY_8, 0x00000003
 2654              	.set CYFLD__DFT_SEL2__OFFSET, 0x00000008
 2655              	.set CYFLD__DFT_SEL2__SIZE, 0x00000004
 2656              	.set CYVAL__DFT_SEL2_NC, 0x00000000
 2657              	.set CYVAL__DFT_SEL2_ILO, 0x00000001
 2658              	.set CYVAL__DFT_SEL2_WCO, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 48


 2659              	.set CYVAL__DFT_SEL2_IMO, 0x00000003
 2660              	.set CYVAL__DFT_SEL2_ECO, 0x00000004
 2661              	.set CYVAL__DFT_SEL2_PLL, 0x00000005
 2662              	.set CYVAL__DFT_SEL2_DPLL_OUT, 0x00000006
 2663              	.set CYVAL__DFT_SEL2_DPLL_REF, 0x00000007
 2664              	.set CYVAL__DFT_SEL2_DBL, 0x00000008
 2665              	.set CYVAL__DFT_SEL2_IMO2X, 0x00000009
 2666              	.set CYVAL__DFT_SEL2_IMO36, 0x0000000a
 2667              	.set CYVAL__DFT_SEL2_HFCLK, 0x0000000b
 2668              	.set CYVAL__DFT_SEL2_LFCLK, 0x0000000c
 2669              	.set CYVAL__DFT_SEL2_SYSCLK, 0x0000000d
 2670              	.set CYVAL__DFT_SEL2_EXTCLK, 0x0000000e
 2671              	.set CYVAL__DFT_SEL2_HALFSYSCLK, 0x0000000f
 2672              	.set CYFLD__DFT_DIV2__OFFSET, 0x0000000c
 2673              	.set CYFLD__DFT_DIV2__SIZE, 0x00000002
 2674              	.set CYVAL__DFT_DIV2_NO_DIV, 0x00000000
 2675              	.set CYVAL__DFT_DIV2_DIV_BY_2, 0x00000001
 2676              	.set CYVAL__DFT_DIV2_DIV_BY_4, 0x00000002
 2677              	.set CYVAL__DFT_DIV2_DIV_BY_8, 0x00000003
 2678              	.set CYREG_WDT_CTRLOW, 0x400b0200
 2679              	.set CYFLD__WDT_CTR0__OFFSET, 0x00000000
 2680              	.set CYFLD__WDT_CTR0__SIZE, 0x00000010
 2681              	.set CYFLD__WDT_CTR1__OFFSET, 0x00000010
 2682              	.set CYFLD__WDT_CTR1__SIZE, 0x00000010
 2683              	.set CYREG_WDT_CTRHIGH, 0x400b0204
 2684              	.set CYFLD__WDT_CTR2__OFFSET, 0x00000000
 2685              	.set CYFLD__WDT_CTR2__SIZE, 0x00000020
 2686              	.set CYREG_WDT_MATCH, 0x400b0208
 2687              	.set CYFLD__WDT_MATCH0__OFFSET, 0x00000000
 2688              	.set CYFLD__WDT_MATCH0__SIZE, 0x00000010
 2689              	.set CYFLD__WDT_MATCH1__OFFSET, 0x00000010
 2690              	.set CYFLD__WDT_MATCH1__SIZE, 0x00000010
 2691              	.set CYREG_WDT_CONFIG, 0x400b020c
 2692              	.set CYFLD__WDT_MODE0__OFFSET, 0x00000000
 2693              	.set CYFLD__WDT_MODE0__SIZE, 0x00000002
 2694              	.set CYVAL__WDT_MODE0_NOTHING, 0x00000000
 2695              	.set CYVAL__WDT_MODE0_INT, 0x00000001
 2696              	.set CYVAL__WDT_MODE0_RESET, 0x00000002
 2697              	.set CYVAL__WDT_MODE0_INT_THEN_RESET, 0x00000003
 2698              	.set CYFLD__WDT_CLEAR0__OFFSET, 0x00000002
 2699              	.set CYFLD__WDT_CLEAR0__SIZE, 0x00000001
 2700              	.set CYFLD__WDT_CASCADE0_1__OFFSET, 0x00000003
 2701              	.set CYFLD__WDT_CASCADE0_1__SIZE, 0x00000001
 2702              	.set CYFLD__WDT_MODE1__OFFSET, 0x00000008
 2703              	.set CYFLD__WDT_MODE1__SIZE, 0x00000002
 2704              	.set CYVAL__WDT_MODE1_NOTHING, 0x00000000
 2705              	.set CYVAL__WDT_MODE1_INT, 0x00000001
 2706              	.set CYVAL__WDT_MODE1_RESET, 0x00000002
 2707              	.set CYVAL__WDT_MODE1_INT_THEN_RESET, 0x00000003
 2708              	.set CYFLD__WDT_CLEAR1__OFFSET, 0x0000000a
 2709              	.set CYFLD__WDT_CLEAR1__SIZE, 0x00000001
 2710              	.set CYFLD__WDT_CASCADE1_2__OFFSET, 0x0000000b
 2711              	.set CYFLD__WDT_CASCADE1_2__SIZE, 0x00000001
 2712              	.set CYFLD__WDT_MODE2__OFFSET, 0x00000010
 2713              	.set CYFLD__WDT_MODE2__SIZE, 0x00000001
 2714              	.set CYVAL__WDT_MODE2_NOTHING, 0x00000000
 2715              	.set CYVAL__WDT_MODE2_INT, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 49


 2716              	.set CYFLD__WDT_BITS2__OFFSET, 0x00000018
 2717              	.set CYFLD__WDT_BITS2__SIZE, 0x00000005
 2718              	.set CYFLD__LFCLK_SEL__OFFSET, 0x0000001e
 2719              	.set CYFLD__LFCLK_SEL__SIZE, 0x00000002
 2720              	.set CYREG_WDT_CONTROL, 0x400b0210
 2721              	.set CYFLD__WDT_ENABLE0__OFFSET, 0x00000000
 2722              	.set CYFLD__WDT_ENABLE0__SIZE, 0x00000001
 2723              	.set CYFLD__WDT_ENABLED0__OFFSET, 0x00000001
 2724              	.set CYFLD__WDT_ENABLED0__SIZE, 0x00000001
 2725              	.set CYFLD__WDT_INT0__OFFSET, 0x00000002
 2726              	.set CYFLD__WDT_INT0__SIZE, 0x00000001
 2727              	.set CYFLD__WDT_RESET0__OFFSET, 0x00000003
 2728              	.set CYFLD__WDT_RESET0__SIZE, 0x00000001
 2729              	.set CYFLD__WDT_ENABLE1__OFFSET, 0x00000008
 2730              	.set CYFLD__WDT_ENABLE1__SIZE, 0x00000001
 2731              	.set CYFLD__WDT_ENABLED1__OFFSET, 0x00000009
 2732              	.set CYFLD__WDT_ENABLED1__SIZE, 0x00000001
 2733              	.set CYFLD__WDT_INT1__OFFSET, 0x0000000a
 2734              	.set CYFLD__WDT_INT1__SIZE, 0x00000001
 2735              	.set CYFLD__WDT_RESET1__OFFSET, 0x0000000b
 2736              	.set CYFLD__WDT_RESET1__SIZE, 0x00000001
 2737              	.set CYFLD__WDT_ENABLE2__OFFSET, 0x00000010
 2738              	.set CYFLD__WDT_ENABLE2__SIZE, 0x00000001
 2739              	.set CYFLD__WDT_ENABLED2__OFFSET, 0x00000011
 2740              	.set CYFLD__WDT_ENABLED2__SIZE, 0x00000001
 2741              	.set CYFLD__WDT_INT2__OFFSET, 0x00000012
 2742              	.set CYFLD__WDT_INT2__SIZE, 0x00000001
 2743              	.set CYFLD__WDT_RESET2__OFFSET, 0x00000013
 2744              	.set CYFLD__WDT_RESET2__SIZE, 0x00000001
 2745              	.set CYREG_RES_CAUSE, 0x400b0300
 2746              	.set CYFLD__RESET_WDT__OFFSET, 0x00000000
 2747              	.set CYFLD__RESET_WDT__SIZE, 0x00000001
 2748              	.set CYFLD__RESET_DSBOD__OFFSET, 0x00000001
 2749              	.set CYFLD__RESET_DSBOD__SIZE, 0x00000001
 2750              	.set CYFLD__RESET_LOCKUP__OFFSET, 0x00000002
 2751              	.set CYFLD__RESET_LOCKUP__SIZE, 0x00000001
 2752              	.set CYFLD__RESET_PROT_FAULT__OFFSET, 0x00000003
 2753              	.set CYFLD__RESET_PROT_FAULT__SIZE, 0x00000001
 2754              	.set CYFLD__RESET_SOFT__OFFSET, 0x00000004
 2755              	.set CYFLD__RESET_SOFT__SIZE, 0x00000001
 2756              	.set CYFLD__RESET_HVBOD__OFFSET, 0x00000005
 2757              	.set CYFLD__RESET_HVBOD__SIZE, 0x00000001
 2758              	.set CYFLD__RESET_PBOD__OFFSET, 0x00000006
 2759              	.set CYFLD__RESET_PBOD__SIZE, 0x00000001
 2760              	.set CYFLD__RESET_XRES__OFFSET, 0x00000007
 2761              	.set CYFLD__RESET_XRES__SIZE, 0x00000001
 2762              	.set CYREG_PWR_PWRSYS_TRIM1, 0x400bff00
 2763              	.set CYFLD__HIB_BIAS_TRIM__OFFSET, 0x00000000
 2764              	.set CYFLD__HIB_BIAS_TRIM__SIZE, 0x00000003
 2765              	.set CYFLD__BOD_TURBO_THRESH__OFFSET, 0x00000003
 2766              	.set CYFLD__BOD_TURBO_THRESH__SIZE, 0x00000001
 2767              	.set CYFLD__BOD_TRIM_TRIP__OFFSET, 0x00000004
 2768              	.set CYFLD__BOD_TRIM_TRIP__SIZE, 0x00000004
 2769              	.set CYREG_PWR_PWRSYS_TRIM2, 0x400bff04
 2770              	.set CYFLD__LFCLK_TRIM_LOAD__OFFSET, 0x00000000
 2771              	.set CYFLD__LFCLK_TRIM_LOAD__SIZE, 0x00000002
 2772              	.set CYFLD__LFCLK_TRIM_VOLTAGE__OFFSET, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 50


 2773              	.set CYFLD__LFCLK_TRIM_VOLTAGE__SIZE, 0x00000002
 2774              	.set CYFLD__DPSLP_TRIM_LOAD__OFFSET, 0x00000004
 2775              	.set CYFLD__DPSLP_TRIM_LOAD__SIZE, 0x00000002
 2776              	.set CYFLD__DPSLP_TRIM_LEAKAGE__OFFSET, 0x00000006
 2777              	.set CYFLD__DPSLP_TRIM_LEAKAGE__SIZE, 0x00000001
 2778              	.set CYFLD__DPSLP_TRIM_VOLTAGE__OFFSET, 0x00000007
 2779              	.set CYFLD__DPSLP_TRIM_VOLTAGE__SIZE, 0x00000001
 2780              	.set CYREG_PWR_PWRSYS_TRIM3, 0x400bff08
 2781              	.set CYFLD__NWELL_TRIM__OFFSET, 0x00000000
 2782              	.set CYFLD__NWELL_TRIM__SIZE, 0x00000003
 2783              	.set CYFLD__QUIET_TRIM__OFFSET, 0x00000003
 2784              	.set CYFLD__QUIET_TRIM__SIZE, 0x00000005
 2785              	.set CYREG_PWR_PWRSYS_TRIM4, 0x400bff0c
 2786              	.set CYFLD__HIB_TRIM_NWELL__OFFSET, 0x00000000
 2787              	.set CYFLD__HIB_TRIM_NWELL__SIZE, 0x00000002
 2788              	.set CYFLD__HIB_TRIM_LEAKAGE__OFFSET, 0x00000002
 2789              	.set CYFLD__HIB_TRIM_LEAKAGE__SIZE, 0x00000001
 2790              	.set CYFLD__HIB_TRIM_VOLTAGE__OFFSET, 0x00000003
 2791              	.set CYFLD__HIB_TRIM_VOLTAGE__SIZE, 0x00000001
 2792              	.set CYFLD__HIB_TRIM_REFERENCE__OFFSET, 0x00000004
 2793              	.set CYFLD__HIB_TRIM_REFERENCE__SIZE, 0x00000002
 2794              	.set CYREG_PWR_BG_TRIM1, 0x400bff10
 2795              	.set CYFLD__INL_TRIM_MAIN__OFFSET, 0x00000000
 2796              	.set CYFLD__INL_TRIM_MAIN__SIZE, 0x00000003
 2797              	.set CYFLD__INL_CROSS_MAIN__OFFSET, 0x00000003
 2798              	.set CYFLD__INL_CROSS_MAIN__SIZE, 0x00000004
 2799              	.set CYREG_PWR_BG_TRIM2, 0x400bff14
 2800              	.set CYFLD__VCTAT_SLOPE__OFFSET, 0x00000000
 2801              	.set CYFLD__VCTAT_SLOPE__SIZE, 0x00000004
 2802              	.set CYFLD__VCTAT_VOLTAGE__OFFSET, 0x00000004
 2803              	.set CYFLD__VCTAT_VOLTAGE__SIZE, 0x00000002
 2804              	.set CYFLD__VCTAT_ENABLE__OFFSET, 0x00000006
 2805              	.set CYFLD__VCTAT_ENABLE__SIZE, 0x00000001
 2806              	.set CYFLD__VCTAT_VOLTAGE_MSB__OFFSET, 0x00000007
 2807              	.set CYFLD__VCTAT_VOLTAGE_MSB__SIZE, 0x00000001
 2808              	.set CYREG_PWR_BG_TRIM3, 0x400bff18
 2809              	.set CYFLD__INL_TRIM_IMO__OFFSET, 0x00000000
 2810              	.set CYFLD__INL_TRIM_IMO__SIZE, 0x00000003
 2811              	.set CYFLD__INL_CROSS_IMO__OFFSET, 0x00000003
 2812              	.set CYFLD__INL_CROSS_IMO__SIZE, 0x00000004
 2813              	.set CYREG_PWR_BG_TRIM4, 0x400bff1c
 2814              	.set CYFLD__ABS_TRIM_IMO__OFFSET, 0x00000000
 2815              	.set CYFLD__ABS_TRIM_IMO__SIZE, 0x00000006
 2816              	.set CYREG_PWR_BG_TRIM5, 0x400bff20
 2817              	.set CYFLD__TMPCO_TRIM_IMO__OFFSET, 0x00000000
 2818              	.set CYFLD__TMPCO_TRIM_IMO__SIZE, 0x00000006
 2819              	.set CYREG_CLK_ILO_TRIM, 0x400bff24
 2820              	.set CYFLD__TRIM__OFFSET, 0x00000000
 2821              	.set CYFLD__TRIM__SIZE, 0x00000004
 2822              	.set CYFLD__COARSE_TRIM__OFFSET, 0x00000004
 2823              	.set CYFLD__COARSE_TRIM__SIZE, 0x00000004
 2824              	.set CYREG_CLK_IMO_TRIM1, 0x400bff28
 2825              	.set CYFLD__OFFSET__OFFSET, 0x00000000
 2826              	.set CYFLD__OFFSET__SIZE, 0x00000008
 2827              	.set CYREG_CLK_IMO_TRIM2, 0x400bff2c
 2828              	.set CYFLD__FREQ__OFFSET, 0x00000000
 2829              	.set CYFLD__FREQ__SIZE, 0x00000006
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 51


 2830              	.set CYREG_CLK_IMO_TRIM3, 0x400bff30
 2831              	.set CYFLD__TRIM_CLK36__OFFSET, 0x00000000
 2832              	.set CYFLD__TRIM_CLK36__SIZE, 0x00000004
 2833              	.set CYREG_CLK_IMO_TRIM4, 0x400bff34
 2834              	.set CYFLD__GAIN__OFFSET, 0x00000000
 2835              	.set CYFLD__GAIN__SIZE, 0x00000005
 2836              	.set CYFLD__FSOFFSET__OFFSET, 0x00000005
 2837              	.set CYFLD__FSOFFSET__SIZE, 0x00000003
 2838              	.set CYREG_PWR_RSVD_TRIM, 0x400bff38
 2839              	.set CYFLD__RSVD_TRIM__OFFSET, 0x00000000
 2840              	.set CYFLD__RSVD_TRIM__SIZE, 0x00000004
 2841              	.set CYDEV_CLK_BASE, 0x400c0000
 2842              	.set CYDEV_CLK_SIZE, 0x00010000
 2843              	.set CYREG_CLK_ECO_CONFIG, 0x400c0008
 2844              	.set CYFLD_CLK_CLK_EN__OFFSET, 0x00000000
 2845              	.set CYFLD_CLK_CLK_EN__SIZE, 0x00000001
 2846              	.set CYFLD_CLK_AGC_EN__OFFSET, 0x00000001
 2847              	.set CYFLD_CLK_AGC_EN__SIZE, 0x00000001
 2848              	.set CYFLD_CLK_ENABLE__OFFSET, 0x0000001f
 2849              	.set CYFLD_CLK_ENABLE__SIZE, 0x00000001
 2850              	.set CYREG_CLK_ECO_STATUS, 0x400c000c
 2851              	.set CYFLD_CLK_WATCHDOG_ERROR__OFFSET, 0x00000000
 2852              	.set CYFLD_CLK_WATCHDOG_ERROR__SIZE, 0x00000001
 2853              	.set CYREG_CLK_PLL0_CONFIG, 0x400c0014
 2854              	.set CYFLD_CLK_FEEDBACK_DIV__OFFSET, 0x00000000
 2855              	.set CYFLD_CLK_FEEDBACK_DIV__SIZE, 0x00000008
 2856              	.set CYFLD_CLK_REFERENCE_DIV__OFFSET, 0x00000008
 2857              	.set CYFLD_CLK_REFERENCE_DIV__SIZE, 0x00000006
 2858              	.set CYFLD_CLK_OUTPUT_DIV__OFFSET, 0x0000000e
 2859              	.set CYFLD_CLK_OUTPUT_DIV__SIZE, 0x00000002
 2860              	.set CYVAL_CLK_OUTPUT_DIV_PASS, 0x00000000
 2861              	.set CYVAL_CLK_OUTPUT_DIV_DIV2, 0x00000001
 2862              	.set CYVAL_CLK_OUTPUT_DIV_DIV4, 0x00000002
 2863              	.set CYVAL_CLK_OUTPUT_DIV_DIV8, 0x00000003
 2864              	.set CYFLD_CLK_ICP_SEL__OFFSET, 0x00000010
 2865              	.set CYFLD_CLK_ICP_SEL__SIZE, 0x00000003
 2866              	.set CYFLD_CLK_BYPASS_SEL__OFFSET, 0x00000014
 2867              	.set CYFLD_CLK_BYPASS_SEL__SIZE, 0x00000002
 2868              	.set CYVAL_CLK_BYPASS_SEL_AUTO, 0x00000000
 2869              	.set CYVAL_CLK_BYPASS_SEL_AUTO1, 0x00000001
 2870              	.set CYVAL_CLK_BYPASS_SEL_PLL_REF, 0x00000002
 2871              	.set CYVAL_CLK_BYPASS_SEL_PLL_OUT, 0x00000003
 2872              	.set CYFLD_CLK_ISOLATE_N__OFFSET, 0x0000001e
 2873              	.set CYFLD_CLK_ISOLATE_N__SIZE, 0x00000001
 2874              	.set CYREG_CLK_PLL0_STATUS, 0x400c0018
 2875              	.set CYFLD_CLK_LOCKED__OFFSET, 0x00000000
 2876              	.set CYFLD_CLK_LOCKED__SIZE, 0x00000001
 2877              	.set CYREG_CLK_PLL0_TEST, 0x400c001c
 2878              	.set CYFLD_CLK_TEST_MODE__OFFSET, 0x00000000
 2879              	.set CYFLD_CLK_TEST_MODE__SIZE, 0x00000003
 2880              	.set CYVAL_CLK_TEST_MODE_NORMAL, 0x00000000
 2881              	.set CYVAL_CLK_TEST_MODE_TEST_VC_LKG, 0x00000001
 2882              	.set CYVAL_CLK_TEST_MODE_TEST_CP_DN, 0x00000002
 2883              	.set CYVAL_CLK_TEST_MODE_TEST_CP_UP, 0x00000003
 2884              	.set CYVAL_CLK_TEST_MODE_USER_EXT_FL, 0x00000004
 2885              	.set CYVAL_CLK_TEST_MODE_TEST_CTR_PQ, 0x00000005
 2886              	.set CYVAL_CLK_TEST_MODE_TEST_LD_DLY, 0x00000006
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 52


 2887              	.set CYVAL_CLK_TEST_MODE_TEST_CTR_ALT, 0x00000007
 2888              	.set CYFLD_CLK_FAST_LOCK_EN__OFFSET, 0x00000003
 2889              	.set CYFLD_CLK_FAST_LOCK_EN__SIZE, 0x00000001
 2890              	.set CYFLD_CLK_UNLOCK_OCCURRED__OFFSET, 0x00000004
 2891              	.set CYFLD_CLK_UNLOCK_OCCURRED__SIZE, 0x00000001
 2892              	.set CYREG_CLK_PLL1_CONFIG, 0x400c0020
 2893              	.set CYREG_CLK_PLL1_STATUS, 0x400c0024
 2894              	.set CYREG_CLK_PLL1_TEST, 0x400c0028
 2895              	.set CYREG_CLK_OSCINTF_CTL, 0x400c0050
 2896              	.set CYFLD_CLK_PORT_SEL__OFFSET, 0x00000000
 2897              	.set CYFLD_CLK_PORT_SEL__SIZE, 0x00000001
 2898              	.set CYREG_CLK_PLL0_TRIM, 0x400cff04
 2899              	.set CYFLD_CLK_VCO_GAIN__OFFSET, 0x00000000
 2900              	.set CYFLD_CLK_VCO_GAIN__SIZE, 0x00000002
 2901              	.set CYFLD_CLK_LOCK_WINDOW__OFFSET, 0x00000002
 2902              	.set CYFLD_CLK_LOCK_WINDOW__SIZE, 0x00000002
 2903              	.set CYVAL_CLK_LOCK_WINDOW_DELAY_25NS, 0x00000000
 2904              	.set CYVAL_CLK_LOCK_WINDOW_DELAY_50NS, 0x00000001
 2905              	.set CYVAL_CLK_LOCK_WINDOW_DELAY_75NS, 0x00000002
 2906              	.set CYVAL_CLK_LOCK_WINDOW_DELAY_100NS, 0x00000003
 2907              	.set CYFLD_CLK_LOCK_DELAY__OFFSET, 0x00000004
 2908              	.set CYFLD_CLK_LOCK_DELAY__SIZE, 0x00000002
 2909              	.set CYVAL_CLK_LOCK_DELAY_PFD_CLK_16, 0x00000000
 2910              	.set CYVAL_CLK_LOCK_DELAY_PFD_CLK_32, 0x00000001
 2911              	.set CYVAL_CLK_LOCK_DELAY_PFD_CLK_48, 0x00000002
 2912              	.set CYVAL_CLK_LOCK_DELAY_PFD_CLK_64, 0x00000003
 2913              	.set CYREG_CLK_PLL1_TRIM, 0x400cff08
 2914              	.set CYREG_CLK_ECO_TRIM0, 0x400cff0c
 2915              	.set CYFLD_CLK_WDTRIM__OFFSET, 0x00000000
 2916              	.set CYFLD_CLK_WDTRIM__SIZE, 0x00000002
 2917              	.set CYFLD_CLK_ATRIM__OFFSET, 0x00000002
 2918              	.set CYFLD_CLK_ATRIM__SIZE, 0x00000003
 2919              	.set CYREG_CLK_ECO_TRIM1, 0x400cff10
 2920              	.set CYFLD_CLK_FTRIM__OFFSET, 0x00000000
 2921              	.set CYFLD_CLK_FTRIM__SIZE, 0x00000002
 2922              	.set CYFLD_CLK_RTRIM__OFFSET, 0x00000002
 2923              	.set CYFLD_CLK_RTRIM__SIZE, 0x00000002
 2924              	.set CYFLD_CLK_GTRIM__OFFSET, 0x00000004
 2925              	.set CYFLD_CLK_GTRIM__SIZE, 0x00000002
 2926              	.set CYREG_CLK_ECO_TRIM2, 0x400cff14
 2927              	.set CYFLD_CLK_ITRIM__OFFSET, 0x00000000
 2928              	.set CYFLD_CLK_ITRIM__SIZE, 0x00000006
 2929              	.set CYDEV_UDB_BASE, 0x400f0000
 2930              	.set CYDEV_UDB_SIZE, 0x00010000
 2931              	.set CYDEV_UDB_W8_BASE, 0x400f0000
 2932              	.set CYDEV_UDB_W8_SIZE, 0x00001000
 2933              	.set CYREG_UDB_W8_A00, 0x400f0000
 2934              	.set CYFLD_UDB_W8_A0__OFFSET, 0x00000000
 2935              	.set CYFLD_UDB_W8_A0__SIZE, 0x00000008
 2936              	.set CYREG_UDB_W8_A01, 0x400f0001
 2937              	.set CYREG_UDB_W8_A02, 0x400f0002
 2938              	.set CYREG_UDB_W8_A03, 0x400f0003
 2939              	.set CYREG_UDB_W8_A04, 0x400f0004
 2940              	.set CYREG_UDB_W8_A05, 0x400f0005
 2941              	.set CYREG_UDB_W8_A06, 0x400f0006
 2942              	.set CYREG_UDB_W8_A07, 0x400f0007
 2943              	.set CYREG_UDB_W8_A10, 0x400f0010
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 53


 2944              	.set CYFLD_UDB_W8_A1__OFFSET, 0x00000000
 2945              	.set CYFLD_UDB_W8_A1__SIZE, 0x00000008
 2946              	.set CYREG_UDB_W8_A11, 0x400f0011
 2947              	.set CYREG_UDB_W8_A12, 0x400f0012
 2948              	.set CYREG_UDB_W8_A13, 0x400f0013
 2949              	.set CYREG_UDB_W8_A14, 0x400f0014
 2950              	.set CYREG_UDB_W8_A15, 0x400f0015
 2951              	.set CYREG_UDB_W8_A16, 0x400f0016
 2952              	.set CYREG_UDB_W8_A17, 0x400f0017
 2953              	.set CYREG_UDB_W8_D00, 0x400f0020
 2954              	.set CYFLD_UDB_W8_D0__OFFSET, 0x00000000
 2955              	.set CYFLD_UDB_W8_D0__SIZE, 0x00000008
 2956              	.set CYREG_UDB_W8_D01, 0x400f0021
 2957              	.set CYREG_UDB_W8_D02, 0x400f0022
 2958              	.set CYREG_UDB_W8_D03, 0x400f0023
 2959              	.set CYREG_UDB_W8_D04, 0x400f0024
 2960              	.set CYREG_UDB_W8_D05, 0x400f0025
 2961              	.set CYREG_UDB_W8_D06, 0x400f0026
 2962              	.set CYREG_UDB_W8_D07, 0x400f0027
 2963              	.set CYREG_UDB_W8_D10, 0x400f0030
 2964              	.set CYFLD_UDB_W8_D1__OFFSET, 0x00000000
 2965              	.set CYFLD_UDB_W8_D1__SIZE, 0x00000008
 2966              	.set CYREG_UDB_W8_D11, 0x400f0031
 2967              	.set CYREG_UDB_W8_D12, 0x400f0032
 2968              	.set CYREG_UDB_W8_D13, 0x400f0033
 2969              	.set CYREG_UDB_W8_D14, 0x400f0034
 2970              	.set CYREG_UDB_W8_D15, 0x400f0035
 2971              	.set CYREG_UDB_W8_D16, 0x400f0036
 2972              	.set CYREG_UDB_W8_D17, 0x400f0037
 2973              	.set CYREG_UDB_W8_F00, 0x400f0040
 2974              	.set CYFLD_UDB_W8_F0__OFFSET, 0x00000000
 2975              	.set CYFLD_UDB_W8_F0__SIZE, 0x00000008
 2976              	.set CYREG_UDB_W8_F01, 0x400f0041
 2977              	.set CYREG_UDB_W8_F02, 0x400f0042
 2978              	.set CYREG_UDB_W8_F03, 0x400f0043
 2979              	.set CYREG_UDB_W8_F04, 0x400f0044
 2980              	.set CYREG_UDB_W8_F05, 0x400f0045
 2981              	.set CYREG_UDB_W8_F06, 0x400f0046
 2982              	.set CYREG_UDB_W8_F07, 0x400f0047
 2983              	.set CYREG_UDB_W8_F10, 0x400f0050
 2984              	.set CYFLD_UDB_W8_F1__OFFSET, 0x00000000
 2985              	.set CYFLD_UDB_W8_F1__SIZE, 0x00000008
 2986              	.set CYREG_UDB_W8_F11, 0x400f0051
 2987              	.set CYREG_UDB_W8_F12, 0x400f0052
 2988              	.set CYREG_UDB_W8_F13, 0x400f0053
 2989              	.set CYREG_UDB_W8_F14, 0x400f0054
 2990              	.set CYREG_UDB_W8_F15, 0x400f0055
 2991              	.set CYREG_UDB_W8_F16, 0x400f0056
 2992              	.set CYREG_UDB_W8_F17, 0x400f0057
 2993              	.set CYREG_UDB_W8_ST0, 0x400f0060
 2994              	.set CYFLD_UDB_W8_ST__OFFSET, 0x00000000
 2995              	.set CYFLD_UDB_W8_ST__SIZE, 0x00000008
 2996              	.set CYREG_UDB_W8_ST1, 0x400f0061
 2997              	.set CYREG_UDB_W8_ST2, 0x400f0062
 2998              	.set CYREG_UDB_W8_ST3, 0x400f0063
 2999              	.set CYREG_UDB_W8_ST4, 0x400f0064
 3000              	.set CYREG_UDB_W8_ST5, 0x400f0065
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 54


 3001              	.set CYREG_UDB_W8_ST6, 0x400f0066
 3002              	.set CYREG_UDB_W8_ST7, 0x400f0067
 3003              	.set CYREG_UDB_W8_CTL0, 0x400f0070
 3004              	.set CYFLD_UDB_W8_CTL__OFFSET, 0x00000000
 3005              	.set CYFLD_UDB_W8_CTL__SIZE, 0x00000008
 3006              	.set CYREG_UDB_W8_CTL1, 0x400f0071
 3007              	.set CYREG_UDB_W8_CTL2, 0x400f0072
 3008              	.set CYREG_UDB_W8_CTL3, 0x400f0073
 3009              	.set CYREG_UDB_W8_CTL4, 0x400f0074
 3010              	.set CYREG_UDB_W8_CTL5, 0x400f0075
 3011              	.set CYREG_UDB_W8_CTL6, 0x400f0076
 3012              	.set CYREG_UDB_W8_CTL7, 0x400f0077
 3013              	.set CYREG_UDB_W8_MSK0, 0x400f0080
 3014              	.set CYFLD_UDB_W8_MSK__OFFSET, 0x00000000
 3015              	.set CYFLD_UDB_W8_MSK__SIZE, 0x00000007
 3016              	.set CYREG_UDB_W8_MSK1, 0x400f0081
 3017              	.set CYREG_UDB_W8_MSK2, 0x400f0082
 3018              	.set CYREG_UDB_W8_MSK3, 0x400f0083
 3019              	.set CYREG_UDB_W8_MSK4, 0x400f0084
 3020              	.set CYREG_UDB_W8_MSK5, 0x400f0085
 3021              	.set CYREG_UDB_W8_MSK6, 0x400f0086
 3022              	.set CYREG_UDB_W8_MSK7, 0x400f0087
 3023              	.set CYREG_UDB_W8_ACTL0, 0x400f0090
 3024              	.set CYFLD_UDB_W8_FIFO0_CLR__OFFSET, 0x00000000
 3025              	.set CYFLD_UDB_W8_FIFO0_CLR__SIZE, 0x00000001
 3026              	.set CYVAL_UDB_W8_FIFO0_CLR_NORMAL, 0x00000000
 3027              	.set CYVAL_UDB_W8_FIFO0_CLR_CLEAR, 0x00000001
 3028              	.set CYFLD_UDB_W8_FIFO1_CLR__OFFSET, 0x00000001
 3029              	.set CYFLD_UDB_W8_FIFO1_CLR__SIZE, 0x00000001
 3030              	.set CYVAL_UDB_W8_FIFO1_CLR_NORMAL, 0x00000000
 3031              	.set CYVAL_UDB_W8_FIFO1_CLR_CLEAR, 0x00000001
 3032              	.set CYFLD_UDB_W8_FIFO0_LVL__OFFSET, 0x00000002
 3033              	.set CYFLD_UDB_W8_FIFO0_LVL__SIZE, 0x00000001
 3034              	.set CYVAL_UDB_W8_FIFO0_LVL_NORMAL, 0x00000000
 3035              	.set CYVAL_UDB_W8_FIFO0_LVL_MID, 0x00000001
 3036              	.set CYFLD_UDB_W8_FIFO1_LVL__OFFSET, 0x00000003
 3037              	.set CYFLD_UDB_W8_FIFO1_LVL__SIZE, 0x00000001
 3038              	.set CYVAL_UDB_W8_FIFO1_LVL_NORMAL, 0x00000000
 3039              	.set CYVAL_UDB_W8_FIFO1_LVL_MID, 0x00000001
 3040              	.set CYFLD_UDB_W8_INT_EN__OFFSET, 0x00000004
 3041              	.set CYFLD_UDB_W8_INT_EN__SIZE, 0x00000001
 3042              	.set CYVAL_UDB_W8_INT_EN_DISABLE, 0x00000000
 3043              	.set CYVAL_UDB_W8_INT_EN_ENABLE, 0x00000001
 3044              	.set CYFLD_UDB_W8_CNT_START__OFFSET, 0x00000005
 3045              	.set CYFLD_UDB_W8_CNT_START__SIZE, 0x00000001
 3046              	.set CYVAL_UDB_W8_CNT_START_DISABLE, 0x00000000
 3047              	.set CYVAL_UDB_W8_CNT_START_ENABLE, 0x00000001
 3048              	.set CYREG_UDB_W8_ACTL1, 0x400f0091
 3049              	.set CYREG_UDB_W8_ACTL2, 0x400f0092
 3050              	.set CYREG_UDB_W8_ACTL3, 0x400f0093
 3051              	.set CYREG_UDB_W8_ACTL4, 0x400f0094
 3052              	.set CYREG_UDB_W8_ACTL5, 0x400f0095
 3053              	.set CYREG_UDB_W8_ACTL6, 0x400f0096
 3054              	.set CYREG_UDB_W8_ACTL7, 0x400f0097
 3055              	.set CYREG_UDB_W8_MC0, 0x400f00a0
 3056              	.set CYFLD_UDB_W8_PLD0_MC__OFFSET, 0x00000000
 3057              	.set CYFLD_UDB_W8_PLD0_MC__SIZE, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 55


 3058              	.set CYFLD_UDB_W8_PLD1_MC__OFFSET, 0x00000004
 3059              	.set CYFLD_UDB_W8_PLD1_MC__SIZE, 0x00000004
 3060              	.set CYREG_UDB_W8_MC1, 0x400f00a1
 3061              	.set CYREG_UDB_W8_MC2, 0x400f00a2
 3062              	.set CYREG_UDB_W8_MC3, 0x400f00a3
 3063              	.set CYREG_UDB_W8_MC4, 0x400f00a4
 3064              	.set CYREG_UDB_W8_MC5, 0x400f00a5
 3065              	.set CYREG_UDB_W8_MC6, 0x400f00a6
 3066              	.set CYREG_UDB_W8_MC7, 0x400f00a7
 3067              	.set CYDEV_UDB_CAT16_BASE, 0x400f1000
 3068              	.set CYDEV_UDB_CAT16_SIZE, 0x00001000
 3069              	.set CYREG_UDB_CAT16_A0, 0x400f1000
 3070              	.set CYFLD_UDB_CAT16_A0__OFFSET, 0x00000000
 3071              	.set CYFLD_UDB_CAT16_A0__SIZE, 0x00000008
 3072              	.set CYFLD_UDB_CAT16_A1__OFFSET, 0x00000008
 3073              	.set CYFLD_UDB_CAT16_A1__SIZE, 0x00000008
 3074              	.set CYREG_UDB_CAT16_A1, 0x400f1002
 3075              	.set CYREG_UDB_CAT16_A2, 0x400f1004
 3076              	.set CYREG_UDB_CAT16_A3, 0x400f1006
 3077              	.set CYREG_UDB_CAT16_A4, 0x400f1008
 3078              	.set CYREG_UDB_CAT16_A5, 0x400f100a
 3079              	.set CYREG_UDB_CAT16_A6, 0x400f100c
 3080              	.set CYREG_UDB_CAT16_A7, 0x400f100e
 3081              	.set CYREG_UDB_CAT16_D0, 0x400f1040
 3082              	.set CYFLD_UDB_CAT16_D0__OFFSET, 0x00000000
 3083              	.set CYFLD_UDB_CAT16_D0__SIZE, 0x00000008
 3084              	.set CYFLD_UDB_CAT16_D1__OFFSET, 0x00000008
 3085              	.set CYFLD_UDB_CAT16_D1__SIZE, 0x00000008
 3086              	.set CYREG_UDB_CAT16_D1, 0x400f1042
 3087              	.set CYREG_UDB_CAT16_D2, 0x400f1044
 3088              	.set CYREG_UDB_CAT16_D3, 0x400f1046
 3089              	.set CYREG_UDB_CAT16_D4, 0x400f1048
 3090              	.set CYREG_UDB_CAT16_D5, 0x400f104a
 3091              	.set CYREG_UDB_CAT16_D6, 0x400f104c
 3092              	.set CYREG_UDB_CAT16_D7, 0x400f104e
 3093              	.set CYREG_UDB_CAT16_F0, 0x400f1080
 3094              	.set CYFLD_UDB_CAT16_F0__OFFSET, 0x00000000
 3095              	.set CYFLD_UDB_CAT16_F0__SIZE, 0x00000008
 3096              	.set CYFLD_UDB_CAT16_F1__OFFSET, 0x00000008
 3097              	.set CYFLD_UDB_CAT16_F1__SIZE, 0x00000008
 3098              	.set CYREG_UDB_CAT16_F1, 0x400f1082
 3099              	.set CYREG_UDB_CAT16_F2, 0x400f1084
 3100              	.set CYREG_UDB_CAT16_F3, 0x400f1086
 3101              	.set CYREG_UDB_CAT16_F4, 0x400f1088
 3102              	.set CYREG_UDB_CAT16_F5, 0x400f108a
 3103              	.set CYREG_UDB_CAT16_F6, 0x400f108c
 3104              	.set CYREG_UDB_CAT16_F7, 0x400f108e
 3105              	.set CYREG_UDB_CAT16_CTL_ST0, 0x400f10c0
 3106              	.set CYFLD_UDB_CAT16_ST__OFFSET, 0x00000000
 3107              	.set CYFLD_UDB_CAT16_ST__SIZE, 0x00000008
 3108              	.set CYFLD_UDB_CAT16_CTL__OFFSET, 0x00000008
 3109              	.set CYFLD_UDB_CAT16_CTL__SIZE, 0x00000008
 3110              	.set CYREG_UDB_CAT16_CTL_ST1, 0x400f10c2
 3111              	.set CYREG_UDB_CAT16_CTL_ST2, 0x400f10c4
 3112              	.set CYREG_UDB_CAT16_CTL_ST3, 0x400f10c6
 3113              	.set CYREG_UDB_CAT16_CTL_ST4, 0x400f10c8
 3114              	.set CYREG_UDB_CAT16_CTL_ST5, 0x400f10ca
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 56


 3115              	.set CYREG_UDB_CAT16_CTL_ST6, 0x400f10cc
 3116              	.set CYREG_UDB_CAT16_CTL_ST7, 0x400f10ce
 3117              	.set CYREG_UDB_CAT16_ACTL_MSK0, 0x400f1100
 3118              	.set CYFLD_UDB_CAT16_MSK__OFFSET, 0x00000000
 3119              	.set CYFLD_UDB_CAT16_MSK__SIZE, 0x00000008
 3120              	.set CYFLD_UDB_CAT16_FIFO0_CLR__OFFSET, 0x00000008
 3121              	.set CYFLD_UDB_CAT16_FIFO0_CLR__SIZE, 0x00000001
 3122              	.set CYVAL_UDB_CAT16_FIFO0_CLR_NORMAL, 0x00000000
 3123              	.set CYVAL_UDB_CAT16_FIFO0_CLR_CLEAR, 0x00000001
 3124              	.set CYFLD_UDB_CAT16_FIFO1_CLR__OFFSET, 0x00000009
 3125              	.set CYFLD_UDB_CAT16_FIFO1_CLR__SIZE, 0x00000001
 3126              	.set CYVAL_UDB_CAT16_FIFO1_CLR_NORMAL, 0x00000000
 3127              	.set CYVAL_UDB_CAT16_FIFO1_CLR_CLEAR, 0x00000001
 3128              	.set CYFLD_UDB_CAT16_FIFO0_LVL__OFFSET, 0x0000000a
 3129              	.set CYFLD_UDB_CAT16_FIFO0_LVL__SIZE, 0x00000001
 3130              	.set CYVAL_UDB_CAT16_FIFO0_LVL_NORMAL, 0x00000000
 3131              	.set CYVAL_UDB_CAT16_FIFO0_LVL_MID, 0x00000001
 3132              	.set CYFLD_UDB_CAT16_FIFO1_LVL__OFFSET, 0x0000000b
 3133              	.set CYFLD_UDB_CAT16_FIFO1_LVL__SIZE, 0x00000001
 3134              	.set CYVAL_UDB_CAT16_FIFO1_LVL_NORMAL, 0x00000000
 3135              	.set CYVAL_UDB_CAT16_FIFO1_LVL_MID, 0x00000001
 3136              	.set CYFLD_UDB_CAT16_INT_EN__OFFSET, 0x0000000c
 3137              	.set CYFLD_UDB_CAT16_INT_EN__SIZE, 0x00000001
 3138              	.set CYVAL_UDB_CAT16_INT_EN_DISABLE, 0x00000000
 3139              	.set CYVAL_UDB_CAT16_INT_EN_ENABLE, 0x00000001
 3140              	.set CYFLD_UDB_CAT16_CNT_START__OFFSET, 0x0000000d
 3141              	.set CYFLD_UDB_CAT16_CNT_START__SIZE, 0x00000001
 3142              	.set CYVAL_UDB_CAT16_CNT_START_DISABLE, 0x00000000
 3143              	.set CYVAL_UDB_CAT16_CNT_START_ENABLE, 0x00000001
 3144              	.set CYREG_UDB_CAT16_ACTL_MSK1, 0x400f1102
 3145              	.set CYREG_UDB_CAT16_ACTL_MSK2, 0x400f1104
 3146              	.set CYREG_UDB_CAT16_ACTL_MSK3, 0x400f1106
 3147              	.set CYREG_UDB_CAT16_ACTL_MSK4, 0x400f1108
 3148              	.set CYREG_UDB_CAT16_ACTL_MSK5, 0x400f110a
 3149              	.set CYREG_UDB_CAT16_ACTL_MSK6, 0x400f110c
 3150              	.set CYREG_UDB_CAT16_ACTL_MSK7, 0x400f110e
 3151              	.set CYREG_UDB_CAT16_MC0, 0x400f1140
 3152              	.set CYFLD_UDB_CAT16_PLD0_MC__OFFSET, 0x00000000
 3153              	.set CYFLD_UDB_CAT16_PLD0_MC__SIZE, 0x00000004
 3154              	.set CYFLD_UDB_CAT16_PLD1_MC__OFFSET, 0x00000004
 3155              	.set CYFLD_UDB_CAT16_PLD1_MC__SIZE, 0x00000004
 3156              	.set CYREG_UDB_CAT16_MC1, 0x400f1142
 3157              	.set CYREG_UDB_CAT16_MC2, 0x400f1144
 3158              	.set CYREG_UDB_CAT16_MC3, 0x400f1146
 3159              	.set CYREG_UDB_CAT16_MC4, 0x400f1148
 3160              	.set CYREG_UDB_CAT16_MC5, 0x400f114a
 3161              	.set CYREG_UDB_CAT16_MC6, 0x400f114c
 3162              	.set CYREG_UDB_CAT16_MC7, 0x400f114e
 3163              	.set CYDEV_UDB_W16_BASE, 0x400f1000
 3164              	.set CYDEV_UDB_W16_SIZE, 0x00001000
 3165              	.set CYREG_UDB_W16_A00, 0x400f1000
 3166              	.set CYFLD_UDB_W16_A0_LS__OFFSET, 0x00000000
 3167              	.set CYFLD_UDB_W16_A0_LS__SIZE, 0x00000008
 3168              	.set CYFLD_UDB_W16_A0_MS__OFFSET, 0x00000008
 3169              	.set CYFLD_UDB_W16_A0_MS__SIZE, 0x00000008
 3170              	.set CYREG_UDB_W16_A01, 0x400f1002
 3171              	.set CYREG_UDB_W16_A02, 0x400f1004
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 57


 3172              	.set CYREG_UDB_W16_A03, 0x400f1006
 3173              	.set CYREG_UDB_W16_A04, 0x400f1008
 3174              	.set CYREG_UDB_W16_A05, 0x400f100a
 3175              	.set CYREG_UDB_W16_A06, 0x400f100c
 3176              	.set CYREG_UDB_W16_A10, 0x400f1020
 3177              	.set CYFLD_UDB_W16_A1_LS__OFFSET, 0x00000000
 3178              	.set CYFLD_UDB_W16_A1_LS__SIZE, 0x00000008
 3179              	.set CYFLD_UDB_W16_A1_MS__OFFSET, 0x00000008
 3180              	.set CYFLD_UDB_W16_A1_MS__SIZE, 0x00000008
 3181              	.set CYREG_UDB_W16_A11, 0x400f1022
 3182              	.set CYREG_UDB_W16_A12, 0x400f1024
 3183              	.set CYREG_UDB_W16_A13, 0x400f1026
 3184              	.set CYREG_UDB_W16_A14, 0x400f1028
 3185              	.set CYREG_UDB_W16_A15, 0x400f102a
 3186              	.set CYREG_UDB_W16_A16, 0x400f102c
 3187              	.set CYREG_UDB_W16_D00, 0x400f1040
 3188              	.set CYFLD_UDB_W16_D0_LS__OFFSET, 0x00000000
 3189              	.set CYFLD_UDB_W16_D0_LS__SIZE, 0x00000008
 3190              	.set CYFLD_UDB_W16_D0_MS__OFFSET, 0x00000008
 3191              	.set CYFLD_UDB_W16_D0_MS__SIZE, 0x00000008
 3192              	.set CYREG_UDB_W16_D01, 0x400f1042
 3193              	.set CYREG_UDB_W16_D02, 0x400f1044
 3194              	.set CYREG_UDB_W16_D03, 0x400f1046
 3195              	.set CYREG_UDB_W16_D04, 0x400f1048
 3196              	.set CYREG_UDB_W16_D05, 0x400f104a
 3197              	.set CYREG_UDB_W16_D06, 0x400f104c
 3198              	.set CYREG_UDB_W16_D10, 0x400f1060
 3199              	.set CYFLD_UDB_W16_D1_LS__OFFSET, 0x00000000
 3200              	.set CYFLD_UDB_W16_D1_LS__SIZE, 0x00000008
 3201              	.set CYFLD_UDB_W16_D1_MS__OFFSET, 0x00000008
 3202              	.set CYFLD_UDB_W16_D1_MS__SIZE, 0x00000008
 3203              	.set CYREG_UDB_W16_D11, 0x400f1062
 3204              	.set CYREG_UDB_W16_D12, 0x400f1064
 3205              	.set CYREG_UDB_W16_D13, 0x400f1066
 3206              	.set CYREG_UDB_W16_D14, 0x400f1068
 3207              	.set CYREG_UDB_W16_D15, 0x400f106a
 3208              	.set CYREG_UDB_W16_D16, 0x400f106c
 3209              	.set CYREG_UDB_W16_F00, 0x400f1080
 3210              	.set CYFLD_UDB_W16_F0_LS__OFFSET, 0x00000000
 3211              	.set CYFLD_UDB_W16_F0_LS__SIZE, 0x00000008
 3212              	.set CYFLD_UDB_W16_F0_MS__OFFSET, 0x00000008
 3213              	.set CYFLD_UDB_W16_F0_MS__SIZE, 0x00000008
 3214              	.set CYREG_UDB_W16_F01, 0x400f1082
 3215              	.set CYREG_UDB_W16_F02, 0x400f1084
 3216              	.set CYREG_UDB_W16_F03, 0x400f1086
 3217              	.set CYREG_UDB_W16_F04, 0x400f1088
 3218              	.set CYREG_UDB_W16_F05, 0x400f108a
 3219              	.set CYREG_UDB_W16_F06, 0x400f108c
 3220              	.set CYREG_UDB_W16_F10, 0x400f10a0
 3221              	.set CYFLD_UDB_W16_F1_LS__OFFSET, 0x00000000
 3222              	.set CYFLD_UDB_W16_F1_LS__SIZE, 0x00000008
 3223              	.set CYFLD_UDB_W16_F1_MS__OFFSET, 0x00000008
 3224              	.set CYFLD_UDB_W16_F1_MS__SIZE, 0x00000008
 3225              	.set CYREG_UDB_W16_F11, 0x400f10a2
 3226              	.set CYREG_UDB_W16_F12, 0x400f10a4
 3227              	.set CYREG_UDB_W16_F13, 0x400f10a6
 3228              	.set CYREG_UDB_W16_F14, 0x400f10a8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 58


 3229              	.set CYREG_UDB_W16_F15, 0x400f10aa
 3230              	.set CYREG_UDB_W16_F16, 0x400f10ac
 3231              	.set CYREG_UDB_W16_ST0, 0x400f10c0
 3232              	.set CYFLD_UDB_W16_ST_LS__OFFSET, 0x00000000
 3233              	.set CYFLD_UDB_W16_ST_LS__SIZE, 0x00000008
 3234              	.set CYFLD_UDB_W16_ST_MS__OFFSET, 0x00000008
 3235              	.set CYFLD_UDB_W16_ST_MS__SIZE, 0x00000008
 3236              	.set CYREG_UDB_W16_ST1, 0x400f10c2
 3237              	.set CYREG_UDB_W16_ST2, 0x400f10c4
 3238              	.set CYREG_UDB_W16_ST3, 0x400f10c6
 3239              	.set CYREG_UDB_W16_ST4, 0x400f10c8
 3240              	.set CYREG_UDB_W16_ST5, 0x400f10ca
 3241              	.set CYREG_UDB_W16_ST6, 0x400f10cc
 3242              	.set CYREG_UDB_W16_CTL0, 0x400f10e0
 3243              	.set CYFLD_UDB_W16_CTL_LS__OFFSET, 0x00000000
 3244              	.set CYFLD_UDB_W16_CTL_LS__SIZE, 0x00000008
 3245              	.set CYFLD_UDB_W16_CTL_MS__OFFSET, 0x00000008
 3246              	.set CYFLD_UDB_W16_CTL_MS__SIZE, 0x00000008
 3247              	.set CYREG_UDB_W16_CTL1, 0x400f10e2
 3248              	.set CYREG_UDB_W16_CTL2, 0x400f10e4
 3249              	.set CYREG_UDB_W16_CTL3, 0x400f10e6
 3250              	.set CYREG_UDB_W16_CTL4, 0x400f10e8
 3251              	.set CYREG_UDB_W16_CTL5, 0x400f10ea
 3252              	.set CYREG_UDB_W16_CTL6, 0x400f10ec
 3253              	.set CYREG_UDB_W16_MSK0, 0x400f1100
 3254              	.set CYFLD_UDB_W16_MSK_LS__OFFSET, 0x00000000
 3255              	.set CYFLD_UDB_W16_MSK_LS__SIZE, 0x00000007
 3256              	.set CYFLD_UDB_W16_MSK_MS__OFFSET, 0x00000008
 3257              	.set CYFLD_UDB_W16_MSK_MS__SIZE, 0x00000007
 3258              	.set CYREG_UDB_W16_MSK1, 0x400f1102
 3259              	.set CYREG_UDB_W16_MSK2, 0x400f1104
 3260              	.set CYREG_UDB_W16_MSK3, 0x400f1106
 3261              	.set CYREG_UDB_W16_MSK4, 0x400f1108
 3262              	.set CYREG_UDB_W16_MSK5, 0x400f110a
 3263              	.set CYREG_UDB_W16_MSK6, 0x400f110c
 3264              	.set CYREG_UDB_W16_ACTL0, 0x400f1120
 3265              	.set CYFLD_UDB_W16_FIFO0_CLR_LS__OFFSET, 0x00000000
 3266              	.set CYFLD_UDB_W16_FIFO0_CLR_LS__SIZE, 0x00000001
 3267              	.set CYVAL_UDB_W16_FIFO0_CLR_LS_NORMAL, 0x00000000
 3268              	.set CYVAL_UDB_W16_FIFO0_CLR_LS_CLEAR, 0x00000001
 3269              	.set CYFLD_UDB_W16_FIFO1_CLR_LS__OFFSET, 0x00000001
 3270              	.set CYFLD_UDB_W16_FIFO1_CLR_LS__SIZE, 0x00000001
 3271              	.set CYVAL_UDB_W16_FIFO1_CLR_LS_NORMAL, 0x00000000
 3272              	.set CYVAL_UDB_W16_FIFO1_CLR_LS_CLEAR, 0x00000001
 3273              	.set CYFLD_UDB_W16_FIFO0_LVL_LS__OFFSET, 0x00000002
 3274              	.set CYFLD_UDB_W16_FIFO0_LVL_LS__SIZE, 0x00000001
 3275              	.set CYVAL_UDB_W16_FIFO0_LVL_LS_NORMAL, 0x00000000
 3276              	.set CYVAL_UDB_W16_FIFO0_LVL_LS_MID, 0x00000001
 3277              	.set CYFLD_UDB_W16_FIFO1_LVL_LS__OFFSET, 0x00000003
 3278              	.set CYFLD_UDB_W16_FIFO1_LVL_LS__SIZE, 0x00000001
 3279              	.set CYVAL_UDB_W16_FIFO1_LVL_LS_NORMAL, 0x00000000
 3280              	.set CYVAL_UDB_W16_FIFO1_LVL_LS_MID, 0x00000001
 3281              	.set CYFLD_UDB_W16_INT_EN_LS__OFFSET, 0x00000004
 3282              	.set CYFLD_UDB_W16_INT_EN_LS__SIZE, 0x00000001
 3283              	.set CYVAL_UDB_W16_INT_EN_LS_DISABLE, 0x00000000
 3284              	.set CYVAL_UDB_W16_INT_EN_LS_ENABLE, 0x00000001
 3285              	.set CYFLD_UDB_W16_CNT_START_LS__OFFSET, 0x00000005
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 59


 3286              	.set CYFLD_UDB_W16_CNT_START_LS__SIZE, 0x00000001
 3287              	.set CYVAL_UDB_W16_CNT_START_LS_DISABLE, 0x00000000
 3288              	.set CYVAL_UDB_W16_CNT_START_LS_ENABLE, 0x00000001
 3289              	.set CYFLD_UDB_W16_FIFO0_CLR_MS__OFFSET, 0x00000008
 3290              	.set CYFLD_UDB_W16_FIFO0_CLR_MS__SIZE, 0x00000001
 3291              	.set CYVAL_UDB_W16_FIFO0_CLR_MS_NORMAL, 0x00000000
 3292              	.set CYVAL_UDB_W16_FIFO0_CLR_MS_CLEAR, 0x00000001
 3293              	.set CYFLD_UDB_W16_FIFO1_CLR_MS__OFFSET, 0x00000009
 3294              	.set CYFLD_UDB_W16_FIFO1_CLR_MS__SIZE, 0x00000001
 3295              	.set CYVAL_UDB_W16_FIFO1_CLR_MS_NORMAL, 0x00000000
 3296              	.set CYVAL_UDB_W16_FIFO1_CLR_MS_CLEAR, 0x00000001
 3297              	.set CYFLD_UDB_W16_FIFO0_LVL_MS__OFFSET, 0x0000000a
 3298              	.set CYFLD_UDB_W16_FIFO0_LVL_MS__SIZE, 0x00000001
 3299              	.set CYVAL_UDB_W16_FIFO0_LVL_MS_NORMAL, 0x00000000
 3300              	.set CYVAL_UDB_W16_FIFO0_LVL_MS_MID, 0x00000001
 3301              	.set CYFLD_UDB_W16_FIFO1_LVL_MS__OFFSET, 0x0000000b
 3302              	.set CYFLD_UDB_W16_FIFO1_LVL_MS__SIZE, 0x00000001
 3303              	.set CYVAL_UDB_W16_FIFO1_LVL_MS_NORMAL, 0x00000000
 3304              	.set CYVAL_UDB_W16_FIFO1_LVL_MS_MID, 0x00000001
 3305              	.set CYFLD_UDB_W16_INT_EN_MS__OFFSET, 0x0000000c
 3306              	.set CYFLD_UDB_W16_INT_EN_MS__SIZE, 0x00000001
 3307              	.set CYVAL_UDB_W16_INT_EN_MS_DISABLE, 0x00000000
 3308              	.set CYVAL_UDB_W16_INT_EN_MS_ENABLE, 0x00000001
 3309              	.set CYFLD_UDB_W16_CNT_START_MS__OFFSET, 0x0000000d
 3310              	.set CYFLD_UDB_W16_CNT_START_MS__SIZE, 0x00000001
 3311              	.set CYVAL_UDB_W16_CNT_START_MS_DISABLE, 0x00000000
 3312              	.set CYVAL_UDB_W16_CNT_START_MS_ENABLE, 0x00000001
 3313              	.set CYREG_UDB_W16_ACTL1, 0x400f1122
 3314              	.set CYREG_UDB_W16_ACTL2, 0x400f1124
 3315              	.set CYREG_UDB_W16_ACTL3, 0x400f1126
 3316              	.set CYREG_UDB_W16_ACTL4, 0x400f1128
 3317              	.set CYREG_UDB_W16_ACTL5, 0x400f112a
 3318              	.set CYREG_UDB_W16_ACTL6, 0x400f112c
 3319              	.set CYREG_UDB_W16_MC0, 0x400f1140
 3320              	.set CYFLD_UDB_W16_PLD0_MC_LS__OFFSET, 0x00000000
 3321              	.set CYFLD_UDB_W16_PLD0_MC_LS__SIZE, 0x00000004
 3322              	.set CYFLD_UDB_W16_PLD1_MC_LS__OFFSET, 0x00000004
 3323              	.set CYFLD_UDB_W16_PLD1_MC_LS__SIZE, 0x00000004
 3324              	.set CYFLD_UDB_W16_PLD0_MC_MS__OFFSET, 0x00000008
 3325              	.set CYFLD_UDB_W16_PLD0_MC_MS__SIZE, 0x00000004
 3326              	.set CYFLD_UDB_W16_PLD1_MC_MS__OFFSET, 0x0000000c
 3327              	.set CYFLD_UDB_W16_PLD1_MC_MS__SIZE, 0x00000004
 3328              	.set CYREG_UDB_W16_MC1, 0x400f1142
 3329              	.set CYREG_UDB_W16_MC2, 0x400f1144
 3330              	.set CYREG_UDB_W16_MC3, 0x400f1146
 3331              	.set CYREG_UDB_W16_MC4, 0x400f1148
 3332              	.set CYREG_UDB_W16_MC5, 0x400f114a
 3333              	.set CYREG_UDB_W16_MC6, 0x400f114c
 3334              	.set CYDEV_UDB_W32_BASE, 0x400f2000
 3335              	.set CYDEV_UDB_W32_SIZE, 0x00001000
 3336              	.set CYREG_UDB_W32_A00, 0x400f2000
 3337              	.set CYFLD_UDB_W32_A0_0__OFFSET, 0x00000000
 3338              	.set CYFLD_UDB_W32_A0_0__SIZE, 0x00000008
 3339              	.set CYFLD_UDB_W32_A0_1__OFFSET, 0x00000008
 3340              	.set CYFLD_UDB_W32_A0_1__SIZE, 0x00000008
 3341              	.set CYFLD_UDB_W32_A0_2__OFFSET, 0x00000010
 3342              	.set CYFLD_UDB_W32_A0_2__SIZE, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 60


 3343              	.set CYFLD_UDB_W32_A0_3__OFFSET, 0x00000018
 3344              	.set CYFLD_UDB_W32_A0_3__SIZE, 0x00000008
 3345              	.set CYREG_UDB_W32_A01, 0x400f2004
 3346              	.set CYREG_UDB_W32_A02, 0x400f2008
 3347              	.set CYREG_UDB_W32_A03, 0x400f200c
 3348              	.set CYREG_UDB_W32_A04, 0x400f2010
 3349              	.set CYREG_UDB_W32_A10, 0x400f2040
 3350              	.set CYFLD_UDB_W32_A1_0__OFFSET, 0x00000000
 3351              	.set CYFLD_UDB_W32_A1_0__SIZE, 0x00000008
 3352              	.set CYFLD_UDB_W32_A1_1__OFFSET, 0x00000008
 3353              	.set CYFLD_UDB_W32_A1_1__SIZE, 0x00000008
 3354              	.set CYFLD_UDB_W32_A1_2__OFFSET, 0x00000010
 3355              	.set CYFLD_UDB_W32_A1_2__SIZE, 0x00000008
 3356              	.set CYFLD_UDB_W32_A1_3__OFFSET, 0x00000018
 3357              	.set CYFLD_UDB_W32_A1_3__SIZE, 0x00000008
 3358              	.set CYREG_UDB_W32_A11, 0x400f2044
 3359              	.set CYREG_UDB_W32_A12, 0x400f2048
 3360              	.set CYREG_UDB_W32_A13, 0x400f204c
 3361              	.set CYREG_UDB_W32_A14, 0x400f2050
 3362              	.set CYREG_UDB_W32_D00, 0x400f2080
 3363              	.set CYFLD_UDB_W32_D0_0__OFFSET, 0x00000000
 3364              	.set CYFLD_UDB_W32_D0_0__SIZE, 0x00000008
 3365              	.set CYFLD_UDB_W32_D0_1__OFFSET, 0x00000008
 3366              	.set CYFLD_UDB_W32_D0_1__SIZE, 0x00000008
 3367              	.set CYFLD_UDB_W32_D0_2__OFFSET, 0x00000010
 3368              	.set CYFLD_UDB_W32_D0_2__SIZE, 0x00000008
 3369              	.set CYFLD_UDB_W32_D0_3__OFFSET, 0x00000018
 3370              	.set CYFLD_UDB_W32_D0_3__SIZE, 0x00000008
 3371              	.set CYREG_UDB_W32_D01, 0x400f2084
 3372              	.set CYREG_UDB_W32_D02, 0x400f2088
 3373              	.set CYREG_UDB_W32_D03, 0x400f208c
 3374              	.set CYREG_UDB_W32_D04, 0x400f2090
 3375              	.set CYREG_UDB_W32_D10, 0x400f20c0
 3376              	.set CYFLD_UDB_W32_D1_0__OFFSET, 0x00000000
 3377              	.set CYFLD_UDB_W32_D1_0__SIZE, 0x00000008
 3378              	.set CYFLD_UDB_W32_D1_1__OFFSET, 0x00000008
 3379              	.set CYFLD_UDB_W32_D1_1__SIZE, 0x00000008
 3380              	.set CYFLD_UDB_W32_D1_2__OFFSET, 0x00000010
 3381              	.set CYFLD_UDB_W32_D1_2__SIZE, 0x00000008
 3382              	.set CYFLD_UDB_W32_D1_3__OFFSET, 0x00000018
 3383              	.set CYFLD_UDB_W32_D1_3__SIZE, 0x00000008
 3384              	.set CYREG_UDB_W32_D11, 0x400f20c4
 3385              	.set CYREG_UDB_W32_D12, 0x400f20c8
 3386              	.set CYREG_UDB_W32_D13, 0x400f20cc
 3387              	.set CYREG_UDB_W32_D14, 0x400f20d0
 3388              	.set CYREG_UDB_W32_F00, 0x400f2100
 3389              	.set CYFLD_UDB_W32_F0_0__OFFSET, 0x00000000
 3390              	.set CYFLD_UDB_W32_F0_0__SIZE, 0x00000008
 3391              	.set CYFLD_UDB_W32_F0_1__OFFSET, 0x00000008
 3392              	.set CYFLD_UDB_W32_F0_1__SIZE, 0x00000008
 3393              	.set CYFLD_UDB_W32_F0_2__OFFSET, 0x00000010
 3394              	.set CYFLD_UDB_W32_F0_2__SIZE, 0x00000008
 3395              	.set CYFLD_UDB_W32_F0_3__OFFSET, 0x00000018
 3396              	.set CYFLD_UDB_W32_F0_3__SIZE, 0x00000008
 3397              	.set CYREG_UDB_W32_F01, 0x400f2104
 3398              	.set CYREG_UDB_W32_F02, 0x400f2108
 3399              	.set CYREG_UDB_W32_F03, 0x400f210c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 61


 3400              	.set CYREG_UDB_W32_F04, 0x400f2110
 3401              	.set CYREG_UDB_W32_F10, 0x400f2140
 3402              	.set CYFLD_UDB_W32_F1_0__OFFSET, 0x00000000
 3403              	.set CYFLD_UDB_W32_F1_0__SIZE, 0x00000008
 3404              	.set CYFLD_UDB_W32_F1_1__OFFSET, 0x00000008
 3405              	.set CYFLD_UDB_W32_F1_1__SIZE, 0x00000008
 3406              	.set CYFLD_UDB_W32_F1_2__OFFSET, 0x00000010
 3407              	.set CYFLD_UDB_W32_F1_2__SIZE, 0x00000008
 3408              	.set CYFLD_UDB_W32_F1_3__OFFSET, 0x00000018
 3409              	.set CYFLD_UDB_W32_F1_3__SIZE, 0x00000008
 3410              	.set CYREG_UDB_W32_F11, 0x400f2144
 3411              	.set CYREG_UDB_W32_F12, 0x400f2148
 3412              	.set CYREG_UDB_W32_F13, 0x400f214c
 3413              	.set CYREG_UDB_W32_F14, 0x400f2150
 3414              	.set CYREG_UDB_W32_ST0, 0x400f2180
 3415              	.set CYFLD_UDB_W32_ST_0__OFFSET, 0x00000000
 3416              	.set CYFLD_UDB_W32_ST_0__SIZE, 0x00000008
 3417              	.set CYFLD_UDB_W32_ST_1__OFFSET, 0x00000008
 3418              	.set CYFLD_UDB_W32_ST_1__SIZE, 0x00000008
 3419              	.set CYFLD_UDB_W32_ST_2__OFFSET, 0x00000010
 3420              	.set CYFLD_UDB_W32_ST_2__SIZE, 0x00000008
 3421              	.set CYFLD_UDB_W32_ST_3__OFFSET, 0x00000018
 3422              	.set CYFLD_UDB_W32_ST_3__SIZE, 0x00000008
 3423              	.set CYREG_UDB_W32_ST1, 0x400f2184
 3424              	.set CYREG_UDB_W32_ST2, 0x400f2188
 3425              	.set CYREG_UDB_W32_ST3, 0x400f218c
 3426              	.set CYREG_UDB_W32_ST4, 0x400f2190
 3427              	.set CYREG_UDB_W32_CTL0, 0x400f21c0
 3428              	.set CYFLD_UDB_W32_CTL_0__OFFSET, 0x00000000
 3429              	.set CYFLD_UDB_W32_CTL_0__SIZE, 0x00000008
 3430              	.set CYFLD_UDB_W32_CTL_1__OFFSET, 0x00000008
 3431              	.set CYFLD_UDB_W32_CTL_1__SIZE, 0x00000008
 3432              	.set CYFLD_UDB_W32_CTL_2__OFFSET, 0x00000010
 3433              	.set CYFLD_UDB_W32_CTL_2__SIZE, 0x00000008
 3434              	.set CYFLD_UDB_W32_CTL_3__OFFSET, 0x00000018
 3435              	.set CYFLD_UDB_W32_CTL_3__SIZE, 0x00000008
 3436              	.set CYREG_UDB_W32_CTL1, 0x400f21c4
 3437              	.set CYREG_UDB_W32_CTL2, 0x400f21c8
 3438              	.set CYREG_UDB_W32_CTL3, 0x400f21cc
 3439              	.set CYREG_UDB_W32_CTL4, 0x400f21d0
 3440              	.set CYREG_UDB_W32_MSK0, 0x400f2200
 3441              	.set CYFLD_UDB_W32_MSK_0__OFFSET, 0x00000000
 3442              	.set CYFLD_UDB_W32_MSK_0__SIZE, 0x00000007
 3443              	.set CYFLD_UDB_W32_MSK_1__OFFSET, 0x00000008
 3444              	.set CYFLD_UDB_W32_MSK_1__SIZE, 0x00000007
 3445              	.set CYFLD_UDB_W32_MSK_2__OFFSET, 0x00000010
 3446              	.set CYFLD_UDB_W32_MSK_2__SIZE, 0x00000007
 3447              	.set CYFLD_UDB_W32_MSK_3__OFFSET, 0x00000018
 3448              	.set CYFLD_UDB_W32_MSK_3__SIZE, 0x00000007
 3449              	.set CYREG_UDB_W32_MSK1, 0x400f2204
 3450              	.set CYREG_UDB_W32_MSK2, 0x400f2208
 3451              	.set CYREG_UDB_W32_MSK3, 0x400f220c
 3452              	.set CYREG_UDB_W32_MSK4, 0x400f2210
 3453              	.set CYREG_UDB_W32_ACTL0, 0x400f2240
 3454              	.set CYFLD_UDB_W32_FIFO0_CLR_0__OFFSET, 0x00000000
 3455              	.set CYFLD_UDB_W32_FIFO0_CLR_0__SIZE, 0x00000001
 3456              	.set CYVAL_UDB_W32_FIFO0_CLR_0_NORMAL, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 62


 3457              	.set CYVAL_UDB_W32_FIFO0_CLR_0_CLEAR, 0x00000001
 3458              	.set CYFLD_UDB_W32_FIFO1_CLR_0__OFFSET, 0x00000001
 3459              	.set CYFLD_UDB_W32_FIFO1_CLR_0__SIZE, 0x00000001
 3460              	.set CYVAL_UDB_W32_FIFO1_CLR_0_NORMAL, 0x00000000
 3461              	.set CYVAL_UDB_W32_FIFO1_CLR_0_CLEAR, 0x00000001
 3462              	.set CYFLD_UDB_W32_FIFO0_LVL_0__OFFSET, 0x00000002
 3463              	.set CYFLD_UDB_W32_FIFO0_LVL_0__SIZE, 0x00000001
 3464              	.set CYVAL_UDB_W32_FIFO0_LVL_0_NORMAL, 0x00000000
 3465              	.set CYVAL_UDB_W32_FIFO0_LVL_0_MID, 0x00000001
 3466              	.set CYFLD_UDB_W32_FIFO1_LVL_0__OFFSET, 0x00000003
 3467              	.set CYFLD_UDB_W32_FIFO1_LVL_0__SIZE, 0x00000001
 3468              	.set CYVAL_UDB_W32_FIFO1_LVL_0_NORMAL, 0x00000000
 3469              	.set CYVAL_UDB_W32_FIFO1_LVL_0_MID, 0x00000001
 3470              	.set CYFLD_UDB_W32_INT_EN_0__OFFSET, 0x00000004
 3471              	.set CYFLD_UDB_W32_INT_EN_0__SIZE, 0x00000001
 3472              	.set CYVAL_UDB_W32_INT_EN_0_DISABLE, 0x00000000
 3473              	.set CYVAL_UDB_W32_INT_EN_0_ENABLE, 0x00000001
 3474              	.set CYFLD_UDB_W32_CNT_START_0__OFFSET, 0x00000005
 3475              	.set CYFLD_UDB_W32_CNT_START_0__SIZE, 0x00000001
 3476              	.set CYVAL_UDB_W32_CNT_START_0_DISABLE, 0x00000000
 3477              	.set CYVAL_UDB_W32_CNT_START_0_ENABLE, 0x00000001
 3478              	.set CYFLD_UDB_W32_FIFO0_CLR_1__OFFSET, 0x00000008
 3479              	.set CYFLD_UDB_W32_FIFO0_CLR_1__SIZE, 0x00000001
 3480              	.set CYVAL_UDB_W32_FIFO0_CLR_1_NORMAL, 0x00000000
 3481              	.set CYVAL_UDB_W32_FIFO0_CLR_1_CLEAR, 0x00000001
 3482              	.set CYFLD_UDB_W32_FIFO1_CLR_1__OFFSET, 0x00000009
 3483              	.set CYFLD_UDB_W32_FIFO1_CLR_1__SIZE, 0x00000001
 3484              	.set CYVAL_UDB_W32_FIFO1_CLR_1_NORMAL, 0x00000000
 3485              	.set CYVAL_UDB_W32_FIFO1_CLR_1_CLEAR, 0x00000001
 3486              	.set CYFLD_UDB_W32_FIFO0_LVL_1__OFFSET, 0x0000000a
 3487              	.set CYFLD_UDB_W32_FIFO0_LVL_1__SIZE, 0x00000001
 3488              	.set CYVAL_UDB_W32_FIFO0_LVL_1_NORMAL, 0x00000000
 3489              	.set CYVAL_UDB_W32_FIFO0_LVL_1_MID, 0x00000001
 3490              	.set CYFLD_UDB_W32_FIFO1_LVL_1__OFFSET, 0x0000000b
 3491              	.set CYFLD_UDB_W32_FIFO1_LVL_1__SIZE, 0x00000001
 3492              	.set CYVAL_UDB_W32_FIFO1_LVL_1_NORMAL, 0x00000000
 3493              	.set CYVAL_UDB_W32_FIFO1_LVL_1_MID, 0x00000001
 3494              	.set CYFLD_UDB_W32_INT_EN_1__OFFSET, 0x0000000c
 3495              	.set CYFLD_UDB_W32_INT_EN_1__SIZE, 0x00000001
 3496              	.set CYVAL_UDB_W32_INT_EN_1_DISABLE, 0x00000000
 3497              	.set CYVAL_UDB_W32_INT_EN_1_ENABLE, 0x00000001
 3498              	.set CYFLD_UDB_W32_CNT_START_1__OFFSET, 0x0000000d
 3499              	.set CYFLD_UDB_W32_CNT_START_1__SIZE, 0x00000001
 3500              	.set CYVAL_UDB_W32_CNT_START_1_DISABLE, 0x00000000
 3501              	.set CYVAL_UDB_W32_CNT_START_1_ENABLE, 0x00000001
 3502              	.set CYFLD_UDB_W32_FIFO0_CLR_2__OFFSET, 0x00000010
 3503              	.set CYFLD_UDB_W32_FIFO0_CLR_2__SIZE, 0x00000001
 3504              	.set CYVAL_UDB_W32_FIFO0_CLR_2_NORMAL, 0x00000000
 3505              	.set CYVAL_UDB_W32_FIFO0_CLR_2_CLEAR, 0x00000001
 3506              	.set CYFLD_UDB_W32_FIFO1_CLR_2__OFFSET, 0x00000011
 3507              	.set CYFLD_UDB_W32_FIFO1_CLR_2__SIZE, 0x00000001
 3508              	.set CYVAL_UDB_W32_FIFO1_CLR_2_NORMAL, 0x00000000
 3509              	.set CYVAL_UDB_W32_FIFO1_CLR_2_CLEAR, 0x00000001
 3510              	.set CYFLD_UDB_W32_FIFO0_LVL_2__OFFSET, 0x00000012
 3511              	.set CYFLD_UDB_W32_FIFO0_LVL_2__SIZE, 0x00000001
 3512              	.set CYVAL_UDB_W32_FIFO0_LVL_2_NORMAL, 0x00000000
 3513              	.set CYVAL_UDB_W32_FIFO0_LVL_2_MID, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 63


 3514              	.set CYFLD_UDB_W32_FIFO1_LVL_2__OFFSET, 0x00000013
 3515              	.set CYFLD_UDB_W32_FIFO1_LVL_2__SIZE, 0x00000001
 3516              	.set CYVAL_UDB_W32_FIFO1_LVL_2_NORMAL, 0x00000000
 3517              	.set CYVAL_UDB_W32_FIFO1_LVL_2_MID, 0x00000001
 3518              	.set CYFLD_UDB_W32_INT_EN_2__OFFSET, 0x00000014
 3519              	.set CYFLD_UDB_W32_INT_EN_2__SIZE, 0x00000001
 3520              	.set CYVAL_UDB_W32_INT_EN_2_DISABLE, 0x00000000
 3521              	.set CYVAL_UDB_W32_INT_EN_2_ENABLE, 0x00000001
 3522              	.set CYFLD_UDB_W32_CNT_START_2__OFFSET, 0x00000015
 3523              	.set CYFLD_UDB_W32_CNT_START_2__SIZE, 0x00000001
 3524              	.set CYVAL_UDB_W32_CNT_START_2_DISABLE, 0x00000000
 3525              	.set CYVAL_UDB_W32_CNT_START_2_ENABLE, 0x00000001
 3526              	.set CYFLD_UDB_W32_FIFO0_CLR_3__OFFSET, 0x00000018
 3527              	.set CYFLD_UDB_W32_FIFO0_CLR_3__SIZE, 0x00000001
 3528              	.set CYVAL_UDB_W32_FIFO0_CLR_3_NORMAL, 0x00000000
 3529              	.set CYVAL_UDB_W32_FIFO0_CLR_3_CLEAR, 0x00000001
 3530              	.set CYFLD_UDB_W32_FIFO1_CLR_3__OFFSET, 0x00000019
 3531              	.set CYFLD_UDB_W32_FIFO1_CLR_3__SIZE, 0x00000001
 3532              	.set CYVAL_UDB_W32_FIFO1_CLR_3_NORMAL, 0x00000000
 3533              	.set CYVAL_UDB_W32_FIFO1_CLR_3_CLEAR, 0x00000001
 3534              	.set CYFLD_UDB_W32_FIFO0_LVL_3__OFFSET, 0x0000001a
 3535              	.set CYFLD_UDB_W32_FIFO0_LVL_3__SIZE, 0x00000001
 3536              	.set CYVAL_UDB_W32_FIFO0_LVL_3_NORMAL, 0x00000000
 3537              	.set CYVAL_UDB_W32_FIFO0_LVL_3_MID, 0x00000001
 3538              	.set CYFLD_UDB_W32_FIFO1_LVL_3__OFFSET, 0x0000001b
 3539              	.set CYFLD_UDB_W32_FIFO1_LVL_3__SIZE, 0x00000001
 3540              	.set CYVAL_UDB_W32_FIFO1_LVL_3_NORMAL, 0x00000000
 3541              	.set CYVAL_UDB_W32_FIFO1_LVL_3_MID, 0x00000001
 3542              	.set CYFLD_UDB_W32_INT_EN_3__OFFSET, 0x0000001c
 3543              	.set CYFLD_UDB_W32_INT_EN_3__SIZE, 0x00000001
 3544              	.set CYVAL_UDB_W32_INT_EN_3_DISABLE, 0x00000000
 3545              	.set CYVAL_UDB_W32_INT_EN_3_ENABLE, 0x00000001
 3546              	.set CYFLD_UDB_W32_CNT_START_3__OFFSET, 0x0000001d
 3547              	.set CYFLD_UDB_W32_CNT_START_3__SIZE, 0x00000001
 3548              	.set CYVAL_UDB_W32_CNT_START_3_DISABLE, 0x00000000
 3549              	.set CYVAL_UDB_W32_CNT_START_3_ENABLE, 0x00000001
 3550              	.set CYREG_UDB_W32_ACTL1, 0x400f2244
 3551              	.set CYREG_UDB_W32_ACTL2, 0x400f2248
 3552              	.set CYREG_UDB_W32_ACTL3, 0x400f224c
 3553              	.set CYREG_UDB_W32_ACTL4, 0x400f2250
 3554              	.set CYREG_UDB_W32_MC0, 0x400f2280
 3555              	.set CYFLD_UDB_W32_PLD0_MC_0__OFFSET, 0x00000000
 3556              	.set CYFLD_UDB_W32_PLD0_MC_0__SIZE, 0x00000004
 3557              	.set CYFLD_UDB_W32_PLD1_MC_0__OFFSET, 0x00000004
 3558              	.set CYFLD_UDB_W32_PLD1_MC_0__SIZE, 0x00000004
 3559              	.set CYFLD_UDB_W32_PLD0_MC_1__OFFSET, 0x00000008
 3560              	.set CYFLD_UDB_W32_PLD0_MC_1__SIZE, 0x00000004
 3561              	.set CYFLD_UDB_W32_PLD1_MC_1__OFFSET, 0x0000000c
 3562              	.set CYFLD_UDB_W32_PLD1_MC_1__SIZE, 0x00000004
 3563              	.set CYFLD_UDB_W32_PLD0_MC_2__OFFSET, 0x00000010
 3564              	.set CYFLD_UDB_W32_PLD0_MC_2__SIZE, 0x00000004
 3565              	.set CYFLD_UDB_W32_PLD1_MC_2__OFFSET, 0x00000014
 3566              	.set CYFLD_UDB_W32_PLD1_MC_2__SIZE, 0x00000004
 3567              	.set CYFLD_UDB_W32_PLD0_MC_3__OFFSET, 0x00000018
 3568              	.set CYFLD_UDB_W32_PLD0_MC_3__SIZE, 0x00000004
 3569              	.set CYFLD_UDB_W32_PLD1_MC_3__OFFSET, 0x0000001c
 3570              	.set CYFLD_UDB_W32_PLD1_MC_3__SIZE, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 64


 3571              	.set CYREG_UDB_W32_MC1, 0x400f2284
 3572              	.set CYREG_UDB_W32_MC2, 0x400f2288
 3573              	.set CYREG_UDB_W32_MC3, 0x400f228c
 3574              	.set CYREG_UDB_W32_MC4, 0x400f2290
 3575              	.set CYDEV_UDB_P0_BASE, 0x400f3000
 3576              	.set CYDEV_UDB_P0_SIZE, 0x00000200
 3577              	.set CYDEV_UDB_P0_U0_BASE, 0x400f3000
 3578              	.set CYDEV_UDB_P0_U0_SIZE, 0x00000080
 3579              	.set CYREG_UDB_P0_U0_PLD_IT0, 0x400f3000
 3580              	.set CYFLD_UDB_P_U_PLD0_ITxC_0__OFFSET, 0x00000000
 3581              	.set CYFLD_UDB_P_U_PLD0_ITxC_0__SIZE, 0x00000001
 3582              	.set CYFLD_UDB_P_U_PLD0_ITxC_1__OFFSET, 0x00000001
 3583              	.set CYFLD_UDB_P_U_PLD0_ITxC_1__SIZE, 0x00000001
 3584              	.set CYFLD_UDB_P_U_PLD0_ITxC_2__OFFSET, 0x00000002
 3585              	.set CYFLD_UDB_P_U_PLD0_ITxC_2__SIZE, 0x00000001
 3586              	.set CYFLD_UDB_P_U_PLD0_ITxC_3__OFFSET, 0x00000003
 3587              	.set CYFLD_UDB_P_U_PLD0_ITxC_3__SIZE, 0x00000001
 3588              	.set CYFLD_UDB_P_U_PLD0_ITxC_4__OFFSET, 0x00000004
 3589              	.set CYFLD_UDB_P_U_PLD0_ITxC_4__SIZE, 0x00000001
 3590              	.set CYFLD_UDB_P_U_PLD0_ITxC_5__OFFSET, 0x00000005
 3591              	.set CYFLD_UDB_P_U_PLD0_ITxC_5__SIZE, 0x00000001
 3592              	.set CYFLD_UDB_P_U_PLD0_ITxC_6__OFFSET, 0x00000006
 3593              	.set CYFLD_UDB_P_U_PLD0_ITxC_6__SIZE, 0x00000001
 3594              	.set CYFLD_UDB_P_U_PLD0_ITxC_7__OFFSET, 0x00000007
 3595              	.set CYFLD_UDB_P_U_PLD0_ITxC_7__SIZE, 0x00000001
 3596              	.set CYFLD_UDB_P_U_PLD1_ITxC_0__OFFSET, 0x00000008
 3597              	.set CYFLD_UDB_P_U_PLD1_ITxC_0__SIZE, 0x00000001
 3598              	.set CYFLD_UDB_P_U_PLD1_ITxC_1__OFFSET, 0x00000009
 3599              	.set CYFLD_UDB_P_U_PLD1_ITxC_1__SIZE, 0x00000001
 3600              	.set CYFLD_UDB_P_U_PLD1_ITxC_2__OFFSET, 0x0000000a
 3601              	.set CYFLD_UDB_P_U_PLD1_ITxC_2__SIZE, 0x00000001
 3602              	.set CYFLD_UDB_P_U_PLD1_ITxC_3__OFFSET, 0x0000000b
 3603              	.set CYFLD_UDB_P_U_PLD1_ITxC_3__SIZE, 0x00000001
 3604              	.set CYFLD_UDB_P_U_PLD1_ITxC_4__OFFSET, 0x0000000c
 3605              	.set CYFLD_UDB_P_U_PLD1_ITxC_4__SIZE, 0x00000001
 3606              	.set CYFLD_UDB_P_U_PLD1_ITxC_5__OFFSET, 0x0000000d
 3607              	.set CYFLD_UDB_P_U_PLD1_ITxC_5__SIZE, 0x00000001
 3608              	.set CYFLD_UDB_P_U_PLD1_ITxC_6__OFFSET, 0x0000000e
 3609              	.set CYFLD_UDB_P_U_PLD1_ITxC_6__SIZE, 0x00000001
 3610              	.set CYFLD_UDB_P_U_PLD1_ITxC_7__OFFSET, 0x0000000f
 3611              	.set CYFLD_UDB_P_U_PLD1_ITxC_7__SIZE, 0x00000001
 3612              	.set CYFLD_UDB_P_U_PLD0_ITxT_0__OFFSET, 0x00000010
 3613              	.set CYFLD_UDB_P_U_PLD0_ITxT_0__SIZE, 0x00000001
 3614              	.set CYFLD_UDB_P_U_PLD0_ITxT_1__OFFSET, 0x00000011
 3615              	.set CYFLD_UDB_P_U_PLD0_ITxT_1__SIZE, 0x00000001
 3616              	.set CYFLD_UDB_P_U_PLD0_ITxT_2__OFFSET, 0x00000012
 3617              	.set CYFLD_UDB_P_U_PLD0_ITxT_2__SIZE, 0x00000001
 3618              	.set CYFLD_UDB_P_U_PLD0_ITxT_3__OFFSET, 0x00000013
 3619              	.set CYFLD_UDB_P_U_PLD0_ITxT_3__SIZE, 0x00000001
 3620              	.set CYFLD_UDB_P_U_PLD0_ITxT_4__OFFSET, 0x00000014
 3621              	.set CYFLD_UDB_P_U_PLD0_ITxT_4__SIZE, 0x00000001
 3622              	.set CYFLD_UDB_P_U_PLD0_ITxT_5__OFFSET, 0x00000015
 3623              	.set CYFLD_UDB_P_U_PLD0_ITxT_5__SIZE, 0x00000001
 3624              	.set CYFLD_UDB_P_U_PLD0_ITxT_6__OFFSET, 0x00000016
 3625              	.set CYFLD_UDB_P_U_PLD0_ITxT_6__SIZE, 0x00000001
 3626              	.set CYFLD_UDB_P_U_PLD0_ITxT_7__OFFSET, 0x00000017
 3627              	.set CYFLD_UDB_P_U_PLD0_ITxT_7__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 65


 3628              	.set CYFLD_UDB_P_U_PLD1_ITxT_0__OFFSET, 0x00000018
 3629              	.set CYFLD_UDB_P_U_PLD1_ITxT_0__SIZE, 0x00000001
 3630              	.set CYFLD_UDB_P_U_PLD1_ITxT_1__OFFSET, 0x00000019
 3631              	.set CYFLD_UDB_P_U_PLD1_ITxT_1__SIZE, 0x00000001
 3632              	.set CYFLD_UDB_P_U_PLD1_ITxT_2__OFFSET, 0x0000001a
 3633              	.set CYFLD_UDB_P_U_PLD1_ITxT_2__SIZE, 0x00000001
 3634              	.set CYFLD_UDB_P_U_PLD1_ITxT_3__OFFSET, 0x0000001b
 3635              	.set CYFLD_UDB_P_U_PLD1_ITxT_3__SIZE, 0x00000001
 3636              	.set CYFLD_UDB_P_U_PLD1_ITxT_4__OFFSET, 0x0000001c
 3637              	.set CYFLD_UDB_P_U_PLD1_ITxT_4__SIZE, 0x00000001
 3638              	.set CYFLD_UDB_P_U_PLD1_ITxT_5__OFFSET, 0x0000001d
 3639              	.set CYFLD_UDB_P_U_PLD1_ITxT_5__SIZE, 0x00000001
 3640              	.set CYFLD_UDB_P_U_PLD1_ITxT_6__OFFSET, 0x0000001e
 3641              	.set CYFLD_UDB_P_U_PLD1_ITxT_6__SIZE, 0x00000001
 3642              	.set CYFLD_UDB_P_U_PLD1_ITxT_7__OFFSET, 0x0000001f
 3643              	.set CYFLD_UDB_P_U_PLD1_ITxT_7__SIZE, 0x00000001
 3644              	.set CYREG_UDB_P0_U0_PLD_IT1, 0x400f3004
 3645              	.set CYREG_UDB_P0_U0_PLD_IT2, 0x400f3008
 3646              	.set CYREG_UDB_P0_U0_PLD_IT3, 0x400f300c
 3647              	.set CYREG_UDB_P0_U0_PLD_IT4, 0x400f3010
 3648              	.set CYREG_UDB_P0_U0_PLD_IT5, 0x400f3014
 3649              	.set CYREG_UDB_P0_U0_PLD_IT6, 0x400f3018
 3650              	.set CYREG_UDB_P0_U0_PLD_IT7, 0x400f301c
 3651              	.set CYREG_UDB_P0_U0_PLD_IT8, 0x400f3020
 3652              	.set CYREG_UDB_P0_U0_PLD_IT9, 0x400f3024
 3653              	.set CYREG_UDB_P0_U0_PLD_IT10, 0x400f3028
 3654              	.set CYREG_UDB_P0_U0_PLD_IT11, 0x400f302c
 3655              	.set CYREG_UDB_P0_U0_PLD_ORT0, 0x400f3030
 3656              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_0__OFFSET, 0x00000000
 3657              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_0__SIZE, 0x00000001
 3658              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_1__OFFSET, 0x00000001
 3659              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_1__SIZE, 0x00000001
 3660              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_2__OFFSET, 0x00000002
 3661              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_2__SIZE, 0x00000001
 3662              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_3__OFFSET, 0x00000003
 3663              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_3__SIZE, 0x00000001
 3664              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_4__OFFSET, 0x00000004
 3665              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_4__SIZE, 0x00000001
 3666              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_5__OFFSET, 0x00000005
 3667              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_5__SIZE, 0x00000001
 3668              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_6__OFFSET, 0x00000006
 3669              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_6__SIZE, 0x00000001
 3670              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_7__OFFSET, 0x00000007
 3671              	.set CYFLD_UDB_P_U_PLD0_ORT_PTx_7__SIZE, 0x00000001
 3672              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_0__OFFSET, 0x00000008
 3673              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_0__SIZE, 0x00000001
 3674              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_1__OFFSET, 0x00000009
 3675              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_1__SIZE, 0x00000001
 3676              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_2__OFFSET, 0x0000000a
 3677              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_2__SIZE, 0x00000001
 3678              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_3__OFFSET, 0x0000000b
 3679              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_3__SIZE, 0x00000001
 3680              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_4__OFFSET, 0x0000000c
 3681              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_4__SIZE, 0x00000001
 3682              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_5__OFFSET, 0x0000000d
 3683              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_5__SIZE, 0x00000001
 3684              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_6__OFFSET, 0x0000000e
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 66


 3685              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_6__SIZE, 0x00000001
 3686              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_7__OFFSET, 0x0000000f
 3687              	.set CYFLD_UDB_P_U_PLD1_ORT_PTx_7__SIZE, 0x00000001
 3688              	.set CYREG_UDB_P0_U0_PLD_ORT1, 0x400f3032
 3689              	.set CYREG_UDB_P0_U0_PLD_ORT2, 0x400f3034
 3690              	.set CYREG_UDB_P0_U0_PLD_ORT3, 0x400f3036
 3691              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_CEN_CONST, 0x400f3038
 3692              	.set CYFLD_UDB_P_U_PLD0_MC0_CEN__OFFSET, 0x00000000
 3693              	.set CYFLD_UDB_P_U_PLD0_MC0_CEN__SIZE, 0x00000001
 3694              	.set CYVAL_UDB_P_U_PLD0_MC0_CEN_DISABLE, 0x00000000
 3695              	.set CYVAL_UDB_P_U_PLD0_MC0_CEN_ENABLE, 0x00000001
 3696              	.set CYFLD_UDB_P_U_PLD0_MC0_DFF_C__OFFSET, 0x00000001
 3697              	.set CYFLD_UDB_P_U_PLD0_MC0_DFF_C__SIZE, 0x00000001
 3698              	.set CYVAL_UDB_P_U_PLD0_MC0_DFF_C_NOINV, 0x00000000
 3699              	.set CYVAL_UDB_P_U_PLD0_MC0_DFF_C_INVERTED, 0x00000001
 3700              	.set CYFLD_UDB_P_U_PLD0_MC1_CEN__OFFSET, 0x00000002
 3701              	.set CYFLD_UDB_P_U_PLD0_MC1_CEN__SIZE, 0x00000001
 3702              	.set CYVAL_UDB_P_U_PLD0_MC1_CEN_DISABLE, 0x00000000
 3703              	.set CYVAL_UDB_P_U_PLD0_MC1_CEN_ENABLE, 0x00000001
 3704              	.set CYFLD_UDB_P_U_PLD0_MC1_DFF_C__OFFSET, 0x00000003
 3705              	.set CYFLD_UDB_P_U_PLD0_MC1_DFF_C__SIZE, 0x00000001
 3706              	.set CYVAL_UDB_P_U_PLD0_MC1_DFF_C_NOINV, 0x00000000
 3707              	.set CYVAL_UDB_P_U_PLD0_MC1_DFF_C_INVERTED, 0x00000001
 3708              	.set CYFLD_UDB_P_U_PLD0_MC2_CEN__OFFSET, 0x00000004
 3709              	.set CYFLD_UDB_P_U_PLD0_MC2_CEN__SIZE, 0x00000001
 3710              	.set CYVAL_UDB_P_U_PLD0_MC2_CEN_DISABLE, 0x00000000
 3711              	.set CYVAL_UDB_P_U_PLD0_MC2_CEN_ENABLE, 0x00000001
 3712              	.set CYFLD_UDB_P_U_PLD0_MC2_DFF_C__OFFSET, 0x00000005
 3713              	.set CYFLD_UDB_P_U_PLD0_MC2_DFF_C__SIZE, 0x00000001
 3714              	.set CYVAL_UDB_P_U_PLD0_MC2_DFF_C_NOINV, 0x00000000
 3715              	.set CYVAL_UDB_P_U_PLD0_MC2_DFF_C_INVERTED, 0x00000001
 3716              	.set CYFLD_UDB_P_U_PLD0_MC3_CEN__OFFSET, 0x00000006
 3717              	.set CYFLD_UDB_P_U_PLD0_MC3_CEN__SIZE, 0x00000001
 3718              	.set CYVAL_UDB_P_U_PLD0_MC3_CEN_DISABLE, 0x00000000
 3719              	.set CYVAL_UDB_P_U_PLD0_MC3_CEN_ENABLE, 0x00000001
 3720              	.set CYFLD_UDB_P_U_PLD0_MC3_DFF_C__OFFSET, 0x00000007
 3721              	.set CYFLD_UDB_P_U_PLD0_MC3_DFF_C__SIZE, 0x00000001
 3722              	.set CYVAL_UDB_P_U_PLD0_MC3_DFF_C_NOINV, 0x00000000
 3723              	.set CYVAL_UDB_P_U_PLD0_MC3_DFF_C_INVERTED, 0x00000001
 3724              	.set CYFLD_UDB_P_U_PLD1_MC0_CEN__OFFSET, 0x00000008
 3725              	.set CYFLD_UDB_P_U_PLD1_MC0_CEN__SIZE, 0x00000001
 3726              	.set CYVAL_UDB_P_U_PLD1_MC0_CEN_DISABLE, 0x00000000
 3727              	.set CYVAL_UDB_P_U_PLD1_MC0_CEN_ENABLE, 0x00000001
 3728              	.set CYFLD_UDB_P_U_PLD1_MC0_DFF_C__OFFSET, 0x00000009
 3729              	.set CYFLD_UDB_P_U_PLD1_MC0_DFF_C__SIZE, 0x00000001
 3730              	.set CYVAL_UDB_P_U_PLD1_MC0_DFF_C_NOINV, 0x00000000
 3731              	.set CYVAL_UDB_P_U_PLD1_MC0_DFF_C_INVERTED, 0x00000001
 3732              	.set CYFLD_UDB_P_U_PLD1_MC1_CEN__OFFSET, 0x0000000a
 3733              	.set CYFLD_UDB_P_U_PLD1_MC1_CEN__SIZE, 0x00000001
 3734              	.set CYVAL_UDB_P_U_PLD1_MC1_CEN_DISABLE, 0x00000000
 3735              	.set CYVAL_UDB_P_U_PLD1_MC1_CEN_ENABLE, 0x00000001
 3736              	.set CYFLD_UDB_P_U_PLD1_MC1_DFF_C__OFFSET, 0x0000000b
 3737              	.set CYFLD_UDB_P_U_PLD1_MC1_DFF_C__SIZE, 0x00000001
 3738              	.set CYVAL_UDB_P_U_PLD1_MC1_DFF_C_NOINV, 0x00000000
 3739              	.set CYVAL_UDB_P_U_PLD1_MC1_DFF_C_INVERTED, 0x00000001
 3740              	.set CYFLD_UDB_P_U_PLD1_MC2_CEN__OFFSET, 0x0000000c
 3741              	.set CYFLD_UDB_P_U_PLD1_MC2_CEN__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 67


 3742              	.set CYVAL_UDB_P_U_PLD1_MC2_CEN_DISABLE, 0x00000000
 3743              	.set CYVAL_UDB_P_U_PLD1_MC2_CEN_ENABLE, 0x00000001
 3744              	.set CYFLD_UDB_P_U_PLD1_MC2_DFF_C__OFFSET, 0x0000000d
 3745              	.set CYFLD_UDB_P_U_PLD1_MC2_DFF_C__SIZE, 0x00000001
 3746              	.set CYVAL_UDB_P_U_PLD1_MC2_DFF_C_NOINV, 0x00000000
 3747              	.set CYVAL_UDB_P_U_PLD1_MC2_DFF_C_INVERTED, 0x00000001
 3748              	.set CYFLD_UDB_P_U_PLD1_MC3_CEN__OFFSET, 0x0000000e
 3749              	.set CYFLD_UDB_P_U_PLD1_MC3_CEN__SIZE, 0x00000001
 3750              	.set CYVAL_UDB_P_U_PLD1_MC3_CEN_DISABLE, 0x00000000
 3751              	.set CYVAL_UDB_P_U_PLD1_MC3_CEN_ENABLE, 0x00000001
 3752              	.set CYFLD_UDB_P_U_PLD1_MC3_DFF_C__OFFSET, 0x0000000f
 3753              	.set CYFLD_UDB_P_U_PLD1_MC3_DFF_C__SIZE, 0x00000001
 3754              	.set CYVAL_UDB_P_U_PLD1_MC3_DFF_C_NOINV, 0x00000000
 3755              	.set CYVAL_UDB_P_U_PLD1_MC3_DFF_C_INVERTED, 0x00000001
 3756              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_XORFB, 0x400f303a
 3757              	.set CYFLD_UDB_P_U_PLD0_MC0_XORFB__OFFSET, 0x00000000
 3758              	.set CYFLD_UDB_P_U_PLD0_MC0_XORFB__SIZE, 0x00000002
 3759              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_DFF, 0x00000000
 3760              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_CARRY, 0x00000001
 3761              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_H, 0x00000002
 3762              	.set CYVAL_UDB_P_U_PLD0_MC0_XORFB_TFF_L, 0x00000003
 3763              	.set CYFLD_UDB_P_U_PLD0_MC1_XORFB__OFFSET, 0x00000002
 3764              	.set CYFLD_UDB_P_U_PLD0_MC1_XORFB__SIZE, 0x00000002
 3765              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_DFF, 0x00000000
 3766              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_CARRY, 0x00000001
 3767              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_H, 0x00000002
 3768              	.set CYVAL_UDB_P_U_PLD0_MC1_XORFB_TFF_L, 0x00000003
 3769              	.set CYFLD_UDB_P_U_PLD0_MC2_XORFB__OFFSET, 0x00000004
 3770              	.set CYFLD_UDB_P_U_PLD0_MC2_XORFB__SIZE, 0x00000002
 3771              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_DFF, 0x00000000
 3772              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_CARRY, 0x00000001
 3773              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_H, 0x00000002
 3774              	.set CYVAL_UDB_P_U_PLD0_MC2_XORFB_TFF_L, 0x00000003
 3775              	.set CYFLD_UDB_P_U_PLD0_MC3_XORFB__OFFSET, 0x00000006
 3776              	.set CYFLD_UDB_P_U_PLD0_MC3_XORFB__SIZE, 0x00000002
 3777              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_DFF, 0x00000000
 3778              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_CARRY, 0x00000001
 3779              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_H, 0x00000002
 3780              	.set CYVAL_UDB_P_U_PLD0_MC3_XORFB_TFF_L, 0x00000003
 3781              	.set CYFLD_UDB_P_U_PLD1_MC0_XORFB__OFFSET, 0x00000008
 3782              	.set CYFLD_UDB_P_U_PLD1_MC0_XORFB__SIZE, 0x00000002
 3783              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_DFF, 0x00000000
 3784              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_CARRY, 0x00000001
 3785              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_H, 0x00000002
 3786              	.set CYVAL_UDB_P_U_PLD1_MC0_XORFB_TFF_L, 0x00000003
 3787              	.set CYFLD_UDB_P_U_PLD1_MC1_XORFB__OFFSET, 0x0000000a
 3788              	.set CYFLD_UDB_P_U_PLD1_MC1_XORFB__SIZE, 0x00000002
 3789              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_DFF, 0x00000000
 3790              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_CARRY, 0x00000001
 3791              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_H, 0x00000002
 3792              	.set CYVAL_UDB_P_U_PLD1_MC1_XORFB_TFF_L, 0x00000003
 3793              	.set CYFLD_UDB_P_U_PLD1_MC2_XORFB__OFFSET, 0x0000000c
 3794              	.set CYFLD_UDB_P_U_PLD1_MC2_XORFB__SIZE, 0x00000002
 3795              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_DFF, 0x00000000
 3796              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_CARRY, 0x00000001
 3797              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_H, 0x00000002
 3798              	.set CYVAL_UDB_P_U_PLD1_MC2_XORFB_TFF_L, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 68


 3799              	.set CYFLD_UDB_P_U_PLD1_MC3_XORFB__OFFSET, 0x0000000e
 3800              	.set CYFLD_UDB_P_U_PLD1_MC3_XORFB__SIZE, 0x00000002
 3801              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_DFF, 0x00000000
 3802              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_CARRY, 0x00000001
 3803              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_H, 0x00000002
 3804              	.set CYVAL_UDB_P_U_PLD1_MC3_XORFB_TFF_L, 0x00000003
 3805              	.set CYREG_UDB_P0_U0_PLD_MC_SET_RESET, 0x400f303c
 3806              	.set CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__OFFSET, 0x00000000
 3807              	.set CYFLD_UDB_P_U_PLD0_MC0_SET_SEL__SIZE, 0x00000001
 3808              	.set CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_DISABLE, 0x00000000
 3809              	.set CYVAL_UDB_P_U_PLD0_MC0_SET_SEL_ENABLE, 0x00000001
 3810              	.set CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__OFFSET, 0x00000001
 3811              	.set CYFLD_UDB_P_U_PLD0_MC0_RESET_SEL__SIZE, 0x00000001
 3812              	.set CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_DISABLE, 0x00000000
 3813              	.set CYVAL_UDB_P_U_PLD0_MC0_RESET_SEL_ENABLE, 0x00000001
 3814              	.set CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__OFFSET, 0x00000002
 3815              	.set CYFLD_UDB_P_U_PLD0_MC1_SET_SEL__SIZE, 0x00000001
 3816              	.set CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_DISABLE, 0x00000000
 3817              	.set CYVAL_UDB_P_U_PLD0_MC1_SET_SEL_ENABLE, 0x00000001
 3818              	.set CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__OFFSET, 0x00000003
 3819              	.set CYFLD_UDB_P_U_PLD0_MC1_RESET_SEL__SIZE, 0x00000001
 3820              	.set CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_DISABLE, 0x00000000
 3821              	.set CYVAL_UDB_P_U_PLD0_MC1_RESET_SEL_ENABLE, 0x00000001
 3822              	.set CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__OFFSET, 0x00000004
 3823              	.set CYFLD_UDB_P_U_PLD0_MC2_SET_SEL__SIZE, 0x00000001
 3824              	.set CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_DISABLE, 0x00000000
 3825              	.set CYVAL_UDB_P_U_PLD0_MC2_SET_SEL_ENABLE, 0x00000001
 3826              	.set CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__OFFSET, 0x00000005
 3827              	.set CYFLD_UDB_P_U_PLD0_MC2_RESET_SEL__SIZE, 0x00000001
 3828              	.set CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_DISABLE, 0x00000000
 3829              	.set CYVAL_UDB_P_U_PLD0_MC2_RESET_SEL_ENABLE, 0x00000001
 3830              	.set CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__OFFSET, 0x00000006
 3831              	.set CYFLD_UDB_P_U_PLD0_MC3_SET_SEL__SIZE, 0x00000001
 3832              	.set CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_DISABLE, 0x00000000
 3833              	.set CYVAL_UDB_P_U_PLD0_MC3_SET_SEL_ENABLE, 0x00000001
 3834              	.set CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__OFFSET, 0x00000007
 3835              	.set CYFLD_UDB_P_U_PLD0_MC3_RESET_SEL__SIZE, 0x00000001
 3836              	.set CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_DISABLE, 0x00000000
 3837              	.set CYVAL_UDB_P_U_PLD0_MC3_RESET_SEL_ENABLE, 0x00000001
 3838              	.set CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__OFFSET, 0x00000008
 3839              	.set CYFLD_UDB_P_U_PLD1_MC0_SET_SEL__SIZE, 0x00000001
 3840              	.set CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_DISABLE, 0x00000000
 3841              	.set CYVAL_UDB_P_U_PLD1_MC0_SET_SEL_ENABLE, 0x00000001
 3842              	.set CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__OFFSET, 0x00000009
 3843              	.set CYFLD_UDB_P_U_PLD1_MC0_RESET_SEL__SIZE, 0x00000001
 3844              	.set CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_DISABLE, 0x00000000
 3845              	.set CYVAL_UDB_P_U_PLD1_MC0_RESET_SEL_ENABLE, 0x00000001
 3846              	.set CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__OFFSET, 0x0000000a
 3847              	.set CYFLD_UDB_P_U_PLD1_MC1_SET_SEL__SIZE, 0x00000001
 3848              	.set CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_DISABLE, 0x00000000
 3849              	.set CYVAL_UDB_P_U_PLD1_MC1_SET_SEL_ENABLE, 0x00000001
 3850              	.set CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__OFFSET, 0x0000000b
 3851              	.set CYFLD_UDB_P_U_PLD1_MC1_RESET_SEL__SIZE, 0x00000001
 3852              	.set CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_DISABLE, 0x00000000
 3853              	.set CYVAL_UDB_P_U_PLD1_MC1_RESET_SEL_ENABLE, 0x00000001
 3854              	.set CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__OFFSET, 0x0000000c
 3855              	.set CYFLD_UDB_P_U_PLD1_MC2_SET_SEL__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 69


 3856              	.set CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_DISABLE, 0x00000000
 3857              	.set CYVAL_UDB_P_U_PLD1_MC2_SET_SEL_ENABLE, 0x00000001
 3858              	.set CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__OFFSET, 0x0000000d
 3859              	.set CYFLD_UDB_P_U_PLD1_MC2_RESET_SEL__SIZE, 0x00000001
 3860              	.set CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_DISABLE, 0x00000000
 3861              	.set CYVAL_UDB_P_U_PLD1_MC2_RESET_SEL_ENABLE, 0x00000001
 3862              	.set CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__OFFSET, 0x0000000e
 3863              	.set CYFLD_UDB_P_U_PLD1_MC3_SET_SEL__SIZE, 0x00000001
 3864              	.set CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_DISABLE, 0x00000000
 3865              	.set CYVAL_UDB_P_U_PLD1_MC3_SET_SEL_ENABLE, 0x00000001
 3866              	.set CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__OFFSET, 0x0000000f
 3867              	.set CYFLD_UDB_P_U_PLD1_MC3_RESET_SEL__SIZE, 0x00000001
 3868              	.set CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_DISABLE, 0x00000000
 3869              	.set CYVAL_UDB_P_U_PLD1_MC3_RESET_SEL_ENABLE, 0x00000001
 3870              	.set CYREG_UDB_P0_U0_PLD_MC_CFG_BYPASS, 0x400f303e
 3871              	.set CYFLD_UDB_P_U_PLD0_MC0_BYPASS__OFFSET, 0x00000000
 3872              	.set CYFLD_UDB_P_U_PLD0_MC0_BYPASS__SIZE, 0x00000001
 3873              	.set CYVAL_UDB_P_U_PLD0_MC0_BYPASS_REGISTER, 0x00000000
 3874              	.set CYVAL_UDB_P_U_PLD0_MC0_BYPASS_COMBINATIONAL, 0x00000001
 3875              	.set CYFLD_UDB_P_U_NC1__OFFSET, 0x00000001
 3876              	.set CYFLD_UDB_P_U_NC1__SIZE, 0x00000001
 3877              	.set CYFLD_UDB_P_U_PLD0_MC1_BYPASS__OFFSET, 0x00000002
 3878              	.set CYFLD_UDB_P_U_PLD0_MC1_BYPASS__SIZE, 0x00000001
 3879              	.set CYVAL_UDB_P_U_PLD0_MC1_BYPASS_REGISTER, 0x00000000
 3880              	.set CYVAL_UDB_P_U_PLD0_MC1_BYPASS_COMBINATIONAL, 0x00000001
 3881              	.set CYFLD_UDB_P_U_NC3__OFFSET, 0x00000003
 3882              	.set CYFLD_UDB_P_U_NC3__SIZE, 0x00000001
 3883              	.set CYFLD_UDB_P_U_PLD0_MC2_BYPASS__OFFSET, 0x00000004
 3884              	.set CYFLD_UDB_P_U_PLD0_MC2_BYPASS__SIZE, 0x00000001
 3885              	.set CYVAL_UDB_P_U_PLD0_MC2_BYPASS_REGISTER, 0x00000000
 3886              	.set CYVAL_UDB_P_U_PLD0_MC2_BYPASS_COMBINATIONAL, 0x00000001
 3887              	.set CYFLD_UDB_P_U_NC5__OFFSET, 0x00000005
 3888              	.set CYFLD_UDB_P_U_NC5__SIZE, 0x00000001
 3889              	.set CYFLD_UDB_P_U_PLD0_MC3_BYPASS__OFFSET, 0x00000006
 3890              	.set CYFLD_UDB_P_U_PLD0_MC3_BYPASS__SIZE, 0x00000001
 3891              	.set CYVAL_UDB_P_U_PLD0_MC3_BYPASS_REGISTER, 0x00000000
 3892              	.set CYVAL_UDB_P_U_PLD0_MC3_BYPASS_COMBINATIONAL, 0x00000001
 3893              	.set CYFLD_UDB_P_U_NC7__OFFSET, 0x00000007
 3894              	.set CYFLD_UDB_P_U_NC7__SIZE, 0x00000001
 3895              	.set CYFLD_UDB_P_U_PLD1_MC0_BYPASS__OFFSET, 0x00000008
 3896              	.set CYFLD_UDB_P_U_PLD1_MC0_BYPASS__SIZE, 0x00000001
 3897              	.set CYVAL_UDB_P_U_PLD1_MC0_BYPASS_REGISTER, 0x00000000
 3898              	.set CYVAL_UDB_P_U_PLD1_MC0_BYPASS_COMBINATIONAL, 0x00000001
 3899              	.set CYFLD_UDB_P_U_NC9__OFFSET, 0x00000009
 3900              	.set CYFLD_UDB_P_U_NC9__SIZE, 0x00000001
 3901              	.set CYFLD_UDB_P_U_PLD1_MC1_BYPASS__OFFSET, 0x0000000a
 3902              	.set CYFLD_UDB_P_U_PLD1_MC1_BYPASS__SIZE, 0x00000001
 3903              	.set CYVAL_UDB_P_U_PLD1_MC1_BYPASS_REGISTER, 0x00000000
 3904              	.set CYVAL_UDB_P_U_PLD1_MC1_BYPASS_COMBINATIONAL, 0x00000001
 3905              	.set CYFLD_UDB_P_U_NC11__OFFSET, 0x0000000b
 3906              	.set CYFLD_UDB_P_U_NC11__SIZE, 0x00000001
 3907              	.set CYFLD_UDB_P_U_PLD1_MC2_BYPASS__OFFSET, 0x0000000c
 3908              	.set CYFLD_UDB_P_U_PLD1_MC2_BYPASS__SIZE, 0x00000001
 3909              	.set CYVAL_UDB_P_U_PLD1_MC2_BYPASS_REGISTER, 0x00000000
 3910              	.set CYVAL_UDB_P_U_PLD1_MC2_BYPASS_COMBINATIONAL, 0x00000001
 3911              	.set CYFLD_UDB_P_U_NC13__OFFSET, 0x0000000d
 3912              	.set CYFLD_UDB_P_U_NC13__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 70


 3913              	.set CYFLD_UDB_P_U_PLD1_MC3_BYPASS__OFFSET, 0x0000000e
 3914              	.set CYFLD_UDB_P_U_PLD1_MC3_BYPASS__SIZE, 0x00000001
 3915              	.set CYVAL_UDB_P_U_PLD1_MC3_BYPASS_REGISTER, 0x00000000
 3916              	.set CYVAL_UDB_P_U_PLD1_MC3_BYPASS_COMBINATIONAL, 0x00000001
 3917              	.set CYFLD_UDB_P_U_NC15__OFFSET, 0x0000000f
 3918              	.set CYFLD_UDB_P_U_NC15__SIZE, 0x00000001
 3919              	.set CYREG_UDB_P0_U0_CFG0, 0x400f3040
 3920              	.set CYFLD_UDB_P_U_RAD0__OFFSET, 0x00000000
 3921              	.set CYFLD_UDB_P_U_RAD0__SIZE, 0x00000003
 3922              	.set CYVAL_UDB_P_U_RAD0_OFF, 0x00000000
 3923              	.set CYVAL_UDB_P_U_RAD0_DP_IN0, 0x00000001
 3924              	.set CYVAL_UDB_P_U_RAD0_DP_IN1, 0x00000002
 3925              	.set CYVAL_UDB_P_U_RAD0_DP_IN2, 0x00000003
 3926              	.set CYVAL_UDB_P_U_RAD0_DP_IN3, 0x00000004
 3927              	.set CYVAL_UDB_P_U_RAD0_DP_IN4, 0x00000005
 3928              	.set CYVAL_UDB_P_U_RAD0_DP_IN5, 0x00000006
 3929              	.set CYVAL_UDB_P_U_RAD0_RESERVED, 0x00000007
 3930              	.set CYFLD_UDB_P_U_RAD1__OFFSET, 0x00000004
 3931              	.set CYFLD_UDB_P_U_RAD1__SIZE, 0x00000003
 3932              	.set CYVAL_UDB_P_U_RAD1_OFF, 0x00000000
 3933              	.set CYVAL_UDB_P_U_RAD1_DP_IN0, 0x00000001
 3934              	.set CYVAL_UDB_P_U_RAD1_DP_IN1, 0x00000002
 3935              	.set CYVAL_UDB_P_U_RAD1_DP_IN2, 0x00000003
 3936              	.set CYVAL_UDB_P_U_RAD1_DP_IN3, 0x00000004
 3937              	.set CYVAL_UDB_P_U_RAD1_DP_IN4, 0x00000005
 3938              	.set CYVAL_UDB_P_U_RAD1_DP_IN5, 0x00000006
 3939              	.set CYVAL_UDB_P_U_RAD1_RESERVED, 0x00000007
 3940              	.set CYREG_UDB_P0_U0_CFG1, 0x400f3041
 3941              	.set CYFLD_UDB_P_U_RAD2__OFFSET, 0x00000000
 3942              	.set CYFLD_UDB_P_U_RAD2__SIZE, 0x00000003
 3943              	.set CYVAL_UDB_P_U_RAD2_OFF, 0x00000000
 3944              	.set CYVAL_UDB_P_U_RAD2_DP_IN0, 0x00000001
 3945              	.set CYVAL_UDB_P_U_RAD2_DP_IN1, 0x00000002
 3946              	.set CYVAL_UDB_P_U_RAD2_DP_IN2, 0x00000003
 3947              	.set CYVAL_UDB_P_U_RAD2_DP_IN3, 0x00000004
 3948              	.set CYVAL_UDB_P_U_RAD2_DP_IN4, 0x00000005
 3949              	.set CYVAL_UDB_P_U_RAD2_DP_IN5, 0x00000006
 3950              	.set CYVAL_UDB_P_U_RAD2_RESERVED, 0x00000007
 3951              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS0__OFFSET, 0x00000003
 3952              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS0__SIZE, 0x00000001
 3953              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_ROUTE, 0x00000000
 3954              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS0_DP_IN0_BYPASS, 0x00000001
 3955              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS1__OFFSET, 0x00000004
 3956              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS1__SIZE, 0x00000001
 3957              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_ROUTE, 0x00000000
 3958              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS1_DP_IN1_BYPASS, 0x00000001
 3959              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS2__OFFSET, 0x00000005
 3960              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS2__SIZE, 0x00000001
 3961              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_ROUTE, 0x00000000
 3962              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS2_DP_IN2_BYPASS, 0x00000001
 3963              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS3__OFFSET, 0x00000006
 3964              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS3__SIZE, 0x00000001
 3965              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_ROUTE, 0x00000000
 3966              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS3_DP_IN3_BYPASS, 0x00000001
 3967              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS4__OFFSET, 0x00000007
 3968              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS4__SIZE, 0x00000001
 3969              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_ROUTE, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 71


 3970              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS4_DP_IN4_BYPASS, 0x00000001
 3971              	.set CYREG_UDB_P0_U0_CFG2, 0x400f3042
 3972              	.set CYFLD_UDB_P_U_F0_LD__OFFSET, 0x00000000
 3973              	.set CYFLD_UDB_P_U_F0_LD__SIZE, 0x00000003
 3974              	.set CYVAL_UDB_P_U_F0_LD_OFF, 0x00000000
 3975              	.set CYVAL_UDB_P_U_F0_LD_DP_IN0, 0x00000001
 3976              	.set CYVAL_UDB_P_U_F0_LD_DP_IN1, 0x00000002
 3977              	.set CYVAL_UDB_P_U_F0_LD_DP_IN2, 0x00000003
 3978              	.set CYVAL_UDB_P_U_F0_LD_DP_IN3, 0x00000004
 3979              	.set CYVAL_UDB_P_U_F0_LD_DP_IN4, 0x00000005
 3980              	.set CYVAL_UDB_P_U_F0_LD_DP_IN5, 0x00000006
 3981              	.set CYVAL_UDB_P_U_F0_LD_RESERVED, 0x00000007
 3982              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS5__OFFSET, 0x00000003
 3983              	.set CYFLD_UDB_P_U_DP_RTE_BYPASS5__SIZE, 0x00000001
 3984              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_ROUTE, 0x00000000
 3985              	.set CYVAL_UDB_P_U_DP_RTE_BYPASS5_DP_IN5_BYPASS, 0x00000001
 3986              	.set CYFLD_UDB_P_U_F1_LD__OFFSET, 0x00000004
 3987              	.set CYFLD_UDB_P_U_F1_LD__SIZE, 0x00000003
 3988              	.set CYVAL_UDB_P_U_F1_LD_OFF, 0x00000000
 3989              	.set CYVAL_UDB_P_U_F1_LD_DP_IN0, 0x00000001
 3990              	.set CYVAL_UDB_P_U_F1_LD_DP_IN1, 0x00000002
 3991              	.set CYVAL_UDB_P_U_F1_LD_DP_IN2, 0x00000003
 3992              	.set CYVAL_UDB_P_U_F1_LD_DP_IN3, 0x00000004
 3993              	.set CYVAL_UDB_P_U_F1_LD_DP_IN4, 0x00000005
 3994              	.set CYVAL_UDB_P_U_F1_LD_DP_IN5, 0x00000006
 3995              	.set CYVAL_UDB_P_U_F1_LD_RESERVED, 0x00000007
 3996              	.set CYREG_UDB_P0_U0_CFG3, 0x400f3043
 3997              	.set CYFLD_UDB_P_U_D0_LD__OFFSET, 0x00000000
 3998              	.set CYFLD_UDB_P_U_D0_LD__SIZE, 0x00000003
 3999              	.set CYVAL_UDB_P_U_D0_LD_OFF, 0x00000000
 4000              	.set CYVAL_UDB_P_U_D0_LD_DP_IN0, 0x00000001
 4001              	.set CYVAL_UDB_P_U_D0_LD_DP_IN1, 0x00000002
 4002              	.set CYVAL_UDB_P_U_D0_LD_DP_IN2, 0x00000003
 4003              	.set CYVAL_UDB_P_U_D0_LD_DP_IN3, 0x00000004
 4004              	.set CYVAL_UDB_P_U_D0_LD_DP_IN4, 0x00000005
 4005              	.set CYVAL_UDB_P_U_D0_LD_DP_IN5, 0x00000006
 4006              	.set CYVAL_UDB_P_U_D0_LD_RESERVED, 0x00000007
 4007              	.set CYFLD_UDB_P_U_D1_LD__OFFSET, 0x00000004
 4008              	.set CYFLD_UDB_P_U_D1_LD__SIZE, 0x00000003
 4009              	.set CYVAL_UDB_P_U_D1_LD_OFF, 0x00000000
 4010              	.set CYVAL_UDB_P_U_D1_LD_DP_IN0, 0x00000001
 4011              	.set CYVAL_UDB_P_U_D1_LD_DP_IN1, 0x00000002
 4012              	.set CYVAL_UDB_P_U_D1_LD_DP_IN2, 0x00000003
 4013              	.set CYVAL_UDB_P_U_D1_LD_DP_IN3, 0x00000004
 4014              	.set CYVAL_UDB_P_U_D1_LD_DP_IN4, 0x00000005
 4015              	.set CYVAL_UDB_P_U_D1_LD_DP_IN5, 0x00000006
 4016              	.set CYVAL_UDB_P_U_D1_LD_RESERVED, 0x00000007
 4017              	.set CYREG_UDB_P0_U0_CFG4, 0x400f3044
 4018              	.set CYFLD_UDB_P_U_SI_MUX__OFFSET, 0x00000000
 4019              	.set CYFLD_UDB_P_U_SI_MUX__SIZE, 0x00000003
 4020              	.set CYVAL_UDB_P_U_SI_MUX_OFF, 0x00000000
 4021              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN0, 0x00000001
 4022              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN1, 0x00000002
 4023              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN2, 0x00000003
 4024              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN3, 0x00000004
 4025              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN4, 0x00000005
 4026              	.set CYVAL_UDB_P_U_SI_MUX_DP_IN5, 0x00000006
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 72


 4027              	.set CYVAL_UDB_P_U_SI_MUX_RESERVED, 0x00000007
 4028              	.set CYFLD_UDB_P_U_CI_MUX__OFFSET, 0x00000004
 4029              	.set CYFLD_UDB_P_U_CI_MUX__SIZE, 0x00000003
 4030              	.set CYVAL_UDB_P_U_CI_MUX_OFF, 0x00000000
 4031              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN0, 0x00000001
 4032              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN1, 0x00000002
 4033              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN2, 0x00000003
 4034              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN3, 0x00000004
 4035              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN4, 0x00000005
 4036              	.set CYVAL_UDB_P_U_CI_MUX_DP_IN5, 0x00000006
 4037              	.set CYVAL_UDB_P_U_CI_MUX_RESERVED, 0x00000007
 4038              	.set CYREG_UDB_P0_U0_CFG5, 0x400f3045
 4039              	.set CYFLD_UDB_P_U_OUT0__OFFSET, 0x00000000
 4040              	.set CYFLD_UDB_P_U_OUT0__SIZE, 0x00000004
 4041              	.set CYVAL_UDB_P_U_OUT0_CE0, 0x00000000
 4042              	.set CYVAL_UDB_P_U_OUT0_CL0, 0x00000001
 4043              	.set CYVAL_UDB_P_U_OUT0_Z0, 0x00000002
 4044              	.set CYVAL_UDB_P_U_OUT0_FF0, 0x00000003
 4045              	.set CYVAL_UDB_P_U_OUT0_CE1, 0x00000004
 4046              	.set CYVAL_UDB_P_U_OUT0_CL1, 0x00000005
 4047              	.set CYVAL_UDB_P_U_OUT0_Z1, 0x00000006
 4048              	.set CYVAL_UDB_P_U_OUT0_FF1, 0x00000007
 4049              	.set CYVAL_UDB_P_U_OUT0_OV_MSB, 0x00000008
 4050              	.set CYVAL_UDB_P_U_OUT0_CO_MSB, 0x00000009
 4051              	.set CYVAL_UDB_P_U_OUT0_CMSBO, 0x0000000a
 4052              	.set CYVAL_UDB_P_U_OUT0_SO, 0x0000000b
 4053              	.set CYVAL_UDB_P_U_OUT0_F0_BLK_STAT, 0x0000000c
 4054              	.set CYVAL_UDB_P_U_OUT0_F1_BLK_STAT, 0x0000000d
 4055              	.set CYVAL_UDB_P_U_OUT0_F0_BUS_STAT, 0x0000000e
 4056              	.set CYVAL_UDB_P_U_OUT0_F1_BUS_STAT, 0x0000000f
 4057              	.set CYFLD_UDB_P_U_OUT1__OFFSET, 0x00000004
 4058              	.set CYFLD_UDB_P_U_OUT1__SIZE, 0x00000004
 4059              	.set CYVAL_UDB_P_U_OUT1_CE0, 0x00000000
 4060              	.set CYVAL_UDB_P_U_OUT1_CL0, 0x00000001
 4061              	.set CYVAL_UDB_P_U_OUT1_Z0, 0x00000002
 4062              	.set CYVAL_UDB_P_U_OUT1_FF0, 0x00000003
 4063              	.set CYVAL_UDB_P_U_OUT1_CE1, 0x00000004
 4064              	.set CYVAL_UDB_P_U_OUT1_CL1, 0x00000005
 4065              	.set CYVAL_UDB_P_U_OUT1_Z1, 0x00000006
 4066              	.set CYVAL_UDB_P_U_OUT1_FF1, 0x00000007
 4067              	.set CYVAL_UDB_P_U_OUT1_OV_MSB, 0x00000008
 4068              	.set CYVAL_UDB_P_U_OUT1_CO_MSB, 0x00000009
 4069              	.set CYVAL_UDB_P_U_OUT1_CMSBO, 0x0000000a
 4070              	.set CYVAL_UDB_P_U_OUT1_SO, 0x0000000b
 4071              	.set CYVAL_UDB_P_U_OUT1_F0_BLK_STAT, 0x0000000c
 4072              	.set CYVAL_UDB_P_U_OUT1_F1_BLK_STAT, 0x0000000d
 4073              	.set CYVAL_UDB_P_U_OUT1_F0_BUS_STAT, 0x0000000e
 4074              	.set CYVAL_UDB_P_U_OUT1_F1_BUS_STAT, 0x0000000f
 4075              	.set CYREG_UDB_P0_U0_CFG6, 0x400f3046
 4076              	.set CYFLD_UDB_P_U_OUT2__OFFSET, 0x00000000
 4077              	.set CYFLD_UDB_P_U_OUT2__SIZE, 0x00000004
 4078              	.set CYVAL_UDB_P_U_OUT2_CE0, 0x00000000
 4079              	.set CYVAL_UDB_P_U_OUT2_CL0, 0x00000001
 4080              	.set CYVAL_UDB_P_U_OUT2_Z0, 0x00000002
 4081              	.set CYVAL_UDB_P_U_OUT2_FF0, 0x00000003
 4082              	.set CYVAL_UDB_P_U_OUT2_CE1, 0x00000004
 4083              	.set CYVAL_UDB_P_U_OUT2_CL1, 0x00000005
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 73


 4084              	.set CYVAL_UDB_P_U_OUT2_Z1, 0x00000006
 4085              	.set CYVAL_UDB_P_U_OUT2_FF1, 0x00000007
 4086              	.set CYVAL_UDB_P_U_OUT2_OV_MSB, 0x00000008
 4087              	.set CYVAL_UDB_P_U_OUT2_CO_MSB, 0x00000009
 4088              	.set CYVAL_UDB_P_U_OUT2_CMSBO, 0x0000000a
 4089              	.set CYVAL_UDB_P_U_OUT2_SO, 0x0000000b
 4090              	.set CYVAL_UDB_P_U_OUT2_F0_BLK_STAT, 0x0000000c
 4091              	.set CYVAL_UDB_P_U_OUT2_F1_BLK_STAT, 0x0000000d
 4092              	.set CYVAL_UDB_P_U_OUT2_F0_BUS_STAT, 0x0000000e
 4093              	.set CYVAL_UDB_P_U_OUT2_F1_BUS_STAT, 0x0000000f
 4094              	.set CYFLD_UDB_P_U_OUT3__OFFSET, 0x00000004
 4095              	.set CYFLD_UDB_P_U_OUT3__SIZE, 0x00000004
 4096              	.set CYVAL_UDB_P_U_OUT3_CE0, 0x00000000
 4097              	.set CYVAL_UDB_P_U_OUT3_CL0, 0x00000001
 4098              	.set CYVAL_UDB_P_U_OUT3_Z0, 0x00000002
 4099              	.set CYVAL_UDB_P_U_OUT3_FF0, 0x00000003
 4100              	.set CYVAL_UDB_P_U_OUT3_CE1, 0x00000004
 4101              	.set CYVAL_UDB_P_U_OUT3_CL1, 0x00000005
 4102              	.set CYVAL_UDB_P_U_OUT3_Z1, 0x00000006
 4103              	.set CYVAL_UDB_P_U_OUT3_FF1, 0x00000007
 4104              	.set CYVAL_UDB_P_U_OUT3_OV_MSB, 0x00000008
 4105              	.set CYVAL_UDB_P_U_OUT3_CO_MSB, 0x00000009
 4106              	.set CYVAL_UDB_P_U_OUT3_CMSBO, 0x0000000a
 4107              	.set CYVAL_UDB_P_U_OUT3_SO, 0x0000000b
 4108              	.set CYVAL_UDB_P_U_OUT3_F0_BLK_STAT, 0x0000000c
 4109              	.set CYVAL_UDB_P_U_OUT3_F1_BLK_STAT, 0x0000000d
 4110              	.set CYVAL_UDB_P_U_OUT3_F0_BUS_STAT, 0x0000000e
 4111              	.set CYVAL_UDB_P_U_OUT3_F1_BUS_STAT, 0x0000000f
 4112              	.set CYREG_UDB_P0_U0_CFG7, 0x400f3047
 4113              	.set CYFLD_UDB_P_U_OUT4__OFFSET, 0x00000000
 4114              	.set CYFLD_UDB_P_U_OUT4__SIZE, 0x00000004
 4115              	.set CYVAL_UDB_P_U_OUT4_CE0, 0x00000000
 4116              	.set CYVAL_UDB_P_U_OUT4_CL0, 0x00000001
 4117              	.set CYVAL_UDB_P_U_OUT4_Z0, 0x00000002
 4118              	.set CYVAL_UDB_P_U_OUT4_FF0, 0x00000003
 4119              	.set CYVAL_UDB_P_U_OUT4_CE1, 0x00000004
 4120              	.set CYVAL_UDB_P_U_OUT4_CL1, 0x00000005
 4121              	.set CYVAL_UDB_P_U_OUT4_Z1, 0x00000006
 4122              	.set CYVAL_UDB_P_U_OUT4_FF1, 0x00000007
 4123              	.set CYVAL_UDB_P_U_OUT4_OV_MSB, 0x00000008
 4124              	.set CYVAL_UDB_P_U_OUT4_CO_MSB, 0x00000009
 4125              	.set CYVAL_UDB_P_U_OUT4_CMSBO, 0x0000000a
 4126              	.set CYVAL_UDB_P_U_OUT4_SO, 0x0000000b
 4127              	.set CYVAL_UDB_P_U_OUT4_F0_BLK_STAT, 0x0000000c
 4128              	.set CYVAL_UDB_P_U_OUT4_F1_BLK_STAT, 0x0000000d
 4129              	.set CYVAL_UDB_P_U_OUT4_F0_BUS_STAT, 0x0000000e
 4130              	.set CYVAL_UDB_P_U_OUT4_F1_BUS_STAT, 0x0000000f
 4131              	.set CYFLD_UDB_P_U_OUT5__OFFSET, 0x00000004
 4132              	.set CYFLD_UDB_P_U_OUT5__SIZE, 0x00000004
 4133              	.set CYVAL_UDB_P_U_OUT5_CE0, 0x00000000
 4134              	.set CYVAL_UDB_P_U_OUT5_CL0, 0x00000001
 4135              	.set CYVAL_UDB_P_U_OUT5_Z0, 0x00000002
 4136              	.set CYVAL_UDB_P_U_OUT5_FF0, 0x00000003
 4137              	.set CYVAL_UDB_P_U_OUT5_CE1, 0x00000004
 4138              	.set CYVAL_UDB_P_U_OUT5_CL1, 0x00000005
 4139              	.set CYVAL_UDB_P_U_OUT5_Z1, 0x00000006
 4140              	.set CYVAL_UDB_P_U_OUT5_FF1, 0x00000007
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 74


 4141              	.set CYVAL_UDB_P_U_OUT5_OV_MSB, 0x00000008
 4142              	.set CYVAL_UDB_P_U_OUT5_CO_MSB, 0x00000009
 4143              	.set CYVAL_UDB_P_U_OUT5_CMSBO, 0x0000000a
 4144              	.set CYVAL_UDB_P_U_OUT5_SO, 0x0000000b
 4145              	.set CYVAL_UDB_P_U_OUT5_F0_BLK_STAT, 0x0000000c
 4146              	.set CYVAL_UDB_P_U_OUT5_F1_BLK_STAT, 0x0000000d
 4147              	.set CYVAL_UDB_P_U_OUT5_F0_BUS_STAT, 0x0000000e
 4148              	.set CYVAL_UDB_P_U_OUT5_F1_BUS_STAT, 0x0000000f
 4149              	.set CYREG_UDB_P0_U0_CFG8, 0x400f3048
 4150              	.set CYFLD_UDB_P_U_OUT_SYNC__OFFSET, 0x00000000
 4151              	.set CYFLD_UDB_P_U_OUT_SYNC__SIZE, 0x00000006
 4152              	.set CYVAL_UDB_P_U_OUT_SYNC_REGISTERED, 0x00000000
 4153              	.set CYVAL_UDB_P_U_OUT_SYNC_COMBINATIONAL, 0x00000001
 4154              	.set CYFLD_UDB_P_U_NC6__OFFSET, 0x00000006
 4155              	.set CYFLD_UDB_P_U_NC6__SIZE, 0x00000001
 4156              	.set CYREG_UDB_P0_U0_CFG9, 0x400f3049
 4157              	.set CYFLD_UDB_P_U_AMASK__OFFSET, 0x00000000
 4158              	.set CYFLD_UDB_P_U_AMASK__SIZE, 0x00000008
 4159              	.set CYREG_UDB_P0_U0_CFG10, 0x400f304a
 4160              	.set CYFLD_UDB_P_U_CMASK0__OFFSET, 0x00000000
 4161              	.set CYFLD_UDB_P_U_CMASK0__SIZE, 0x00000008
 4162              	.set CYREG_UDB_P0_U0_CFG11, 0x400f304b
 4163              	.set CYREG_UDB_P0_U0_CFG12, 0x400f304c
 4164              	.set CYFLD_UDB_P_U_SI_SELA__OFFSET, 0x00000000
 4165              	.set CYFLD_UDB_P_U_SI_SELA__SIZE, 0x00000002
 4166              	.set CYVAL_UDB_P_U_SI_SELA_DEFAULT, 0x00000000
 4167              	.set CYVAL_UDB_P_U_SI_SELA_REGISTERED, 0x00000001
 4168              	.set CYVAL_UDB_P_U_SI_SELA_ROUTE, 0x00000002
 4169              	.set CYVAL_UDB_P_U_SI_SELA_CHAIN, 0x00000003
 4170              	.set CYFLD_UDB_P_U_SI_SELB__OFFSET, 0x00000002
 4171              	.set CYFLD_UDB_P_U_SI_SELB__SIZE, 0x00000002
 4172              	.set CYVAL_UDB_P_U_SI_SELB_DEFAULT, 0x00000000
 4173              	.set CYVAL_UDB_P_U_SI_SELB_REGISTERED, 0x00000001
 4174              	.set CYVAL_UDB_P_U_SI_SELB_ROUTE, 0x00000002
 4175              	.set CYVAL_UDB_P_U_SI_SELB_CHAIN, 0x00000003
 4176              	.set CYFLD_UDB_P_U_DEF_SI__OFFSET, 0x00000004
 4177              	.set CYFLD_UDB_P_U_DEF_SI__SIZE, 0x00000001
 4178              	.set CYVAL_UDB_P_U_DEF_SI_DEFAULT_0, 0x00000000
 4179              	.set CYVAL_UDB_P_U_DEF_SI_DEFAULT_1, 0x00000001
 4180              	.set CYFLD_UDB_P_U_AMASK_EN__OFFSET, 0x00000005
 4181              	.set CYFLD_UDB_P_U_AMASK_EN__SIZE, 0x00000001
 4182              	.set CYVAL_UDB_P_U_AMASK_EN_DISABLE, 0x00000000
 4183              	.set CYVAL_UDB_P_U_AMASK_EN_ENABLE, 0x00000001
 4184              	.set CYFLD_UDB_P_U_CMASK0_EN__OFFSET, 0x00000006
 4185              	.set CYFLD_UDB_P_U_CMASK0_EN__SIZE, 0x00000001
 4186              	.set CYVAL_UDB_P_U_CMASK0_EN_DISABLE, 0x00000000
 4187              	.set CYVAL_UDB_P_U_CMASK0_EN_ENABLE, 0x00000001
 4188              	.set CYFLD_UDB_P_U_CMASK1_EN__OFFSET, 0x00000007
 4189              	.set CYFLD_UDB_P_U_CMASK1_EN__SIZE, 0x00000001
 4190              	.set CYVAL_UDB_P_U_CMASK1_EN_DISABLE, 0x00000000
 4191              	.set CYVAL_UDB_P_U_CMASK1_EN_ENABLE, 0x00000001
 4192              	.set CYREG_UDB_P0_U0_CFG13, 0x400f304d
 4193              	.set CYFLD_UDB_P_U_CI_SELA__OFFSET, 0x00000000
 4194              	.set CYFLD_UDB_P_U_CI_SELA__SIZE, 0x00000002
 4195              	.set CYVAL_UDB_P_U_CI_SELA_DEFAULT, 0x00000000
 4196              	.set CYVAL_UDB_P_U_CI_SELA_REGISTERED, 0x00000001
 4197              	.set CYVAL_UDB_P_U_CI_SELA_ROUTE, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 75


 4198              	.set CYVAL_UDB_P_U_CI_SELA_CHAIN, 0x00000003
 4199              	.set CYFLD_UDB_P_U_CI_SELB__OFFSET, 0x00000002
 4200              	.set CYFLD_UDB_P_U_CI_SELB__SIZE, 0x00000002
 4201              	.set CYVAL_UDB_P_U_CI_SELB_DEFAULT, 0x00000000
 4202              	.set CYVAL_UDB_P_U_CI_SELB_REGISTERED, 0x00000001
 4203              	.set CYVAL_UDB_P_U_CI_SELB_ROUTE, 0x00000002
 4204              	.set CYVAL_UDB_P_U_CI_SELB_CHAIN, 0x00000003
 4205              	.set CYFLD_UDB_P_U_CMP_SELA__OFFSET, 0x00000004
 4206              	.set CYFLD_UDB_P_U_CMP_SELA__SIZE, 0x00000002
 4207              	.set CYVAL_UDB_P_U_CMP_SELA_A1_D1, 0x00000000
 4208              	.set CYVAL_UDB_P_U_CMP_SELA_A1_A0, 0x00000001
 4209              	.set CYVAL_UDB_P_U_CMP_SELA_A0_D1, 0x00000002
 4210              	.set CYVAL_UDB_P_U_CMP_SELA_A0_A0, 0x00000003
 4211              	.set CYFLD_UDB_P_U_CMP_SELB__OFFSET, 0x00000006
 4212              	.set CYFLD_UDB_P_U_CMP_SELB__SIZE, 0x00000002
 4213              	.set CYVAL_UDB_P_U_CMP_SELB_A1_D1, 0x00000000
 4214              	.set CYVAL_UDB_P_U_CMP_SELB_A1_A0, 0x00000001
 4215              	.set CYVAL_UDB_P_U_CMP_SELB_A0_D1, 0x00000002
 4216              	.set CYVAL_UDB_P_U_CMP_SELB_A0_A0, 0x00000003
 4217              	.set CYREG_UDB_P0_U0_CFG14, 0x400f304e
 4218              	.set CYFLD_UDB_P_U_CHAIN0__OFFSET, 0x00000000
 4219              	.set CYFLD_UDB_P_U_CHAIN0__SIZE, 0x00000001
 4220              	.set CYVAL_UDB_P_U_CHAIN0_DISABLE, 0x00000000
 4221              	.set CYVAL_UDB_P_U_CHAIN0_ENABLE, 0x00000001
 4222              	.set CYFLD_UDB_P_U_CHAIN1__OFFSET, 0x00000001
 4223              	.set CYFLD_UDB_P_U_CHAIN1__SIZE, 0x00000001
 4224              	.set CYVAL_UDB_P_U_CHAIN1_DISABLE, 0x00000000
 4225              	.set CYVAL_UDB_P_U_CHAIN1_ENABLE, 0x00000001
 4226              	.set CYFLD_UDB_P_U_CHAIN_FB__OFFSET, 0x00000002
 4227              	.set CYFLD_UDB_P_U_CHAIN_FB__SIZE, 0x00000001
 4228              	.set CYVAL_UDB_P_U_CHAIN_FB_DISABLE, 0x00000000
 4229              	.set CYVAL_UDB_P_U_CHAIN_FB_ENABLE, 0x00000001
 4230              	.set CYFLD_UDB_P_U_CHAIN_CMSB__OFFSET, 0x00000003
 4231              	.set CYFLD_UDB_P_U_CHAIN_CMSB__SIZE, 0x00000001
 4232              	.set CYVAL_UDB_P_U_CHAIN_CMSB_DISABLE, 0x00000000
 4233              	.set CYVAL_UDB_P_U_CHAIN_CMSB_ENABLE, 0x00000001
 4234              	.set CYFLD_UDB_P_U_MSB_SEL__OFFSET, 0x00000004
 4235              	.set CYFLD_UDB_P_U_MSB_SEL__SIZE, 0x00000003
 4236              	.set CYVAL_UDB_P_U_MSB_SEL_BIT0, 0x00000000
 4237              	.set CYVAL_UDB_P_U_MSB_SEL_BIT1, 0x00000001
 4238              	.set CYVAL_UDB_P_U_MSB_SEL_BIT2, 0x00000002
 4239              	.set CYVAL_UDB_P_U_MSB_SEL_BIT3, 0x00000003
 4240              	.set CYVAL_UDB_P_U_MSB_SEL_BIT4, 0x00000004
 4241              	.set CYVAL_UDB_P_U_MSB_SEL_BIT5, 0x00000005
 4242              	.set CYVAL_UDB_P_U_MSB_SEL_BIT6, 0x00000006
 4243              	.set CYVAL_UDB_P_U_MSB_SEL_BIT7, 0x00000007
 4244              	.set CYFLD_UDB_P_U_MSB_EN__OFFSET, 0x00000007
 4245              	.set CYFLD_UDB_P_U_MSB_EN__SIZE, 0x00000001
 4246              	.set CYVAL_UDB_P_U_MSB_EN_DISABLE, 0x00000000
 4247              	.set CYVAL_UDB_P_U_MSB_EN_ENABLE, 0x00000001
 4248              	.set CYREG_UDB_P0_U0_CFG15, 0x400f304f
 4249              	.set CYFLD_UDB_P_U_F0_INSEL__OFFSET, 0x00000000
 4250              	.set CYFLD_UDB_P_U_F0_INSEL__SIZE, 0x00000002
 4251              	.set CYVAL_UDB_P_U_F0_INSEL_INPUT, 0x00000000
 4252              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A0, 0x00000001
 4253              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_A1, 0x00000002
 4254              	.set CYVAL_UDB_P_U_F0_INSEL_OUTPUT_ALU, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 76


 4255              	.set CYFLD_UDB_P_U_F1_INSEL__OFFSET, 0x00000002
 4256              	.set CYFLD_UDB_P_U_F1_INSEL__SIZE, 0x00000002
 4257              	.set CYVAL_UDB_P_U_F1_INSEL_INPUT, 0x00000000
 4258              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A0, 0x00000001
 4259              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_A1, 0x00000002
 4260              	.set CYVAL_UDB_P_U_F1_INSEL_OUTPUT_ALU, 0x00000003
 4261              	.set CYFLD_UDB_P_U_MSB_SI__OFFSET, 0x00000004
 4262              	.set CYFLD_UDB_P_U_MSB_SI__SIZE, 0x00000001
 4263              	.set CYVAL_UDB_P_U_MSB_SI_DEFAULT, 0x00000000
 4264              	.set CYVAL_UDB_P_U_MSB_SI_MSB, 0x00000001
 4265              	.set CYFLD_UDB_P_U_PI_DYN__OFFSET, 0x00000005
 4266              	.set CYFLD_UDB_P_U_PI_DYN__SIZE, 0x00000001
 4267              	.set CYVAL_UDB_P_U_PI_DYN_DISABLE, 0x00000000
 4268              	.set CYVAL_UDB_P_U_PI_DYN_ENABLE, 0x00000001
 4269              	.set CYFLD_UDB_P_U_SHIFT_SEL__OFFSET, 0x00000006
 4270              	.set CYFLD_UDB_P_U_SHIFT_SEL__SIZE, 0x00000001
 4271              	.set CYVAL_UDB_P_U_SHIFT_SEL_SOL_MSB, 0x00000000
 4272              	.set CYVAL_UDB_P_U_SHIFT_SEL_SOR, 0x00000001
 4273              	.set CYFLD_UDB_P_U_PI_SEL__OFFSET, 0x00000007
 4274              	.set CYFLD_UDB_P_U_PI_SEL__SIZE, 0x00000001
 4275              	.set CYVAL_UDB_P_U_PI_SEL_NORMAL, 0x00000000
 4276              	.set CYVAL_UDB_P_U_PI_SEL_PARALLEL, 0x00000001
 4277              	.set CYREG_UDB_P0_U0_CFG16, 0x400f3050
 4278              	.set CYFLD_UDB_P_U_WRK16_CONCAT__OFFSET, 0x00000000
 4279              	.set CYFLD_UDB_P_U_WRK16_CONCAT__SIZE, 0x00000001
 4280              	.set CYVAL_UDB_P_U_WRK16_CONCAT_DEFAULT, 0x00000000
 4281              	.set CYVAL_UDB_P_U_WRK16_CONCAT_CONCATENATE, 0x00000001
 4282              	.set CYFLD_UDB_P_U_EXT_CRCPRS__OFFSET, 0x00000001
 4283              	.set CYFLD_UDB_P_U_EXT_CRCPRS__SIZE, 0x00000001
 4284              	.set CYVAL_UDB_P_U_EXT_CRCPRS_INTERNAL, 0x00000000
 4285              	.set CYVAL_UDB_P_U_EXT_CRCPRS_EXTERNAL, 0x00000001
 4286              	.set CYFLD_UDB_P_U_FIFO_ASYNC__OFFSET, 0x00000002
 4287              	.set CYFLD_UDB_P_U_FIFO_ASYNC__SIZE, 0x00000001
 4288              	.set CYVAL_UDB_P_U_FIFO_ASYNC_DISABLE, 0x00000000
 4289              	.set CYVAL_UDB_P_U_FIFO_ASYNC_ENABLE, 0x00000001
 4290              	.set CYFLD_UDB_P_U_FIFO_EDGE__OFFSET, 0x00000003
 4291              	.set CYFLD_UDB_P_U_FIFO_EDGE__SIZE, 0x00000001
 4292              	.set CYVAL_UDB_P_U_FIFO_EDGE_LEVEL, 0x00000000
 4293              	.set CYVAL_UDB_P_U_FIFO_EDGE_EDGE, 0x00000001
 4294              	.set CYFLD_UDB_P_U_FIFO_CAP__OFFSET, 0x00000004
 4295              	.set CYFLD_UDB_P_U_FIFO_CAP__SIZE, 0x00000001
 4296              	.set CYVAL_UDB_P_U_FIFO_CAP_DISABLE, 0x00000000
 4297              	.set CYVAL_UDB_P_U_FIFO_CAP_ENABLE, 0x00000001
 4298              	.set CYFLD_UDB_P_U_FIFO_FAST__OFFSET, 0x00000005
 4299              	.set CYFLD_UDB_P_U_FIFO_FAST__SIZE, 0x00000001
 4300              	.set CYVAL_UDB_P_U_FIFO_FAST_DISABLE, 0x00000000
 4301              	.set CYVAL_UDB_P_U_FIFO_FAST_ENABLE, 0x00000001
 4302              	.set CYFLD_UDB_P_U_F0_CK_INV__OFFSET, 0x00000006
 4303              	.set CYFLD_UDB_P_U_F0_CK_INV__SIZE, 0x00000001
 4304              	.set CYVAL_UDB_P_U_F0_CK_INV_NORMAL, 0x00000000
 4305              	.set CYVAL_UDB_P_U_F0_CK_INV_INVERT, 0x00000001
 4306              	.set CYFLD_UDB_P_U_F1_CK_INV__OFFSET, 0x00000007
 4307              	.set CYFLD_UDB_P_U_F1_CK_INV__SIZE, 0x00000001
 4308              	.set CYVAL_UDB_P_U_F1_CK_INV_NORMAL, 0x00000000
 4309              	.set CYVAL_UDB_P_U_F1_CK_INV_INVERT, 0x00000001
 4310              	.set CYREG_UDB_P0_U0_CFG17, 0x400f3051
 4311              	.set CYFLD_UDB_P_U_F0_DYN__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 77


 4312              	.set CYFLD_UDB_P_U_F0_DYN__SIZE, 0x00000001
 4313              	.set CYVAL_UDB_P_U_F0_DYN_STATIC, 0x00000000
 4314              	.set CYVAL_UDB_P_U_F0_DYN_DYNAMIC, 0x00000001
 4315              	.set CYFLD_UDB_P_U_F1_DYN__OFFSET, 0x00000001
 4316              	.set CYFLD_UDB_P_U_F1_DYN__SIZE, 0x00000001
 4317              	.set CYVAL_UDB_P_U_F1_DYN_STATIC, 0x00000000
 4318              	.set CYVAL_UDB_P_U_F1_DYN_DYNAMIC, 0x00000001
 4319              	.set CYFLD_UDB_P_U_NC2__OFFSET, 0x00000002
 4320              	.set CYFLD_UDB_P_U_NC2__SIZE, 0x00000001
 4321              	.set CYFLD_UDB_P_U_FIFO_ADD_SYNC__OFFSET, 0x00000004
 4322              	.set CYFLD_UDB_P_U_FIFO_ADD_SYNC__SIZE, 0x00000001
 4323              	.set CYVAL_UDB_P_U_FIFO_ADD_SYNC_DISABLE, 0x00000000
 4324              	.set CYVAL_UDB_P_U_FIFO_ADD_SYNC_ENABLE, 0x00000001
 4325              	.set CYREG_UDB_P0_U0_CFG18, 0x400f3052
 4326              	.set CYFLD_UDB_P_U_CTL_MD0__OFFSET, 0x00000000
 4327              	.set CYFLD_UDB_P_U_CTL_MD0__SIZE, 0x00000008
 4328              	.set CYVAL_UDB_P_U_CTL_MD0_DIRECT, 0x00000000
 4329              	.set CYVAL_UDB_P_U_CTL_MD0_SYNC, 0x00000001
 4330              	.set CYVAL_UDB_P_U_CTL_MD0_DOUBLE_SYNC, 0x00000002
 4331              	.set CYVAL_UDB_P_U_CTL_MD0_PULSE, 0x00000003
 4332              	.set CYREG_UDB_P0_U0_CFG19, 0x400f3053
 4333              	.set CYFLD_UDB_P_U_CTL_MD1__OFFSET, 0x00000000
 4334              	.set CYFLD_UDB_P_U_CTL_MD1__SIZE, 0x00000008
 4335              	.set CYVAL_UDB_P_U_CTL_MD1_DIRECT, 0x00000000
 4336              	.set CYVAL_UDB_P_U_CTL_MD1_SYNC, 0x00000001
 4337              	.set CYVAL_UDB_P_U_CTL_MD1_DOUBLE_SYNC, 0x00000002
 4338              	.set CYVAL_UDB_P_U_CTL_MD1_PULSE, 0x00000003
 4339              	.set CYREG_UDB_P0_U0_CFG20, 0x400f3054
 4340              	.set CYFLD_UDB_P_U_STAT_MD__OFFSET, 0x00000000
 4341              	.set CYFLD_UDB_P_U_STAT_MD__SIZE, 0x00000008
 4342              	.set CYREG_UDB_P0_U0_CFG21, 0x400f3055
 4343              	.set CYFLD_UDB_P_U_NC0__OFFSET, 0x00000000
 4344              	.set CYFLD_UDB_P_U_NC0__SIZE, 0x00000001
 4345              	.set CYREG_UDB_P0_U0_CFG22, 0x400f3056
 4346              	.set CYFLD_UDB_P_U_SC_OUT_CTL__OFFSET, 0x00000000
 4347              	.set CYFLD_UDB_P_U_SC_OUT_CTL__SIZE, 0x00000002
 4348              	.set CYVAL_UDB_P_U_SC_OUT_CTL_CONTROL, 0x00000000
 4349              	.set CYVAL_UDB_P_U_SC_OUT_CTL_PARALLEL, 0x00000001
 4350              	.set CYVAL_UDB_P_U_SC_OUT_CTL_COUNTER, 0x00000002
 4351              	.set CYVAL_UDB_P_U_SC_OUT_CTL_RESERVED, 0x00000003
 4352              	.set CYFLD_UDB_P_U_SC_INT_MD__OFFSET, 0x00000002
 4353              	.set CYFLD_UDB_P_U_SC_INT_MD__SIZE, 0x00000001
 4354              	.set CYVAL_UDB_P_U_SC_INT_MD_NORMAL, 0x00000000
 4355              	.set CYVAL_UDB_P_U_SC_INT_MD_INT_MODE, 0x00000001
 4356              	.set CYFLD_UDB_P_U_SC_SYNC_MD__OFFSET, 0x00000003
 4357              	.set CYFLD_UDB_P_U_SC_SYNC_MD__SIZE, 0x00000001
 4358              	.set CYVAL_UDB_P_U_SC_SYNC_MD_NORMAL, 0x00000000
 4359              	.set CYVAL_UDB_P_U_SC_SYNC_MD_SYNC_MODE, 0x00000001
 4360              	.set CYFLD_UDB_P_U_SC_EXT_RES__OFFSET, 0x00000004
 4361              	.set CYFLD_UDB_P_U_SC_EXT_RES__SIZE, 0x00000001
 4362              	.set CYVAL_UDB_P_U_SC_EXT_RES_DISABLED, 0x00000000
 4363              	.set CYVAL_UDB_P_U_SC_EXT_RES_ENABLED, 0x00000001
 4364              	.set CYREG_UDB_P0_U0_CFG23, 0x400f3057
 4365              	.set CYFLD_UDB_P_U_CNT_LD_SEL__OFFSET, 0x00000000
 4366              	.set CYFLD_UDB_P_U_CNT_LD_SEL__SIZE, 0x00000002
 4367              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN0, 0x00000000
 4368              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN1, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 78


 4369              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN2, 0x00000002
 4370              	.set CYVAL_UDB_P_U_CNT_LD_SEL_SC_IN3, 0x00000003
 4371              	.set CYFLD_UDB_P_U_CNT_EN_SEL__OFFSET, 0x00000002
 4372              	.set CYFLD_UDB_P_U_CNT_EN_SEL__SIZE, 0x00000002
 4373              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN4, 0x00000000
 4374              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN5, 0x00000001
 4375              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IN6, 0x00000002
 4376              	.set CYVAL_UDB_P_U_CNT_EN_SEL_SC_IO, 0x00000003
 4377              	.set CYFLD_UDB_P_U_ROUTE_LD__OFFSET, 0x00000004
 4378              	.set CYFLD_UDB_P_U_ROUTE_LD__SIZE, 0x00000001
 4379              	.set CYVAL_UDB_P_U_ROUTE_LD_DISABLE, 0x00000000
 4380              	.set CYVAL_UDB_P_U_ROUTE_LD_ROUTED, 0x00000001
 4381              	.set CYFLD_UDB_P_U_ROUTE_EN__OFFSET, 0x00000005
 4382              	.set CYFLD_UDB_P_U_ROUTE_EN__SIZE, 0x00000001
 4383              	.set CYVAL_UDB_P_U_ROUTE_EN_DISABLE, 0x00000000
 4384              	.set CYVAL_UDB_P_U_ROUTE_EN_ROUTED, 0x00000001
 4385              	.set CYFLD_UDB_P_U_ALT_CNT__OFFSET, 0x00000006
 4386              	.set CYFLD_UDB_P_U_ALT_CNT__SIZE, 0x00000001
 4387              	.set CYVAL_UDB_P_U_ALT_CNT_DEFAULT_MODE, 0x00000000
 4388              	.set CYVAL_UDB_P_U_ALT_CNT_ALT_MODE, 0x00000001
 4389              	.set CYREG_UDB_P0_U0_CFG24, 0x400f3058
 4390              	.set CYFLD_UDB_P_U_RC_EN_SEL__OFFSET, 0x00000000
 4391              	.set CYFLD_UDB_P_U_RC_EN_SEL__SIZE, 0x00000002
 4392              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN0, 0x00000000
 4393              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN1, 0x00000001
 4394              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN2, 0x00000002
 4395              	.set CYVAL_UDB_P_U_RC_EN_SEL_RC_IN3, 0x00000003
 4396              	.set CYFLD_UDB_P_U_RC_EN_MODE__OFFSET, 0x00000002
 4397              	.set CYFLD_UDB_P_U_RC_EN_MODE__SIZE, 0x00000002
 4398              	.set CYVAL_UDB_P_U_RC_EN_MODE_OFF, 0x00000000
 4399              	.set CYVAL_UDB_P_U_RC_EN_MODE_ON, 0x00000001
 4400              	.set CYVAL_UDB_P_U_RC_EN_MODE_POSEDGE, 0x00000002
 4401              	.set CYVAL_UDB_P_U_RC_EN_MODE_LEVEL, 0x00000003
 4402              	.set CYFLD_UDB_P_U_RC_EN_INV__OFFSET, 0x00000004
 4403              	.set CYFLD_UDB_P_U_RC_EN_INV__SIZE, 0x00000001
 4404              	.set CYVAL_UDB_P_U_RC_EN_INV_NOINV, 0x00000000
 4405              	.set CYVAL_UDB_P_U_RC_EN_INV_INVERT, 0x00000001
 4406              	.set CYFLD_UDB_P_U_RC_INV__OFFSET, 0x00000005
 4407              	.set CYFLD_UDB_P_U_RC_INV__SIZE, 0x00000001
 4408              	.set CYVAL_UDB_P_U_RC_INV_NOINV, 0x00000000
 4409              	.set CYVAL_UDB_P_U_RC_INV_INVERT, 0x00000001
 4410              	.set CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__OFFSET, 0x00000006
 4411              	.set CYFLD_UDB_P_U_RC_RES_SEL0_OR_FRES__SIZE, 0x00000001
 4412              	.set CYFLD_UDB_P_U_RC_RES_SEL1__OFFSET, 0x00000007
 4413              	.set CYFLD_UDB_P_U_RC_RES_SEL1__SIZE, 0x00000001
 4414              	.set CYREG_UDB_P0_U0_CFG25, 0x400f3059
 4415              	.set CYREG_UDB_P0_U0_CFG26, 0x400f305a
 4416              	.set CYREG_UDB_P0_U0_CFG27, 0x400f305b
 4417              	.set CYREG_UDB_P0_U0_CFG28, 0x400f305c
 4418              	.set CYFLD_UDB_P_U_PLD0_CK_SEL__OFFSET, 0x00000000
 4419              	.set CYFLD_UDB_P_U_PLD0_CK_SEL__SIZE, 0x00000004
 4420              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK0, 0x00000000
 4421              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK1, 0x00000001
 4422              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK2, 0x00000002
 4423              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK3, 0x00000003
 4424              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK4, 0x00000004
 4425              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK5, 0x00000005
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 79


 4426              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK6, 0x00000006
 4427              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_GCLK7, 0x00000007
 4428              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_EXT_CLK, 0x00000008
 4429              	.set CYVAL_UDB_P_U_PLD0_CK_SEL_SYSCLK, 0x00000009
 4430              	.set CYFLD_UDB_P_U_PLD1_CK_SEL__OFFSET, 0x00000004
 4431              	.set CYFLD_UDB_P_U_PLD1_CK_SEL__SIZE, 0x00000004
 4432              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK0, 0x00000000
 4433              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK1, 0x00000001
 4434              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK2, 0x00000002
 4435              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK3, 0x00000003
 4436              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK4, 0x00000004
 4437              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK5, 0x00000005
 4438              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK6, 0x00000006
 4439              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_GCLK7, 0x00000007
 4440              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_EXT_CLK, 0x00000008
 4441              	.set CYVAL_UDB_P_U_PLD1_CK_SEL_SYSCLK, 0x00000009
 4442              	.set CYREG_UDB_P0_U0_CFG29, 0x400f305d
 4443              	.set CYFLD_UDB_P_U_DP_CK_SEL__OFFSET, 0x00000000
 4444              	.set CYFLD_UDB_P_U_DP_CK_SEL__SIZE, 0x00000004
 4445              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK0, 0x00000000
 4446              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK1, 0x00000001
 4447              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK2, 0x00000002
 4448              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK3, 0x00000003
 4449              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK4, 0x00000004
 4450              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK5, 0x00000005
 4451              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK6, 0x00000006
 4452              	.set CYVAL_UDB_P_U_DP_CK_SEL_GCLK7, 0x00000007
 4453              	.set CYVAL_UDB_P_U_DP_CK_SEL_EXT_CLK, 0x00000008
 4454              	.set CYVAL_UDB_P_U_DP_CK_SEL_SYSCLK, 0x00000009
 4455              	.set CYFLD_UDB_P_U_SC_CK_SEL__OFFSET, 0x00000004
 4456              	.set CYFLD_UDB_P_U_SC_CK_SEL__SIZE, 0x00000004
 4457              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK0, 0x00000000
 4458              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK1, 0x00000001
 4459              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK2, 0x00000002
 4460              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK3, 0x00000003
 4461              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK4, 0x00000004
 4462              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK5, 0x00000005
 4463              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK6, 0x00000006
 4464              	.set CYVAL_UDB_P_U_SC_CK_SEL_GCLK7, 0x00000007
 4465              	.set CYVAL_UDB_P_U_SC_CK_SEL_EXT_CLK, 0x00000008
 4466              	.set CYVAL_UDB_P_U_SC_CK_SEL_SYSCLK, 0x00000009
 4467              	.set CYREG_UDB_P0_U0_CFG30, 0x400f305e
 4468              	.set CYFLD_UDB_P_U_RES_SEL__OFFSET, 0x00000000
 4469              	.set CYFLD_UDB_P_U_RES_SEL__SIZE, 0x00000002
 4470              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN0, 0x00000000
 4471              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN1, 0x00000001
 4472              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN2, 0x00000002
 4473              	.set CYVAL_UDB_P_U_RES_SEL_RC_IN3, 0x00000003
 4474              	.set CYFLD_UDB_P_U_RES_POL__OFFSET, 0x00000002
 4475              	.set CYFLD_UDB_P_U_RES_POL__SIZE, 0x00000001
 4476              	.set CYVAL_UDB_P_U_RES_POL_NEGATED, 0x00000000
 4477              	.set CYVAL_UDB_P_U_RES_POL_ASSERTED, 0x00000001
 4478              	.set CYFLD_UDB_P_U_EN_RES_CNTCTL__OFFSET, 0x00000003
 4479              	.set CYFLD_UDB_P_U_EN_RES_CNTCTL__SIZE, 0x00000001
 4480              	.set CYVAL_UDB_P_U_EN_RES_CNTCTL_DISABLE, 0x00000000
 4481              	.set CYVAL_UDB_P_U_EN_RES_CNTCTL_ENABLE, 0x00000001
 4482              	.set CYFLD_UDB_P_U_GUDB_WR__OFFSET, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 80


 4483              	.set CYFLD_UDB_P_U_GUDB_WR__SIZE, 0x00000001
 4484              	.set CYVAL_UDB_P_U_GUDB_WR_DISABLE, 0x00000000
 4485              	.set CYVAL_UDB_P_U_GUDB_WR_ENABLE, 0x00000001
 4486              	.set CYFLD_UDB_P_U_DP_RES_POL__OFFSET, 0x00000006
 4487              	.set CYFLD_UDB_P_U_DP_RES_POL__SIZE, 0x00000001
 4488              	.set CYVAL_UDB_P_U_DP_RES_POL_NOINV, 0x00000000
 4489              	.set CYVAL_UDB_P_U_DP_RES_POL_INVERT, 0x00000001
 4490              	.set CYFLD_UDB_P_U_SC_RES_POL__OFFSET, 0x00000007
 4491              	.set CYFLD_UDB_P_U_SC_RES_POL__SIZE, 0x00000001
 4492              	.set CYVAL_UDB_P_U_SC_RES_POL_NOINV, 0x00000000
 4493              	.set CYVAL_UDB_P_U_SC_RES_POL_INVERT, 0x00000001
 4494              	.set CYREG_UDB_P0_U0_CFG31, 0x400f305f
 4495              	.set CYFLD_UDB_P_U_ALT_RES__OFFSET, 0x00000000
 4496              	.set CYFLD_UDB_P_U_ALT_RES__SIZE, 0x00000001
 4497              	.set CYVAL_UDB_P_U_ALT_RES_COMPATIBLE, 0x00000000
 4498              	.set CYVAL_UDB_P_U_ALT_RES_ALTERNATE, 0x00000001
 4499              	.set CYFLD_UDB_P_U_EXT_SYNC__OFFSET, 0x00000001
 4500              	.set CYFLD_UDB_P_U_EXT_SYNC__SIZE, 0x00000001
 4501              	.set CYVAL_UDB_P_U_EXT_SYNC_DISABLE, 0x00000000
 4502              	.set CYVAL_UDB_P_U_EXT_SYNC_ENABLE, 0x00000001
 4503              	.set CYFLD_UDB_P_U_EN_RES_STAT__OFFSET, 0x00000002
 4504              	.set CYFLD_UDB_P_U_EN_RES_STAT__SIZE, 0x00000001
 4505              	.set CYVAL_UDB_P_U_EN_RES_STAT_NEGATED, 0x00000000
 4506              	.set CYVAL_UDB_P_U_EN_RES_STAT_ASSERTED, 0x00000001
 4507              	.set CYFLD_UDB_P_U_EN_RES_DP__OFFSET, 0x00000003
 4508              	.set CYFLD_UDB_P_U_EN_RES_DP__SIZE, 0x00000001
 4509              	.set CYVAL_UDB_P_U_EN_RES_DP_DISABLE, 0x00000000
 4510              	.set CYVAL_UDB_P_U_EN_RES_DP_ENABLE, 0x00000001
 4511              	.set CYFLD_UDB_P_U_EXT_CK_SEL__OFFSET, 0x00000004
 4512              	.set CYFLD_UDB_P_U_EXT_CK_SEL__SIZE, 0x00000002
 4513              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN0, 0x00000000
 4514              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN1, 0x00000001
 4515              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN2, 0x00000002
 4516              	.set CYVAL_UDB_P_U_EXT_CK_SEL_RC_IN3, 0x00000003
 4517              	.set CYFLD_UDB_P_U_PLD0_RES_POL__OFFSET, 0x00000006
 4518              	.set CYFLD_UDB_P_U_PLD0_RES_POL__SIZE, 0x00000001
 4519              	.set CYVAL_UDB_P_U_PLD0_RES_POL_NOINV, 0x00000000
 4520              	.set CYVAL_UDB_P_U_PLD0_RES_POL_INVERT, 0x00000001
 4521              	.set CYFLD_UDB_P_U_PLD1_RES_POL__OFFSET, 0x00000007
 4522              	.set CYFLD_UDB_P_U_PLD1_RES_POL__SIZE, 0x00000001
 4523              	.set CYVAL_UDB_P_U_PLD1_RES_POL_NOINV, 0x00000000
 4524              	.set CYVAL_UDB_P_U_PLD1_RES_POL_INVERT, 0x00000001
 4525              	.set CYREG_UDB_P0_U0_DCFG0, 0x400f3060
 4526              	.set CYFLD_UDB_P_U_CMP_SEL__OFFSET, 0x00000000
 4527              	.set CYFLD_UDB_P_U_CMP_SEL__SIZE, 0x00000001
 4528              	.set CYVAL_UDB_P_U_CMP_SEL_CFG_A, 0x00000000
 4529              	.set CYVAL_UDB_P_U_CMP_SEL_CFG_B, 0x00000001
 4530              	.set CYFLD_UDB_P_U_SI_SEL__OFFSET, 0x00000001
 4531              	.set CYFLD_UDB_P_U_SI_SEL__SIZE, 0x00000001
 4532              	.set CYVAL_UDB_P_U_SI_SEL_CFG_A, 0x00000000
 4533              	.set CYVAL_UDB_P_U_SI_SEL_CFG_B, 0x00000001
 4534              	.set CYFLD_UDB_P_U_CI_SEL__OFFSET, 0x00000002
 4535              	.set CYFLD_UDB_P_U_CI_SEL__SIZE, 0x00000001
 4536              	.set CYVAL_UDB_P_U_CI_SEL_CFG_A, 0x00000000
 4537              	.set CYVAL_UDB_P_U_CI_SEL_CFG_B, 0x00000001
 4538              	.set CYFLD_UDB_P_U_CFB_EN__OFFSET, 0x00000003
 4539              	.set CYFLD_UDB_P_U_CFB_EN__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 81


 4540              	.set CYVAL_UDB_P_U_CFB_EN_DISABLE, 0x00000000
 4541              	.set CYVAL_UDB_P_U_CFB_EN_ENABLE, 0x00000001
 4542              	.set CYFLD_UDB_P_U_A1_WR_SRC__OFFSET, 0x00000004
 4543              	.set CYFLD_UDB_P_U_A1_WR_SRC__SIZE, 0x00000002
 4544              	.set CYVAL_UDB_P_U_A1_WR_SRC_NOWRITE, 0x00000000
 4545              	.set CYVAL_UDB_P_U_A1_WR_SRC_ALU, 0x00000001
 4546              	.set CYVAL_UDB_P_U_A1_WR_SRC_D1, 0x00000002
 4547              	.set CYVAL_UDB_P_U_A1_WR_SRC_F1, 0x00000003
 4548              	.set CYFLD_UDB_P_U_A0_WR_SRC__OFFSET, 0x00000006
 4549              	.set CYFLD_UDB_P_U_A0_WR_SRC__SIZE, 0x00000002
 4550              	.set CYVAL_UDB_P_U_A0_WR_SRC_NOWRITE, 0x00000000
 4551              	.set CYVAL_UDB_P_U_A0_WR_SRC_ALU, 0x00000001
 4552              	.set CYVAL_UDB_P_U_A0_WR_SRC_D0, 0x00000002
 4553              	.set CYVAL_UDB_P_U_A0_WR_SRC_F0, 0x00000003
 4554              	.set CYFLD_UDB_P_U_SHIFT__OFFSET, 0x00000008
 4555              	.set CYFLD_UDB_P_U_SHIFT__SIZE, 0x00000002
 4556              	.set CYVAL_UDB_P_U_SHIFT_NOSHIFT, 0x00000000
 4557              	.set CYVAL_UDB_P_U_SHIFT_LEFT, 0x00000001
 4558              	.set CYVAL_UDB_P_U_SHIFT_RIGHT, 0x00000002
 4559              	.set CYVAL_UDB_P_U_SHIFT_SWAP, 0x00000003
 4560              	.set CYFLD_UDB_P_U_SRC_B__OFFSET, 0x0000000a
 4561              	.set CYFLD_UDB_P_U_SRC_B__SIZE, 0x00000002
 4562              	.set CYVAL_UDB_P_U_SRC_B_D0, 0x00000000
 4563              	.set CYVAL_UDB_P_U_SRC_B_D1, 0x00000001
 4564              	.set CYVAL_UDB_P_U_SRC_B_A0, 0x00000002
 4565              	.set CYVAL_UDB_P_U_SRC_B_A1, 0x00000003
 4566              	.set CYFLD_UDB_P_U_SRC_A__OFFSET, 0x0000000c
 4567              	.set CYFLD_UDB_P_U_SRC_A__SIZE, 0x00000001
 4568              	.set CYVAL_UDB_P_U_SRC_A_A0, 0x00000000
 4569              	.set CYVAL_UDB_P_U_SRC_A_A1, 0x00000001
 4570              	.set CYFLD_UDB_P_U_FUNC__OFFSET, 0x0000000d
 4571              	.set CYFLD_UDB_P_U_FUNC__SIZE, 0x00000003
 4572              	.set CYVAL_UDB_P_U_FUNC_PASS, 0x00000000
 4573              	.set CYVAL_UDB_P_U_FUNC_INC_A, 0x00000001
 4574              	.set CYVAL_UDB_P_U_FUNC_DEC_A, 0x00000002
 4575              	.set CYVAL_UDB_P_U_FUNC_ADD, 0x00000003
 4576              	.set CYVAL_UDB_P_U_FUNC_SUB, 0x00000004
 4577              	.set CYVAL_UDB_P_U_FUNC_XOR, 0x00000005
 4578              	.set CYVAL_UDB_P_U_FUNC_AND, 0x00000006
 4579              	.set CYVAL_UDB_P_U_FUNC_OR, 0x00000007
 4580              	.set CYREG_UDB_P0_U0_DCFG1, 0x400f3062
 4581              	.set CYREG_UDB_P0_U0_DCFG2, 0x400f3064
 4582              	.set CYREG_UDB_P0_U0_DCFG3, 0x400f3066
 4583              	.set CYREG_UDB_P0_U0_DCFG4, 0x400f3068
 4584              	.set CYREG_UDB_P0_U0_DCFG5, 0x400f306a
 4585              	.set CYREG_UDB_P0_U0_DCFG6, 0x400f306c
 4586              	.set CYREG_UDB_P0_U0_DCFG7, 0x400f306e
 4587              	.set CYDEV_UDB_P0_U1_BASE, 0x400f3080
 4588              	.set CYDEV_UDB_P0_U1_SIZE, 0x00000080
 4589              	.set CYREG_UDB_P0_U1_PLD_IT0, 0x400f3080
 4590              	.set CYREG_UDB_P0_U1_PLD_IT1, 0x400f3084
 4591              	.set CYREG_UDB_P0_U1_PLD_IT2, 0x400f3088
 4592              	.set CYREG_UDB_P0_U1_PLD_IT3, 0x400f308c
 4593              	.set CYREG_UDB_P0_U1_PLD_IT4, 0x400f3090
 4594              	.set CYREG_UDB_P0_U1_PLD_IT5, 0x400f3094
 4595              	.set CYREG_UDB_P0_U1_PLD_IT6, 0x400f3098
 4596              	.set CYREG_UDB_P0_U1_PLD_IT7, 0x400f309c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 82


 4597              	.set CYREG_UDB_P0_U1_PLD_IT8, 0x400f30a0
 4598              	.set CYREG_UDB_P0_U1_PLD_IT9, 0x400f30a4
 4599              	.set CYREG_UDB_P0_U1_PLD_IT10, 0x400f30a8
 4600              	.set CYREG_UDB_P0_U1_PLD_IT11, 0x400f30ac
 4601              	.set CYREG_UDB_P0_U1_PLD_ORT0, 0x400f30b0
 4602              	.set CYREG_UDB_P0_U1_PLD_ORT1, 0x400f30b2
 4603              	.set CYREG_UDB_P0_U1_PLD_ORT2, 0x400f30b4
 4604              	.set CYREG_UDB_P0_U1_PLD_ORT3, 0x400f30b6
 4605              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_CEN_CONST, 0x400f30b8
 4606              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_XORFB, 0x400f30ba
 4607              	.set CYREG_UDB_P0_U1_PLD_MC_SET_RESET, 0x400f30bc
 4608              	.set CYREG_UDB_P0_U1_PLD_MC_CFG_BYPASS, 0x400f30be
 4609              	.set CYREG_UDB_P0_U1_CFG0, 0x400f30c0
 4610              	.set CYREG_UDB_P0_U1_CFG1, 0x400f30c1
 4611              	.set CYREG_UDB_P0_U1_CFG2, 0x400f30c2
 4612              	.set CYREG_UDB_P0_U1_CFG3, 0x400f30c3
 4613              	.set CYREG_UDB_P0_U1_CFG4, 0x400f30c4
 4614              	.set CYREG_UDB_P0_U1_CFG5, 0x400f30c5
 4615              	.set CYREG_UDB_P0_U1_CFG6, 0x400f30c6
 4616              	.set CYREG_UDB_P0_U1_CFG7, 0x400f30c7
 4617              	.set CYREG_UDB_P0_U1_CFG8, 0x400f30c8
 4618              	.set CYREG_UDB_P0_U1_CFG9, 0x400f30c9
 4619              	.set CYREG_UDB_P0_U1_CFG10, 0x400f30ca
 4620              	.set CYREG_UDB_P0_U1_CFG11, 0x400f30cb
 4621              	.set CYREG_UDB_P0_U1_CFG12, 0x400f30cc
 4622              	.set CYREG_UDB_P0_U1_CFG13, 0x400f30cd
 4623              	.set CYREG_UDB_P0_U1_CFG14, 0x400f30ce
 4624              	.set CYREG_UDB_P0_U1_CFG15, 0x400f30cf
 4625              	.set CYREG_UDB_P0_U1_CFG16, 0x400f30d0
 4626              	.set CYREG_UDB_P0_U1_CFG17, 0x400f30d1
 4627              	.set CYREG_UDB_P0_U1_CFG18, 0x400f30d2
 4628              	.set CYREG_UDB_P0_U1_CFG19, 0x400f30d3
 4629              	.set CYREG_UDB_P0_U1_CFG20, 0x400f30d4
 4630              	.set CYREG_UDB_P0_U1_CFG21, 0x400f30d5
 4631              	.set CYREG_UDB_P0_U1_CFG22, 0x400f30d6
 4632              	.set CYREG_UDB_P0_U1_CFG23, 0x400f30d7
 4633              	.set CYREG_UDB_P0_U1_CFG24, 0x400f30d8
 4634              	.set CYREG_UDB_P0_U1_CFG25, 0x400f30d9
 4635              	.set CYREG_UDB_P0_U1_CFG26, 0x400f30da
 4636              	.set CYREG_UDB_P0_U1_CFG27, 0x400f30db
 4637              	.set CYREG_UDB_P0_U1_CFG28, 0x400f30dc
 4638              	.set CYREG_UDB_P0_U1_CFG29, 0x400f30dd
 4639              	.set CYREG_UDB_P0_U1_CFG30, 0x400f30de
 4640              	.set CYREG_UDB_P0_U1_CFG31, 0x400f30df
 4641              	.set CYREG_UDB_P0_U1_DCFG0, 0x400f30e0
 4642              	.set CYREG_UDB_P0_U1_DCFG1, 0x400f30e2
 4643              	.set CYREG_UDB_P0_U1_DCFG2, 0x400f30e4
 4644              	.set CYREG_UDB_P0_U1_DCFG3, 0x400f30e6
 4645              	.set CYREG_UDB_P0_U1_DCFG4, 0x400f30e8
 4646              	.set CYREG_UDB_P0_U1_DCFG5, 0x400f30ea
 4647              	.set CYREG_UDB_P0_U1_DCFG6, 0x400f30ec
 4648              	.set CYREG_UDB_P0_U1_DCFG7, 0x400f30ee
 4649              	.set CYDEV_UDB_P0_ROUTE_BASE, 0x400f3100
 4650              	.set CYDEV_UDB_P0_ROUTE_SIZE, 0x00000100
 4651              	.set CYREG_UDB_P0_ROUTE_HC0, 0x400f3100
 4652              	.set CYFLD_UDB_P_ROUTE_HC_BYTE__OFFSET, 0x00000000
 4653              	.set CYFLD_UDB_P_ROUTE_HC_BYTE__SIZE, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 83


 4654              	.set CYREG_UDB_P0_ROUTE_HC1, 0x400f3101
 4655              	.set CYREG_UDB_P0_ROUTE_HC2, 0x400f3102
 4656              	.set CYREG_UDB_P0_ROUTE_HC3, 0x400f3103
 4657              	.set CYREG_UDB_P0_ROUTE_HC4, 0x400f3104
 4658              	.set CYREG_UDB_P0_ROUTE_HC5, 0x400f3105
 4659              	.set CYREG_UDB_P0_ROUTE_HC6, 0x400f3106
 4660              	.set CYREG_UDB_P0_ROUTE_HC7, 0x400f3107
 4661              	.set CYREG_UDB_P0_ROUTE_HC8, 0x400f3108
 4662              	.set CYREG_UDB_P0_ROUTE_HC9, 0x400f3109
 4663              	.set CYREG_UDB_P0_ROUTE_HC10, 0x400f310a
 4664              	.set CYREG_UDB_P0_ROUTE_HC11, 0x400f310b
 4665              	.set CYREG_UDB_P0_ROUTE_HC12, 0x400f310c
 4666              	.set CYREG_UDB_P0_ROUTE_HC13, 0x400f310d
 4667              	.set CYREG_UDB_P0_ROUTE_HC14, 0x400f310e
 4668              	.set CYREG_UDB_P0_ROUTE_HC15, 0x400f310f
 4669              	.set CYREG_UDB_P0_ROUTE_HC16, 0x400f3110
 4670              	.set CYREG_UDB_P0_ROUTE_HC17, 0x400f3111
 4671              	.set CYREG_UDB_P0_ROUTE_HC18, 0x400f3112
 4672              	.set CYREG_UDB_P0_ROUTE_HC19, 0x400f3113
 4673              	.set CYREG_UDB_P0_ROUTE_HC20, 0x400f3114
 4674              	.set CYREG_UDB_P0_ROUTE_HC21, 0x400f3115
 4675              	.set CYREG_UDB_P0_ROUTE_HC22, 0x400f3116
 4676              	.set CYREG_UDB_P0_ROUTE_HC23, 0x400f3117
 4677              	.set CYREG_UDB_P0_ROUTE_HC24, 0x400f3118
 4678              	.set CYREG_UDB_P0_ROUTE_HC25, 0x400f3119
 4679              	.set CYREG_UDB_P0_ROUTE_HC26, 0x400f311a
 4680              	.set CYREG_UDB_P0_ROUTE_HC27, 0x400f311b
 4681              	.set CYREG_UDB_P0_ROUTE_HC28, 0x400f311c
 4682              	.set CYREG_UDB_P0_ROUTE_HC29, 0x400f311d
 4683              	.set CYREG_UDB_P0_ROUTE_HC30, 0x400f311e
 4684              	.set CYREG_UDB_P0_ROUTE_HC31, 0x400f311f
 4685              	.set CYREG_UDB_P0_ROUTE_HC32, 0x400f3120
 4686              	.set CYREG_UDB_P0_ROUTE_HC33, 0x400f3121
 4687              	.set CYREG_UDB_P0_ROUTE_HC34, 0x400f3122
 4688              	.set CYREG_UDB_P0_ROUTE_HC35, 0x400f3123
 4689              	.set CYREG_UDB_P0_ROUTE_HC36, 0x400f3124
 4690              	.set CYREG_UDB_P0_ROUTE_HC37, 0x400f3125
 4691              	.set CYREG_UDB_P0_ROUTE_HC38, 0x400f3126
 4692              	.set CYREG_UDB_P0_ROUTE_HC39, 0x400f3127
 4693              	.set CYREG_UDB_P0_ROUTE_HC40, 0x400f3128
 4694              	.set CYREG_UDB_P0_ROUTE_HC41, 0x400f3129
 4695              	.set CYREG_UDB_P0_ROUTE_HC42, 0x400f312a
 4696              	.set CYREG_UDB_P0_ROUTE_HC43, 0x400f312b
 4697              	.set CYREG_UDB_P0_ROUTE_HC44, 0x400f312c
 4698              	.set CYREG_UDB_P0_ROUTE_HC45, 0x400f312d
 4699              	.set CYREG_UDB_P0_ROUTE_HC46, 0x400f312e
 4700              	.set CYREG_UDB_P0_ROUTE_HC47, 0x400f312f
 4701              	.set CYREG_UDB_P0_ROUTE_HC48, 0x400f3130
 4702              	.set CYREG_UDB_P0_ROUTE_HC49, 0x400f3131
 4703              	.set CYREG_UDB_P0_ROUTE_HC50, 0x400f3132
 4704              	.set CYREG_UDB_P0_ROUTE_HC51, 0x400f3133
 4705              	.set CYREG_UDB_P0_ROUTE_HC52, 0x400f3134
 4706              	.set CYREG_UDB_P0_ROUTE_HC53, 0x400f3135
 4707              	.set CYREG_UDB_P0_ROUTE_HC54, 0x400f3136
 4708              	.set CYREG_UDB_P0_ROUTE_HC55, 0x400f3137
 4709              	.set CYREG_UDB_P0_ROUTE_HC56, 0x400f3138
 4710              	.set CYREG_UDB_P0_ROUTE_HC57, 0x400f3139
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 84


 4711              	.set CYREG_UDB_P0_ROUTE_HC58, 0x400f313a
 4712              	.set CYREG_UDB_P0_ROUTE_HC59, 0x400f313b
 4713              	.set CYREG_UDB_P0_ROUTE_HC60, 0x400f313c
 4714              	.set CYREG_UDB_P0_ROUTE_HC61, 0x400f313d
 4715              	.set CYREG_UDB_P0_ROUTE_HC62, 0x400f313e
 4716              	.set CYREG_UDB_P0_ROUTE_HC63, 0x400f313f
 4717              	.set CYREG_UDB_P0_ROUTE_HC64, 0x400f3140
 4718              	.set CYREG_UDB_P0_ROUTE_HC65, 0x400f3141
 4719              	.set CYREG_UDB_P0_ROUTE_HC66, 0x400f3142
 4720              	.set CYREG_UDB_P0_ROUTE_HC67, 0x400f3143
 4721              	.set CYREG_UDB_P0_ROUTE_HC68, 0x400f3144
 4722              	.set CYREG_UDB_P0_ROUTE_HC69, 0x400f3145
 4723              	.set CYREG_UDB_P0_ROUTE_HC70, 0x400f3146
 4724              	.set CYREG_UDB_P0_ROUTE_HC71, 0x400f3147
 4725              	.set CYREG_UDB_P0_ROUTE_HC72, 0x400f3148
 4726              	.set CYREG_UDB_P0_ROUTE_HC73, 0x400f3149
 4727              	.set CYREG_UDB_P0_ROUTE_HC74, 0x400f314a
 4728              	.set CYREG_UDB_P0_ROUTE_HC75, 0x400f314b
 4729              	.set CYREG_UDB_P0_ROUTE_HC76, 0x400f314c
 4730              	.set CYREG_UDB_P0_ROUTE_HC77, 0x400f314d
 4731              	.set CYREG_UDB_P0_ROUTE_HC78, 0x400f314e
 4732              	.set CYREG_UDB_P0_ROUTE_HC79, 0x400f314f
 4733              	.set CYREG_UDB_P0_ROUTE_HC80, 0x400f3150
 4734              	.set CYREG_UDB_P0_ROUTE_HC81, 0x400f3151
 4735              	.set CYREG_UDB_P0_ROUTE_HC82, 0x400f3152
 4736              	.set CYREG_UDB_P0_ROUTE_HC83, 0x400f3153
 4737              	.set CYREG_UDB_P0_ROUTE_HC84, 0x400f3154
 4738              	.set CYREG_UDB_P0_ROUTE_HC85, 0x400f3155
 4739              	.set CYREG_UDB_P0_ROUTE_HC86, 0x400f3156
 4740              	.set CYREG_UDB_P0_ROUTE_HC87, 0x400f3157
 4741              	.set CYREG_UDB_P0_ROUTE_HC88, 0x400f3158
 4742              	.set CYREG_UDB_P0_ROUTE_HC89, 0x400f3159
 4743              	.set CYREG_UDB_P0_ROUTE_HC90, 0x400f315a
 4744              	.set CYREG_UDB_P0_ROUTE_HC91, 0x400f315b
 4745              	.set CYREG_UDB_P0_ROUTE_HC92, 0x400f315c
 4746              	.set CYREG_UDB_P0_ROUTE_HC93, 0x400f315d
 4747              	.set CYREG_UDB_P0_ROUTE_HC94, 0x400f315e
 4748              	.set CYREG_UDB_P0_ROUTE_HC95, 0x400f315f
 4749              	.set CYREG_UDB_P0_ROUTE_HC96, 0x400f3160
 4750              	.set CYREG_UDB_P0_ROUTE_HC97, 0x400f3161
 4751              	.set CYREG_UDB_P0_ROUTE_HC98, 0x400f3162
 4752              	.set CYREG_UDB_P0_ROUTE_HC99, 0x400f3163
 4753              	.set CYREG_UDB_P0_ROUTE_HC100, 0x400f3164
 4754              	.set CYREG_UDB_P0_ROUTE_HC101, 0x400f3165
 4755              	.set CYREG_UDB_P0_ROUTE_HC102, 0x400f3166
 4756              	.set CYREG_UDB_P0_ROUTE_HC103, 0x400f3167
 4757              	.set CYREG_UDB_P0_ROUTE_HC104, 0x400f3168
 4758              	.set CYREG_UDB_P0_ROUTE_HC105, 0x400f3169
 4759              	.set CYREG_UDB_P0_ROUTE_HC106, 0x400f316a
 4760              	.set CYREG_UDB_P0_ROUTE_HC107, 0x400f316b
 4761              	.set CYREG_UDB_P0_ROUTE_HC108, 0x400f316c
 4762              	.set CYREG_UDB_P0_ROUTE_HC109, 0x400f316d
 4763              	.set CYREG_UDB_P0_ROUTE_HC110, 0x400f316e
 4764              	.set CYREG_UDB_P0_ROUTE_HC111, 0x400f316f
 4765              	.set CYREG_UDB_P0_ROUTE_HC112, 0x400f3170
 4766              	.set CYREG_UDB_P0_ROUTE_HC113, 0x400f3171
 4767              	.set CYREG_UDB_P0_ROUTE_HC114, 0x400f3172
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 85


 4768              	.set CYREG_UDB_P0_ROUTE_HC115, 0x400f3173
 4769              	.set CYREG_UDB_P0_ROUTE_HC116, 0x400f3174
 4770              	.set CYREG_UDB_P0_ROUTE_HC117, 0x400f3175
 4771              	.set CYREG_UDB_P0_ROUTE_HC118, 0x400f3176
 4772              	.set CYREG_UDB_P0_ROUTE_HC119, 0x400f3177
 4773              	.set CYREG_UDB_P0_ROUTE_HC120, 0x400f3178
 4774              	.set CYREG_UDB_P0_ROUTE_HC121, 0x400f3179
 4775              	.set CYREG_UDB_P0_ROUTE_HC122, 0x400f317a
 4776              	.set CYREG_UDB_P0_ROUTE_HC123, 0x400f317b
 4777              	.set CYREG_UDB_P0_ROUTE_HC124, 0x400f317c
 4778              	.set CYREG_UDB_P0_ROUTE_HC125, 0x400f317d
 4779              	.set CYREG_UDB_P0_ROUTE_HC126, 0x400f317e
 4780              	.set CYREG_UDB_P0_ROUTE_HC127, 0x400f317f
 4781              	.set CYREG_UDB_P0_ROUTE_HV_L0, 0x400f3180
 4782              	.set CYFLD_UDB_P_ROUTE_HV_BYTE__OFFSET, 0x00000000
 4783              	.set CYFLD_UDB_P_ROUTE_HV_BYTE__SIZE, 0x00000008
 4784              	.set CYREG_UDB_P0_ROUTE_HV_L1, 0x400f3181
 4785              	.set CYREG_UDB_P0_ROUTE_HV_L2, 0x400f3182
 4786              	.set CYREG_UDB_P0_ROUTE_HV_L3, 0x400f3183
 4787              	.set CYREG_UDB_P0_ROUTE_HV_L4, 0x400f3184
 4788              	.set CYREG_UDB_P0_ROUTE_HV_L5, 0x400f3185
 4789              	.set CYREG_UDB_P0_ROUTE_HV_L6, 0x400f3186
 4790              	.set CYREG_UDB_P0_ROUTE_HV_L7, 0x400f3187
 4791              	.set CYREG_UDB_P0_ROUTE_HV_L8, 0x400f3188
 4792              	.set CYREG_UDB_P0_ROUTE_HV_L9, 0x400f3189
 4793              	.set CYREG_UDB_P0_ROUTE_HV_L10, 0x400f318a
 4794              	.set CYREG_UDB_P0_ROUTE_HV_L11, 0x400f318b
 4795              	.set CYREG_UDB_P0_ROUTE_HV_L12, 0x400f318c
 4796              	.set CYREG_UDB_P0_ROUTE_HV_L13, 0x400f318d
 4797              	.set CYREG_UDB_P0_ROUTE_HV_L14, 0x400f318e
 4798              	.set CYREG_UDB_P0_ROUTE_HV_L15, 0x400f318f
 4799              	.set CYREG_UDB_P0_ROUTE_HS0, 0x400f3190
 4800              	.set CYFLD_UDB_P_ROUTE_HS_BYTE__OFFSET, 0x00000000
 4801              	.set CYFLD_UDB_P_ROUTE_HS_BYTE__SIZE, 0x00000008
 4802              	.set CYREG_UDB_P0_ROUTE_HS1, 0x400f3191
 4803              	.set CYREG_UDB_P0_ROUTE_HS2, 0x400f3192
 4804              	.set CYREG_UDB_P0_ROUTE_HS3, 0x400f3193
 4805              	.set CYREG_UDB_P0_ROUTE_HS4, 0x400f3194
 4806              	.set CYREG_UDB_P0_ROUTE_HS5, 0x400f3195
 4807              	.set CYREG_UDB_P0_ROUTE_HS6, 0x400f3196
 4808              	.set CYREG_UDB_P0_ROUTE_HS7, 0x400f3197
 4809              	.set CYREG_UDB_P0_ROUTE_HS8, 0x400f3198
 4810              	.set CYREG_UDB_P0_ROUTE_HS9, 0x400f3199
 4811              	.set CYREG_UDB_P0_ROUTE_HS10, 0x400f319a
 4812              	.set CYREG_UDB_P0_ROUTE_HS11, 0x400f319b
 4813              	.set CYREG_UDB_P0_ROUTE_HS12, 0x400f319c
 4814              	.set CYREG_UDB_P0_ROUTE_HS13, 0x400f319d
 4815              	.set CYREG_UDB_P0_ROUTE_HS14, 0x400f319e
 4816              	.set CYREG_UDB_P0_ROUTE_HS15, 0x400f319f
 4817              	.set CYREG_UDB_P0_ROUTE_HS16, 0x400f31a0
 4818              	.set CYREG_UDB_P0_ROUTE_HS17, 0x400f31a1
 4819              	.set CYREG_UDB_P0_ROUTE_HS18, 0x400f31a2
 4820              	.set CYREG_UDB_P0_ROUTE_HS19, 0x400f31a3
 4821              	.set CYREG_UDB_P0_ROUTE_HS20, 0x400f31a4
 4822              	.set CYREG_UDB_P0_ROUTE_HS21, 0x400f31a5
 4823              	.set CYREG_UDB_P0_ROUTE_HS22, 0x400f31a6
 4824              	.set CYREG_UDB_P0_ROUTE_HS23, 0x400f31a7
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 86


 4825              	.set CYREG_UDB_P0_ROUTE_HV_R0, 0x400f31a8
 4826              	.set CYREG_UDB_P0_ROUTE_HV_R1, 0x400f31a9
 4827              	.set CYREG_UDB_P0_ROUTE_HV_R2, 0x400f31aa
 4828              	.set CYREG_UDB_P0_ROUTE_HV_R3, 0x400f31ab
 4829              	.set CYREG_UDB_P0_ROUTE_HV_R4, 0x400f31ac
 4830              	.set CYREG_UDB_P0_ROUTE_HV_R5, 0x400f31ad
 4831              	.set CYREG_UDB_P0_ROUTE_HV_R6, 0x400f31ae
 4832              	.set CYREG_UDB_P0_ROUTE_HV_R7, 0x400f31af
 4833              	.set CYREG_UDB_P0_ROUTE_HV_R8, 0x400f31b0
 4834              	.set CYREG_UDB_P0_ROUTE_HV_R9, 0x400f31b1
 4835              	.set CYREG_UDB_P0_ROUTE_HV_R10, 0x400f31b2
 4836              	.set CYREG_UDB_P0_ROUTE_HV_R11, 0x400f31b3
 4837              	.set CYREG_UDB_P0_ROUTE_HV_R12, 0x400f31b4
 4838              	.set CYREG_UDB_P0_ROUTE_HV_R13, 0x400f31b5
 4839              	.set CYREG_UDB_P0_ROUTE_HV_R14, 0x400f31b6
 4840              	.set CYREG_UDB_P0_ROUTE_HV_R15, 0x400f31b7
 4841              	.set CYREG_UDB_P0_ROUTE_PLD0IN0, 0x400f31c0
 4842              	.set CYFLD_UDB_P_ROUTE_PI_TOP__OFFSET, 0x00000000
 4843              	.set CYFLD_UDB_P_ROUTE_PI_TOP__SIZE, 0x00000004
 4844              	.set CYFLD_UDB_P_ROUTE_PI_BOT__OFFSET, 0x00000004
 4845              	.set CYFLD_UDB_P_ROUTE_PI_BOT__SIZE, 0x00000004
 4846              	.set CYREG_UDB_P0_ROUTE_PLD0IN1, 0x400f31c2
 4847              	.set CYREG_UDB_P0_ROUTE_PLD0IN2, 0x400f31c4
 4848              	.set CYREG_UDB_P0_ROUTE_PLD1IN0, 0x400f31ca
 4849              	.set CYREG_UDB_P0_ROUTE_PLD1IN1, 0x400f31cc
 4850              	.set CYREG_UDB_P0_ROUTE_PLD1IN2, 0x400f31ce
 4851              	.set CYREG_UDB_P0_ROUTE_DPIN0, 0x400f31d0
 4852              	.set CYREG_UDB_P0_ROUTE_DPIN1, 0x400f31d2
 4853              	.set CYFLD_UDB_P_ROUTE_PI_TOP2__OFFSET, 0x00000002
 4854              	.set CYFLD_UDB_P_ROUTE_PI_TOP2__SIZE, 0x00000002
 4855              	.set CYFLD_UDB_P_ROUTE_PI_BOT2__OFFSET, 0x00000004
 4856              	.set CYFLD_UDB_P_ROUTE_PI_BOT2__SIZE, 0x00000002
 4857              	.set CYREG_UDB_P0_ROUTE_SCIN, 0x400f31d6
 4858              	.set CYREG_UDB_P0_ROUTE_SCIOIN, 0x400f31d8
 4859              	.set CYREG_UDB_P0_ROUTE_RCIN, 0x400f31de
 4860              	.set CYREG_UDB_P0_ROUTE_VS0, 0x400f31e0
 4861              	.set CYFLD_UDB_P_ROUTE_VS_TOP__OFFSET, 0x00000000
 4862              	.set CYFLD_UDB_P_ROUTE_VS_TOP__SIZE, 0x00000004
 4863              	.set CYFLD_UDB_P_ROUTE_VS_BOT__OFFSET, 0x00000004
 4864              	.set CYFLD_UDB_P_ROUTE_VS_BOT__SIZE, 0x00000004
 4865              	.set CYREG_UDB_P0_ROUTE_VS1, 0x400f31e2
 4866              	.set CYREG_UDB_P0_ROUTE_VS2, 0x400f31e4
 4867              	.set CYREG_UDB_P0_ROUTE_VS3, 0x400f31e6
 4868              	.set CYREG_UDB_P0_ROUTE_VS4, 0x400f31e8
 4869              	.set CYREG_UDB_P0_ROUTE_VS5, 0x400f31ea
 4870              	.set CYREG_UDB_P0_ROUTE_VS6, 0x400f31ec
 4871              	.set CYREG_UDB_P0_ROUTE_VS7, 0x400f31ee
 4872              	.set CYDEV_UDB_P1_BASE, 0x400f3200
 4873              	.set CYDEV_UDB_P1_SIZE, 0x00000200
 4874              	.set CYDEV_UDB_P1_U0_BASE, 0x400f3200
 4875              	.set CYDEV_UDB_P1_U0_SIZE, 0x00000080
 4876              	.set CYREG_UDB_P1_U0_PLD_IT0, 0x400f3200
 4877              	.set CYREG_UDB_P1_U0_PLD_IT1, 0x400f3204
 4878              	.set CYREG_UDB_P1_U0_PLD_IT2, 0x400f3208
 4879              	.set CYREG_UDB_P1_U0_PLD_IT3, 0x400f320c
 4880              	.set CYREG_UDB_P1_U0_PLD_IT4, 0x400f3210
 4881              	.set CYREG_UDB_P1_U0_PLD_IT5, 0x400f3214
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 87


 4882              	.set CYREG_UDB_P1_U0_PLD_IT6, 0x400f3218
 4883              	.set CYREG_UDB_P1_U0_PLD_IT7, 0x400f321c
 4884              	.set CYREG_UDB_P1_U0_PLD_IT8, 0x400f3220
 4885              	.set CYREG_UDB_P1_U0_PLD_IT9, 0x400f3224
 4886              	.set CYREG_UDB_P1_U0_PLD_IT10, 0x400f3228
 4887              	.set CYREG_UDB_P1_U0_PLD_IT11, 0x400f322c
 4888              	.set CYREG_UDB_P1_U0_PLD_ORT0, 0x400f3230
 4889              	.set CYREG_UDB_P1_U0_PLD_ORT1, 0x400f3232
 4890              	.set CYREG_UDB_P1_U0_PLD_ORT2, 0x400f3234
 4891              	.set CYREG_UDB_P1_U0_PLD_ORT3, 0x400f3236
 4892              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_CEN_CONST, 0x400f3238
 4893              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_XORFB, 0x400f323a
 4894              	.set CYREG_UDB_P1_U0_PLD_MC_SET_RESET, 0x400f323c
 4895              	.set CYREG_UDB_P1_U0_PLD_MC_CFG_BYPASS, 0x400f323e
 4896              	.set CYREG_UDB_P1_U0_CFG0, 0x400f3240
 4897              	.set CYREG_UDB_P1_U0_CFG1, 0x400f3241
 4898              	.set CYREG_UDB_P1_U0_CFG2, 0x400f3242
 4899              	.set CYREG_UDB_P1_U0_CFG3, 0x400f3243
 4900              	.set CYREG_UDB_P1_U0_CFG4, 0x400f3244
 4901              	.set CYREG_UDB_P1_U0_CFG5, 0x400f3245
 4902              	.set CYREG_UDB_P1_U0_CFG6, 0x400f3246
 4903              	.set CYREG_UDB_P1_U0_CFG7, 0x400f3247
 4904              	.set CYREG_UDB_P1_U0_CFG8, 0x400f3248
 4905              	.set CYREG_UDB_P1_U0_CFG9, 0x400f3249
 4906              	.set CYREG_UDB_P1_U0_CFG10, 0x400f324a
 4907              	.set CYREG_UDB_P1_U0_CFG11, 0x400f324b
 4908              	.set CYREG_UDB_P1_U0_CFG12, 0x400f324c
 4909              	.set CYREG_UDB_P1_U0_CFG13, 0x400f324d
 4910              	.set CYREG_UDB_P1_U0_CFG14, 0x400f324e
 4911              	.set CYREG_UDB_P1_U0_CFG15, 0x400f324f
 4912              	.set CYREG_UDB_P1_U0_CFG16, 0x400f3250
 4913              	.set CYREG_UDB_P1_U0_CFG17, 0x400f3251
 4914              	.set CYREG_UDB_P1_U0_CFG18, 0x400f3252
 4915              	.set CYREG_UDB_P1_U0_CFG19, 0x400f3253
 4916              	.set CYREG_UDB_P1_U0_CFG20, 0x400f3254
 4917              	.set CYREG_UDB_P1_U0_CFG21, 0x400f3255
 4918              	.set CYREG_UDB_P1_U0_CFG22, 0x400f3256
 4919              	.set CYREG_UDB_P1_U0_CFG23, 0x400f3257
 4920              	.set CYREG_UDB_P1_U0_CFG24, 0x400f3258
 4921              	.set CYREG_UDB_P1_U0_CFG25, 0x400f3259
 4922              	.set CYREG_UDB_P1_U0_CFG26, 0x400f325a
 4923              	.set CYREG_UDB_P1_U0_CFG27, 0x400f325b
 4924              	.set CYREG_UDB_P1_U0_CFG28, 0x400f325c
 4925              	.set CYREG_UDB_P1_U0_CFG29, 0x400f325d
 4926              	.set CYREG_UDB_P1_U0_CFG30, 0x400f325e
 4927              	.set CYREG_UDB_P1_U0_CFG31, 0x400f325f
 4928              	.set CYREG_UDB_P1_U0_DCFG0, 0x400f3260
 4929              	.set CYREG_UDB_P1_U0_DCFG1, 0x400f3262
 4930              	.set CYREG_UDB_P1_U0_DCFG2, 0x400f3264
 4931              	.set CYREG_UDB_P1_U0_DCFG3, 0x400f3266
 4932              	.set CYREG_UDB_P1_U0_DCFG4, 0x400f3268
 4933              	.set CYREG_UDB_P1_U0_DCFG5, 0x400f326a
 4934              	.set CYREG_UDB_P1_U0_DCFG6, 0x400f326c
 4935              	.set CYREG_UDB_P1_U0_DCFG7, 0x400f326e
 4936              	.set CYDEV_UDB_P1_U1_BASE, 0x400f3280
 4937              	.set CYDEV_UDB_P1_U1_SIZE, 0x00000080
 4938              	.set CYREG_UDB_P1_U1_PLD_IT0, 0x400f3280
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 88


 4939              	.set CYREG_UDB_P1_U1_PLD_IT1, 0x400f3284
 4940              	.set CYREG_UDB_P1_U1_PLD_IT2, 0x400f3288
 4941              	.set CYREG_UDB_P1_U1_PLD_IT3, 0x400f328c
 4942              	.set CYREG_UDB_P1_U1_PLD_IT4, 0x400f3290
 4943              	.set CYREG_UDB_P1_U1_PLD_IT5, 0x400f3294
 4944              	.set CYREG_UDB_P1_U1_PLD_IT6, 0x400f3298
 4945              	.set CYREG_UDB_P1_U1_PLD_IT7, 0x400f329c
 4946              	.set CYREG_UDB_P1_U1_PLD_IT8, 0x400f32a0
 4947              	.set CYREG_UDB_P1_U1_PLD_IT9, 0x400f32a4
 4948              	.set CYREG_UDB_P1_U1_PLD_IT10, 0x400f32a8
 4949              	.set CYREG_UDB_P1_U1_PLD_IT11, 0x400f32ac
 4950              	.set CYREG_UDB_P1_U1_PLD_ORT0, 0x400f32b0
 4951              	.set CYREG_UDB_P1_U1_PLD_ORT1, 0x400f32b2
 4952              	.set CYREG_UDB_P1_U1_PLD_ORT2, 0x400f32b4
 4953              	.set CYREG_UDB_P1_U1_PLD_ORT3, 0x400f32b6
 4954              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_CEN_CONST, 0x400f32b8
 4955              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_XORFB, 0x400f32ba
 4956              	.set CYREG_UDB_P1_U1_PLD_MC_SET_RESET, 0x400f32bc
 4957              	.set CYREG_UDB_P1_U1_PLD_MC_CFG_BYPASS, 0x400f32be
 4958              	.set CYREG_UDB_P1_U1_CFG0, 0x400f32c0
 4959              	.set CYREG_UDB_P1_U1_CFG1, 0x400f32c1
 4960              	.set CYREG_UDB_P1_U1_CFG2, 0x400f32c2
 4961              	.set CYREG_UDB_P1_U1_CFG3, 0x400f32c3
 4962              	.set CYREG_UDB_P1_U1_CFG4, 0x400f32c4
 4963              	.set CYREG_UDB_P1_U1_CFG5, 0x400f32c5
 4964              	.set CYREG_UDB_P1_U1_CFG6, 0x400f32c6
 4965              	.set CYREG_UDB_P1_U1_CFG7, 0x400f32c7
 4966              	.set CYREG_UDB_P1_U1_CFG8, 0x400f32c8
 4967              	.set CYREG_UDB_P1_U1_CFG9, 0x400f32c9
 4968              	.set CYREG_UDB_P1_U1_CFG10, 0x400f32ca
 4969              	.set CYREG_UDB_P1_U1_CFG11, 0x400f32cb
 4970              	.set CYREG_UDB_P1_U1_CFG12, 0x400f32cc
 4971              	.set CYREG_UDB_P1_U1_CFG13, 0x400f32cd
 4972              	.set CYREG_UDB_P1_U1_CFG14, 0x400f32ce
 4973              	.set CYREG_UDB_P1_U1_CFG15, 0x400f32cf
 4974              	.set CYREG_UDB_P1_U1_CFG16, 0x400f32d0
 4975              	.set CYREG_UDB_P1_U1_CFG17, 0x400f32d1
 4976              	.set CYREG_UDB_P1_U1_CFG18, 0x400f32d2
 4977              	.set CYREG_UDB_P1_U1_CFG19, 0x400f32d3
 4978              	.set CYREG_UDB_P1_U1_CFG20, 0x400f32d4
 4979              	.set CYREG_UDB_P1_U1_CFG21, 0x400f32d5
 4980              	.set CYREG_UDB_P1_U1_CFG22, 0x400f32d6
 4981              	.set CYREG_UDB_P1_U1_CFG23, 0x400f32d7
 4982              	.set CYREG_UDB_P1_U1_CFG24, 0x400f32d8
 4983              	.set CYREG_UDB_P1_U1_CFG25, 0x400f32d9
 4984              	.set CYREG_UDB_P1_U1_CFG26, 0x400f32da
 4985              	.set CYREG_UDB_P1_U1_CFG27, 0x400f32db
 4986              	.set CYREG_UDB_P1_U1_CFG28, 0x400f32dc
 4987              	.set CYREG_UDB_P1_U1_CFG29, 0x400f32dd
 4988              	.set CYREG_UDB_P1_U1_CFG30, 0x400f32de
 4989              	.set CYREG_UDB_P1_U1_CFG31, 0x400f32df
 4990              	.set CYREG_UDB_P1_U1_DCFG0, 0x400f32e0
 4991              	.set CYREG_UDB_P1_U1_DCFG1, 0x400f32e2
 4992              	.set CYREG_UDB_P1_U1_DCFG2, 0x400f32e4
 4993              	.set CYREG_UDB_P1_U1_DCFG3, 0x400f32e6
 4994              	.set CYREG_UDB_P1_U1_DCFG4, 0x400f32e8
 4995              	.set CYREG_UDB_P1_U1_DCFG5, 0x400f32ea
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 89


 4996              	.set CYREG_UDB_P1_U1_DCFG6, 0x400f32ec
 4997              	.set CYREG_UDB_P1_U1_DCFG7, 0x400f32ee
 4998              	.set CYDEV_UDB_P1_ROUTE_BASE, 0x400f3300
 4999              	.set CYDEV_UDB_P1_ROUTE_SIZE, 0x00000100
 5000              	.set CYREG_UDB_P1_ROUTE_HC0, 0x400f3300
 5001              	.set CYREG_UDB_P1_ROUTE_HC1, 0x400f3301
 5002              	.set CYREG_UDB_P1_ROUTE_HC2, 0x400f3302
 5003              	.set CYREG_UDB_P1_ROUTE_HC3, 0x400f3303
 5004              	.set CYREG_UDB_P1_ROUTE_HC4, 0x400f3304
 5005              	.set CYREG_UDB_P1_ROUTE_HC5, 0x400f3305
 5006              	.set CYREG_UDB_P1_ROUTE_HC6, 0x400f3306
 5007              	.set CYREG_UDB_P1_ROUTE_HC7, 0x400f3307
 5008              	.set CYREG_UDB_P1_ROUTE_HC8, 0x400f3308
 5009              	.set CYREG_UDB_P1_ROUTE_HC9, 0x400f3309
 5010              	.set CYREG_UDB_P1_ROUTE_HC10, 0x400f330a
 5011              	.set CYREG_UDB_P1_ROUTE_HC11, 0x400f330b
 5012              	.set CYREG_UDB_P1_ROUTE_HC12, 0x400f330c
 5013              	.set CYREG_UDB_P1_ROUTE_HC13, 0x400f330d
 5014              	.set CYREG_UDB_P1_ROUTE_HC14, 0x400f330e
 5015              	.set CYREG_UDB_P1_ROUTE_HC15, 0x400f330f
 5016              	.set CYREG_UDB_P1_ROUTE_HC16, 0x400f3310
 5017              	.set CYREG_UDB_P1_ROUTE_HC17, 0x400f3311
 5018              	.set CYREG_UDB_P1_ROUTE_HC18, 0x400f3312
 5019              	.set CYREG_UDB_P1_ROUTE_HC19, 0x400f3313
 5020              	.set CYREG_UDB_P1_ROUTE_HC20, 0x400f3314
 5021              	.set CYREG_UDB_P1_ROUTE_HC21, 0x400f3315
 5022              	.set CYREG_UDB_P1_ROUTE_HC22, 0x400f3316
 5023              	.set CYREG_UDB_P1_ROUTE_HC23, 0x400f3317
 5024              	.set CYREG_UDB_P1_ROUTE_HC24, 0x400f3318
 5025              	.set CYREG_UDB_P1_ROUTE_HC25, 0x400f3319
 5026              	.set CYREG_UDB_P1_ROUTE_HC26, 0x400f331a
 5027              	.set CYREG_UDB_P1_ROUTE_HC27, 0x400f331b
 5028              	.set CYREG_UDB_P1_ROUTE_HC28, 0x400f331c
 5029              	.set CYREG_UDB_P1_ROUTE_HC29, 0x400f331d
 5030              	.set CYREG_UDB_P1_ROUTE_HC30, 0x400f331e
 5031              	.set CYREG_UDB_P1_ROUTE_HC31, 0x400f331f
 5032              	.set CYREG_UDB_P1_ROUTE_HC32, 0x400f3320
 5033              	.set CYREG_UDB_P1_ROUTE_HC33, 0x400f3321
 5034              	.set CYREG_UDB_P1_ROUTE_HC34, 0x400f3322
 5035              	.set CYREG_UDB_P1_ROUTE_HC35, 0x400f3323
 5036              	.set CYREG_UDB_P1_ROUTE_HC36, 0x400f3324
 5037              	.set CYREG_UDB_P1_ROUTE_HC37, 0x400f3325
 5038              	.set CYREG_UDB_P1_ROUTE_HC38, 0x400f3326
 5039              	.set CYREG_UDB_P1_ROUTE_HC39, 0x400f3327
 5040              	.set CYREG_UDB_P1_ROUTE_HC40, 0x400f3328
 5041              	.set CYREG_UDB_P1_ROUTE_HC41, 0x400f3329
 5042              	.set CYREG_UDB_P1_ROUTE_HC42, 0x400f332a
 5043              	.set CYREG_UDB_P1_ROUTE_HC43, 0x400f332b
 5044              	.set CYREG_UDB_P1_ROUTE_HC44, 0x400f332c
 5045              	.set CYREG_UDB_P1_ROUTE_HC45, 0x400f332d
 5046              	.set CYREG_UDB_P1_ROUTE_HC46, 0x400f332e
 5047              	.set CYREG_UDB_P1_ROUTE_HC47, 0x400f332f
 5048              	.set CYREG_UDB_P1_ROUTE_HC48, 0x400f3330
 5049              	.set CYREG_UDB_P1_ROUTE_HC49, 0x400f3331
 5050              	.set CYREG_UDB_P1_ROUTE_HC50, 0x400f3332
 5051              	.set CYREG_UDB_P1_ROUTE_HC51, 0x400f3333
 5052              	.set CYREG_UDB_P1_ROUTE_HC52, 0x400f3334
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 90


 5053              	.set CYREG_UDB_P1_ROUTE_HC53, 0x400f3335
 5054              	.set CYREG_UDB_P1_ROUTE_HC54, 0x400f3336
 5055              	.set CYREG_UDB_P1_ROUTE_HC55, 0x400f3337
 5056              	.set CYREG_UDB_P1_ROUTE_HC56, 0x400f3338
 5057              	.set CYREG_UDB_P1_ROUTE_HC57, 0x400f3339
 5058              	.set CYREG_UDB_P1_ROUTE_HC58, 0x400f333a
 5059              	.set CYREG_UDB_P1_ROUTE_HC59, 0x400f333b
 5060              	.set CYREG_UDB_P1_ROUTE_HC60, 0x400f333c
 5061              	.set CYREG_UDB_P1_ROUTE_HC61, 0x400f333d
 5062              	.set CYREG_UDB_P1_ROUTE_HC62, 0x400f333e
 5063              	.set CYREG_UDB_P1_ROUTE_HC63, 0x400f333f
 5064              	.set CYREG_UDB_P1_ROUTE_HC64, 0x400f3340
 5065              	.set CYREG_UDB_P1_ROUTE_HC65, 0x400f3341
 5066              	.set CYREG_UDB_P1_ROUTE_HC66, 0x400f3342
 5067              	.set CYREG_UDB_P1_ROUTE_HC67, 0x400f3343
 5068              	.set CYREG_UDB_P1_ROUTE_HC68, 0x400f3344
 5069              	.set CYREG_UDB_P1_ROUTE_HC69, 0x400f3345
 5070              	.set CYREG_UDB_P1_ROUTE_HC70, 0x400f3346
 5071              	.set CYREG_UDB_P1_ROUTE_HC71, 0x400f3347
 5072              	.set CYREG_UDB_P1_ROUTE_HC72, 0x400f3348
 5073              	.set CYREG_UDB_P1_ROUTE_HC73, 0x400f3349
 5074              	.set CYREG_UDB_P1_ROUTE_HC74, 0x400f334a
 5075              	.set CYREG_UDB_P1_ROUTE_HC75, 0x400f334b
 5076              	.set CYREG_UDB_P1_ROUTE_HC76, 0x400f334c
 5077              	.set CYREG_UDB_P1_ROUTE_HC77, 0x400f334d
 5078              	.set CYREG_UDB_P1_ROUTE_HC78, 0x400f334e
 5079              	.set CYREG_UDB_P1_ROUTE_HC79, 0x400f334f
 5080              	.set CYREG_UDB_P1_ROUTE_HC80, 0x400f3350
 5081              	.set CYREG_UDB_P1_ROUTE_HC81, 0x400f3351
 5082              	.set CYREG_UDB_P1_ROUTE_HC82, 0x400f3352
 5083              	.set CYREG_UDB_P1_ROUTE_HC83, 0x400f3353
 5084              	.set CYREG_UDB_P1_ROUTE_HC84, 0x400f3354
 5085              	.set CYREG_UDB_P1_ROUTE_HC85, 0x400f3355
 5086              	.set CYREG_UDB_P1_ROUTE_HC86, 0x400f3356
 5087              	.set CYREG_UDB_P1_ROUTE_HC87, 0x400f3357
 5088              	.set CYREG_UDB_P1_ROUTE_HC88, 0x400f3358
 5089              	.set CYREG_UDB_P1_ROUTE_HC89, 0x400f3359
 5090              	.set CYREG_UDB_P1_ROUTE_HC90, 0x400f335a
 5091              	.set CYREG_UDB_P1_ROUTE_HC91, 0x400f335b
 5092              	.set CYREG_UDB_P1_ROUTE_HC92, 0x400f335c
 5093              	.set CYREG_UDB_P1_ROUTE_HC93, 0x400f335d
 5094              	.set CYREG_UDB_P1_ROUTE_HC94, 0x400f335e
 5095              	.set CYREG_UDB_P1_ROUTE_HC95, 0x400f335f
 5096              	.set CYREG_UDB_P1_ROUTE_HC96, 0x400f3360
 5097              	.set CYREG_UDB_P1_ROUTE_HC97, 0x400f3361
 5098              	.set CYREG_UDB_P1_ROUTE_HC98, 0x400f3362
 5099              	.set CYREG_UDB_P1_ROUTE_HC99, 0x400f3363
 5100              	.set CYREG_UDB_P1_ROUTE_HC100, 0x400f3364
 5101              	.set CYREG_UDB_P1_ROUTE_HC101, 0x400f3365
 5102              	.set CYREG_UDB_P1_ROUTE_HC102, 0x400f3366
 5103              	.set CYREG_UDB_P1_ROUTE_HC103, 0x400f3367
 5104              	.set CYREG_UDB_P1_ROUTE_HC104, 0x400f3368
 5105              	.set CYREG_UDB_P1_ROUTE_HC105, 0x400f3369
 5106              	.set CYREG_UDB_P1_ROUTE_HC106, 0x400f336a
 5107              	.set CYREG_UDB_P1_ROUTE_HC107, 0x400f336b
 5108              	.set CYREG_UDB_P1_ROUTE_HC108, 0x400f336c
 5109              	.set CYREG_UDB_P1_ROUTE_HC109, 0x400f336d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 91


 5110              	.set CYREG_UDB_P1_ROUTE_HC110, 0x400f336e
 5111              	.set CYREG_UDB_P1_ROUTE_HC111, 0x400f336f
 5112              	.set CYREG_UDB_P1_ROUTE_HC112, 0x400f3370
 5113              	.set CYREG_UDB_P1_ROUTE_HC113, 0x400f3371
 5114              	.set CYREG_UDB_P1_ROUTE_HC114, 0x400f3372
 5115              	.set CYREG_UDB_P1_ROUTE_HC115, 0x400f3373
 5116              	.set CYREG_UDB_P1_ROUTE_HC116, 0x400f3374
 5117              	.set CYREG_UDB_P1_ROUTE_HC117, 0x400f3375
 5118              	.set CYREG_UDB_P1_ROUTE_HC118, 0x400f3376
 5119              	.set CYREG_UDB_P1_ROUTE_HC119, 0x400f3377
 5120              	.set CYREG_UDB_P1_ROUTE_HC120, 0x400f3378
 5121              	.set CYREG_UDB_P1_ROUTE_HC121, 0x400f3379
 5122              	.set CYREG_UDB_P1_ROUTE_HC122, 0x400f337a
 5123              	.set CYREG_UDB_P1_ROUTE_HC123, 0x400f337b
 5124              	.set CYREG_UDB_P1_ROUTE_HC124, 0x400f337c
 5125              	.set CYREG_UDB_P1_ROUTE_HC125, 0x400f337d
 5126              	.set CYREG_UDB_P1_ROUTE_HC126, 0x400f337e
 5127              	.set CYREG_UDB_P1_ROUTE_HC127, 0x400f337f
 5128              	.set CYREG_UDB_P1_ROUTE_HV_L0, 0x400f3380
 5129              	.set CYREG_UDB_P1_ROUTE_HV_L1, 0x400f3381
 5130              	.set CYREG_UDB_P1_ROUTE_HV_L2, 0x400f3382
 5131              	.set CYREG_UDB_P1_ROUTE_HV_L3, 0x400f3383
 5132              	.set CYREG_UDB_P1_ROUTE_HV_L4, 0x400f3384
 5133              	.set CYREG_UDB_P1_ROUTE_HV_L5, 0x400f3385
 5134              	.set CYREG_UDB_P1_ROUTE_HV_L6, 0x400f3386
 5135              	.set CYREG_UDB_P1_ROUTE_HV_L7, 0x400f3387
 5136              	.set CYREG_UDB_P1_ROUTE_HV_L8, 0x400f3388
 5137              	.set CYREG_UDB_P1_ROUTE_HV_L9, 0x400f3389
 5138              	.set CYREG_UDB_P1_ROUTE_HV_L10, 0x400f338a
 5139              	.set CYREG_UDB_P1_ROUTE_HV_L11, 0x400f338b
 5140              	.set CYREG_UDB_P1_ROUTE_HV_L12, 0x400f338c
 5141              	.set CYREG_UDB_P1_ROUTE_HV_L13, 0x400f338d
 5142              	.set CYREG_UDB_P1_ROUTE_HV_L14, 0x400f338e
 5143              	.set CYREG_UDB_P1_ROUTE_HV_L15, 0x400f338f
 5144              	.set CYREG_UDB_P1_ROUTE_HS0, 0x400f3390
 5145              	.set CYREG_UDB_P1_ROUTE_HS1, 0x400f3391
 5146              	.set CYREG_UDB_P1_ROUTE_HS2, 0x400f3392
 5147              	.set CYREG_UDB_P1_ROUTE_HS3, 0x400f3393
 5148              	.set CYREG_UDB_P1_ROUTE_HS4, 0x400f3394
 5149              	.set CYREG_UDB_P1_ROUTE_HS5, 0x400f3395
 5150              	.set CYREG_UDB_P1_ROUTE_HS6, 0x400f3396
 5151              	.set CYREG_UDB_P1_ROUTE_HS7, 0x400f3397
 5152              	.set CYREG_UDB_P1_ROUTE_HS8, 0x400f3398
 5153              	.set CYREG_UDB_P1_ROUTE_HS9, 0x400f3399
 5154              	.set CYREG_UDB_P1_ROUTE_HS10, 0x400f339a
 5155              	.set CYREG_UDB_P1_ROUTE_HS11, 0x400f339b
 5156              	.set CYREG_UDB_P1_ROUTE_HS12, 0x400f339c
 5157              	.set CYREG_UDB_P1_ROUTE_HS13, 0x400f339d
 5158              	.set CYREG_UDB_P1_ROUTE_HS14, 0x400f339e
 5159              	.set CYREG_UDB_P1_ROUTE_HS15, 0x400f339f
 5160              	.set CYREG_UDB_P1_ROUTE_HS16, 0x400f33a0
 5161              	.set CYREG_UDB_P1_ROUTE_HS17, 0x400f33a1
 5162              	.set CYREG_UDB_P1_ROUTE_HS18, 0x400f33a2
 5163              	.set CYREG_UDB_P1_ROUTE_HS19, 0x400f33a3
 5164              	.set CYREG_UDB_P1_ROUTE_HS20, 0x400f33a4
 5165              	.set CYREG_UDB_P1_ROUTE_HS21, 0x400f33a5
 5166              	.set CYREG_UDB_P1_ROUTE_HS22, 0x400f33a6
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 92


 5167              	.set CYREG_UDB_P1_ROUTE_HS23, 0x400f33a7
 5168              	.set CYREG_UDB_P1_ROUTE_HV_R0, 0x400f33a8
 5169              	.set CYREG_UDB_P1_ROUTE_HV_R1, 0x400f33a9
 5170              	.set CYREG_UDB_P1_ROUTE_HV_R2, 0x400f33aa
 5171              	.set CYREG_UDB_P1_ROUTE_HV_R3, 0x400f33ab
 5172              	.set CYREG_UDB_P1_ROUTE_HV_R4, 0x400f33ac
 5173              	.set CYREG_UDB_P1_ROUTE_HV_R5, 0x400f33ad
 5174              	.set CYREG_UDB_P1_ROUTE_HV_R6, 0x400f33ae
 5175              	.set CYREG_UDB_P1_ROUTE_HV_R7, 0x400f33af
 5176              	.set CYREG_UDB_P1_ROUTE_HV_R8, 0x400f33b0
 5177              	.set CYREG_UDB_P1_ROUTE_HV_R9, 0x400f33b1
 5178              	.set CYREG_UDB_P1_ROUTE_HV_R10, 0x400f33b2
 5179              	.set CYREG_UDB_P1_ROUTE_HV_R11, 0x400f33b3
 5180              	.set CYREG_UDB_P1_ROUTE_HV_R12, 0x400f33b4
 5181              	.set CYREG_UDB_P1_ROUTE_HV_R13, 0x400f33b5
 5182              	.set CYREG_UDB_P1_ROUTE_HV_R14, 0x400f33b6
 5183              	.set CYREG_UDB_P1_ROUTE_HV_R15, 0x400f33b7
 5184              	.set CYREG_UDB_P1_ROUTE_PLD0IN0, 0x400f33c0
 5185              	.set CYREG_UDB_P1_ROUTE_PLD0IN1, 0x400f33c2
 5186              	.set CYREG_UDB_P1_ROUTE_PLD0IN2, 0x400f33c4
 5187              	.set CYREG_UDB_P1_ROUTE_PLD1IN0, 0x400f33ca
 5188              	.set CYREG_UDB_P1_ROUTE_PLD1IN1, 0x400f33cc
 5189              	.set CYREG_UDB_P1_ROUTE_PLD1IN2, 0x400f33ce
 5190              	.set CYREG_UDB_P1_ROUTE_DPIN0, 0x400f33d0
 5191              	.set CYREG_UDB_P1_ROUTE_DPIN1, 0x400f33d2
 5192              	.set CYREG_UDB_P1_ROUTE_SCIN, 0x400f33d6
 5193              	.set CYREG_UDB_P1_ROUTE_SCIOIN, 0x400f33d8
 5194              	.set CYREG_UDB_P1_ROUTE_RCIN, 0x400f33de
 5195              	.set CYREG_UDB_P1_ROUTE_VS0, 0x400f33e0
 5196              	.set CYREG_UDB_P1_ROUTE_VS1, 0x400f33e2
 5197              	.set CYREG_UDB_P1_ROUTE_VS2, 0x400f33e4
 5198              	.set CYREG_UDB_P1_ROUTE_VS3, 0x400f33e6
 5199              	.set CYREG_UDB_P1_ROUTE_VS4, 0x400f33e8
 5200              	.set CYREG_UDB_P1_ROUTE_VS5, 0x400f33ea
 5201              	.set CYREG_UDB_P1_ROUTE_VS6, 0x400f33ec
 5202              	.set CYREG_UDB_P1_ROUTE_VS7, 0x400f33ee
 5203              	.set CYDEV_UDB_P2_BASE, 0x400f3400
 5204              	.set CYDEV_UDB_P2_SIZE, 0x00000200
 5205              	.set CYDEV_UDB_P2_U0_BASE, 0x400f3400
 5206              	.set CYDEV_UDB_P2_U0_SIZE, 0x00000080
 5207              	.set CYREG_UDB_P2_U0_PLD_IT0, 0x400f3400
 5208              	.set CYREG_UDB_P2_U0_PLD_IT1, 0x400f3404
 5209              	.set CYREG_UDB_P2_U0_PLD_IT2, 0x400f3408
 5210              	.set CYREG_UDB_P2_U0_PLD_IT3, 0x400f340c
 5211              	.set CYREG_UDB_P2_U0_PLD_IT4, 0x400f3410
 5212              	.set CYREG_UDB_P2_U0_PLD_IT5, 0x400f3414
 5213              	.set CYREG_UDB_P2_U0_PLD_IT6, 0x400f3418
 5214              	.set CYREG_UDB_P2_U0_PLD_IT7, 0x400f341c
 5215              	.set CYREG_UDB_P2_U0_PLD_IT8, 0x400f3420
 5216              	.set CYREG_UDB_P2_U0_PLD_IT9, 0x400f3424
 5217              	.set CYREG_UDB_P2_U0_PLD_IT10, 0x400f3428
 5218              	.set CYREG_UDB_P2_U0_PLD_IT11, 0x400f342c
 5219              	.set CYREG_UDB_P2_U0_PLD_ORT0, 0x400f3430
 5220              	.set CYREG_UDB_P2_U0_PLD_ORT1, 0x400f3432
 5221              	.set CYREG_UDB_P2_U0_PLD_ORT2, 0x400f3434
 5222              	.set CYREG_UDB_P2_U0_PLD_ORT3, 0x400f3436
 5223              	.set CYREG_UDB_P2_U0_PLD_MC_CFG_CEN_CONST, 0x400f3438
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 93


 5224              	.set CYREG_UDB_P2_U0_PLD_MC_CFG_XORFB, 0x400f343a
 5225              	.set CYREG_UDB_P2_U0_PLD_MC_SET_RESET, 0x400f343c
 5226              	.set CYREG_UDB_P2_U0_PLD_MC_CFG_BYPASS, 0x400f343e
 5227              	.set CYREG_UDB_P2_U0_CFG0, 0x400f3440
 5228              	.set CYREG_UDB_P2_U0_CFG1, 0x400f3441
 5229              	.set CYREG_UDB_P2_U0_CFG2, 0x400f3442
 5230              	.set CYREG_UDB_P2_U0_CFG3, 0x400f3443
 5231              	.set CYREG_UDB_P2_U0_CFG4, 0x400f3444
 5232              	.set CYREG_UDB_P2_U0_CFG5, 0x400f3445
 5233              	.set CYREG_UDB_P2_U0_CFG6, 0x400f3446
 5234              	.set CYREG_UDB_P2_U0_CFG7, 0x400f3447
 5235              	.set CYREG_UDB_P2_U0_CFG8, 0x400f3448
 5236              	.set CYREG_UDB_P2_U0_CFG9, 0x400f3449
 5237              	.set CYREG_UDB_P2_U0_CFG10, 0x400f344a
 5238              	.set CYREG_UDB_P2_U0_CFG11, 0x400f344b
 5239              	.set CYREG_UDB_P2_U0_CFG12, 0x400f344c
 5240              	.set CYREG_UDB_P2_U0_CFG13, 0x400f344d
 5241              	.set CYREG_UDB_P2_U0_CFG14, 0x400f344e
 5242              	.set CYREG_UDB_P2_U0_CFG15, 0x400f344f
 5243              	.set CYREG_UDB_P2_U0_CFG16, 0x400f3450
 5244              	.set CYREG_UDB_P2_U0_CFG17, 0x400f3451
 5245              	.set CYREG_UDB_P2_U0_CFG18, 0x400f3452
 5246              	.set CYREG_UDB_P2_U0_CFG19, 0x400f3453
 5247              	.set CYREG_UDB_P2_U0_CFG20, 0x400f3454
 5248              	.set CYREG_UDB_P2_U0_CFG21, 0x400f3455
 5249              	.set CYREG_UDB_P2_U0_CFG22, 0x400f3456
 5250              	.set CYREG_UDB_P2_U0_CFG23, 0x400f3457
 5251              	.set CYREG_UDB_P2_U0_CFG24, 0x400f3458
 5252              	.set CYREG_UDB_P2_U0_CFG25, 0x400f3459
 5253              	.set CYREG_UDB_P2_U0_CFG26, 0x400f345a
 5254              	.set CYREG_UDB_P2_U0_CFG27, 0x400f345b
 5255              	.set CYREG_UDB_P2_U0_CFG28, 0x400f345c
 5256              	.set CYREG_UDB_P2_U0_CFG29, 0x400f345d
 5257              	.set CYREG_UDB_P2_U0_CFG30, 0x400f345e
 5258              	.set CYREG_UDB_P2_U0_CFG31, 0x400f345f
 5259              	.set CYREG_UDB_P2_U0_DCFG0, 0x400f3460
 5260              	.set CYREG_UDB_P2_U0_DCFG1, 0x400f3462
 5261              	.set CYREG_UDB_P2_U0_DCFG2, 0x400f3464
 5262              	.set CYREG_UDB_P2_U0_DCFG3, 0x400f3466
 5263              	.set CYREG_UDB_P2_U0_DCFG4, 0x400f3468
 5264              	.set CYREG_UDB_P2_U0_DCFG5, 0x400f346a
 5265              	.set CYREG_UDB_P2_U0_DCFG6, 0x400f346c
 5266              	.set CYREG_UDB_P2_U0_DCFG7, 0x400f346e
 5267              	.set CYDEV_UDB_P2_U1_BASE, 0x400f3480
 5268              	.set CYDEV_UDB_P2_U1_SIZE, 0x00000080
 5269              	.set CYREG_UDB_P2_U1_PLD_IT0, 0x400f3480
 5270              	.set CYREG_UDB_P2_U1_PLD_IT1, 0x400f3484
 5271              	.set CYREG_UDB_P2_U1_PLD_IT2, 0x400f3488
 5272              	.set CYREG_UDB_P2_U1_PLD_IT3, 0x400f348c
 5273              	.set CYREG_UDB_P2_U1_PLD_IT4, 0x400f3490
 5274              	.set CYREG_UDB_P2_U1_PLD_IT5, 0x400f3494
 5275              	.set CYREG_UDB_P2_U1_PLD_IT6, 0x400f3498
 5276              	.set CYREG_UDB_P2_U1_PLD_IT7, 0x400f349c
 5277              	.set CYREG_UDB_P2_U1_PLD_IT8, 0x400f34a0
 5278              	.set CYREG_UDB_P2_U1_PLD_IT9, 0x400f34a4
 5279              	.set CYREG_UDB_P2_U1_PLD_IT10, 0x400f34a8
 5280              	.set CYREG_UDB_P2_U1_PLD_IT11, 0x400f34ac
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 94


 5281              	.set CYREG_UDB_P2_U1_PLD_ORT0, 0x400f34b0
 5282              	.set CYREG_UDB_P2_U1_PLD_ORT1, 0x400f34b2
 5283              	.set CYREG_UDB_P2_U1_PLD_ORT2, 0x400f34b4
 5284              	.set CYREG_UDB_P2_U1_PLD_ORT3, 0x400f34b6
 5285              	.set CYREG_UDB_P2_U1_PLD_MC_CFG_CEN_CONST, 0x400f34b8
 5286              	.set CYREG_UDB_P2_U1_PLD_MC_CFG_XORFB, 0x400f34ba
 5287              	.set CYREG_UDB_P2_U1_PLD_MC_SET_RESET, 0x400f34bc
 5288              	.set CYREG_UDB_P2_U1_PLD_MC_CFG_BYPASS, 0x400f34be
 5289              	.set CYREG_UDB_P2_U1_CFG0, 0x400f34c0
 5290              	.set CYREG_UDB_P2_U1_CFG1, 0x400f34c1
 5291              	.set CYREG_UDB_P2_U1_CFG2, 0x400f34c2
 5292              	.set CYREG_UDB_P2_U1_CFG3, 0x400f34c3
 5293              	.set CYREG_UDB_P2_U1_CFG4, 0x400f34c4
 5294              	.set CYREG_UDB_P2_U1_CFG5, 0x400f34c5
 5295              	.set CYREG_UDB_P2_U1_CFG6, 0x400f34c6
 5296              	.set CYREG_UDB_P2_U1_CFG7, 0x400f34c7
 5297              	.set CYREG_UDB_P2_U1_CFG8, 0x400f34c8
 5298              	.set CYREG_UDB_P2_U1_CFG9, 0x400f34c9
 5299              	.set CYREG_UDB_P2_U1_CFG10, 0x400f34ca
 5300              	.set CYREG_UDB_P2_U1_CFG11, 0x400f34cb
 5301              	.set CYREG_UDB_P2_U1_CFG12, 0x400f34cc
 5302              	.set CYREG_UDB_P2_U1_CFG13, 0x400f34cd
 5303              	.set CYREG_UDB_P2_U1_CFG14, 0x400f34ce
 5304              	.set CYREG_UDB_P2_U1_CFG15, 0x400f34cf
 5305              	.set CYREG_UDB_P2_U1_CFG16, 0x400f34d0
 5306              	.set CYREG_UDB_P2_U1_CFG17, 0x400f34d1
 5307              	.set CYREG_UDB_P2_U1_CFG18, 0x400f34d2
 5308              	.set CYREG_UDB_P2_U1_CFG19, 0x400f34d3
 5309              	.set CYREG_UDB_P2_U1_CFG20, 0x400f34d4
 5310              	.set CYREG_UDB_P2_U1_CFG21, 0x400f34d5
 5311              	.set CYREG_UDB_P2_U1_CFG22, 0x400f34d6
 5312              	.set CYREG_UDB_P2_U1_CFG23, 0x400f34d7
 5313              	.set CYREG_UDB_P2_U1_CFG24, 0x400f34d8
 5314              	.set CYREG_UDB_P2_U1_CFG25, 0x400f34d9
 5315              	.set CYREG_UDB_P2_U1_CFG26, 0x400f34da
 5316              	.set CYREG_UDB_P2_U1_CFG27, 0x400f34db
 5317              	.set CYREG_UDB_P2_U1_CFG28, 0x400f34dc
 5318              	.set CYREG_UDB_P2_U1_CFG29, 0x400f34dd
 5319              	.set CYREG_UDB_P2_U1_CFG30, 0x400f34de
 5320              	.set CYREG_UDB_P2_U1_CFG31, 0x400f34df
 5321              	.set CYREG_UDB_P2_U1_DCFG0, 0x400f34e0
 5322              	.set CYREG_UDB_P2_U1_DCFG1, 0x400f34e2
 5323              	.set CYREG_UDB_P2_U1_DCFG2, 0x400f34e4
 5324              	.set CYREG_UDB_P2_U1_DCFG3, 0x400f34e6
 5325              	.set CYREG_UDB_P2_U1_DCFG4, 0x400f34e8
 5326              	.set CYREG_UDB_P2_U1_DCFG5, 0x400f34ea
 5327              	.set CYREG_UDB_P2_U1_DCFG6, 0x400f34ec
 5328              	.set CYREG_UDB_P2_U1_DCFG7, 0x400f34ee
 5329              	.set CYDEV_UDB_P2_ROUTE_BASE, 0x400f3500
 5330              	.set CYDEV_UDB_P2_ROUTE_SIZE, 0x00000100
 5331              	.set CYREG_UDB_P2_ROUTE_HC0, 0x400f3500
 5332              	.set CYREG_UDB_P2_ROUTE_HC1, 0x400f3501
 5333              	.set CYREG_UDB_P2_ROUTE_HC2, 0x400f3502
 5334              	.set CYREG_UDB_P2_ROUTE_HC3, 0x400f3503
 5335              	.set CYREG_UDB_P2_ROUTE_HC4, 0x400f3504
 5336              	.set CYREG_UDB_P2_ROUTE_HC5, 0x400f3505
 5337              	.set CYREG_UDB_P2_ROUTE_HC6, 0x400f3506
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 95


 5338              	.set CYREG_UDB_P2_ROUTE_HC7, 0x400f3507
 5339              	.set CYREG_UDB_P2_ROUTE_HC8, 0x400f3508
 5340              	.set CYREG_UDB_P2_ROUTE_HC9, 0x400f3509
 5341              	.set CYREG_UDB_P2_ROUTE_HC10, 0x400f350a
 5342              	.set CYREG_UDB_P2_ROUTE_HC11, 0x400f350b
 5343              	.set CYREG_UDB_P2_ROUTE_HC12, 0x400f350c
 5344              	.set CYREG_UDB_P2_ROUTE_HC13, 0x400f350d
 5345              	.set CYREG_UDB_P2_ROUTE_HC14, 0x400f350e
 5346              	.set CYREG_UDB_P2_ROUTE_HC15, 0x400f350f
 5347              	.set CYREG_UDB_P2_ROUTE_HC16, 0x400f3510
 5348              	.set CYREG_UDB_P2_ROUTE_HC17, 0x400f3511
 5349              	.set CYREG_UDB_P2_ROUTE_HC18, 0x400f3512
 5350              	.set CYREG_UDB_P2_ROUTE_HC19, 0x400f3513
 5351              	.set CYREG_UDB_P2_ROUTE_HC20, 0x400f3514
 5352              	.set CYREG_UDB_P2_ROUTE_HC21, 0x400f3515
 5353              	.set CYREG_UDB_P2_ROUTE_HC22, 0x400f3516
 5354              	.set CYREG_UDB_P2_ROUTE_HC23, 0x400f3517
 5355              	.set CYREG_UDB_P2_ROUTE_HC24, 0x400f3518
 5356              	.set CYREG_UDB_P2_ROUTE_HC25, 0x400f3519
 5357              	.set CYREG_UDB_P2_ROUTE_HC26, 0x400f351a
 5358              	.set CYREG_UDB_P2_ROUTE_HC27, 0x400f351b
 5359              	.set CYREG_UDB_P2_ROUTE_HC28, 0x400f351c
 5360              	.set CYREG_UDB_P2_ROUTE_HC29, 0x400f351d
 5361              	.set CYREG_UDB_P2_ROUTE_HC30, 0x400f351e
 5362              	.set CYREG_UDB_P2_ROUTE_HC31, 0x400f351f
 5363              	.set CYREG_UDB_P2_ROUTE_HC32, 0x400f3520
 5364              	.set CYREG_UDB_P2_ROUTE_HC33, 0x400f3521
 5365              	.set CYREG_UDB_P2_ROUTE_HC34, 0x400f3522
 5366              	.set CYREG_UDB_P2_ROUTE_HC35, 0x400f3523
 5367              	.set CYREG_UDB_P2_ROUTE_HC36, 0x400f3524
 5368              	.set CYREG_UDB_P2_ROUTE_HC37, 0x400f3525
 5369              	.set CYREG_UDB_P2_ROUTE_HC38, 0x400f3526
 5370              	.set CYREG_UDB_P2_ROUTE_HC39, 0x400f3527
 5371              	.set CYREG_UDB_P2_ROUTE_HC40, 0x400f3528
 5372              	.set CYREG_UDB_P2_ROUTE_HC41, 0x400f3529
 5373              	.set CYREG_UDB_P2_ROUTE_HC42, 0x400f352a
 5374              	.set CYREG_UDB_P2_ROUTE_HC43, 0x400f352b
 5375              	.set CYREG_UDB_P2_ROUTE_HC44, 0x400f352c
 5376              	.set CYREG_UDB_P2_ROUTE_HC45, 0x400f352d
 5377              	.set CYREG_UDB_P2_ROUTE_HC46, 0x400f352e
 5378              	.set CYREG_UDB_P2_ROUTE_HC47, 0x400f352f
 5379              	.set CYREG_UDB_P2_ROUTE_HC48, 0x400f3530
 5380              	.set CYREG_UDB_P2_ROUTE_HC49, 0x400f3531
 5381              	.set CYREG_UDB_P2_ROUTE_HC50, 0x400f3532
 5382              	.set CYREG_UDB_P2_ROUTE_HC51, 0x400f3533
 5383              	.set CYREG_UDB_P2_ROUTE_HC52, 0x400f3534
 5384              	.set CYREG_UDB_P2_ROUTE_HC53, 0x400f3535
 5385              	.set CYREG_UDB_P2_ROUTE_HC54, 0x400f3536
 5386              	.set CYREG_UDB_P2_ROUTE_HC55, 0x400f3537
 5387              	.set CYREG_UDB_P2_ROUTE_HC56, 0x400f3538
 5388              	.set CYREG_UDB_P2_ROUTE_HC57, 0x400f3539
 5389              	.set CYREG_UDB_P2_ROUTE_HC58, 0x400f353a
 5390              	.set CYREG_UDB_P2_ROUTE_HC59, 0x400f353b
 5391              	.set CYREG_UDB_P2_ROUTE_HC60, 0x400f353c
 5392              	.set CYREG_UDB_P2_ROUTE_HC61, 0x400f353d
 5393              	.set CYREG_UDB_P2_ROUTE_HC62, 0x400f353e
 5394              	.set CYREG_UDB_P2_ROUTE_HC63, 0x400f353f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 96


 5395              	.set CYREG_UDB_P2_ROUTE_HC64, 0x400f3540
 5396              	.set CYREG_UDB_P2_ROUTE_HC65, 0x400f3541
 5397              	.set CYREG_UDB_P2_ROUTE_HC66, 0x400f3542
 5398              	.set CYREG_UDB_P2_ROUTE_HC67, 0x400f3543
 5399              	.set CYREG_UDB_P2_ROUTE_HC68, 0x400f3544
 5400              	.set CYREG_UDB_P2_ROUTE_HC69, 0x400f3545
 5401              	.set CYREG_UDB_P2_ROUTE_HC70, 0x400f3546
 5402              	.set CYREG_UDB_P2_ROUTE_HC71, 0x400f3547
 5403              	.set CYREG_UDB_P2_ROUTE_HC72, 0x400f3548
 5404              	.set CYREG_UDB_P2_ROUTE_HC73, 0x400f3549
 5405              	.set CYREG_UDB_P2_ROUTE_HC74, 0x400f354a
 5406              	.set CYREG_UDB_P2_ROUTE_HC75, 0x400f354b
 5407              	.set CYREG_UDB_P2_ROUTE_HC76, 0x400f354c
 5408              	.set CYREG_UDB_P2_ROUTE_HC77, 0x400f354d
 5409              	.set CYREG_UDB_P2_ROUTE_HC78, 0x400f354e
 5410              	.set CYREG_UDB_P2_ROUTE_HC79, 0x400f354f
 5411              	.set CYREG_UDB_P2_ROUTE_HC80, 0x400f3550
 5412              	.set CYREG_UDB_P2_ROUTE_HC81, 0x400f3551
 5413              	.set CYREG_UDB_P2_ROUTE_HC82, 0x400f3552
 5414              	.set CYREG_UDB_P2_ROUTE_HC83, 0x400f3553
 5415              	.set CYREG_UDB_P2_ROUTE_HC84, 0x400f3554
 5416              	.set CYREG_UDB_P2_ROUTE_HC85, 0x400f3555
 5417              	.set CYREG_UDB_P2_ROUTE_HC86, 0x400f3556
 5418              	.set CYREG_UDB_P2_ROUTE_HC87, 0x400f3557
 5419              	.set CYREG_UDB_P2_ROUTE_HC88, 0x400f3558
 5420              	.set CYREG_UDB_P2_ROUTE_HC89, 0x400f3559
 5421              	.set CYREG_UDB_P2_ROUTE_HC90, 0x400f355a
 5422              	.set CYREG_UDB_P2_ROUTE_HC91, 0x400f355b
 5423              	.set CYREG_UDB_P2_ROUTE_HC92, 0x400f355c
 5424              	.set CYREG_UDB_P2_ROUTE_HC93, 0x400f355d
 5425              	.set CYREG_UDB_P2_ROUTE_HC94, 0x400f355e
 5426              	.set CYREG_UDB_P2_ROUTE_HC95, 0x400f355f
 5427              	.set CYREG_UDB_P2_ROUTE_HC96, 0x400f3560
 5428              	.set CYREG_UDB_P2_ROUTE_HC97, 0x400f3561
 5429              	.set CYREG_UDB_P2_ROUTE_HC98, 0x400f3562
 5430              	.set CYREG_UDB_P2_ROUTE_HC99, 0x400f3563
 5431              	.set CYREG_UDB_P2_ROUTE_HC100, 0x400f3564
 5432              	.set CYREG_UDB_P2_ROUTE_HC101, 0x400f3565
 5433              	.set CYREG_UDB_P2_ROUTE_HC102, 0x400f3566
 5434              	.set CYREG_UDB_P2_ROUTE_HC103, 0x400f3567
 5435              	.set CYREG_UDB_P2_ROUTE_HC104, 0x400f3568
 5436              	.set CYREG_UDB_P2_ROUTE_HC105, 0x400f3569
 5437              	.set CYREG_UDB_P2_ROUTE_HC106, 0x400f356a
 5438              	.set CYREG_UDB_P2_ROUTE_HC107, 0x400f356b
 5439              	.set CYREG_UDB_P2_ROUTE_HC108, 0x400f356c
 5440              	.set CYREG_UDB_P2_ROUTE_HC109, 0x400f356d
 5441              	.set CYREG_UDB_P2_ROUTE_HC110, 0x400f356e
 5442              	.set CYREG_UDB_P2_ROUTE_HC111, 0x400f356f
 5443              	.set CYREG_UDB_P2_ROUTE_HC112, 0x400f3570
 5444              	.set CYREG_UDB_P2_ROUTE_HC113, 0x400f3571
 5445              	.set CYREG_UDB_P2_ROUTE_HC114, 0x400f3572
 5446              	.set CYREG_UDB_P2_ROUTE_HC115, 0x400f3573
 5447              	.set CYREG_UDB_P2_ROUTE_HC116, 0x400f3574
 5448              	.set CYREG_UDB_P2_ROUTE_HC117, 0x400f3575
 5449              	.set CYREG_UDB_P2_ROUTE_HC118, 0x400f3576
 5450              	.set CYREG_UDB_P2_ROUTE_HC119, 0x400f3577
 5451              	.set CYREG_UDB_P2_ROUTE_HC120, 0x400f3578
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 97


 5452              	.set CYREG_UDB_P2_ROUTE_HC121, 0x400f3579
 5453              	.set CYREG_UDB_P2_ROUTE_HC122, 0x400f357a
 5454              	.set CYREG_UDB_P2_ROUTE_HC123, 0x400f357b
 5455              	.set CYREG_UDB_P2_ROUTE_HC124, 0x400f357c
 5456              	.set CYREG_UDB_P2_ROUTE_HC125, 0x400f357d
 5457              	.set CYREG_UDB_P2_ROUTE_HC126, 0x400f357e
 5458              	.set CYREG_UDB_P2_ROUTE_HC127, 0x400f357f
 5459              	.set CYREG_UDB_P2_ROUTE_HV_L0, 0x400f3580
 5460              	.set CYREG_UDB_P2_ROUTE_HV_L1, 0x400f3581
 5461              	.set CYREG_UDB_P2_ROUTE_HV_L2, 0x400f3582
 5462              	.set CYREG_UDB_P2_ROUTE_HV_L3, 0x400f3583
 5463              	.set CYREG_UDB_P2_ROUTE_HV_L4, 0x400f3584
 5464              	.set CYREG_UDB_P2_ROUTE_HV_L5, 0x400f3585
 5465              	.set CYREG_UDB_P2_ROUTE_HV_L6, 0x400f3586
 5466              	.set CYREG_UDB_P2_ROUTE_HV_L7, 0x400f3587
 5467              	.set CYREG_UDB_P2_ROUTE_HV_L8, 0x400f3588
 5468              	.set CYREG_UDB_P2_ROUTE_HV_L9, 0x400f3589
 5469              	.set CYREG_UDB_P2_ROUTE_HV_L10, 0x400f358a
 5470              	.set CYREG_UDB_P2_ROUTE_HV_L11, 0x400f358b
 5471              	.set CYREG_UDB_P2_ROUTE_HV_L12, 0x400f358c
 5472              	.set CYREG_UDB_P2_ROUTE_HV_L13, 0x400f358d
 5473              	.set CYREG_UDB_P2_ROUTE_HV_L14, 0x400f358e
 5474              	.set CYREG_UDB_P2_ROUTE_HV_L15, 0x400f358f
 5475              	.set CYREG_UDB_P2_ROUTE_HS0, 0x400f3590
 5476              	.set CYREG_UDB_P2_ROUTE_HS1, 0x400f3591
 5477              	.set CYREG_UDB_P2_ROUTE_HS2, 0x400f3592
 5478              	.set CYREG_UDB_P2_ROUTE_HS3, 0x400f3593
 5479              	.set CYREG_UDB_P2_ROUTE_HS4, 0x400f3594
 5480              	.set CYREG_UDB_P2_ROUTE_HS5, 0x400f3595
 5481              	.set CYREG_UDB_P2_ROUTE_HS6, 0x400f3596
 5482              	.set CYREG_UDB_P2_ROUTE_HS7, 0x400f3597
 5483              	.set CYREG_UDB_P2_ROUTE_HS8, 0x400f3598
 5484              	.set CYREG_UDB_P2_ROUTE_HS9, 0x400f3599
 5485              	.set CYREG_UDB_P2_ROUTE_HS10, 0x400f359a
 5486              	.set CYREG_UDB_P2_ROUTE_HS11, 0x400f359b
 5487              	.set CYREG_UDB_P2_ROUTE_HS12, 0x400f359c
 5488              	.set CYREG_UDB_P2_ROUTE_HS13, 0x400f359d
 5489              	.set CYREG_UDB_P2_ROUTE_HS14, 0x400f359e
 5490              	.set CYREG_UDB_P2_ROUTE_HS15, 0x400f359f
 5491              	.set CYREG_UDB_P2_ROUTE_HS16, 0x400f35a0
 5492              	.set CYREG_UDB_P2_ROUTE_HS17, 0x400f35a1
 5493              	.set CYREG_UDB_P2_ROUTE_HS18, 0x400f35a2
 5494              	.set CYREG_UDB_P2_ROUTE_HS19, 0x400f35a3
 5495              	.set CYREG_UDB_P2_ROUTE_HS20, 0x400f35a4
 5496              	.set CYREG_UDB_P2_ROUTE_HS21, 0x400f35a5
 5497              	.set CYREG_UDB_P2_ROUTE_HS22, 0x400f35a6
 5498              	.set CYREG_UDB_P2_ROUTE_HS23, 0x400f35a7
 5499              	.set CYREG_UDB_P2_ROUTE_HV_R0, 0x400f35a8
 5500              	.set CYREG_UDB_P2_ROUTE_HV_R1, 0x400f35a9
 5501              	.set CYREG_UDB_P2_ROUTE_HV_R2, 0x400f35aa
 5502              	.set CYREG_UDB_P2_ROUTE_HV_R3, 0x400f35ab
 5503              	.set CYREG_UDB_P2_ROUTE_HV_R4, 0x400f35ac
 5504              	.set CYREG_UDB_P2_ROUTE_HV_R5, 0x400f35ad
 5505              	.set CYREG_UDB_P2_ROUTE_HV_R6, 0x400f35ae
 5506              	.set CYREG_UDB_P2_ROUTE_HV_R7, 0x400f35af
 5507              	.set CYREG_UDB_P2_ROUTE_HV_R8, 0x400f35b0
 5508              	.set CYREG_UDB_P2_ROUTE_HV_R9, 0x400f35b1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 98


 5509              	.set CYREG_UDB_P2_ROUTE_HV_R10, 0x400f35b2
 5510              	.set CYREG_UDB_P2_ROUTE_HV_R11, 0x400f35b3
 5511              	.set CYREG_UDB_P2_ROUTE_HV_R12, 0x400f35b4
 5512              	.set CYREG_UDB_P2_ROUTE_HV_R13, 0x400f35b5
 5513              	.set CYREG_UDB_P2_ROUTE_HV_R14, 0x400f35b6
 5514              	.set CYREG_UDB_P2_ROUTE_HV_R15, 0x400f35b7
 5515              	.set CYREG_UDB_P2_ROUTE_PLD0IN0, 0x400f35c0
 5516              	.set CYREG_UDB_P2_ROUTE_PLD0IN1, 0x400f35c2
 5517              	.set CYREG_UDB_P2_ROUTE_PLD0IN2, 0x400f35c4
 5518              	.set CYREG_UDB_P2_ROUTE_PLD1IN0, 0x400f35ca
 5519              	.set CYREG_UDB_P2_ROUTE_PLD1IN1, 0x400f35cc
 5520              	.set CYREG_UDB_P2_ROUTE_PLD1IN2, 0x400f35ce
 5521              	.set CYREG_UDB_P2_ROUTE_DPIN0, 0x400f35d0
 5522              	.set CYREG_UDB_P2_ROUTE_DPIN1, 0x400f35d2
 5523              	.set CYREG_UDB_P2_ROUTE_SCIN, 0x400f35d6
 5524              	.set CYREG_UDB_P2_ROUTE_SCIOIN, 0x400f35d8
 5525              	.set CYREG_UDB_P2_ROUTE_RCIN, 0x400f35de
 5526              	.set CYREG_UDB_P2_ROUTE_VS0, 0x400f35e0
 5527              	.set CYREG_UDB_P2_ROUTE_VS1, 0x400f35e2
 5528              	.set CYREG_UDB_P2_ROUTE_VS2, 0x400f35e4
 5529              	.set CYREG_UDB_P2_ROUTE_VS3, 0x400f35e6
 5530              	.set CYREG_UDB_P2_ROUTE_VS4, 0x400f35e8
 5531              	.set CYREG_UDB_P2_ROUTE_VS5, 0x400f35ea
 5532              	.set CYREG_UDB_P2_ROUTE_VS6, 0x400f35ec
 5533              	.set CYREG_UDB_P2_ROUTE_VS7, 0x400f35ee
 5534              	.set CYDEV_UDB_P3_BASE, 0x400f3600
 5535              	.set CYDEV_UDB_P3_SIZE, 0x00000200
 5536              	.set CYDEV_UDB_P3_U0_BASE, 0x400f3600
 5537              	.set CYDEV_UDB_P3_U0_SIZE, 0x00000080
 5538              	.set CYREG_UDB_P3_U0_PLD_IT0, 0x400f3600
 5539              	.set CYREG_UDB_P3_U0_PLD_IT1, 0x400f3604
 5540              	.set CYREG_UDB_P3_U0_PLD_IT2, 0x400f3608
 5541              	.set CYREG_UDB_P3_U0_PLD_IT3, 0x400f360c
 5542              	.set CYREG_UDB_P3_U0_PLD_IT4, 0x400f3610
 5543              	.set CYREG_UDB_P3_U0_PLD_IT5, 0x400f3614
 5544              	.set CYREG_UDB_P3_U0_PLD_IT6, 0x400f3618
 5545              	.set CYREG_UDB_P3_U0_PLD_IT7, 0x400f361c
 5546              	.set CYREG_UDB_P3_U0_PLD_IT8, 0x400f3620
 5547              	.set CYREG_UDB_P3_U0_PLD_IT9, 0x400f3624
 5548              	.set CYREG_UDB_P3_U0_PLD_IT10, 0x400f3628
 5549              	.set CYREG_UDB_P3_U0_PLD_IT11, 0x400f362c
 5550              	.set CYREG_UDB_P3_U0_PLD_ORT0, 0x400f3630
 5551              	.set CYREG_UDB_P3_U0_PLD_ORT1, 0x400f3632
 5552              	.set CYREG_UDB_P3_U0_PLD_ORT2, 0x400f3634
 5553              	.set CYREG_UDB_P3_U0_PLD_ORT3, 0x400f3636
 5554              	.set CYREG_UDB_P3_U0_PLD_MC_CFG_CEN_CONST, 0x400f3638
 5555              	.set CYREG_UDB_P3_U0_PLD_MC_CFG_XORFB, 0x400f363a
 5556              	.set CYREG_UDB_P3_U0_PLD_MC_SET_RESET, 0x400f363c
 5557              	.set CYREG_UDB_P3_U0_PLD_MC_CFG_BYPASS, 0x400f363e
 5558              	.set CYREG_UDB_P3_U0_CFG0, 0x400f3640
 5559              	.set CYREG_UDB_P3_U0_CFG1, 0x400f3641
 5560              	.set CYREG_UDB_P3_U0_CFG2, 0x400f3642
 5561              	.set CYREG_UDB_P3_U0_CFG3, 0x400f3643
 5562              	.set CYREG_UDB_P3_U0_CFG4, 0x400f3644
 5563              	.set CYREG_UDB_P3_U0_CFG5, 0x400f3645
 5564              	.set CYREG_UDB_P3_U0_CFG6, 0x400f3646
 5565              	.set CYREG_UDB_P3_U0_CFG7, 0x400f3647
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 99


 5566              	.set CYREG_UDB_P3_U0_CFG8, 0x400f3648
 5567              	.set CYREG_UDB_P3_U0_CFG9, 0x400f3649
 5568              	.set CYREG_UDB_P3_U0_CFG10, 0x400f364a
 5569              	.set CYREG_UDB_P3_U0_CFG11, 0x400f364b
 5570              	.set CYREG_UDB_P3_U0_CFG12, 0x400f364c
 5571              	.set CYREG_UDB_P3_U0_CFG13, 0x400f364d
 5572              	.set CYREG_UDB_P3_U0_CFG14, 0x400f364e
 5573              	.set CYREG_UDB_P3_U0_CFG15, 0x400f364f
 5574              	.set CYREG_UDB_P3_U0_CFG16, 0x400f3650
 5575              	.set CYREG_UDB_P3_U0_CFG17, 0x400f3651
 5576              	.set CYREG_UDB_P3_U0_CFG18, 0x400f3652
 5577              	.set CYREG_UDB_P3_U0_CFG19, 0x400f3653
 5578              	.set CYREG_UDB_P3_U0_CFG20, 0x400f3654
 5579              	.set CYREG_UDB_P3_U0_CFG21, 0x400f3655
 5580              	.set CYREG_UDB_P3_U0_CFG22, 0x400f3656
 5581              	.set CYREG_UDB_P3_U0_CFG23, 0x400f3657
 5582              	.set CYREG_UDB_P3_U0_CFG24, 0x400f3658
 5583              	.set CYREG_UDB_P3_U0_CFG25, 0x400f3659
 5584              	.set CYREG_UDB_P3_U0_CFG26, 0x400f365a
 5585              	.set CYREG_UDB_P3_U0_CFG27, 0x400f365b
 5586              	.set CYREG_UDB_P3_U0_CFG28, 0x400f365c
 5587              	.set CYREG_UDB_P3_U0_CFG29, 0x400f365d
 5588              	.set CYREG_UDB_P3_U0_CFG30, 0x400f365e
 5589              	.set CYREG_UDB_P3_U0_CFG31, 0x400f365f
 5590              	.set CYREG_UDB_P3_U0_DCFG0, 0x400f3660
 5591              	.set CYREG_UDB_P3_U0_DCFG1, 0x400f3662
 5592              	.set CYREG_UDB_P3_U0_DCFG2, 0x400f3664
 5593              	.set CYREG_UDB_P3_U0_DCFG3, 0x400f3666
 5594              	.set CYREG_UDB_P3_U0_DCFG4, 0x400f3668
 5595              	.set CYREG_UDB_P3_U0_DCFG5, 0x400f366a
 5596              	.set CYREG_UDB_P3_U0_DCFG6, 0x400f366c
 5597              	.set CYREG_UDB_P3_U0_DCFG7, 0x400f366e
 5598              	.set CYDEV_UDB_P3_U1_BASE, 0x400f3680
 5599              	.set CYDEV_UDB_P3_U1_SIZE, 0x00000080
 5600              	.set CYREG_UDB_P3_U1_PLD_IT0, 0x400f3680
 5601              	.set CYREG_UDB_P3_U1_PLD_IT1, 0x400f3684
 5602              	.set CYREG_UDB_P3_U1_PLD_IT2, 0x400f3688
 5603              	.set CYREG_UDB_P3_U1_PLD_IT3, 0x400f368c
 5604              	.set CYREG_UDB_P3_U1_PLD_IT4, 0x400f3690
 5605              	.set CYREG_UDB_P3_U1_PLD_IT5, 0x400f3694
 5606              	.set CYREG_UDB_P3_U1_PLD_IT6, 0x400f3698
 5607              	.set CYREG_UDB_P3_U1_PLD_IT7, 0x400f369c
 5608              	.set CYREG_UDB_P3_U1_PLD_IT8, 0x400f36a0
 5609              	.set CYREG_UDB_P3_U1_PLD_IT9, 0x400f36a4
 5610              	.set CYREG_UDB_P3_U1_PLD_IT10, 0x400f36a8
 5611              	.set CYREG_UDB_P3_U1_PLD_IT11, 0x400f36ac
 5612              	.set CYREG_UDB_P3_U1_PLD_ORT0, 0x400f36b0
 5613              	.set CYREG_UDB_P3_U1_PLD_ORT1, 0x400f36b2
 5614              	.set CYREG_UDB_P3_U1_PLD_ORT2, 0x400f36b4
 5615              	.set CYREG_UDB_P3_U1_PLD_ORT3, 0x400f36b6
 5616              	.set CYREG_UDB_P3_U1_PLD_MC_CFG_CEN_CONST, 0x400f36b8
 5617              	.set CYREG_UDB_P3_U1_PLD_MC_CFG_XORFB, 0x400f36ba
 5618              	.set CYREG_UDB_P3_U1_PLD_MC_SET_RESET, 0x400f36bc
 5619              	.set CYREG_UDB_P3_U1_PLD_MC_CFG_BYPASS, 0x400f36be
 5620              	.set CYREG_UDB_P3_U1_CFG0, 0x400f36c0
 5621              	.set CYREG_UDB_P3_U1_CFG1, 0x400f36c1
 5622              	.set CYREG_UDB_P3_U1_CFG2, 0x400f36c2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 100


 5623              	.set CYREG_UDB_P3_U1_CFG3, 0x400f36c3
 5624              	.set CYREG_UDB_P3_U1_CFG4, 0x400f36c4
 5625              	.set CYREG_UDB_P3_U1_CFG5, 0x400f36c5
 5626              	.set CYREG_UDB_P3_U1_CFG6, 0x400f36c6
 5627              	.set CYREG_UDB_P3_U1_CFG7, 0x400f36c7
 5628              	.set CYREG_UDB_P3_U1_CFG8, 0x400f36c8
 5629              	.set CYREG_UDB_P3_U1_CFG9, 0x400f36c9
 5630              	.set CYREG_UDB_P3_U1_CFG10, 0x400f36ca
 5631              	.set CYREG_UDB_P3_U1_CFG11, 0x400f36cb
 5632              	.set CYREG_UDB_P3_U1_CFG12, 0x400f36cc
 5633              	.set CYREG_UDB_P3_U1_CFG13, 0x400f36cd
 5634              	.set CYREG_UDB_P3_U1_CFG14, 0x400f36ce
 5635              	.set CYREG_UDB_P3_U1_CFG15, 0x400f36cf
 5636              	.set CYREG_UDB_P3_U1_CFG16, 0x400f36d0
 5637              	.set CYREG_UDB_P3_U1_CFG17, 0x400f36d1
 5638              	.set CYREG_UDB_P3_U1_CFG18, 0x400f36d2
 5639              	.set CYREG_UDB_P3_U1_CFG19, 0x400f36d3
 5640              	.set CYREG_UDB_P3_U1_CFG20, 0x400f36d4
 5641              	.set CYREG_UDB_P3_U1_CFG21, 0x400f36d5
 5642              	.set CYREG_UDB_P3_U1_CFG22, 0x400f36d6
 5643              	.set CYREG_UDB_P3_U1_CFG23, 0x400f36d7
 5644              	.set CYREG_UDB_P3_U1_CFG24, 0x400f36d8
 5645              	.set CYREG_UDB_P3_U1_CFG25, 0x400f36d9
 5646              	.set CYREG_UDB_P3_U1_CFG26, 0x400f36da
 5647              	.set CYREG_UDB_P3_U1_CFG27, 0x400f36db
 5648              	.set CYREG_UDB_P3_U1_CFG28, 0x400f36dc
 5649              	.set CYREG_UDB_P3_U1_CFG29, 0x400f36dd
 5650              	.set CYREG_UDB_P3_U1_CFG30, 0x400f36de
 5651              	.set CYREG_UDB_P3_U1_CFG31, 0x400f36df
 5652              	.set CYREG_UDB_P3_U1_DCFG0, 0x400f36e0
 5653              	.set CYREG_UDB_P3_U1_DCFG1, 0x400f36e2
 5654              	.set CYREG_UDB_P3_U1_DCFG2, 0x400f36e4
 5655              	.set CYREG_UDB_P3_U1_DCFG3, 0x400f36e6
 5656              	.set CYREG_UDB_P3_U1_DCFG4, 0x400f36e8
 5657              	.set CYREG_UDB_P3_U1_DCFG5, 0x400f36ea
 5658              	.set CYREG_UDB_P3_U1_DCFG6, 0x400f36ec
 5659              	.set CYREG_UDB_P3_U1_DCFG7, 0x400f36ee
 5660              	.set CYDEV_UDB_P3_ROUTE_BASE, 0x400f3700
 5661              	.set CYDEV_UDB_P3_ROUTE_SIZE, 0x00000100
 5662              	.set CYREG_UDB_P3_ROUTE_HC0, 0x400f3700
 5663              	.set CYREG_UDB_P3_ROUTE_HC1, 0x400f3701
 5664              	.set CYREG_UDB_P3_ROUTE_HC2, 0x400f3702
 5665              	.set CYREG_UDB_P3_ROUTE_HC3, 0x400f3703
 5666              	.set CYREG_UDB_P3_ROUTE_HC4, 0x400f3704
 5667              	.set CYREG_UDB_P3_ROUTE_HC5, 0x400f3705
 5668              	.set CYREG_UDB_P3_ROUTE_HC6, 0x400f3706
 5669              	.set CYREG_UDB_P3_ROUTE_HC7, 0x400f3707
 5670              	.set CYREG_UDB_P3_ROUTE_HC8, 0x400f3708
 5671              	.set CYREG_UDB_P3_ROUTE_HC9, 0x400f3709
 5672              	.set CYREG_UDB_P3_ROUTE_HC10, 0x400f370a
 5673              	.set CYREG_UDB_P3_ROUTE_HC11, 0x400f370b
 5674              	.set CYREG_UDB_P3_ROUTE_HC12, 0x400f370c
 5675              	.set CYREG_UDB_P3_ROUTE_HC13, 0x400f370d
 5676              	.set CYREG_UDB_P3_ROUTE_HC14, 0x400f370e
 5677              	.set CYREG_UDB_P3_ROUTE_HC15, 0x400f370f
 5678              	.set CYREG_UDB_P3_ROUTE_HC16, 0x400f3710
 5679              	.set CYREG_UDB_P3_ROUTE_HC17, 0x400f3711
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 101


 5680              	.set CYREG_UDB_P3_ROUTE_HC18, 0x400f3712
 5681              	.set CYREG_UDB_P3_ROUTE_HC19, 0x400f3713
 5682              	.set CYREG_UDB_P3_ROUTE_HC20, 0x400f3714
 5683              	.set CYREG_UDB_P3_ROUTE_HC21, 0x400f3715
 5684              	.set CYREG_UDB_P3_ROUTE_HC22, 0x400f3716
 5685              	.set CYREG_UDB_P3_ROUTE_HC23, 0x400f3717
 5686              	.set CYREG_UDB_P3_ROUTE_HC24, 0x400f3718
 5687              	.set CYREG_UDB_P3_ROUTE_HC25, 0x400f3719
 5688              	.set CYREG_UDB_P3_ROUTE_HC26, 0x400f371a
 5689              	.set CYREG_UDB_P3_ROUTE_HC27, 0x400f371b
 5690              	.set CYREG_UDB_P3_ROUTE_HC28, 0x400f371c
 5691              	.set CYREG_UDB_P3_ROUTE_HC29, 0x400f371d
 5692              	.set CYREG_UDB_P3_ROUTE_HC30, 0x400f371e
 5693              	.set CYREG_UDB_P3_ROUTE_HC31, 0x400f371f
 5694              	.set CYREG_UDB_P3_ROUTE_HC32, 0x400f3720
 5695              	.set CYREG_UDB_P3_ROUTE_HC33, 0x400f3721
 5696              	.set CYREG_UDB_P3_ROUTE_HC34, 0x400f3722
 5697              	.set CYREG_UDB_P3_ROUTE_HC35, 0x400f3723
 5698              	.set CYREG_UDB_P3_ROUTE_HC36, 0x400f3724
 5699              	.set CYREG_UDB_P3_ROUTE_HC37, 0x400f3725
 5700              	.set CYREG_UDB_P3_ROUTE_HC38, 0x400f3726
 5701              	.set CYREG_UDB_P3_ROUTE_HC39, 0x400f3727
 5702              	.set CYREG_UDB_P3_ROUTE_HC40, 0x400f3728
 5703              	.set CYREG_UDB_P3_ROUTE_HC41, 0x400f3729
 5704              	.set CYREG_UDB_P3_ROUTE_HC42, 0x400f372a
 5705              	.set CYREG_UDB_P3_ROUTE_HC43, 0x400f372b
 5706              	.set CYREG_UDB_P3_ROUTE_HC44, 0x400f372c
 5707              	.set CYREG_UDB_P3_ROUTE_HC45, 0x400f372d
 5708              	.set CYREG_UDB_P3_ROUTE_HC46, 0x400f372e
 5709              	.set CYREG_UDB_P3_ROUTE_HC47, 0x400f372f
 5710              	.set CYREG_UDB_P3_ROUTE_HC48, 0x400f3730
 5711              	.set CYREG_UDB_P3_ROUTE_HC49, 0x400f3731
 5712              	.set CYREG_UDB_P3_ROUTE_HC50, 0x400f3732
 5713              	.set CYREG_UDB_P3_ROUTE_HC51, 0x400f3733
 5714              	.set CYREG_UDB_P3_ROUTE_HC52, 0x400f3734
 5715              	.set CYREG_UDB_P3_ROUTE_HC53, 0x400f3735
 5716              	.set CYREG_UDB_P3_ROUTE_HC54, 0x400f3736
 5717              	.set CYREG_UDB_P3_ROUTE_HC55, 0x400f3737
 5718              	.set CYREG_UDB_P3_ROUTE_HC56, 0x400f3738
 5719              	.set CYREG_UDB_P3_ROUTE_HC57, 0x400f3739
 5720              	.set CYREG_UDB_P3_ROUTE_HC58, 0x400f373a
 5721              	.set CYREG_UDB_P3_ROUTE_HC59, 0x400f373b
 5722              	.set CYREG_UDB_P3_ROUTE_HC60, 0x400f373c
 5723              	.set CYREG_UDB_P3_ROUTE_HC61, 0x400f373d
 5724              	.set CYREG_UDB_P3_ROUTE_HC62, 0x400f373e
 5725              	.set CYREG_UDB_P3_ROUTE_HC63, 0x400f373f
 5726              	.set CYREG_UDB_P3_ROUTE_HC64, 0x400f3740
 5727              	.set CYREG_UDB_P3_ROUTE_HC65, 0x400f3741
 5728              	.set CYREG_UDB_P3_ROUTE_HC66, 0x400f3742
 5729              	.set CYREG_UDB_P3_ROUTE_HC67, 0x400f3743
 5730              	.set CYREG_UDB_P3_ROUTE_HC68, 0x400f3744
 5731              	.set CYREG_UDB_P3_ROUTE_HC69, 0x400f3745
 5732              	.set CYREG_UDB_P3_ROUTE_HC70, 0x400f3746
 5733              	.set CYREG_UDB_P3_ROUTE_HC71, 0x400f3747
 5734              	.set CYREG_UDB_P3_ROUTE_HC72, 0x400f3748
 5735              	.set CYREG_UDB_P3_ROUTE_HC73, 0x400f3749
 5736              	.set CYREG_UDB_P3_ROUTE_HC74, 0x400f374a
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 102


 5737              	.set CYREG_UDB_P3_ROUTE_HC75, 0x400f374b
 5738              	.set CYREG_UDB_P3_ROUTE_HC76, 0x400f374c
 5739              	.set CYREG_UDB_P3_ROUTE_HC77, 0x400f374d
 5740              	.set CYREG_UDB_P3_ROUTE_HC78, 0x400f374e
 5741              	.set CYREG_UDB_P3_ROUTE_HC79, 0x400f374f
 5742              	.set CYREG_UDB_P3_ROUTE_HC80, 0x400f3750
 5743              	.set CYREG_UDB_P3_ROUTE_HC81, 0x400f3751
 5744              	.set CYREG_UDB_P3_ROUTE_HC82, 0x400f3752
 5745              	.set CYREG_UDB_P3_ROUTE_HC83, 0x400f3753
 5746              	.set CYREG_UDB_P3_ROUTE_HC84, 0x400f3754
 5747              	.set CYREG_UDB_P3_ROUTE_HC85, 0x400f3755
 5748              	.set CYREG_UDB_P3_ROUTE_HC86, 0x400f3756
 5749              	.set CYREG_UDB_P3_ROUTE_HC87, 0x400f3757
 5750              	.set CYREG_UDB_P3_ROUTE_HC88, 0x400f3758
 5751              	.set CYREG_UDB_P3_ROUTE_HC89, 0x400f3759
 5752              	.set CYREG_UDB_P3_ROUTE_HC90, 0x400f375a
 5753              	.set CYREG_UDB_P3_ROUTE_HC91, 0x400f375b
 5754              	.set CYREG_UDB_P3_ROUTE_HC92, 0x400f375c
 5755              	.set CYREG_UDB_P3_ROUTE_HC93, 0x400f375d
 5756              	.set CYREG_UDB_P3_ROUTE_HC94, 0x400f375e
 5757              	.set CYREG_UDB_P3_ROUTE_HC95, 0x400f375f
 5758              	.set CYREG_UDB_P3_ROUTE_HC96, 0x400f3760
 5759              	.set CYREG_UDB_P3_ROUTE_HC97, 0x400f3761
 5760              	.set CYREG_UDB_P3_ROUTE_HC98, 0x400f3762
 5761              	.set CYREG_UDB_P3_ROUTE_HC99, 0x400f3763
 5762              	.set CYREG_UDB_P3_ROUTE_HC100, 0x400f3764
 5763              	.set CYREG_UDB_P3_ROUTE_HC101, 0x400f3765
 5764              	.set CYREG_UDB_P3_ROUTE_HC102, 0x400f3766
 5765              	.set CYREG_UDB_P3_ROUTE_HC103, 0x400f3767
 5766              	.set CYREG_UDB_P3_ROUTE_HC104, 0x400f3768
 5767              	.set CYREG_UDB_P3_ROUTE_HC105, 0x400f3769
 5768              	.set CYREG_UDB_P3_ROUTE_HC106, 0x400f376a
 5769              	.set CYREG_UDB_P3_ROUTE_HC107, 0x400f376b
 5770              	.set CYREG_UDB_P3_ROUTE_HC108, 0x400f376c
 5771              	.set CYREG_UDB_P3_ROUTE_HC109, 0x400f376d
 5772              	.set CYREG_UDB_P3_ROUTE_HC110, 0x400f376e
 5773              	.set CYREG_UDB_P3_ROUTE_HC111, 0x400f376f
 5774              	.set CYREG_UDB_P3_ROUTE_HC112, 0x400f3770
 5775              	.set CYREG_UDB_P3_ROUTE_HC113, 0x400f3771
 5776              	.set CYREG_UDB_P3_ROUTE_HC114, 0x400f3772
 5777              	.set CYREG_UDB_P3_ROUTE_HC115, 0x400f3773
 5778              	.set CYREG_UDB_P3_ROUTE_HC116, 0x400f3774
 5779              	.set CYREG_UDB_P3_ROUTE_HC117, 0x400f3775
 5780              	.set CYREG_UDB_P3_ROUTE_HC118, 0x400f3776
 5781              	.set CYREG_UDB_P3_ROUTE_HC119, 0x400f3777
 5782              	.set CYREG_UDB_P3_ROUTE_HC120, 0x400f3778
 5783              	.set CYREG_UDB_P3_ROUTE_HC121, 0x400f3779
 5784              	.set CYREG_UDB_P3_ROUTE_HC122, 0x400f377a
 5785              	.set CYREG_UDB_P3_ROUTE_HC123, 0x400f377b
 5786              	.set CYREG_UDB_P3_ROUTE_HC124, 0x400f377c
 5787              	.set CYREG_UDB_P3_ROUTE_HC125, 0x400f377d
 5788              	.set CYREG_UDB_P3_ROUTE_HC126, 0x400f377e
 5789              	.set CYREG_UDB_P3_ROUTE_HC127, 0x400f377f
 5790              	.set CYREG_UDB_P3_ROUTE_HV_L0, 0x400f3780
 5791              	.set CYREG_UDB_P3_ROUTE_HV_L1, 0x400f3781
 5792              	.set CYREG_UDB_P3_ROUTE_HV_L2, 0x400f3782
 5793              	.set CYREG_UDB_P3_ROUTE_HV_L3, 0x400f3783
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 103


 5794              	.set CYREG_UDB_P3_ROUTE_HV_L4, 0x400f3784
 5795              	.set CYREG_UDB_P3_ROUTE_HV_L5, 0x400f3785
 5796              	.set CYREG_UDB_P3_ROUTE_HV_L6, 0x400f3786
 5797              	.set CYREG_UDB_P3_ROUTE_HV_L7, 0x400f3787
 5798              	.set CYREG_UDB_P3_ROUTE_HV_L8, 0x400f3788
 5799              	.set CYREG_UDB_P3_ROUTE_HV_L9, 0x400f3789
 5800              	.set CYREG_UDB_P3_ROUTE_HV_L10, 0x400f378a
 5801              	.set CYREG_UDB_P3_ROUTE_HV_L11, 0x400f378b
 5802              	.set CYREG_UDB_P3_ROUTE_HV_L12, 0x400f378c
 5803              	.set CYREG_UDB_P3_ROUTE_HV_L13, 0x400f378d
 5804              	.set CYREG_UDB_P3_ROUTE_HV_L14, 0x400f378e
 5805              	.set CYREG_UDB_P3_ROUTE_HV_L15, 0x400f378f
 5806              	.set CYREG_UDB_P3_ROUTE_HS0, 0x400f3790
 5807              	.set CYREG_UDB_P3_ROUTE_HS1, 0x400f3791
 5808              	.set CYREG_UDB_P3_ROUTE_HS2, 0x400f3792
 5809              	.set CYREG_UDB_P3_ROUTE_HS3, 0x400f3793
 5810              	.set CYREG_UDB_P3_ROUTE_HS4, 0x400f3794
 5811              	.set CYREG_UDB_P3_ROUTE_HS5, 0x400f3795
 5812              	.set CYREG_UDB_P3_ROUTE_HS6, 0x400f3796
 5813              	.set CYREG_UDB_P3_ROUTE_HS7, 0x400f3797
 5814              	.set CYREG_UDB_P3_ROUTE_HS8, 0x400f3798
 5815              	.set CYREG_UDB_P3_ROUTE_HS9, 0x400f3799
 5816              	.set CYREG_UDB_P3_ROUTE_HS10, 0x400f379a
 5817              	.set CYREG_UDB_P3_ROUTE_HS11, 0x400f379b
 5818              	.set CYREG_UDB_P3_ROUTE_HS12, 0x400f379c
 5819              	.set CYREG_UDB_P3_ROUTE_HS13, 0x400f379d
 5820              	.set CYREG_UDB_P3_ROUTE_HS14, 0x400f379e
 5821              	.set CYREG_UDB_P3_ROUTE_HS15, 0x400f379f
 5822              	.set CYREG_UDB_P3_ROUTE_HS16, 0x400f37a0
 5823              	.set CYREG_UDB_P3_ROUTE_HS17, 0x400f37a1
 5824              	.set CYREG_UDB_P3_ROUTE_HS18, 0x400f37a2
 5825              	.set CYREG_UDB_P3_ROUTE_HS19, 0x400f37a3
 5826              	.set CYREG_UDB_P3_ROUTE_HS20, 0x400f37a4
 5827              	.set CYREG_UDB_P3_ROUTE_HS21, 0x400f37a5
 5828              	.set CYREG_UDB_P3_ROUTE_HS22, 0x400f37a6
 5829              	.set CYREG_UDB_P3_ROUTE_HS23, 0x400f37a7
 5830              	.set CYREG_UDB_P3_ROUTE_HV_R0, 0x400f37a8
 5831              	.set CYREG_UDB_P3_ROUTE_HV_R1, 0x400f37a9
 5832              	.set CYREG_UDB_P3_ROUTE_HV_R2, 0x400f37aa
 5833              	.set CYREG_UDB_P3_ROUTE_HV_R3, 0x400f37ab
 5834              	.set CYREG_UDB_P3_ROUTE_HV_R4, 0x400f37ac
 5835              	.set CYREG_UDB_P3_ROUTE_HV_R5, 0x400f37ad
 5836              	.set CYREG_UDB_P3_ROUTE_HV_R6, 0x400f37ae
 5837              	.set CYREG_UDB_P3_ROUTE_HV_R7, 0x400f37af
 5838              	.set CYREG_UDB_P3_ROUTE_HV_R8, 0x400f37b0
 5839              	.set CYREG_UDB_P3_ROUTE_HV_R9, 0x400f37b1
 5840              	.set CYREG_UDB_P3_ROUTE_HV_R10, 0x400f37b2
 5841              	.set CYREG_UDB_P3_ROUTE_HV_R11, 0x400f37b3
 5842              	.set CYREG_UDB_P3_ROUTE_HV_R12, 0x400f37b4
 5843              	.set CYREG_UDB_P3_ROUTE_HV_R13, 0x400f37b5
 5844              	.set CYREG_UDB_P3_ROUTE_HV_R14, 0x400f37b6
 5845              	.set CYREG_UDB_P3_ROUTE_HV_R15, 0x400f37b7
 5846              	.set CYREG_UDB_P3_ROUTE_PLD0IN0, 0x400f37c0
 5847              	.set CYREG_UDB_P3_ROUTE_PLD0IN1, 0x400f37c2
 5848              	.set CYREG_UDB_P3_ROUTE_PLD0IN2, 0x400f37c4
 5849              	.set CYREG_UDB_P3_ROUTE_PLD1IN0, 0x400f37ca
 5850              	.set CYREG_UDB_P3_ROUTE_PLD1IN1, 0x400f37cc
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 104


 5851              	.set CYREG_UDB_P3_ROUTE_PLD1IN2, 0x400f37ce
 5852              	.set CYREG_UDB_P3_ROUTE_DPIN0, 0x400f37d0
 5853              	.set CYREG_UDB_P3_ROUTE_DPIN1, 0x400f37d2
 5854              	.set CYREG_UDB_P3_ROUTE_SCIN, 0x400f37d6
 5855              	.set CYREG_UDB_P3_ROUTE_SCIOIN, 0x400f37d8
 5856              	.set CYREG_UDB_P3_ROUTE_RCIN, 0x400f37de
 5857              	.set CYREG_UDB_P3_ROUTE_VS0, 0x400f37e0
 5858              	.set CYREG_UDB_P3_ROUTE_VS1, 0x400f37e2
 5859              	.set CYREG_UDB_P3_ROUTE_VS2, 0x400f37e4
 5860              	.set CYREG_UDB_P3_ROUTE_VS3, 0x400f37e6
 5861              	.set CYREG_UDB_P3_ROUTE_VS4, 0x400f37e8
 5862              	.set CYREG_UDB_P3_ROUTE_VS5, 0x400f37ea
 5863              	.set CYREG_UDB_P3_ROUTE_VS6, 0x400f37ec
 5864              	.set CYREG_UDB_P3_ROUTE_VS7, 0x400f37ee
 5865              	.set CYDEV_UDB_DSI0_BASE, 0x400f4000
 5866              	.set CYDEV_UDB_DSI0_SIZE, 0x00000100
 5867              	.set CYREG_UDB_DSI0_HC0, 0x400f4000
 5868              	.set CYFLD_UDB_DSI_HC_BYTE__OFFSET, 0x00000000
 5869              	.set CYFLD_UDB_DSI_HC_BYTE__SIZE, 0x00000008
 5870              	.set CYREG_UDB_DSI0_HC1, 0x400f4001
 5871              	.set CYREG_UDB_DSI0_HC2, 0x400f4002
 5872              	.set CYREG_UDB_DSI0_HC3, 0x400f4003
 5873              	.set CYREG_UDB_DSI0_HC4, 0x400f4004
 5874              	.set CYREG_UDB_DSI0_HC5, 0x400f4005
 5875              	.set CYREG_UDB_DSI0_HC6, 0x400f4006
 5876              	.set CYREG_UDB_DSI0_HC7, 0x400f4007
 5877              	.set CYREG_UDB_DSI0_HC8, 0x400f4008
 5878              	.set CYREG_UDB_DSI0_HC9, 0x400f4009
 5879              	.set CYREG_UDB_DSI0_HC10, 0x400f400a
 5880              	.set CYREG_UDB_DSI0_HC11, 0x400f400b
 5881              	.set CYREG_UDB_DSI0_HC12, 0x400f400c
 5882              	.set CYREG_UDB_DSI0_HC13, 0x400f400d
 5883              	.set CYREG_UDB_DSI0_HC14, 0x400f400e
 5884              	.set CYREG_UDB_DSI0_HC15, 0x400f400f
 5885              	.set CYREG_UDB_DSI0_HC16, 0x400f4010
 5886              	.set CYREG_UDB_DSI0_HC17, 0x400f4011
 5887              	.set CYREG_UDB_DSI0_HC18, 0x400f4012
 5888              	.set CYREG_UDB_DSI0_HC19, 0x400f4013
 5889              	.set CYREG_UDB_DSI0_HC20, 0x400f4014
 5890              	.set CYREG_UDB_DSI0_HC21, 0x400f4015
 5891              	.set CYREG_UDB_DSI0_HC22, 0x400f4016
 5892              	.set CYREG_UDB_DSI0_HC23, 0x400f4017
 5893              	.set CYREG_UDB_DSI0_HC24, 0x400f4018
 5894              	.set CYREG_UDB_DSI0_HC25, 0x400f4019
 5895              	.set CYREG_UDB_DSI0_HC26, 0x400f401a
 5896              	.set CYREG_UDB_DSI0_HC27, 0x400f401b
 5897              	.set CYREG_UDB_DSI0_HC28, 0x400f401c
 5898              	.set CYREG_UDB_DSI0_HC29, 0x400f401d
 5899              	.set CYREG_UDB_DSI0_HC30, 0x400f401e
 5900              	.set CYREG_UDB_DSI0_HC31, 0x400f401f
 5901              	.set CYREG_UDB_DSI0_HC32, 0x400f4020
 5902              	.set CYREG_UDB_DSI0_HC33, 0x400f4021
 5903              	.set CYREG_UDB_DSI0_HC34, 0x400f4022
 5904              	.set CYREG_UDB_DSI0_HC35, 0x400f4023
 5905              	.set CYREG_UDB_DSI0_HC36, 0x400f4024
 5906              	.set CYREG_UDB_DSI0_HC37, 0x400f4025
 5907              	.set CYREG_UDB_DSI0_HC38, 0x400f4026
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 105


 5908              	.set CYREG_UDB_DSI0_HC39, 0x400f4027
 5909              	.set CYREG_UDB_DSI0_HC40, 0x400f4028
 5910              	.set CYREG_UDB_DSI0_HC41, 0x400f4029
 5911              	.set CYREG_UDB_DSI0_HC42, 0x400f402a
 5912              	.set CYREG_UDB_DSI0_HC43, 0x400f402b
 5913              	.set CYREG_UDB_DSI0_HC44, 0x400f402c
 5914              	.set CYREG_UDB_DSI0_HC45, 0x400f402d
 5915              	.set CYREG_UDB_DSI0_HC46, 0x400f402e
 5916              	.set CYREG_UDB_DSI0_HC47, 0x400f402f
 5917              	.set CYREG_UDB_DSI0_HC48, 0x400f4030
 5918              	.set CYREG_UDB_DSI0_HC49, 0x400f4031
 5919              	.set CYREG_UDB_DSI0_HC50, 0x400f4032
 5920              	.set CYREG_UDB_DSI0_HC51, 0x400f4033
 5921              	.set CYREG_UDB_DSI0_HC52, 0x400f4034
 5922              	.set CYREG_UDB_DSI0_HC53, 0x400f4035
 5923              	.set CYREG_UDB_DSI0_HC54, 0x400f4036
 5924              	.set CYREG_UDB_DSI0_HC55, 0x400f4037
 5925              	.set CYREG_UDB_DSI0_HC56, 0x400f4038
 5926              	.set CYREG_UDB_DSI0_HC57, 0x400f4039
 5927              	.set CYREG_UDB_DSI0_HC58, 0x400f403a
 5928              	.set CYREG_UDB_DSI0_HC59, 0x400f403b
 5929              	.set CYREG_UDB_DSI0_HC60, 0x400f403c
 5930              	.set CYREG_UDB_DSI0_HC61, 0x400f403d
 5931              	.set CYREG_UDB_DSI0_HC62, 0x400f403e
 5932              	.set CYREG_UDB_DSI0_HC63, 0x400f403f
 5933              	.set CYREG_UDB_DSI0_HC64, 0x400f4040
 5934              	.set CYREG_UDB_DSI0_HC65, 0x400f4041
 5935              	.set CYREG_UDB_DSI0_HC66, 0x400f4042
 5936              	.set CYREG_UDB_DSI0_HC67, 0x400f4043
 5937              	.set CYREG_UDB_DSI0_HC68, 0x400f4044
 5938              	.set CYREG_UDB_DSI0_HC69, 0x400f4045
 5939              	.set CYREG_UDB_DSI0_HC70, 0x400f4046
 5940              	.set CYREG_UDB_DSI0_HC71, 0x400f4047
 5941              	.set CYREG_UDB_DSI0_HC72, 0x400f4048
 5942              	.set CYREG_UDB_DSI0_HC73, 0x400f4049
 5943              	.set CYREG_UDB_DSI0_HC74, 0x400f404a
 5944              	.set CYREG_UDB_DSI0_HC75, 0x400f404b
 5945              	.set CYREG_UDB_DSI0_HC76, 0x400f404c
 5946              	.set CYREG_UDB_DSI0_HC77, 0x400f404d
 5947              	.set CYREG_UDB_DSI0_HC78, 0x400f404e
 5948              	.set CYREG_UDB_DSI0_HC79, 0x400f404f
 5949              	.set CYREG_UDB_DSI0_HC80, 0x400f4050
 5950              	.set CYREG_UDB_DSI0_HC81, 0x400f4051
 5951              	.set CYREG_UDB_DSI0_HC82, 0x400f4052
 5952              	.set CYREG_UDB_DSI0_HC83, 0x400f4053
 5953              	.set CYREG_UDB_DSI0_HC84, 0x400f4054
 5954              	.set CYREG_UDB_DSI0_HC85, 0x400f4055
 5955              	.set CYREG_UDB_DSI0_HC86, 0x400f4056
 5956              	.set CYREG_UDB_DSI0_HC87, 0x400f4057
 5957              	.set CYREG_UDB_DSI0_HC88, 0x400f4058
 5958              	.set CYREG_UDB_DSI0_HC89, 0x400f4059
 5959              	.set CYREG_UDB_DSI0_HC90, 0x400f405a
 5960              	.set CYREG_UDB_DSI0_HC91, 0x400f405b
 5961              	.set CYREG_UDB_DSI0_HC92, 0x400f405c
 5962              	.set CYREG_UDB_DSI0_HC93, 0x400f405d
 5963              	.set CYREG_UDB_DSI0_HC94, 0x400f405e
 5964              	.set CYREG_UDB_DSI0_HC95, 0x400f405f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 106


 5965              	.set CYREG_UDB_DSI0_HC96, 0x400f4060
 5966              	.set CYREG_UDB_DSI0_HC97, 0x400f4061
 5967              	.set CYREG_UDB_DSI0_HC98, 0x400f4062
 5968              	.set CYREG_UDB_DSI0_HC99, 0x400f4063
 5969              	.set CYREG_UDB_DSI0_HC100, 0x400f4064
 5970              	.set CYREG_UDB_DSI0_HC101, 0x400f4065
 5971              	.set CYREG_UDB_DSI0_HC102, 0x400f4066
 5972              	.set CYREG_UDB_DSI0_HC103, 0x400f4067
 5973              	.set CYREG_UDB_DSI0_HC104, 0x400f4068
 5974              	.set CYREG_UDB_DSI0_HC105, 0x400f4069
 5975              	.set CYREG_UDB_DSI0_HC106, 0x400f406a
 5976              	.set CYREG_UDB_DSI0_HC107, 0x400f406b
 5977              	.set CYREG_UDB_DSI0_HC108, 0x400f406c
 5978              	.set CYREG_UDB_DSI0_HC109, 0x400f406d
 5979              	.set CYREG_UDB_DSI0_HC110, 0x400f406e
 5980              	.set CYREG_UDB_DSI0_HC111, 0x400f406f
 5981              	.set CYREG_UDB_DSI0_HC112, 0x400f4070
 5982              	.set CYREG_UDB_DSI0_HC113, 0x400f4071
 5983              	.set CYREG_UDB_DSI0_HC114, 0x400f4072
 5984              	.set CYREG_UDB_DSI0_HC115, 0x400f4073
 5985              	.set CYREG_UDB_DSI0_HC116, 0x400f4074
 5986              	.set CYREG_UDB_DSI0_HC117, 0x400f4075
 5987              	.set CYREG_UDB_DSI0_HC118, 0x400f4076
 5988              	.set CYREG_UDB_DSI0_HC119, 0x400f4077
 5989              	.set CYREG_UDB_DSI0_HC120, 0x400f4078
 5990              	.set CYREG_UDB_DSI0_HC121, 0x400f4079
 5991              	.set CYREG_UDB_DSI0_HC122, 0x400f407a
 5992              	.set CYREG_UDB_DSI0_HC123, 0x400f407b
 5993              	.set CYREG_UDB_DSI0_HC124, 0x400f407c
 5994              	.set CYREG_UDB_DSI0_HC125, 0x400f407d
 5995              	.set CYREG_UDB_DSI0_HC126, 0x400f407e
 5996              	.set CYREG_UDB_DSI0_HC127, 0x400f407f
 5997              	.set CYREG_UDB_DSI0_HV_L0, 0x400f4080
 5998              	.set CYFLD_UDB_DSI_HV_BYTE__OFFSET, 0x00000000
 5999              	.set CYFLD_UDB_DSI_HV_BYTE__SIZE, 0x00000008
 6000              	.set CYREG_UDB_DSI0_HV_L1, 0x400f4081
 6001              	.set CYREG_UDB_DSI0_HV_L2, 0x400f4082
 6002              	.set CYREG_UDB_DSI0_HV_L3, 0x400f4083
 6003              	.set CYREG_UDB_DSI0_HV_L4, 0x400f4084
 6004              	.set CYREG_UDB_DSI0_HV_L5, 0x400f4085
 6005              	.set CYREG_UDB_DSI0_HV_L6, 0x400f4086
 6006              	.set CYREG_UDB_DSI0_HV_L7, 0x400f4087
 6007              	.set CYREG_UDB_DSI0_HV_L8, 0x400f4088
 6008              	.set CYREG_UDB_DSI0_HV_L9, 0x400f4089
 6009              	.set CYREG_UDB_DSI0_HV_L10, 0x400f408a
 6010              	.set CYREG_UDB_DSI0_HV_L11, 0x400f408b
 6011              	.set CYREG_UDB_DSI0_HV_L12, 0x400f408c
 6012              	.set CYREG_UDB_DSI0_HV_L13, 0x400f408d
 6013              	.set CYREG_UDB_DSI0_HV_L14, 0x400f408e
 6014              	.set CYREG_UDB_DSI0_HV_L15, 0x400f408f
 6015              	.set CYREG_UDB_DSI0_HS0, 0x400f4090
 6016              	.set CYFLD_UDB_DSI_HS_BYTE__OFFSET, 0x00000000
 6017              	.set CYFLD_UDB_DSI_HS_BYTE__SIZE, 0x00000008
 6018              	.set CYREG_UDB_DSI0_HS1, 0x400f4091
 6019              	.set CYREG_UDB_DSI0_HS2, 0x400f4092
 6020              	.set CYREG_UDB_DSI0_HS3, 0x400f4093
 6021              	.set CYREG_UDB_DSI0_HS4, 0x400f4094
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 107


 6022              	.set CYREG_UDB_DSI0_HS5, 0x400f4095
 6023              	.set CYREG_UDB_DSI0_HS6, 0x400f4096
 6024              	.set CYREG_UDB_DSI0_HS7, 0x400f4097
 6025              	.set CYREG_UDB_DSI0_HS8, 0x400f4098
 6026              	.set CYREG_UDB_DSI0_HS9, 0x400f4099
 6027              	.set CYREG_UDB_DSI0_HS10, 0x400f409a
 6028              	.set CYREG_UDB_DSI0_HS11, 0x400f409b
 6029              	.set CYREG_UDB_DSI0_HS12, 0x400f409c
 6030              	.set CYREG_UDB_DSI0_HS13, 0x400f409d
 6031              	.set CYREG_UDB_DSI0_HS14, 0x400f409e
 6032              	.set CYREG_UDB_DSI0_HS15, 0x400f409f
 6033              	.set CYREG_UDB_DSI0_HS16, 0x400f40a0
 6034              	.set CYREG_UDB_DSI0_HS17, 0x400f40a1
 6035              	.set CYREG_UDB_DSI0_HS18, 0x400f40a2
 6036              	.set CYREG_UDB_DSI0_HS19, 0x400f40a3
 6037              	.set CYREG_UDB_DSI0_HS20, 0x400f40a4
 6038              	.set CYREG_UDB_DSI0_HS21, 0x400f40a5
 6039              	.set CYREG_UDB_DSI0_HS22, 0x400f40a6
 6040              	.set CYREG_UDB_DSI0_HS23, 0x400f40a7
 6041              	.set CYREG_UDB_DSI0_HV_R0, 0x400f40a8
 6042              	.set CYREG_UDB_DSI0_HV_R1, 0x400f40a9
 6043              	.set CYREG_UDB_DSI0_HV_R2, 0x400f40aa
 6044              	.set CYREG_UDB_DSI0_HV_R3, 0x400f40ab
 6045              	.set CYREG_UDB_DSI0_HV_R4, 0x400f40ac
 6046              	.set CYREG_UDB_DSI0_HV_R5, 0x400f40ad
 6047              	.set CYREG_UDB_DSI0_HV_R6, 0x400f40ae
 6048              	.set CYREG_UDB_DSI0_HV_R7, 0x400f40af
 6049              	.set CYREG_UDB_DSI0_HV_R8, 0x400f40b0
 6050              	.set CYREG_UDB_DSI0_HV_R9, 0x400f40b1
 6051              	.set CYREG_UDB_DSI0_HV_R10, 0x400f40b2
 6052              	.set CYREG_UDB_DSI0_HV_R11, 0x400f40b3
 6053              	.set CYREG_UDB_DSI0_HV_R12, 0x400f40b4
 6054              	.set CYREG_UDB_DSI0_HV_R13, 0x400f40b5
 6055              	.set CYREG_UDB_DSI0_HV_R14, 0x400f40b6
 6056              	.set CYREG_UDB_DSI0_HV_R15, 0x400f40b7
 6057              	.set CYREG_UDB_DSI0_DSIINP0, 0x400f40c0
 6058              	.set CYFLD_UDB_DSI_PI_TOP__OFFSET, 0x00000000
 6059              	.set CYFLD_UDB_DSI_PI_TOP__SIZE, 0x00000004
 6060              	.set CYFLD_UDB_DSI_PI_BOT__OFFSET, 0x00000004
 6061              	.set CYFLD_UDB_DSI_PI_BOT__SIZE, 0x00000004
 6062              	.set CYREG_UDB_DSI0_DSIINP1, 0x400f40c2
 6063              	.set CYREG_UDB_DSI0_DSIINP2, 0x400f40c4
 6064              	.set CYREG_UDB_DSI0_DSIINP3, 0x400f40c6
 6065              	.set CYREG_UDB_DSI0_DSIINP4, 0x400f40c8
 6066              	.set CYREG_UDB_DSI0_DSIINP5, 0x400f40ca
 6067              	.set CYREG_UDB_DSI0_DSIOUTP0, 0x400f40cc
 6068              	.set CYREG_UDB_DSI0_DSIOUTP1, 0x400f40ce
 6069              	.set CYREG_UDB_DSI0_DSIOUTP2, 0x400f40d0
 6070              	.set CYREG_UDB_DSI0_DSIOUTP3, 0x400f40d2
 6071              	.set CYREG_UDB_DSI0_DSIOUTT0, 0x400f40d4
 6072              	.set CYREG_UDB_DSI0_DSIOUTT1, 0x400f40d6
 6073              	.set CYREG_UDB_DSI0_DSIOUTT2, 0x400f40d8
 6074              	.set CYREG_UDB_DSI0_DSIOUTT3, 0x400f40da
 6075              	.set CYREG_UDB_DSI0_DSIOUTT4, 0x400f40dc
 6076              	.set CYREG_UDB_DSI0_DSIOUTT5, 0x400f40de
 6077              	.set CYREG_UDB_DSI0_VS0, 0x400f40e0
 6078              	.set CYFLD_UDB_DSI_VS_TOP__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 108


 6079              	.set CYFLD_UDB_DSI_VS_TOP__SIZE, 0x00000004
 6080              	.set CYFLD_UDB_DSI_VS_BOT__OFFSET, 0x00000004
 6081              	.set CYFLD_UDB_DSI_VS_BOT__SIZE, 0x00000004
 6082              	.set CYREG_UDB_DSI0_VS1, 0x400f40e2
 6083              	.set CYREG_UDB_DSI0_VS2, 0x400f40e4
 6084              	.set CYREG_UDB_DSI0_VS3, 0x400f40e6
 6085              	.set CYREG_UDB_DSI0_VS4, 0x400f40e8
 6086              	.set CYREG_UDB_DSI0_VS5, 0x400f40ea
 6087              	.set CYREG_UDB_DSI0_VS6, 0x400f40ec
 6088              	.set CYREG_UDB_DSI0_VS7, 0x400f40ee
 6089              	.set CYDEV_UDB_DSI1_BASE, 0x400f4100
 6090              	.set CYDEV_UDB_DSI1_SIZE, 0x00000100
 6091              	.set CYREG_UDB_DSI1_HC0, 0x400f4100
 6092              	.set CYREG_UDB_DSI1_HC1, 0x400f4101
 6093              	.set CYREG_UDB_DSI1_HC2, 0x400f4102
 6094              	.set CYREG_UDB_DSI1_HC3, 0x400f4103
 6095              	.set CYREG_UDB_DSI1_HC4, 0x400f4104
 6096              	.set CYREG_UDB_DSI1_HC5, 0x400f4105
 6097              	.set CYREG_UDB_DSI1_HC6, 0x400f4106
 6098              	.set CYREG_UDB_DSI1_HC7, 0x400f4107
 6099              	.set CYREG_UDB_DSI1_HC8, 0x400f4108
 6100              	.set CYREG_UDB_DSI1_HC9, 0x400f4109
 6101              	.set CYREG_UDB_DSI1_HC10, 0x400f410a
 6102              	.set CYREG_UDB_DSI1_HC11, 0x400f410b
 6103              	.set CYREG_UDB_DSI1_HC12, 0x400f410c
 6104              	.set CYREG_UDB_DSI1_HC13, 0x400f410d
 6105              	.set CYREG_UDB_DSI1_HC14, 0x400f410e
 6106              	.set CYREG_UDB_DSI1_HC15, 0x400f410f
 6107              	.set CYREG_UDB_DSI1_HC16, 0x400f4110
 6108              	.set CYREG_UDB_DSI1_HC17, 0x400f4111
 6109              	.set CYREG_UDB_DSI1_HC18, 0x400f4112
 6110              	.set CYREG_UDB_DSI1_HC19, 0x400f4113
 6111              	.set CYREG_UDB_DSI1_HC20, 0x400f4114
 6112              	.set CYREG_UDB_DSI1_HC21, 0x400f4115
 6113              	.set CYREG_UDB_DSI1_HC22, 0x400f4116
 6114              	.set CYREG_UDB_DSI1_HC23, 0x400f4117
 6115              	.set CYREG_UDB_DSI1_HC24, 0x400f4118
 6116              	.set CYREG_UDB_DSI1_HC25, 0x400f4119
 6117              	.set CYREG_UDB_DSI1_HC26, 0x400f411a
 6118              	.set CYREG_UDB_DSI1_HC27, 0x400f411b
 6119              	.set CYREG_UDB_DSI1_HC28, 0x400f411c
 6120              	.set CYREG_UDB_DSI1_HC29, 0x400f411d
 6121              	.set CYREG_UDB_DSI1_HC30, 0x400f411e
 6122              	.set CYREG_UDB_DSI1_HC31, 0x400f411f
 6123              	.set CYREG_UDB_DSI1_HC32, 0x400f4120
 6124              	.set CYREG_UDB_DSI1_HC33, 0x400f4121
 6125              	.set CYREG_UDB_DSI1_HC34, 0x400f4122
 6126              	.set CYREG_UDB_DSI1_HC35, 0x400f4123
 6127              	.set CYREG_UDB_DSI1_HC36, 0x400f4124
 6128              	.set CYREG_UDB_DSI1_HC37, 0x400f4125
 6129              	.set CYREG_UDB_DSI1_HC38, 0x400f4126
 6130              	.set CYREG_UDB_DSI1_HC39, 0x400f4127
 6131              	.set CYREG_UDB_DSI1_HC40, 0x400f4128
 6132              	.set CYREG_UDB_DSI1_HC41, 0x400f4129
 6133              	.set CYREG_UDB_DSI1_HC42, 0x400f412a
 6134              	.set CYREG_UDB_DSI1_HC43, 0x400f412b
 6135              	.set CYREG_UDB_DSI1_HC44, 0x400f412c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 109


 6136              	.set CYREG_UDB_DSI1_HC45, 0x400f412d
 6137              	.set CYREG_UDB_DSI1_HC46, 0x400f412e
 6138              	.set CYREG_UDB_DSI1_HC47, 0x400f412f
 6139              	.set CYREG_UDB_DSI1_HC48, 0x400f4130
 6140              	.set CYREG_UDB_DSI1_HC49, 0x400f4131
 6141              	.set CYREG_UDB_DSI1_HC50, 0x400f4132
 6142              	.set CYREG_UDB_DSI1_HC51, 0x400f4133
 6143              	.set CYREG_UDB_DSI1_HC52, 0x400f4134
 6144              	.set CYREG_UDB_DSI1_HC53, 0x400f4135
 6145              	.set CYREG_UDB_DSI1_HC54, 0x400f4136
 6146              	.set CYREG_UDB_DSI1_HC55, 0x400f4137
 6147              	.set CYREG_UDB_DSI1_HC56, 0x400f4138
 6148              	.set CYREG_UDB_DSI1_HC57, 0x400f4139
 6149              	.set CYREG_UDB_DSI1_HC58, 0x400f413a
 6150              	.set CYREG_UDB_DSI1_HC59, 0x400f413b
 6151              	.set CYREG_UDB_DSI1_HC60, 0x400f413c
 6152              	.set CYREG_UDB_DSI1_HC61, 0x400f413d
 6153              	.set CYREG_UDB_DSI1_HC62, 0x400f413e
 6154              	.set CYREG_UDB_DSI1_HC63, 0x400f413f
 6155              	.set CYREG_UDB_DSI1_HC64, 0x400f4140
 6156              	.set CYREG_UDB_DSI1_HC65, 0x400f4141
 6157              	.set CYREG_UDB_DSI1_HC66, 0x400f4142
 6158              	.set CYREG_UDB_DSI1_HC67, 0x400f4143
 6159              	.set CYREG_UDB_DSI1_HC68, 0x400f4144
 6160              	.set CYREG_UDB_DSI1_HC69, 0x400f4145
 6161              	.set CYREG_UDB_DSI1_HC70, 0x400f4146
 6162              	.set CYREG_UDB_DSI1_HC71, 0x400f4147
 6163              	.set CYREG_UDB_DSI1_HC72, 0x400f4148
 6164              	.set CYREG_UDB_DSI1_HC73, 0x400f4149
 6165              	.set CYREG_UDB_DSI1_HC74, 0x400f414a
 6166              	.set CYREG_UDB_DSI1_HC75, 0x400f414b
 6167              	.set CYREG_UDB_DSI1_HC76, 0x400f414c
 6168              	.set CYREG_UDB_DSI1_HC77, 0x400f414d
 6169              	.set CYREG_UDB_DSI1_HC78, 0x400f414e
 6170              	.set CYREG_UDB_DSI1_HC79, 0x400f414f
 6171              	.set CYREG_UDB_DSI1_HC80, 0x400f4150
 6172              	.set CYREG_UDB_DSI1_HC81, 0x400f4151
 6173              	.set CYREG_UDB_DSI1_HC82, 0x400f4152
 6174              	.set CYREG_UDB_DSI1_HC83, 0x400f4153
 6175              	.set CYREG_UDB_DSI1_HC84, 0x400f4154
 6176              	.set CYREG_UDB_DSI1_HC85, 0x400f4155
 6177              	.set CYREG_UDB_DSI1_HC86, 0x400f4156
 6178              	.set CYREG_UDB_DSI1_HC87, 0x400f4157
 6179              	.set CYREG_UDB_DSI1_HC88, 0x400f4158
 6180              	.set CYREG_UDB_DSI1_HC89, 0x400f4159
 6181              	.set CYREG_UDB_DSI1_HC90, 0x400f415a
 6182              	.set CYREG_UDB_DSI1_HC91, 0x400f415b
 6183              	.set CYREG_UDB_DSI1_HC92, 0x400f415c
 6184              	.set CYREG_UDB_DSI1_HC93, 0x400f415d
 6185              	.set CYREG_UDB_DSI1_HC94, 0x400f415e
 6186              	.set CYREG_UDB_DSI1_HC95, 0x400f415f
 6187              	.set CYREG_UDB_DSI1_HC96, 0x400f4160
 6188              	.set CYREG_UDB_DSI1_HC97, 0x400f4161
 6189              	.set CYREG_UDB_DSI1_HC98, 0x400f4162
 6190              	.set CYREG_UDB_DSI1_HC99, 0x400f4163
 6191              	.set CYREG_UDB_DSI1_HC100, 0x400f4164
 6192              	.set CYREG_UDB_DSI1_HC101, 0x400f4165
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 110


 6193              	.set CYREG_UDB_DSI1_HC102, 0x400f4166
 6194              	.set CYREG_UDB_DSI1_HC103, 0x400f4167
 6195              	.set CYREG_UDB_DSI1_HC104, 0x400f4168
 6196              	.set CYREG_UDB_DSI1_HC105, 0x400f4169
 6197              	.set CYREG_UDB_DSI1_HC106, 0x400f416a
 6198              	.set CYREG_UDB_DSI1_HC107, 0x400f416b
 6199              	.set CYREG_UDB_DSI1_HC108, 0x400f416c
 6200              	.set CYREG_UDB_DSI1_HC109, 0x400f416d
 6201              	.set CYREG_UDB_DSI1_HC110, 0x400f416e
 6202              	.set CYREG_UDB_DSI1_HC111, 0x400f416f
 6203              	.set CYREG_UDB_DSI1_HC112, 0x400f4170
 6204              	.set CYREG_UDB_DSI1_HC113, 0x400f4171
 6205              	.set CYREG_UDB_DSI1_HC114, 0x400f4172
 6206              	.set CYREG_UDB_DSI1_HC115, 0x400f4173
 6207              	.set CYREG_UDB_DSI1_HC116, 0x400f4174
 6208              	.set CYREG_UDB_DSI1_HC117, 0x400f4175
 6209              	.set CYREG_UDB_DSI1_HC118, 0x400f4176
 6210              	.set CYREG_UDB_DSI1_HC119, 0x400f4177
 6211              	.set CYREG_UDB_DSI1_HC120, 0x400f4178
 6212              	.set CYREG_UDB_DSI1_HC121, 0x400f4179
 6213              	.set CYREG_UDB_DSI1_HC122, 0x400f417a
 6214              	.set CYREG_UDB_DSI1_HC123, 0x400f417b
 6215              	.set CYREG_UDB_DSI1_HC124, 0x400f417c
 6216              	.set CYREG_UDB_DSI1_HC125, 0x400f417d
 6217              	.set CYREG_UDB_DSI1_HC126, 0x400f417e
 6218              	.set CYREG_UDB_DSI1_HC127, 0x400f417f
 6219              	.set CYREG_UDB_DSI1_HV_L0, 0x400f4180
 6220              	.set CYREG_UDB_DSI1_HV_L1, 0x400f4181
 6221              	.set CYREG_UDB_DSI1_HV_L2, 0x400f4182
 6222              	.set CYREG_UDB_DSI1_HV_L3, 0x400f4183
 6223              	.set CYREG_UDB_DSI1_HV_L4, 0x400f4184
 6224              	.set CYREG_UDB_DSI1_HV_L5, 0x400f4185
 6225              	.set CYREG_UDB_DSI1_HV_L6, 0x400f4186
 6226              	.set CYREG_UDB_DSI1_HV_L7, 0x400f4187
 6227              	.set CYREG_UDB_DSI1_HV_L8, 0x400f4188
 6228              	.set CYREG_UDB_DSI1_HV_L9, 0x400f4189
 6229              	.set CYREG_UDB_DSI1_HV_L10, 0x400f418a
 6230              	.set CYREG_UDB_DSI1_HV_L11, 0x400f418b
 6231              	.set CYREG_UDB_DSI1_HV_L12, 0x400f418c
 6232              	.set CYREG_UDB_DSI1_HV_L13, 0x400f418d
 6233              	.set CYREG_UDB_DSI1_HV_L14, 0x400f418e
 6234              	.set CYREG_UDB_DSI1_HV_L15, 0x400f418f
 6235              	.set CYREG_UDB_DSI1_HS0, 0x400f4190
 6236              	.set CYREG_UDB_DSI1_HS1, 0x400f4191
 6237              	.set CYREG_UDB_DSI1_HS2, 0x400f4192
 6238              	.set CYREG_UDB_DSI1_HS3, 0x400f4193
 6239              	.set CYREG_UDB_DSI1_HS4, 0x400f4194
 6240              	.set CYREG_UDB_DSI1_HS5, 0x400f4195
 6241              	.set CYREG_UDB_DSI1_HS6, 0x400f4196
 6242              	.set CYREG_UDB_DSI1_HS7, 0x400f4197
 6243              	.set CYREG_UDB_DSI1_HS8, 0x400f4198
 6244              	.set CYREG_UDB_DSI1_HS9, 0x400f4199
 6245              	.set CYREG_UDB_DSI1_HS10, 0x400f419a
 6246              	.set CYREG_UDB_DSI1_HS11, 0x400f419b
 6247              	.set CYREG_UDB_DSI1_HS12, 0x400f419c
 6248              	.set CYREG_UDB_DSI1_HS13, 0x400f419d
 6249              	.set CYREG_UDB_DSI1_HS14, 0x400f419e
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 111


 6250              	.set CYREG_UDB_DSI1_HS15, 0x400f419f
 6251              	.set CYREG_UDB_DSI1_HS16, 0x400f41a0
 6252              	.set CYREG_UDB_DSI1_HS17, 0x400f41a1
 6253              	.set CYREG_UDB_DSI1_HS18, 0x400f41a2
 6254              	.set CYREG_UDB_DSI1_HS19, 0x400f41a3
 6255              	.set CYREG_UDB_DSI1_HS20, 0x400f41a4
 6256              	.set CYREG_UDB_DSI1_HS21, 0x400f41a5
 6257              	.set CYREG_UDB_DSI1_HS22, 0x400f41a6
 6258              	.set CYREG_UDB_DSI1_HS23, 0x400f41a7
 6259              	.set CYREG_UDB_DSI1_HV_R0, 0x400f41a8
 6260              	.set CYREG_UDB_DSI1_HV_R1, 0x400f41a9
 6261              	.set CYREG_UDB_DSI1_HV_R2, 0x400f41aa
 6262              	.set CYREG_UDB_DSI1_HV_R3, 0x400f41ab
 6263              	.set CYREG_UDB_DSI1_HV_R4, 0x400f41ac
 6264              	.set CYREG_UDB_DSI1_HV_R5, 0x400f41ad
 6265              	.set CYREG_UDB_DSI1_HV_R6, 0x400f41ae
 6266              	.set CYREG_UDB_DSI1_HV_R7, 0x400f41af
 6267              	.set CYREG_UDB_DSI1_HV_R8, 0x400f41b0
 6268              	.set CYREG_UDB_DSI1_HV_R9, 0x400f41b1
 6269              	.set CYREG_UDB_DSI1_HV_R10, 0x400f41b2
 6270              	.set CYREG_UDB_DSI1_HV_R11, 0x400f41b3
 6271              	.set CYREG_UDB_DSI1_HV_R12, 0x400f41b4
 6272              	.set CYREG_UDB_DSI1_HV_R13, 0x400f41b5
 6273              	.set CYREG_UDB_DSI1_HV_R14, 0x400f41b6
 6274              	.set CYREG_UDB_DSI1_HV_R15, 0x400f41b7
 6275              	.set CYREG_UDB_DSI1_DSIINP0, 0x400f41c0
 6276              	.set CYREG_UDB_DSI1_DSIINP1, 0x400f41c2
 6277              	.set CYREG_UDB_DSI1_DSIINP2, 0x400f41c4
 6278              	.set CYREG_UDB_DSI1_DSIINP3, 0x400f41c6
 6279              	.set CYREG_UDB_DSI1_DSIINP4, 0x400f41c8
 6280              	.set CYREG_UDB_DSI1_DSIINP5, 0x400f41ca
 6281              	.set CYREG_UDB_DSI1_DSIOUTP0, 0x400f41cc
 6282              	.set CYREG_UDB_DSI1_DSIOUTP1, 0x400f41ce
 6283              	.set CYREG_UDB_DSI1_DSIOUTP2, 0x400f41d0
 6284              	.set CYREG_UDB_DSI1_DSIOUTP3, 0x400f41d2
 6285              	.set CYREG_UDB_DSI1_DSIOUTT0, 0x400f41d4
 6286              	.set CYREG_UDB_DSI1_DSIOUTT1, 0x400f41d6
 6287              	.set CYREG_UDB_DSI1_DSIOUTT2, 0x400f41d8
 6288              	.set CYREG_UDB_DSI1_DSIOUTT3, 0x400f41da
 6289              	.set CYREG_UDB_DSI1_DSIOUTT4, 0x400f41dc
 6290              	.set CYREG_UDB_DSI1_DSIOUTT5, 0x400f41de
 6291              	.set CYREG_UDB_DSI1_VS0, 0x400f41e0
 6292              	.set CYREG_UDB_DSI1_VS1, 0x400f41e2
 6293              	.set CYREG_UDB_DSI1_VS2, 0x400f41e4
 6294              	.set CYREG_UDB_DSI1_VS3, 0x400f41e6
 6295              	.set CYREG_UDB_DSI1_VS4, 0x400f41e8
 6296              	.set CYREG_UDB_DSI1_VS5, 0x400f41ea
 6297              	.set CYREG_UDB_DSI1_VS6, 0x400f41ec
 6298              	.set CYREG_UDB_DSI1_VS7, 0x400f41ee
 6299              	.set CYDEV_UDB_DSI2_BASE, 0x400f4200
 6300              	.set CYDEV_UDB_DSI2_SIZE, 0x00000100
 6301              	.set CYREG_UDB_DSI2_HC0, 0x400f4200
 6302              	.set CYREG_UDB_DSI2_HC1, 0x400f4201
 6303              	.set CYREG_UDB_DSI2_HC2, 0x400f4202
 6304              	.set CYREG_UDB_DSI2_HC3, 0x400f4203
 6305              	.set CYREG_UDB_DSI2_HC4, 0x400f4204
 6306              	.set CYREG_UDB_DSI2_HC5, 0x400f4205
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 112


 6307              	.set CYREG_UDB_DSI2_HC6, 0x400f4206
 6308              	.set CYREG_UDB_DSI2_HC7, 0x400f4207
 6309              	.set CYREG_UDB_DSI2_HC8, 0x400f4208
 6310              	.set CYREG_UDB_DSI2_HC9, 0x400f4209
 6311              	.set CYREG_UDB_DSI2_HC10, 0x400f420a
 6312              	.set CYREG_UDB_DSI2_HC11, 0x400f420b
 6313              	.set CYREG_UDB_DSI2_HC12, 0x400f420c
 6314              	.set CYREG_UDB_DSI2_HC13, 0x400f420d
 6315              	.set CYREG_UDB_DSI2_HC14, 0x400f420e
 6316              	.set CYREG_UDB_DSI2_HC15, 0x400f420f
 6317              	.set CYREG_UDB_DSI2_HC16, 0x400f4210
 6318              	.set CYREG_UDB_DSI2_HC17, 0x400f4211
 6319              	.set CYREG_UDB_DSI2_HC18, 0x400f4212
 6320              	.set CYREG_UDB_DSI2_HC19, 0x400f4213
 6321              	.set CYREG_UDB_DSI2_HC20, 0x400f4214
 6322              	.set CYREG_UDB_DSI2_HC21, 0x400f4215
 6323              	.set CYREG_UDB_DSI2_HC22, 0x400f4216
 6324              	.set CYREG_UDB_DSI2_HC23, 0x400f4217
 6325              	.set CYREG_UDB_DSI2_HC24, 0x400f4218
 6326              	.set CYREG_UDB_DSI2_HC25, 0x400f4219
 6327              	.set CYREG_UDB_DSI2_HC26, 0x400f421a
 6328              	.set CYREG_UDB_DSI2_HC27, 0x400f421b
 6329              	.set CYREG_UDB_DSI2_HC28, 0x400f421c
 6330              	.set CYREG_UDB_DSI2_HC29, 0x400f421d
 6331              	.set CYREG_UDB_DSI2_HC30, 0x400f421e
 6332              	.set CYREG_UDB_DSI2_HC31, 0x400f421f
 6333              	.set CYREG_UDB_DSI2_HC32, 0x400f4220
 6334              	.set CYREG_UDB_DSI2_HC33, 0x400f4221
 6335              	.set CYREG_UDB_DSI2_HC34, 0x400f4222
 6336              	.set CYREG_UDB_DSI2_HC35, 0x400f4223
 6337              	.set CYREG_UDB_DSI2_HC36, 0x400f4224
 6338              	.set CYREG_UDB_DSI2_HC37, 0x400f4225
 6339              	.set CYREG_UDB_DSI2_HC38, 0x400f4226
 6340              	.set CYREG_UDB_DSI2_HC39, 0x400f4227
 6341              	.set CYREG_UDB_DSI2_HC40, 0x400f4228
 6342              	.set CYREG_UDB_DSI2_HC41, 0x400f4229
 6343              	.set CYREG_UDB_DSI2_HC42, 0x400f422a
 6344              	.set CYREG_UDB_DSI2_HC43, 0x400f422b
 6345              	.set CYREG_UDB_DSI2_HC44, 0x400f422c
 6346              	.set CYREG_UDB_DSI2_HC45, 0x400f422d
 6347              	.set CYREG_UDB_DSI2_HC46, 0x400f422e
 6348              	.set CYREG_UDB_DSI2_HC47, 0x400f422f
 6349              	.set CYREG_UDB_DSI2_HC48, 0x400f4230
 6350              	.set CYREG_UDB_DSI2_HC49, 0x400f4231
 6351              	.set CYREG_UDB_DSI2_HC50, 0x400f4232
 6352              	.set CYREG_UDB_DSI2_HC51, 0x400f4233
 6353              	.set CYREG_UDB_DSI2_HC52, 0x400f4234
 6354              	.set CYREG_UDB_DSI2_HC53, 0x400f4235
 6355              	.set CYREG_UDB_DSI2_HC54, 0x400f4236
 6356              	.set CYREG_UDB_DSI2_HC55, 0x400f4237
 6357              	.set CYREG_UDB_DSI2_HC56, 0x400f4238
 6358              	.set CYREG_UDB_DSI2_HC57, 0x400f4239
 6359              	.set CYREG_UDB_DSI2_HC58, 0x400f423a
 6360              	.set CYREG_UDB_DSI2_HC59, 0x400f423b
 6361              	.set CYREG_UDB_DSI2_HC60, 0x400f423c
 6362              	.set CYREG_UDB_DSI2_HC61, 0x400f423d
 6363              	.set CYREG_UDB_DSI2_HC62, 0x400f423e
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 113


 6364              	.set CYREG_UDB_DSI2_HC63, 0x400f423f
 6365              	.set CYREG_UDB_DSI2_HC64, 0x400f4240
 6366              	.set CYREG_UDB_DSI2_HC65, 0x400f4241
 6367              	.set CYREG_UDB_DSI2_HC66, 0x400f4242
 6368              	.set CYREG_UDB_DSI2_HC67, 0x400f4243
 6369              	.set CYREG_UDB_DSI2_HC68, 0x400f4244
 6370              	.set CYREG_UDB_DSI2_HC69, 0x400f4245
 6371              	.set CYREG_UDB_DSI2_HC70, 0x400f4246
 6372              	.set CYREG_UDB_DSI2_HC71, 0x400f4247
 6373              	.set CYREG_UDB_DSI2_HC72, 0x400f4248
 6374              	.set CYREG_UDB_DSI2_HC73, 0x400f4249
 6375              	.set CYREG_UDB_DSI2_HC74, 0x400f424a
 6376              	.set CYREG_UDB_DSI2_HC75, 0x400f424b
 6377              	.set CYREG_UDB_DSI2_HC76, 0x400f424c
 6378              	.set CYREG_UDB_DSI2_HC77, 0x400f424d
 6379              	.set CYREG_UDB_DSI2_HC78, 0x400f424e
 6380              	.set CYREG_UDB_DSI2_HC79, 0x400f424f
 6381              	.set CYREG_UDB_DSI2_HC80, 0x400f4250
 6382              	.set CYREG_UDB_DSI2_HC81, 0x400f4251
 6383              	.set CYREG_UDB_DSI2_HC82, 0x400f4252
 6384              	.set CYREG_UDB_DSI2_HC83, 0x400f4253
 6385              	.set CYREG_UDB_DSI2_HC84, 0x400f4254
 6386              	.set CYREG_UDB_DSI2_HC85, 0x400f4255
 6387              	.set CYREG_UDB_DSI2_HC86, 0x400f4256
 6388              	.set CYREG_UDB_DSI2_HC87, 0x400f4257
 6389              	.set CYREG_UDB_DSI2_HC88, 0x400f4258
 6390              	.set CYREG_UDB_DSI2_HC89, 0x400f4259
 6391              	.set CYREG_UDB_DSI2_HC90, 0x400f425a
 6392              	.set CYREG_UDB_DSI2_HC91, 0x400f425b
 6393              	.set CYREG_UDB_DSI2_HC92, 0x400f425c
 6394              	.set CYREG_UDB_DSI2_HC93, 0x400f425d
 6395              	.set CYREG_UDB_DSI2_HC94, 0x400f425e
 6396              	.set CYREG_UDB_DSI2_HC95, 0x400f425f
 6397              	.set CYREG_UDB_DSI2_HC96, 0x400f4260
 6398              	.set CYREG_UDB_DSI2_HC97, 0x400f4261
 6399              	.set CYREG_UDB_DSI2_HC98, 0x400f4262
 6400              	.set CYREG_UDB_DSI2_HC99, 0x400f4263
 6401              	.set CYREG_UDB_DSI2_HC100, 0x400f4264
 6402              	.set CYREG_UDB_DSI2_HC101, 0x400f4265
 6403              	.set CYREG_UDB_DSI2_HC102, 0x400f4266
 6404              	.set CYREG_UDB_DSI2_HC103, 0x400f4267
 6405              	.set CYREG_UDB_DSI2_HC104, 0x400f4268
 6406              	.set CYREG_UDB_DSI2_HC105, 0x400f4269
 6407              	.set CYREG_UDB_DSI2_HC106, 0x400f426a
 6408              	.set CYREG_UDB_DSI2_HC107, 0x400f426b
 6409              	.set CYREG_UDB_DSI2_HC108, 0x400f426c
 6410              	.set CYREG_UDB_DSI2_HC109, 0x400f426d
 6411              	.set CYREG_UDB_DSI2_HC110, 0x400f426e
 6412              	.set CYREG_UDB_DSI2_HC111, 0x400f426f
 6413              	.set CYREG_UDB_DSI2_HC112, 0x400f4270
 6414              	.set CYREG_UDB_DSI2_HC113, 0x400f4271
 6415              	.set CYREG_UDB_DSI2_HC114, 0x400f4272
 6416              	.set CYREG_UDB_DSI2_HC115, 0x400f4273
 6417              	.set CYREG_UDB_DSI2_HC116, 0x400f4274
 6418              	.set CYREG_UDB_DSI2_HC117, 0x400f4275
 6419              	.set CYREG_UDB_DSI2_HC118, 0x400f4276
 6420              	.set CYREG_UDB_DSI2_HC119, 0x400f4277
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 114


 6421              	.set CYREG_UDB_DSI2_HC120, 0x400f4278
 6422              	.set CYREG_UDB_DSI2_HC121, 0x400f4279
 6423              	.set CYREG_UDB_DSI2_HC122, 0x400f427a
 6424              	.set CYREG_UDB_DSI2_HC123, 0x400f427b
 6425              	.set CYREG_UDB_DSI2_HC124, 0x400f427c
 6426              	.set CYREG_UDB_DSI2_HC125, 0x400f427d
 6427              	.set CYREG_UDB_DSI2_HC126, 0x400f427e
 6428              	.set CYREG_UDB_DSI2_HC127, 0x400f427f
 6429              	.set CYREG_UDB_DSI2_HV_L0, 0x400f4280
 6430              	.set CYREG_UDB_DSI2_HV_L1, 0x400f4281
 6431              	.set CYREG_UDB_DSI2_HV_L2, 0x400f4282
 6432              	.set CYREG_UDB_DSI2_HV_L3, 0x400f4283
 6433              	.set CYREG_UDB_DSI2_HV_L4, 0x400f4284
 6434              	.set CYREG_UDB_DSI2_HV_L5, 0x400f4285
 6435              	.set CYREG_UDB_DSI2_HV_L6, 0x400f4286
 6436              	.set CYREG_UDB_DSI2_HV_L7, 0x400f4287
 6437              	.set CYREG_UDB_DSI2_HV_L8, 0x400f4288
 6438              	.set CYREG_UDB_DSI2_HV_L9, 0x400f4289
 6439              	.set CYREG_UDB_DSI2_HV_L10, 0x400f428a
 6440              	.set CYREG_UDB_DSI2_HV_L11, 0x400f428b
 6441              	.set CYREG_UDB_DSI2_HV_L12, 0x400f428c
 6442              	.set CYREG_UDB_DSI2_HV_L13, 0x400f428d
 6443              	.set CYREG_UDB_DSI2_HV_L14, 0x400f428e
 6444              	.set CYREG_UDB_DSI2_HV_L15, 0x400f428f
 6445              	.set CYREG_UDB_DSI2_HS0, 0x400f4290
 6446              	.set CYREG_UDB_DSI2_HS1, 0x400f4291
 6447              	.set CYREG_UDB_DSI2_HS2, 0x400f4292
 6448              	.set CYREG_UDB_DSI2_HS3, 0x400f4293
 6449              	.set CYREG_UDB_DSI2_HS4, 0x400f4294
 6450              	.set CYREG_UDB_DSI2_HS5, 0x400f4295
 6451              	.set CYREG_UDB_DSI2_HS6, 0x400f4296
 6452              	.set CYREG_UDB_DSI2_HS7, 0x400f4297
 6453              	.set CYREG_UDB_DSI2_HS8, 0x400f4298
 6454              	.set CYREG_UDB_DSI2_HS9, 0x400f4299
 6455              	.set CYREG_UDB_DSI2_HS10, 0x400f429a
 6456              	.set CYREG_UDB_DSI2_HS11, 0x400f429b
 6457              	.set CYREG_UDB_DSI2_HS12, 0x400f429c
 6458              	.set CYREG_UDB_DSI2_HS13, 0x400f429d
 6459              	.set CYREG_UDB_DSI2_HS14, 0x400f429e
 6460              	.set CYREG_UDB_DSI2_HS15, 0x400f429f
 6461              	.set CYREG_UDB_DSI2_HS16, 0x400f42a0
 6462              	.set CYREG_UDB_DSI2_HS17, 0x400f42a1
 6463              	.set CYREG_UDB_DSI2_HS18, 0x400f42a2
 6464              	.set CYREG_UDB_DSI2_HS19, 0x400f42a3
 6465              	.set CYREG_UDB_DSI2_HS20, 0x400f42a4
 6466              	.set CYREG_UDB_DSI2_HS21, 0x400f42a5
 6467              	.set CYREG_UDB_DSI2_HS22, 0x400f42a6
 6468              	.set CYREG_UDB_DSI2_HS23, 0x400f42a7
 6469              	.set CYREG_UDB_DSI2_HV_R0, 0x400f42a8
 6470              	.set CYREG_UDB_DSI2_HV_R1, 0x400f42a9
 6471              	.set CYREG_UDB_DSI2_HV_R2, 0x400f42aa
 6472              	.set CYREG_UDB_DSI2_HV_R3, 0x400f42ab
 6473              	.set CYREG_UDB_DSI2_HV_R4, 0x400f42ac
 6474              	.set CYREG_UDB_DSI2_HV_R5, 0x400f42ad
 6475              	.set CYREG_UDB_DSI2_HV_R6, 0x400f42ae
 6476              	.set CYREG_UDB_DSI2_HV_R7, 0x400f42af
 6477              	.set CYREG_UDB_DSI2_HV_R8, 0x400f42b0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 115


 6478              	.set CYREG_UDB_DSI2_HV_R9, 0x400f42b1
 6479              	.set CYREG_UDB_DSI2_HV_R10, 0x400f42b2
 6480              	.set CYREG_UDB_DSI2_HV_R11, 0x400f42b3
 6481              	.set CYREG_UDB_DSI2_HV_R12, 0x400f42b4
 6482              	.set CYREG_UDB_DSI2_HV_R13, 0x400f42b5
 6483              	.set CYREG_UDB_DSI2_HV_R14, 0x400f42b6
 6484              	.set CYREG_UDB_DSI2_HV_R15, 0x400f42b7
 6485              	.set CYREG_UDB_DSI2_DSIINP0, 0x400f42c0
 6486              	.set CYREG_UDB_DSI2_DSIINP1, 0x400f42c2
 6487              	.set CYREG_UDB_DSI2_DSIINP2, 0x400f42c4
 6488              	.set CYREG_UDB_DSI2_DSIINP3, 0x400f42c6
 6489              	.set CYREG_UDB_DSI2_DSIINP4, 0x400f42c8
 6490              	.set CYREG_UDB_DSI2_DSIINP5, 0x400f42ca
 6491              	.set CYREG_UDB_DSI2_DSIOUTP0, 0x400f42cc
 6492              	.set CYREG_UDB_DSI2_DSIOUTP1, 0x400f42ce
 6493              	.set CYREG_UDB_DSI2_DSIOUTP2, 0x400f42d0
 6494              	.set CYREG_UDB_DSI2_DSIOUTP3, 0x400f42d2
 6495              	.set CYREG_UDB_DSI2_DSIOUTT0, 0x400f42d4
 6496              	.set CYREG_UDB_DSI2_DSIOUTT1, 0x400f42d6
 6497              	.set CYREG_UDB_DSI2_DSIOUTT2, 0x400f42d8
 6498              	.set CYREG_UDB_DSI2_DSIOUTT3, 0x400f42da
 6499              	.set CYREG_UDB_DSI2_DSIOUTT4, 0x400f42dc
 6500              	.set CYREG_UDB_DSI2_DSIOUTT5, 0x400f42de
 6501              	.set CYREG_UDB_DSI2_VS0, 0x400f42e0
 6502              	.set CYREG_UDB_DSI2_VS1, 0x400f42e2
 6503              	.set CYREG_UDB_DSI2_VS2, 0x400f42e4
 6504              	.set CYREG_UDB_DSI2_VS3, 0x400f42e6
 6505              	.set CYREG_UDB_DSI2_VS4, 0x400f42e8
 6506              	.set CYREG_UDB_DSI2_VS5, 0x400f42ea
 6507              	.set CYREG_UDB_DSI2_VS6, 0x400f42ec
 6508              	.set CYREG_UDB_DSI2_VS7, 0x400f42ee
 6509              	.set CYDEV_UDB_DSI3_BASE, 0x400f4300
 6510              	.set CYDEV_UDB_DSI3_SIZE, 0x00000100
 6511              	.set CYREG_UDB_DSI3_HC0, 0x400f4300
 6512              	.set CYREG_UDB_DSI3_HC1, 0x400f4301
 6513              	.set CYREG_UDB_DSI3_HC2, 0x400f4302
 6514              	.set CYREG_UDB_DSI3_HC3, 0x400f4303
 6515              	.set CYREG_UDB_DSI3_HC4, 0x400f4304
 6516              	.set CYREG_UDB_DSI3_HC5, 0x400f4305
 6517              	.set CYREG_UDB_DSI3_HC6, 0x400f4306
 6518              	.set CYREG_UDB_DSI3_HC7, 0x400f4307
 6519              	.set CYREG_UDB_DSI3_HC8, 0x400f4308
 6520              	.set CYREG_UDB_DSI3_HC9, 0x400f4309
 6521              	.set CYREG_UDB_DSI3_HC10, 0x400f430a
 6522              	.set CYREG_UDB_DSI3_HC11, 0x400f430b
 6523              	.set CYREG_UDB_DSI3_HC12, 0x400f430c
 6524              	.set CYREG_UDB_DSI3_HC13, 0x400f430d
 6525              	.set CYREG_UDB_DSI3_HC14, 0x400f430e
 6526              	.set CYREG_UDB_DSI3_HC15, 0x400f430f
 6527              	.set CYREG_UDB_DSI3_HC16, 0x400f4310
 6528              	.set CYREG_UDB_DSI3_HC17, 0x400f4311
 6529              	.set CYREG_UDB_DSI3_HC18, 0x400f4312
 6530              	.set CYREG_UDB_DSI3_HC19, 0x400f4313
 6531              	.set CYREG_UDB_DSI3_HC20, 0x400f4314
 6532              	.set CYREG_UDB_DSI3_HC21, 0x400f4315
 6533              	.set CYREG_UDB_DSI3_HC22, 0x400f4316
 6534              	.set CYREG_UDB_DSI3_HC23, 0x400f4317
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 116


 6535              	.set CYREG_UDB_DSI3_HC24, 0x400f4318
 6536              	.set CYREG_UDB_DSI3_HC25, 0x400f4319
 6537              	.set CYREG_UDB_DSI3_HC26, 0x400f431a
 6538              	.set CYREG_UDB_DSI3_HC27, 0x400f431b
 6539              	.set CYREG_UDB_DSI3_HC28, 0x400f431c
 6540              	.set CYREG_UDB_DSI3_HC29, 0x400f431d
 6541              	.set CYREG_UDB_DSI3_HC30, 0x400f431e
 6542              	.set CYREG_UDB_DSI3_HC31, 0x400f431f
 6543              	.set CYREG_UDB_DSI3_HC32, 0x400f4320
 6544              	.set CYREG_UDB_DSI3_HC33, 0x400f4321
 6545              	.set CYREG_UDB_DSI3_HC34, 0x400f4322
 6546              	.set CYREG_UDB_DSI3_HC35, 0x400f4323
 6547              	.set CYREG_UDB_DSI3_HC36, 0x400f4324
 6548              	.set CYREG_UDB_DSI3_HC37, 0x400f4325
 6549              	.set CYREG_UDB_DSI3_HC38, 0x400f4326
 6550              	.set CYREG_UDB_DSI3_HC39, 0x400f4327
 6551              	.set CYREG_UDB_DSI3_HC40, 0x400f4328
 6552              	.set CYREG_UDB_DSI3_HC41, 0x400f4329
 6553              	.set CYREG_UDB_DSI3_HC42, 0x400f432a
 6554              	.set CYREG_UDB_DSI3_HC43, 0x400f432b
 6555              	.set CYREG_UDB_DSI3_HC44, 0x400f432c
 6556              	.set CYREG_UDB_DSI3_HC45, 0x400f432d
 6557              	.set CYREG_UDB_DSI3_HC46, 0x400f432e
 6558              	.set CYREG_UDB_DSI3_HC47, 0x400f432f
 6559              	.set CYREG_UDB_DSI3_HC48, 0x400f4330
 6560              	.set CYREG_UDB_DSI3_HC49, 0x400f4331
 6561              	.set CYREG_UDB_DSI3_HC50, 0x400f4332
 6562              	.set CYREG_UDB_DSI3_HC51, 0x400f4333
 6563              	.set CYREG_UDB_DSI3_HC52, 0x400f4334
 6564              	.set CYREG_UDB_DSI3_HC53, 0x400f4335
 6565              	.set CYREG_UDB_DSI3_HC54, 0x400f4336
 6566              	.set CYREG_UDB_DSI3_HC55, 0x400f4337
 6567              	.set CYREG_UDB_DSI3_HC56, 0x400f4338
 6568              	.set CYREG_UDB_DSI3_HC57, 0x400f4339
 6569              	.set CYREG_UDB_DSI3_HC58, 0x400f433a
 6570              	.set CYREG_UDB_DSI3_HC59, 0x400f433b
 6571              	.set CYREG_UDB_DSI3_HC60, 0x400f433c
 6572              	.set CYREG_UDB_DSI3_HC61, 0x400f433d
 6573              	.set CYREG_UDB_DSI3_HC62, 0x400f433e
 6574              	.set CYREG_UDB_DSI3_HC63, 0x400f433f
 6575              	.set CYREG_UDB_DSI3_HC64, 0x400f4340
 6576              	.set CYREG_UDB_DSI3_HC65, 0x400f4341
 6577              	.set CYREG_UDB_DSI3_HC66, 0x400f4342
 6578              	.set CYREG_UDB_DSI3_HC67, 0x400f4343
 6579              	.set CYREG_UDB_DSI3_HC68, 0x400f4344
 6580              	.set CYREG_UDB_DSI3_HC69, 0x400f4345
 6581              	.set CYREG_UDB_DSI3_HC70, 0x400f4346
 6582              	.set CYREG_UDB_DSI3_HC71, 0x400f4347
 6583              	.set CYREG_UDB_DSI3_HC72, 0x400f4348
 6584              	.set CYREG_UDB_DSI3_HC73, 0x400f4349
 6585              	.set CYREG_UDB_DSI3_HC74, 0x400f434a
 6586              	.set CYREG_UDB_DSI3_HC75, 0x400f434b
 6587              	.set CYREG_UDB_DSI3_HC76, 0x400f434c
 6588              	.set CYREG_UDB_DSI3_HC77, 0x400f434d
 6589              	.set CYREG_UDB_DSI3_HC78, 0x400f434e
 6590              	.set CYREG_UDB_DSI3_HC79, 0x400f434f
 6591              	.set CYREG_UDB_DSI3_HC80, 0x400f4350
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 117


 6592              	.set CYREG_UDB_DSI3_HC81, 0x400f4351
 6593              	.set CYREG_UDB_DSI3_HC82, 0x400f4352
 6594              	.set CYREG_UDB_DSI3_HC83, 0x400f4353
 6595              	.set CYREG_UDB_DSI3_HC84, 0x400f4354
 6596              	.set CYREG_UDB_DSI3_HC85, 0x400f4355
 6597              	.set CYREG_UDB_DSI3_HC86, 0x400f4356
 6598              	.set CYREG_UDB_DSI3_HC87, 0x400f4357
 6599              	.set CYREG_UDB_DSI3_HC88, 0x400f4358
 6600              	.set CYREG_UDB_DSI3_HC89, 0x400f4359
 6601              	.set CYREG_UDB_DSI3_HC90, 0x400f435a
 6602              	.set CYREG_UDB_DSI3_HC91, 0x400f435b
 6603              	.set CYREG_UDB_DSI3_HC92, 0x400f435c
 6604              	.set CYREG_UDB_DSI3_HC93, 0x400f435d
 6605              	.set CYREG_UDB_DSI3_HC94, 0x400f435e
 6606              	.set CYREG_UDB_DSI3_HC95, 0x400f435f
 6607              	.set CYREG_UDB_DSI3_HC96, 0x400f4360
 6608              	.set CYREG_UDB_DSI3_HC97, 0x400f4361
 6609              	.set CYREG_UDB_DSI3_HC98, 0x400f4362
 6610              	.set CYREG_UDB_DSI3_HC99, 0x400f4363
 6611              	.set CYREG_UDB_DSI3_HC100, 0x400f4364
 6612              	.set CYREG_UDB_DSI3_HC101, 0x400f4365
 6613              	.set CYREG_UDB_DSI3_HC102, 0x400f4366
 6614              	.set CYREG_UDB_DSI3_HC103, 0x400f4367
 6615              	.set CYREG_UDB_DSI3_HC104, 0x400f4368
 6616              	.set CYREG_UDB_DSI3_HC105, 0x400f4369
 6617              	.set CYREG_UDB_DSI3_HC106, 0x400f436a
 6618              	.set CYREG_UDB_DSI3_HC107, 0x400f436b
 6619              	.set CYREG_UDB_DSI3_HC108, 0x400f436c
 6620              	.set CYREG_UDB_DSI3_HC109, 0x400f436d
 6621              	.set CYREG_UDB_DSI3_HC110, 0x400f436e
 6622              	.set CYREG_UDB_DSI3_HC111, 0x400f436f
 6623              	.set CYREG_UDB_DSI3_HC112, 0x400f4370
 6624              	.set CYREG_UDB_DSI3_HC113, 0x400f4371
 6625              	.set CYREG_UDB_DSI3_HC114, 0x400f4372
 6626              	.set CYREG_UDB_DSI3_HC115, 0x400f4373
 6627              	.set CYREG_UDB_DSI3_HC116, 0x400f4374
 6628              	.set CYREG_UDB_DSI3_HC117, 0x400f4375
 6629              	.set CYREG_UDB_DSI3_HC118, 0x400f4376
 6630              	.set CYREG_UDB_DSI3_HC119, 0x400f4377
 6631              	.set CYREG_UDB_DSI3_HC120, 0x400f4378
 6632              	.set CYREG_UDB_DSI3_HC121, 0x400f4379
 6633              	.set CYREG_UDB_DSI3_HC122, 0x400f437a
 6634              	.set CYREG_UDB_DSI3_HC123, 0x400f437b
 6635              	.set CYREG_UDB_DSI3_HC124, 0x400f437c
 6636              	.set CYREG_UDB_DSI3_HC125, 0x400f437d
 6637              	.set CYREG_UDB_DSI3_HC126, 0x400f437e
 6638              	.set CYREG_UDB_DSI3_HC127, 0x400f437f
 6639              	.set CYREG_UDB_DSI3_HV_L0, 0x400f4380
 6640              	.set CYREG_UDB_DSI3_HV_L1, 0x400f4381
 6641              	.set CYREG_UDB_DSI3_HV_L2, 0x400f4382
 6642              	.set CYREG_UDB_DSI3_HV_L3, 0x400f4383
 6643              	.set CYREG_UDB_DSI3_HV_L4, 0x400f4384
 6644              	.set CYREG_UDB_DSI3_HV_L5, 0x400f4385
 6645              	.set CYREG_UDB_DSI3_HV_L6, 0x400f4386
 6646              	.set CYREG_UDB_DSI3_HV_L7, 0x400f4387
 6647              	.set CYREG_UDB_DSI3_HV_L8, 0x400f4388
 6648              	.set CYREG_UDB_DSI3_HV_L9, 0x400f4389
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 118


 6649              	.set CYREG_UDB_DSI3_HV_L10, 0x400f438a
 6650              	.set CYREG_UDB_DSI3_HV_L11, 0x400f438b
 6651              	.set CYREG_UDB_DSI3_HV_L12, 0x400f438c
 6652              	.set CYREG_UDB_DSI3_HV_L13, 0x400f438d
 6653              	.set CYREG_UDB_DSI3_HV_L14, 0x400f438e
 6654              	.set CYREG_UDB_DSI3_HV_L15, 0x400f438f
 6655              	.set CYREG_UDB_DSI3_HS0, 0x400f4390
 6656              	.set CYREG_UDB_DSI3_HS1, 0x400f4391
 6657              	.set CYREG_UDB_DSI3_HS2, 0x400f4392
 6658              	.set CYREG_UDB_DSI3_HS3, 0x400f4393
 6659              	.set CYREG_UDB_DSI3_HS4, 0x400f4394
 6660              	.set CYREG_UDB_DSI3_HS5, 0x400f4395
 6661              	.set CYREG_UDB_DSI3_HS6, 0x400f4396
 6662              	.set CYREG_UDB_DSI3_HS7, 0x400f4397
 6663              	.set CYREG_UDB_DSI3_HS8, 0x400f4398
 6664              	.set CYREG_UDB_DSI3_HS9, 0x400f4399
 6665              	.set CYREG_UDB_DSI3_HS10, 0x400f439a
 6666              	.set CYREG_UDB_DSI3_HS11, 0x400f439b
 6667              	.set CYREG_UDB_DSI3_HS12, 0x400f439c
 6668              	.set CYREG_UDB_DSI3_HS13, 0x400f439d
 6669              	.set CYREG_UDB_DSI3_HS14, 0x400f439e
 6670              	.set CYREG_UDB_DSI3_HS15, 0x400f439f
 6671              	.set CYREG_UDB_DSI3_HS16, 0x400f43a0
 6672              	.set CYREG_UDB_DSI3_HS17, 0x400f43a1
 6673              	.set CYREG_UDB_DSI3_HS18, 0x400f43a2
 6674              	.set CYREG_UDB_DSI3_HS19, 0x400f43a3
 6675              	.set CYREG_UDB_DSI3_HS20, 0x400f43a4
 6676              	.set CYREG_UDB_DSI3_HS21, 0x400f43a5
 6677              	.set CYREG_UDB_DSI3_HS22, 0x400f43a6
 6678              	.set CYREG_UDB_DSI3_HS23, 0x400f43a7
 6679              	.set CYREG_UDB_DSI3_HV_R0, 0x400f43a8
 6680              	.set CYREG_UDB_DSI3_HV_R1, 0x400f43a9
 6681              	.set CYREG_UDB_DSI3_HV_R2, 0x400f43aa
 6682              	.set CYREG_UDB_DSI3_HV_R3, 0x400f43ab
 6683              	.set CYREG_UDB_DSI3_HV_R4, 0x400f43ac
 6684              	.set CYREG_UDB_DSI3_HV_R5, 0x400f43ad
 6685              	.set CYREG_UDB_DSI3_HV_R6, 0x400f43ae
 6686              	.set CYREG_UDB_DSI3_HV_R7, 0x400f43af
 6687              	.set CYREG_UDB_DSI3_HV_R8, 0x400f43b0
 6688              	.set CYREG_UDB_DSI3_HV_R9, 0x400f43b1
 6689              	.set CYREG_UDB_DSI3_HV_R10, 0x400f43b2
 6690              	.set CYREG_UDB_DSI3_HV_R11, 0x400f43b3
 6691              	.set CYREG_UDB_DSI3_HV_R12, 0x400f43b4
 6692              	.set CYREG_UDB_DSI3_HV_R13, 0x400f43b5
 6693              	.set CYREG_UDB_DSI3_HV_R14, 0x400f43b6
 6694              	.set CYREG_UDB_DSI3_HV_R15, 0x400f43b7
 6695              	.set CYREG_UDB_DSI3_DSIINP0, 0x400f43c0
 6696              	.set CYREG_UDB_DSI3_DSIINP1, 0x400f43c2
 6697              	.set CYREG_UDB_DSI3_DSIINP2, 0x400f43c4
 6698              	.set CYREG_UDB_DSI3_DSIINP3, 0x400f43c6
 6699              	.set CYREG_UDB_DSI3_DSIINP4, 0x400f43c8
 6700              	.set CYREG_UDB_DSI3_DSIINP5, 0x400f43ca
 6701              	.set CYREG_UDB_DSI3_DSIOUTP0, 0x400f43cc
 6702              	.set CYREG_UDB_DSI3_DSIOUTP1, 0x400f43ce
 6703              	.set CYREG_UDB_DSI3_DSIOUTP2, 0x400f43d0
 6704              	.set CYREG_UDB_DSI3_DSIOUTP3, 0x400f43d2
 6705              	.set CYREG_UDB_DSI3_DSIOUTT0, 0x400f43d4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 119


 6706              	.set CYREG_UDB_DSI3_DSIOUTT1, 0x400f43d6
 6707              	.set CYREG_UDB_DSI3_DSIOUTT2, 0x400f43d8
 6708              	.set CYREG_UDB_DSI3_DSIOUTT3, 0x400f43da
 6709              	.set CYREG_UDB_DSI3_DSIOUTT4, 0x400f43dc
 6710              	.set CYREG_UDB_DSI3_DSIOUTT5, 0x400f43de
 6711              	.set CYREG_UDB_DSI3_VS0, 0x400f43e0
 6712              	.set CYREG_UDB_DSI3_VS1, 0x400f43e2
 6713              	.set CYREG_UDB_DSI3_VS2, 0x400f43e4
 6714              	.set CYREG_UDB_DSI3_VS3, 0x400f43e6
 6715              	.set CYREG_UDB_DSI3_VS4, 0x400f43e8
 6716              	.set CYREG_UDB_DSI3_VS5, 0x400f43ea
 6717              	.set CYREG_UDB_DSI3_VS6, 0x400f43ec
 6718              	.set CYREG_UDB_DSI3_VS7, 0x400f43ee
 6719              	.set CYDEV_UDB_DSI4_BASE, 0x400f4400
 6720              	.set CYDEV_UDB_DSI4_SIZE, 0x00000100
 6721              	.set CYREG_UDB_DSI4_HC0, 0x400f4400
 6722              	.set CYREG_UDB_DSI4_HC1, 0x400f4401
 6723              	.set CYREG_UDB_DSI4_HC2, 0x400f4402
 6724              	.set CYREG_UDB_DSI4_HC3, 0x400f4403
 6725              	.set CYREG_UDB_DSI4_HC4, 0x400f4404
 6726              	.set CYREG_UDB_DSI4_HC5, 0x400f4405
 6727              	.set CYREG_UDB_DSI4_HC6, 0x400f4406
 6728              	.set CYREG_UDB_DSI4_HC7, 0x400f4407
 6729              	.set CYREG_UDB_DSI4_HC8, 0x400f4408
 6730              	.set CYREG_UDB_DSI4_HC9, 0x400f4409
 6731              	.set CYREG_UDB_DSI4_HC10, 0x400f440a
 6732              	.set CYREG_UDB_DSI4_HC11, 0x400f440b
 6733              	.set CYREG_UDB_DSI4_HC12, 0x400f440c
 6734              	.set CYREG_UDB_DSI4_HC13, 0x400f440d
 6735              	.set CYREG_UDB_DSI4_HC14, 0x400f440e
 6736              	.set CYREG_UDB_DSI4_HC15, 0x400f440f
 6737              	.set CYREG_UDB_DSI4_HC16, 0x400f4410
 6738              	.set CYREG_UDB_DSI4_HC17, 0x400f4411
 6739              	.set CYREG_UDB_DSI4_HC18, 0x400f4412
 6740              	.set CYREG_UDB_DSI4_HC19, 0x400f4413
 6741              	.set CYREG_UDB_DSI4_HC20, 0x400f4414
 6742              	.set CYREG_UDB_DSI4_HC21, 0x400f4415
 6743              	.set CYREG_UDB_DSI4_HC22, 0x400f4416
 6744              	.set CYREG_UDB_DSI4_HC23, 0x400f4417
 6745              	.set CYREG_UDB_DSI4_HC24, 0x400f4418
 6746              	.set CYREG_UDB_DSI4_HC25, 0x400f4419
 6747              	.set CYREG_UDB_DSI4_HC26, 0x400f441a
 6748              	.set CYREG_UDB_DSI4_HC27, 0x400f441b
 6749              	.set CYREG_UDB_DSI4_HC28, 0x400f441c
 6750              	.set CYREG_UDB_DSI4_HC29, 0x400f441d
 6751              	.set CYREG_UDB_DSI4_HC30, 0x400f441e
 6752              	.set CYREG_UDB_DSI4_HC31, 0x400f441f
 6753              	.set CYREG_UDB_DSI4_HC32, 0x400f4420
 6754              	.set CYREG_UDB_DSI4_HC33, 0x400f4421
 6755              	.set CYREG_UDB_DSI4_HC34, 0x400f4422
 6756              	.set CYREG_UDB_DSI4_HC35, 0x400f4423
 6757              	.set CYREG_UDB_DSI4_HC36, 0x400f4424
 6758              	.set CYREG_UDB_DSI4_HC37, 0x400f4425
 6759              	.set CYREG_UDB_DSI4_HC38, 0x400f4426
 6760              	.set CYREG_UDB_DSI4_HC39, 0x400f4427
 6761              	.set CYREG_UDB_DSI4_HC40, 0x400f4428
 6762              	.set CYREG_UDB_DSI4_HC41, 0x400f4429
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 120


 6763              	.set CYREG_UDB_DSI4_HC42, 0x400f442a
 6764              	.set CYREG_UDB_DSI4_HC43, 0x400f442b
 6765              	.set CYREG_UDB_DSI4_HC44, 0x400f442c
 6766              	.set CYREG_UDB_DSI4_HC45, 0x400f442d
 6767              	.set CYREG_UDB_DSI4_HC46, 0x400f442e
 6768              	.set CYREG_UDB_DSI4_HC47, 0x400f442f
 6769              	.set CYREG_UDB_DSI4_HC48, 0x400f4430
 6770              	.set CYREG_UDB_DSI4_HC49, 0x400f4431
 6771              	.set CYREG_UDB_DSI4_HC50, 0x400f4432
 6772              	.set CYREG_UDB_DSI4_HC51, 0x400f4433
 6773              	.set CYREG_UDB_DSI4_HC52, 0x400f4434
 6774              	.set CYREG_UDB_DSI4_HC53, 0x400f4435
 6775              	.set CYREG_UDB_DSI4_HC54, 0x400f4436
 6776              	.set CYREG_UDB_DSI4_HC55, 0x400f4437
 6777              	.set CYREG_UDB_DSI4_HC56, 0x400f4438
 6778              	.set CYREG_UDB_DSI4_HC57, 0x400f4439
 6779              	.set CYREG_UDB_DSI4_HC58, 0x400f443a
 6780              	.set CYREG_UDB_DSI4_HC59, 0x400f443b
 6781              	.set CYREG_UDB_DSI4_HC60, 0x400f443c
 6782              	.set CYREG_UDB_DSI4_HC61, 0x400f443d
 6783              	.set CYREG_UDB_DSI4_HC62, 0x400f443e
 6784              	.set CYREG_UDB_DSI4_HC63, 0x400f443f
 6785              	.set CYREG_UDB_DSI4_HC64, 0x400f4440
 6786              	.set CYREG_UDB_DSI4_HC65, 0x400f4441
 6787              	.set CYREG_UDB_DSI4_HC66, 0x400f4442
 6788              	.set CYREG_UDB_DSI4_HC67, 0x400f4443
 6789              	.set CYREG_UDB_DSI4_HC68, 0x400f4444
 6790              	.set CYREG_UDB_DSI4_HC69, 0x400f4445
 6791              	.set CYREG_UDB_DSI4_HC70, 0x400f4446
 6792              	.set CYREG_UDB_DSI4_HC71, 0x400f4447
 6793              	.set CYREG_UDB_DSI4_HC72, 0x400f4448
 6794              	.set CYREG_UDB_DSI4_HC73, 0x400f4449
 6795              	.set CYREG_UDB_DSI4_HC74, 0x400f444a
 6796              	.set CYREG_UDB_DSI4_HC75, 0x400f444b
 6797              	.set CYREG_UDB_DSI4_HC76, 0x400f444c
 6798              	.set CYREG_UDB_DSI4_HC77, 0x400f444d
 6799              	.set CYREG_UDB_DSI4_HC78, 0x400f444e
 6800              	.set CYREG_UDB_DSI4_HC79, 0x400f444f
 6801              	.set CYREG_UDB_DSI4_HC80, 0x400f4450
 6802              	.set CYREG_UDB_DSI4_HC81, 0x400f4451
 6803              	.set CYREG_UDB_DSI4_HC82, 0x400f4452
 6804              	.set CYREG_UDB_DSI4_HC83, 0x400f4453
 6805              	.set CYREG_UDB_DSI4_HC84, 0x400f4454
 6806              	.set CYREG_UDB_DSI4_HC85, 0x400f4455
 6807              	.set CYREG_UDB_DSI4_HC86, 0x400f4456
 6808              	.set CYREG_UDB_DSI4_HC87, 0x400f4457
 6809              	.set CYREG_UDB_DSI4_HC88, 0x400f4458
 6810              	.set CYREG_UDB_DSI4_HC89, 0x400f4459
 6811              	.set CYREG_UDB_DSI4_HC90, 0x400f445a
 6812              	.set CYREG_UDB_DSI4_HC91, 0x400f445b
 6813              	.set CYREG_UDB_DSI4_HC92, 0x400f445c
 6814              	.set CYREG_UDB_DSI4_HC93, 0x400f445d
 6815              	.set CYREG_UDB_DSI4_HC94, 0x400f445e
 6816              	.set CYREG_UDB_DSI4_HC95, 0x400f445f
 6817              	.set CYREG_UDB_DSI4_HC96, 0x400f4460
 6818              	.set CYREG_UDB_DSI4_HC97, 0x400f4461
 6819              	.set CYREG_UDB_DSI4_HC98, 0x400f4462
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 121


 6820              	.set CYREG_UDB_DSI4_HC99, 0x400f4463
 6821              	.set CYREG_UDB_DSI4_HC100, 0x400f4464
 6822              	.set CYREG_UDB_DSI4_HC101, 0x400f4465
 6823              	.set CYREG_UDB_DSI4_HC102, 0x400f4466
 6824              	.set CYREG_UDB_DSI4_HC103, 0x400f4467
 6825              	.set CYREG_UDB_DSI4_HC104, 0x400f4468
 6826              	.set CYREG_UDB_DSI4_HC105, 0x400f4469
 6827              	.set CYREG_UDB_DSI4_HC106, 0x400f446a
 6828              	.set CYREG_UDB_DSI4_HC107, 0x400f446b
 6829              	.set CYREG_UDB_DSI4_HC108, 0x400f446c
 6830              	.set CYREG_UDB_DSI4_HC109, 0x400f446d
 6831              	.set CYREG_UDB_DSI4_HC110, 0x400f446e
 6832              	.set CYREG_UDB_DSI4_HC111, 0x400f446f
 6833              	.set CYREG_UDB_DSI4_HC112, 0x400f4470
 6834              	.set CYREG_UDB_DSI4_HC113, 0x400f4471
 6835              	.set CYREG_UDB_DSI4_HC114, 0x400f4472
 6836              	.set CYREG_UDB_DSI4_HC115, 0x400f4473
 6837              	.set CYREG_UDB_DSI4_HC116, 0x400f4474
 6838              	.set CYREG_UDB_DSI4_HC117, 0x400f4475
 6839              	.set CYREG_UDB_DSI4_HC118, 0x400f4476
 6840              	.set CYREG_UDB_DSI4_HC119, 0x400f4477
 6841              	.set CYREG_UDB_DSI4_HC120, 0x400f4478
 6842              	.set CYREG_UDB_DSI4_HC121, 0x400f4479
 6843              	.set CYREG_UDB_DSI4_HC122, 0x400f447a
 6844              	.set CYREG_UDB_DSI4_HC123, 0x400f447b
 6845              	.set CYREG_UDB_DSI4_HC124, 0x400f447c
 6846              	.set CYREG_UDB_DSI4_HC125, 0x400f447d
 6847              	.set CYREG_UDB_DSI4_HC126, 0x400f447e
 6848              	.set CYREG_UDB_DSI4_HC127, 0x400f447f
 6849              	.set CYREG_UDB_DSI4_HV_L0, 0x400f4480
 6850              	.set CYREG_UDB_DSI4_HV_L1, 0x400f4481
 6851              	.set CYREG_UDB_DSI4_HV_L2, 0x400f4482
 6852              	.set CYREG_UDB_DSI4_HV_L3, 0x400f4483
 6853              	.set CYREG_UDB_DSI4_HV_L4, 0x400f4484
 6854              	.set CYREG_UDB_DSI4_HV_L5, 0x400f4485
 6855              	.set CYREG_UDB_DSI4_HV_L6, 0x400f4486
 6856              	.set CYREG_UDB_DSI4_HV_L7, 0x400f4487
 6857              	.set CYREG_UDB_DSI4_HV_L8, 0x400f4488
 6858              	.set CYREG_UDB_DSI4_HV_L9, 0x400f4489
 6859              	.set CYREG_UDB_DSI4_HV_L10, 0x400f448a
 6860              	.set CYREG_UDB_DSI4_HV_L11, 0x400f448b
 6861              	.set CYREG_UDB_DSI4_HV_L12, 0x400f448c
 6862              	.set CYREG_UDB_DSI4_HV_L13, 0x400f448d
 6863              	.set CYREG_UDB_DSI4_HV_L14, 0x400f448e
 6864              	.set CYREG_UDB_DSI4_HV_L15, 0x400f448f
 6865              	.set CYREG_UDB_DSI4_HS0, 0x400f4490
 6866              	.set CYREG_UDB_DSI4_HS1, 0x400f4491
 6867              	.set CYREG_UDB_DSI4_HS2, 0x400f4492
 6868              	.set CYREG_UDB_DSI4_HS3, 0x400f4493
 6869              	.set CYREG_UDB_DSI4_HS4, 0x400f4494
 6870              	.set CYREG_UDB_DSI4_HS5, 0x400f4495
 6871              	.set CYREG_UDB_DSI4_HS6, 0x400f4496
 6872              	.set CYREG_UDB_DSI4_HS7, 0x400f4497
 6873              	.set CYREG_UDB_DSI4_HS8, 0x400f4498
 6874              	.set CYREG_UDB_DSI4_HS9, 0x400f4499
 6875              	.set CYREG_UDB_DSI4_HS10, 0x400f449a
 6876              	.set CYREG_UDB_DSI4_HS11, 0x400f449b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 122


 6877              	.set CYREG_UDB_DSI4_HS12, 0x400f449c
 6878              	.set CYREG_UDB_DSI4_HS13, 0x400f449d
 6879              	.set CYREG_UDB_DSI4_HS14, 0x400f449e
 6880              	.set CYREG_UDB_DSI4_HS15, 0x400f449f
 6881              	.set CYREG_UDB_DSI4_HS16, 0x400f44a0
 6882              	.set CYREG_UDB_DSI4_HS17, 0x400f44a1
 6883              	.set CYREG_UDB_DSI4_HS18, 0x400f44a2
 6884              	.set CYREG_UDB_DSI4_HS19, 0x400f44a3
 6885              	.set CYREG_UDB_DSI4_HS20, 0x400f44a4
 6886              	.set CYREG_UDB_DSI4_HS21, 0x400f44a5
 6887              	.set CYREG_UDB_DSI4_HS22, 0x400f44a6
 6888              	.set CYREG_UDB_DSI4_HS23, 0x400f44a7
 6889              	.set CYREG_UDB_DSI4_HV_R0, 0x400f44a8
 6890              	.set CYREG_UDB_DSI4_HV_R1, 0x400f44a9
 6891              	.set CYREG_UDB_DSI4_HV_R2, 0x400f44aa
 6892              	.set CYREG_UDB_DSI4_HV_R3, 0x400f44ab
 6893              	.set CYREG_UDB_DSI4_HV_R4, 0x400f44ac
 6894              	.set CYREG_UDB_DSI4_HV_R5, 0x400f44ad
 6895              	.set CYREG_UDB_DSI4_HV_R6, 0x400f44ae
 6896              	.set CYREG_UDB_DSI4_HV_R7, 0x400f44af
 6897              	.set CYREG_UDB_DSI4_HV_R8, 0x400f44b0
 6898              	.set CYREG_UDB_DSI4_HV_R9, 0x400f44b1
 6899              	.set CYREG_UDB_DSI4_HV_R10, 0x400f44b2
 6900              	.set CYREG_UDB_DSI4_HV_R11, 0x400f44b3
 6901              	.set CYREG_UDB_DSI4_HV_R12, 0x400f44b4
 6902              	.set CYREG_UDB_DSI4_HV_R13, 0x400f44b5
 6903              	.set CYREG_UDB_DSI4_HV_R14, 0x400f44b6
 6904              	.set CYREG_UDB_DSI4_HV_R15, 0x400f44b7
 6905              	.set CYREG_UDB_DSI4_DSIINP0, 0x400f44c0
 6906              	.set CYREG_UDB_DSI4_DSIINP1, 0x400f44c2
 6907              	.set CYREG_UDB_DSI4_DSIINP2, 0x400f44c4
 6908              	.set CYREG_UDB_DSI4_DSIINP3, 0x400f44c6
 6909              	.set CYREG_UDB_DSI4_DSIINP4, 0x400f44c8
 6910              	.set CYREG_UDB_DSI4_DSIINP5, 0x400f44ca
 6911              	.set CYREG_UDB_DSI4_DSIOUTP0, 0x400f44cc
 6912              	.set CYREG_UDB_DSI4_DSIOUTP1, 0x400f44ce
 6913              	.set CYREG_UDB_DSI4_DSIOUTP2, 0x400f44d0
 6914              	.set CYREG_UDB_DSI4_DSIOUTP3, 0x400f44d2
 6915              	.set CYREG_UDB_DSI4_DSIOUTT0, 0x400f44d4
 6916              	.set CYREG_UDB_DSI4_DSIOUTT1, 0x400f44d6
 6917              	.set CYREG_UDB_DSI4_DSIOUTT2, 0x400f44d8
 6918              	.set CYREG_UDB_DSI4_DSIOUTT3, 0x400f44da
 6919              	.set CYREG_UDB_DSI4_DSIOUTT4, 0x400f44dc
 6920              	.set CYREG_UDB_DSI4_DSIOUTT5, 0x400f44de
 6921              	.set CYREG_UDB_DSI4_VS0, 0x400f44e0
 6922              	.set CYREG_UDB_DSI4_VS1, 0x400f44e2
 6923              	.set CYREG_UDB_DSI4_VS2, 0x400f44e4
 6924              	.set CYREG_UDB_DSI4_VS3, 0x400f44e6
 6925              	.set CYREG_UDB_DSI4_VS4, 0x400f44e8
 6926              	.set CYREG_UDB_DSI4_VS5, 0x400f44ea
 6927              	.set CYREG_UDB_DSI4_VS6, 0x400f44ec
 6928              	.set CYREG_UDB_DSI4_VS7, 0x400f44ee
 6929              	.set CYDEV_UDB_DSI5_BASE, 0x400f4500
 6930              	.set CYDEV_UDB_DSI5_SIZE, 0x00000100
 6931              	.set CYREG_UDB_DSI5_HC0, 0x400f4500
 6932              	.set CYREG_UDB_DSI5_HC1, 0x400f4501
 6933              	.set CYREG_UDB_DSI5_HC2, 0x400f4502
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 123


 6934              	.set CYREG_UDB_DSI5_HC3, 0x400f4503
 6935              	.set CYREG_UDB_DSI5_HC4, 0x400f4504
 6936              	.set CYREG_UDB_DSI5_HC5, 0x400f4505
 6937              	.set CYREG_UDB_DSI5_HC6, 0x400f4506
 6938              	.set CYREG_UDB_DSI5_HC7, 0x400f4507
 6939              	.set CYREG_UDB_DSI5_HC8, 0x400f4508
 6940              	.set CYREG_UDB_DSI5_HC9, 0x400f4509
 6941              	.set CYREG_UDB_DSI5_HC10, 0x400f450a
 6942              	.set CYREG_UDB_DSI5_HC11, 0x400f450b
 6943              	.set CYREG_UDB_DSI5_HC12, 0x400f450c
 6944              	.set CYREG_UDB_DSI5_HC13, 0x400f450d
 6945              	.set CYREG_UDB_DSI5_HC14, 0x400f450e
 6946              	.set CYREG_UDB_DSI5_HC15, 0x400f450f
 6947              	.set CYREG_UDB_DSI5_HC16, 0x400f4510
 6948              	.set CYREG_UDB_DSI5_HC17, 0x400f4511
 6949              	.set CYREG_UDB_DSI5_HC18, 0x400f4512
 6950              	.set CYREG_UDB_DSI5_HC19, 0x400f4513
 6951              	.set CYREG_UDB_DSI5_HC20, 0x400f4514
 6952              	.set CYREG_UDB_DSI5_HC21, 0x400f4515
 6953              	.set CYREG_UDB_DSI5_HC22, 0x400f4516
 6954              	.set CYREG_UDB_DSI5_HC23, 0x400f4517
 6955              	.set CYREG_UDB_DSI5_HC24, 0x400f4518
 6956              	.set CYREG_UDB_DSI5_HC25, 0x400f4519
 6957              	.set CYREG_UDB_DSI5_HC26, 0x400f451a
 6958              	.set CYREG_UDB_DSI5_HC27, 0x400f451b
 6959              	.set CYREG_UDB_DSI5_HC28, 0x400f451c
 6960              	.set CYREG_UDB_DSI5_HC29, 0x400f451d
 6961              	.set CYREG_UDB_DSI5_HC30, 0x400f451e
 6962              	.set CYREG_UDB_DSI5_HC31, 0x400f451f
 6963              	.set CYREG_UDB_DSI5_HC32, 0x400f4520
 6964              	.set CYREG_UDB_DSI5_HC33, 0x400f4521
 6965              	.set CYREG_UDB_DSI5_HC34, 0x400f4522
 6966              	.set CYREG_UDB_DSI5_HC35, 0x400f4523
 6967              	.set CYREG_UDB_DSI5_HC36, 0x400f4524
 6968              	.set CYREG_UDB_DSI5_HC37, 0x400f4525
 6969              	.set CYREG_UDB_DSI5_HC38, 0x400f4526
 6970              	.set CYREG_UDB_DSI5_HC39, 0x400f4527
 6971              	.set CYREG_UDB_DSI5_HC40, 0x400f4528
 6972              	.set CYREG_UDB_DSI5_HC41, 0x400f4529
 6973              	.set CYREG_UDB_DSI5_HC42, 0x400f452a
 6974              	.set CYREG_UDB_DSI5_HC43, 0x400f452b
 6975              	.set CYREG_UDB_DSI5_HC44, 0x400f452c
 6976              	.set CYREG_UDB_DSI5_HC45, 0x400f452d
 6977              	.set CYREG_UDB_DSI5_HC46, 0x400f452e
 6978              	.set CYREG_UDB_DSI5_HC47, 0x400f452f
 6979              	.set CYREG_UDB_DSI5_HC48, 0x400f4530
 6980              	.set CYREG_UDB_DSI5_HC49, 0x400f4531
 6981              	.set CYREG_UDB_DSI5_HC50, 0x400f4532
 6982              	.set CYREG_UDB_DSI5_HC51, 0x400f4533
 6983              	.set CYREG_UDB_DSI5_HC52, 0x400f4534
 6984              	.set CYREG_UDB_DSI5_HC53, 0x400f4535
 6985              	.set CYREG_UDB_DSI5_HC54, 0x400f4536
 6986              	.set CYREG_UDB_DSI5_HC55, 0x400f4537
 6987              	.set CYREG_UDB_DSI5_HC56, 0x400f4538
 6988              	.set CYREG_UDB_DSI5_HC57, 0x400f4539
 6989              	.set CYREG_UDB_DSI5_HC58, 0x400f453a
 6990              	.set CYREG_UDB_DSI5_HC59, 0x400f453b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 124


 6991              	.set CYREG_UDB_DSI5_HC60, 0x400f453c
 6992              	.set CYREG_UDB_DSI5_HC61, 0x400f453d
 6993              	.set CYREG_UDB_DSI5_HC62, 0x400f453e
 6994              	.set CYREG_UDB_DSI5_HC63, 0x400f453f
 6995              	.set CYREG_UDB_DSI5_HC64, 0x400f4540
 6996              	.set CYREG_UDB_DSI5_HC65, 0x400f4541
 6997              	.set CYREG_UDB_DSI5_HC66, 0x400f4542
 6998              	.set CYREG_UDB_DSI5_HC67, 0x400f4543
 6999              	.set CYREG_UDB_DSI5_HC68, 0x400f4544
 7000              	.set CYREG_UDB_DSI5_HC69, 0x400f4545
 7001              	.set CYREG_UDB_DSI5_HC70, 0x400f4546
 7002              	.set CYREG_UDB_DSI5_HC71, 0x400f4547
 7003              	.set CYREG_UDB_DSI5_HC72, 0x400f4548
 7004              	.set CYREG_UDB_DSI5_HC73, 0x400f4549
 7005              	.set CYREG_UDB_DSI5_HC74, 0x400f454a
 7006              	.set CYREG_UDB_DSI5_HC75, 0x400f454b
 7007              	.set CYREG_UDB_DSI5_HC76, 0x400f454c
 7008              	.set CYREG_UDB_DSI5_HC77, 0x400f454d
 7009              	.set CYREG_UDB_DSI5_HC78, 0x400f454e
 7010              	.set CYREG_UDB_DSI5_HC79, 0x400f454f
 7011              	.set CYREG_UDB_DSI5_HC80, 0x400f4550
 7012              	.set CYREG_UDB_DSI5_HC81, 0x400f4551
 7013              	.set CYREG_UDB_DSI5_HC82, 0x400f4552
 7014              	.set CYREG_UDB_DSI5_HC83, 0x400f4553
 7015              	.set CYREG_UDB_DSI5_HC84, 0x400f4554
 7016              	.set CYREG_UDB_DSI5_HC85, 0x400f4555
 7017              	.set CYREG_UDB_DSI5_HC86, 0x400f4556
 7018              	.set CYREG_UDB_DSI5_HC87, 0x400f4557
 7019              	.set CYREG_UDB_DSI5_HC88, 0x400f4558
 7020              	.set CYREG_UDB_DSI5_HC89, 0x400f4559
 7021              	.set CYREG_UDB_DSI5_HC90, 0x400f455a
 7022              	.set CYREG_UDB_DSI5_HC91, 0x400f455b
 7023              	.set CYREG_UDB_DSI5_HC92, 0x400f455c
 7024              	.set CYREG_UDB_DSI5_HC93, 0x400f455d
 7025              	.set CYREG_UDB_DSI5_HC94, 0x400f455e
 7026              	.set CYREG_UDB_DSI5_HC95, 0x400f455f
 7027              	.set CYREG_UDB_DSI5_HC96, 0x400f4560
 7028              	.set CYREG_UDB_DSI5_HC97, 0x400f4561
 7029              	.set CYREG_UDB_DSI5_HC98, 0x400f4562
 7030              	.set CYREG_UDB_DSI5_HC99, 0x400f4563
 7031              	.set CYREG_UDB_DSI5_HC100, 0x400f4564
 7032              	.set CYREG_UDB_DSI5_HC101, 0x400f4565
 7033              	.set CYREG_UDB_DSI5_HC102, 0x400f4566
 7034              	.set CYREG_UDB_DSI5_HC103, 0x400f4567
 7035              	.set CYREG_UDB_DSI5_HC104, 0x400f4568
 7036              	.set CYREG_UDB_DSI5_HC105, 0x400f4569
 7037              	.set CYREG_UDB_DSI5_HC106, 0x400f456a
 7038              	.set CYREG_UDB_DSI5_HC107, 0x400f456b
 7039              	.set CYREG_UDB_DSI5_HC108, 0x400f456c
 7040              	.set CYREG_UDB_DSI5_HC109, 0x400f456d
 7041              	.set CYREG_UDB_DSI5_HC110, 0x400f456e
 7042              	.set CYREG_UDB_DSI5_HC111, 0x400f456f
 7043              	.set CYREG_UDB_DSI5_HC112, 0x400f4570
 7044              	.set CYREG_UDB_DSI5_HC113, 0x400f4571
 7045              	.set CYREG_UDB_DSI5_HC114, 0x400f4572
 7046              	.set CYREG_UDB_DSI5_HC115, 0x400f4573
 7047              	.set CYREG_UDB_DSI5_HC116, 0x400f4574
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 125


 7048              	.set CYREG_UDB_DSI5_HC117, 0x400f4575
 7049              	.set CYREG_UDB_DSI5_HC118, 0x400f4576
 7050              	.set CYREG_UDB_DSI5_HC119, 0x400f4577
 7051              	.set CYREG_UDB_DSI5_HC120, 0x400f4578
 7052              	.set CYREG_UDB_DSI5_HC121, 0x400f4579
 7053              	.set CYREG_UDB_DSI5_HC122, 0x400f457a
 7054              	.set CYREG_UDB_DSI5_HC123, 0x400f457b
 7055              	.set CYREG_UDB_DSI5_HC124, 0x400f457c
 7056              	.set CYREG_UDB_DSI5_HC125, 0x400f457d
 7057              	.set CYREG_UDB_DSI5_HC126, 0x400f457e
 7058              	.set CYREG_UDB_DSI5_HC127, 0x400f457f
 7059              	.set CYREG_UDB_DSI5_HV_L0, 0x400f4580
 7060              	.set CYREG_UDB_DSI5_HV_L1, 0x400f4581
 7061              	.set CYREG_UDB_DSI5_HV_L2, 0x400f4582
 7062              	.set CYREG_UDB_DSI5_HV_L3, 0x400f4583
 7063              	.set CYREG_UDB_DSI5_HV_L4, 0x400f4584
 7064              	.set CYREG_UDB_DSI5_HV_L5, 0x400f4585
 7065              	.set CYREG_UDB_DSI5_HV_L6, 0x400f4586
 7066              	.set CYREG_UDB_DSI5_HV_L7, 0x400f4587
 7067              	.set CYREG_UDB_DSI5_HV_L8, 0x400f4588
 7068              	.set CYREG_UDB_DSI5_HV_L9, 0x400f4589
 7069              	.set CYREG_UDB_DSI5_HV_L10, 0x400f458a
 7070              	.set CYREG_UDB_DSI5_HV_L11, 0x400f458b
 7071              	.set CYREG_UDB_DSI5_HV_L12, 0x400f458c
 7072              	.set CYREG_UDB_DSI5_HV_L13, 0x400f458d
 7073              	.set CYREG_UDB_DSI5_HV_L14, 0x400f458e
 7074              	.set CYREG_UDB_DSI5_HV_L15, 0x400f458f
 7075              	.set CYREG_UDB_DSI5_HS0, 0x400f4590
 7076              	.set CYREG_UDB_DSI5_HS1, 0x400f4591
 7077              	.set CYREG_UDB_DSI5_HS2, 0x400f4592
 7078              	.set CYREG_UDB_DSI5_HS3, 0x400f4593
 7079              	.set CYREG_UDB_DSI5_HS4, 0x400f4594
 7080              	.set CYREG_UDB_DSI5_HS5, 0x400f4595
 7081              	.set CYREG_UDB_DSI5_HS6, 0x400f4596
 7082              	.set CYREG_UDB_DSI5_HS7, 0x400f4597
 7083              	.set CYREG_UDB_DSI5_HS8, 0x400f4598
 7084              	.set CYREG_UDB_DSI5_HS9, 0x400f4599
 7085              	.set CYREG_UDB_DSI5_HS10, 0x400f459a
 7086              	.set CYREG_UDB_DSI5_HS11, 0x400f459b
 7087              	.set CYREG_UDB_DSI5_HS12, 0x400f459c
 7088              	.set CYREG_UDB_DSI5_HS13, 0x400f459d
 7089              	.set CYREG_UDB_DSI5_HS14, 0x400f459e
 7090              	.set CYREG_UDB_DSI5_HS15, 0x400f459f
 7091              	.set CYREG_UDB_DSI5_HS16, 0x400f45a0
 7092              	.set CYREG_UDB_DSI5_HS17, 0x400f45a1
 7093              	.set CYREG_UDB_DSI5_HS18, 0x400f45a2
 7094              	.set CYREG_UDB_DSI5_HS19, 0x400f45a3
 7095              	.set CYREG_UDB_DSI5_HS20, 0x400f45a4
 7096              	.set CYREG_UDB_DSI5_HS21, 0x400f45a5
 7097              	.set CYREG_UDB_DSI5_HS22, 0x400f45a6
 7098              	.set CYREG_UDB_DSI5_HS23, 0x400f45a7
 7099              	.set CYREG_UDB_DSI5_HV_R0, 0x400f45a8
 7100              	.set CYREG_UDB_DSI5_HV_R1, 0x400f45a9
 7101              	.set CYREG_UDB_DSI5_HV_R2, 0x400f45aa
 7102              	.set CYREG_UDB_DSI5_HV_R3, 0x400f45ab
 7103              	.set CYREG_UDB_DSI5_HV_R4, 0x400f45ac
 7104              	.set CYREG_UDB_DSI5_HV_R5, 0x400f45ad
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 126


 7105              	.set CYREG_UDB_DSI5_HV_R6, 0x400f45ae
 7106              	.set CYREG_UDB_DSI5_HV_R7, 0x400f45af
 7107              	.set CYREG_UDB_DSI5_HV_R8, 0x400f45b0
 7108              	.set CYREG_UDB_DSI5_HV_R9, 0x400f45b1
 7109              	.set CYREG_UDB_DSI5_HV_R10, 0x400f45b2
 7110              	.set CYREG_UDB_DSI5_HV_R11, 0x400f45b3
 7111              	.set CYREG_UDB_DSI5_HV_R12, 0x400f45b4
 7112              	.set CYREG_UDB_DSI5_HV_R13, 0x400f45b5
 7113              	.set CYREG_UDB_DSI5_HV_R14, 0x400f45b6
 7114              	.set CYREG_UDB_DSI5_HV_R15, 0x400f45b7
 7115              	.set CYREG_UDB_DSI5_DSIINP0, 0x400f45c0
 7116              	.set CYREG_UDB_DSI5_DSIINP1, 0x400f45c2
 7117              	.set CYREG_UDB_DSI5_DSIINP2, 0x400f45c4
 7118              	.set CYREG_UDB_DSI5_DSIINP3, 0x400f45c6
 7119              	.set CYREG_UDB_DSI5_DSIINP4, 0x400f45c8
 7120              	.set CYREG_UDB_DSI5_DSIINP5, 0x400f45ca
 7121              	.set CYREG_UDB_DSI5_DSIOUTP0, 0x400f45cc
 7122              	.set CYREG_UDB_DSI5_DSIOUTP1, 0x400f45ce
 7123              	.set CYREG_UDB_DSI5_DSIOUTP2, 0x400f45d0
 7124              	.set CYREG_UDB_DSI5_DSIOUTP3, 0x400f45d2
 7125              	.set CYREG_UDB_DSI5_DSIOUTT0, 0x400f45d4
 7126              	.set CYREG_UDB_DSI5_DSIOUTT1, 0x400f45d6
 7127              	.set CYREG_UDB_DSI5_DSIOUTT2, 0x400f45d8
 7128              	.set CYREG_UDB_DSI5_DSIOUTT3, 0x400f45da
 7129              	.set CYREG_UDB_DSI5_DSIOUTT4, 0x400f45dc
 7130              	.set CYREG_UDB_DSI5_DSIOUTT5, 0x400f45de
 7131              	.set CYREG_UDB_DSI5_VS0, 0x400f45e0
 7132              	.set CYREG_UDB_DSI5_VS1, 0x400f45e2
 7133              	.set CYREG_UDB_DSI5_VS2, 0x400f45e4
 7134              	.set CYREG_UDB_DSI5_VS3, 0x400f45e6
 7135              	.set CYREG_UDB_DSI5_VS4, 0x400f45e8
 7136              	.set CYREG_UDB_DSI5_VS5, 0x400f45ea
 7137              	.set CYREG_UDB_DSI5_VS6, 0x400f45ec
 7138              	.set CYREG_UDB_DSI5_VS7, 0x400f45ee
 7139              	.set CYDEV_UDB_DSI6_BASE, 0x400f4600
 7140              	.set CYDEV_UDB_DSI6_SIZE, 0x00000100
 7141              	.set CYREG_UDB_DSI6_HC0, 0x400f4600
 7142              	.set CYREG_UDB_DSI6_HC1, 0x400f4601
 7143              	.set CYREG_UDB_DSI6_HC2, 0x400f4602
 7144              	.set CYREG_UDB_DSI6_HC3, 0x400f4603
 7145              	.set CYREG_UDB_DSI6_HC4, 0x400f4604
 7146              	.set CYREG_UDB_DSI6_HC5, 0x400f4605
 7147              	.set CYREG_UDB_DSI6_HC6, 0x400f4606
 7148              	.set CYREG_UDB_DSI6_HC7, 0x400f4607
 7149              	.set CYREG_UDB_DSI6_HC8, 0x400f4608
 7150              	.set CYREG_UDB_DSI6_HC9, 0x400f4609
 7151              	.set CYREG_UDB_DSI6_HC10, 0x400f460a
 7152              	.set CYREG_UDB_DSI6_HC11, 0x400f460b
 7153              	.set CYREG_UDB_DSI6_HC12, 0x400f460c
 7154              	.set CYREG_UDB_DSI6_HC13, 0x400f460d
 7155              	.set CYREG_UDB_DSI6_HC14, 0x400f460e
 7156              	.set CYREG_UDB_DSI6_HC15, 0x400f460f
 7157              	.set CYREG_UDB_DSI6_HC16, 0x400f4610
 7158              	.set CYREG_UDB_DSI6_HC17, 0x400f4611
 7159              	.set CYREG_UDB_DSI6_HC18, 0x400f4612
 7160              	.set CYREG_UDB_DSI6_HC19, 0x400f4613
 7161              	.set CYREG_UDB_DSI6_HC20, 0x400f4614
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 127


 7162              	.set CYREG_UDB_DSI6_HC21, 0x400f4615
 7163              	.set CYREG_UDB_DSI6_HC22, 0x400f4616
 7164              	.set CYREG_UDB_DSI6_HC23, 0x400f4617
 7165              	.set CYREG_UDB_DSI6_HC24, 0x400f4618
 7166              	.set CYREG_UDB_DSI6_HC25, 0x400f4619
 7167              	.set CYREG_UDB_DSI6_HC26, 0x400f461a
 7168              	.set CYREG_UDB_DSI6_HC27, 0x400f461b
 7169              	.set CYREG_UDB_DSI6_HC28, 0x400f461c
 7170              	.set CYREG_UDB_DSI6_HC29, 0x400f461d
 7171              	.set CYREG_UDB_DSI6_HC30, 0x400f461e
 7172              	.set CYREG_UDB_DSI6_HC31, 0x400f461f
 7173              	.set CYREG_UDB_DSI6_HC32, 0x400f4620
 7174              	.set CYREG_UDB_DSI6_HC33, 0x400f4621
 7175              	.set CYREG_UDB_DSI6_HC34, 0x400f4622
 7176              	.set CYREG_UDB_DSI6_HC35, 0x400f4623
 7177              	.set CYREG_UDB_DSI6_HC36, 0x400f4624
 7178              	.set CYREG_UDB_DSI6_HC37, 0x400f4625
 7179              	.set CYREG_UDB_DSI6_HC38, 0x400f4626
 7180              	.set CYREG_UDB_DSI6_HC39, 0x400f4627
 7181              	.set CYREG_UDB_DSI6_HC40, 0x400f4628
 7182              	.set CYREG_UDB_DSI6_HC41, 0x400f4629
 7183              	.set CYREG_UDB_DSI6_HC42, 0x400f462a
 7184              	.set CYREG_UDB_DSI6_HC43, 0x400f462b
 7185              	.set CYREG_UDB_DSI6_HC44, 0x400f462c
 7186              	.set CYREG_UDB_DSI6_HC45, 0x400f462d
 7187              	.set CYREG_UDB_DSI6_HC46, 0x400f462e
 7188              	.set CYREG_UDB_DSI6_HC47, 0x400f462f
 7189              	.set CYREG_UDB_DSI6_HC48, 0x400f4630
 7190              	.set CYREG_UDB_DSI6_HC49, 0x400f4631
 7191              	.set CYREG_UDB_DSI6_HC50, 0x400f4632
 7192              	.set CYREG_UDB_DSI6_HC51, 0x400f4633
 7193              	.set CYREG_UDB_DSI6_HC52, 0x400f4634
 7194              	.set CYREG_UDB_DSI6_HC53, 0x400f4635
 7195              	.set CYREG_UDB_DSI6_HC54, 0x400f4636
 7196              	.set CYREG_UDB_DSI6_HC55, 0x400f4637
 7197              	.set CYREG_UDB_DSI6_HC56, 0x400f4638
 7198              	.set CYREG_UDB_DSI6_HC57, 0x400f4639
 7199              	.set CYREG_UDB_DSI6_HC58, 0x400f463a
 7200              	.set CYREG_UDB_DSI6_HC59, 0x400f463b
 7201              	.set CYREG_UDB_DSI6_HC60, 0x400f463c
 7202              	.set CYREG_UDB_DSI6_HC61, 0x400f463d
 7203              	.set CYREG_UDB_DSI6_HC62, 0x400f463e
 7204              	.set CYREG_UDB_DSI6_HC63, 0x400f463f
 7205              	.set CYREG_UDB_DSI6_HC64, 0x400f4640
 7206              	.set CYREG_UDB_DSI6_HC65, 0x400f4641
 7207              	.set CYREG_UDB_DSI6_HC66, 0x400f4642
 7208              	.set CYREG_UDB_DSI6_HC67, 0x400f4643
 7209              	.set CYREG_UDB_DSI6_HC68, 0x400f4644
 7210              	.set CYREG_UDB_DSI6_HC69, 0x400f4645
 7211              	.set CYREG_UDB_DSI6_HC70, 0x400f4646
 7212              	.set CYREG_UDB_DSI6_HC71, 0x400f4647
 7213              	.set CYREG_UDB_DSI6_HC72, 0x400f4648
 7214              	.set CYREG_UDB_DSI6_HC73, 0x400f4649
 7215              	.set CYREG_UDB_DSI6_HC74, 0x400f464a
 7216              	.set CYREG_UDB_DSI6_HC75, 0x400f464b
 7217              	.set CYREG_UDB_DSI6_HC76, 0x400f464c
 7218              	.set CYREG_UDB_DSI6_HC77, 0x400f464d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 128


 7219              	.set CYREG_UDB_DSI6_HC78, 0x400f464e
 7220              	.set CYREG_UDB_DSI6_HC79, 0x400f464f
 7221              	.set CYREG_UDB_DSI6_HC80, 0x400f4650
 7222              	.set CYREG_UDB_DSI6_HC81, 0x400f4651
 7223              	.set CYREG_UDB_DSI6_HC82, 0x400f4652
 7224              	.set CYREG_UDB_DSI6_HC83, 0x400f4653
 7225              	.set CYREG_UDB_DSI6_HC84, 0x400f4654
 7226              	.set CYREG_UDB_DSI6_HC85, 0x400f4655
 7227              	.set CYREG_UDB_DSI6_HC86, 0x400f4656
 7228              	.set CYREG_UDB_DSI6_HC87, 0x400f4657
 7229              	.set CYREG_UDB_DSI6_HC88, 0x400f4658
 7230              	.set CYREG_UDB_DSI6_HC89, 0x400f4659
 7231              	.set CYREG_UDB_DSI6_HC90, 0x400f465a
 7232              	.set CYREG_UDB_DSI6_HC91, 0x400f465b
 7233              	.set CYREG_UDB_DSI6_HC92, 0x400f465c
 7234              	.set CYREG_UDB_DSI6_HC93, 0x400f465d
 7235              	.set CYREG_UDB_DSI6_HC94, 0x400f465e
 7236              	.set CYREG_UDB_DSI6_HC95, 0x400f465f
 7237              	.set CYREG_UDB_DSI6_HC96, 0x400f4660
 7238              	.set CYREG_UDB_DSI6_HC97, 0x400f4661
 7239              	.set CYREG_UDB_DSI6_HC98, 0x400f4662
 7240              	.set CYREG_UDB_DSI6_HC99, 0x400f4663
 7241              	.set CYREG_UDB_DSI6_HC100, 0x400f4664
 7242              	.set CYREG_UDB_DSI6_HC101, 0x400f4665
 7243              	.set CYREG_UDB_DSI6_HC102, 0x400f4666
 7244              	.set CYREG_UDB_DSI6_HC103, 0x400f4667
 7245              	.set CYREG_UDB_DSI6_HC104, 0x400f4668
 7246              	.set CYREG_UDB_DSI6_HC105, 0x400f4669
 7247              	.set CYREG_UDB_DSI6_HC106, 0x400f466a
 7248              	.set CYREG_UDB_DSI6_HC107, 0x400f466b
 7249              	.set CYREG_UDB_DSI6_HC108, 0x400f466c
 7250              	.set CYREG_UDB_DSI6_HC109, 0x400f466d
 7251              	.set CYREG_UDB_DSI6_HC110, 0x400f466e
 7252              	.set CYREG_UDB_DSI6_HC111, 0x400f466f
 7253              	.set CYREG_UDB_DSI6_HC112, 0x400f4670
 7254              	.set CYREG_UDB_DSI6_HC113, 0x400f4671
 7255              	.set CYREG_UDB_DSI6_HC114, 0x400f4672
 7256              	.set CYREG_UDB_DSI6_HC115, 0x400f4673
 7257              	.set CYREG_UDB_DSI6_HC116, 0x400f4674
 7258              	.set CYREG_UDB_DSI6_HC117, 0x400f4675
 7259              	.set CYREG_UDB_DSI6_HC118, 0x400f4676
 7260              	.set CYREG_UDB_DSI6_HC119, 0x400f4677
 7261              	.set CYREG_UDB_DSI6_HC120, 0x400f4678
 7262              	.set CYREG_UDB_DSI6_HC121, 0x400f4679
 7263              	.set CYREG_UDB_DSI6_HC122, 0x400f467a
 7264              	.set CYREG_UDB_DSI6_HC123, 0x400f467b
 7265              	.set CYREG_UDB_DSI6_HC124, 0x400f467c
 7266              	.set CYREG_UDB_DSI6_HC125, 0x400f467d
 7267              	.set CYREG_UDB_DSI6_HC126, 0x400f467e
 7268              	.set CYREG_UDB_DSI6_HC127, 0x400f467f
 7269              	.set CYREG_UDB_DSI6_HV_L0, 0x400f4680
 7270              	.set CYREG_UDB_DSI6_HV_L1, 0x400f4681
 7271              	.set CYREG_UDB_DSI6_HV_L2, 0x400f4682
 7272              	.set CYREG_UDB_DSI6_HV_L3, 0x400f4683
 7273              	.set CYREG_UDB_DSI6_HV_L4, 0x400f4684
 7274              	.set CYREG_UDB_DSI6_HV_L5, 0x400f4685
 7275              	.set CYREG_UDB_DSI6_HV_L6, 0x400f4686
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 129


 7276              	.set CYREG_UDB_DSI6_HV_L7, 0x400f4687
 7277              	.set CYREG_UDB_DSI6_HV_L8, 0x400f4688
 7278              	.set CYREG_UDB_DSI6_HV_L9, 0x400f4689
 7279              	.set CYREG_UDB_DSI6_HV_L10, 0x400f468a
 7280              	.set CYREG_UDB_DSI6_HV_L11, 0x400f468b
 7281              	.set CYREG_UDB_DSI6_HV_L12, 0x400f468c
 7282              	.set CYREG_UDB_DSI6_HV_L13, 0x400f468d
 7283              	.set CYREG_UDB_DSI6_HV_L14, 0x400f468e
 7284              	.set CYREG_UDB_DSI6_HV_L15, 0x400f468f
 7285              	.set CYREG_UDB_DSI6_HS0, 0x400f4690
 7286              	.set CYREG_UDB_DSI6_HS1, 0x400f4691
 7287              	.set CYREG_UDB_DSI6_HS2, 0x400f4692
 7288              	.set CYREG_UDB_DSI6_HS3, 0x400f4693
 7289              	.set CYREG_UDB_DSI6_HS4, 0x400f4694
 7290              	.set CYREG_UDB_DSI6_HS5, 0x400f4695
 7291              	.set CYREG_UDB_DSI6_HS6, 0x400f4696
 7292              	.set CYREG_UDB_DSI6_HS7, 0x400f4697
 7293              	.set CYREG_UDB_DSI6_HS8, 0x400f4698
 7294              	.set CYREG_UDB_DSI6_HS9, 0x400f4699
 7295              	.set CYREG_UDB_DSI6_HS10, 0x400f469a
 7296              	.set CYREG_UDB_DSI6_HS11, 0x400f469b
 7297              	.set CYREG_UDB_DSI6_HS12, 0x400f469c
 7298              	.set CYREG_UDB_DSI6_HS13, 0x400f469d
 7299              	.set CYREG_UDB_DSI6_HS14, 0x400f469e
 7300              	.set CYREG_UDB_DSI6_HS15, 0x400f469f
 7301              	.set CYREG_UDB_DSI6_HS16, 0x400f46a0
 7302              	.set CYREG_UDB_DSI6_HS17, 0x400f46a1
 7303              	.set CYREG_UDB_DSI6_HS18, 0x400f46a2
 7304              	.set CYREG_UDB_DSI6_HS19, 0x400f46a3
 7305              	.set CYREG_UDB_DSI6_HS20, 0x400f46a4
 7306              	.set CYREG_UDB_DSI6_HS21, 0x400f46a5
 7307              	.set CYREG_UDB_DSI6_HS22, 0x400f46a6
 7308              	.set CYREG_UDB_DSI6_HS23, 0x400f46a7
 7309              	.set CYREG_UDB_DSI6_HV_R0, 0x400f46a8
 7310              	.set CYREG_UDB_DSI6_HV_R1, 0x400f46a9
 7311              	.set CYREG_UDB_DSI6_HV_R2, 0x400f46aa
 7312              	.set CYREG_UDB_DSI6_HV_R3, 0x400f46ab
 7313              	.set CYREG_UDB_DSI6_HV_R4, 0x400f46ac
 7314              	.set CYREG_UDB_DSI6_HV_R5, 0x400f46ad
 7315              	.set CYREG_UDB_DSI6_HV_R6, 0x400f46ae
 7316              	.set CYREG_UDB_DSI6_HV_R7, 0x400f46af
 7317              	.set CYREG_UDB_DSI6_HV_R8, 0x400f46b0
 7318              	.set CYREG_UDB_DSI6_HV_R9, 0x400f46b1
 7319              	.set CYREG_UDB_DSI6_HV_R10, 0x400f46b2
 7320              	.set CYREG_UDB_DSI6_HV_R11, 0x400f46b3
 7321              	.set CYREG_UDB_DSI6_HV_R12, 0x400f46b4
 7322              	.set CYREG_UDB_DSI6_HV_R13, 0x400f46b5
 7323              	.set CYREG_UDB_DSI6_HV_R14, 0x400f46b6
 7324              	.set CYREG_UDB_DSI6_HV_R15, 0x400f46b7
 7325              	.set CYREG_UDB_DSI6_DSIINP0, 0x400f46c0
 7326              	.set CYREG_UDB_DSI6_DSIINP1, 0x400f46c2
 7327              	.set CYREG_UDB_DSI6_DSIINP2, 0x400f46c4
 7328              	.set CYREG_UDB_DSI6_DSIINP3, 0x400f46c6
 7329              	.set CYREG_UDB_DSI6_DSIINP4, 0x400f46c8
 7330              	.set CYREG_UDB_DSI6_DSIINP5, 0x400f46ca
 7331              	.set CYREG_UDB_DSI6_DSIOUTP0, 0x400f46cc
 7332              	.set CYREG_UDB_DSI6_DSIOUTP1, 0x400f46ce
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 130


 7333              	.set CYREG_UDB_DSI6_DSIOUTP2, 0x400f46d0
 7334              	.set CYREG_UDB_DSI6_DSIOUTP3, 0x400f46d2
 7335              	.set CYREG_UDB_DSI6_DSIOUTT0, 0x400f46d4
 7336              	.set CYREG_UDB_DSI6_DSIOUTT1, 0x400f46d6
 7337              	.set CYREG_UDB_DSI6_DSIOUTT2, 0x400f46d8
 7338              	.set CYREG_UDB_DSI6_DSIOUTT3, 0x400f46da
 7339              	.set CYREG_UDB_DSI6_DSIOUTT4, 0x400f46dc
 7340              	.set CYREG_UDB_DSI6_DSIOUTT5, 0x400f46de
 7341              	.set CYREG_UDB_DSI6_VS0, 0x400f46e0
 7342              	.set CYREG_UDB_DSI6_VS1, 0x400f46e2
 7343              	.set CYREG_UDB_DSI6_VS2, 0x400f46e4
 7344              	.set CYREG_UDB_DSI6_VS3, 0x400f46e6
 7345              	.set CYREG_UDB_DSI6_VS4, 0x400f46e8
 7346              	.set CYREG_UDB_DSI6_VS5, 0x400f46ea
 7347              	.set CYREG_UDB_DSI6_VS6, 0x400f46ec
 7348              	.set CYREG_UDB_DSI6_VS7, 0x400f46ee
 7349              	.set CYDEV_UDB_DSI7_BASE, 0x400f4700
 7350              	.set CYDEV_UDB_DSI7_SIZE, 0x00000100
 7351              	.set CYREG_UDB_DSI7_HC0, 0x400f4700
 7352              	.set CYREG_UDB_DSI7_HC1, 0x400f4701
 7353              	.set CYREG_UDB_DSI7_HC2, 0x400f4702
 7354              	.set CYREG_UDB_DSI7_HC3, 0x400f4703
 7355              	.set CYREG_UDB_DSI7_HC4, 0x400f4704
 7356              	.set CYREG_UDB_DSI7_HC5, 0x400f4705
 7357              	.set CYREG_UDB_DSI7_HC6, 0x400f4706
 7358              	.set CYREG_UDB_DSI7_HC7, 0x400f4707
 7359              	.set CYREG_UDB_DSI7_HC8, 0x400f4708
 7360              	.set CYREG_UDB_DSI7_HC9, 0x400f4709
 7361              	.set CYREG_UDB_DSI7_HC10, 0x400f470a
 7362              	.set CYREG_UDB_DSI7_HC11, 0x400f470b
 7363              	.set CYREG_UDB_DSI7_HC12, 0x400f470c
 7364              	.set CYREG_UDB_DSI7_HC13, 0x400f470d
 7365              	.set CYREG_UDB_DSI7_HC14, 0x400f470e
 7366              	.set CYREG_UDB_DSI7_HC15, 0x400f470f
 7367              	.set CYREG_UDB_DSI7_HC16, 0x400f4710
 7368              	.set CYREG_UDB_DSI7_HC17, 0x400f4711
 7369              	.set CYREG_UDB_DSI7_HC18, 0x400f4712
 7370              	.set CYREG_UDB_DSI7_HC19, 0x400f4713
 7371              	.set CYREG_UDB_DSI7_HC20, 0x400f4714
 7372              	.set CYREG_UDB_DSI7_HC21, 0x400f4715
 7373              	.set CYREG_UDB_DSI7_HC22, 0x400f4716
 7374              	.set CYREG_UDB_DSI7_HC23, 0x400f4717
 7375              	.set CYREG_UDB_DSI7_HC24, 0x400f4718
 7376              	.set CYREG_UDB_DSI7_HC25, 0x400f4719
 7377              	.set CYREG_UDB_DSI7_HC26, 0x400f471a
 7378              	.set CYREG_UDB_DSI7_HC27, 0x400f471b
 7379              	.set CYREG_UDB_DSI7_HC28, 0x400f471c
 7380              	.set CYREG_UDB_DSI7_HC29, 0x400f471d
 7381              	.set CYREG_UDB_DSI7_HC30, 0x400f471e
 7382              	.set CYREG_UDB_DSI7_HC31, 0x400f471f
 7383              	.set CYREG_UDB_DSI7_HC32, 0x400f4720
 7384              	.set CYREG_UDB_DSI7_HC33, 0x400f4721
 7385              	.set CYREG_UDB_DSI7_HC34, 0x400f4722
 7386              	.set CYREG_UDB_DSI7_HC35, 0x400f4723
 7387              	.set CYREG_UDB_DSI7_HC36, 0x400f4724
 7388              	.set CYREG_UDB_DSI7_HC37, 0x400f4725
 7389              	.set CYREG_UDB_DSI7_HC38, 0x400f4726
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 131


 7390              	.set CYREG_UDB_DSI7_HC39, 0x400f4727
 7391              	.set CYREG_UDB_DSI7_HC40, 0x400f4728
 7392              	.set CYREG_UDB_DSI7_HC41, 0x400f4729
 7393              	.set CYREG_UDB_DSI7_HC42, 0x400f472a
 7394              	.set CYREG_UDB_DSI7_HC43, 0x400f472b
 7395              	.set CYREG_UDB_DSI7_HC44, 0x400f472c
 7396              	.set CYREG_UDB_DSI7_HC45, 0x400f472d
 7397              	.set CYREG_UDB_DSI7_HC46, 0x400f472e
 7398              	.set CYREG_UDB_DSI7_HC47, 0x400f472f
 7399              	.set CYREG_UDB_DSI7_HC48, 0x400f4730
 7400              	.set CYREG_UDB_DSI7_HC49, 0x400f4731
 7401              	.set CYREG_UDB_DSI7_HC50, 0x400f4732
 7402              	.set CYREG_UDB_DSI7_HC51, 0x400f4733
 7403              	.set CYREG_UDB_DSI7_HC52, 0x400f4734
 7404              	.set CYREG_UDB_DSI7_HC53, 0x400f4735
 7405              	.set CYREG_UDB_DSI7_HC54, 0x400f4736
 7406              	.set CYREG_UDB_DSI7_HC55, 0x400f4737
 7407              	.set CYREG_UDB_DSI7_HC56, 0x400f4738
 7408              	.set CYREG_UDB_DSI7_HC57, 0x400f4739
 7409              	.set CYREG_UDB_DSI7_HC58, 0x400f473a
 7410              	.set CYREG_UDB_DSI7_HC59, 0x400f473b
 7411              	.set CYREG_UDB_DSI7_HC60, 0x400f473c
 7412              	.set CYREG_UDB_DSI7_HC61, 0x400f473d
 7413              	.set CYREG_UDB_DSI7_HC62, 0x400f473e
 7414              	.set CYREG_UDB_DSI7_HC63, 0x400f473f
 7415              	.set CYREG_UDB_DSI7_HC64, 0x400f4740
 7416              	.set CYREG_UDB_DSI7_HC65, 0x400f4741
 7417              	.set CYREG_UDB_DSI7_HC66, 0x400f4742
 7418              	.set CYREG_UDB_DSI7_HC67, 0x400f4743
 7419              	.set CYREG_UDB_DSI7_HC68, 0x400f4744
 7420              	.set CYREG_UDB_DSI7_HC69, 0x400f4745
 7421              	.set CYREG_UDB_DSI7_HC70, 0x400f4746
 7422              	.set CYREG_UDB_DSI7_HC71, 0x400f4747
 7423              	.set CYREG_UDB_DSI7_HC72, 0x400f4748
 7424              	.set CYREG_UDB_DSI7_HC73, 0x400f4749
 7425              	.set CYREG_UDB_DSI7_HC74, 0x400f474a
 7426              	.set CYREG_UDB_DSI7_HC75, 0x400f474b
 7427              	.set CYREG_UDB_DSI7_HC76, 0x400f474c
 7428              	.set CYREG_UDB_DSI7_HC77, 0x400f474d
 7429              	.set CYREG_UDB_DSI7_HC78, 0x400f474e
 7430              	.set CYREG_UDB_DSI7_HC79, 0x400f474f
 7431              	.set CYREG_UDB_DSI7_HC80, 0x400f4750
 7432              	.set CYREG_UDB_DSI7_HC81, 0x400f4751
 7433              	.set CYREG_UDB_DSI7_HC82, 0x400f4752
 7434              	.set CYREG_UDB_DSI7_HC83, 0x400f4753
 7435              	.set CYREG_UDB_DSI7_HC84, 0x400f4754
 7436              	.set CYREG_UDB_DSI7_HC85, 0x400f4755
 7437              	.set CYREG_UDB_DSI7_HC86, 0x400f4756
 7438              	.set CYREG_UDB_DSI7_HC87, 0x400f4757
 7439              	.set CYREG_UDB_DSI7_HC88, 0x400f4758
 7440              	.set CYREG_UDB_DSI7_HC89, 0x400f4759
 7441              	.set CYREG_UDB_DSI7_HC90, 0x400f475a
 7442              	.set CYREG_UDB_DSI7_HC91, 0x400f475b
 7443              	.set CYREG_UDB_DSI7_HC92, 0x400f475c
 7444              	.set CYREG_UDB_DSI7_HC93, 0x400f475d
 7445              	.set CYREG_UDB_DSI7_HC94, 0x400f475e
 7446              	.set CYREG_UDB_DSI7_HC95, 0x400f475f
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 132


 7447              	.set CYREG_UDB_DSI7_HC96, 0x400f4760
 7448              	.set CYREG_UDB_DSI7_HC97, 0x400f4761
 7449              	.set CYREG_UDB_DSI7_HC98, 0x400f4762
 7450              	.set CYREG_UDB_DSI7_HC99, 0x400f4763
 7451              	.set CYREG_UDB_DSI7_HC100, 0x400f4764
 7452              	.set CYREG_UDB_DSI7_HC101, 0x400f4765
 7453              	.set CYREG_UDB_DSI7_HC102, 0x400f4766
 7454              	.set CYREG_UDB_DSI7_HC103, 0x400f4767
 7455              	.set CYREG_UDB_DSI7_HC104, 0x400f4768
 7456              	.set CYREG_UDB_DSI7_HC105, 0x400f4769
 7457              	.set CYREG_UDB_DSI7_HC106, 0x400f476a
 7458              	.set CYREG_UDB_DSI7_HC107, 0x400f476b
 7459              	.set CYREG_UDB_DSI7_HC108, 0x400f476c
 7460              	.set CYREG_UDB_DSI7_HC109, 0x400f476d
 7461              	.set CYREG_UDB_DSI7_HC110, 0x400f476e
 7462              	.set CYREG_UDB_DSI7_HC111, 0x400f476f
 7463              	.set CYREG_UDB_DSI7_HC112, 0x400f4770
 7464              	.set CYREG_UDB_DSI7_HC113, 0x400f4771
 7465              	.set CYREG_UDB_DSI7_HC114, 0x400f4772
 7466              	.set CYREG_UDB_DSI7_HC115, 0x400f4773
 7467              	.set CYREG_UDB_DSI7_HC116, 0x400f4774
 7468              	.set CYREG_UDB_DSI7_HC117, 0x400f4775
 7469              	.set CYREG_UDB_DSI7_HC118, 0x400f4776
 7470              	.set CYREG_UDB_DSI7_HC119, 0x400f4777
 7471              	.set CYREG_UDB_DSI7_HC120, 0x400f4778
 7472              	.set CYREG_UDB_DSI7_HC121, 0x400f4779
 7473              	.set CYREG_UDB_DSI7_HC122, 0x400f477a
 7474              	.set CYREG_UDB_DSI7_HC123, 0x400f477b
 7475              	.set CYREG_UDB_DSI7_HC124, 0x400f477c
 7476              	.set CYREG_UDB_DSI7_HC125, 0x400f477d
 7477              	.set CYREG_UDB_DSI7_HC126, 0x400f477e
 7478              	.set CYREG_UDB_DSI7_HC127, 0x400f477f
 7479              	.set CYREG_UDB_DSI7_HV_L0, 0x400f4780
 7480              	.set CYREG_UDB_DSI7_HV_L1, 0x400f4781
 7481              	.set CYREG_UDB_DSI7_HV_L2, 0x400f4782
 7482              	.set CYREG_UDB_DSI7_HV_L3, 0x400f4783
 7483              	.set CYREG_UDB_DSI7_HV_L4, 0x400f4784
 7484              	.set CYREG_UDB_DSI7_HV_L5, 0x400f4785
 7485              	.set CYREG_UDB_DSI7_HV_L6, 0x400f4786
 7486              	.set CYREG_UDB_DSI7_HV_L7, 0x400f4787
 7487              	.set CYREG_UDB_DSI7_HV_L8, 0x400f4788
 7488              	.set CYREG_UDB_DSI7_HV_L9, 0x400f4789
 7489              	.set CYREG_UDB_DSI7_HV_L10, 0x400f478a
 7490              	.set CYREG_UDB_DSI7_HV_L11, 0x400f478b
 7491              	.set CYREG_UDB_DSI7_HV_L12, 0x400f478c
 7492              	.set CYREG_UDB_DSI7_HV_L13, 0x400f478d
 7493              	.set CYREG_UDB_DSI7_HV_L14, 0x400f478e
 7494              	.set CYREG_UDB_DSI7_HV_L15, 0x400f478f
 7495              	.set CYREG_UDB_DSI7_HS0, 0x400f4790
 7496              	.set CYREG_UDB_DSI7_HS1, 0x400f4791
 7497              	.set CYREG_UDB_DSI7_HS2, 0x400f4792
 7498              	.set CYREG_UDB_DSI7_HS3, 0x400f4793
 7499              	.set CYREG_UDB_DSI7_HS4, 0x400f4794
 7500              	.set CYREG_UDB_DSI7_HS5, 0x400f4795
 7501              	.set CYREG_UDB_DSI7_HS6, 0x400f4796
 7502              	.set CYREG_UDB_DSI7_HS7, 0x400f4797
 7503              	.set CYREG_UDB_DSI7_HS8, 0x400f4798
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 133


 7504              	.set CYREG_UDB_DSI7_HS9, 0x400f4799
 7505              	.set CYREG_UDB_DSI7_HS10, 0x400f479a
 7506              	.set CYREG_UDB_DSI7_HS11, 0x400f479b
 7507              	.set CYREG_UDB_DSI7_HS12, 0x400f479c
 7508              	.set CYREG_UDB_DSI7_HS13, 0x400f479d
 7509              	.set CYREG_UDB_DSI7_HS14, 0x400f479e
 7510              	.set CYREG_UDB_DSI7_HS15, 0x400f479f
 7511              	.set CYREG_UDB_DSI7_HS16, 0x400f47a0
 7512              	.set CYREG_UDB_DSI7_HS17, 0x400f47a1
 7513              	.set CYREG_UDB_DSI7_HS18, 0x400f47a2
 7514              	.set CYREG_UDB_DSI7_HS19, 0x400f47a3
 7515              	.set CYREG_UDB_DSI7_HS20, 0x400f47a4
 7516              	.set CYREG_UDB_DSI7_HS21, 0x400f47a5
 7517              	.set CYREG_UDB_DSI7_HS22, 0x400f47a6
 7518              	.set CYREG_UDB_DSI7_HS23, 0x400f47a7
 7519              	.set CYREG_UDB_DSI7_HV_R0, 0x400f47a8
 7520              	.set CYREG_UDB_DSI7_HV_R1, 0x400f47a9
 7521              	.set CYREG_UDB_DSI7_HV_R2, 0x400f47aa
 7522              	.set CYREG_UDB_DSI7_HV_R3, 0x400f47ab
 7523              	.set CYREG_UDB_DSI7_HV_R4, 0x400f47ac
 7524              	.set CYREG_UDB_DSI7_HV_R5, 0x400f47ad
 7525              	.set CYREG_UDB_DSI7_HV_R6, 0x400f47ae
 7526              	.set CYREG_UDB_DSI7_HV_R7, 0x400f47af
 7527              	.set CYREG_UDB_DSI7_HV_R8, 0x400f47b0
 7528              	.set CYREG_UDB_DSI7_HV_R9, 0x400f47b1
 7529              	.set CYREG_UDB_DSI7_HV_R10, 0x400f47b2
 7530              	.set CYREG_UDB_DSI7_HV_R11, 0x400f47b3
 7531              	.set CYREG_UDB_DSI7_HV_R12, 0x400f47b4
 7532              	.set CYREG_UDB_DSI7_HV_R13, 0x400f47b5
 7533              	.set CYREG_UDB_DSI7_HV_R14, 0x400f47b6
 7534              	.set CYREG_UDB_DSI7_HV_R15, 0x400f47b7
 7535              	.set CYREG_UDB_DSI7_DSIINP0, 0x400f47c0
 7536              	.set CYREG_UDB_DSI7_DSIINP1, 0x400f47c2
 7537              	.set CYREG_UDB_DSI7_DSIINP2, 0x400f47c4
 7538              	.set CYREG_UDB_DSI7_DSIINP3, 0x400f47c6
 7539              	.set CYREG_UDB_DSI7_DSIINP4, 0x400f47c8
 7540              	.set CYREG_UDB_DSI7_DSIINP5, 0x400f47ca
 7541              	.set CYREG_UDB_DSI7_DSIOUTP0, 0x400f47cc
 7542              	.set CYREG_UDB_DSI7_DSIOUTP1, 0x400f47ce
 7543              	.set CYREG_UDB_DSI7_DSIOUTP2, 0x400f47d0
 7544              	.set CYREG_UDB_DSI7_DSIOUTP3, 0x400f47d2
 7545              	.set CYREG_UDB_DSI7_DSIOUTT0, 0x400f47d4
 7546              	.set CYREG_UDB_DSI7_DSIOUTT1, 0x400f47d6
 7547              	.set CYREG_UDB_DSI7_DSIOUTT2, 0x400f47d8
 7548              	.set CYREG_UDB_DSI7_DSIOUTT3, 0x400f47da
 7549              	.set CYREG_UDB_DSI7_DSIOUTT4, 0x400f47dc
 7550              	.set CYREG_UDB_DSI7_DSIOUTT5, 0x400f47de
 7551              	.set CYREG_UDB_DSI7_VS0, 0x400f47e0
 7552              	.set CYREG_UDB_DSI7_VS1, 0x400f47e2
 7553              	.set CYREG_UDB_DSI7_VS2, 0x400f47e4
 7554              	.set CYREG_UDB_DSI7_VS3, 0x400f47e6
 7555              	.set CYREG_UDB_DSI7_VS4, 0x400f47e8
 7556              	.set CYREG_UDB_DSI7_VS5, 0x400f47ea
 7557              	.set CYREG_UDB_DSI7_VS6, 0x400f47ec
 7558              	.set CYREG_UDB_DSI7_VS7, 0x400f47ee
 7559              	.set CYDEV_UDB_PA0_BASE, 0x400f5000
 7560              	.set CYDEV_UDB_PA0_SIZE, 0x00000010
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 134


 7561              	.set CYREG_UDB_PA0_CFG0, 0x400f5000
 7562              	.set CYFLD_UDB_PA_CLKIN_EN_SEL__OFFSET, 0x00000000
 7563              	.set CYFLD_UDB_PA_CLKIN_EN_SEL__SIZE, 0x00000002
 7564              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_PIN_RC, 0x00000000
 7565              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_0, 0x00000001
 7566              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_1, 0x00000002
 7567              	.set CYVAL_UDB_PA_CLKIN_EN_SEL_DSI_RC_2, 0x00000003
 7568              	.set CYFLD_UDB_PA_CLKIN_EN_MODE__OFFSET, 0x00000002
 7569              	.set CYFLD_UDB_PA_CLKIN_EN_MODE__SIZE, 0x00000002
 7570              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_OFF, 0x00000000
 7571              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_ON, 0x00000001
 7572              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_POSEDGE, 0x00000002
 7573              	.set CYVAL_UDB_PA_CLKIN_EN_MODE_LEVEL, 0x00000003
 7574              	.set CYFLD_UDB_PA_CLKIN_EN_INV__OFFSET, 0x00000004
 7575              	.set CYFLD_UDB_PA_CLKIN_EN_INV__SIZE, 0x00000001
 7576              	.set CYVAL_UDB_PA_CLKIN_EN_INV_NOINV, 0x00000000
 7577              	.set CYVAL_UDB_PA_CLKIN_EN_INV_INV, 0x00000001
 7578              	.set CYFLD_UDB_PA_CLKIN_INV__OFFSET, 0x00000005
 7579              	.set CYFLD_UDB_PA_CLKIN_INV__SIZE, 0x00000001
 7580              	.set CYVAL_UDB_PA_CLKIN_INV_NOINV, 0x00000000
 7581              	.set CYVAL_UDB_PA_CLKIN_INV_INV, 0x00000001
 7582              	.set CYFLD_UDB_PA_NC__OFFSET, 0x00000006
 7583              	.set CYFLD_UDB_PA_NC__SIZE, 0x00000002
 7584              	.set CYREG_UDB_PA0_CFG1, 0x400f5001
 7585              	.set CYFLD_UDB_PA_CLKOUT_EN_SEL__OFFSET, 0x00000000
 7586              	.set CYFLD_UDB_PA_CLKOUT_EN_SEL__SIZE, 0x00000002
 7587              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_PIN_RC, 0x00000000
 7588              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_0, 0x00000001
 7589              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_1, 0x00000002
 7590              	.set CYVAL_UDB_PA_CLKOUT_EN_SEL_DSI_RC_2, 0x00000003
 7591              	.set CYFLD_UDB_PA_CLKOUT_EN_MODE__OFFSET, 0x00000002
 7592              	.set CYFLD_UDB_PA_CLKOUT_EN_MODE__SIZE, 0x00000002
 7593              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_OFF, 0x00000000
 7594              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_ON, 0x00000001
 7595              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_POSEDGE, 0x00000002
 7596              	.set CYVAL_UDB_PA_CLKOUT_EN_MODE_LEVEL, 0x00000003
 7597              	.set CYFLD_UDB_PA_CLKOUT_EN_INV__OFFSET, 0x00000004
 7598              	.set CYFLD_UDB_PA_CLKOUT_EN_INV__SIZE, 0x00000001
 7599              	.set CYVAL_UDB_PA_CLKOUT_EN_INV_NOINV, 0x00000000
 7600              	.set CYVAL_UDB_PA_CLKOUT_EN_INV_INV, 0x00000001
 7601              	.set CYFLD_UDB_PA_CLKOUT_INV__OFFSET, 0x00000005
 7602              	.set CYFLD_UDB_PA_CLKOUT_INV__SIZE, 0x00000001
 7603              	.set CYVAL_UDB_PA_CLKOUT_INV_NOINV, 0x00000000
 7604              	.set CYVAL_UDB_PA_CLKOUT_INV_INV, 0x00000001
 7605              	.set CYREG_UDB_PA0_CFG2, 0x400f5002
 7606              	.set CYFLD_UDB_PA_CLKIN_SEL__OFFSET, 0x00000000
 7607              	.set CYFLD_UDB_PA_CLKIN_SEL__SIZE, 0x00000004
 7608              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK0, 0x00000000
 7609              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK1, 0x00000001
 7610              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK2, 0x00000002
 7611              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK3, 0x00000003
 7612              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK4, 0x00000004
 7613              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK5, 0x00000005
 7614              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK6, 0x00000006
 7615              	.set CYVAL_UDB_PA_CLKIN_SEL_GCLK7, 0x00000007
 7616              	.set CYVAL_UDB_PA_CLKIN_SEL_BUS_CLK_APP, 0x00000009
 7617              	.set CYVAL_UDB_PA_CLKIN_SEL_PIN_RC, 0x0000000c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 135


 7618              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_0, 0x0000000d
 7619              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_1, 0x0000000e
 7620              	.set CYVAL_UDB_PA_CLKIN_SEL_DSI_RC_2, 0x0000000f
 7621              	.set CYFLD_UDB_PA_CLKOUT_SEL__OFFSET, 0x00000004
 7622              	.set CYFLD_UDB_PA_CLKOUT_SEL__SIZE, 0x00000004
 7623              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK0, 0x00000000
 7624              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK1, 0x00000001
 7625              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK2, 0x00000002
 7626              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK3, 0x00000003
 7627              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK4, 0x00000004
 7628              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK5, 0x00000005
 7629              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK6, 0x00000006
 7630              	.set CYVAL_UDB_PA_CLKOUT_SEL_GCLK7, 0x00000007
 7631              	.set CYVAL_UDB_PA_CLKOUT_SEL_BUS_CLK_APP, 0x00000009
 7632              	.set CYVAL_UDB_PA_CLKOUT_SEL_PIN_RC, 0x0000000c
 7633              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_0, 0x0000000d
 7634              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_1, 0x0000000e
 7635              	.set CYVAL_UDB_PA_CLKOUT_SEL_DSI_RC_2, 0x0000000f
 7636              	.set CYREG_UDB_PA0_CFG3, 0x400f5003
 7637              	.set CYFLD_UDB_PA_RES_IN_SEL__OFFSET, 0x00000000
 7638              	.set CYFLD_UDB_PA_RES_IN_SEL__SIZE, 0x00000002
 7639              	.set CYVAL_UDB_PA_RES_IN_SEL_PIN_RC, 0x00000000
 7640              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_0, 0x00000001
 7641              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_1, 0x00000002
 7642              	.set CYVAL_UDB_PA_RES_IN_SEL_DSI_RC_2, 0x00000003
 7643              	.set CYFLD_UDB_PA_RES_IN_INV__OFFSET, 0x00000002
 7644              	.set CYFLD_UDB_PA_RES_IN_INV__SIZE, 0x00000001
 7645              	.set CYVAL_UDB_PA_RES_IN_INV_NOINV, 0x00000000
 7646              	.set CYVAL_UDB_PA_RES_IN_INV_INV, 0x00000001
 7647              	.set CYFLD_UDB_PA_NC0__OFFSET, 0x00000003
 7648              	.set CYFLD_UDB_PA_NC0__SIZE, 0x00000001
 7649              	.set CYFLD_UDB_PA_RES_OUT_SEL__OFFSET, 0x00000004
 7650              	.set CYFLD_UDB_PA_RES_OUT_SEL__SIZE, 0x00000002
 7651              	.set CYVAL_UDB_PA_RES_OUT_SEL_PIN_RC, 0x00000000
 7652              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_0, 0x00000001
 7653              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_1, 0x00000002
 7654              	.set CYVAL_UDB_PA_RES_OUT_SEL_DSI_RC_2, 0x00000003
 7655              	.set CYFLD_UDB_PA_RES_OUT_INV__OFFSET, 0x00000006
 7656              	.set CYFLD_UDB_PA_RES_OUT_INV__SIZE, 0x00000001
 7657              	.set CYVAL_UDB_PA_RES_OUT_INV_NOINV, 0x00000000
 7658              	.set CYVAL_UDB_PA_RES_OUT_INV_INV, 0x00000001
 7659              	.set CYFLD_UDB_PA_NC7__OFFSET, 0x00000007
 7660              	.set CYFLD_UDB_PA_NC7__SIZE, 0x00000001
 7661              	.set CYREG_UDB_PA0_CFG4, 0x400f5004
 7662              	.set CYFLD_UDB_PA_RES_IN_EN__OFFSET, 0x00000000
 7663              	.set CYFLD_UDB_PA_RES_IN_EN__SIZE, 0x00000001
 7664              	.set CYVAL_UDB_PA_RES_IN_EN_DISABLE, 0x00000000
 7665              	.set CYVAL_UDB_PA_RES_IN_EN_ENABLE, 0x00000001
 7666              	.set CYFLD_UDB_PA_RES_OUT_EN__OFFSET, 0x00000001
 7667              	.set CYFLD_UDB_PA_RES_OUT_EN__SIZE, 0x00000001
 7668              	.set CYVAL_UDB_PA_RES_OUT_EN_DISABLE, 0x00000000
 7669              	.set CYVAL_UDB_PA_RES_OUT_EN_ENABLE, 0x00000001
 7670              	.set CYFLD_UDB_PA_RES_OE_EN__OFFSET, 0x00000002
 7671              	.set CYFLD_UDB_PA_RES_OE_EN__SIZE, 0x00000001
 7672              	.set CYVAL_UDB_PA_RES_OE_EN_DISABLE, 0x00000000
 7673              	.set CYVAL_UDB_PA_RES_OE_EN_ENABLE, 0x00000001
 7674              	.set CYFLD_UDB_PA_NC7654__OFFSET, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 136


 7675              	.set CYFLD_UDB_PA_NC7654__SIZE, 0x00000005
 7676              	.set CYREG_UDB_PA0_CFG5, 0x400f5005
 7677              	.set CYFLD_UDB_PA_PIN_SEL__OFFSET, 0x00000000
 7678              	.set CYFLD_UDB_PA_PIN_SEL__SIZE, 0x00000001
 7679              	.set CYVAL_UDB_PA_PIN_SEL_PIN0, 0x00000000
 7680              	.set CYVAL_UDB_PA_PIN_SEL_PIN1, 0x00000001
 7681              	.set CYVAL_UDB_PA_PIN_SEL_PIN2, 0x00000002
 7682              	.set CYVAL_UDB_PA_PIN_SEL_PIN3, 0x00000003
 7683              	.set CYVAL_UDB_PA_PIN_SEL_PIN4, 0x00000004
 7684              	.set CYVAL_UDB_PA_PIN_SEL_PIN5, 0x00000005
 7685              	.set CYVAL_UDB_PA_PIN_SEL_PIN6, 0x00000006
 7686              	.set CYVAL_UDB_PA_PIN_SEL_PIN7, 0x00000007
 7687              	.set CYREG_UDB_PA0_CFG6, 0x400f5006
 7688              	.set CYFLD_UDB_PA_IN_SYNC0__OFFSET, 0x00000000
 7689              	.set CYFLD_UDB_PA_IN_SYNC0__SIZE, 0x00000002
 7690              	.set CYVAL_UDB_PA_IN_SYNC0_TRANSPARENT, 0x00000000
 7691              	.set CYVAL_UDB_PA_IN_SYNC0_SINGLESYNC, 0x00000001
 7692              	.set CYVAL_UDB_PA_IN_SYNC0_DOUBLESYNC, 0x00000002
 7693              	.set CYVAL_UDB_PA_IN_SYNC0_RSVD, 0x00000003
 7694              	.set CYFLD_UDB_PA_IN_SYNC1__OFFSET, 0x00000002
 7695              	.set CYFLD_UDB_PA_IN_SYNC1__SIZE, 0x00000002
 7696              	.set CYVAL_UDB_PA_IN_SYNC1_TRANSPARENT, 0x00000000
 7697              	.set CYVAL_UDB_PA_IN_SYNC1_SINGLESYNC, 0x00000001
 7698              	.set CYVAL_UDB_PA_IN_SYNC1_DOUBLESYNC, 0x00000002
 7699              	.set CYVAL_UDB_PA_IN_SYNC1_RSVD, 0x00000003
 7700              	.set CYFLD_UDB_PA_IN_SYNC2__OFFSET, 0x00000004
 7701              	.set CYFLD_UDB_PA_IN_SYNC2__SIZE, 0x00000002
 7702              	.set CYVAL_UDB_PA_IN_SYNC2_TRANSPARENT, 0x00000000
 7703              	.set CYVAL_UDB_PA_IN_SYNC2_SINGLESYNC, 0x00000001
 7704              	.set CYVAL_UDB_PA_IN_SYNC2_DOUBLESYNC, 0x00000002
 7705              	.set CYVAL_UDB_PA_IN_SYNC2_RSVD, 0x00000003
 7706              	.set CYFLD_UDB_PA_IN_SYNC3__OFFSET, 0x00000006
 7707              	.set CYFLD_UDB_PA_IN_SYNC3__SIZE, 0x00000002
 7708              	.set CYVAL_UDB_PA_IN_SYNC3_TRANSPARENT, 0x00000000
 7709              	.set CYVAL_UDB_PA_IN_SYNC3_SINGLESYNC, 0x00000001
 7710              	.set CYVAL_UDB_PA_IN_SYNC3_DOUBLESYNC, 0x00000002
 7711              	.set CYVAL_UDB_PA_IN_SYNC3_RSVD, 0x00000003
 7712              	.set CYREG_UDB_PA0_CFG7, 0x400f5007
 7713              	.set CYFLD_UDB_PA_IN_SYNC4__OFFSET, 0x00000000
 7714              	.set CYFLD_UDB_PA_IN_SYNC4__SIZE, 0x00000002
 7715              	.set CYVAL_UDB_PA_IN_SYNC4_TRANSPARENT, 0x00000000
 7716              	.set CYVAL_UDB_PA_IN_SYNC4_SINGLESYNC, 0x00000001
 7717              	.set CYVAL_UDB_PA_IN_SYNC4_DOUBLESYNC, 0x00000002
 7718              	.set CYVAL_UDB_PA_IN_SYNC4_RSVD, 0x00000003
 7719              	.set CYFLD_UDB_PA_IN_SYNC5__OFFSET, 0x00000002
 7720              	.set CYFLD_UDB_PA_IN_SYNC5__SIZE, 0x00000002
 7721              	.set CYVAL_UDB_PA_IN_SYNC5_TRANSPARENT, 0x00000000
 7722              	.set CYVAL_UDB_PA_IN_SYNC5_SINGLESYNC, 0x00000001
 7723              	.set CYVAL_UDB_PA_IN_SYNC5_DOUBLESYNC, 0x00000002
 7724              	.set CYVAL_UDB_PA_IN_SYNC5_RSVD, 0x00000003
 7725              	.set CYFLD_UDB_PA_IN_SYNC6__OFFSET, 0x00000004
 7726              	.set CYFLD_UDB_PA_IN_SYNC6__SIZE, 0x00000002
 7727              	.set CYVAL_UDB_PA_IN_SYNC6_TRANSPARENT, 0x00000000
 7728              	.set CYVAL_UDB_PA_IN_SYNC6_SINGLESYNC, 0x00000001
 7729              	.set CYVAL_UDB_PA_IN_SYNC6_DOUBLESYNC, 0x00000002
 7730              	.set CYVAL_UDB_PA_IN_SYNC6_RSVD, 0x00000003
 7731              	.set CYFLD_UDB_PA_IN_SYNC7__OFFSET, 0x00000006
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 137


 7732              	.set CYFLD_UDB_PA_IN_SYNC7__SIZE, 0x00000002
 7733              	.set CYVAL_UDB_PA_IN_SYNC7_TRANSPARENT, 0x00000000
 7734              	.set CYVAL_UDB_PA_IN_SYNC7_SINGLESYNC, 0x00000001
 7735              	.set CYVAL_UDB_PA_IN_SYNC7_DOUBLESYNC, 0x00000002
 7736              	.set CYVAL_UDB_PA_IN_SYNC7_RSVD, 0x00000003
 7737              	.set CYREG_UDB_PA0_CFG8, 0x400f5008
 7738              	.set CYFLD_UDB_PA_OUT_SYNC0__OFFSET, 0x00000000
 7739              	.set CYFLD_UDB_PA_OUT_SYNC0__SIZE, 0x00000002
 7740              	.set CYVAL_UDB_PA_OUT_SYNC0_TRANSPARENT, 0x00000000
 7741              	.set CYVAL_UDB_PA_OUT_SYNC0_SINGLESYNC, 0x00000001
 7742              	.set CYVAL_UDB_PA_OUT_SYNC0_CLOCK, 0x00000002
 7743              	.set CYVAL_UDB_PA_OUT_SYNC0_CLOCKINV, 0x00000003
 7744              	.set CYFLD_UDB_PA_OUT_SYNC1__OFFSET, 0x00000002
 7745              	.set CYFLD_UDB_PA_OUT_SYNC1__SIZE, 0x00000002
 7746              	.set CYVAL_UDB_PA_OUT_SYNC1_TRANSPARENT, 0x00000000
 7747              	.set CYVAL_UDB_PA_OUT_SYNC1_SINGLESYNC, 0x00000001
 7748              	.set CYVAL_UDB_PA_OUT_SYNC1_CLOCK, 0x00000002
 7749              	.set CYVAL_UDB_PA_OUT_SYNC1_CLOCKINV, 0x00000003
 7750              	.set CYFLD_UDB_PA_OUT_SYNC2__OFFSET, 0x00000004
 7751              	.set CYFLD_UDB_PA_OUT_SYNC2__SIZE, 0x00000002
 7752              	.set CYVAL_UDB_PA_OUT_SYNC2_TRANSPARENT, 0x00000000
 7753              	.set CYVAL_UDB_PA_OUT_SYNC2_SINGLESYNC, 0x00000001
 7754              	.set CYVAL_UDB_PA_OUT_SYNC2_CLOCK, 0x00000002
 7755              	.set CYVAL_UDB_PA_OUT_SYNC2_CLOCKINV, 0x00000003
 7756              	.set CYFLD_UDB_PA_OUT_SYNC3__OFFSET, 0x00000006
 7757              	.set CYFLD_UDB_PA_OUT_SYNC3__SIZE, 0x00000002
 7758              	.set CYVAL_UDB_PA_OUT_SYNC3_TRANSPARENT, 0x00000000
 7759              	.set CYVAL_UDB_PA_OUT_SYNC3_SINGLESYNC, 0x00000001
 7760              	.set CYVAL_UDB_PA_OUT_SYNC3_CLOCK, 0x00000002
 7761              	.set CYVAL_UDB_PA_OUT_SYNC3_CLOCKINV, 0x00000003
 7762              	.set CYREG_UDB_PA0_CFG9, 0x400f5009
 7763              	.set CYFLD_UDB_PA_OUT_SYNC4__OFFSET, 0x00000000
 7764              	.set CYFLD_UDB_PA_OUT_SYNC4__SIZE, 0x00000002
 7765              	.set CYVAL_UDB_PA_OUT_SYNC4_TRANSPARENT, 0x00000000
 7766              	.set CYVAL_UDB_PA_OUT_SYNC4_SINGLESYNC, 0x00000001
 7767              	.set CYVAL_UDB_PA_OUT_SYNC4_CLOCK, 0x00000002
 7768              	.set CYVAL_UDB_PA_OUT_SYNC4_CLOCKINV, 0x00000003
 7769              	.set CYFLD_UDB_PA_OUT_SYNC5__OFFSET, 0x00000002
 7770              	.set CYFLD_UDB_PA_OUT_SYNC5__SIZE, 0x00000002
 7771              	.set CYVAL_UDB_PA_OUT_SYNC5_TRANSPARENT, 0x00000000
 7772              	.set CYVAL_UDB_PA_OUT_SYNC5_SINGLESYNC, 0x00000001
 7773              	.set CYVAL_UDB_PA_OUT_SYNC5_CLOCK, 0x00000002
 7774              	.set CYVAL_UDB_PA_OUT_SYNC5_CLOCKINV, 0x00000003
 7775              	.set CYFLD_UDB_PA_OUT_SYNC6__OFFSET, 0x00000004
 7776              	.set CYFLD_UDB_PA_OUT_SYNC6__SIZE, 0x00000002
 7777              	.set CYVAL_UDB_PA_OUT_SYNC6_TRANSPARENT, 0x00000000
 7778              	.set CYVAL_UDB_PA_OUT_SYNC6_SINGLESYNC, 0x00000001
 7779              	.set CYVAL_UDB_PA_OUT_SYNC6_CLOCK, 0x00000002
 7780              	.set CYVAL_UDB_PA_OUT_SYNC6_CLOCKINV, 0x00000003
 7781              	.set CYFLD_UDB_PA_OUT_SYNC7__OFFSET, 0x00000006
 7782              	.set CYFLD_UDB_PA_OUT_SYNC7__SIZE, 0x00000002
 7783              	.set CYVAL_UDB_PA_OUT_SYNC7_TRANSPARENT, 0x00000000
 7784              	.set CYVAL_UDB_PA_OUT_SYNC7_SINGLESYNC, 0x00000001
 7785              	.set CYVAL_UDB_PA_OUT_SYNC7_CLOCK, 0x00000002
 7786              	.set CYVAL_UDB_PA_OUT_SYNC7_CLOCKINV, 0x00000003
 7787              	.set CYREG_UDB_PA0_CFG10, 0x400f500a
 7788              	.set CYFLD_UDB_PA_DATA_SEL0__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 138


 7789              	.set CYFLD_UDB_PA_DATA_SEL0__SIZE, 0x00000002
 7790              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT0, 0x00000000
 7791              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT1, 0x00000001
 7792              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT2, 0x00000002
 7793              	.set CYVAL_UDB_PA_DATA_SEL0_DSI_OUTPUT3, 0x00000003
 7794              	.set CYFLD_UDB_PA_DATA_SEL1__OFFSET, 0x00000002
 7795              	.set CYFLD_UDB_PA_DATA_SEL1__SIZE, 0x00000002
 7796              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT0, 0x00000000
 7797              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT1, 0x00000001
 7798              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT2, 0x00000002
 7799              	.set CYVAL_UDB_PA_DATA_SEL1_DSI_OUTPUT3, 0x00000003
 7800              	.set CYFLD_UDB_PA_DATA_SEL2__OFFSET, 0x00000004
 7801              	.set CYFLD_UDB_PA_DATA_SEL2__SIZE, 0x00000002
 7802              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT0, 0x00000000
 7803              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT1, 0x00000001
 7804              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT2, 0x00000002
 7805              	.set CYVAL_UDB_PA_DATA_SEL2_DSI_OUTPUT3, 0x00000003
 7806              	.set CYFLD_UDB_PA_DATA_SEL3__OFFSET, 0x00000006
 7807              	.set CYFLD_UDB_PA_DATA_SEL3__SIZE, 0x00000002
 7808              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT0, 0x00000000
 7809              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT1, 0x00000001
 7810              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT2, 0x00000002
 7811              	.set CYVAL_UDB_PA_DATA_SEL3_DSI_OUTPUT3, 0x00000003
 7812              	.set CYREG_UDB_PA0_CFG11, 0x400f500b
 7813              	.set CYFLD_UDB_PA_DATA_SEL4__OFFSET, 0x00000000
 7814              	.set CYFLD_UDB_PA_DATA_SEL4__SIZE, 0x00000002
 7815              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT0, 0x00000000
 7816              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT1, 0x00000001
 7817              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT2, 0x00000002
 7818              	.set CYVAL_UDB_PA_DATA_SEL4_DSI_OUTPUT3, 0x00000003
 7819              	.set CYFLD_UDB_PA_DATA_SEL5__OFFSET, 0x00000002
 7820              	.set CYFLD_UDB_PA_DATA_SEL5__SIZE, 0x00000002
 7821              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT0, 0x00000000
 7822              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT1, 0x00000001
 7823              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT2, 0x00000002
 7824              	.set CYVAL_UDB_PA_DATA_SEL5_DSI_OUTPUT3, 0x00000003
 7825              	.set CYFLD_UDB_PA_DATA_SEL6__OFFSET, 0x00000004
 7826              	.set CYFLD_UDB_PA_DATA_SEL6__SIZE, 0x00000002
 7827              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT0, 0x00000000
 7828              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT1, 0x00000001
 7829              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT2, 0x00000002
 7830              	.set CYVAL_UDB_PA_DATA_SEL6_DSI_OUTPUT3, 0x00000003
 7831              	.set CYFLD_UDB_PA_DATA_SEL7__OFFSET, 0x00000006
 7832              	.set CYFLD_UDB_PA_DATA_SEL7__SIZE, 0x00000002
 7833              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT0, 0x00000000
 7834              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT1, 0x00000001
 7835              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT2, 0x00000002
 7836              	.set CYVAL_UDB_PA_DATA_SEL7_DSI_OUTPUT3, 0x00000003
 7837              	.set CYREG_UDB_PA0_CFG12, 0x400f500c
 7838              	.set CYFLD_UDB_PA_OE_SEL0__OFFSET, 0x00000000
 7839              	.set CYFLD_UDB_PA_OE_SEL0__SIZE, 0x00000002
 7840              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT0, 0x00000000
 7841              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT1, 0x00000001
 7842              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT2, 0x00000002
 7843              	.set CYVAL_UDB_PA_OE_SEL0_DSI_OE_OUT3, 0x00000003
 7844              	.set CYFLD_UDB_PA_OE_SEL1__OFFSET, 0x00000002
 7845              	.set CYFLD_UDB_PA_OE_SEL1__SIZE, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 139


 7846              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT0, 0x00000000
 7847              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT1, 0x00000001
 7848              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT2, 0x00000002
 7849              	.set CYVAL_UDB_PA_OE_SEL1_DSI_OE_OUT3, 0x00000003
 7850              	.set CYFLD_UDB_PA_OE_SEL2__OFFSET, 0x00000004
 7851              	.set CYFLD_UDB_PA_OE_SEL2__SIZE, 0x00000002
 7852              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT0, 0x00000000
 7853              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT1, 0x00000001
 7854              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT2, 0x00000002
 7855              	.set CYVAL_UDB_PA_OE_SEL2_DSI_OE_OUT3, 0x00000003
 7856              	.set CYFLD_UDB_PA_OE_SEL3__OFFSET, 0x00000006
 7857              	.set CYFLD_UDB_PA_OE_SEL3__SIZE, 0x00000002
 7858              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT0, 0x00000000
 7859              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT1, 0x00000001
 7860              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT2, 0x00000002
 7861              	.set CYVAL_UDB_PA_OE_SEL3_DSI_OE_OUT3, 0x00000003
 7862              	.set CYREG_UDB_PA0_CFG13, 0x400f500d
 7863              	.set CYFLD_UDB_PA_OE_SEL4__OFFSET, 0x00000000
 7864              	.set CYFLD_UDB_PA_OE_SEL4__SIZE, 0x00000002
 7865              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT0, 0x00000000
 7866              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT1, 0x00000001
 7867              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT2, 0x00000002
 7868              	.set CYVAL_UDB_PA_OE_SEL4_DSI_OE_OUT3, 0x00000003
 7869              	.set CYFLD_UDB_PA_OE_SEL5__OFFSET, 0x00000002
 7870              	.set CYFLD_UDB_PA_OE_SEL5__SIZE, 0x00000002
 7871              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT0, 0x00000000
 7872              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT1, 0x00000001
 7873              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT2, 0x00000002
 7874              	.set CYVAL_UDB_PA_OE_SEL5_DSI_OE_OUT3, 0x00000003
 7875              	.set CYFLD_UDB_PA_OE_SEL6__OFFSET, 0x00000004
 7876              	.set CYFLD_UDB_PA_OE_SEL6__SIZE, 0x00000002
 7877              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT0, 0x00000000
 7878              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT1, 0x00000001
 7879              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT2, 0x00000002
 7880              	.set CYVAL_UDB_PA_OE_SEL6_DSI_OE_OUT3, 0x00000003
 7881              	.set CYFLD_UDB_PA_OE_SEL7__OFFSET, 0x00000006
 7882              	.set CYFLD_UDB_PA_OE_SEL7__SIZE, 0x00000002
 7883              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT0, 0x00000000
 7884              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT1, 0x00000001
 7885              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT2, 0x00000002
 7886              	.set CYVAL_UDB_PA_OE_SEL7_DSI_OE_OUT3, 0x00000003
 7887              	.set CYREG_UDB_PA0_CFG14, 0x400f500e
 7888              	.set CYFLD_UDB_PA_OE_SYNC0__OFFSET, 0x00000000
 7889              	.set CYFLD_UDB_PA_OE_SYNC0__SIZE, 0x00000002
 7890              	.set CYVAL_UDB_PA_OE_SYNC0_TRANSPARENT, 0x00000000
 7891              	.set CYVAL_UDB_PA_OE_SYNC0_SINGLESYNC, 0x00000001
 7892              	.set CYVAL_UDB_PA_OE_SYNC0_CONSTANT1, 0x00000002
 7893              	.set CYVAL_UDB_PA_OE_SYNC0_CONSTANT0, 0x00000003
 7894              	.set CYFLD_UDB_PA_OE_SYNC1__OFFSET, 0x00000002
 7895              	.set CYFLD_UDB_PA_OE_SYNC1__SIZE, 0x00000002
 7896              	.set CYVAL_UDB_PA_OE_SYNC1_TRANSPARENT, 0x00000000
 7897              	.set CYVAL_UDB_PA_OE_SYNC1_SINGLESYNC, 0x00000001
 7898              	.set CYVAL_UDB_PA_OE_SYNC1_CONSTANT1, 0x00000002
 7899              	.set CYVAL_UDB_PA_OE_SYNC1_CONSTANT0, 0x00000003
 7900              	.set CYFLD_UDB_PA_OE_SYNC2__OFFSET, 0x00000004
 7901              	.set CYFLD_UDB_PA_OE_SYNC2__SIZE, 0x00000002
 7902              	.set CYVAL_UDB_PA_OE_SYNC2_TRANSPARENT, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 140


 7903              	.set CYVAL_UDB_PA_OE_SYNC2_SINGLESYNC, 0x00000001
 7904              	.set CYVAL_UDB_PA_OE_SYNC2_CONSTANT1, 0x00000002
 7905              	.set CYVAL_UDB_PA_OE_SYNC2_CONSTANT0, 0x00000003
 7906              	.set CYFLD_UDB_PA_OE_SYNC3__OFFSET, 0x00000006
 7907              	.set CYFLD_UDB_PA_OE_SYNC3__SIZE, 0x00000002
 7908              	.set CYVAL_UDB_PA_OE_SYNC3_TRANSPARENT, 0x00000000
 7909              	.set CYVAL_UDB_PA_OE_SYNC3_SINGLESYNC, 0x00000001
 7910              	.set CYVAL_UDB_PA_OE_SYNC3_CONSTANT1, 0x00000002
 7911              	.set CYVAL_UDB_PA_OE_SYNC3_CONSTANT0, 0x00000003
 7912              	.set CYDEV_UDB_PA1_BASE, 0x400f5010
 7913              	.set CYDEV_UDB_PA1_SIZE, 0x00000010
 7914              	.set CYREG_UDB_PA1_CFG0, 0x400f5010
 7915              	.set CYREG_UDB_PA1_CFG1, 0x400f5011
 7916              	.set CYREG_UDB_PA1_CFG2, 0x400f5012
 7917              	.set CYREG_UDB_PA1_CFG3, 0x400f5013
 7918              	.set CYREG_UDB_PA1_CFG4, 0x400f5014
 7919              	.set CYREG_UDB_PA1_CFG5, 0x400f5015
 7920              	.set CYREG_UDB_PA1_CFG6, 0x400f5016
 7921              	.set CYREG_UDB_PA1_CFG7, 0x400f5017
 7922              	.set CYREG_UDB_PA1_CFG8, 0x400f5018
 7923              	.set CYREG_UDB_PA1_CFG9, 0x400f5019
 7924              	.set CYREG_UDB_PA1_CFG10, 0x400f501a
 7925              	.set CYREG_UDB_PA1_CFG11, 0x400f501b
 7926              	.set CYREG_UDB_PA1_CFG12, 0x400f501c
 7927              	.set CYREG_UDB_PA1_CFG13, 0x400f501d
 7928              	.set CYREG_UDB_PA1_CFG14, 0x400f501e
 7929              	.set CYDEV_UDB_PA2_BASE, 0x400f5020
 7930              	.set CYDEV_UDB_PA2_SIZE, 0x00000010
 7931              	.set CYREG_UDB_PA2_CFG0, 0x400f5020
 7932              	.set CYREG_UDB_PA2_CFG1, 0x400f5021
 7933              	.set CYREG_UDB_PA2_CFG2, 0x400f5022
 7934              	.set CYREG_UDB_PA2_CFG3, 0x400f5023
 7935              	.set CYREG_UDB_PA2_CFG4, 0x400f5024
 7936              	.set CYREG_UDB_PA2_CFG5, 0x400f5025
 7937              	.set CYREG_UDB_PA2_CFG6, 0x400f5026
 7938              	.set CYREG_UDB_PA2_CFG7, 0x400f5027
 7939              	.set CYREG_UDB_PA2_CFG8, 0x400f5028
 7940              	.set CYREG_UDB_PA2_CFG9, 0x400f5029
 7941              	.set CYREG_UDB_PA2_CFG10, 0x400f502a
 7942              	.set CYREG_UDB_PA2_CFG11, 0x400f502b
 7943              	.set CYREG_UDB_PA2_CFG12, 0x400f502c
 7944              	.set CYREG_UDB_PA2_CFG13, 0x400f502d
 7945              	.set CYREG_UDB_PA2_CFG14, 0x400f502e
 7946              	.set CYDEV_UDB_PA3_BASE, 0x400f5030
 7947              	.set CYDEV_UDB_PA3_SIZE, 0x00000010
 7948              	.set CYREG_UDB_PA3_CFG0, 0x400f5030
 7949              	.set CYREG_UDB_PA3_CFG1, 0x400f5031
 7950              	.set CYREG_UDB_PA3_CFG2, 0x400f5032
 7951              	.set CYREG_UDB_PA3_CFG3, 0x400f5033
 7952              	.set CYREG_UDB_PA3_CFG4, 0x400f5034
 7953              	.set CYREG_UDB_PA3_CFG5, 0x400f5035
 7954              	.set CYREG_UDB_PA3_CFG6, 0x400f5036
 7955              	.set CYREG_UDB_PA3_CFG7, 0x400f5037
 7956              	.set CYREG_UDB_PA3_CFG8, 0x400f5038
 7957              	.set CYREG_UDB_PA3_CFG9, 0x400f5039
 7958              	.set CYREG_UDB_PA3_CFG10, 0x400f503a
 7959              	.set CYREG_UDB_PA3_CFG11, 0x400f503b
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 141


 7960              	.set CYREG_UDB_PA3_CFG12, 0x400f503c
 7961              	.set CYREG_UDB_PA3_CFG13, 0x400f503d
 7962              	.set CYREG_UDB_PA3_CFG14, 0x400f503e
 7963              	.set CYDEV_UDB_PA4_BASE, 0x400f5040
 7964              	.set CYDEV_UDB_PA4_SIZE, 0x00000010
 7965              	.set CYREG_UDB_PA4_CFG0, 0x400f5040
 7966              	.set CYREG_UDB_PA4_CFG1, 0x400f5041
 7967              	.set CYREG_UDB_PA4_CFG2, 0x400f5042
 7968              	.set CYREG_UDB_PA4_CFG3, 0x400f5043
 7969              	.set CYREG_UDB_PA4_CFG4, 0x400f5044
 7970              	.set CYREG_UDB_PA4_CFG5, 0x400f5045
 7971              	.set CYREG_UDB_PA4_CFG6, 0x400f5046
 7972              	.set CYREG_UDB_PA4_CFG7, 0x400f5047
 7973              	.set CYREG_UDB_PA4_CFG8, 0x400f5048
 7974              	.set CYREG_UDB_PA4_CFG9, 0x400f5049
 7975              	.set CYREG_UDB_PA4_CFG10, 0x400f504a
 7976              	.set CYREG_UDB_PA4_CFG11, 0x400f504b
 7977              	.set CYREG_UDB_PA4_CFG12, 0x400f504c
 7978              	.set CYREG_UDB_PA4_CFG13, 0x400f504d
 7979              	.set CYREG_UDB_PA4_CFG14, 0x400f504e
 7980              	.set CYDEV_UDB_PA5_BASE, 0x400f5050
 7981              	.set CYDEV_UDB_PA5_SIZE, 0x00000010
 7982              	.set CYREG_UDB_PA5_CFG0, 0x400f5050
 7983              	.set CYREG_UDB_PA5_CFG1, 0x400f5051
 7984              	.set CYREG_UDB_PA5_CFG2, 0x400f5052
 7985              	.set CYREG_UDB_PA5_CFG3, 0x400f5053
 7986              	.set CYREG_UDB_PA5_CFG4, 0x400f5054
 7987              	.set CYREG_UDB_PA5_CFG5, 0x400f5055
 7988              	.set CYREG_UDB_PA5_CFG6, 0x400f5056
 7989              	.set CYREG_UDB_PA5_CFG7, 0x400f5057
 7990              	.set CYREG_UDB_PA5_CFG8, 0x400f5058
 7991              	.set CYREG_UDB_PA5_CFG9, 0x400f5059
 7992              	.set CYREG_UDB_PA5_CFG10, 0x400f505a
 7993              	.set CYREG_UDB_PA5_CFG11, 0x400f505b
 7994              	.set CYREG_UDB_PA5_CFG12, 0x400f505c
 7995              	.set CYREG_UDB_PA5_CFG13, 0x400f505d
 7996              	.set CYREG_UDB_PA5_CFG14, 0x400f505e
 7997              	.set CYDEV_UDB_PA6_BASE, 0x400f5060
 7998              	.set CYDEV_UDB_PA6_SIZE, 0x00000010
 7999              	.set CYREG_UDB_PA6_CFG0, 0x400f5060
 8000              	.set CYREG_UDB_PA6_CFG1, 0x400f5061
 8001              	.set CYREG_UDB_PA6_CFG2, 0x400f5062
 8002              	.set CYREG_UDB_PA6_CFG3, 0x400f5063
 8003              	.set CYREG_UDB_PA6_CFG4, 0x400f5064
 8004              	.set CYREG_UDB_PA6_CFG5, 0x400f5065
 8005              	.set CYREG_UDB_PA6_CFG6, 0x400f5066
 8006              	.set CYREG_UDB_PA6_CFG7, 0x400f5067
 8007              	.set CYREG_UDB_PA6_CFG8, 0x400f5068
 8008              	.set CYREG_UDB_PA6_CFG9, 0x400f5069
 8009              	.set CYREG_UDB_PA6_CFG10, 0x400f506a
 8010              	.set CYREG_UDB_PA6_CFG11, 0x400f506b
 8011              	.set CYREG_UDB_PA6_CFG12, 0x400f506c
 8012              	.set CYREG_UDB_PA6_CFG13, 0x400f506d
 8013              	.set CYREG_UDB_PA6_CFG14, 0x400f506e
 8014              	.set CYDEV_UDB_PA7_BASE, 0x400f5070
 8015              	.set CYDEV_UDB_PA7_SIZE, 0x00000010
 8016              	.set CYREG_UDB_PA7_CFG0, 0x400f5070
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 142


 8017              	.set CYREG_UDB_PA7_CFG1, 0x400f5071
 8018              	.set CYREG_UDB_PA7_CFG2, 0x400f5072
 8019              	.set CYREG_UDB_PA7_CFG3, 0x400f5073
 8020              	.set CYREG_UDB_PA7_CFG4, 0x400f5074
 8021              	.set CYREG_UDB_PA7_CFG5, 0x400f5075
 8022              	.set CYREG_UDB_PA7_CFG6, 0x400f5076
 8023              	.set CYREG_UDB_PA7_CFG7, 0x400f5077
 8024              	.set CYREG_UDB_PA7_CFG8, 0x400f5078
 8025              	.set CYREG_UDB_PA7_CFG9, 0x400f5079
 8026              	.set CYREG_UDB_PA7_CFG10, 0x400f507a
 8027              	.set CYREG_UDB_PA7_CFG11, 0x400f507b
 8028              	.set CYREG_UDB_PA7_CFG12, 0x400f507c
 8029              	.set CYREG_UDB_PA7_CFG13, 0x400f507d
 8030              	.set CYREG_UDB_PA7_CFG14, 0x400f507e
 8031              	.set CYDEV_UDB_BCTL0_BASE, 0x400f6000
 8032              	.set CYDEV_UDB_BCTL0_SIZE, 0x00001000
 8033              	.set CYREG_UDB_BCTL0_DRV, 0x400f6000
 8034              	.set CYFLD_UDB_BCTL0_DRV__OFFSET, 0x00000000
 8035              	.set CYFLD_UDB_BCTL0_DRV__SIZE, 0x00000008
 8036              	.set CYVAL_UDB_BCTL0_DRV_DISABLE, 0x00000000
 8037              	.set CYVAL_UDB_BCTL0_DRV_ENABLE, 0x00000001
 8038              	.set CYREG_UDB_BCTL0_MDCLK_EN, 0x400f6001
 8039              	.set CYFLD_UDB_BCTL0_DCEN__OFFSET, 0x00000000
 8040              	.set CYFLD_UDB_BCTL0_DCEN__SIZE, 0x00000008
 8041              	.set CYVAL_UDB_BCTL0_DCEN_DISABLE, 0x00000000
 8042              	.set CYVAL_UDB_BCTL0_DCEN_ENABLE, 0x00000001
 8043              	.set CYREG_UDB_BCTL0_MBCLK_EN, 0x400f6002
 8044              	.set CYFLD_UDB_BCTL0_BCEN__OFFSET, 0x00000000
 8045              	.set CYFLD_UDB_BCTL0_BCEN__SIZE, 0x00000001
 8046              	.set CYVAL_UDB_BCTL0_BCEN_DISABLE, 0x00000000
 8047              	.set CYVAL_UDB_BCTL0_BCEN_ENABLE, 0x00000001
 8048              	.set CYREG_UDB_BCTL0_BOTSEL_L, 0x400f6008
 8049              	.set CYFLD_UDB_BCTL0_CLK_SEL0__OFFSET, 0x00000000
 8050              	.set CYFLD_UDB_BCTL0_CLK_SEL0__SIZE, 0x00000002
 8051              	.set CYVAL_UDB_BCTL0_CLK_SEL0_EDGE_ENABLES, 0x00000000
 8052              	.set CYVAL_UDB_BCTL0_CLK_SEL0_PORT_INPUT, 0x00000001
 8053              	.set CYVAL_UDB_BCTL0_CLK_SEL0_DSI_OUTPUT, 0x00000002
 8054              	.set CYVAL_UDB_BCTL0_CLK_SEL0_SYNC_DSI_OUTPUT, 0x00000003
 8055              	.set CYFLD_UDB_BCTL0_CLK_SEL1__OFFSET, 0x00000002
 8056              	.set CYFLD_UDB_BCTL0_CLK_SEL1__SIZE, 0x00000002
 8057              	.set CYVAL_UDB_BCTL0_CLK_SEL1_EDGE_ENABLES, 0x00000000
 8058              	.set CYVAL_UDB_BCTL0_CLK_SEL1_PORT_INPUT, 0x00000001
 8059              	.set CYVAL_UDB_BCTL0_CLK_SEL1_DSI_OUTPUT, 0x00000002
 8060              	.set CYVAL_UDB_BCTL0_CLK_SEL1_SYNC_DSI_OUTPUT, 0x00000003
 8061              	.set CYFLD_UDB_BCTL0_CLK_SEL2__OFFSET, 0x00000004
 8062              	.set CYFLD_UDB_BCTL0_CLK_SEL2__SIZE, 0x00000002
 8063              	.set CYVAL_UDB_BCTL0_CLK_SEL2_EDGE_ENABLES, 0x00000000
 8064              	.set CYVAL_UDB_BCTL0_CLK_SEL2_PORT_INPUT, 0x00000001
 8065              	.set CYVAL_UDB_BCTL0_CLK_SEL2_DSI_OUTPUT, 0x00000002
 8066              	.set CYVAL_UDB_BCTL0_CLK_SEL2_SYNC_DSI_OUTPUT, 0x00000003
 8067              	.set CYFLD_UDB_BCTL0_CLK_SEL3__OFFSET, 0x00000006
 8068              	.set CYFLD_UDB_BCTL0_CLK_SEL3__SIZE, 0x00000002
 8069              	.set CYVAL_UDB_BCTL0_CLK_SEL3_EDGE_ENABLES, 0x00000000
 8070              	.set CYVAL_UDB_BCTL0_CLK_SEL3_PORT_INPUT, 0x00000001
 8071              	.set CYVAL_UDB_BCTL0_CLK_SEL3_DSI_OUTPUT, 0x00000002
 8072              	.set CYVAL_UDB_BCTL0_CLK_SEL3_SYNC_DSI_OUTPUT, 0x00000003
 8073              	.set CYREG_UDB_BCTL0_BOTSEL_U, 0x400f6009
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 143


 8074              	.set CYFLD_UDB_BCTL0_CLK_SEL4__OFFSET, 0x00000000
 8075              	.set CYFLD_UDB_BCTL0_CLK_SEL4__SIZE, 0x00000002
 8076              	.set CYVAL_UDB_BCTL0_CLK_SEL4_EDGE_ENABLES, 0x00000000
 8077              	.set CYVAL_UDB_BCTL0_CLK_SEL4_PORT_INPUT, 0x00000001
 8078              	.set CYVAL_UDB_BCTL0_CLK_SEL4_DSI_OUTPUT, 0x00000002
 8079              	.set CYVAL_UDB_BCTL0_CLK_SEL4_SYNC_DSI_OUTPUT, 0x00000003
 8080              	.set CYFLD_UDB_BCTL0_CLK_SEL5__OFFSET, 0x00000002
 8081              	.set CYFLD_UDB_BCTL0_CLK_SEL5__SIZE, 0x00000002
 8082              	.set CYVAL_UDB_BCTL0_CLK_SEL5_EDGE_ENABLES, 0x00000000
 8083              	.set CYVAL_UDB_BCTL0_CLK_SEL5_PORT_INPUT, 0x00000001
 8084              	.set CYVAL_UDB_BCTL0_CLK_SEL5_DSI_OUTPUT, 0x00000002
 8085              	.set CYVAL_UDB_BCTL0_CLK_SEL5_SYNC_DSI_OUTPUT, 0x00000003
 8086              	.set CYFLD_UDB_BCTL0_CLK_SEL6__OFFSET, 0x00000004
 8087              	.set CYFLD_UDB_BCTL0_CLK_SEL6__SIZE, 0x00000002
 8088              	.set CYVAL_UDB_BCTL0_CLK_SEL6_EDGE_ENABLES, 0x00000000
 8089              	.set CYVAL_UDB_BCTL0_CLK_SEL6_PORT_INPUT, 0x00000001
 8090              	.set CYVAL_UDB_BCTL0_CLK_SEL6_DSI_OUTPUT, 0x00000002
 8091              	.set CYVAL_UDB_BCTL0_CLK_SEL6_SYNC_DSI_OUTPUT, 0x00000003
 8092              	.set CYFLD_UDB_BCTL0_CLK_SEL7__OFFSET, 0x00000006
 8093              	.set CYFLD_UDB_BCTL0_CLK_SEL7__SIZE, 0x00000002
 8094              	.set CYVAL_UDB_BCTL0_CLK_SEL7_EDGE_ENABLES, 0x00000000
 8095              	.set CYVAL_UDB_BCTL0_CLK_SEL7_PORT_INPUT, 0x00000001
 8096              	.set CYVAL_UDB_BCTL0_CLK_SEL7_DSI_OUTPUT, 0x00000002
 8097              	.set CYVAL_UDB_BCTL0_CLK_SEL7_SYNC_DSI_OUTPUT, 0x00000003
 8098              	.set CYREG_UDB_BCTL0_TOPSEL_L, 0x400f600a
 8099              	.set CYREG_UDB_BCTL0_TOPSEL_U, 0x400f600b
 8100              	.set CYREG_UDB_BCTL0_QCLK_EN0, 0x400f6010
 8101              	.set CYFLD_UDB_BCTL0_DCEN_Q__OFFSET, 0x00000000
 8102              	.set CYFLD_UDB_BCTL0_DCEN_Q__SIZE, 0x00000008
 8103              	.set CYVAL_UDB_BCTL0_DCEN_Q_DISABLE, 0x00000000
 8104              	.set CYVAL_UDB_BCTL0_DCEN_Q_ENABLE, 0x00000001
 8105              	.set CYFLD_UDB_BCTL0_BCEN_Q__OFFSET, 0x00000008
 8106              	.set CYFLD_UDB_BCTL0_BCEN_Q__SIZE, 0x00000001
 8107              	.set CYVAL_UDB_BCTL0_BCEN_Q_DISABLE, 0x00000000
 8108              	.set CYVAL_UDB_BCTL0_BCEN_Q_ENABLE, 0x00000001
 8109              	.set CYFLD_UDB_BCTL0_GCH_WR_LO__OFFSET, 0x00000009
 8110              	.set CYFLD_UDB_BCTL0_GCH_WR_LO__SIZE, 0x00000001
 8111              	.set CYVAL_UDB_BCTL0_GCH_WR_LO_DISABLE, 0x00000000
 8112              	.set CYVAL_UDB_BCTL0_GCH_WR_LO_ENABLE, 0x00000001
 8113              	.set CYFLD_UDB_BCTL0_GCH_WR_HI__OFFSET, 0x0000000a
 8114              	.set CYFLD_UDB_BCTL0_GCH_WR_HI__SIZE, 0x00000001
 8115              	.set CYVAL_UDB_BCTL0_GCH_WR_HI_DISABLE, 0x00000000
 8116              	.set CYVAL_UDB_BCTL0_GCH_WR_HI_ENABLE, 0x00000001
 8117              	.set CYFLD_UDB_BCTL0_DISABLE_ROUTE__OFFSET, 0x0000000b
 8118              	.set CYFLD_UDB_BCTL0_DISABLE_ROUTE__SIZE, 0x00000001
 8119              	.set CYVAL_UDB_BCTL0_DISABLE_ROUTE_DISABLE, 0x00000000
 8120              	.set CYVAL_UDB_BCTL0_DISABLE_ROUTE_ENABLE, 0x00000001
 8121              	.set CYFLD_UDB_BCTL0_GLB_DSI_WR__OFFSET, 0x0000000c
 8122              	.set CYFLD_UDB_BCTL0_GLB_DSI_WR__SIZE, 0x00000001
 8123              	.set CYVAL_UDB_BCTL0_GLB_DSI_WR_DISABLE, 0x00000000
 8124              	.set CYVAL_UDB_BCTL0_GLB_DSI_WR_ENABLE, 0x00000001
 8125              	.set CYFLD_UDB_BCTL0_WR_CFG_OPT__OFFSET, 0x0000000d
 8126              	.set CYFLD_UDB_BCTL0_WR_CFG_OPT__SIZE, 0x00000001
 8127              	.set CYVAL_UDB_BCTL0_WR_CFG_OPT_FULL_CYCLE_STB, 0x00000000
 8128              	.set CYVAL_UDB_BCTL0_WR_CFG_OPT_HALF_CYCLE_STB, 0x00000001
 8129              	.set CYFLD_UDB_BCTL0_NC0__OFFSET, 0x0000000e
 8130              	.set CYFLD_UDB_BCTL0_NC0__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 144


 8131              	.set CYFLD_UDB_BCTL0_SLEEP_TEST__OFFSET, 0x0000000f
 8132              	.set CYFLD_UDB_BCTL0_SLEEP_TEST__SIZE, 0x00000001
 8133              	.set CYVAL_UDB_BCTL0_SLEEP_TEST_DISABLE, 0x00000000
 8134              	.set CYVAL_UDB_BCTL0_SLEEP_TEST_ENABLE, 0x00000001
 8135              	.set CYREG_UDB_BCTL0_QCLK_EN1, 0x400f6012
 8136              	.set CYREG_UDB_BCTL0_QCLK_EN2, 0x400f6014
 8137              	.set CYREG_UDB_BCTL0_QCLK_EN3, 0x400f6016
 8138              	.set CYDEV_UDB_UDB_BASE, 0x400f7000
 8139              	.set CYDEV_UDB_UDB_SIZE, 0x00001000
 8140              	.set CYREG_UDB_UDB_BANK_CTL, 0x400f7000
 8141              	.set CYFLD_UDB_UDB_DIS_COR__OFFSET, 0x00000000
 8142              	.set CYFLD_UDB_UDB_DIS_COR__SIZE, 0x00000001
 8143              	.set CYVAL_UDB_UDB_DIS_COR_NORMAL, 0x00000000
 8144              	.set CYVAL_UDB_UDB_DIS_COR_DISABLE, 0x00000001
 8145              	.set CYFLD_UDB_UDB_ROUTE_EN__OFFSET, 0x00000001
 8146              	.set CYFLD_UDB_UDB_ROUTE_EN__SIZE, 0x00000001
 8147              	.set CYVAL_UDB_UDB_ROUTE_EN_DISABLE, 0x00000000
 8148              	.set CYVAL_UDB_UDB_ROUTE_EN_ENABLE, 0x00000001
 8149              	.set CYFLD_UDB_UDB_BANK_EN__OFFSET, 0x00000002
 8150              	.set CYFLD_UDB_UDB_BANK_EN__SIZE, 0x00000001
 8151              	.set CYVAL_UDB_UDB_BANK_EN_DISABLE, 0x00000000
 8152              	.set CYVAL_UDB_UDB_BANK_EN_ENABLE, 0x00000001
 8153              	.set CYFLD_UDB_UDB_LOCK__OFFSET, 0x00000003
 8154              	.set CYFLD_UDB_UDB_LOCK__SIZE, 0x00000001
 8155              	.set CYVAL_UDB_UDB_LOCK_MUTABLE, 0x00000000
 8156              	.set CYVAL_UDB_UDB_LOCK_LOCKED, 0x00000001
 8157              	.set CYFLD_UDB_UDB_PIPE__OFFSET, 0x00000004
 8158              	.set CYFLD_UDB_UDB_PIPE__SIZE, 0x00000001
 8159              	.set CYVAL_UDB_UDB_PIPE_BYPASS, 0x00000000
 8160              	.set CYVAL_UDB_UDB_PIPE_PIPELINED, 0x00000001
 8161              	.set CYFLD_UDB_UDB_GLBL_WR__OFFSET, 0x00000007
 8162              	.set CYFLD_UDB_UDB_GLBL_WR__SIZE, 0x00000001
 8163              	.set CYVAL_UDB_UDB_GLBL_WR_DISABLE, 0x00000000
 8164              	.set CYVAL_UDB_UDB_GLBL_WR_ENABLE, 0x00000001
 8165              	.set CYREG_UDB_UDB_WAIT_CFG, 0x400f7001
 8166              	.set CYFLD_UDB_UDB_RD_CFG_WAIT__OFFSET, 0x00000000
 8167              	.set CYFLD_UDB_UDB_RD_CFG_WAIT__SIZE, 0x00000002
 8168              	.set CYVAL_UDB_UDB_RD_CFG_WAIT_SIX_WAITS, 0x00000000
 8169              	.set CYVAL_UDB_UDB_RD_CFG_WAIT_FIVE_WAITS, 0x00000001
 8170              	.set CYVAL_UDB_UDB_RD_CFG_WAIT_FOUR_WAITS, 0x00000002
 8171              	.set CYVAL_UDB_UDB_RD_CFG_WAIT_TWO_WAITS, 0x00000003
 8172              	.set CYFLD_UDB_UDB_WR_CFG_WAIT__OFFSET, 0x00000002
 8173              	.set CYFLD_UDB_UDB_WR_CFG_WAIT__SIZE, 0x00000002
 8174              	.set CYVAL_UDB_UDB_WR_CFG_WAIT_TWO_WAITS, 0x00000000
 8175              	.set CYVAL_UDB_UDB_WR_CFG_WAIT_THREE_WAITS, 0x00000001
 8176              	.set CYVAL_UDB_UDB_WR_CFG_WAIT_FOUR_WAITS, 0x00000002
 8177              	.set CYVAL_UDB_UDB_WR_CFG_WAIT_ILLEGAL, 0x00000003
 8178              	.set CYFLD_UDB_UDB_RD_WRK_WAIT__OFFSET, 0x00000004
 8179              	.set CYFLD_UDB_UDB_RD_WRK_WAIT__SIZE, 0x00000002
 8180              	.set CYVAL_UDB_UDB_RD_WRK_WAIT_TWO_WAITS, 0x00000000
 8181              	.set CYVAL_UDB_UDB_RD_WRK_WAIT_THREE_WAITS, 0x00000001
 8182              	.set CYVAL_UDB_UDB_RD_WRK_WAIT_FOUR_WAITS, 0x00000002
 8183              	.set CYVAL_UDB_UDB_RD_WRK_WAIT_ILLEGAL, 0x00000003
 8184              	.set CYFLD_UDB_UDB_WR_WRK_WAIT__OFFSET, 0x00000006
 8185              	.set CYFLD_UDB_UDB_WR_WRK_WAIT__SIZE, 0x00000002
 8186              	.set CYVAL_UDB_UDB_WR_WRK_WAIT_TWO_WAITS, 0x00000000
 8187              	.set CYVAL_UDB_UDB_WR_WRK_WAIT_THREE_WAITS, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 145


 8188              	.set CYVAL_UDB_UDB_WR_WRK_WAIT_FOUR_WAITS, 0x00000002
 8189              	.set CYVAL_UDB_UDB_WR_WRK_WAIT_ILLEGAL, 0x00000003
 8190              	.set CYREG_UDB_UDB_INT_CLK_CTL, 0x400f701c
 8191              	.set CYFLD_UDB_UDB_INT_CLK_ENABLE__OFFSET, 0x00000000
 8192              	.set CYFLD_UDB_UDB_INT_CLK_ENABLE__SIZE, 0x00000001
 8193              	.set CYREG_UDB_UDB_TR_CLK_CTL, 0x400f7020
 8194              	.set CYFLD_UDB_UDB_TR_CLOCK_ENABLE__OFFSET, 0x00000000
 8195              	.set CYFLD_UDB_UDB_TR_CLOCK_ENABLE__SIZE, 0x00000001
 8196              	.set CYREG_UDB_UDB_TR_CFG, 0x400f7100
 8197              	.set CYFLD_UDB_UDB_TR_MODE_CFG__OFFSET, 0x00000000
 8198              	.set CYFLD_UDB_UDB_TR_MODE_CFG__SIZE, 0x00000020
 8199              	.set CYREG_UDB_INT_CFG, 0x400f8000
 8200              	.set CYFLD_UDB_INT_MODE_CFG__OFFSET, 0x00000000
 8201              	.set CYFLD_UDB_INT_MODE_CFG__SIZE, 0x00000011
 8202              	.set CYVAL_UDB_INT_MODE_CFG_LEVEL, 0x00000000
 8203              	.set CYVAL_UDB_INT_MODE_CFG_PULSE, 0x00000001
 8204              	.set CYDEV_CPUSS_BASE, 0x40100000
 8205              	.set CYDEV_CPUSS_SIZE, 0x00001000
 8206              	.set CYREG_CPUSS_CONFIG, 0x40100000
 8207              	.set CYFLD_CPUSS_VECT_IN_RAM__OFFSET, 0x00000000
 8208              	.set CYFLD_CPUSS_VECT_IN_RAM__SIZE, 0x00000001
 8209              	.set CYREG_CPUSS_SYSREQ, 0x40100004
 8210              	.set CYFLD_CPUSS_SYSCALL_COMMAND__OFFSET, 0x00000000
 8211              	.set CYFLD_CPUSS_SYSCALL_COMMAND__SIZE, 0x00000010
 8212              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__OFFSET, 0x0000001b
 8213              	.set CYFLD_CPUSS_DIS_RESET_VECT_REL__SIZE, 0x00000001
 8214              	.set CYFLD_CPUSS_PRIVILEGED__OFFSET, 0x0000001c
 8215              	.set CYFLD_CPUSS_PRIVILEGED__SIZE, 0x00000001
 8216              	.set CYFLD_CPUSS_ROM_ACCESS_EN__OFFSET, 0x0000001d
 8217              	.set CYFLD_CPUSS_ROM_ACCESS_EN__SIZE, 0x00000001
 8218              	.set CYFLD_CPUSS_HMASTER_0__OFFSET, 0x0000001e
 8219              	.set CYFLD_CPUSS_HMASTER_0__SIZE, 0x00000001
 8220              	.set CYFLD_CPUSS_SYSCALL_REQ__OFFSET, 0x0000001f
 8221              	.set CYFLD_CPUSS_SYSCALL_REQ__SIZE, 0x00000001
 8222              	.set CYREG_CPUSS_SYSARG, 0x40100008
 8223              	.set CYFLD_CPUSS_SYSCALL_ARG__OFFSET, 0x00000000
 8224              	.set CYFLD_CPUSS_SYSCALL_ARG__SIZE, 0x00000020
 8225              	.set CYREG_CPUSS_PROTECTION, 0x4010000c
 8226              	.set CYFLD_CPUSS_PROTECTION_MODE__OFFSET, 0x00000000
 8227              	.set CYFLD_CPUSS_PROTECTION_MODE__SIZE, 0x00000004
 8228              	.set CYFLD_CPUSS_FLASH_LOCK__OFFSET, 0x0000001e
 8229              	.set CYFLD_CPUSS_FLASH_LOCK__SIZE, 0x00000001
 8230              	.set CYFLD_CPUSS_PROTECTION_LOCK__OFFSET, 0x0000001f
 8231              	.set CYFLD_CPUSS_PROTECTION_LOCK__SIZE, 0x00000001
 8232              	.set CYREG_CPUSS_PRIV_ROM, 0x40100010
 8233              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__OFFSET, 0x00000000
 8234              	.set CYFLD_CPUSS_BROM_PROT_LIMIT__SIZE, 0x00000008
 8235              	.set CYREG_CPUSS_PRIV_RAM, 0x40100014
 8236              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__OFFSET, 0x00000000
 8237              	.set CYFLD_CPUSS_RAM_PROT_LIMIT__SIZE, 0x00000009
 8238              	.set CYREG_CPUSS_PRIV_FLASH, 0x40100018
 8239              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__OFFSET, 0x00000000
 8240              	.set CYFLD_CPUSS_FLASH_PROT_LIMIT__SIZE, 0x0000000b
 8241              	.set CYREG_CPUSS_WOUNDING, 0x4010001c
 8242              	.set CYFLD_CPUSS_RAM_WOUND__OFFSET, 0x00000010
 8243              	.set CYFLD_CPUSS_RAM_WOUND__SIZE, 0x00000003
 8244              	.set CYFLD_CPUSS_FLASH_WOUND__OFFSET, 0x00000014
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 146


 8245              	.set CYFLD_CPUSS_FLASH_WOUND__SIZE, 0x00000003
 8246              	.set CYREG_CPUSS_INT_SEL, 0x40100020
 8247              	.set CYFLD_CPUSS_DSI__OFFSET, 0x00000000
 8248              	.set CYFLD_CPUSS_DSI__SIZE, 0x00000020
 8249              	.set CYREG_CPUSS_INT_MODE, 0x40100024
 8250              	.set CYFLD_CPUSS_DSI_INT_PULSE__OFFSET, 0x00000000
 8251              	.set CYFLD_CPUSS_DSI_INT_PULSE__SIZE, 0x00000020
 8252              	.set CYREG_CPUSS_NMI_MODE, 0x40100028
 8253              	.set CYFLD_CPUSS_DSI_NMI_PULSE__OFFSET, 0x00000000
 8254              	.set CYFLD_CPUSS_DSI_NMI_PULSE__SIZE, 0x00000001
 8255              	.set CYREG_CPUSS_FLASH_CTL, 0x40100030
 8256              	.set CYFLD_CPUSS_FLASH_WS__OFFSET, 0x00000000
 8257              	.set CYFLD_CPUSS_FLASH_WS__SIZE, 0x00000002
 8258              	.set CYFLD_CPUSS_PREF_EN__OFFSET, 0x00000004
 8259              	.set CYFLD_CPUSS_PREF_EN__SIZE, 0x00000001
 8260              	.set CYFLD_CPUSS_FLASH_INVALIDATE__OFFSET, 0x00000008
 8261              	.set CYFLD_CPUSS_FLASH_INVALIDATE__SIZE, 0x00000001
 8262              	.set CYFLD_CPUSS_ARB__OFFSET, 0x00000010
 8263              	.set CYFLD_CPUSS_ARB__SIZE, 0x00000002
 8264              	.set CYREG_CPUSS_ROM_CTL, 0x40100034
 8265              	.set CYFLD_CPUSS_ROM_WS__OFFSET, 0x00000000
 8266              	.set CYFLD_CPUSS_ROM_WS__SIZE, 0x00000001
 8267              	.set CYREG_CPUSS_RAM_CTL, 0x40100038
 8268              	.set CYREG_CPUSS_DMAC_CTL, 0x4010003c
 8269              	.set CYREG_CPUSS_SL_CTL0, 0x40100100
 8270              	.set CYREG_CPUSS_SL_CTL1, 0x40100104
 8271              	.set CYREG_CPUSS_SL_CTL2, 0x40100108
 8272              	.set CYDEV_DMAC_BASE, 0x40101000
 8273              	.set CYDEV_DMAC_SIZE, 0x00001000
 8274              	.set CYREG_DMAC_CTL, 0x40101000
 8275              	.set CYFLD_DMAC_ENABLED__OFFSET, 0x0000001f
 8276              	.set CYFLD_DMAC_ENABLED__SIZE, 0x00000001
 8277              	.set CYREG_DMAC_STATUS, 0x40101010
 8278              	.set CYFLD_DMAC_DATA_NR__OFFSET, 0x00000000
 8279              	.set CYFLD_DMAC_DATA_NR__SIZE, 0x00000010
 8280              	.set CYFLD_DMAC_CH_ADDR__OFFSET, 0x00000010
 8281              	.set CYFLD_DMAC_CH_ADDR__SIZE, 0x00000005
 8282              	.set CYFLD_DMAC_STATE__OFFSET, 0x00000018
 8283              	.set CYFLD_DMAC_STATE__SIZE, 0x00000003
 8284              	.set CYFLD_DMAC_PRIO__OFFSET, 0x0000001c
 8285              	.set CYFLD_DMAC_PRIO__SIZE, 0x00000002
 8286              	.set CYFLD_DMAC_PING_PONG__OFFSET, 0x0000001e
 8287              	.set CYFLD_DMAC_PING_PONG__SIZE, 0x00000001
 8288              	.set CYFLD_DMAC_ACTIVE__OFFSET, 0x0000001f
 8289              	.set CYFLD_DMAC_ACTIVE__SIZE, 0x00000001
 8290              	.set CYREG_DMAC_STATUS_SRC_ADDR, 0x40101014
 8291              	.set CYFLD_DMAC_ADDR__OFFSET, 0x00000000
 8292              	.set CYFLD_DMAC_ADDR__SIZE, 0x00000020
 8293              	.set CYREG_DMAC_STATUS_DST_ADDR, 0x40101018
 8294              	.set CYREG_DMAC_STATUS_CH_ACT, 0x4010101c
 8295              	.set CYFLD_DMAC_CH__OFFSET, 0x00000000
 8296              	.set CYFLD_DMAC_CH__SIZE, 0x00000020
 8297              	.set CYREG_DMAC_CH_CTL0, 0x40101080
 8298              	.set CYREG_DMAC_CH_CTL1, 0x40101084
 8299              	.set CYREG_DMAC_CH_CTL2, 0x40101088
 8300              	.set CYREG_DMAC_CH_CTL3, 0x4010108c
 8301              	.set CYREG_DMAC_CH_CTL4, 0x40101090
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 147


 8302              	.set CYREG_DMAC_CH_CTL5, 0x40101094
 8303              	.set CYREG_DMAC_CH_CTL6, 0x40101098
 8304              	.set CYREG_DMAC_CH_CTL7, 0x4010109c
 8305              	.set CYREG_DMAC_CH_CTL8, 0x401010a0
 8306              	.set CYREG_DMAC_CH_CTL9, 0x401010a4
 8307              	.set CYREG_DMAC_CH_CTL10, 0x401010a8
 8308              	.set CYREG_DMAC_CH_CTL11, 0x401010ac
 8309              	.set CYREG_DMAC_CH_CTL12, 0x401010b0
 8310              	.set CYREG_DMAC_CH_CTL13, 0x401010b4
 8311              	.set CYREG_DMAC_CH_CTL14, 0x401010b8
 8312              	.set CYREG_DMAC_CH_CTL15, 0x401010bc
 8313              	.set CYREG_DMAC_CH_CTL16, 0x401010c0
 8314              	.set CYREG_DMAC_CH_CTL17, 0x401010c4
 8315              	.set CYREG_DMAC_CH_CTL18, 0x401010c8
 8316              	.set CYREG_DMAC_CH_CTL19, 0x401010cc
 8317              	.set CYREG_DMAC_CH_CTL20, 0x401010d0
 8318              	.set CYREG_DMAC_CH_CTL21, 0x401010d4
 8319              	.set CYREG_DMAC_CH_CTL22, 0x401010d8
 8320              	.set CYREG_DMAC_CH_CTL23, 0x401010dc
 8321              	.set CYREG_DMAC_CH_CTL24, 0x401010e0
 8322              	.set CYREG_DMAC_CH_CTL25, 0x401010e4
 8323              	.set CYREG_DMAC_CH_CTL26, 0x401010e8
 8324              	.set CYREG_DMAC_CH_CTL27, 0x401010ec
 8325              	.set CYREG_DMAC_CH_CTL28, 0x401010f0
 8326              	.set CYREG_DMAC_CH_CTL29, 0x401010f4
 8327              	.set CYREG_DMAC_CH_CTL30, 0x401010f8
 8328              	.set CYREG_DMAC_CH_CTL31, 0x401010fc
 8329              	.set CYREG_DMAC_INTR, 0x401017f0
 8330              	.set CYREG_DMAC_INTR_SET, 0x401017f4
 8331              	.set CYREG_DMAC_INTR_MASK, 0x401017f8
 8332              	.set CYREG_DMAC_INTR_MASKED, 0x401017fc
 8333              	.set CYDEV_DMAC_DESCR0_BASE, 0x40101800
 8334              	.set CYDEV_DMAC_DESCR0_SIZE, 0x00000020
 8335              	.set CYREG_DMAC_DESCR0_PING_SRC, 0x40101800
 8336              	.set CYFLD_DMAC_DESCR_ADDR__OFFSET, 0x00000000
 8337              	.set CYFLD_DMAC_DESCR_ADDR__SIZE, 0x00000020
 8338              	.set CYREG_DMAC_DESCR0_PING_DST, 0x40101804
 8339              	.set CYREG_DMAC_DESCR0_PING_CTL, 0x40101808
 8340              	.set CYFLD_DMAC_DESCR_DATA_NR__OFFSET, 0x00000000
 8341              	.set CYFLD_DMAC_DESCR_DATA_NR__SIZE, 0x00000010
 8342              	.set CYFLD_DMAC_DESCR_DATA_SIZE__OFFSET, 0x00000010
 8343              	.set CYFLD_DMAC_DESCR_DATA_SIZE__SIZE, 0x00000002
 8344              	.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__OFFSET, 0x00000014
 8345              	.set CYFLD_DMAC_DESCR_DST_TRANSFER_SIZE__SIZE, 0x00000001
 8346              	.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__OFFSET, 0x00000015
 8347              	.set CYFLD_DMAC_DESCR_DST_ADDR_INCR__SIZE, 0x00000001
 8348              	.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__OFFSET, 0x00000016
 8349              	.set CYFLD_DMAC_DESCR_SRC_TRANSFER_SIZE__SIZE, 0x00000001
 8350              	.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__OFFSET, 0x00000017
 8351              	.set CYFLD_DMAC_DESCR_SRC_ADDR_INCR__SIZE, 0x00000001
 8352              	.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__OFFSET, 0x00000018
 8353              	.set CYFLD_DMAC_DESCR_WAIT_FOR_DEACT__SIZE, 0x00000002
 8354              	.set CYFLD_DMAC_DESCR_INV_DESCR__OFFSET, 0x0000001a
 8355              	.set CYFLD_DMAC_DESCR_INV_DESCR__SIZE, 0x00000001
 8356              	.set CYFLD_DMAC_DESCR_SET_CAUSE__OFFSET, 0x0000001b
 8357              	.set CYFLD_DMAC_DESCR_SET_CAUSE__SIZE, 0x00000001
 8358              	.set CYFLD_DMAC_DESCR_PREEMPTABLE__OFFSET, 0x0000001c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 148


 8359              	.set CYFLD_DMAC_DESCR_PREEMPTABLE__SIZE, 0x00000001
 8360              	.set CYFLD_DMAC_DESCR_FLIPPING__OFFSET, 0x0000001d
 8361              	.set CYFLD_DMAC_DESCR_FLIPPING__SIZE, 0x00000001
 8362              	.set CYFLD_DMAC_DESCR_OPCODE__OFFSET, 0x0000001e
 8363              	.set CYFLD_DMAC_DESCR_OPCODE__SIZE, 0x00000002
 8364              	.set CYREG_DMAC_DESCR0_PING_STATUS, 0x4010180c
 8365              	.set CYFLD_DMAC_DESCR_CURR_DATA_NR__OFFSET, 0x00000000
 8366              	.set CYFLD_DMAC_DESCR_CURR_DATA_NR__SIZE, 0x00000010
 8367              	.set CYFLD_DMAC_DESCR_RESPONSE__OFFSET, 0x00000010
 8368              	.set CYFLD_DMAC_DESCR_RESPONSE__SIZE, 0x00000003
 8369              	.set CYFLD_DMAC_DESCR_VALID__OFFSET, 0x0000001f
 8370              	.set CYFLD_DMAC_DESCR_VALID__SIZE, 0x00000001
 8371              	.set CYREG_DMAC_DESCR0_PONG_SRC, 0x40101810
 8372              	.set CYREG_DMAC_DESCR0_PONG_DST, 0x40101814
 8373              	.set CYREG_DMAC_DESCR0_PONG_CTL, 0x40101818
 8374              	.set CYREG_DMAC_DESCR0_PONG_STATUS, 0x4010181c
 8375              	.set CYDEV_DMAC_DESCR1_BASE, 0x40101820
 8376              	.set CYDEV_DMAC_DESCR1_SIZE, 0x00000020
 8377              	.set CYREG_DMAC_DESCR1_PING_SRC, 0x40101820
 8378              	.set CYREG_DMAC_DESCR1_PING_DST, 0x40101824
 8379              	.set CYREG_DMAC_DESCR1_PING_CTL, 0x40101828
 8380              	.set CYREG_DMAC_DESCR1_PING_STATUS, 0x4010182c
 8381              	.set CYREG_DMAC_DESCR1_PONG_SRC, 0x40101830
 8382              	.set CYREG_DMAC_DESCR1_PONG_DST, 0x40101834
 8383              	.set CYREG_DMAC_DESCR1_PONG_CTL, 0x40101838
 8384              	.set CYREG_DMAC_DESCR1_PONG_STATUS, 0x4010183c
 8385              	.set CYDEV_DMAC_DESCR2_BASE, 0x40101840
 8386              	.set CYDEV_DMAC_DESCR2_SIZE, 0x00000020
 8387              	.set CYREG_DMAC_DESCR2_PING_SRC, 0x40101840
 8388              	.set CYREG_DMAC_DESCR2_PING_DST, 0x40101844
 8389              	.set CYREG_DMAC_DESCR2_PING_CTL, 0x40101848
 8390              	.set CYREG_DMAC_DESCR2_PING_STATUS, 0x4010184c
 8391              	.set CYREG_DMAC_DESCR2_PONG_SRC, 0x40101850
 8392              	.set CYREG_DMAC_DESCR2_PONG_DST, 0x40101854
 8393              	.set CYREG_DMAC_DESCR2_PONG_CTL, 0x40101858
 8394              	.set CYREG_DMAC_DESCR2_PONG_STATUS, 0x4010185c
 8395              	.set CYDEV_DMAC_DESCR3_BASE, 0x40101860
 8396              	.set CYDEV_DMAC_DESCR3_SIZE, 0x00000020
 8397              	.set CYREG_DMAC_DESCR3_PING_SRC, 0x40101860
 8398              	.set CYREG_DMAC_DESCR3_PING_DST, 0x40101864
 8399              	.set CYREG_DMAC_DESCR3_PING_CTL, 0x40101868
 8400              	.set CYREG_DMAC_DESCR3_PING_STATUS, 0x4010186c
 8401              	.set CYREG_DMAC_DESCR3_PONG_SRC, 0x40101870
 8402              	.set CYREG_DMAC_DESCR3_PONG_DST, 0x40101874
 8403              	.set CYREG_DMAC_DESCR3_PONG_CTL, 0x40101878
 8404              	.set CYREG_DMAC_DESCR3_PONG_STATUS, 0x4010187c
 8405              	.set CYDEV_DMAC_DESCR4_BASE, 0x40101880
 8406              	.set CYDEV_DMAC_DESCR4_SIZE, 0x00000020
 8407              	.set CYREG_DMAC_DESCR4_PING_SRC, 0x40101880
 8408              	.set CYREG_DMAC_DESCR4_PING_DST, 0x40101884
 8409              	.set CYREG_DMAC_DESCR4_PING_CTL, 0x40101888
 8410              	.set CYREG_DMAC_DESCR4_PING_STATUS, 0x4010188c
 8411              	.set CYREG_DMAC_DESCR4_PONG_SRC, 0x40101890
 8412              	.set CYREG_DMAC_DESCR4_PONG_DST, 0x40101894
 8413              	.set CYREG_DMAC_DESCR4_PONG_CTL, 0x40101898
 8414              	.set CYREG_DMAC_DESCR4_PONG_STATUS, 0x4010189c
 8415              	.set CYDEV_DMAC_DESCR5_BASE, 0x401018a0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 149


 8416              	.set CYDEV_DMAC_DESCR5_SIZE, 0x00000020
 8417              	.set CYREG_DMAC_DESCR5_PING_SRC, 0x401018a0
 8418              	.set CYREG_DMAC_DESCR5_PING_DST, 0x401018a4
 8419              	.set CYREG_DMAC_DESCR5_PING_CTL, 0x401018a8
 8420              	.set CYREG_DMAC_DESCR5_PING_STATUS, 0x401018ac
 8421              	.set CYREG_DMAC_DESCR5_PONG_SRC, 0x401018b0
 8422              	.set CYREG_DMAC_DESCR5_PONG_DST, 0x401018b4
 8423              	.set CYREG_DMAC_DESCR5_PONG_CTL, 0x401018b8
 8424              	.set CYREG_DMAC_DESCR5_PONG_STATUS, 0x401018bc
 8425              	.set CYDEV_DMAC_DESCR6_BASE, 0x401018c0
 8426              	.set CYDEV_DMAC_DESCR6_SIZE, 0x00000020
 8427              	.set CYREG_DMAC_DESCR6_PING_SRC, 0x401018c0
 8428              	.set CYREG_DMAC_DESCR6_PING_DST, 0x401018c4
 8429              	.set CYREG_DMAC_DESCR6_PING_CTL, 0x401018c8
 8430              	.set CYREG_DMAC_DESCR6_PING_STATUS, 0x401018cc
 8431              	.set CYREG_DMAC_DESCR6_PONG_SRC, 0x401018d0
 8432              	.set CYREG_DMAC_DESCR6_PONG_DST, 0x401018d4
 8433              	.set CYREG_DMAC_DESCR6_PONG_CTL, 0x401018d8
 8434              	.set CYREG_DMAC_DESCR6_PONG_STATUS, 0x401018dc
 8435              	.set CYDEV_DMAC_DESCR7_BASE, 0x401018e0
 8436              	.set CYDEV_DMAC_DESCR7_SIZE, 0x00000020
 8437              	.set CYREG_DMAC_DESCR7_PING_SRC, 0x401018e0
 8438              	.set CYREG_DMAC_DESCR7_PING_DST, 0x401018e4
 8439              	.set CYREG_DMAC_DESCR7_PING_CTL, 0x401018e8
 8440              	.set CYREG_DMAC_DESCR7_PING_STATUS, 0x401018ec
 8441              	.set CYREG_DMAC_DESCR7_PONG_SRC, 0x401018f0
 8442              	.set CYREG_DMAC_DESCR7_PONG_DST, 0x401018f4
 8443              	.set CYREG_DMAC_DESCR7_PONG_CTL, 0x401018f8
 8444              	.set CYREG_DMAC_DESCR7_PONG_STATUS, 0x401018fc
 8445              	.set CYDEV_DMAC_DESCR8_BASE, 0x40101900
 8446              	.set CYDEV_DMAC_DESCR8_SIZE, 0x00000020
 8447              	.set CYREG_DMAC_DESCR8_PING_SRC, 0x40101900
 8448              	.set CYREG_DMAC_DESCR8_PING_DST, 0x40101904
 8449              	.set CYREG_DMAC_DESCR8_PING_CTL, 0x40101908
 8450              	.set CYREG_DMAC_DESCR8_PING_STATUS, 0x4010190c
 8451              	.set CYREG_DMAC_DESCR8_PONG_SRC, 0x40101910
 8452              	.set CYREG_DMAC_DESCR8_PONG_DST, 0x40101914
 8453              	.set CYREG_DMAC_DESCR8_PONG_CTL, 0x40101918
 8454              	.set CYREG_DMAC_DESCR8_PONG_STATUS, 0x4010191c
 8455              	.set CYDEV_DMAC_DESCR9_BASE, 0x40101920
 8456              	.set CYDEV_DMAC_DESCR9_SIZE, 0x00000020
 8457              	.set CYREG_DMAC_DESCR9_PING_SRC, 0x40101920
 8458              	.set CYREG_DMAC_DESCR9_PING_DST, 0x40101924
 8459              	.set CYREG_DMAC_DESCR9_PING_CTL, 0x40101928
 8460              	.set CYREG_DMAC_DESCR9_PING_STATUS, 0x4010192c
 8461              	.set CYREG_DMAC_DESCR9_PONG_SRC, 0x40101930
 8462              	.set CYREG_DMAC_DESCR9_PONG_DST, 0x40101934
 8463              	.set CYREG_DMAC_DESCR9_PONG_CTL, 0x40101938
 8464              	.set CYREG_DMAC_DESCR9_PONG_STATUS, 0x4010193c
 8465              	.set CYDEV_DMAC_DESCR10_BASE, 0x40101940
 8466              	.set CYDEV_DMAC_DESCR10_SIZE, 0x00000020
 8467              	.set CYREG_DMAC_DESCR10_PING_SRC, 0x40101940
 8468              	.set CYREG_DMAC_DESCR10_PING_DST, 0x40101944
 8469              	.set CYREG_DMAC_DESCR10_PING_CTL, 0x40101948
 8470              	.set CYREG_DMAC_DESCR10_PING_STATUS, 0x4010194c
 8471              	.set CYREG_DMAC_DESCR10_PONG_SRC, 0x40101950
 8472              	.set CYREG_DMAC_DESCR10_PONG_DST, 0x40101954
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 150


 8473              	.set CYREG_DMAC_DESCR10_PONG_CTL, 0x40101958
 8474              	.set CYREG_DMAC_DESCR10_PONG_STATUS, 0x4010195c
 8475              	.set CYDEV_DMAC_DESCR11_BASE, 0x40101960
 8476              	.set CYDEV_DMAC_DESCR11_SIZE, 0x00000020
 8477              	.set CYREG_DMAC_DESCR11_PING_SRC, 0x40101960
 8478              	.set CYREG_DMAC_DESCR11_PING_DST, 0x40101964
 8479              	.set CYREG_DMAC_DESCR11_PING_CTL, 0x40101968
 8480              	.set CYREG_DMAC_DESCR11_PING_STATUS, 0x4010196c
 8481              	.set CYREG_DMAC_DESCR11_PONG_SRC, 0x40101970
 8482              	.set CYREG_DMAC_DESCR11_PONG_DST, 0x40101974
 8483              	.set CYREG_DMAC_DESCR11_PONG_CTL, 0x40101978
 8484              	.set CYREG_DMAC_DESCR11_PONG_STATUS, 0x4010197c
 8485              	.set CYDEV_DMAC_DESCR12_BASE, 0x40101980
 8486              	.set CYDEV_DMAC_DESCR12_SIZE, 0x00000020
 8487              	.set CYREG_DMAC_DESCR12_PING_SRC, 0x40101980
 8488              	.set CYREG_DMAC_DESCR12_PING_DST, 0x40101984
 8489              	.set CYREG_DMAC_DESCR12_PING_CTL, 0x40101988
 8490              	.set CYREG_DMAC_DESCR12_PING_STATUS, 0x4010198c
 8491              	.set CYREG_DMAC_DESCR12_PONG_SRC, 0x40101990
 8492              	.set CYREG_DMAC_DESCR12_PONG_DST, 0x40101994
 8493              	.set CYREG_DMAC_DESCR12_PONG_CTL, 0x40101998
 8494              	.set CYREG_DMAC_DESCR12_PONG_STATUS, 0x4010199c
 8495              	.set CYDEV_DMAC_DESCR13_BASE, 0x401019a0
 8496              	.set CYDEV_DMAC_DESCR13_SIZE, 0x00000020
 8497              	.set CYREG_DMAC_DESCR13_PING_SRC, 0x401019a0
 8498              	.set CYREG_DMAC_DESCR13_PING_DST, 0x401019a4
 8499              	.set CYREG_DMAC_DESCR13_PING_CTL, 0x401019a8
 8500              	.set CYREG_DMAC_DESCR13_PING_STATUS, 0x401019ac
 8501              	.set CYREG_DMAC_DESCR13_PONG_SRC, 0x401019b0
 8502              	.set CYREG_DMAC_DESCR13_PONG_DST, 0x401019b4
 8503              	.set CYREG_DMAC_DESCR13_PONG_CTL, 0x401019b8
 8504              	.set CYREG_DMAC_DESCR13_PONG_STATUS, 0x401019bc
 8505              	.set CYDEV_DMAC_DESCR14_BASE, 0x401019c0
 8506              	.set CYDEV_DMAC_DESCR14_SIZE, 0x00000020
 8507              	.set CYREG_DMAC_DESCR14_PING_SRC, 0x401019c0
 8508              	.set CYREG_DMAC_DESCR14_PING_DST, 0x401019c4
 8509              	.set CYREG_DMAC_DESCR14_PING_CTL, 0x401019c8
 8510              	.set CYREG_DMAC_DESCR14_PING_STATUS, 0x401019cc
 8511              	.set CYREG_DMAC_DESCR14_PONG_SRC, 0x401019d0
 8512              	.set CYREG_DMAC_DESCR14_PONG_DST, 0x401019d4
 8513              	.set CYREG_DMAC_DESCR14_PONG_CTL, 0x401019d8
 8514              	.set CYREG_DMAC_DESCR14_PONG_STATUS, 0x401019dc
 8515              	.set CYDEV_DMAC_DESCR15_BASE, 0x401019e0
 8516              	.set CYDEV_DMAC_DESCR15_SIZE, 0x00000020
 8517              	.set CYREG_DMAC_DESCR15_PING_SRC, 0x401019e0
 8518              	.set CYREG_DMAC_DESCR15_PING_DST, 0x401019e4
 8519              	.set CYREG_DMAC_DESCR15_PING_CTL, 0x401019e8
 8520              	.set CYREG_DMAC_DESCR15_PING_STATUS, 0x401019ec
 8521              	.set CYREG_DMAC_DESCR15_PONG_SRC, 0x401019f0
 8522              	.set CYREG_DMAC_DESCR15_PONG_DST, 0x401019f4
 8523              	.set CYREG_DMAC_DESCR15_PONG_CTL, 0x401019f8
 8524              	.set CYREG_DMAC_DESCR15_PONG_STATUS, 0x401019fc
 8525              	.set CYDEV_DMAC_DESCR16_BASE, 0x40101a00
 8526              	.set CYDEV_DMAC_DESCR16_SIZE, 0x00000020
 8527              	.set CYREG_DMAC_DESCR16_PING_SRC, 0x40101a00
 8528              	.set CYREG_DMAC_DESCR16_PING_DST, 0x40101a04
 8529              	.set CYREG_DMAC_DESCR16_PING_CTL, 0x40101a08
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 151


 8530              	.set CYREG_DMAC_DESCR16_PING_STATUS, 0x40101a0c
 8531              	.set CYREG_DMAC_DESCR16_PONG_SRC, 0x40101a10
 8532              	.set CYREG_DMAC_DESCR16_PONG_DST, 0x40101a14
 8533              	.set CYREG_DMAC_DESCR16_PONG_CTL, 0x40101a18
 8534              	.set CYREG_DMAC_DESCR16_PONG_STATUS, 0x40101a1c
 8535              	.set CYDEV_DMAC_DESCR17_BASE, 0x40101a20
 8536              	.set CYDEV_DMAC_DESCR17_SIZE, 0x00000020
 8537              	.set CYREG_DMAC_DESCR17_PING_SRC, 0x40101a20
 8538              	.set CYREG_DMAC_DESCR17_PING_DST, 0x40101a24
 8539              	.set CYREG_DMAC_DESCR17_PING_CTL, 0x40101a28
 8540              	.set CYREG_DMAC_DESCR17_PING_STATUS, 0x40101a2c
 8541              	.set CYREG_DMAC_DESCR17_PONG_SRC, 0x40101a30
 8542              	.set CYREG_DMAC_DESCR17_PONG_DST, 0x40101a34
 8543              	.set CYREG_DMAC_DESCR17_PONG_CTL, 0x40101a38
 8544              	.set CYREG_DMAC_DESCR17_PONG_STATUS, 0x40101a3c
 8545              	.set CYDEV_DMAC_DESCR18_BASE, 0x40101a40
 8546              	.set CYDEV_DMAC_DESCR18_SIZE, 0x00000020
 8547              	.set CYREG_DMAC_DESCR18_PING_SRC, 0x40101a40
 8548              	.set CYREG_DMAC_DESCR18_PING_DST, 0x40101a44
 8549              	.set CYREG_DMAC_DESCR18_PING_CTL, 0x40101a48
 8550              	.set CYREG_DMAC_DESCR18_PING_STATUS, 0x40101a4c
 8551              	.set CYREG_DMAC_DESCR18_PONG_SRC, 0x40101a50
 8552              	.set CYREG_DMAC_DESCR18_PONG_DST, 0x40101a54
 8553              	.set CYREG_DMAC_DESCR18_PONG_CTL, 0x40101a58
 8554              	.set CYREG_DMAC_DESCR18_PONG_STATUS, 0x40101a5c
 8555              	.set CYDEV_DMAC_DESCR19_BASE, 0x40101a60
 8556              	.set CYDEV_DMAC_DESCR19_SIZE, 0x00000020
 8557              	.set CYREG_DMAC_DESCR19_PING_SRC, 0x40101a60
 8558              	.set CYREG_DMAC_DESCR19_PING_DST, 0x40101a64
 8559              	.set CYREG_DMAC_DESCR19_PING_CTL, 0x40101a68
 8560              	.set CYREG_DMAC_DESCR19_PING_STATUS, 0x40101a6c
 8561              	.set CYREG_DMAC_DESCR19_PONG_SRC, 0x40101a70
 8562              	.set CYREG_DMAC_DESCR19_PONG_DST, 0x40101a74
 8563              	.set CYREG_DMAC_DESCR19_PONG_CTL, 0x40101a78
 8564              	.set CYREG_DMAC_DESCR19_PONG_STATUS, 0x40101a7c
 8565              	.set CYDEV_DMAC_DESCR20_BASE, 0x40101a80
 8566              	.set CYDEV_DMAC_DESCR20_SIZE, 0x00000020
 8567              	.set CYREG_DMAC_DESCR20_PING_SRC, 0x40101a80
 8568              	.set CYREG_DMAC_DESCR20_PING_DST, 0x40101a84
 8569              	.set CYREG_DMAC_DESCR20_PING_CTL, 0x40101a88
 8570              	.set CYREG_DMAC_DESCR20_PING_STATUS, 0x40101a8c
 8571              	.set CYREG_DMAC_DESCR20_PONG_SRC, 0x40101a90
 8572              	.set CYREG_DMAC_DESCR20_PONG_DST, 0x40101a94
 8573              	.set CYREG_DMAC_DESCR20_PONG_CTL, 0x40101a98
 8574              	.set CYREG_DMAC_DESCR20_PONG_STATUS, 0x40101a9c
 8575              	.set CYDEV_DMAC_DESCR21_BASE, 0x40101aa0
 8576              	.set CYDEV_DMAC_DESCR21_SIZE, 0x00000020
 8577              	.set CYREG_DMAC_DESCR21_PING_SRC, 0x40101aa0
 8578              	.set CYREG_DMAC_DESCR21_PING_DST, 0x40101aa4
 8579              	.set CYREG_DMAC_DESCR21_PING_CTL, 0x40101aa8
 8580              	.set CYREG_DMAC_DESCR21_PING_STATUS, 0x40101aac
 8581              	.set CYREG_DMAC_DESCR21_PONG_SRC, 0x40101ab0
 8582              	.set CYREG_DMAC_DESCR21_PONG_DST, 0x40101ab4
 8583              	.set CYREG_DMAC_DESCR21_PONG_CTL, 0x40101ab8
 8584              	.set CYREG_DMAC_DESCR21_PONG_STATUS, 0x40101abc
 8585              	.set CYDEV_DMAC_DESCR22_BASE, 0x40101ac0
 8586              	.set CYDEV_DMAC_DESCR22_SIZE, 0x00000020
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 152


 8587              	.set CYREG_DMAC_DESCR22_PING_SRC, 0x40101ac0
 8588              	.set CYREG_DMAC_DESCR22_PING_DST, 0x40101ac4
 8589              	.set CYREG_DMAC_DESCR22_PING_CTL, 0x40101ac8
 8590              	.set CYREG_DMAC_DESCR22_PING_STATUS, 0x40101acc
 8591              	.set CYREG_DMAC_DESCR22_PONG_SRC, 0x40101ad0
 8592              	.set CYREG_DMAC_DESCR22_PONG_DST, 0x40101ad4
 8593              	.set CYREG_DMAC_DESCR22_PONG_CTL, 0x40101ad8
 8594              	.set CYREG_DMAC_DESCR22_PONG_STATUS, 0x40101adc
 8595              	.set CYDEV_DMAC_DESCR23_BASE, 0x40101ae0
 8596              	.set CYDEV_DMAC_DESCR23_SIZE, 0x00000020
 8597              	.set CYREG_DMAC_DESCR23_PING_SRC, 0x40101ae0
 8598              	.set CYREG_DMAC_DESCR23_PING_DST, 0x40101ae4
 8599              	.set CYREG_DMAC_DESCR23_PING_CTL, 0x40101ae8
 8600              	.set CYREG_DMAC_DESCR23_PING_STATUS, 0x40101aec
 8601              	.set CYREG_DMAC_DESCR23_PONG_SRC, 0x40101af0
 8602              	.set CYREG_DMAC_DESCR23_PONG_DST, 0x40101af4
 8603              	.set CYREG_DMAC_DESCR23_PONG_CTL, 0x40101af8
 8604              	.set CYREG_DMAC_DESCR23_PONG_STATUS, 0x40101afc
 8605              	.set CYDEV_DMAC_DESCR24_BASE, 0x40101b00
 8606              	.set CYDEV_DMAC_DESCR24_SIZE, 0x00000020
 8607              	.set CYREG_DMAC_DESCR24_PING_SRC, 0x40101b00
 8608              	.set CYREG_DMAC_DESCR24_PING_DST, 0x40101b04
 8609              	.set CYREG_DMAC_DESCR24_PING_CTL, 0x40101b08
 8610              	.set CYREG_DMAC_DESCR24_PING_STATUS, 0x40101b0c
 8611              	.set CYREG_DMAC_DESCR24_PONG_SRC, 0x40101b10
 8612              	.set CYREG_DMAC_DESCR24_PONG_DST, 0x40101b14
 8613              	.set CYREG_DMAC_DESCR24_PONG_CTL, 0x40101b18
 8614              	.set CYREG_DMAC_DESCR24_PONG_STATUS, 0x40101b1c
 8615              	.set CYDEV_DMAC_DESCR25_BASE, 0x40101b20
 8616              	.set CYDEV_DMAC_DESCR25_SIZE, 0x00000020
 8617              	.set CYREG_DMAC_DESCR25_PING_SRC, 0x40101b20
 8618              	.set CYREG_DMAC_DESCR25_PING_DST, 0x40101b24
 8619              	.set CYREG_DMAC_DESCR25_PING_CTL, 0x40101b28
 8620              	.set CYREG_DMAC_DESCR25_PING_STATUS, 0x40101b2c
 8621              	.set CYREG_DMAC_DESCR25_PONG_SRC, 0x40101b30
 8622              	.set CYREG_DMAC_DESCR25_PONG_DST, 0x40101b34
 8623              	.set CYREG_DMAC_DESCR25_PONG_CTL, 0x40101b38
 8624              	.set CYREG_DMAC_DESCR25_PONG_STATUS, 0x40101b3c
 8625              	.set CYDEV_DMAC_DESCR26_BASE, 0x40101b40
 8626              	.set CYDEV_DMAC_DESCR26_SIZE, 0x00000020
 8627              	.set CYREG_DMAC_DESCR26_PING_SRC, 0x40101b40
 8628              	.set CYREG_DMAC_DESCR26_PING_DST, 0x40101b44
 8629              	.set CYREG_DMAC_DESCR26_PING_CTL, 0x40101b48
 8630              	.set CYREG_DMAC_DESCR26_PING_STATUS, 0x40101b4c
 8631              	.set CYREG_DMAC_DESCR26_PONG_SRC, 0x40101b50
 8632              	.set CYREG_DMAC_DESCR26_PONG_DST, 0x40101b54
 8633              	.set CYREG_DMAC_DESCR26_PONG_CTL, 0x40101b58
 8634              	.set CYREG_DMAC_DESCR26_PONG_STATUS, 0x40101b5c
 8635              	.set CYDEV_DMAC_DESCR27_BASE, 0x40101b60
 8636              	.set CYDEV_DMAC_DESCR27_SIZE, 0x00000020
 8637              	.set CYREG_DMAC_DESCR27_PING_SRC, 0x40101b60
 8638              	.set CYREG_DMAC_DESCR27_PING_DST, 0x40101b64
 8639              	.set CYREG_DMAC_DESCR27_PING_CTL, 0x40101b68
 8640              	.set CYREG_DMAC_DESCR27_PING_STATUS, 0x40101b6c
 8641              	.set CYREG_DMAC_DESCR27_PONG_SRC, 0x40101b70
 8642              	.set CYREG_DMAC_DESCR27_PONG_DST, 0x40101b74
 8643              	.set CYREG_DMAC_DESCR27_PONG_CTL, 0x40101b78
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 153


 8644              	.set CYREG_DMAC_DESCR27_PONG_STATUS, 0x40101b7c
 8645              	.set CYDEV_DMAC_DESCR28_BASE, 0x40101b80
 8646              	.set CYDEV_DMAC_DESCR28_SIZE, 0x00000020
 8647              	.set CYREG_DMAC_DESCR28_PING_SRC, 0x40101b80
 8648              	.set CYREG_DMAC_DESCR28_PING_DST, 0x40101b84
 8649              	.set CYREG_DMAC_DESCR28_PING_CTL, 0x40101b88
 8650              	.set CYREG_DMAC_DESCR28_PING_STATUS, 0x40101b8c
 8651              	.set CYREG_DMAC_DESCR28_PONG_SRC, 0x40101b90
 8652              	.set CYREG_DMAC_DESCR28_PONG_DST, 0x40101b94
 8653              	.set CYREG_DMAC_DESCR28_PONG_CTL, 0x40101b98
 8654              	.set CYREG_DMAC_DESCR28_PONG_STATUS, 0x40101b9c
 8655              	.set CYDEV_DMAC_DESCR29_BASE, 0x40101ba0
 8656              	.set CYDEV_DMAC_DESCR29_SIZE, 0x00000020
 8657              	.set CYREG_DMAC_DESCR29_PING_SRC, 0x40101ba0
 8658              	.set CYREG_DMAC_DESCR29_PING_DST, 0x40101ba4
 8659              	.set CYREG_DMAC_DESCR29_PING_CTL, 0x40101ba8
 8660              	.set CYREG_DMAC_DESCR29_PING_STATUS, 0x40101bac
 8661              	.set CYREG_DMAC_DESCR29_PONG_SRC, 0x40101bb0
 8662              	.set CYREG_DMAC_DESCR29_PONG_DST, 0x40101bb4
 8663              	.set CYREG_DMAC_DESCR29_PONG_CTL, 0x40101bb8
 8664              	.set CYREG_DMAC_DESCR29_PONG_STATUS, 0x40101bbc
 8665              	.set CYDEV_DMAC_DESCR30_BASE, 0x40101bc0
 8666              	.set CYDEV_DMAC_DESCR30_SIZE, 0x00000020
 8667              	.set CYREG_DMAC_DESCR30_PING_SRC, 0x40101bc0
 8668              	.set CYREG_DMAC_DESCR30_PING_DST, 0x40101bc4
 8669              	.set CYREG_DMAC_DESCR30_PING_CTL, 0x40101bc8
 8670              	.set CYREG_DMAC_DESCR30_PING_STATUS, 0x40101bcc
 8671              	.set CYREG_DMAC_DESCR30_PONG_SRC, 0x40101bd0
 8672              	.set CYREG_DMAC_DESCR30_PONG_DST, 0x40101bd4
 8673              	.set CYREG_DMAC_DESCR30_PONG_CTL, 0x40101bd8
 8674              	.set CYREG_DMAC_DESCR30_PONG_STATUS, 0x40101bdc
 8675              	.set CYDEV_DMAC_DESCR31_BASE, 0x40101be0
 8676              	.set CYDEV_DMAC_DESCR31_SIZE, 0x00000020
 8677              	.set CYREG_DMAC_DESCR31_PING_SRC, 0x40101be0
 8678              	.set CYREG_DMAC_DESCR31_PING_DST, 0x40101be4
 8679              	.set CYREG_DMAC_DESCR31_PING_CTL, 0x40101be8
 8680              	.set CYREG_DMAC_DESCR31_PING_STATUS, 0x40101bec
 8681              	.set CYREG_DMAC_DESCR31_PONG_SRC, 0x40101bf0
 8682              	.set CYREG_DMAC_DESCR31_PONG_DST, 0x40101bf4
 8683              	.set CYREG_DMAC_DESCR31_PONG_CTL, 0x40101bf8
 8684              	.set CYREG_DMAC_DESCR31_PONG_STATUS, 0x40101bfc
 8685              	.set CYDEV_SPCIF_BASE, 0x40110000
 8686              	.set CYDEV_SPCIF_SIZE, 0x00010000
 8687              	.set CYREG_SPCIF_GEOMETRY, 0x40110000
 8688              	.set CYFLD_SPCIF_FLASH__OFFSET, 0x00000000
 8689              	.set CYFLD_SPCIF_FLASH__SIZE, 0x00000010
 8690              	.set CYFLD_SPCIF_SFLASH__OFFSET, 0x00000010
 8691              	.set CYFLD_SPCIF_SFLASH__SIZE, 0x00000004
 8692              	.set CYFLD_SPCIF_NUM_FLASH__OFFSET, 0x00000014
 8693              	.set CYFLD_SPCIF_NUM_FLASH__SIZE, 0x00000002
 8694              	.set CYFLD_SPCIF_FLASH_ROW__OFFSET, 0x00000016
 8695              	.set CYFLD_SPCIF_FLASH_ROW__SIZE, 0x00000002
 8696              	.set CYFLD_SPCIF_NVL__OFFSET, 0x00000018
 8697              	.set CYFLD_SPCIF_NVL__SIZE, 0x00000007
 8698              	.set CYFLD_SPCIF_DE_CPD_LP__OFFSET, 0x0000001f
 8699              	.set CYFLD_SPCIF_DE_CPD_LP__SIZE, 0x00000001
 8700              	.set CYREG_SPCIF_NVL_WR_DATA, 0x4011001c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 154


 8701              	.set CYFLD_SPCIF_DATA__OFFSET, 0x00000000
 8702              	.set CYFLD_SPCIF_DATA__SIZE, 0x00000008
 8703              	.set CYREG_SPCIF_INTR, 0x401107f0
 8704              	.set CYFLD_SPCIF_TIMER__OFFSET, 0x00000000
 8705              	.set CYFLD_SPCIF_TIMER__SIZE, 0x00000001
 8706              	.set CYREG_SPCIF_INTR_SET, 0x401107f4
 8707              	.set CYREG_SPCIF_INTR_MASK, 0x401107f8
 8708              	.set CYREG_SPCIF_INTR_MASKED, 0x401107fc
 8709              	.set CYDEV_TCPWM_BASE, 0x40200000
 8710              	.set CYDEV_TCPWM_SIZE, 0x00010000
 8711              	.set CYREG_TCPWM_CTRL, 0x40200000
 8712              	.set CYFLD_TCPWM_COUNTER_ENABLED__OFFSET, 0x00000000
 8713              	.set CYFLD_TCPWM_COUNTER_ENABLED__SIZE, 0x00000008
 8714              	.set CYREG_TCPWM_CMD, 0x40200008
 8715              	.set CYFLD_TCPWM_COUNTER_CAPTURE__OFFSET, 0x00000000
 8716              	.set CYFLD_TCPWM_COUNTER_CAPTURE__SIZE, 0x00000008
 8717              	.set CYFLD_TCPWM_COUNTER_RELOAD__OFFSET, 0x00000008
 8718              	.set CYFLD_TCPWM_COUNTER_RELOAD__SIZE, 0x00000008
 8719              	.set CYFLD_TCPWM_COUNTER_STOP__OFFSET, 0x00000010
 8720              	.set CYFLD_TCPWM_COUNTER_STOP__SIZE, 0x00000008
 8721              	.set CYFLD_TCPWM_COUNTER_START__OFFSET, 0x00000018
 8722              	.set CYFLD_TCPWM_COUNTER_START__SIZE, 0x00000008
 8723              	.set CYREG_TCPWM_INTR_CAUSE, 0x4020000c
 8724              	.set CYFLD_TCPWM_COUNTER_INT__OFFSET, 0x00000000
 8725              	.set CYFLD_TCPWM_COUNTER_INT__SIZE, 0x00000008
 8726              	.set CYDEV_TCPWM_CNT0_BASE, 0x40200100
 8727              	.set CYDEV_TCPWM_CNT0_SIZE, 0x00000040
 8728              	.set CYREG_TCPWM_CNT0_CTRL, 0x40200100
 8729              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__OFFSET, 0x00000000
 8730              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_CC__SIZE, 0x00000001
 8731              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__OFFSET, 0x00000001
 8732              	.set CYFLD_TCPWM_CNT_AUTO_RELOAD_PERIOD__SIZE, 0x00000001
 8733              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__OFFSET, 0x00000002
 8734              	.set CYFLD_TCPWM_CNT_PWM_SYNC_KILL__SIZE, 0x00000001
 8735              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__OFFSET, 0x00000003
 8736              	.set CYFLD_TCPWM_CNT_PWM_STOP_ON_KILL__SIZE, 0x00000001
 8737              	.set CYFLD_TCPWM_CNT_GENERIC__OFFSET, 0x00000008
 8738              	.set CYFLD_TCPWM_CNT_GENERIC__SIZE, 0x00000008
 8739              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY1, 0x00000000
 8740              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY2, 0x00000001
 8741              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY4, 0x00000002
 8742              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY8, 0x00000003
 8743              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY16, 0x00000004
 8744              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY32, 0x00000005
 8745              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY64, 0x00000006
 8746              	.set CYVAL_TCPWM_CNT_GENERIC_DIVBY128, 0x00000007
 8747              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__OFFSET, 0x00000010
 8748              	.set CYFLD_TCPWM_CNT_UP_DOWN_MODE__SIZE, 0x00000002
 8749              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UP, 0x00000000
 8750              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_DOWN, 0x00000001
 8751              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN1, 0x00000002
 8752              	.set CYVAL_TCPWM_CNT_UP_DOWN_MODE_COUNT_UPDN2, 0x00000003
 8753              	.set CYFLD_TCPWM_CNT_ONE_SHOT__OFFSET, 0x00000012
 8754              	.set CYFLD_TCPWM_CNT_ONE_SHOT__SIZE, 0x00000001
 8755              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__OFFSET, 0x00000014
 8756              	.set CYFLD_TCPWM_CNT_QUADRATURE_MODE__SIZE, 0x00000002
 8757              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X1, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 155


 8758              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X2, 0x00000001
 8759              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_X4, 0x00000002
 8760              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_OUT, 0x00000001
 8761              	.set CYVAL_TCPWM_CNT_QUADRATURE_MODE_INV_COMPL_OUT, 0x00000002
 8762              	.set CYFLD_TCPWM_CNT_MODE__OFFSET, 0x00000018
 8763              	.set CYFLD_TCPWM_CNT_MODE__SIZE, 0x00000003
 8764              	.set CYVAL_TCPWM_CNT_MODE_TIMER, 0x00000000
 8765              	.set CYVAL_TCPWM_CNT_MODE_CAPTURE, 0x00000002
 8766              	.set CYVAL_TCPWM_CNT_MODE_QUAD, 0x00000003
 8767              	.set CYVAL_TCPWM_CNT_MODE_PWM, 0x00000004
 8768              	.set CYVAL_TCPWM_CNT_MODE_PWM_DT, 0x00000005
 8769              	.set CYVAL_TCPWM_CNT_MODE_PWM_PR, 0x00000006
 8770              	.set CYREG_TCPWM_CNT0_STATUS, 0x40200104
 8771              	.set CYFLD_TCPWM_CNT_DOWN__OFFSET, 0x00000000
 8772              	.set CYFLD_TCPWM_CNT_DOWN__SIZE, 0x00000001
 8773              	.set CYFLD_TCPWM_CNT_RUNNING__OFFSET, 0x0000001f
 8774              	.set CYFLD_TCPWM_CNT_RUNNING__SIZE, 0x00000001
 8775              	.set CYREG_TCPWM_CNT0_COUNTER, 0x40200108
 8776              	.set CYFLD_TCPWM_CNT_COUNTER__OFFSET, 0x00000000
 8777              	.set CYFLD_TCPWM_CNT_COUNTER__SIZE, 0x00000010
 8778              	.set CYREG_TCPWM_CNT0_CC, 0x4020010c
 8779              	.set CYFLD_TCPWM_CNT_CC__OFFSET, 0x00000000
 8780              	.set CYFLD_TCPWM_CNT_CC__SIZE, 0x00000010
 8781              	.set CYREG_TCPWM_CNT0_CC_BUFF, 0x40200110
 8782              	.set CYREG_TCPWM_CNT0_PERIOD, 0x40200114
 8783              	.set CYFLD_TCPWM_CNT_PERIOD__OFFSET, 0x00000000
 8784              	.set CYFLD_TCPWM_CNT_PERIOD__SIZE, 0x00000010
 8785              	.set CYREG_TCPWM_CNT0_PERIOD_BUFF, 0x40200118
 8786              	.set CYREG_TCPWM_CNT0_TR_CTRL0, 0x40200120
 8787              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__OFFSET, 0x00000000
 8788              	.set CYFLD_TCPWM_CNT_CAPTURE_SEL__SIZE, 0x00000004
 8789              	.set CYFLD_TCPWM_CNT_COUNT_SEL__OFFSET, 0x00000004
 8790              	.set CYFLD_TCPWM_CNT_COUNT_SEL__SIZE, 0x00000004
 8791              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__OFFSET, 0x00000008
 8792              	.set CYFLD_TCPWM_CNT_RELOAD_SEL__SIZE, 0x00000004
 8793              	.set CYFLD_TCPWM_CNT_STOP_SEL__OFFSET, 0x0000000c
 8794              	.set CYFLD_TCPWM_CNT_STOP_SEL__SIZE, 0x00000004
 8795              	.set CYFLD_TCPWM_CNT_START_SEL__OFFSET, 0x00000010
 8796              	.set CYFLD_TCPWM_CNT_START_SEL__SIZE, 0x00000004
 8797              	.set CYREG_TCPWM_CNT0_TR_CTRL1, 0x40200124
 8798              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__OFFSET, 0x00000000
 8799              	.set CYFLD_TCPWM_CNT_CAPTURE_EDGE__SIZE, 0x00000002
 8800              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_RISING_EDGE, 0x00000000
 8801              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_FALLING_EDGE, 0x00000001
 8802              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_BOTH_EDGES, 0x00000002
 8803              	.set CYVAL_TCPWM_CNT_CAPTURE_EDGE_NO_EDGE_DET, 0x00000003
 8804              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__OFFSET, 0x00000002
 8805              	.set CYFLD_TCPWM_CNT_COUNT_EDGE__SIZE, 0x00000002
 8806              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_RISING_EDGE, 0x00000000
 8807              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_FALLING_EDGE, 0x00000001
 8808              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_BOTH_EDGES, 0x00000002
 8809              	.set CYVAL_TCPWM_CNT_COUNT_EDGE_NO_EDGE_DET, 0x00000003
 8810              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__OFFSET, 0x00000004
 8811              	.set CYFLD_TCPWM_CNT_RELOAD_EDGE__SIZE, 0x00000002
 8812              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_RISING_EDGE, 0x00000000
 8813              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_FALLING_EDGE, 0x00000001
 8814              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_BOTH_EDGES, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 156


 8815              	.set CYVAL_TCPWM_CNT_RELOAD_EDGE_NO_EDGE_DET, 0x00000003
 8816              	.set CYFLD_TCPWM_CNT_STOP_EDGE__OFFSET, 0x00000006
 8817              	.set CYFLD_TCPWM_CNT_STOP_EDGE__SIZE, 0x00000002
 8818              	.set CYVAL_TCPWM_CNT_STOP_EDGE_RISING_EDGE, 0x00000000
 8819              	.set CYVAL_TCPWM_CNT_STOP_EDGE_FALLING_EDGE, 0x00000001
 8820              	.set CYVAL_TCPWM_CNT_STOP_EDGE_BOTH_EDGES, 0x00000002
 8821              	.set CYVAL_TCPWM_CNT_STOP_EDGE_NO_EDGE_DET, 0x00000003
 8822              	.set CYFLD_TCPWM_CNT_START_EDGE__OFFSET, 0x00000008
 8823              	.set CYFLD_TCPWM_CNT_START_EDGE__SIZE, 0x00000002
 8824              	.set CYVAL_TCPWM_CNT_START_EDGE_RISING_EDGE, 0x00000000
 8825              	.set CYVAL_TCPWM_CNT_START_EDGE_FALLING_EDGE, 0x00000001
 8826              	.set CYVAL_TCPWM_CNT_START_EDGE_BOTH_EDGES, 0x00000002
 8827              	.set CYVAL_TCPWM_CNT_START_EDGE_NO_EDGE_DET, 0x00000003
 8828              	.set CYREG_TCPWM_CNT0_TR_CTRL2, 0x40200128
 8829              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__OFFSET, 0x00000000
 8830              	.set CYFLD_TCPWM_CNT_CC_MATCH_MODE__SIZE, 0x00000002
 8831              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_SET, 0x00000000
 8832              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_CLEAR, 0x00000001
 8833              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_INVERT, 0x00000002
 8834              	.set CYVAL_TCPWM_CNT_CC_MATCH_MODE_NO_CHANGE, 0x00000003
 8835              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__OFFSET, 0x00000002
 8836              	.set CYFLD_TCPWM_CNT_OVERFLOW_MODE__SIZE, 0x00000002
 8837              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_SET, 0x00000000
 8838              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_CLEAR, 0x00000001
 8839              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_INVERT, 0x00000002
 8840              	.set CYVAL_TCPWM_CNT_OVERFLOW_MODE_NO_CHANGE, 0x00000003
 8841              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__OFFSET, 0x00000004
 8842              	.set CYFLD_TCPWM_CNT_UNDERFLOW_MODE__SIZE, 0x00000002
 8843              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_SET, 0x00000000
 8844              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_CLEAR, 0x00000001
 8845              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_INVERT, 0x00000002
 8846              	.set CYVAL_TCPWM_CNT_UNDERFLOW_MODE_NO_CHANGE, 0x00000003
 8847              	.set CYREG_TCPWM_CNT0_INTR, 0x40200130
 8848              	.set CYFLD_TCPWM_CNT_TC__OFFSET, 0x00000000
 8849              	.set CYFLD_TCPWM_CNT_TC__SIZE, 0x00000001
 8850              	.set CYFLD_TCPWM_CNT_CC_MATCH__OFFSET, 0x00000001
 8851              	.set CYFLD_TCPWM_CNT_CC_MATCH__SIZE, 0x00000001
 8852              	.set CYREG_TCPWM_CNT0_INTR_SET, 0x40200134
 8853              	.set CYREG_TCPWM_CNT0_INTR_MASK, 0x40200138
 8854              	.set CYREG_TCPWM_CNT0_INTR_MASKED, 0x4020013c
 8855              	.set CYDEV_TCPWM_CNT1_BASE, 0x40200140
 8856              	.set CYDEV_TCPWM_CNT1_SIZE, 0x00000040
 8857              	.set CYREG_TCPWM_CNT1_CTRL, 0x40200140
 8858              	.set CYREG_TCPWM_CNT1_STATUS, 0x40200144
 8859              	.set CYREG_TCPWM_CNT1_COUNTER, 0x40200148
 8860              	.set CYREG_TCPWM_CNT1_CC, 0x4020014c
 8861              	.set CYREG_TCPWM_CNT1_CC_BUFF, 0x40200150
 8862              	.set CYREG_TCPWM_CNT1_PERIOD, 0x40200154
 8863              	.set CYREG_TCPWM_CNT1_PERIOD_BUFF, 0x40200158
 8864              	.set CYREG_TCPWM_CNT1_TR_CTRL0, 0x40200160
 8865              	.set CYREG_TCPWM_CNT1_TR_CTRL1, 0x40200164
 8866              	.set CYREG_TCPWM_CNT1_TR_CTRL2, 0x40200168
 8867              	.set CYREG_TCPWM_CNT1_INTR, 0x40200170
 8868              	.set CYREG_TCPWM_CNT1_INTR_SET, 0x40200174
 8869              	.set CYREG_TCPWM_CNT1_INTR_MASK, 0x40200178
 8870              	.set CYREG_TCPWM_CNT1_INTR_MASKED, 0x4020017c
 8871              	.set CYDEV_TCPWM_CNT2_BASE, 0x40200180
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 157


 8872              	.set CYDEV_TCPWM_CNT2_SIZE, 0x00000040
 8873              	.set CYREG_TCPWM_CNT2_CTRL, 0x40200180
 8874              	.set CYREG_TCPWM_CNT2_STATUS, 0x40200184
 8875              	.set CYREG_TCPWM_CNT2_COUNTER, 0x40200188
 8876              	.set CYREG_TCPWM_CNT2_CC, 0x4020018c
 8877              	.set CYREG_TCPWM_CNT2_CC_BUFF, 0x40200190
 8878              	.set CYREG_TCPWM_CNT2_PERIOD, 0x40200194
 8879              	.set CYREG_TCPWM_CNT2_PERIOD_BUFF, 0x40200198
 8880              	.set CYREG_TCPWM_CNT2_TR_CTRL0, 0x402001a0
 8881              	.set CYREG_TCPWM_CNT2_TR_CTRL1, 0x402001a4
 8882              	.set CYREG_TCPWM_CNT2_TR_CTRL2, 0x402001a8
 8883              	.set CYREG_TCPWM_CNT2_INTR, 0x402001b0
 8884              	.set CYREG_TCPWM_CNT2_INTR_SET, 0x402001b4
 8885              	.set CYREG_TCPWM_CNT2_INTR_MASK, 0x402001b8
 8886              	.set CYREG_TCPWM_CNT2_INTR_MASKED, 0x402001bc
 8887              	.set CYDEV_TCPWM_CNT3_BASE, 0x402001c0
 8888              	.set CYDEV_TCPWM_CNT3_SIZE, 0x00000040
 8889              	.set CYREG_TCPWM_CNT3_CTRL, 0x402001c0
 8890              	.set CYREG_TCPWM_CNT3_STATUS, 0x402001c4
 8891              	.set CYREG_TCPWM_CNT3_COUNTER, 0x402001c8
 8892              	.set CYREG_TCPWM_CNT3_CC, 0x402001cc
 8893              	.set CYREG_TCPWM_CNT3_CC_BUFF, 0x402001d0
 8894              	.set CYREG_TCPWM_CNT3_PERIOD, 0x402001d4
 8895              	.set CYREG_TCPWM_CNT3_PERIOD_BUFF, 0x402001d8
 8896              	.set CYREG_TCPWM_CNT3_TR_CTRL0, 0x402001e0
 8897              	.set CYREG_TCPWM_CNT3_TR_CTRL1, 0x402001e4
 8898              	.set CYREG_TCPWM_CNT3_TR_CTRL2, 0x402001e8
 8899              	.set CYREG_TCPWM_CNT3_INTR, 0x402001f0
 8900              	.set CYREG_TCPWM_CNT3_INTR_SET, 0x402001f4
 8901              	.set CYREG_TCPWM_CNT3_INTR_MASK, 0x402001f8
 8902              	.set CYREG_TCPWM_CNT3_INTR_MASKED, 0x402001fc
 8903              	.set CYDEV_TCPWM_CNT4_BASE, 0x40200200
 8904              	.set CYDEV_TCPWM_CNT4_SIZE, 0x00000040
 8905              	.set CYREG_TCPWM_CNT4_CTRL, 0x40200200
 8906              	.set CYREG_TCPWM_CNT4_STATUS, 0x40200204
 8907              	.set CYREG_TCPWM_CNT4_COUNTER, 0x40200208
 8908              	.set CYREG_TCPWM_CNT4_CC, 0x4020020c
 8909              	.set CYREG_TCPWM_CNT4_CC_BUFF, 0x40200210
 8910              	.set CYREG_TCPWM_CNT4_PERIOD, 0x40200214
 8911              	.set CYREG_TCPWM_CNT4_PERIOD_BUFF, 0x40200218
 8912              	.set CYREG_TCPWM_CNT4_TR_CTRL0, 0x40200220
 8913              	.set CYREG_TCPWM_CNT4_TR_CTRL1, 0x40200224
 8914              	.set CYREG_TCPWM_CNT4_TR_CTRL2, 0x40200228
 8915              	.set CYREG_TCPWM_CNT4_INTR, 0x40200230
 8916              	.set CYREG_TCPWM_CNT4_INTR_SET, 0x40200234
 8917              	.set CYREG_TCPWM_CNT4_INTR_MASK, 0x40200238
 8918              	.set CYREG_TCPWM_CNT4_INTR_MASKED, 0x4020023c
 8919              	.set CYDEV_TCPWM_CNT5_BASE, 0x40200240
 8920              	.set CYDEV_TCPWM_CNT5_SIZE, 0x00000040
 8921              	.set CYREG_TCPWM_CNT5_CTRL, 0x40200240
 8922              	.set CYREG_TCPWM_CNT5_STATUS, 0x40200244
 8923              	.set CYREG_TCPWM_CNT5_COUNTER, 0x40200248
 8924              	.set CYREG_TCPWM_CNT5_CC, 0x4020024c
 8925              	.set CYREG_TCPWM_CNT5_CC_BUFF, 0x40200250
 8926              	.set CYREG_TCPWM_CNT5_PERIOD, 0x40200254
 8927              	.set CYREG_TCPWM_CNT5_PERIOD_BUFF, 0x40200258
 8928              	.set CYREG_TCPWM_CNT5_TR_CTRL0, 0x40200260
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 158


 8929              	.set CYREG_TCPWM_CNT5_TR_CTRL1, 0x40200264
 8930              	.set CYREG_TCPWM_CNT5_TR_CTRL2, 0x40200268
 8931              	.set CYREG_TCPWM_CNT5_INTR, 0x40200270
 8932              	.set CYREG_TCPWM_CNT5_INTR_SET, 0x40200274
 8933              	.set CYREG_TCPWM_CNT5_INTR_MASK, 0x40200278
 8934              	.set CYREG_TCPWM_CNT5_INTR_MASKED, 0x4020027c
 8935              	.set CYDEV_TCPWM_CNT6_BASE, 0x40200280
 8936              	.set CYDEV_TCPWM_CNT6_SIZE, 0x00000040
 8937              	.set CYREG_TCPWM_CNT6_CTRL, 0x40200280
 8938              	.set CYREG_TCPWM_CNT6_STATUS, 0x40200284
 8939              	.set CYREG_TCPWM_CNT6_COUNTER, 0x40200288
 8940              	.set CYREG_TCPWM_CNT6_CC, 0x4020028c
 8941              	.set CYREG_TCPWM_CNT6_CC_BUFF, 0x40200290
 8942              	.set CYREG_TCPWM_CNT6_PERIOD, 0x40200294
 8943              	.set CYREG_TCPWM_CNT6_PERIOD_BUFF, 0x40200298
 8944              	.set CYREG_TCPWM_CNT6_TR_CTRL0, 0x402002a0
 8945              	.set CYREG_TCPWM_CNT6_TR_CTRL1, 0x402002a4
 8946              	.set CYREG_TCPWM_CNT6_TR_CTRL2, 0x402002a8
 8947              	.set CYREG_TCPWM_CNT6_INTR, 0x402002b0
 8948              	.set CYREG_TCPWM_CNT6_INTR_SET, 0x402002b4
 8949              	.set CYREG_TCPWM_CNT6_INTR_MASK, 0x402002b8
 8950              	.set CYREG_TCPWM_CNT6_INTR_MASKED, 0x402002bc
 8951              	.set CYDEV_TCPWM_CNT7_BASE, 0x402002c0
 8952              	.set CYDEV_TCPWM_CNT7_SIZE, 0x00000040
 8953              	.set CYREG_TCPWM_CNT7_CTRL, 0x402002c0
 8954              	.set CYREG_TCPWM_CNT7_STATUS, 0x402002c4
 8955              	.set CYREG_TCPWM_CNT7_COUNTER, 0x402002c8
 8956              	.set CYREG_TCPWM_CNT7_CC, 0x402002cc
 8957              	.set CYREG_TCPWM_CNT7_CC_BUFF, 0x402002d0
 8958              	.set CYREG_TCPWM_CNT7_PERIOD, 0x402002d4
 8959              	.set CYREG_TCPWM_CNT7_PERIOD_BUFF, 0x402002d8
 8960              	.set CYREG_TCPWM_CNT7_TR_CTRL0, 0x402002e0
 8961              	.set CYREG_TCPWM_CNT7_TR_CTRL1, 0x402002e4
 8962              	.set CYREG_TCPWM_CNT7_TR_CTRL2, 0x402002e8
 8963              	.set CYREG_TCPWM_CNT7_INTR, 0x402002f0
 8964              	.set CYREG_TCPWM_CNT7_INTR_SET, 0x402002f4
 8965              	.set CYREG_TCPWM_CNT7_INTR_MASK, 0x402002f8
 8966              	.set CYREG_TCPWM_CNT7_INTR_MASKED, 0x402002fc
 8967              	.set CYDEV_WCO_BASE, 0x40220000
 8968              	.set CYDEV_WCO_SIZE, 0x00010000
 8969              	.set CYREG_WCO_CONFIG, 0x40220000
 8970              	.set CYFLD_WCO_LPM_EN__OFFSET, 0x00000000
 8971              	.set CYFLD_WCO_LPM_EN__SIZE, 0x00000001
 8972              	.set CYFLD_WCO_LPM_AUTO__OFFSET, 0x00000001
 8973              	.set CYFLD_WCO_LPM_AUTO__SIZE, 0x00000001
 8974              	.set CYFLD_WCO_EXT_INPUT_EN__OFFSET, 0x00000002
 8975              	.set CYFLD_WCO_EXT_INPUT_EN__SIZE, 0x00000001
 8976              	.set CYFLD_WCO_ENBUS__OFFSET, 0x00000010
 8977              	.set CYFLD_WCO_ENBUS__SIZE, 0x00000008
 8978              	.set CYFLD_WCO_DPLL_ENABLE__OFFSET, 0x0000001e
 8979              	.set CYFLD_WCO_DPLL_ENABLE__SIZE, 0x00000001
 8980              	.set CYFLD_WCO_IP_ENABLE__OFFSET, 0x0000001f
 8981              	.set CYFLD_WCO_IP_ENABLE__SIZE, 0x00000001
 8982              	.set CYREG_WCO_STATUS, 0x40220004
 8983              	.set CYFLD_WCO_OUT_BLNK_A__OFFSET, 0x00000000
 8984              	.set CYFLD_WCO_OUT_BLNK_A__SIZE, 0x00000001
 8985              	.set CYREG_WCO_DPLL, 0x40220008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 159


 8986              	.set CYFLD_WCO_DPLL_MULT__OFFSET, 0x00000000
 8987              	.set CYFLD_WCO_DPLL_MULT__SIZE, 0x0000000b
 8988              	.set CYFLD_WCO_DPLL_LF_IGAIN__OFFSET, 0x00000010
 8989              	.set CYFLD_WCO_DPLL_LF_IGAIN__SIZE, 0x00000003
 8990              	.set CYFLD_WCO_DPLL_LF_PGAIN__OFFSET, 0x00000013
 8991              	.set CYFLD_WCO_DPLL_LF_PGAIN__SIZE, 0x00000003
 8992              	.set CYFLD_WCO_DPLL_LF_LIMIT__OFFSET, 0x00000016
 8993              	.set CYFLD_WCO_DPLL_LF_LIMIT__SIZE, 0x00000008
 8994              	.set CYREG_WCO_TRIM, 0x40220f00
 8995              	.set CYFLD_WCO_XGM__OFFSET, 0x00000000
 8996              	.set CYFLD_WCO_XGM__SIZE, 0x00000003
 8997              	.set CYFLD_WCO_LPM_GM__OFFSET, 0x00000004
 8998              	.set CYFLD_WCO_LPM_GM__SIZE, 0x00000002
 8999              	.set CYFLD_WCO_XGM_FOR_LPM_AUTO__OFFSET, 0x00000008
 9000              	.set CYFLD_WCO_XGM_FOR_LPM_AUTO__SIZE, 0x00000003
 9001              	.set CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__OFFSET, 0x0000000c
 9002              	.set CYFLD_WCO_LPM_GM_FOR_LPM_AUTO__SIZE, 0x00000002
 9003              	.set CYDEV_SCB0_BASE, 0x40240000
 9004              	.set CYDEV_SCB0_SIZE, 0x00010000
 9005              	.set CYREG_SCB0_CTRL, 0x40240000
 9006              	.set CYFLD_SCB_OVS__OFFSET, 0x00000000
 9007              	.set CYFLD_SCB_OVS__SIZE, 0x00000004
 9008              	.set CYFLD_SCB_EC_AM_MODE__OFFSET, 0x00000008
 9009              	.set CYFLD_SCB_EC_AM_MODE__SIZE, 0x00000001
 9010              	.set CYFLD_SCB_EC_OP_MODE__OFFSET, 0x00000009
 9011              	.set CYFLD_SCB_EC_OP_MODE__SIZE, 0x00000001
 9012              	.set CYFLD_SCB_EZ_MODE__OFFSET, 0x0000000a
 9013              	.set CYFLD_SCB_EZ_MODE__SIZE, 0x00000001
 9014              	.set CYFLD_SCB_BYTE_MODE__OFFSET, 0x0000000b
 9015              	.set CYFLD_SCB_BYTE_MODE__SIZE, 0x00000001
 9016              	.set CYFLD_SCB_ADDR_ACCEPT__OFFSET, 0x00000010
 9017              	.set CYFLD_SCB_ADDR_ACCEPT__SIZE, 0x00000001
 9018              	.set CYFLD_SCB_BLOCK__OFFSET, 0x00000011
 9019              	.set CYFLD_SCB_BLOCK__SIZE, 0x00000001
 9020              	.set CYFLD_SCB_MODE__OFFSET, 0x00000018
 9021              	.set CYFLD_SCB_MODE__SIZE, 0x00000002
 9022              	.set CYVAL_SCB_MODE_I2C, 0x00000000
 9023              	.set CYVAL_SCB_MODE_SPI, 0x00000001
 9024              	.set CYVAL_SCB_MODE_UART, 0x00000002
 9025              	.set CYFLD_SCB_ENABLED__OFFSET, 0x0000001f
 9026              	.set CYFLD_SCB_ENABLED__SIZE, 0x00000001
 9027              	.set CYREG_SCB0_STATUS, 0x40240004
 9028              	.set CYFLD_SCB_EC_BUSY__OFFSET, 0x00000000
 9029              	.set CYFLD_SCB_EC_BUSY__SIZE, 0x00000001
 9030              	.set CYREG_SCB0_SPI_CTRL, 0x40240020
 9031              	.set CYFLD_SCB_CONTINUOUS__OFFSET, 0x00000000
 9032              	.set CYFLD_SCB_CONTINUOUS__SIZE, 0x00000001
 9033              	.set CYFLD_SCB_SELECT_PRECEDE__OFFSET, 0x00000001
 9034              	.set CYFLD_SCB_SELECT_PRECEDE__SIZE, 0x00000001
 9035              	.set CYFLD_SCB_CPHA__OFFSET, 0x00000002
 9036              	.set CYFLD_SCB_CPHA__SIZE, 0x00000001
 9037              	.set CYFLD_SCB_CPOL__OFFSET, 0x00000003
 9038              	.set CYFLD_SCB_CPOL__SIZE, 0x00000001
 9039              	.set CYFLD_SCB_LATE_MISO_SAMPLE__OFFSET, 0x00000004
 9040              	.set CYFLD_SCB_LATE_MISO_SAMPLE__SIZE, 0x00000001
 9041              	.set CYFLD_SCB_SCLK_CONTINUOUS__OFFSET, 0x00000005
 9042              	.set CYFLD_SCB_SCLK_CONTINUOUS__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 160


 9043              	.set CYFLD_SCB_SSEL_POLARITY0__OFFSET, 0x00000008
 9044              	.set CYFLD_SCB_SSEL_POLARITY0__SIZE, 0x00000001
 9045              	.set CYFLD_SCB_SSEL_POLARITY1__OFFSET, 0x00000009
 9046              	.set CYFLD_SCB_SSEL_POLARITY1__SIZE, 0x00000001
 9047              	.set CYFLD_SCB_SSEL_POLARITY2__OFFSET, 0x0000000a
 9048              	.set CYFLD_SCB_SSEL_POLARITY2__SIZE, 0x00000001
 9049              	.set CYFLD_SCB_SSEL_POLARITY3__OFFSET, 0x0000000b
 9050              	.set CYFLD_SCB_SSEL_POLARITY3__SIZE, 0x00000001
 9051              	.set CYFLD_SCB_LOOPBACK__OFFSET, 0x00000010
 9052              	.set CYFLD_SCB_LOOPBACK__SIZE, 0x00000001
 9053              	.set CYFLD_SCB_SLAVE_SELECT__OFFSET, 0x0000001a
 9054              	.set CYFLD_SCB_SLAVE_SELECT__SIZE, 0x00000002
 9055              	.set CYFLD_SCB_MASTER_MODE__OFFSET, 0x0000001f
 9056              	.set CYFLD_SCB_MASTER_MODE__SIZE, 0x00000001
 9057              	.set CYREG_SCB0_SPI_STATUS, 0x40240024
 9058              	.set CYFLD_SCB_BUS_BUSY__OFFSET, 0x00000000
 9059              	.set CYFLD_SCB_BUS_BUSY__SIZE, 0x00000001
 9060              	.set CYFLD_SCB_SPI_EC_BUSY__OFFSET, 0x00000001
 9061              	.set CYFLD_SCB_SPI_EC_BUSY__SIZE, 0x00000001
 9062              	.set CYFLD_SCB_CURR_EZ_ADDR__OFFSET, 0x00000008
 9063              	.set CYFLD_SCB_CURR_EZ_ADDR__SIZE, 0x00000008
 9064              	.set CYFLD_SCB_BASE_EZ_ADDR__OFFSET, 0x00000010
 9065              	.set CYFLD_SCB_BASE_EZ_ADDR__SIZE, 0x00000008
 9066              	.set CYREG_SCB0_UART_CTRL, 0x40240040
 9067              	.set CYREG_SCB0_UART_TX_CTRL, 0x40240044
 9068              	.set CYFLD_SCB_STOP_BITS__OFFSET, 0x00000000
 9069              	.set CYFLD_SCB_STOP_BITS__SIZE, 0x00000003
 9070              	.set CYFLD_SCB_PARITY__OFFSET, 0x00000004
 9071              	.set CYFLD_SCB_PARITY__SIZE, 0x00000001
 9072              	.set CYFLD_SCB_PARITY_ENABLED__OFFSET, 0x00000005
 9073              	.set CYFLD_SCB_PARITY_ENABLED__SIZE, 0x00000001
 9074              	.set CYFLD_SCB_RETRY_ON_NACK__OFFSET, 0x00000008
 9075              	.set CYFLD_SCB_RETRY_ON_NACK__SIZE, 0x00000001
 9076              	.set CYREG_SCB0_UART_RX_CTRL, 0x40240048
 9077              	.set CYFLD_SCB_POLARITY__OFFSET, 0x00000006
 9078              	.set CYFLD_SCB_POLARITY__SIZE, 0x00000001
 9079              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__OFFSET, 0x00000008
 9080              	.set CYFLD_SCB_DROP_ON_PARITY_ERROR__SIZE, 0x00000001
 9081              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__OFFSET, 0x00000009
 9082              	.set CYFLD_SCB_DROP_ON_FRAME_ERROR__SIZE, 0x00000001
 9083              	.set CYFLD_SCB_MP_MODE__OFFSET, 0x0000000a
 9084              	.set CYFLD_SCB_MP_MODE__SIZE, 0x00000001
 9085              	.set CYFLD_SCB_LIN_MODE__OFFSET, 0x0000000c
 9086              	.set CYFLD_SCB_LIN_MODE__SIZE, 0x00000001
 9087              	.set CYFLD_SCB_SKIP_START__OFFSET, 0x0000000d
 9088              	.set CYFLD_SCB_SKIP_START__SIZE, 0x00000001
 9089              	.set CYFLD_SCB_BREAK_WIDTH__OFFSET, 0x00000010
 9090              	.set CYFLD_SCB_BREAK_WIDTH__SIZE, 0x00000004
 9091              	.set CYREG_SCB0_UART_RX_STATUS, 0x4024004c
 9092              	.set CYFLD_SCB_BR_COUNTER__OFFSET, 0x00000000
 9093              	.set CYFLD_SCB_BR_COUNTER__SIZE, 0x0000000c
 9094              	.set CYREG_SCB0_UART_FLOW_CTRL, 0x40240050
 9095              	.set CYFLD_SCB_TRIGGER_LEVEL__OFFSET, 0x00000000
 9096              	.set CYFLD_SCB_TRIGGER_LEVEL__SIZE, 0x00000004
 9097              	.set CYFLD_SCB_RTS_POLARITY__OFFSET, 0x00000010
 9098              	.set CYFLD_SCB_RTS_POLARITY__SIZE, 0x00000001
 9099              	.set CYFLD_SCB_CTS_POLARITY__OFFSET, 0x00000018
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 161


 9100              	.set CYFLD_SCB_CTS_POLARITY__SIZE, 0x00000001
 9101              	.set CYFLD_SCB_CTS_ENABLED__OFFSET, 0x00000019
 9102              	.set CYFLD_SCB_CTS_ENABLED__SIZE, 0x00000001
 9103              	.set CYREG_SCB0_I2C_CTRL, 0x40240060
 9104              	.set CYFLD_SCB_HIGH_PHASE_OVS__OFFSET, 0x00000000
 9105              	.set CYFLD_SCB_HIGH_PHASE_OVS__SIZE, 0x00000004
 9106              	.set CYFLD_SCB_LOW_PHASE_OVS__OFFSET, 0x00000004
 9107              	.set CYFLD_SCB_LOW_PHASE_OVS__SIZE, 0x00000004
 9108              	.set CYFLD_SCB_M_READY_DATA_ACK__OFFSET, 0x00000008
 9109              	.set CYFLD_SCB_M_READY_DATA_ACK__SIZE, 0x00000001
 9110              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__OFFSET, 0x00000009
 9111              	.set CYFLD_SCB_M_NOT_READY_DATA_NACK__SIZE, 0x00000001
 9112              	.set CYFLD_SCB_S_GENERAL_IGNORE__OFFSET, 0x0000000b
 9113              	.set CYFLD_SCB_S_GENERAL_IGNORE__SIZE, 0x00000001
 9114              	.set CYFLD_SCB_S_READY_ADDR_ACK__OFFSET, 0x0000000c
 9115              	.set CYFLD_SCB_S_READY_ADDR_ACK__SIZE, 0x00000001
 9116              	.set CYFLD_SCB_S_READY_DATA_ACK__OFFSET, 0x0000000d
 9117              	.set CYFLD_SCB_S_READY_DATA_ACK__SIZE, 0x00000001
 9118              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__OFFSET, 0x0000000e
 9119              	.set CYFLD_SCB_S_NOT_READY_ADDR_NACK__SIZE, 0x00000001
 9120              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__OFFSET, 0x0000000f
 9121              	.set CYFLD_SCB_S_NOT_READY_DATA_NACK__SIZE, 0x00000001
 9122              	.set CYFLD_SCB_SLAVE_MODE__OFFSET, 0x0000001e
 9123              	.set CYFLD_SCB_SLAVE_MODE__SIZE, 0x00000001
 9124              	.set CYREG_SCB0_I2C_STATUS, 0x40240064
 9125              	.set CYFLD_SCB_I2C_EC_BUSY__OFFSET, 0x00000001
 9126              	.set CYFLD_SCB_I2C_EC_BUSY__SIZE, 0x00000001
 9127              	.set CYFLD_SCB_S_READ__OFFSET, 0x00000004
 9128              	.set CYFLD_SCB_S_READ__SIZE, 0x00000001
 9129              	.set CYFLD_SCB_M_READ__OFFSET, 0x00000005
 9130              	.set CYFLD_SCB_M_READ__SIZE, 0x00000001
 9131              	.set CYREG_SCB0_I2C_M_CMD, 0x40240068
 9132              	.set CYFLD_SCB_M_START__OFFSET, 0x00000000
 9133              	.set CYFLD_SCB_M_START__SIZE, 0x00000001
 9134              	.set CYFLD_SCB_M_START_ON_IDLE__OFFSET, 0x00000001
 9135              	.set CYFLD_SCB_M_START_ON_IDLE__SIZE, 0x00000001
 9136              	.set CYFLD_SCB_M_ACK__OFFSET, 0x00000002
 9137              	.set CYFLD_SCB_M_ACK__SIZE, 0x00000001
 9138              	.set CYFLD_SCB_M_NACK__OFFSET, 0x00000003
 9139              	.set CYFLD_SCB_M_NACK__SIZE, 0x00000001
 9140              	.set CYFLD_SCB_M_STOP__OFFSET, 0x00000004
 9141              	.set CYFLD_SCB_M_STOP__SIZE, 0x00000001
 9142              	.set CYREG_SCB0_I2C_S_CMD, 0x4024006c
 9143              	.set CYFLD_SCB_S_ACK__OFFSET, 0x00000000
 9144              	.set CYFLD_SCB_S_ACK__SIZE, 0x00000001
 9145              	.set CYFLD_SCB_S_NACK__OFFSET, 0x00000001
 9146              	.set CYFLD_SCB_S_NACK__SIZE, 0x00000001
 9147              	.set CYREG_SCB0_I2C_CFG, 0x40240070
 9148              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__OFFSET, 0x00000000
 9149              	.set CYFLD_SCB_SDA_IN_FILT_TRIM__SIZE, 0x00000002
 9150              	.set CYFLD_SCB_SDA_IN_FILT_SEL__OFFSET, 0x00000004
 9151              	.set CYFLD_SCB_SDA_IN_FILT_SEL__SIZE, 0x00000001
 9152              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__OFFSET, 0x00000008
 9153              	.set CYFLD_SCB_SCL_IN_FILT_TRIM__SIZE, 0x00000002
 9154              	.set CYFLD_SCB_SCL_IN_FILT_SEL__OFFSET, 0x0000000c
 9155              	.set CYFLD_SCB_SCL_IN_FILT_SEL__SIZE, 0x00000001
 9156              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__OFFSET, 0x00000010
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 162


 9157              	.set CYFLD_SCB_SDA_OUT_FILT0_TRIM__SIZE, 0x00000002
 9158              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__OFFSET, 0x00000012
 9159              	.set CYFLD_SCB_SDA_OUT_FILT1_TRIM__SIZE, 0x00000002
 9160              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__OFFSET, 0x00000014
 9161              	.set CYFLD_SCB_SDA_OUT_FILT2_TRIM__SIZE, 0x00000002
 9162              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__OFFSET, 0x0000001c
 9163              	.set CYFLD_SCB_SDA_OUT_FILT_SEL__SIZE, 0x00000002
 9164              	.set CYREG_SCB0_TX_CTRL, 0x40240200
 9165              	.set CYFLD_SCB_DATA_WIDTH__OFFSET, 0x00000000
 9166              	.set CYFLD_SCB_DATA_WIDTH__SIZE, 0x00000004
 9167              	.set CYFLD_SCB_MSB_FIRST__OFFSET, 0x00000008
 9168              	.set CYFLD_SCB_MSB_FIRST__SIZE, 0x00000001
 9169              	.set CYREG_SCB0_TX_FIFO_CTRL, 0x40240204
 9170              	.set CYFLD_SCB_CLEAR__OFFSET, 0x00000010
 9171              	.set CYFLD_SCB_CLEAR__SIZE, 0x00000001
 9172              	.set CYFLD_SCB_FREEZE__OFFSET, 0x00000011
 9173              	.set CYFLD_SCB_FREEZE__SIZE, 0x00000001
 9174              	.set CYREG_SCB0_TX_FIFO_STATUS, 0x40240208
 9175              	.set CYFLD_SCB_USED__OFFSET, 0x00000000
 9176              	.set CYFLD_SCB_USED__SIZE, 0x00000005
 9177              	.set CYFLD_SCB_SR_VALID__OFFSET, 0x0000000f
 9178              	.set CYFLD_SCB_SR_VALID__SIZE, 0x00000001
 9179              	.set CYFLD_SCB_RD_PTR__OFFSET, 0x00000010
 9180              	.set CYFLD_SCB_RD_PTR__SIZE, 0x00000004
 9181              	.set CYFLD_SCB_WR_PTR__OFFSET, 0x00000018
 9182              	.set CYFLD_SCB_WR_PTR__SIZE, 0x00000004
 9183              	.set CYREG_SCB0_TX_FIFO_WR, 0x40240240
 9184              	.set CYFLD_SCB_DATA__OFFSET, 0x00000000
 9185              	.set CYFLD_SCB_DATA__SIZE, 0x00000010
 9186              	.set CYREG_SCB0_RX_CTRL, 0x40240300
 9187              	.set CYFLD_SCB_MEDIAN__OFFSET, 0x00000009
 9188              	.set CYFLD_SCB_MEDIAN__SIZE, 0x00000001
 9189              	.set CYREG_SCB0_RX_FIFO_CTRL, 0x40240304
 9190              	.set CYREG_SCB0_RX_FIFO_STATUS, 0x40240308
 9191              	.set CYREG_SCB0_RX_MATCH, 0x40240310
 9192              	.set CYFLD_SCB_ADDR__OFFSET, 0x00000000
 9193              	.set CYFLD_SCB_ADDR__SIZE, 0x00000008
 9194              	.set CYFLD_SCB_MASK__OFFSET, 0x00000010
 9195              	.set CYFLD_SCB_MASK__SIZE, 0x00000008
 9196              	.set CYREG_SCB0_RX_FIFO_RD, 0x40240340
 9197              	.set CYREG_SCB0_RX_FIFO_RD_SILENT, 0x40240344
 9198              	.set CYREG_SCB0_EZ_DATA0, 0x40240400
 9199              	.set CYFLD_SCB_EZ_DATA__OFFSET, 0x00000000
 9200              	.set CYFLD_SCB_EZ_DATA__SIZE, 0x00000008
 9201              	.set CYREG_SCB0_EZ_DATA1, 0x40240404
 9202              	.set CYREG_SCB0_EZ_DATA2, 0x40240408
 9203              	.set CYREG_SCB0_EZ_DATA3, 0x4024040c
 9204              	.set CYREG_SCB0_EZ_DATA4, 0x40240410
 9205              	.set CYREG_SCB0_EZ_DATA5, 0x40240414
 9206              	.set CYREG_SCB0_EZ_DATA6, 0x40240418
 9207              	.set CYREG_SCB0_EZ_DATA7, 0x4024041c
 9208              	.set CYREG_SCB0_EZ_DATA8, 0x40240420
 9209              	.set CYREG_SCB0_EZ_DATA9, 0x40240424
 9210              	.set CYREG_SCB0_EZ_DATA10, 0x40240428
 9211              	.set CYREG_SCB0_EZ_DATA11, 0x4024042c
 9212              	.set CYREG_SCB0_EZ_DATA12, 0x40240430
 9213              	.set CYREG_SCB0_EZ_DATA13, 0x40240434
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 163


 9214              	.set CYREG_SCB0_EZ_DATA14, 0x40240438
 9215              	.set CYREG_SCB0_EZ_DATA15, 0x4024043c
 9216              	.set CYREG_SCB0_EZ_DATA16, 0x40240440
 9217              	.set CYREG_SCB0_EZ_DATA17, 0x40240444
 9218              	.set CYREG_SCB0_EZ_DATA18, 0x40240448
 9219              	.set CYREG_SCB0_EZ_DATA19, 0x4024044c
 9220              	.set CYREG_SCB0_EZ_DATA20, 0x40240450
 9221              	.set CYREG_SCB0_EZ_DATA21, 0x40240454
 9222              	.set CYREG_SCB0_EZ_DATA22, 0x40240458
 9223              	.set CYREG_SCB0_EZ_DATA23, 0x4024045c
 9224              	.set CYREG_SCB0_EZ_DATA24, 0x40240460
 9225              	.set CYREG_SCB0_EZ_DATA25, 0x40240464
 9226              	.set CYREG_SCB0_EZ_DATA26, 0x40240468
 9227              	.set CYREG_SCB0_EZ_DATA27, 0x4024046c
 9228              	.set CYREG_SCB0_EZ_DATA28, 0x40240470
 9229              	.set CYREG_SCB0_EZ_DATA29, 0x40240474
 9230              	.set CYREG_SCB0_EZ_DATA30, 0x40240478
 9231              	.set CYREG_SCB0_EZ_DATA31, 0x4024047c
 9232              	.set CYREG_SCB0_INTR_CAUSE, 0x40240e00
 9233              	.set CYFLD_SCB_M__OFFSET, 0x00000000
 9234              	.set CYFLD_SCB_M__SIZE, 0x00000001
 9235              	.set CYFLD_SCB_S__OFFSET, 0x00000001
 9236              	.set CYFLD_SCB_S__SIZE, 0x00000001
 9237              	.set CYFLD_SCB_TX__OFFSET, 0x00000002
 9238              	.set CYFLD_SCB_TX__SIZE, 0x00000001
 9239              	.set CYFLD_SCB_RX__OFFSET, 0x00000003
 9240              	.set CYFLD_SCB_RX__SIZE, 0x00000001
 9241              	.set CYFLD_SCB_I2C_EC__OFFSET, 0x00000004
 9242              	.set CYFLD_SCB_I2C_EC__SIZE, 0x00000001
 9243              	.set CYFLD_SCB_SPI_EC__OFFSET, 0x00000005
 9244              	.set CYFLD_SCB_SPI_EC__SIZE, 0x00000001
 9245              	.set CYREG_SCB0_INTR_I2C_EC, 0x40240e80
 9246              	.set CYFLD_SCB_WAKE_UP__OFFSET, 0x00000000
 9247              	.set CYFLD_SCB_WAKE_UP__SIZE, 0x00000001
 9248              	.set CYFLD_SCB_EZ_STOP__OFFSET, 0x00000001
 9249              	.set CYFLD_SCB_EZ_STOP__SIZE, 0x00000001
 9250              	.set CYFLD_SCB_EZ_WRITE_STOP__OFFSET, 0x00000002
 9251              	.set CYFLD_SCB_EZ_WRITE_STOP__SIZE, 0x00000001
 9252              	.set CYFLD_SCB_EZ_READ_STOP__OFFSET, 0x00000003
 9253              	.set CYFLD_SCB_EZ_READ_STOP__SIZE, 0x00000001
 9254              	.set CYREG_SCB0_INTR_I2C_EC_MASK, 0x40240e88
 9255              	.set CYREG_SCB0_INTR_I2C_EC_MASKED, 0x40240e8c
 9256              	.set CYREG_SCB0_INTR_SPI_EC, 0x40240ec0
 9257              	.set CYREG_SCB0_INTR_SPI_EC_MASK, 0x40240ec8
 9258              	.set CYREG_SCB0_INTR_SPI_EC_MASKED, 0x40240ecc
 9259              	.set CYREG_SCB0_INTR_M, 0x40240f00
 9260              	.set CYFLD_SCB_I2C_ARB_LOST__OFFSET, 0x00000000
 9261              	.set CYFLD_SCB_I2C_ARB_LOST__SIZE, 0x00000001
 9262              	.set CYFLD_SCB_I2C_NACK__OFFSET, 0x00000001
 9263              	.set CYFLD_SCB_I2C_NACK__SIZE, 0x00000001
 9264              	.set CYFLD_SCB_I2C_ACK__OFFSET, 0x00000002
 9265              	.set CYFLD_SCB_I2C_ACK__SIZE, 0x00000001
 9266              	.set CYFLD_SCB_I2C_STOP__OFFSET, 0x00000004
 9267              	.set CYFLD_SCB_I2C_STOP__SIZE, 0x00000001
 9268              	.set CYFLD_SCB_I2C_BUS_ERROR__OFFSET, 0x00000008
 9269              	.set CYFLD_SCB_I2C_BUS_ERROR__SIZE, 0x00000001
 9270              	.set CYFLD_SCB_SPI_DONE__OFFSET, 0x00000009
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 164


 9271              	.set CYFLD_SCB_SPI_DONE__SIZE, 0x00000001
 9272              	.set CYREG_SCB0_INTR_M_SET, 0x40240f04
 9273              	.set CYREG_SCB0_INTR_M_MASK, 0x40240f08
 9274              	.set CYREG_SCB0_INTR_M_MASKED, 0x40240f0c
 9275              	.set CYREG_SCB0_INTR_S, 0x40240f40
 9276              	.set CYFLD_SCB_I2C_WRITE_STOP__OFFSET, 0x00000003
 9277              	.set CYFLD_SCB_I2C_WRITE_STOP__SIZE, 0x00000001
 9278              	.set CYFLD_SCB_I2C_START__OFFSET, 0x00000005
 9279              	.set CYFLD_SCB_I2C_START__SIZE, 0x00000001
 9280              	.set CYFLD_SCB_I2C_ADDR_MATCH__OFFSET, 0x00000006
 9281              	.set CYFLD_SCB_I2C_ADDR_MATCH__SIZE, 0x00000001
 9282              	.set CYFLD_SCB_I2C_GENERAL__OFFSET, 0x00000007
 9283              	.set CYFLD_SCB_I2C_GENERAL__SIZE, 0x00000001
 9284              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__OFFSET, 0x00000009
 9285              	.set CYFLD_SCB_SPI_EZ_WRITE_STOP__SIZE, 0x00000001
 9286              	.set CYFLD_SCB_SPI_EZ_STOP__OFFSET, 0x0000000a
 9287              	.set CYFLD_SCB_SPI_EZ_STOP__SIZE, 0x00000001
 9288              	.set CYFLD_SCB_SPI_BUS_ERROR__OFFSET, 0x0000000b
 9289              	.set CYFLD_SCB_SPI_BUS_ERROR__SIZE, 0x00000001
 9290              	.set CYREG_SCB0_INTR_S_SET, 0x40240f44
 9291              	.set CYREG_SCB0_INTR_S_MASK, 0x40240f48
 9292              	.set CYREG_SCB0_INTR_S_MASKED, 0x40240f4c
 9293              	.set CYREG_SCB0_INTR_TX, 0x40240f80
 9294              	.set CYFLD_SCB_TRIGGER__OFFSET, 0x00000000
 9295              	.set CYFLD_SCB_TRIGGER__SIZE, 0x00000001
 9296              	.set CYFLD_SCB_NOT_FULL__OFFSET, 0x00000001
 9297              	.set CYFLD_SCB_NOT_FULL__SIZE, 0x00000001
 9298              	.set CYFLD_SCB_EMPTY__OFFSET, 0x00000004
 9299              	.set CYFLD_SCB_EMPTY__SIZE, 0x00000001
 9300              	.set CYFLD_SCB_OVERFLOW__OFFSET, 0x00000005
 9301              	.set CYFLD_SCB_OVERFLOW__SIZE, 0x00000001
 9302              	.set CYFLD_SCB_UNDERFLOW__OFFSET, 0x00000006
 9303              	.set CYFLD_SCB_UNDERFLOW__SIZE, 0x00000001
 9304              	.set CYFLD_SCB_BLOCKED__OFFSET, 0x00000007
 9305              	.set CYFLD_SCB_BLOCKED__SIZE, 0x00000001
 9306              	.set CYFLD_SCB_UART_NACK__OFFSET, 0x00000008
 9307              	.set CYFLD_SCB_UART_NACK__SIZE, 0x00000001
 9308              	.set CYFLD_SCB_UART_DONE__OFFSET, 0x00000009
 9309              	.set CYFLD_SCB_UART_DONE__SIZE, 0x00000001
 9310              	.set CYFLD_SCB_UART_ARB_LOST__OFFSET, 0x0000000a
 9311              	.set CYFLD_SCB_UART_ARB_LOST__SIZE, 0x00000001
 9312              	.set CYREG_SCB0_INTR_TX_SET, 0x40240f84
 9313              	.set CYREG_SCB0_INTR_TX_MASK, 0x40240f88
 9314              	.set CYREG_SCB0_INTR_TX_MASKED, 0x40240f8c
 9315              	.set CYREG_SCB0_INTR_RX, 0x40240fc0
 9316              	.set CYFLD_SCB_NOT_EMPTY__OFFSET, 0x00000002
 9317              	.set CYFLD_SCB_NOT_EMPTY__SIZE, 0x00000001
 9318              	.set CYFLD_SCB_FULL__OFFSET, 0x00000003
 9319              	.set CYFLD_SCB_FULL__SIZE, 0x00000001
 9320              	.set CYFLD_SCB_FRAME_ERROR__OFFSET, 0x00000008
 9321              	.set CYFLD_SCB_FRAME_ERROR__SIZE, 0x00000001
 9322              	.set CYFLD_SCB_PARITY_ERROR__OFFSET, 0x00000009
 9323              	.set CYFLD_SCB_PARITY_ERROR__SIZE, 0x00000001
 9324              	.set CYFLD_SCB_BAUD_DETECT__OFFSET, 0x0000000a
 9325              	.set CYFLD_SCB_BAUD_DETECT__SIZE, 0x00000001
 9326              	.set CYFLD_SCB_BREAK_DETECT__OFFSET, 0x0000000b
 9327              	.set CYFLD_SCB_BREAK_DETECT__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 165


 9328              	.set CYREG_SCB0_INTR_RX_SET, 0x40240fc4
 9329              	.set CYREG_SCB0_INTR_RX_MASK, 0x40240fc8
 9330              	.set CYREG_SCB0_INTR_RX_MASKED, 0x40240fcc
 9331              	.set CYDEV_SCB1_BASE, 0x40250000
 9332              	.set CYDEV_SCB1_SIZE, 0x00010000
 9333              	.set CYREG_SCB1_CTRL, 0x40250000
 9334              	.set CYREG_SCB1_STATUS, 0x40250004
 9335              	.set CYREG_SCB1_SPI_CTRL, 0x40250020
 9336              	.set CYREG_SCB1_SPI_STATUS, 0x40250024
 9337              	.set CYREG_SCB1_UART_CTRL, 0x40250040
 9338              	.set CYREG_SCB1_UART_TX_CTRL, 0x40250044
 9339              	.set CYREG_SCB1_UART_RX_CTRL, 0x40250048
 9340              	.set CYREG_SCB1_UART_RX_STATUS, 0x4025004c
 9341              	.set CYREG_SCB1_UART_FLOW_CTRL, 0x40250050
 9342              	.set CYREG_SCB1_I2C_CTRL, 0x40250060
 9343              	.set CYREG_SCB1_I2C_STATUS, 0x40250064
 9344              	.set CYREG_SCB1_I2C_M_CMD, 0x40250068
 9345              	.set CYREG_SCB1_I2C_S_CMD, 0x4025006c
 9346              	.set CYREG_SCB1_I2C_CFG, 0x40250070
 9347              	.set CYREG_SCB1_TX_CTRL, 0x40250200
 9348              	.set CYREG_SCB1_TX_FIFO_CTRL, 0x40250204
 9349              	.set CYREG_SCB1_TX_FIFO_STATUS, 0x40250208
 9350              	.set CYREG_SCB1_TX_FIFO_WR, 0x40250240
 9351              	.set CYREG_SCB1_RX_CTRL, 0x40250300
 9352              	.set CYREG_SCB1_RX_FIFO_CTRL, 0x40250304
 9353              	.set CYREG_SCB1_RX_FIFO_STATUS, 0x40250308
 9354              	.set CYREG_SCB1_RX_MATCH, 0x40250310
 9355              	.set CYREG_SCB1_RX_FIFO_RD, 0x40250340
 9356              	.set CYREG_SCB1_RX_FIFO_RD_SILENT, 0x40250344
 9357              	.set CYREG_SCB1_EZ_DATA0, 0x40250400
 9358              	.set CYREG_SCB1_EZ_DATA1, 0x40250404
 9359              	.set CYREG_SCB1_EZ_DATA2, 0x40250408
 9360              	.set CYREG_SCB1_EZ_DATA3, 0x4025040c
 9361              	.set CYREG_SCB1_EZ_DATA4, 0x40250410
 9362              	.set CYREG_SCB1_EZ_DATA5, 0x40250414
 9363              	.set CYREG_SCB1_EZ_DATA6, 0x40250418
 9364              	.set CYREG_SCB1_EZ_DATA7, 0x4025041c
 9365              	.set CYREG_SCB1_EZ_DATA8, 0x40250420
 9366              	.set CYREG_SCB1_EZ_DATA9, 0x40250424
 9367              	.set CYREG_SCB1_EZ_DATA10, 0x40250428
 9368              	.set CYREG_SCB1_EZ_DATA11, 0x4025042c
 9369              	.set CYREG_SCB1_EZ_DATA12, 0x40250430
 9370              	.set CYREG_SCB1_EZ_DATA13, 0x40250434
 9371              	.set CYREG_SCB1_EZ_DATA14, 0x40250438
 9372              	.set CYREG_SCB1_EZ_DATA15, 0x4025043c
 9373              	.set CYREG_SCB1_EZ_DATA16, 0x40250440
 9374              	.set CYREG_SCB1_EZ_DATA17, 0x40250444
 9375              	.set CYREG_SCB1_EZ_DATA18, 0x40250448
 9376              	.set CYREG_SCB1_EZ_DATA19, 0x4025044c
 9377              	.set CYREG_SCB1_EZ_DATA20, 0x40250450
 9378              	.set CYREG_SCB1_EZ_DATA21, 0x40250454
 9379              	.set CYREG_SCB1_EZ_DATA22, 0x40250458
 9380              	.set CYREG_SCB1_EZ_DATA23, 0x4025045c
 9381              	.set CYREG_SCB1_EZ_DATA24, 0x40250460
 9382              	.set CYREG_SCB1_EZ_DATA25, 0x40250464
 9383              	.set CYREG_SCB1_EZ_DATA26, 0x40250468
 9384              	.set CYREG_SCB1_EZ_DATA27, 0x4025046c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 166


 9385              	.set CYREG_SCB1_EZ_DATA28, 0x40250470
 9386              	.set CYREG_SCB1_EZ_DATA29, 0x40250474
 9387              	.set CYREG_SCB1_EZ_DATA30, 0x40250478
 9388              	.set CYREG_SCB1_EZ_DATA31, 0x4025047c
 9389              	.set CYREG_SCB1_INTR_CAUSE, 0x40250e00
 9390              	.set CYREG_SCB1_INTR_I2C_EC, 0x40250e80
 9391              	.set CYREG_SCB1_INTR_I2C_EC_MASK, 0x40250e88
 9392              	.set CYREG_SCB1_INTR_I2C_EC_MASKED, 0x40250e8c
 9393              	.set CYREG_SCB1_INTR_SPI_EC, 0x40250ec0
 9394              	.set CYREG_SCB1_INTR_SPI_EC_MASK, 0x40250ec8
 9395              	.set CYREG_SCB1_INTR_SPI_EC_MASKED, 0x40250ecc
 9396              	.set CYREG_SCB1_INTR_M, 0x40250f00
 9397              	.set CYREG_SCB1_INTR_M_SET, 0x40250f04
 9398              	.set CYREG_SCB1_INTR_M_MASK, 0x40250f08
 9399              	.set CYREG_SCB1_INTR_M_MASKED, 0x40250f0c
 9400              	.set CYREG_SCB1_INTR_S, 0x40250f40
 9401              	.set CYREG_SCB1_INTR_S_SET, 0x40250f44
 9402              	.set CYREG_SCB1_INTR_S_MASK, 0x40250f48
 9403              	.set CYREG_SCB1_INTR_S_MASKED, 0x40250f4c
 9404              	.set CYREG_SCB1_INTR_TX, 0x40250f80
 9405              	.set CYREG_SCB1_INTR_TX_SET, 0x40250f84
 9406              	.set CYREG_SCB1_INTR_TX_MASK, 0x40250f88
 9407              	.set CYREG_SCB1_INTR_TX_MASKED, 0x40250f8c
 9408              	.set CYREG_SCB1_INTR_RX, 0x40250fc0
 9409              	.set CYREG_SCB1_INTR_RX_SET, 0x40250fc4
 9410              	.set CYREG_SCB1_INTR_RX_MASK, 0x40250fc8
 9411              	.set CYREG_SCB1_INTR_RX_MASKED, 0x40250fcc
 9412              	.set CYDEV_SCB2_BASE, 0x40260000
 9413              	.set CYDEV_SCB2_SIZE, 0x00010000
 9414              	.set CYREG_SCB2_CTRL, 0x40260000
 9415              	.set CYREG_SCB2_STATUS, 0x40260004
 9416              	.set CYREG_SCB2_SPI_CTRL, 0x40260020
 9417              	.set CYREG_SCB2_SPI_STATUS, 0x40260024
 9418              	.set CYREG_SCB2_UART_CTRL, 0x40260040
 9419              	.set CYREG_SCB2_UART_TX_CTRL, 0x40260044
 9420              	.set CYREG_SCB2_UART_RX_CTRL, 0x40260048
 9421              	.set CYREG_SCB2_UART_RX_STATUS, 0x4026004c
 9422              	.set CYREG_SCB2_UART_FLOW_CTRL, 0x40260050
 9423              	.set CYREG_SCB2_I2C_CTRL, 0x40260060
 9424              	.set CYREG_SCB2_I2C_STATUS, 0x40260064
 9425              	.set CYREG_SCB2_I2C_M_CMD, 0x40260068
 9426              	.set CYREG_SCB2_I2C_S_CMD, 0x4026006c
 9427              	.set CYREG_SCB2_I2C_CFG, 0x40260070
 9428              	.set CYREG_SCB2_TX_CTRL, 0x40260200
 9429              	.set CYREG_SCB2_TX_FIFO_CTRL, 0x40260204
 9430              	.set CYREG_SCB2_TX_FIFO_STATUS, 0x40260208
 9431              	.set CYREG_SCB2_TX_FIFO_WR, 0x40260240
 9432              	.set CYREG_SCB2_RX_CTRL, 0x40260300
 9433              	.set CYREG_SCB2_RX_FIFO_CTRL, 0x40260304
 9434              	.set CYREG_SCB2_RX_FIFO_STATUS, 0x40260308
 9435              	.set CYREG_SCB2_RX_MATCH, 0x40260310
 9436              	.set CYREG_SCB2_RX_FIFO_RD, 0x40260340
 9437              	.set CYREG_SCB2_RX_FIFO_RD_SILENT, 0x40260344
 9438              	.set CYREG_SCB2_EZ_DATA0, 0x40260400
 9439              	.set CYREG_SCB2_EZ_DATA1, 0x40260404
 9440              	.set CYREG_SCB2_EZ_DATA2, 0x40260408
 9441              	.set CYREG_SCB2_EZ_DATA3, 0x4026040c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 167


 9442              	.set CYREG_SCB2_EZ_DATA4, 0x40260410
 9443              	.set CYREG_SCB2_EZ_DATA5, 0x40260414
 9444              	.set CYREG_SCB2_EZ_DATA6, 0x40260418
 9445              	.set CYREG_SCB2_EZ_DATA7, 0x4026041c
 9446              	.set CYREG_SCB2_EZ_DATA8, 0x40260420
 9447              	.set CYREG_SCB2_EZ_DATA9, 0x40260424
 9448              	.set CYREG_SCB2_EZ_DATA10, 0x40260428
 9449              	.set CYREG_SCB2_EZ_DATA11, 0x4026042c
 9450              	.set CYREG_SCB2_EZ_DATA12, 0x40260430
 9451              	.set CYREG_SCB2_EZ_DATA13, 0x40260434
 9452              	.set CYREG_SCB2_EZ_DATA14, 0x40260438
 9453              	.set CYREG_SCB2_EZ_DATA15, 0x4026043c
 9454              	.set CYREG_SCB2_EZ_DATA16, 0x40260440
 9455              	.set CYREG_SCB2_EZ_DATA17, 0x40260444
 9456              	.set CYREG_SCB2_EZ_DATA18, 0x40260448
 9457              	.set CYREG_SCB2_EZ_DATA19, 0x4026044c
 9458              	.set CYREG_SCB2_EZ_DATA20, 0x40260450
 9459              	.set CYREG_SCB2_EZ_DATA21, 0x40260454
 9460              	.set CYREG_SCB2_EZ_DATA22, 0x40260458
 9461              	.set CYREG_SCB2_EZ_DATA23, 0x4026045c
 9462              	.set CYREG_SCB2_EZ_DATA24, 0x40260460
 9463              	.set CYREG_SCB2_EZ_DATA25, 0x40260464
 9464              	.set CYREG_SCB2_EZ_DATA26, 0x40260468
 9465              	.set CYREG_SCB2_EZ_DATA27, 0x4026046c
 9466              	.set CYREG_SCB2_EZ_DATA28, 0x40260470
 9467              	.set CYREG_SCB2_EZ_DATA29, 0x40260474
 9468              	.set CYREG_SCB2_EZ_DATA30, 0x40260478
 9469              	.set CYREG_SCB2_EZ_DATA31, 0x4026047c
 9470              	.set CYREG_SCB2_INTR_CAUSE, 0x40260e00
 9471              	.set CYREG_SCB2_INTR_I2C_EC, 0x40260e80
 9472              	.set CYREG_SCB2_INTR_I2C_EC_MASK, 0x40260e88
 9473              	.set CYREG_SCB2_INTR_I2C_EC_MASKED, 0x40260e8c
 9474              	.set CYREG_SCB2_INTR_SPI_EC, 0x40260ec0
 9475              	.set CYREG_SCB2_INTR_SPI_EC_MASK, 0x40260ec8
 9476              	.set CYREG_SCB2_INTR_SPI_EC_MASKED, 0x40260ecc
 9477              	.set CYREG_SCB2_INTR_M, 0x40260f00
 9478              	.set CYREG_SCB2_INTR_M_SET, 0x40260f04
 9479              	.set CYREG_SCB2_INTR_M_MASK, 0x40260f08
 9480              	.set CYREG_SCB2_INTR_M_MASKED, 0x40260f0c
 9481              	.set CYREG_SCB2_INTR_S, 0x40260f40
 9482              	.set CYREG_SCB2_INTR_S_SET, 0x40260f44
 9483              	.set CYREG_SCB2_INTR_S_MASK, 0x40260f48
 9484              	.set CYREG_SCB2_INTR_S_MASKED, 0x40260f4c
 9485              	.set CYREG_SCB2_INTR_TX, 0x40260f80
 9486              	.set CYREG_SCB2_INTR_TX_SET, 0x40260f84
 9487              	.set CYREG_SCB2_INTR_TX_MASK, 0x40260f88
 9488              	.set CYREG_SCB2_INTR_TX_MASKED, 0x40260f8c
 9489              	.set CYREG_SCB2_INTR_RX, 0x40260fc0
 9490              	.set CYREG_SCB2_INTR_RX_SET, 0x40260fc4
 9491              	.set CYREG_SCB2_INTR_RX_MASK, 0x40260fc8
 9492              	.set CYREG_SCB2_INTR_RX_MASKED, 0x40260fcc
 9493              	.set CYDEV_SCB3_BASE, 0x40270000
 9494              	.set CYDEV_SCB3_SIZE, 0x00010000
 9495              	.set CYREG_SCB3_CTRL, 0x40270000
 9496              	.set CYREG_SCB3_STATUS, 0x40270004
 9497              	.set CYREG_SCB3_SPI_CTRL, 0x40270020
 9498              	.set CYREG_SCB3_SPI_STATUS, 0x40270024
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 168


 9499              	.set CYREG_SCB3_UART_CTRL, 0x40270040
 9500              	.set CYREG_SCB3_UART_TX_CTRL, 0x40270044
 9501              	.set CYREG_SCB3_UART_RX_CTRL, 0x40270048
 9502              	.set CYREG_SCB3_UART_RX_STATUS, 0x4027004c
 9503              	.set CYREG_SCB3_UART_FLOW_CTRL, 0x40270050
 9504              	.set CYREG_SCB3_I2C_CTRL, 0x40270060
 9505              	.set CYREG_SCB3_I2C_STATUS, 0x40270064
 9506              	.set CYREG_SCB3_I2C_M_CMD, 0x40270068
 9507              	.set CYREG_SCB3_I2C_S_CMD, 0x4027006c
 9508              	.set CYREG_SCB3_I2C_CFG, 0x40270070
 9509              	.set CYREG_SCB3_TX_CTRL, 0x40270200
 9510              	.set CYREG_SCB3_TX_FIFO_CTRL, 0x40270204
 9511              	.set CYREG_SCB3_TX_FIFO_STATUS, 0x40270208
 9512              	.set CYREG_SCB3_TX_FIFO_WR, 0x40270240
 9513              	.set CYREG_SCB3_RX_CTRL, 0x40270300
 9514              	.set CYREG_SCB3_RX_FIFO_CTRL, 0x40270304
 9515              	.set CYREG_SCB3_RX_FIFO_STATUS, 0x40270308
 9516              	.set CYREG_SCB3_RX_MATCH, 0x40270310
 9517              	.set CYREG_SCB3_RX_FIFO_RD, 0x40270340
 9518              	.set CYREG_SCB3_RX_FIFO_RD_SILENT, 0x40270344
 9519              	.set CYREG_SCB3_EZ_DATA0, 0x40270400
 9520              	.set CYREG_SCB3_EZ_DATA1, 0x40270404
 9521              	.set CYREG_SCB3_EZ_DATA2, 0x40270408
 9522              	.set CYREG_SCB3_EZ_DATA3, 0x4027040c
 9523              	.set CYREG_SCB3_EZ_DATA4, 0x40270410
 9524              	.set CYREG_SCB3_EZ_DATA5, 0x40270414
 9525              	.set CYREG_SCB3_EZ_DATA6, 0x40270418
 9526              	.set CYREG_SCB3_EZ_DATA7, 0x4027041c
 9527              	.set CYREG_SCB3_EZ_DATA8, 0x40270420
 9528              	.set CYREG_SCB3_EZ_DATA9, 0x40270424
 9529              	.set CYREG_SCB3_EZ_DATA10, 0x40270428
 9530              	.set CYREG_SCB3_EZ_DATA11, 0x4027042c
 9531              	.set CYREG_SCB3_EZ_DATA12, 0x40270430
 9532              	.set CYREG_SCB3_EZ_DATA13, 0x40270434
 9533              	.set CYREG_SCB3_EZ_DATA14, 0x40270438
 9534              	.set CYREG_SCB3_EZ_DATA15, 0x4027043c
 9535              	.set CYREG_SCB3_EZ_DATA16, 0x40270440
 9536              	.set CYREG_SCB3_EZ_DATA17, 0x40270444
 9537              	.set CYREG_SCB3_EZ_DATA18, 0x40270448
 9538              	.set CYREG_SCB3_EZ_DATA19, 0x4027044c
 9539              	.set CYREG_SCB3_EZ_DATA20, 0x40270450
 9540              	.set CYREG_SCB3_EZ_DATA21, 0x40270454
 9541              	.set CYREG_SCB3_EZ_DATA22, 0x40270458
 9542              	.set CYREG_SCB3_EZ_DATA23, 0x4027045c
 9543              	.set CYREG_SCB3_EZ_DATA24, 0x40270460
 9544              	.set CYREG_SCB3_EZ_DATA25, 0x40270464
 9545              	.set CYREG_SCB3_EZ_DATA26, 0x40270468
 9546              	.set CYREG_SCB3_EZ_DATA27, 0x4027046c
 9547              	.set CYREG_SCB3_EZ_DATA28, 0x40270470
 9548              	.set CYREG_SCB3_EZ_DATA29, 0x40270474
 9549              	.set CYREG_SCB3_EZ_DATA30, 0x40270478
 9550              	.set CYREG_SCB3_EZ_DATA31, 0x4027047c
 9551              	.set CYREG_SCB3_INTR_CAUSE, 0x40270e00
 9552              	.set CYREG_SCB3_INTR_I2C_EC, 0x40270e80
 9553              	.set CYREG_SCB3_INTR_I2C_EC_MASK, 0x40270e88
 9554              	.set CYREG_SCB3_INTR_I2C_EC_MASKED, 0x40270e8c
 9555              	.set CYREG_SCB3_INTR_SPI_EC, 0x40270ec0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 169


 9556              	.set CYREG_SCB3_INTR_SPI_EC_MASK, 0x40270ec8
 9557              	.set CYREG_SCB3_INTR_SPI_EC_MASKED, 0x40270ecc
 9558              	.set CYREG_SCB3_INTR_M, 0x40270f00
 9559              	.set CYREG_SCB3_INTR_M_SET, 0x40270f04
 9560              	.set CYREG_SCB3_INTR_M_MASK, 0x40270f08
 9561              	.set CYREG_SCB3_INTR_M_MASKED, 0x40270f0c
 9562              	.set CYREG_SCB3_INTR_S, 0x40270f40
 9563              	.set CYREG_SCB3_INTR_S_SET, 0x40270f44
 9564              	.set CYREG_SCB3_INTR_S_MASK, 0x40270f48
 9565              	.set CYREG_SCB3_INTR_S_MASKED, 0x40270f4c
 9566              	.set CYREG_SCB3_INTR_TX, 0x40270f80
 9567              	.set CYREG_SCB3_INTR_TX_SET, 0x40270f84
 9568              	.set CYREG_SCB3_INTR_TX_MASK, 0x40270f88
 9569              	.set CYREG_SCB3_INTR_TX_MASKED, 0x40270f8c
 9570              	.set CYREG_SCB3_INTR_RX, 0x40270fc0
 9571              	.set CYREG_SCB3_INTR_RX_SET, 0x40270fc4
 9572              	.set CYREG_SCB3_INTR_RX_MASK, 0x40270fc8
 9573              	.set CYREG_SCB3_INTR_RX_MASKED, 0x40270fcc
 9574              	.set CYDEV_CSD0_BASE, 0x40280000
 9575              	.set CYDEV_CSD0_SIZE, 0x00010000
 9576              	.set CYREG_CSD0_ID, 0x40280000
 9577              	.set CYFLD_CSD_ID__OFFSET, 0x00000000
 9578              	.set CYFLD_CSD_ID__SIZE, 0x00000010
 9579              	.set CYFLD_CSD_REVISION__OFFSET, 0x00000010
 9580              	.set CYFLD_CSD_REVISION__SIZE, 0x00000010
 9581              	.set CYREG_CSD0_CONFIG, 0x40280004
 9582              	.set CYFLD_CSD_DSI_SAMPLE_EN__OFFSET, 0x00000000
 9583              	.set CYFLD_CSD_DSI_SAMPLE_EN__SIZE, 0x00000001
 9584              	.set CYFLD_CSD_SAMPLE_SYNC__OFFSET, 0x00000001
 9585              	.set CYFLD_CSD_SAMPLE_SYNC__SIZE, 0x00000001
 9586              	.set CYFLD_CSD_BYPASS_SEL__OFFSET, 0x00000002
 9587              	.set CYFLD_CSD_BYPASS_SEL__SIZE, 0x00000001
 9588              	.set CYVAL_CSD_BYPASS_SEL_PRS_OR_DIV2, 0x00000000
 9589              	.set CYVAL_CSD_BYPASS_SEL_DIRECT_CLOCK, 0x00000001
 9590              	.set CYFLD_CSD_FILTER_ENABLE__OFFSET, 0x00000003
 9591              	.set CYFLD_CSD_FILTER_ENABLE__SIZE, 0x00000001
 9592              	.set CYVAL_CSD_FILTER_ENABLE_FILTER_OFF, 0x00000000
 9593              	.set CYVAL_CSD_FILTER_ENABLE_FILTER_ON, 0x00000001
 9594              	.set CYFLD_CSD_DUAL_CAP_EN__OFFSET, 0x00000004
 9595              	.set CYFLD_CSD_DUAL_CAP_EN__SIZE, 0x00000001
 9596              	.set CYVAL_CSD_DUAL_CAP_EN_DISABLE, 0x00000000
 9597              	.set CYVAL_CSD_DUAL_CAP_EN_ENABLE, 0x00000001
 9598              	.set CYFLD_CSD_PRS_CLEAR__OFFSET, 0x00000005
 9599              	.set CYFLD_CSD_PRS_CLEAR__SIZE, 0x00000001
 9600              	.set CYFLD_CSD_PRS_SELECT__OFFSET, 0x00000006
 9601              	.set CYFLD_CSD_PRS_SELECT__SIZE, 0x00000001
 9602              	.set CYVAL_CSD_PRS_SELECT_DIV2, 0x00000000
 9603              	.set CYVAL_CSD_PRS_SELECT_PRS, 0x00000001
 9604              	.set CYFLD_CSD_PRS_12_8__OFFSET, 0x00000007
 9605              	.set CYFLD_CSD_PRS_12_8__SIZE, 0x00000001
 9606              	.set CYVAL_CSD_PRS_12_8_8B, 0x00000000
 9607              	.set CYVAL_CSD_PRS_12_8_12B, 0x00000001
 9608              	.set CYFLD_CSD_DSI_SENSE_EN__OFFSET, 0x00000008
 9609              	.set CYFLD_CSD_DSI_SENSE_EN__SIZE, 0x00000001
 9610              	.set CYFLD_CSD_SHIELD_DELAY__OFFSET, 0x00000009
 9611              	.set CYFLD_CSD_SHIELD_DELAY__SIZE, 0x00000002
 9612              	.set CYVAL_CSD_SHIELD_DELAY_OFF, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 170


 9613              	.set CYVAL_CSD_SHIELD_DELAY_50NS, 0x00000002
 9614              	.set CYVAL_CSD_SHIELD_DELAY_10NS, 0x00000003
 9615              	.set CYFLD_CSD_SENSE_COMP_BW__OFFSET, 0x0000000b
 9616              	.set CYFLD_CSD_SENSE_COMP_BW__SIZE, 0x00000001
 9617              	.set CYVAL_CSD_SENSE_COMP_BW_LOW, 0x00000000
 9618              	.set CYVAL_CSD_SENSE_COMP_BW_HIGH, 0x00000001
 9619              	.set CYFLD_CSD_SENSE_EN__OFFSET, 0x0000000c
 9620              	.set CYFLD_CSD_SENSE_EN__SIZE, 0x00000001
 9621              	.set CYFLD_CSD_REFBUF_EN__OFFSET, 0x0000000d
 9622              	.set CYFLD_CSD_REFBUF_EN__SIZE, 0x00000001
 9623              	.set CYFLD_CSD_COMP_MODE__OFFSET, 0x0000000e
 9624              	.set CYFLD_CSD_COMP_MODE__SIZE, 0x00000001
 9625              	.set CYVAL_CSD_COMP_MODE_CHARGE_BUF, 0x00000000
 9626              	.set CYVAL_CSD_COMP_MODE_CHARGE_IO, 0x00000001
 9627              	.set CYFLD_CSD_COMP_PIN__OFFSET, 0x0000000f
 9628              	.set CYFLD_CSD_COMP_PIN__SIZE, 0x00000001
 9629              	.set CYVAL_CSD_COMP_PIN_CHANNEL1, 0x00000000
 9630              	.set CYVAL_CSD_COMP_PIN_CHANNEL2, 0x00000001
 9631              	.set CYFLD_CSD_POLARITY__OFFSET, 0x00000010
 9632              	.set CYFLD_CSD_POLARITY__SIZE, 0x00000001
 9633              	.set CYVAL_CSD_POLARITY_VSSIO, 0x00000000
 9634              	.set CYVAL_CSD_POLARITY_VDDIO, 0x00000001
 9635              	.set CYFLD_CSD_POLARITY2__OFFSET, 0x00000011
 9636              	.set CYFLD_CSD_POLARITY2__SIZE, 0x00000001
 9637              	.set CYVAL_CSD_POLARITY2_VSSIO, 0x00000000
 9638              	.set CYVAL_CSD_POLARITY2_VDDIO, 0x00000001
 9639              	.set CYFLD_CSD_MUTUAL_CAP__OFFSET, 0x00000012
 9640              	.set CYFLD_CSD_MUTUAL_CAP__SIZE, 0x00000001
 9641              	.set CYVAL_CSD_MUTUAL_CAP_SELFCAP, 0x00000000
 9642              	.set CYVAL_CSD_MUTUAL_CAP_MUTUALCAP, 0x00000001
 9643              	.set CYFLD_CSD_SENSE_COMP_EN__OFFSET, 0x00000013
 9644              	.set CYFLD_CSD_SENSE_COMP_EN__SIZE, 0x00000001
 9645              	.set CYFLD_CSD_REBUF_OUTSEL__OFFSET, 0x00000015
 9646              	.set CYFLD_CSD_REBUF_OUTSEL__SIZE, 0x00000001
 9647              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXA, 0x00000000
 9648              	.set CYVAL_CSD_REBUF_OUTSEL_AMUXB, 0x00000001
 9649              	.set CYFLD_CSD_SENSE_INSEL__OFFSET, 0x00000016
 9650              	.set CYFLD_CSD_SENSE_INSEL__SIZE, 0x00000001
 9651              	.set CYVAL_CSD_SENSE_INSEL_SENSE_CHANNEL1, 0x00000000
 9652              	.set CYVAL_CSD_SENSE_INSEL_SENSE_AMUXA, 0x00000001
 9653              	.set CYFLD_CSD_REFBUF_DRV__OFFSET, 0x00000017
 9654              	.set CYFLD_CSD_REFBUF_DRV__SIZE, 0x00000002
 9655              	.set CYVAL_CSD_REFBUF_DRV_OFF, 0x00000000
 9656              	.set CYVAL_CSD_REFBUF_DRV_DRV_1, 0x00000001
 9657              	.set CYVAL_CSD_REFBUF_DRV_DRV_2, 0x00000002
 9658              	.set CYVAL_CSD_REFBUF_DRV_DRV_3, 0x00000003
 9659              	.set CYFLD_CSD_DDFTSEL__OFFSET, 0x0000001a
 9660              	.set CYFLD_CSD_DDFTSEL__SIZE, 0x00000003
 9661              	.set CYVAL_CSD_DDFTSEL_NORMAL, 0x00000000
 9662              	.set CYVAL_CSD_DDFTSEL_CSD_SENSE, 0x00000001
 9663              	.set CYVAL_CSD_DDFTSEL_CSD_SHIELD, 0x00000002
 9664              	.set CYVAL_CSD_DDFTSEL_CLK_SAMPLE, 0x00000003
 9665              	.set CYVAL_CSD_DDFTSEL_COMP_OUT, 0x00000004
 9666              	.set CYFLD_CSD_ADFTEN__OFFSET, 0x0000001d
 9667              	.set CYFLD_CSD_ADFTEN__SIZE, 0x00000001
 9668              	.set CYFLD_CSD_DDFTCOMP__OFFSET, 0x0000001e
 9669              	.set CYFLD_CSD_DDFTCOMP__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 171


 9670              	.set CYVAL_CSD_DDFTCOMP_REFBUFCOMP, 0x00000000
 9671              	.set CYVAL_CSD_DDFTCOMP_SENSECOMP, 0x00000001
 9672              	.set CYFLD_CSD_ENABLE__OFFSET, 0x0000001f
 9673              	.set CYFLD_CSD_ENABLE__SIZE, 0x00000001
 9674              	.set CYREG_CSD0_IDAC, 0x40280008
 9675              	.set CYFLD_CSD_IDAC1__OFFSET, 0x00000000
 9676              	.set CYFLD_CSD_IDAC1__SIZE, 0x00000008
 9677              	.set CYFLD_CSD_IDAC1_MODE__OFFSET, 0x00000008
 9678              	.set CYFLD_CSD_IDAC1_MODE__SIZE, 0x00000002
 9679              	.set CYVAL_CSD_IDAC1_MODE_OFF, 0x00000000
 9680              	.set CYVAL_CSD_IDAC1_MODE_FIXED, 0x00000001
 9681              	.set CYVAL_CSD_IDAC1_MODE_VARIABLE, 0x00000002
 9682              	.set CYVAL_CSD_IDAC1_MODE_DSI, 0x00000003
 9683              	.set CYFLD_CSD_IDAC1_RANGE__OFFSET, 0x0000000a
 9684              	.set CYFLD_CSD_IDAC1_RANGE__SIZE, 0x00000001
 9685              	.set CYVAL_CSD_IDAC1_RANGE_4X, 0x00000000
 9686              	.set CYVAL_CSD_IDAC1_RANGE_8X, 0x00000001
 9687              	.set CYFLD_CSD_POLARITY1_MIR__OFFSET, 0x0000000c
 9688              	.set CYFLD_CSD_POLARITY1_MIR__SIZE, 0x00000001
 9689              	.set CYFLD_CSD_IDAC2__OFFSET, 0x00000010
 9690              	.set CYFLD_CSD_IDAC2__SIZE, 0x00000007
 9691              	.set CYFLD_CSD_IDAC2_MODE__OFFSET, 0x00000018
 9692              	.set CYFLD_CSD_IDAC2_MODE__SIZE, 0x00000002
 9693              	.set CYVAL_CSD_IDAC2_MODE_OFF, 0x00000000
 9694              	.set CYVAL_CSD_IDAC2_MODE_FIXED, 0x00000001
 9695              	.set CYVAL_CSD_IDAC2_MODE_VARIABLE, 0x00000002
 9696              	.set CYVAL_CSD_IDAC2_MODE_DSI, 0x00000003
 9697              	.set CYFLD_CSD_IDAC2_RANGE__OFFSET, 0x0000001a
 9698              	.set CYFLD_CSD_IDAC2_RANGE__SIZE, 0x00000001
 9699              	.set CYVAL_CSD_IDAC2_RANGE_4X, 0x00000000
 9700              	.set CYVAL_CSD_IDAC2_RANGE_8X, 0x00000001
 9701              	.set CYFLD_CSD_POLARITY2_MIR__OFFSET, 0x0000001c
 9702              	.set CYFLD_CSD_POLARITY2_MIR__SIZE, 0x00000001
 9703              	.set CYFLD_CSD_FEEDBACK_MODE__OFFSET, 0x0000001e
 9704              	.set CYFLD_CSD_FEEDBACK_MODE__SIZE, 0x00000001
 9705              	.set CYVAL_CSD_FEEDBACK_MODE_FLOP, 0x00000000
 9706              	.set CYVAL_CSD_FEEDBACK_MODE_COMP, 0x00000001
 9707              	.set CYREG_CSD0_COUNTER, 0x4028000c
 9708              	.set CYFLD_CSD_COUNTER__OFFSET, 0x00000000
 9709              	.set CYFLD_CSD_COUNTER__SIZE, 0x00000010
 9710              	.set CYFLD_CSD_PERIOD__OFFSET, 0x00000010
 9711              	.set CYFLD_CSD_PERIOD__SIZE, 0x00000010
 9712              	.set CYREG_CSD0_STATUS, 0x40280010
 9713              	.set CYFLD_CSD_CSD_CHARGE__OFFSET, 0x00000000
 9714              	.set CYFLD_CSD_CSD_CHARGE__SIZE, 0x00000001
 9715              	.set CYFLD_CSD_CSD_SENSE__OFFSET, 0x00000001
 9716              	.set CYFLD_CSD_CSD_SENSE__SIZE, 0x00000001
 9717              	.set CYFLD_CSD_COMP_OUT__OFFSET, 0x00000002
 9718              	.set CYFLD_CSD_COMP_OUT__SIZE, 0x00000001
 9719              	.set CYVAL_CSD_COMP_OUT_C_LT_VREF, 0x00000000
 9720              	.set CYVAL_CSD_COMP_OUT_C_GT_VREF, 0x00000001
 9721              	.set CYFLD_CSD_SAMPLE__OFFSET, 0x00000003
 9722              	.set CYFLD_CSD_SAMPLE__SIZE, 0x00000001
 9723              	.set CYREG_CSD0_INTR, 0x40280014
 9724              	.set CYFLD_CSD_CSD__OFFSET, 0x00000000
 9725              	.set CYFLD_CSD_CSD__SIZE, 0x00000001
 9726              	.set CYREG_CSD0_INTR_SET, 0x40280018
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 172


 9727              	.set CYREG_CSD0_PWM, 0x4028001c
 9728              	.set CYFLD_CSD_PWM_COUNT__OFFSET, 0x00000000
 9729              	.set CYFLD_CSD_PWM_COUNT__SIZE, 0x00000004
 9730              	.set CYFLD_CSD_PWM_SEL__OFFSET, 0x00000004
 9731              	.set CYFLD_CSD_PWM_SEL__SIZE, 0x00000002
 9732              	.set CYVAL_CSD_PWM_SEL_OFF, 0x00000000
 9733              	.set CYVAL_CSD_PWM_SEL_FIXED_HIGH, 0x00000002
 9734              	.set CYVAL_CSD_PWM_SEL_FIXED_LOW, 0x00000003
 9735              	.set CYREG_CSD0_TRIM1, 0x4028ff00
 9736              	.set CYFLD_CSD_IDAC1_SRC_TRIM__OFFSET, 0x00000000
 9737              	.set CYFLD_CSD_IDAC1_SRC_TRIM__SIZE, 0x00000004
 9738              	.set CYFLD_CSD_IDAC2_SRC_TRIM__OFFSET, 0x00000004
 9739              	.set CYFLD_CSD_IDAC2_SRC_TRIM__SIZE, 0x00000004
 9740              	.set CYREG_CSD0_TRIM2, 0x4028ff04
 9741              	.set CYFLD_CSD_IDAC1_SNK_TRIM__OFFSET, 0x00000000
 9742              	.set CYFLD_CSD_IDAC1_SNK_TRIM__SIZE, 0x00000004
 9743              	.set CYFLD_CSD_IDAC2_SNK_TRIM__OFFSET, 0x00000004
 9744              	.set CYFLD_CSD_IDAC2_SNK_TRIM__SIZE, 0x00000004
 9745              	.set CYDEV_CSD1_BASE, 0x40290000
 9746              	.set CYDEV_CSD1_SIZE, 0x00010000
 9747              	.set CYREG_CSD1_ID, 0x40290000
 9748              	.set CYREG_CSD1_CONFIG, 0x40290004
 9749              	.set CYREG_CSD1_IDAC, 0x40290008
 9750              	.set CYREG_CSD1_COUNTER, 0x4029000c
 9751              	.set CYREG_CSD1_STATUS, 0x40290010
 9752              	.set CYREG_CSD1_INTR, 0x40290014
 9753              	.set CYREG_CSD1_INTR_SET, 0x40290018
 9754              	.set CYREG_CSD1_PWM, 0x4029001c
 9755              	.set CYREG_CSD1_TRIM1, 0x4029ff00
 9756              	.set CYREG_CSD1_TRIM2, 0x4029ff04
 9757              	.set CYDEV_LCD_BASE, 0x402a0000
 9758              	.set CYDEV_LCD_SIZE, 0x00010000
 9759              	.set CYREG_LCD_ID, 0x402a0000
 9760              	.set CYFLD_LCD_ID__OFFSET, 0x00000000
 9761              	.set CYFLD_LCD_ID__SIZE, 0x00000010
 9762              	.set CYFLD_LCD_REVISION__OFFSET, 0x00000010
 9763              	.set CYFLD_LCD_REVISION__SIZE, 0x00000010
 9764              	.set CYREG_LCD_DIVIDER, 0x402a0004
 9765              	.set CYFLD_LCD_SUBFR_DIV__OFFSET, 0x00000000
 9766              	.set CYFLD_LCD_SUBFR_DIV__SIZE, 0x00000010
 9767              	.set CYFLD_LCD_DEAD_DIV__OFFSET, 0x00000010
 9768              	.set CYFLD_LCD_DEAD_DIV__SIZE, 0x00000010
 9769              	.set CYREG_LCD_CONTROL, 0x402a0008
 9770              	.set CYFLD_LCD_LS_EN__OFFSET, 0x00000000
 9771              	.set CYFLD_LCD_LS_EN__SIZE, 0x00000001
 9772              	.set CYFLD_LCD_HS_EN__OFFSET, 0x00000001
 9773              	.set CYFLD_LCD_HS_EN__SIZE, 0x00000001
 9774              	.set CYFLD_LCD_LCD_MODE__OFFSET, 0x00000002
 9775              	.set CYFLD_LCD_LCD_MODE__SIZE, 0x00000001
 9776              	.set CYVAL_LCD_LCD_MODE_LS, 0x00000000
 9777              	.set CYVAL_LCD_LCD_MODE_HS, 0x00000001
 9778              	.set CYFLD_LCD_TYPE__OFFSET, 0x00000003
 9779              	.set CYFLD_LCD_TYPE__SIZE, 0x00000001
 9780              	.set CYVAL_LCD_TYPE_TYPE_A, 0x00000000
 9781              	.set CYVAL_LCD_TYPE_TYPE_B, 0x00000001
 9782              	.set CYFLD_LCD_OP_MODE__OFFSET, 0x00000004
 9783              	.set CYFLD_LCD_OP_MODE__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 173


 9784              	.set CYVAL_LCD_OP_MODE_PWM, 0x00000000
 9785              	.set CYVAL_LCD_OP_MODE_CORRELATION, 0x00000001
 9786              	.set CYFLD_LCD_BIAS__OFFSET, 0x00000005
 9787              	.set CYFLD_LCD_BIAS__SIZE, 0x00000002
 9788              	.set CYVAL_LCD_BIAS_HALF, 0x00000000
 9789              	.set CYVAL_LCD_BIAS_THIRD, 0x00000001
 9790              	.set CYVAL_LCD_BIAS_FOURTH, 0x00000002
 9791              	.set CYVAL_LCD_BIAS_FIFTH, 0x00000003
 9792              	.set CYFLD_LCD_COM_NUM__OFFSET, 0x00000008
 9793              	.set CYFLD_LCD_COM_NUM__SIZE, 0x00000004
 9794              	.set CYFLD_LCD_LS_EN_STAT__OFFSET, 0x0000001f
 9795              	.set CYFLD_LCD_LS_EN_STAT__SIZE, 0x00000001
 9796              	.set CYREG_LCD_DATA00, 0x402a0100
 9797              	.set CYFLD_LCD_DATA__OFFSET, 0x00000000
 9798              	.set CYFLD_LCD_DATA__SIZE, 0x00000020
 9799              	.set CYREG_LCD_DATA01, 0x402a0104
 9800              	.set CYREG_LCD_DATA02, 0x402a0108
 9801              	.set CYREG_LCD_DATA03, 0x402a010c
 9802              	.set CYREG_LCD_DATA04, 0x402a0110
 9803              	.set CYREG_LCD_DATA05, 0x402a0114
 9804              	.set CYREG_LCD_DATA06, 0x402a0118
 9805              	.set CYREG_LCD_DATA07, 0x402a011c
 9806              	.set CYREG_LCD_DATA10, 0x402a0200
 9807              	.set CYREG_LCD_DATA11, 0x402a0204
 9808              	.set CYREG_LCD_DATA12, 0x402a0208
 9809              	.set CYREG_LCD_DATA13, 0x402a020c
 9810              	.set CYREG_LCD_DATA14, 0x402a0210
 9811              	.set CYREG_LCD_DATA15, 0x402a0214
 9812              	.set CYREG_LCD_DATA16, 0x402a0218
 9813              	.set CYREG_LCD_DATA17, 0x402a021c
 9814              	.set CYDEV_LPCOMP_BASE, 0x402b0000
 9815              	.set CYDEV_LPCOMP_SIZE, 0x00010000
 9816              	.set CYREG_LPCOMP_ID, 0x402b0000
 9817              	.set CYFLD_LPCOMP_ID__OFFSET, 0x00000000
 9818              	.set CYFLD_LPCOMP_ID__SIZE, 0x00000010
 9819              	.set CYFLD_LPCOMP_REVISION__OFFSET, 0x00000010
 9820              	.set CYFLD_LPCOMP_REVISION__SIZE, 0x00000010
 9821              	.set CYREG_LPCOMP_CONFIG, 0x402b0004
 9822              	.set CYFLD_LPCOMP_MODE1__OFFSET, 0x00000000
 9823              	.set CYFLD_LPCOMP_MODE1__SIZE, 0x00000002
 9824              	.set CYVAL_LPCOMP_MODE1_SLOW, 0x00000000
 9825              	.set CYVAL_LPCOMP_MODE1_FAST, 0x00000001
 9826              	.set CYVAL_LPCOMP_MODE1_ULP, 0x00000002
 9827              	.set CYFLD_LPCOMP_HYST1__OFFSET, 0x00000002
 9828              	.set CYFLD_LPCOMP_HYST1__SIZE, 0x00000001
 9829              	.set CYFLD_LPCOMP_FILTER1__OFFSET, 0x00000003
 9830              	.set CYFLD_LPCOMP_FILTER1__SIZE, 0x00000001
 9831              	.set CYFLD_LPCOMP_INTTYPE1__OFFSET, 0x00000004
 9832              	.set CYFLD_LPCOMP_INTTYPE1__SIZE, 0x00000002
 9833              	.set CYVAL_LPCOMP_INTTYPE1_DISABLE, 0x00000000
 9834              	.set CYVAL_LPCOMP_INTTYPE1_RISING, 0x00000001
 9835              	.set CYVAL_LPCOMP_INTTYPE1_FALLING, 0x00000002
 9836              	.set CYVAL_LPCOMP_INTTYPE1_BOTH, 0x00000003
 9837              	.set CYFLD_LPCOMP_OUT1__OFFSET, 0x00000006
 9838              	.set CYFLD_LPCOMP_OUT1__SIZE, 0x00000001
 9839              	.set CYFLD_LPCOMP_ENABLE1__OFFSET, 0x00000007
 9840              	.set CYFLD_LPCOMP_ENABLE1__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 174


 9841              	.set CYFLD_LPCOMP_MODE2__OFFSET, 0x00000008
 9842              	.set CYFLD_LPCOMP_MODE2__SIZE, 0x00000002
 9843              	.set CYVAL_LPCOMP_MODE2_SLOW, 0x00000000
 9844              	.set CYVAL_LPCOMP_MODE2_FAST, 0x00000001
 9845              	.set CYVAL_LPCOMP_MODE2_ULP, 0x00000002
 9846              	.set CYFLD_LPCOMP_HYST2__OFFSET, 0x0000000a
 9847              	.set CYFLD_LPCOMP_HYST2__SIZE, 0x00000001
 9848              	.set CYFLD_LPCOMP_FILTER2__OFFSET, 0x0000000b
 9849              	.set CYFLD_LPCOMP_FILTER2__SIZE, 0x00000001
 9850              	.set CYFLD_LPCOMP_INTTYPE2__OFFSET, 0x0000000c
 9851              	.set CYFLD_LPCOMP_INTTYPE2__SIZE, 0x00000002
 9852              	.set CYVAL_LPCOMP_INTTYPE2_DISABLE, 0x00000000
 9853              	.set CYVAL_LPCOMP_INTTYPE2_RISING, 0x00000001
 9854              	.set CYVAL_LPCOMP_INTTYPE2_FALLING, 0x00000002
 9855              	.set CYVAL_LPCOMP_INTTYPE2_BOTH, 0x00000003
 9856              	.set CYFLD_LPCOMP_OUT2__OFFSET, 0x0000000e
 9857              	.set CYFLD_LPCOMP_OUT2__SIZE, 0x00000001
 9858              	.set CYFLD_LPCOMP_ENABLE2__OFFSET, 0x0000000f
 9859              	.set CYFLD_LPCOMP_ENABLE2__SIZE, 0x00000001
 9860              	.set CYFLD_LPCOMP_DSI_BYPASS1__OFFSET, 0x00000010
 9861              	.set CYFLD_LPCOMP_DSI_BYPASS1__SIZE, 0x00000001
 9862              	.set CYFLD_LPCOMP_DSI_LEVEL1__OFFSET, 0x00000011
 9863              	.set CYFLD_LPCOMP_DSI_LEVEL1__SIZE, 0x00000001
 9864              	.set CYFLD_LPCOMP_DSI_BYPASS2__OFFSET, 0x00000014
 9865              	.set CYFLD_LPCOMP_DSI_BYPASS2__SIZE, 0x00000001
 9866              	.set CYFLD_LPCOMP_DSI_LEVEL2__OFFSET, 0x00000015
 9867              	.set CYFLD_LPCOMP_DSI_LEVEL2__SIZE, 0x00000001
 9868              	.set CYREG_LPCOMP_DFT, 0x402b0008
 9869              	.set CYFLD_LPCOMP_CAL_EN__OFFSET, 0x00000000
 9870              	.set CYFLD_LPCOMP_CAL_EN__SIZE, 0x00000001
 9871              	.set CYFLD_LPCOMP_BYPASS__OFFSET, 0x00000001
 9872              	.set CYFLD_LPCOMP_BYPASS__SIZE, 0x00000001
 9873              	.set CYREG_LPCOMP_INTR, 0x402b0010
 9874              	.set CYFLD_LPCOMP_COMP1__OFFSET, 0x00000000
 9875              	.set CYFLD_LPCOMP_COMP1__SIZE, 0x00000001
 9876              	.set CYFLD_LPCOMP_COMP2__OFFSET, 0x00000001
 9877              	.set CYFLD_LPCOMP_COMP2__SIZE, 0x00000001
 9878              	.set CYREG_LPCOMP_INTR_SET, 0x402b0014
 9879              	.set CYREG_LPCOMP_INTR_MASK, 0x402b0018
 9880              	.set CYFLD_LPCOMP_COMP1_MASK__OFFSET, 0x00000000
 9881              	.set CYFLD_LPCOMP_COMP1_MASK__SIZE, 0x00000001
 9882              	.set CYFLD_LPCOMP_COMP2_MASK__OFFSET, 0x00000001
 9883              	.set CYFLD_LPCOMP_COMP2_MASK__SIZE, 0x00000001
 9884              	.set CYREG_LPCOMP_INTR_MASKED, 0x402b001c
 9885              	.set CYFLD_LPCOMP_COMP1_MASKED__OFFSET, 0x00000000
 9886              	.set CYFLD_LPCOMP_COMP1_MASKED__SIZE, 0x00000001
 9887              	.set CYFLD_LPCOMP_COMP2_MASKED__OFFSET, 0x00000001
 9888              	.set CYFLD_LPCOMP_COMP2_MASKED__SIZE, 0x00000001
 9889              	.set CYREG_LPCOMP_TRIM1, 0x402bff00
 9890              	.set CYFLD_LPCOMP_COMP1_TRIMA__OFFSET, 0x00000000
 9891              	.set CYFLD_LPCOMP_COMP1_TRIMA__SIZE, 0x00000005
 9892              	.set CYREG_LPCOMP_TRIM2, 0x402bff04
 9893              	.set CYFLD_LPCOMP_COMP1_TRIMB__OFFSET, 0x00000000
 9894              	.set CYFLD_LPCOMP_COMP1_TRIMB__SIZE, 0x00000005
 9895              	.set CYREG_LPCOMP_TRIM3, 0x402bff08
 9896              	.set CYFLD_LPCOMP_COMP2_TRIMA__OFFSET, 0x00000000
 9897              	.set CYFLD_LPCOMP_COMP2_TRIMA__SIZE, 0x00000005
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 175


 9898              	.set CYREG_LPCOMP_TRIM4, 0x402bff0c
 9899              	.set CYFLD_LPCOMP_COMP2_TRIMB__OFFSET, 0x00000000
 9900              	.set CYFLD_LPCOMP_COMP2_TRIMB__SIZE, 0x00000005
 9901              	.set CYDEV_USBDEVv2_BASE, 0x402c0000
 9902              	.set CYDEV_USBDEVv2_SIZE, 0x00010000
 9903              	.set CYREG_USBDEVv2_EP0_DR0, 0x402c0000
 9904              	.set CYFLD_USBDEVv2_DATA_BYTE__OFFSET, 0x00000000
 9905              	.set CYFLD_USBDEVv2_DATA_BYTE__SIZE, 0x00000008
 9906              	.set CYREG_USBDEVv2_EP0_DR1, 0x402c0004
 9907              	.set CYREG_USBDEVv2_EP0_DR2, 0x402c0008
 9908              	.set CYREG_USBDEVv2_EP0_DR3, 0x402c000c
 9909              	.set CYREG_USBDEVv2_EP0_DR4, 0x402c0010
 9910              	.set CYREG_USBDEVv2_EP0_DR5, 0x402c0014
 9911              	.set CYREG_USBDEVv2_EP0_DR6, 0x402c0018
 9912              	.set CYREG_USBDEVv2_EP0_DR7, 0x402c001c
 9913              	.set CYREG_USBDEVv2_CR0, 0x402c0020
 9914              	.set CYFLD_USBDEVv2_DEVICE_ADDRESS__OFFSET, 0x00000000
 9915              	.set CYFLD_USBDEVv2_DEVICE_ADDRESS__SIZE, 0x00000007
 9916              	.set CYFLD_USBDEVv2_USB_ENABLE__OFFSET, 0x00000007
 9917              	.set CYFLD_USBDEVv2_USB_ENABLE__SIZE, 0x00000001
 9918              	.set CYREG_USBDEVv2_CR1, 0x402c0024
 9919              	.set CYFLD_USBDEVv2_REG_ENABLE__OFFSET, 0x00000000
 9920              	.set CYFLD_USBDEVv2_REG_ENABLE__SIZE, 0x00000001
 9921              	.set CYFLD_USBDEVv2_ENABLE_LOCK__OFFSET, 0x00000001
 9922              	.set CYFLD_USBDEVv2_ENABLE_LOCK__SIZE, 0x00000001
 9923              	.set CYFLD_USBDEVv2_BUS_ACTIVITY__OFFSET, 0x00000002
 9924              	.set CYFLD_USBDEVv2_BUS_ACTIVITY__SIZE, 0x00000001
 9925              	.set CYFLD_USBDEVv2_TRIM_OFFSET_MSB__OFFSET, 0x00000003
 9926              	.set CYFLD_USBDEVv2_TRIM_OFFSET_MSB__SIZE, 0x00000001
 9927              	.set CYREG_USBDEVv2_SIE_EP_INT_EN, 0x402c0028
 9928              	.set CYFLD_USBDEVv2_EP1_INTR_EN__OFFSET, 0x00000000
 9929              	.set CYFLD_USBDEVv2_EP1_INTR_EN__SIZE, 0x00000001
 9930              	.set CYFLD_USBDEVv2_EP2_INTR_EN__OFFSET, 0x00000001
 9931              	.set CYFLD_USBDEVv2_EP2_INTR_EN__SIZE, 0x00000001
 9932              	.set CYFLD_USBDEVv2_EP3_INTR_EN__OFFSET, 0x00000002
 9933              	.set CYFLD_USBDEVv2_EP3_INTR_EN__SIZE, 0x00000001
 9934              	.set CYFLD_USBDEVv2_EP4_INTR_EN__OFFSET, 0x00000003
 9935              	.set CYFLD_USBDEVv2_EP4_INTR_EN__SIZE, 0x00000001
 9936              	.set CYFLD_USBDEVv2_EP5_INTR_EN__OFFSET, 0x00000004
 9937              	.set CYFLD_USBDEVv2_EP5_INTR_EN__SIZE, 0x00000001
 9938              	.set CYFLD_USBDEVv2_EP6_INTR_EN__OFFSET, 0x00000005
 9939              	.set CYFLD_USBDEVv2_EP6_INTR_EN__SIZE, 0x00000001
 9940              	.set CYFLD_USBDEVv2_EP7_INTR_EN__OFFSET, 0x00000006
 9941              	.set CYFLD_USBDEVv2_EP7_INTR_EN__SIZE, 0x00000001
 9942              	.set CYFLD_USBDEVv2_EP8_INTR_EN__OFFSET, 0x00000007
 9943              	.set CYFLD_USBDEVv2_EP8_INTR_EN__SIZE, 0x00000001
 9944              	.set CYREG_USBDEVv2_SIE_EP_INT_SR, 0x402c002c
 9945              	.set CYFLD_USBDEVv2_EP1_INTR__OFFSET, 0x00000000
 9946              	.set CYFLD_USBDEVv2_EP1_INTR__SIZE, 0x00000001
 9947              	.set CYFLD_USBDEVv2_EP2_INTR__OFFSET, 0x00000001
 9948              	.set CYFLD_USBDEVv2_EP2_INTR__SIZE, 0x00000001
 9949              	.set CYFLD_USBDEVv2_EP3_INTR__OFFSET, 0x00000002
 9950              	.set CYFLD_USBDEVv2_EP3_INTR__SIZE, 0x00000001
 9951              	.set CYFLD_USBDEVv2_EP4_INTR__OFFSET, 0x00000003
 9952              	.set CYFLD_USBDEVv2_EP4_INTR__SIZE, 0x00000001
 9953              	.set CYFLD_USBDEVv2_EP5_INTR__OFFSET, 0x00000004
 9954              	.set CYFLD_USBDEVv2_EP5_INTR__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 176


 9955              	.set CYFLD_USBDEVv2_EP6_INTR__OFFSET, 0x00000005
 9956              	.set CYFLD_USBDEVv2_EP6_INTR__SIZE, 0x00000001
 9957              	.set CYFLD_USBDEVv2_EP7_INTR__OFFSET, 0x00000006
 9958              	.set CYFLD_USBDEVv2_EP7_INTR__SIZE, 0x00000001
 9959              	.set CYFLD_USBDEVv2_EP8_INTR__OFFSET, 0x00000007
 9960              	.set CYFLD_USBDEVv2_EP8_INTR__SIZE, 0x00000001
 9961              	.set CYREG_USBDEVv2_SIE_EP1_CNT0, 0x402c0030
 9962              	.set CYFLD_USBDEVv2_DATA_COUNT_MSB__OFFSET, 0x00000000
 9963              	.set CYFLD_USBDEVv2_DATA_COUNT_MSB__SIZE, 0x00000003
 9964              	.set CYFLD_USBDEVv2_DATA_VALID__OFFSET, 0x00000006
 9965              	.set CYFLD_USBDEVv2_DATA_VALID__SIZE, 0x00000001
 9966              	.set CYVAL_USBDEVv2_DATA_VALID_DATA_ERROR, 0x00000000
 9967              	.set CYVAL_USBDEVv2_DATA_VALID_DATA_VALID, 0x00000001
 9968              	.set CYFLD_USBDEVv2_DATA_TOGGLE__OFFSET, 0x00000007
 9969              	.set CYFLD_USBDEVv2_DATA_TOGGLE__SIZE, 0x00000001
 9970              	.set CYREG_USBDEVv2_SIE_EP1_CNT1, 0x402c0034
 9971              	.set CYFLD_USBDEVv2_DATA_COUNT__OFFSET, 0x00000000
 9972              	.set CYFLD_USBDEVv2_DATA_COUNT__SIZE, 0x00000008
 9973              	.set CYREG_USBDEVv2_SIE_EP1_CR0, 0x402c0038
 9974              	.set CYFLD_USBDEVv2_MODE__OFFSET, 0x00000000
 9975              	.set CYFLD_USBDEVv2_MODE__SIZE, 0x00000004
 9976              	.set CYVAL_USBDEVv2_MODE_DISABLE, 0x00000000
 9977              	.set CYVAL_USBDEVv2_MODE_NAK_INOUT, 0x00000001
 9978              	.set CYVAL_USBDEVv2_MODE_STATUS_OUT_ONLY, 0x00000002
 9979              	.set CYVAL_USBDEVv2_MODE_STALL_INOUT, 0x00000003
 9980              	.set CYVAL_USBDEVv2_MODE_ISO_OUT, 0x00000005
 9981              	.set CYVAL_USBDEVv2_MODE_STATUS_IN_ONLY, 0x00000006
 9982              	.set CYVAL_USBDEVv2_MODE_ISO_IN, 0x00000007
 9983              	.set CYVAL_USBDEVv2_MODE_NAK_OUT, 0x00000008
 9984              	.set CYVAL_USBDEVv2_MODE_ACK_OUT, 0x00000009
 9985              	.set CYVAL_USBDEVv2_MODE_ACK_OUT_STATUS_IN, 0x0000000b
 9986              	.set CYVAL_USBDEVv2_MODE_NAK_IN, 0x0000000c
 9987              	.set CYVAL_USBDEVv2_MODE_ACK_IN, 0x0000000d
 9988              	.set CYVAL_USBDEVv2_MODE_ACK_IN_STATUS_OUT, 0x0000000f
 9989              	.set CYFLD_USBDEVv2_ACKED_TXN__OFFSET, 0x00000004
 9990              	.set CYFLD_USBDEVv2_ACKED_TXN__SIZE, 0x00000001
 9991              	.set CYVAL_USBDEVv2_ACKED_TXN_ACKED_NO, 0x00000000
 9992              	.set CYVAL_USBDEVv2_ACKED_TXN_ACKED_YES, 0x00000001
 9993              	.set CYFLD_USBDEVv2_NAK_INT_EN__OFFSET, 0x00000005
 9994              	.set CYFLD_USBDEVv2_NAK_INT_EN__SIZE, 0x00000001
 9995              	.set CYFLD_USBDEVv2_ERR_IN_TXN__OFFSET, 0x00000006
 9996              	.set CYFLD_USBDEVv2_ERR_IN_TXN__SIZE, 0x00000001
 9997              	.set CYFLD_USBDEVv2_STALL__OFFSET, 0x00000007
 9998              	.set CYFLD_USBDEVv2_STALL__SIZE, 0x00000001
 9999              	.set CYREG_USBDEVv2_USBIO_CR0, 0x402c0040
 10000              	.set CYFLD_USBDEVv2_RD__OFFSET, 0x00000000
 10001              	.set CYFLD_USBDEVv2_RD__SIZE, 0x00000001
 10002              	.set CYVAL_USBDEVv2_RD_DIFF_LOW, 0x00000000
 10003              	.set CYVAL_USBDEVv2_RD_DIFF_HIGH, 0x00000001
 10004              	.set CYFLD_USBDEVv2_TD__OFFSET, 0x00000005
 10005              	.set CYFLD_USBDEVv2_TD__SIZE, 0x00000001
 10006              	.set CYVAL_USBDEVv2_TD_DIFF_K, 0x00000000
 10007              	.set CYVAL_USBDEVv2_TD_DIFF_J, 0x00000001
 10008              	.set CYFLD_USBDEVv2_TSE0__OFFSET, 0x00000006
 10009              	.set CYFLD_USBDEVv2_TSE0__SIZE, 0x00000001
 10010              	.set CYFLD_USBDEVv2_TEN__OFFSET, 0x00000007
 10011              	.set CYFLD_USBDEVv2_TEN__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 177


 10012              	.set CYREG_USBDEVv2_USBIO_CR2, 0x402c0044
 10013              	.set CYFLD_USBDEVv2_Reserved__OFFSET, 0x00000000
 10014              	.set CYFLD_USBDEVv2_Reserved__SIZE, 0x00000006
 10015              	.set CYFLD_USBDEVv2_TEST_PKT__OFFSET, 0x00000006
 10016              	.set CYFLD_USBDEVv2_TEST_PKT__SIZE, 0x00000001
 10017              	.set CYFLD_USBDEVv2_TEST_RES__OFFSET, 0x00000007
 10018              	.set CYFLD_USBDEVv2_TEST_RES__SIZE, 0x00000001
 10019              	.set CYREG_USBDEVv2_USBIO_CR1, 0x402c0048
 10020              	.set CYFLD_USBDEVv2_DMO__OFFSET, 0x00000000
 10021              	.set CYFLD_USBDEVv2_DMO__SIZE, 0x00000001
 10022              	.set CYFLD_USBDEVv2_DPO__OFFSET, 0x00000001
 10023              	.set CYFLD_USBDEVv2_DPO__SIZE, 0x00000001
 10024              	.set CYFLD_USBDEVv2_USBPUEN__OFFSET, 0x00000002
 10025              	.set CYFLD_USBDEVv2_USBPUEN__SIZE, 0x00000001
 10026              	.set CYFLD_USBDEVv2_IOMODE__OFFSET, 0x00000005
 10027              	.set CYFLD_USBDEVv2_IOMODE__SIZE, 0x00000001
 10028              	.set CYREG_USBDEVv2_DYN_RECONFIG, 0x402c0050
 10029              	.set CYFLD_USBDEVv2_DYN_CONFIG_EN__OFFSET, 0x00000000
 10030              	.set CYFLD_USBDEVv2_DYN_CONFIG_EN__SIZE, 0x00000001
 10031              	.set CYFLD_USBDEVv2_DYN_RECONFIG_EPNO__OFFSET, 0x00000001
 10032              	.set CYFLD_USBDEVv2_DYN_RECONFIG_EPNO__SIZE, 0x00000003
 10033              	.set CYFLD_USBDEVv2_DYN_RECONFIG_RDY_STS__OFFSET, 0x00000004
 10034              	.set CYFLD_USBDEVv2_DYN_RECONFIG_RDY_STS__SIZE, 0x00000001
 10035              	.set CYREG_USBDEVv2_SOF0, 0x402c0060
 10036              	.set CYFLD_USBDEVv2_FRAME_NUMBER__OFFSET, 0x00000000
 10037              	.set CYFLD_USBDEVv2_FRAME_NUMBER__SIZE, 0x00000008
 10038              	.set CYREG_USBDEVv2_SOF1, 0x402c0064
 10039              	.set CYFLD_USBDEVv2_FRAME_NUMBER_MSB__OFFSET, 0x00000000
 10040              	.set CYFLD_USBDEVv2_FRAME_NUMBER_MSB__SIZE, 0x00000003
 10041              	.set CYREG_USBDEVv2_SIE_EP2_CNT0, 0x402c0070
 10042              	.set CYREG_USBDEVv2_SIE_EP2_CNT1, 0x402c0074
 10043              	.set CYREG_USBDEVv2_SIE_EP2_CR0, 0x402c0078
 10044              	.set CYREG_USBDEVv2_OSCLK_DR0, 0x402c0080
 10045              	.set CYFLD_USBDEVv2_ADDER__OFFSET, 0x00000000
 10046              	.set CYFLD_USBDEVv2_ADDER__SIZE, 0x00000008
 10047              	.set CYREG_USBDEVv2_OSCLK_DR1, 0x402c0084
 10048              	.set CYFLD_USBDEVv2_ADDER_MSB__OFFSET, 0x00000000
 10049              	.set CYFLD_USBDEVv2_ADDER_MSB__SIZE, 0x00000007
 10050              	.set CYREG_USBDEVv2_EP0_CR, 0x402c00a0
 10051              	.set CYFLD_USBDEVv2_OUT_RCVD__OFFSET, 0x00000005
 10052              	.set CYFLD_USBDEVv2_OUT_RCVD__SIZE, 0x00000001
 10053              	.set CYFLD_USBDEVv2_IN_RCVD__OFFSET, 0x00000006
 10054              	.set CYFLD_USBDEVv2_IN_RCVD__SIZE, 0x00000001
 10055              	.set CYFLD_USBDEVv2_SETUP_RCVD__OFFSET, 0x00000007
 10056              	.set CYFLD_USBDEVv2_SETUP_RCVD__SIZE, 0x00000001
 10057              	.set CYREG_USBDEVv2_EP0_CNT, 0x402c00a4
 10058              	.set CYFLD_USBDEVv2_BYTE_COUNT__OFFSET, 0x00000000
 10059              	.set CYFLD_USBDEVv2_BYTE_COUNT__SIZE, 0x00000004
 10060              	.set CYREG_USBDEVv2_SIE_EP3_CNT0, 0x402c00b0
 10061              	.set CYREG_USBDEVv2_SIE_EP3_CNT1, 0x402c00b4
 10062              	.set CYREG_USBDEVv2_SIE_EP3_CR0, 0x402c00b8
 10063              	.set CYREG_USBDEVv2_SIE_EP4_CNT0, 0x402c00f0
 10064              	.set CYREG_USBDEVv2_SIE_EP4_CNT1, 0x402c00f4
 10065              	.set CYREG_USBDEVv2_SIE_EP4_CR0, 0x402c00f8
 10066              	.set CYREG_USBDEVv2_SIE_EP5_CNT0, 0x402c0130
 10067              	.set CYREG_USBDEVv2_SIE_EP5_CNT1, 0x402c0134
 10068              	.set CYREG_USBDEVv2_SIE_EP5_CR0, 0x402c0138
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 178


 10069              	.set CYREG_USBDEVv2_SIE_EP6_CNT0, 0x402c0170
 10070              	.set CYREG_USBDEVv2_SIE_EP6_CNT1, 0x402c0174
 10071              	.set CYREG_USBDEVv2_SIE_EP6_CR0, 0x402c0178
 10072              	.set CYREG_USBDEVv2_SIE_EP7_CNT0, 0x402c01b0
 10073              	.set CYREG_USBDEVv2_SIE_EP7_CNT1, 0x402c01b4
 10074              	.set CYREG_USBDEVv2_SIE_EP7_CR0, 0x402c01b8
 10075              	.set CYREG_USBDEVv2_SIE_EP8_CNT0, 0x402c01f0
 10076              	.set CYREG_USBDEVv2_SIE_EP8_CNT1, 0x402c01f4
 10077              	.set CYREG_USBDEVv2_SIE_EP8_CR0, 0x402c01f8
 10078              	.set CYREG_USBDEVv2_ARB_EP1_CFG, 0x402c0200
 10079              	.set CYFLD_USBDEVv2_IN_DATA_RDY__OFFSET, 0x00000000
 10080              	.set CYFLD_USBDEVv2_IN_DATA_RDY__SIZE, 0x00000001
 10081              	.set CYFLD_USBDEVv2_DMA_REQ__OFFSET, 0x00000001
 10082              	.set CYFLD_USBDEVv2_DMA_REQ__SIZE, 0x00000001
 10083              	.set CYFLD_USBDEVv2_CRC_BYPASS__OFFSET, 0x00000002
 10084              	.set CYFLD_USBDEVv2_CRC_BYPASS__SIZE, 0x00000001
 10085              	.set CYVAL_USBDEVv2_CRC_BYPASS_CRC_NORMAL, 0x00000000
 10086              	.set CYVAL_USBDEVv2_CRC_BYPASS_CRC_BYPASS, 0x00000001
 10087              	.set CYFLD_USBDEVv2_RESET_PTR__OFFSET, 0x00000003
 10088              	.set CYFLD_USBDEVv2_RESET_PTR__SIZE, 0x00000001
 10089              	.set CYVAL_USBDEVv2_RESET_PTR_RESET_KRYPTON, 0x00000000
 10090              	.set CYVAL_USBDEVv2_RESET_PTR_RESET_NORMAL, 0x00000001
 10091              	.set CYREG_USBDEVv2_ARB_EP1_INT_EN, 0x402c0204
 10092              	.set CYFLD_USBDEVv2_IN_BUF_FULL_EN__OFFSET, 0x00000000
 10093              	.set CYFLD_USBDEVv2_IN_BUF_FULL_EN__SIZE, 0x00000001
 10094              	.set CYFLD_USBDEVv2_DMA_GNT_EN__OFFSET, 0x00000001
 10095              	.set CYFLD_USBDEVv2_DMA_GNT_EN__SIZE, 0x00000001
 10096              	.set CYFLD_USBDEVv2_BUF_OVER_EN__OFFSET, 0x00000002
 10097              	.set CYFLD_USBDEVv2_BUF_OVER_EN__SIZE, 0x00000001
 10098              	.set CYFLD_USBDEVv2_BUF_UNDER_EN__OFFSET, 0x00000003
 10099              	.set CYFLD_USBDEVv2_BUF_UNDER_EN__SIZE, 0x00000001
 10100              	.set CYFLD_USBDEVv2_ERR_INT_EN__OFFSET, 0x00000004
 10101              	.set CYFLD_USBDEVv2_ERR_INT_EN__SIZE, 0x00000001
 10102              	.set CYFLD_USBDEVv2_DMA_TERMIN_EN__OFFSET, 0x00000005
 10103              	.set CYFLD_USBDEVv2_DMA_TERMIN_EN__SIZE, 0x00000001
 10104              	.set CYREG_USBDEVv2_ARB_EP1_SR, 0x402c0208
 10105              	.set CYFLD_USBDEVv2_IN_BUF_FULL__OFFSET, 0x00000000
 10106              	.set CYFLD_USBDEVv2_IN_BUF_FULL__SIZE, 0x00000001
 10107              	.set CYFLD_USBDEVv2_DMA_GNT__OFFSET, 0x00000001
 10108              	.set CYFLD_USBDEVv2_DMA_GNT__SIZE, 0x00000001
 10109              	.set CYFLD_USBDEVv2_BUF_OVER__OFFSET, 0x00000002
 10110              	.set CYFLD_USBDEVv2_BUF_OVER__SIZE, 0x00000001
 10111              	.set CYFLD_USBDEVv2_BUF_UNDER__OFFSET, 0x00000003
 10112              	.set CYFLD_USBDEVv2_BUF_UNDER__SIZE, 0x00000001
 10113              	.set CYFLD_USBDEVv2_DMA_TERMIN__OFFSET, 0x00000005
 10114              	.set CYFLD_USBDEVv2_DMA_TERMIN__SIZE, 0x00000001
 10115              	.set CYREG_USBDEVv2_ARB_RW1_WA, 0x402c0210
 10116              	.set CYFLD_USBDEVv2_WA__OFFSET, 0x00000000
 10117              	.set CYFLD_USBDEVv2_WA__SIZE, 0x00000008
 10118              	.set CYREG_USBDEVv2_ARB_RW1_WA_MSB, 0x402c0214
 10119              	.set CYFLD_USBDEVv2_WA_MSB__OFFSET, 0x00000000
 10120              	.set CYFLD_USBDEVv2_WA_MSB__SIZE, 0x00000001
 10121              	.set CYREG_USBDEVv2_ARB_RW1_RA, 0x402c0218
 10122              	.set CYFLD_USBDEVv2_RA__OFFSET, 0x00000000
 10123              	.set CYFLD_USBDEVv2_RA__SIZE, 0x00000008
 10124              	.set CYREG_USBDEVv2_ARB_RW1_RA_MSB, 0x402c021c
 10125              	.set CYFLD_USBDEVv2_RA_MSB__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 179


 10126              	.set CYFLD_USBDEVv2_RA_MSB__SIZE, 0x00000001
 10127              	.set CYREG_USBDEVv2_ARB_RW1_DR, 0x402c0220
 10128              	.set CYFLD_USBDEVv2_DR__OFFSET, 0x00000000
 10129              	.set CYFLD_USBDEVv2_DR__SIZE, 0x00000008
 10130              	.set CYREG_USBDEVv2_BUF_SIZE, 0x402c0230
 10131              	.set CYFLD_USBDEVv2_IN_BUF__OFFSET, 0x00000000
 10132              	.set CYFLD_USBDEVv2_IN_BUF__SIZE, 0x00000004
 10133              	.set CYFLD_USBDEVv2_OUT_BUF__OFFSET, 0x00000004
 10134              	.set CYFLD_USBDEVv2_OUT_BUF__SIZE, 0x00000004
 10135              	.set CYREG_USBDEVv2_EP_ACTIVE, 0x402c0238
 10136              	.set CYFLD_USBDEVv2_EP1_ACT__OFFSET, 0x00000000
 10137              	.set CYFLD_USBDEVv2_EP1_ACT__SIZE, 0x00000001
 10138              	.set CYFLD_USBDEVv2_EP2_ACT__OFFSET, 0x00000001
 10139              	.set CYFLD_USBDEVv2_EP2_ACT__SIZE, 0x00000001
 10140              	.set CYFLD_USBDEVv2_EP3_ACT__OFFSET, 0x00000002
 10141              	.set CYFLD_USBDEVv2_EP3_ACT__SIZE, 0x00000001
 10142              	.set CYFLD_USBDEVv2_EP4_ACT__OFFSET, 0x00000003
 10143              	.set CYFLD_USBDEVv2_EP4_ACT__SIZE, 0x00000001
 10144              	.set CYFLD_USBDEVv2_EP5_ACT__OFFSET, 0x00000004
 10145              	.set CYFLD_USBDEVv2_EP5_ACT__SIZE, 0x00000001
 10146              	.set CYFLD_USBDEVv2_EP6_ACT__OFFSET, 0x00000005
 10147              	.set CYFLD_USBDEVv2_EP6_ACT__SIZE, 0x00000001
 10148              	.set CYFLD_USBDEVv2_EP7_ACT__OFFSET, 0x00000006
 10149              	.set CYFLD_USBDEVv2_EP7_ACT__SIZE, 0x00000001
 10150              	.set CYFLD_USBDEVv2_EP8_ACT__OFFSET, 0x00000007
 10151              	.set CYFLD_USBDEVv2_EP8_ACT__SIZE, 0x00000001
 10152              	.set CYREG_USBDEVv2_EP_TYPE, 0x402c023c
 10153              	.set CYFLD_USBDEVv2_EP1_TYP__OFFSET, 0x00000000
 10154              	.set CYFLD_USBDEVv2_EP1_TYP__SIZE, 0x00000001
 10155              	.set CYVAL_USBDEVv2_EP1_TYP_EP_IN, 0x00000000
 10156              	.set CYVAL_USBDEVv2_EP1_TYP_EP_OUT, 0x00000001
 10157              	.set CYFLD_USBDEVv2_EP2_TYP__OFFSET, 0x00000001
 10158              	.set CYFLD_USBDEVv2_EP2_TYP__SIZE, 0x00000001
 10159              	.set CYVAL_USBDEVv2_EP2_TYP_EP_IN, 0x00000000
 10160              	.set CYVAL_USBDEVv2_EP2_TYP_EP_OUT, 0x00000001
 10161              	.set CYFLD_USBDEVv2_EP3_TYP__OFFSET, 0x00000002
 10162              	.set CYFLD_USBDEVv2_EP3_TYP__SIZE, 0x00000001
 10163              	.set CYVAL_USBDEVv2_EP3_TYP_EP_IN, 0x00000000
 10164              	.set CYVAL_USBDEVv2_EP3_TYP_EP_OUT, 0x00000001
 10165              	.set CYFLD_USBDEVv2_EP4_TYP__OFFSET, 0x00000003
 10166              	.set CYFLD_USBDEVv2_EP4_TYP__SIZE, 0x00000001
 10167              	.set CYVAL_USBDEVv2_EP4_TYP_EP_IN, 0x00000000
 10168              	.set CYVAL_USBDEVv2_EP4_TYP_EP_OUT, 0x00000001
 10169              	.set CYFLD_USBDEVv2_EP5_TYP__OFFSET, 0x00000004
 10170              	.set CYFLD_USBDEVv2_EP5_TYP__SIZE, 0x00000001
 10171              	.set CYVAL_USBDEVv2_EP5_TYP_EP_IN, 0x00000000
 10172              	.set CYVAL_USBDEVv2_EP5_TYP_EP_OUT, 0x00000001
 10173              	.set CYFLD_USBDEVv2_EP6_TYP__OFFSET, 0x00000005
 10174              	.set CYFLD_USBDEVv2_EP6_TYP__SIZE, 0x00000001
 10175              	.set CYVAL_USBDEVv2_EP6_TYP_EP_IN, 0x00000000
 10176              	.set CYVAL_USBDEVv2_EP6_TYP_EP_OUT, 0x00000001
 10177              	.set CYFLD_USBDEVv2_EP7_TYP__OFFSET, 0x00000006
 10178              	.set CYFLD_USBDEVv2_EP7_TYP__SIZE, 0x00000001
 10179              	.set CYVAL_USBDEVv2_EP7_TYP_EP_IN, 0x00000000
 10180              	.set CYVAL_USBDEVv2_EP7_TYP_EP_OUT, 0x00000001
 10181              	.set CYFLD_USBDEVv2_EP8_TYP__OFFSET, 0x00000007
 10182              	.set CYFLD_USBDEVv2_EP8_TYP__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 180


 10183              	.set CYVAL_USBDEVv2_EP8_TYP_EP_IN, 0x00000000
 10184              	.set CYVAL_USBDEVv2_EP8_TYP_EP_OUT, 0x00000001
 10185              	.set CYREG_USBDEVv2_ARB_EP2_CFG, 0x402c0240
 10186              	.set CYREG_USBDEVv2_ARB_EP2_INT_EN, 0x402c0244
 10187              	.set CYREG_USBDEVv2_ARB_EP2_SR, 0x402c0248
 10188              	.set CYREG_USBDEVv2_ARB_RW2_WA, 0x402c0250
 10189              	.set CYREG_USBDEVv2_ARB_RW2_WA_MSB, 0x402c0254
 10190              	.set CYREG_USBDEVv2_ARB_RW2_RA, 0x402c0258
 10191              	.set CYREG_USBDEVv2_ARB_RW2_RA_MSB, 0x402c025c
 10192              	.set CYREG_USBDEVv2_ARB_RW2_DR, 0x402c0260
 10193              	.set CYREG_USBDEVv2_ARB_CFG, 0x402c0270
 10194              	.set CYFLD_USBDEVv2_AUTO_MEM__OFFSET, 0x00000004
 10195              	.set CYFLD_USBDEVv2_AUTO_MEM__SIZE, 0x00000001
 10196              	.set CYFLD_USBDEVv2_DMA_CFG__OFFSET, 0x00000005
 10197              	.set CYFLD_USBDEVv2_DMA_CFG__SIZE, 0x00000002
 10198              	.set CYVAL_USBDEVv2_DMA_CFG_DMA_NONE, 0x00000000
 10199              	.set CYVAL_USBDEVv2_DMA_CFG_DMA_MANUAL, 0x00000001
 10200              	.set CYVAL_USBDEVv2_DMA_CFG_DMA_AUTO, 0x00000002
 10201              	.set CYFLD_USBDEVv2_CFG_CMP__OFFSET, 0x00000007
 10202              	.set CYFLD_USBDEVv2_CFG_CMP__SIZE, 0x00000001
 10203              	.set CYREG_USBDEVv2_USB_CLK_EN, 0x402c0274
 10204              	.set CYFLD_USBDEVv2_CSR_CLK_EN__OFFSET, 0x00000000
 10205              	.set CYFLD_USBDEVv2_CSR_CLK_EN__SIZE, 0x00000001
 10206              	.set CYREG_USBDEVv2_ARB_INT_EN, 0x402c0278
 10207              	.set CYREG_USBDEVv2_ARB_INT_SR, 0x402c027c
 10208              	.set CYREG_USBDEVv2_ARB_EP3_CFG, 0x402c0280
 10209              	.set CYREG_USBDEVv2_ARB_EP3_INT_EN, 0x402c0284
 10210              	.set CYREG_USBDEVv2_ARB_EP3_SR, 0x402c0288
 10211              	.set CYREG_USBDEVv2_ARB_RW3_WA, 0x402c0290
 10212              	.set CYREG_USBDEVv2_ARB_RW3_WA_MSB, 0x402c0294
 10213              	.set CYREG_USBDEVv2_ARB_RW3_RA, 0x402c0298
 10214              	.set CYREG_USBDEVv2_ARB_RW3_RA_MSB, 0x402c029c
 10215              	.set CYREG_USBDEVv2_ARB_RW3_DR, 0x402c02a0
 10216              	.set CYREG_USBDEVv2_CWA, 0x402c02b0
 10217              	.set CYFLD_USBDEVv2_CWA__OFFSET, 0x00000000
 10218              	.set CYFLD_USBDEVv2_CWA__SIZE, 0x00000008
 10219              	.set CYREG_USBDEVv2_CWA_MSB, 0x402c02b4
 10220              	.set CYFLD_USBDEVv2_CWA_MSB__OFFSET, 0x00000000
 10221              	.set CYFLD_USBDEVv2_CWA_MSB__SIZE, 0x00000001
 10222              	.set CYREG_USBDEVv2_ARB_EP4_CFG, 0x402c02c0
 10223              	.set CYREG_USBDEVv2_ARB_EP4_INT_EN, 0x402c02c4
 10224              	.set CYREG_USBDEVv2_ARB_EP4_SR, 0x402c02c8
 10225              	.set CYREG_USBDEVv2_ARB_RW4_WA, 0x402c02d0
 10226              	.set CYREG_USBDEVv2_ARB_RW4_WA_MSB, 0x402c02d4
 10227              	.set CYREG_USBDEVv2_ARB_RW4_RA, 0x402c02d8
 10228              	.set CYREG_USBDEVv2_ARB_RW4_RA_MSB, 0x402c02dc
 10229              	.set CYREG_USBDEVv2_ARB_RW4_DR, 0x402c02e0
 10230              	.set CYREG_USBDEVv2_DMA_THRES, 0x402c02f0
 10231              	.set CYFLD_USBDEVv2_DMA_THS__OFFSET, 0x00000000
 10232              	.set CYFLD_USBDEVv2_DMA_THS__SIZE, 0x00000008
 10233              	.set CYREG_USBDEVv2_DMA_THRES_MSB, 0x402c02f4
 10234              	.set CYFLD_USBDEVv2_DMA_THS_MSB__OFFSET, 0x00000000
 10235              	.set CYFLD_USBDEVv2_DMA_THS_MSB__SIZE, 0x00000001
 10236              	.set CYREG_USBDEVv2_ARB_EP5_CFG, 0x402c0300
 10237              	.set CYREG_USBDEVv2_ARB_EP5_INT_EN, 0x402c0304
 10238              	.set CYREG_USBDEVv2_ARB_EP5_SR, 0x402c0308
 10239              	.set CYREG_USBDEVv2_ARB_RW5_WA, 0x402c0310
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 181


 10240              	.set CYREG_USBDEVv2_ARB_RW5_WA_MSB, 0x402c0314
 10241              	.set CYREG_USBDEVv2_ARB_RW5_RA, 0x402c0318
 10242              	.set CYREG_USBDEVv2_ARB_RW5_RA_MSB, 0x402c031c
 10243              	.set CYREG_USBDEVv2_ARB_RW5_DR, 0x402c0320
 10244              	.set CYREG_USBDEVv2_BUS_RST_CNT, 0x402c0330
 10245              	.set CYFLD_USBDEVv2_bus_rst_cnt__OFFSET, 0x00000000
 10246              	.set CYFLD_USBDEVv2_bus_rst_cnt__SIZE, 0x00000004
 10247              	.set CYREG_USBDEVv2_ARB_EP6_CFG, 0x402c0340
 10248              	.set CYREG_USBDEVv2_ARB_EP6_INT_EN, 0x402c0344
 10249              	.set CYREG_USBDEVv2_ARB_EP6_SR, 0x402c0348
 10250              	.set CYREG_USBDEVv2_ARB_RW6_WA, 0x402c0350
 10251              	.set CYREG_USBDEVv2_ARB_RW6_WA_MSB, 0x402c0354
 10252              	.set CYREG_USBDEVv2_ARB_RW6_RA, 0x402c0358
 10253              	.set CYREG_USBDEVv2_ARB_RW6_RA_MSB, 0x402c035c
 10254              	.set CYREG_USBDEVv2_ARB_RW6_DR, 0x402c0360
 10255              	.set CYREG_USBDEVv2_ARB_EP7_CFG, 0x402c0380
 10256              	.set CYREG_USBDEVv2_ARB_EP7_INT_EN, 0x402c0384
 10257              	.set CYREG_USBDEVv2_ARB_EP7_SR, 0x402c0388
 10258              	.set CYREG_USBDEVv2_ARB_RW7_WA, 0x402c0390
 10259              	.set CYREG_USBDEVv2_ARB_RW7_WA_MSB, 0x402c0394
 10260              	.set CYREG_USBDEVv2_ARB_RW7_RA, 0x402c0398
 10261              	.set CYREG_USBDEVv2_ARB_RW7_RA_MSB, 0x402c039c
 10262              	.set CYREG_USBDEVv2_ARB_RW7_DR, 0x402c03a0
 10263              	.set CYREG_USBDEVv2_ARB_EP8_CFG, 0x402c03c0
 10264              	.set CYREG_USBDEVv2_ARB_EP8_INT_EN, 0x402c03c4
 10265              	.set CYREG_USBDEVv2_ARB_EP8_SR, 0x402c03c8
 10266              	.set CYREG_USBDEVv2_ARB_RW8_WA, 0x402c03d0
 10267              	.set CYREG_USBDEVv2_ARB_RW8_WA_MSB, 0x402c03d4
 10268              	.set CYREG_USBDEVv2_ARB_RW8_RA, 0x402c03d8
 10269              	.set CYREG_USBDEVv2_ARB_RW8_RA_MSB, 0x402c03dc
 10270              	.set CYREG_USBDEVv2_ARB_RW8_DR, 0x402c03e0
 10271              	.set CYREG_USBDEVv2_MEM_DATA0, 0x402c0400
 10272              	.set CYREG_USBDEVv2_MEM_DATA1, 0x402c0404
 10273              	.set CYREG_USBDEVv2_MEM_DATA2, 0x402c0408
 10274              	.set CYREG_USBDEVv2_MEM_DATA3, 0x402c040c
 10275              	.set CYREG_USBDEVv2_MEM_DATA4, 0x402c0410
 10276              	.set CYREG_USBDEVv2_MEM_DATA5, 0x402c0414
 10277              	.set CYREG_USBDEVv2_MEM_DATA6, 0x402c0418
 10278              	.set CYREG_USBDEVv2_MEM_DATA7, 0x402c041c
 10279              	.set CYREG_USBDEVv2_MEM_DATA8, 0x402c0420
 10280              	.set CYREG_USBDEVv2_MEM_DATA9, 0x402c0424
 10281              	.set CYREG_USBDEVv2_MEM_DATA10, 0x402c0428
 10282              	.set CYREG_USBDEVv2_MEM_DATA11, 0x402c042c
 10283              	.set CYREG_USBDEVv2_MEM_DATA12, 0x402c0430
 10284              	.set CYREG_USBDEVv2_MEM_DATA13, 0x402c0434
 10285              	.set CYREG_USBDEVv2_MEM_DATA14, 0x402c0438
 10286              	.set CYREG_USBDEVv2_MEM_DATA15, 0x402c043c
 10287              	.set CYREG_USBDEVv2_MEM_DATA16, 0x402c0440
 10288              	.set CYREG_USBDEVv2_MEM_DATA17, 0x402c0444
 10289              	.set CYREG_USBDEVv2_MEM_DATA18, 0x402c0448
 10290              	.set CYREG_USBDEVv2_MEM_DATA19, 0x402c044c
 10291              	.set CYREG_USBDEVv2_MEM_DATA20, 0x402c0450
 10292              	.set CYREG_USBDEVv2_MEM_DATA21, 0x402c0454
 10293              	.set CYREG_USBDEVv2_MEM_DATA22, 0x402c0458
 10294              	.set CYREG_USBDEVv2_MEM_DATA23, 0x402c045c
 10295              	.set CYREG_USBDEVv2_MEM_DATA24, 0x402c0460
 10296              	.set CYREG_USBDEVv2_MEM_DATA25, 0x402c0464
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 182


 10297              	.set CYREG_USBDEVv2_MEM_DATA26, 0x402c0468
 10298              	.set CYREG_USBDEVv2_MEM_DATA27, 0x402c046c
 10299              	.set CYREG_USBDEVv2_MEM_DATA28, 0x402c0470
 10300              	.set CYREG_USBDEVv2_MEM_DATA29, 0x402c0474
 10301              	.set CYREG_USBDEVv2_MEM_DATA30, 0x402c0478
 10302              	.set CYREG_USBDEVv2_MEM_DATA31, 0x402c047c
 10303              	.set CYREG_USBDEVv2_MEM_DATA32, 0x402c0480
 10304              	.set CYREG_USBDEVv2_MEM_DATA33, 0x402c0484
 10305              	.set CYREG_USBDEVv2_MEM_DATA34, 0x402c0488
 10306              	.set CYREG_USBDEVv2_MEM_DATA35, 0x402c048c
 10307              	.set CYREG_USBDEVv2_MEM_DATA36, 0x402c0490
 10308              	.set CYREG_USBDEVv2_MEM_DATA37, 0x402c0494
 10309              	.set CYREG_USBDEVv2_MEM_DATA38, 0x402c0498
 10310              	.set CYREG_USBDEVv2_MEM_DATA39, 0x402c049c
 10311              	.set CYREG_USBDEVv2_MEM_DATA40, 0x402c04a0
 10312              	.set CYREG_USBDEVv2_MEM_DATA41, 0x402c04a4
 10313              	.set CYREG_USBDEVv2_MEM_DATA42, 0x402c04a8
 10314              	.set CYREG_USBDEVv2_MEM_DATA43, 0x402c04ac
 10315              	.set CYREG_USBDEVv2_MEM_DATA44, 0x402c04b0
 10316              	.set CYREG_USBDEVv2_MEM_DATA45, 0x402c04b4
 10317              	.set CYREG_USBDEVv2_MEM_DATA46, 0x402c04b8
 10318              	.set CYREG_USBDEVv2_MEM_DATA47, 0x402c04bc
 10319              	.set CYREG_USBDEVv2_MEM_DATA48, 0x402c04c0
 10320              	.set CYREG_USBDEVv2_MEM_DATA49, 0x402c04c4
 10321              	.set CYREG_USBDEVv2_MEM_DATA50, 0x402c04c8
 10322              	.set CYREG_USBDEVv2_MEM_DATA51, 0x402c04cc
 10323              	.set CYREG_USBDEVv2_MEM_DATA52, 0x402c04d0
 10324              	.set CYREG_USBDEVv2_MEM_DATA53, 0x402c04d4
 10325              	.set CYREG_USBDEVv2_MEM_DATA54, 0x402c04d8
 10326              	.set CYREG_USBDEVv2_MEM_DATA55, 0x402c04dc
 10327              	.set CYREG_USBDEVv2_MEM_DATA56, 0x402c04e0
 10328              	.set CYREG_USBDEVv2_MEM_DATA57, 0x402c04e4
 10329              	.set CYREG_USBDEVv2_MEM_DATA58, 0x402c04e8
 10330              	.set CYREG_USBDEVv2_MEM_DATA59, 0x402c04ec
 10331              	.set CYREG_USBDEVv2_MEM_DATA60, 0x402c04f0
 10332              	.set CYREG_USBDEVv2_MEM_DATA61, 0x402c04f4
 10333              	.set CYREG_USBDEVv2_MEM_DATA62, 0x402c04f8
 10334              	.set CYREG_USBDEVv2_MEM_DATA63, 0x402c04fc
 10335              	.set CYREG_USBDEVv2_MEM_DATA64, 0x402c0500
 10336              	.set CYREG_USBDEVv2_MEM_DATA65, 0x402c0504
 10337              	.set CYREG_USBDEVv2_MEM_DATA66, 0x402c0508
 10338              	.set CYREG_USBDEVv2_MEM_DATA67, 0x402c050c
 10339              	.set CYREG_USBDEVv2_MEM_DATA68, 0x402c0510
 10340              	.set CYREG_USBDEVv2_MEM_DATA69, 0x402c0514
 10341              	.set CYREG_USBDEVv2_MEM_DATA70, 0x402c0518
 10342              	.set CYREG_USBDEVv2_MEM_DATA71, 0x402c051c
 10343              	.set CYREG_USBDEVv2_MEM_DATA72, 0x402c0520
 10344              	.set CYREG_USBDEVv2_MEM_DATA73, 0x402c0524
 10345              	.set CYREG_USBDEVv2_MEM_DATA74, 0x402c0528
 10346              	.set CYREG_USBDEVv2_MEM_DATA75, 0x402c052c
 10347              	.set CYREG_USBDEVv2_MEM_DATA76, 0x402c0530
 10348              	.set CYREG_USBDEVv2_MEM_DATA77, 0x402c0534
 10349              	.set CYREG_USBDEVv2_MEM_DATA78, 0x402c0538
 10350              	.set CYREG_USBDEVv2_MEM_DATA79, 0x402c053c
 10351              	.set CYREG_USBDEVv2_MEM_DATA80, 0x402c0540
 10352              	.set CYREG_USBDEVv2_MEM_DATA81, 0x402c0544
 10353              	.set CYREG_USBDEVv2_MEM_DATA82, 0x402c0548
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 183


 10354              	.set CYREG_USBDEVv2_MEM_DATA83, 0x402c054c
 10355              	.set CYREG_USBDEVv2_MEM_DATA84, 0x402c0550
 10356              	.set CYREG_USBDEVv2_MEM_DATA85, 0x402c0554
 10357              	.set CYREG_USBDEVv2_MEM_DATA86, 0x402c0558
 10358              	.set CYREG_USBDEVv2_MEM_DATA87, 0x402c055c
 10359              	.set CYREG_USBDEVv2_MEM_DATA88, 0x402c0560
 10360              	.set CYREG_USBDEVv2_MEM_DATA89, 0x402c0564
 10361              	.set CYREG_USBDEVv2_MEM_DATA90, 0x402c0568
 10362              	.set CYREG_USBDEVv2_MEM_DATA91, 0x402c056c
 10363              	.set CYREG_USBDEVv2_MEM_DATA92, 0x402c0570
 10364              	.set CYREG_USBDEVv2_MEM_DATA93, 0x402c0574
 10365              	.set CYREG_USBDEVv2_MEM_DATA94, 0x402c0578
 10366              	.set CYREG_USBDEVv2_MEM_DATA95, 0x402c057c
 10367              	.set CYREG_USBDEVv2_MEM_DATA96, 0x402c0580
 10368              	.set CYREG_USBDEVv2_MEM_DATA97, 0x402c0584
 10369              	.set CYREG_USBDEVv2_MEM_DATA98, 0x402c0588
 10370              	.set CYREG_USBDEVv2_MEM_DATA99, 0x402c058c
 10371              	.set CYREG_USBDEVv2_MEM_DATA100, 0x402c0590
 10372              	.set CYREG_USBDEVv2_MEM_DATA101, 0x402c0594
 10373              	.set CYREG_USBDEVv2_MEM_DATA102, 0x402c0598
 10374              	.set CYREG_USBDEVv2_MEM_DATA103, 0x402c059c
 10375              	.set CYREG_USBDEVv2_MEM_DATA104, 0x402c05a0
 10376              	.set CYREG_USBDEVv2_MEM_DATA105, 0x402c05a4
 10377              	.set CYREG_USBDEVv2_MEM_DATA106, 0x402c05a8
 10378              	.set CYREG_USBDEVv2_MEM_DATA107, 0x402c05ac
 10379              	.set CYREG_USBDEVv2_MEM_DATA108, 0x402c05b0
 10380              	.set CYREG_USBDEVv2_MEM_DATA109, 0x402c05b4
 10381              	.set CYREG_USBDEVv2_MEM_DATA110, 0x402c05b8
 10382              	.set CYREG_USBDEVv2_MEM_DATA111, 0x402c05bc
 10383              	.set CYREG_USBDEVv2_MEM_DATA112, 0x402c05c0
 10384              	.set CYREG_USBDEVv2_MEM_DATA113, 0x402c05c4
 10385              	.set CYREG_USBDEVv2_MEM_DATA114, 0x402c05c8
 10386              	.set CYREG_USBDEVv2_MEM_DATA115, 0x402c05cc
 10387              	.set CYREG_USBDEVv2_MEM_DATA116, 0x402c05d0
 10388              	.set CYREG_USBDEVv2_MEM_DATA117, 0x402c05d4
 10389              	.set CYREG_USBDEVv2_MEM_DATA118, 0x402c05d8
 10390              	.set CYREG_USBDEVv2_MEM_DATA119, 0x402c05dc
 10391              	.set CYREG_USBDEVv2_MEM_DATA120, 0x402c05e0
 10392              	.set CYREG_USBDEVv2_MEM_DATA121, 0x402c05e4
 10393              	.set CYREG_USBDEVv2_MEM_DATA122, 0x402c05e8
 10394              	.set CYREG_USBDEVv2_MEM_DATA123, 0x402c05ec
 10395              	.set CYREG_USBDEVv2_MEM_DATA124, 0x402c05f0
 10396              	.set CYREG_USBDEVv2_MEM_DATA125, 0x402c05f4
 10397              	.set CYREG_USBDEVv2_MEM_DATA126, 0x402c05f8
 10398              	.set CYREG_USBDEVv2_MEM_DATA127, 0x402c05fc
 10399              	.set CYREG_USBDEVv2_MEM_DATA128, 0x402c0600
 10400              	.set CYREG_USBDEVv2_MEM_DATA129, 0x402c0604
 10401              	.set CYREG_USBDEVv2_MEM_DATA130, 0x402c0608
 10402              	.set CYREG_USBDEVv2_MEM_DATA131, 0x402c060c
 10403              	.set CYREG_USBDEVv2_MEM_DATA132, 0x402c0610
 10404              	.set CYREG_USBDEVv2_MEM_DATA133, 0x402c0614
 10405              	.set CYREG_USBDEVv2_MEM_DATA134, 0x402c0618
 10406              	.set CYREG_USBDEVv2_MEM_DATA135, 0x402c061c
 10407              	.set CYREG_USBDEVv2_MEM_DATA136, 0x402c0620
 10408              	.set CYREG_USBDEVv2_MEM_DATA137, 0x402c0624
 10409              	.set CYREG_USBDEVv2_MEM_DATA138, 0x402c0628
 10410              	.set CYREG_USBDEVv2_MEM_DATA139, 0x402c062c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 184


 10411              	.set CYREG_USBDEVv2_MEM_DATA140, 0x402c0630
 10412              	.set CYREG_USBDEVv2_MEM_DATA141, 0x402c0634
 10413              	.set CYREG_USBDEVv2_MEM_DATA142, 0x402c0638
 10414              	.set CYREG_USBDEVv2_MEM_DATA143, 0x402c063c
 10415              	.set CYREG_USBDEVv2_MEM_DATA144, 0x402c0640
 10416              	.set CYREG_USBDEVv2_MEM_DATA145, 0x402c0644
 10417              	.set CYREG_USBDEVv2_MEM_DATA146, 0x402c0648
 10418              	.set CYREG_USBDEVv2_MEM_DATA147, 0x402c064c
 10419              	.set CYREG_USBDEVv2_MEM_DATA148, 0x402c0650
 10420              	.set CYREG_USBDEVv2_MEM_DATA149, 0x402c0654
 10421              	.set CYREG_USBDEVv2_MEM_DATA150, 0x402c0658
 10422              	.set CYREG_USBDEVv2_MEM_DATA151, 0x402c065c
 10423              	.set CYREG_USBDEVv2_MEM_DATA152, 0x402c0660
 10424              	.set CYREG_USBDEVv2_MEM_DATA153, 0x402c0664
 10425              	.set CYREG_USBDEVv2_MEM_DATA154, 0x402c0668
 10426              	.set CYREG_USBDEVv2_MEM_DATA155, 0x402c066c
 10427              	.set CYREG_USBDEVv2_MEM_DATA156, 0x402c0670
 10428              	.set CYREG_USBDEVv2_MEM_DATA157, 0x402c0674
 10429              	.set CYREG_USBDEVv2_MEM_DATA158, 0x402c0678
 10430              	.set CYREG_USBDEVv2_MEM_DATA159, 0x402c067c
 10431              	.set CYREG_USBDEVv2_MEM_DATA160, 0x402c0680
 10432              	.set CYREG_USBDEVv2_MEM_DATA161, 0x402c0684
 10433              	.set CYREG_USBDEVv2_MEM_DATA162, 0x402c0688
 10434              	.set CYREG_USBDEVv2_MEM_DATA163, 0x402c068c
 10435              	.set CYREG_USBDEVv2_MEM_DATA164, 0x402c0690
 10436              	.set CYREG_USBDEVv2_MEM_DATA165, 0x402c0694
 10437              	.set CYREG_USBDEVv2_MEM_DATA166, 0x402c0698
 10438              	.set CYREG_USBDEVv2_MEM_DATA167, 0x402c069c
 10439              	.set CYREG_USBDEVv2_MEM_DATA168, 0x402c06a0
 10440              	.set CYREG_USBDEVv2_MEM_DATA169, 0x402c06a4
 10441              	.set CYREG_USBDEVv2_MEM_DATA170, 0x402c06a8
 10442              	.set CYREG_USBDEVv2_MEM_DATA171, 0x402c06ac
 10443              	.set CYREG_USBDEVv2_MEM_DATA172, 0x402c06b0
 10444              	.set CYREG_USBDEVv2_MEM_DATA173, 0x402c06b4
 10445              	.set CYREG_USBDEVv2_MEM_DATA174, 0x402c06b8
 10446              	.set CYREG_USBDEVv2_MEM_DATA175, 0x402c06bc
 10447              	.set CYREG_USBDEVv2_MEM_DATA176, 0x402c06c0
 10448              	.set CYREG_USBDEVv2_MEM_DATA177, 0x402c06c4
 10449              	.set CYREG_USBDEVv2_MEM_DATA178, 0x402c06c8
 10450              	.set CYREG_USBDEVv2_MEM_DATA179, 0x402c06cc
 10451              	.set CYREG_USBDEVv2_MEM_DATA180, 0x402c06d0
 10452              	.set CYREG_USBDEVv2_MEM_DATA181, 0x402c06d4
 10453              	.set CYREG_USBDEVv2_MEM_DATA182, 0x402c06d8
 10454              	.set CYREG_USBDEVv2_MEM_DATA183, 0x402c06dc
 10455              	.set CYREG_USBDEVv2_MEM_DATA184, 0x402c06e0
 10456              	.set CYREG_USBDEVv2_MEM_DATA185, 0x402c06e4
 10457              	.set CYREG_USBDEVv2_MEM_DATA186, 0x402c06e8
 10458              	.set CYREG_USBDEVv2_MEM_DATA187, 0x402c06ec
 10459              	.set CYREG_USBDEVv2_MEM_DATA188, 0x402c06f0
 10460              	.set CYREG_USBDEVv2_MEM_DATA189, 0x402c06f4
 10461              	.set CYREG_USBDEVv2_MEM_DATA190, 0x402c06f8
 10462              	.set CYREG_USBDEVv2_MEM_DATA191, 0x402c06fc
 10463              	.set CYREG_USBDEVv2_MEM_DATA192, 0x402c0700
 10464              	.set CYREG_USBDEVv2_MEM_DATA193, 0x402c0704
 10465              	.set CYREG_USBDEVv2_MEM_DATA194, 0x402c0708
 10466              	.set CYREG_USBDEVv2_MEM_DATA195, 0x402c070c
 10467              	.set CYREG_USBDEVv2_MEM_DATA196, 0x402c0710
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 185


 10468              	.set CYREG_USBDEVv2_MEM_DATA197, 0x402c0714
 10469              	.set CYREG_USBDEVv2_MEM_DATA198, 0x402c0718
 10470              	.set CYREG_USBDEVv2_MEM_DATA199, 0x402c071c
 10471              	.set CYREG_USBDEVv2_MEM_DATA200, 0x402c0720
 10472              	.set CYREG_USBDEVv2_MEM_DATA201, 0x402c0724
 10473              	.set CYREG_USBDEVv2_MEM_DATA202, 0x402c0728
 10474              	.set CYREG_USBDEVv2_MEM_DATA203, 0x402c072c
 10475              	.set CYREG_USBDEVv2_MEM_DATA204, 0x402c0730
 10476              	.set CYREG_USBDEVv2_MEM_DATA205, 0x402c0734
 10477              	.set CYREG_USBDEVv2_MEM_DATA206, 0x402c0738
 10478              	.set CYREG_USBDEVv2_MEM_DATA207, 0x402c073c
 10479              	.set CYREG_USBDEVv2_MEM_DATA208, 0x402c0740
 10480              	.set CYREG_USBDEVv2_MEM_DATA209, 0x402c0744
 10481              	.set CYREG_USBDEVv2_MEM_DATA210, 0x402c0748
 10482              	.set CYREG_USBDEVv2_MEM_DATA211, 0x402c074c
 10483              	.set CYREG_USBDEVv2_MEM_DATA212, 0x402c0750
 10484              	.set CYREG_USBDEVv2_MEM_DATA213, 0x402c0754
 10485              	.set CYREG_USBDEVv2_MEM_DATA214, 0x402c0758
 10486              	.set CYREG_USBDEVv2_MEM_DATA215, 0x402c075c
 10487              	.set CYREG_USBDEVv2_MEM_DATA216, 0x402c0760
 10488              	.set CYREG_USBDEVv2_MEM_DATA217, 0x402c0764
 10489              	.set CYREG_USBDEVv2_MEM_DATA218, 0x402c0768
 10490              	.set CYREG_USBDEVv2_MEM_DATA219, 0x402c076c
 10491              	.set CYREG_USBDEVv2_MEM_DATA220, 0x402c0770
 10492              	.set CYREG_USBDEVv2_MEM_DATA221, 0x402c0774
 10493              	.set CYREG_USBDEVv2_MEM_DATA222, 0x402c0778
 10494              	.set CYREG_USBDEVv2_MEM_DATA223, 0x402c077c
 10495              	.set CYREG_USBDEVv2_MEM_DATA224, 0x402c0780
 10496              	.set CYREG_USBDEVv2_MEM_DATA225, 0x402c0784
 10497              	.set CYREG_USBDEVv2_MEM_DATA226, 0x402c0788
 10498              	.set CYREG_USBDEVv2_MEM_DATA227, 0x402c078c
 10499              	.set CYREG_USBDEVv2_MEM_DATA228, 0x402c0790
 10500              	.set CYREG_USBDEVv2_MEM_DATA229, 0x402c0794
 10501              	.set CYREG_USBDEVv2_MEM_DATA230, 0x402c0798
 10502              	.set CYREG_USBDEVv2_MEM_DATA231, 0x402c079c
 10503              	.set CYREG_USBDEVv2_MEM_DATA232, 0x402c07a0
 10504              	.set CYREG_USBDEVv2_MEM_DATA233, 0x402c07a4
 10505              	.set CYREG_USBDEVv2_MEM_DATA234, 0x402c07a8
 10506              	.set CYREG_USBDEVv2_MEM_DATA235, 0x402c07ac
 10507              	.set CYREG_USBDEVv2_MEM_DATA236, 0x402c07b0
 10508              	.set CYREG_USBDEVv2_MEM_DATA237, 0x402c07b4
 10509              	.set CYREG_USBDEVv2_MEM_DATA238, 0x402c07b8
 10510              	.set CYREG_USBDEVv2_MEM_DATA239, 0x402c07bc
 10511              	.set CYREG_USBDEVv2_MEM_DATA240, 0x402c07c0
 10512              	.set CYREG_USBDEVv2_MEM_DATA241, 0x402c07c4
 10513              	.set CYREG_USBDEVv2_MEM_DATA242, 0x402c07c8
 10514              	.set CYREG_USBDEVv2_MEM_DATA243, 0x402c07cc
 10515              	.set CYREG_USBDEVv2_MEM_DATA244, 0x402c07d0
 10516              	.set CYREG_USBDEVv2_MEM_DATA245, 0x402c07d4
 10517              	.set CYREG_USBDEVv2_MEM_DATA246, 0x402c07d8
 10518              	.set CYREG_USBDEVv2_MEM_DATA247, 0x402c07dc
 10519              	.set CYREG_USBDEVv2_MEM_DATA248, 0x402c07e0
 10520              	.set CYREG_USBDEVv2_MEM_DATA249, 0x402c07e4
 10521              	.set CYREG_USBDEVv2_MEM_DATA250, 0x402c07e8
 10522              	.set CYREG_USBDEVv2_MEM_DATA251, 0x402c07ec
 10523              	.set CYREG_USBDEVv2_MEM_DATA252, 0x402c07f0
 10524              	.set CYREG_USBDEVv2_MEM_DATA253, 0x402c07f4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 186


 10525              	.set CYREG_USBDEVv2_MEM_DATA254, 0x402c07f8
 10526              	.set CYREG_USBDEVv2_MEM_DATA255, 0x402c07fc
 10527              	.set CYREG_USBDEVv2_MEM_DATA256, 0x402c0800
 10528              	.set CYREG_USBDEVv2_MEM_DATA257, 0x402c0804
 10529              	.set CYREG_USBDEVv2_MEM_DATA258, 0x402c0808
 10530              	.set CYREG_USBDEVv2_MEM_DATA259, 0x402c080c
 10531              	.set CYREG_USBDEVv2_MEM_DATA260, 0x402c0810
 10532              	.set CYREG_USBDEVv2_MEM_DATA261, 0x402c0814
 10533              	.set CYREG_USBDEVv2_MEM_DATA262, 0x402c0818
 10534              	.set CYREG_USBDEVv2_MEM_DATA263, 0x402c081c
 10535              	.set CYREG_USBDEVv2_MEM_DATA264, 0x402c0820
 10536              	.set CYREG_USBDEVv2_MEM_DATA265, 0x402c0824
 10537              	.set CYREG_USBDEVv2_MEM_DATA266, 0x402c0828
 10538              	.set CYREG_USBDEVv2_MEM_DATA267, 0x402c082c
 10539              	.set CYREG_USBDEVv2_MEM_DATA268, 0x402c0830
 10540              	.set CYREG_USBDEVv2_MEM_DATA269, 0x402c0834
 10541              	.set CYREG_USBDEVv2_MEM_DATA270, 0x402c0838
 10542              	.set CYREG_USBDEVv2_MEM_DATA271, 0x402c083c
 10543              	.set CYREG_USBDEVv2_MEM_DATA272, 0x402c0840
 10544              	.set CYREG_USBDEVv2_MEM_DATA273, 0x402c0844
 10545              	.set CYREG_USBDEVv2_MEM_DATA274, 0x402c0848
 10546              	.set CYREG_USBDEVv2_MEM_DATA275, 0x402c084c
 10547              	.set CYREG_USBDEVv2_MEM_DATA276, 0x402c0850
 10548              	.set CYREG_USBDEVv2_MEM_DATA277, 0x402c0854
 10549              	.set CYREG_USBDEVv2_MEM_DATA278, 0x402c0858
 10550              	.set CYREG_USBDEVv2_MEM_DATA279, 0x402c085c
 10551              	.set CYREG_USBDEVv2_MEM_DATA280, 0x402c0860
 10552              	.set CYREG_USBDEVv2_MEM_DATA281, 0x402c0864
 10553              	.set CYREG_USBDEVv2_MEM_DATA282, 0x402c0868
 10554              	.set CYREG_USBDEVv2_MEM_DATA283, 0x402c086c
 10555              	.set CYREG_USBDEVv2_MEM_DATA284, 0x402c0870
 10556              	.set CYREG_USBDEVv2_MEM_DATA285, 0x402c0874
 10557              	.set CYREG_USBDEVv2_MEM_DATA286, 0x402c0878
 10558              	.set CYREG_USBDEVv2_MEM_DATA287, 0x402c087c
 10559              	.set CYREG_USBDEVv2_MEM_DATA288, 0x402c0880
 10560              	.set CYREG_USBDEVv2_MEM_DATA289, 0x402c0884
 10561              	.set CYREG_USBDEVv2_MEM_DATA290, 0x402c0888
 10562              	.set CYREG_USBDEVv2_MEM_DATA291, 0x402c088c
 10563              	.set CYREG_USBDEVv2_MEM_DATA292, 0x402c0890
 10564              	.set CYREG_USBDEVv2_MEM_DATA293, 0x402c0894
 10565              	.set CYREG_USBDEVv2_MEM_DATA294, 0x402c0898
 10566              	.set CYREG_USBDEVv2_MEM_DATA295, 0x402c089c
 10567              	.set CYREG_USBDEVv2_MEM_DATA296, 0x402c08a0
 10568              	.set CYREG_USBDEVv2_MEM_DATA297, 0x402c08a4
 10569              	.set CYREG_USBDEVv2_MEM_DATA298, 0x402c08a8
 10570              	.set CYREG_USBDEVv2_MEM_DATA299, 0x402c08ac
 10571              	.set CYREG_USBDEVv2_MEM_DATA300, 0x402c08b0
 10572              	.set CYREG_USBDEVv2_MEM_DATA301, 0x402c08b4
 10573              	.set CYREG_USBDEVv2_MEM_DATA302, 0x402c08b8
 10574              	.set CYREG_USBDEVv2_MEM_DATA303, 0x402c08bc
 10575              	.set CYREG_USBDEVv2_MEM_DATA304, 0x402c08c0
 10576              	.set CYREG_USBDEVv2_MEM_DATA305, 0x402c08c4
 10577              	.set CYREG_USBDEVv2_MEM_DATA306, 0x402c08c8
 10578              	.set CYREG_USBDEVv2_MEM_DATA307, 0x402c08cc
 10579              	.set CYREG_USBDEVv2_MEM_DATA308, 0x402c08d0
 10580              	.set CYREG_USBDEVv2_MEM_DATA309, 0x402c08d4
 10581              	.set CYREG_USBDEVv2_MEM_DATA310, 0x402c08d8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 187


 10582              	.set CYREG_USBDEVv2_MEM_DATA311, 0x402c08dc
 10583              	.set CYREG_USBDEVv2_MEM_DATA312, 0x402c08e0
 10584              	.set CYREG_USBDEVv2_MEM_DATA313, 0x402c08e4
 10585              	.set CYREG_USBDEVv2_MEM_DATA314, 0x402c08e8
 10586              	.set CYREG_USBDEVv2_MEM_DATA315, 0x402c08ec
 10587              	.set CYREG_USBDEVv2_MEM_DATA316, 0x402c08f0
 10588              	.set CYREG_USBDEVv2_MEM_DATA317, 0x402c08f4
 10589              	.set CYREG_USBDEVv2_MEM_DATA318, 0x402c08f8
 10590              	.set CYREG_USBDEVv2_MEM_DATA319, 0x402c08fc
 10591              	.set CYREG_USBDEVv2_MEM_DATA320, 0x402c0900
 10592              	.set CYREG_USBDEVv2_MEM_DATA321, 0x402c0904
 10593              	.set CYREG_USBDEVv2_MEM_DATA322, 0x402c0908
 10594              	.set CYREG_USBDEVv2_MEM_DATA323, 0x402c090c
 10595              	.set CYREG_USBDEVv2_MEM_DATA324, 0x402c0910
 10596              	.set CYREG_USBDEVv2_MEM_DATA325, 0x402c0914
 10597              	.set CYREG_USBDEVv2_MEM_DATA326, 0x402c0918
 10598              	.set CYREG_USBDEVv2_MEM_DATA327, 0x402c091c
 10599              	.set CYREG_USBDEVv2_MEM_DATA328, 0x402c0920
 10600              	.set CYREG_USBDEVv2_MEM_DATA329, 0x402c0924
 10601              	.set CYREG_USBDEVv2_MEM_DATA330, 0x402c0928
 10602              	.set CYREG_USBDEVv2_MEM_DATA331, 0x402c092c
 10603              	.set CYREG_USBDEVv2_MEM_DATA332, 0x402c0930
 10604              	.set CYREG_USBDEVv2_MEM_DATA333, 0x402c0934
 10605              	.set CYREG_USBDEVv2_MEM_DATA334, 0x402c0938
 10606              	.set CYREG_USBDEVv2_MEM_DATA335, 0x402c093c
 10607              	.set CYREG_USBDEVv2_MEM_DATA336, 0x402c0940
 10608              	.set CYREG_USBDEVv2_MEM_DATA337, 0x402c0944
 10609              	.set CYREG_USBDEVv2_MEM_DATA338, 0x402c0948
 10610              	.set CYREG_USBDEVv2_MEM_DATA339, 0x402c094c
 10611              	.set CYREG_USBDEVv2_MEM_DATA340, 0x402c0950
 10612              	.set CYREG_USBDEVv2_MEM_DATA341, 0x402c0954
 10613              	.set CYREG_USBDEVv2_MEM_DATA342, 0x402c0958
 10614              	.set CYREG_USBDEVv2_MEM_DATA343, 0x402c095c
 10615              	.set CYREG_USBDEVv2_MEM_DATA344, 0x402c0960
 10616              	.set CYREG_USBDEVv2_MEM_DATA345, 0x402c0964
 10617              	.set CYREG_USBDEVv2_MEM_DATA346, 0x402c0968
 10618              	.set CYREG_USBDEVv2_MEM_DATA347, 0x402c096c
 10619              	.set CYREG_USBDEVv2_MEM_DATA348, 0x402c0970
 10620              	.set CYREG_USBDEVv2_MEM_DATA349, 0x402c0974
 10621              	.set CYREG_USBDEVv2_MEM_DATA350, 0x402c0978
 10622              	.set CYREG_USBDEVv2_MEM_DATA351, 0x402c097c
 10623              	.set CYREG_USBDEVv2_MEM_DATA352, 0x402c0980
 10624              	.set CYREG_USBDEVv2_MEM_DATA353, 0x402c0984
 10625              	.set CYREG_USBDEVv2_MEM_DATA354, 0x402c0988
 10626              	.set CYREG_USBDEVv2_MEM_DATA355, 0x402c098c
 10627              	.set CYREG_USBDEVv2_MEM_DATA356, 0x402c0990
 10628              	.set CYREG_USBDEVv2_MEM_DATA357, 0x402c0994
 10629              	.set CYREG_USBDEVv2_MEM_DATA358, 0x402c0998
 10630              	.set CYREG_USBDEVv2_MEM_DATA359, 0x402c099c
 10631              	.set CYREG_USBDEVv2_MEM_DATA360, 0x402c09a0
 10632              	.set CYREG_USBDEVv2_MEM_DATA361, 0x402c09a4
 10633              	.set CYREG_USBDEVv2_MEM_DATA362, 0x402c09a8
 10634              	.set CYREG_USBDEVv2_MEM_DATA363, 0x402c09ac
 10635              	.set CYREG_USBDEVv2_MEM_DATA364, 0x402c09b0
 10636              	.set CYREG_USBDEVv2_MEM_DATA365, 0x402c09b4
 10637              	.set CYREG_USBDEVv2_MEM_DATA366, 0x402c09b8
 10638              	.set CYREG_USBDEVv2_MEM_DATA367, 0x402c09bc
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 188


 10639              	.set CYREG_USBDEVv2_MEM_DATA368, 0x402c09c0
 10640              	.set CYREG_USBDEVv2_MEM_DATA369, 0x402c09c4
 10641              	.set CYREG_USBDEVv2_MEM_DATA370, 0x402c09c8
 10642              	.set CYREG_USBDEVv2_MEM_DATA371, 0x402c09cc
 10643              	.set CYREG_USBDEVv2_MEM_DATA372, 0x402c09d0
 10644              	.set CYREG_USBDEVv2_MEM_DATA373, 0x402c09d4
 10645              	.set CYREG_USBDEVv2_MEM_DATA374, 0x402c09d8
 10646              	.set CYREG_USBDEVv2_MEM_DATA375, 0x402c09dc
 10647              	.set CYREG_USBDEVv2_MEM_DATA376, 0x402c09e0
 10648              	.set CYREG_USBDEVv2_MEM_DATA377, 0x402c09e4
 10649              	.set CYREG_USBDEVv2_MEM_DATA378, 0x402c09e8
 10650              	.set CYREG_USBDEVv2_MEM_DATA379, 0x402c09ec
 10651              	.set CYREG_USBDEVv2_MEM_DATA380, 0x402c09f0
 10652              	.set CYREG_USBDEVv2_MEM_DATA381, 0x402c09f4
 10653              	.set CYREG_USBDEVv2_MEM_DATA382, 0x402c09f8
 10654              	.set CYREG_USBDEVv2_MEM_DATA383, 0x402c09fc
 10655              	.set CYREG_USBDEVv2_MEM_DATA384, 0x402c0a00
 10656              	.set CYREG_USBDEVv2_MEM_DATA385, 0x402c0a04
 10657              	.set CYREG_USBDEVv2_MEM_DATA386, 0x402c0a08
 10658              	.set CYREG_USBDEVv2_MEM_DATA387, 0x402c0a0c
 10659              	.set CYREG_USBDEVv2_MEM_DATA388, 0x402c0a10
 10660              	.set CYREG_USBDEVv2_MEM_DATA389, 0x402c0a14
 10661              	.set CYREG_USBDEVv2_MEM_DATA390, 0x402c0a18
 10662              	.set CYREG_USBDEVv2_MEM_DATA391, 0x402c0a1c
 10663              	.set CYREG_USBDEVv2_MEM_DATA392, 0x402c0a20
 10664              	.set CYREG_USBDEVv2_MEM_DATA393, 0x402c0a24
 10665              	.set CYREG_USBDEVv2_MEM_DATA394, 0x402c0a28
 10666              	.set CYREG_USBDEVv2_MEM_DATA395, 0x402c0a2c
 10667              	.set CYREG_USBDEVv2_MEM_DATA396, 0x402c0a30
 10668              	.set CYREG_USBDEVv2_MEM_DATA397, 0x402c0a34
 10669              	.set CYREG_USBDEVv2_MEM_DATA398, 0x402c0a38
 10670              	.set CYREG_USBDEVv2_MEM_DATA399, 0x402c0a3c
 10671              	.set CYREG_USBDEVv2_MEM_DATA400, 0x402c0a40
 10672              	.set CYREG_USBDEVv2_MEM_DATA401, 0x402c0a44
 10673              	.set CYREG_USBDEVv2_MEM_DATA402, 0x402c0a48
 10674              	.set CYREG_USBDEVv2_MEM_DATA403, 0x402c0a4c
 10675              	.set CYREG_USBDEVv2_MEM_DATA404, 0x402c0a50
 10676              	.set CYREG_USBDEVv2_MEM_DATA405, 0x402c0a54
 10677              	.set CYREG_USBDEVv2_MEM_DATA406, 0x402c0a58
 10678              	.set CYREG_USBDEVv2_MEM_DATA407, 0x402c0a5c
 10679              	.set CYREG_USBDEVv2_MEM_DATA408, 0x402c0a60
 10680              	.set CYREG_USBDEVv2_MEM_DATA409, 0x402c0a64
 10681              	.set CYREG_USBDEVv2_MEM_DATA410, 0x402c0a68
 10682              	.set CYREG_USBDEVv2_MEM_DATA411, 0x402c0a6c
 10683              	.set CYREG_USBDEVv2_MEM_DATA412, 0x402c0a70
 10684              	.set CYREG_USBDEVv2_MEM_DATA413, 0x402c0a74
 10685              	.set CYREG_USBDEVv2_MEM_DATA414, 0x402c0a78
 10686              	.set CYREG_USBDEVv2_MEM_DATA415, 0x402c0a7c
 10687              	.set CYREG_USBDEVv2_MEM_DATA416, 0x402c0a80
 10688              	.set CYREG_USBDEVv2_MEM_DATA417, 0x402c0a84
 10689              	.set CYREG_USBDEVv2_MEM_DATA418, 0x402c0a88
 10690              	.set CYREG_USBDEVv2_MEM_DATA419, 0x402c0a8c
 10691              	.set CYREG_USBDEVv2_MEM_DATA420, 0x402c0a90
 10692              	.set CYREG_USBDEVv2_MEM_DATA421, 0x402c0a94
 10693              	.set CYREG_USBDEVv2_MEM_DATA422, 0x402c0a98
 10694              	.set CYREG_USBDEVv2_MEM_DATA423, 0x402c0a9c
 10695              	.set CYREG_USBDEVv2_MEM_DATA424, 0x402c0aa0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 189


 10696              	.set CYREG_USBDEVv2_MEM_DATA425, 0x402c0aa4
 10697              	.set CYREG_USBDEVv2_MEM_DATA426, 0x402c0aa8
 10698              	.set CYREG_USBDEVv2_MEM_DATA427, 0x402c0aac
 10699              	.set CYREG_USBDEVv2_MEM_DATA428, 0x402c0ab0
 10700              	.set CYREG_USBDEVv2_MEM_DATA429, 0x402c0ab4
 10701              	.set CYREG_USBDEVv2_MEM_DATA430, 0x402c0ab8
 10702              	.set CYREG_USBDEVv2_MEM_DATA431, 0x402c0abc
 10703              	.set CYREG_USBDEVv2_MEM_DATA432, 0x402c0ac0
 10704              	.set CYREG_USBDEVv2_MEM_DATA433, 0x402c0ac4
 10705              	.set CYREG_USBDEVv2_MEM_DATA434, 0x402c0ac8
 10706              	.set CYREG_USBDEVv2_MEM_DATA435, 0x402c0acc
 10707              	.set CYREG_USBDEVv2_MEM_DATA436, 0x402c0ad0
 10708              	.set CYREG_USBDEVv2_MEM_DATA437, 0x402c0ad4
 10709              	.set CYREG_USBDEVv2_MEM_DATA438, 0x402c0ad8
 10710              	.set CYREG_USBDEVv2_MEM_DATA439, 0x402c0adc
 10711              	.set CYREG_USBDEVv2_MEM_DATA440, 0x402c0ae0
 10712              	.set CYREG_USBDEVv2_MEM_DATA441, 0x402c0ae4
 10713              	.set CYREG_USBDEVv2_MEM_DATA442, 0x402c0ae8
 10714              	.set CYREG_USBDEVv2_MEM_DATA443, 0x402c0aec
 10715              	.set CYREG_USBDEVv2_MEM_DATA444, 0x402c0af0
 10716              	.set CYREG_USBDEVv2_MEM_DATA445, 0x402c0af4
 10717              	.set CYREG_USBDEVv2_MEM_DATA446, 0x402c0af8
 10718              	.set CYREG_USBDEVv2_MEM_DATA447, 0x402c0afc
 10719              	.set CYREG_USBDEVv2_MEM_DATA448, 0x402c0b00
 10720              	.set CYREG_USBDEVv2_MEM_DATA449, 0x402c0b04
 10721              	.set CYREG_USBDEVv2_MEM_DATA450, 0x402c0b08
 10722              	.set CYREG_USBDEVv2_MEM_DATA451, 0x402c0b0c
 10723              	.set CYREG_USBDEVv2_MEM_DATA452, 0x402c0b10
 10724              	.set CYREG_USBDEVv2_MEM_DATA453, 0x402c0b14
 10725              	.set CYREG_USBDEVv2_MEM_DATA454, 0x402c0b18
 10726              	.set CYREG_USBDEVv2_MEM_DATA455, 0x402c0b1c
 10727              	.set CYREG_USBDEVv2_MEM_DATA456, 0x402c0b20
 10728              	.set CYREG_USBDEVv2_MEM_DATA457, 0x402c0b24
 10729              	.set CYREG_USBDEVv2_MEM_DATA458, 0x402c0b28
 10730              	.set CYREG_USBDEVv2_MEM_DATA459, 0x402c0b2c
 10731              	.set CYREG_USBDEVv2_MEM_DATA460, 0x402c0b30
 10732              	.set CYREG_USBDEVv2_MEM_DATA461, 0x402c0b34
 10733              	.set CYREG_USBDEVv2_MEM_DATA462, 0x402c0b38
 10734              	.set CYREG_USBDEVv2_MEM_DATA463, 0x402c0b3c
 10735              	.set CYREG_USBDEVv2_MEM_DATA464, 0x402c0b40
 10736              	.set CYREG_USBDEVv2_MEM_DATA465, 0x402c0b44
 10737              	.set CYREG_USBDEVv2_MEM_DATA466, 0x402c0b48
 10738              	.set CYREG_USBDEVv2_MEM_DATA467, 0x402c0b4c
 10739              	.set CYREG_USBDEVv2_MEM_DATA468, 0x402c0b50
 10740              	.set CYREG_USBDEVv2_MEM_DATA469, 0x402c0b54
 10741              	.set CYREG_USBDEVv2_MEM_DATA470, 0x402c0b58
 10742              	.set CYREG_USBDEVv2_MEM_DATA471, 0x402c0b5c
 10743              	.set CYREG_USBDEVv2_MEM_DATA472, 0x402c0b60
 10744              	.set CYREG_USBDEVv2_MEM_DATA473, 0x402c0b64
 10745              	.set CYREG_USBDEVv2_MEM_DATA474, 0x402c0b68
 10746              	.set CYREG_USBDEVv2_MEM_DATA475, 0x402c0b6c
 10747              	.set CYREG_USBDEVv2_MEM_DATA476, 0x402c0b70
 10748              	.set CYREG_USBDEVv2_MEM_DATA477, 0x402c0b74
 10749              	.set CYREG_USBDEVv2_MEM_DATA478, 0x402c0b78
 10750              	.set CYREG_USBDEVv2_MEM_DATA479, 0x402c0b7c
 10751              	.set CYREG_USBDEVv2_MEM_DATA480, 0x402c0b80
 10752              	.set CYREG_USBDEVv2_MEM_DATA481, 0x402c0b84
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 190


 10753              	.set CYREG_USBDEVv2_MEM_DATA482, 0x402c0b88
 10754              	.set CYREG_USBDEVv2_MEM_DATA483, 0x402c0b8c
 10755              	.set CYREG_USBDEVv2_MEM_DATA484, 0x402c0b90
 10756              	.set CYREG_USBDEVv2_MEM_DATA485, 0x402c0b94
 10757              	.set CYREG_USBDEVv2_MEM_DATA486, 0x402c0b98
 10758              	.set CYREG_USBDEVv2_MEM_DATA487, 0x402c0b9c
 10759              	.set CYREG_USBDEVv2_MEM_DATA488, 0x402c0ba0
 10760              	.set CYREG_USBDEVv2_MEM_DATA489, 0x402c0ba4
 10761              	.set CYREG_USBDEVv2_MEM_DATA490, 0x402c0ba8
 10762              	.set CYREG_USBDEVv2_MEM_DATA491, 0x402c0bac
 10763              	.set CYREG_USBDEVv2_MEM_DATA492, 0x402c0bb0
 10764              	.set CYREG_USBDEVv2_MEM_DATA493, 0x402c0bb4
 10765              	.set CYREG_USBDEVv2_MEM_DATA494, 0x402c0bb8
 10766              	.set CYREG_USBDEVv2_MEM_DATA495, 0x402c0bbc
 10767              	.set CYREG_USBDEVv2_MEM_DATA496, 0x402c0bc0
 10768              	.set CYREG_USBDEVv2_MEM_DATA497, 0x402c0bc4
 10769              	.set CYREG_USBDEVv2_MEM_DATA498, 0x402c0bc8
 10770              	.set CYREG_USBDEVv2_MEM_DATA499, 0x402c0bcc
 10771              	.set CYREG_USBDEVv2_MEM_DATA500, 0x402c0bd0
 10772              	.set CYREG_USBDEVv2_MEM_DATA501, 0x402c0bd4
 10773              	.set CYREG_USBDEVv2_MEM_DATA502, 0x402c0bd8
 10774              	.set CYREG_USBDEVv2_MEM_DATA503, 0x402c0bdc
 10775              	.set CYREG_USBDEVv2_MEM_DATA504, 0x402c0be0
 10776              	.set CYREG_USBDEVv2_MEM_DATA505, 0x402c0be4
 10777              	.set CYREG_USBDEVv2_MEM_DATA506, 0x402c0be8
 10778              	.set CYREG_USBDEVv2_MEM_DATA507, 0x402c0bec
 10779              	.set CYREG_USBDEVv2_MEM_DATA508, 0x402c0bf0
 10780              	.set CYREG_USBDEVv2_MEM_DATA509, 0x402c0bf4
 10781              	.set CYREG_USBDEVv2_MEM_DATA510, 0x402c0bf8
 10782              	.set CYREG_USBDEVv2_MEM_DATA511, 0x402c0bfc
 10783              	.set CYREG_USBDEVv2_SOF16, 0x402c1060
 10784              	.set CYFLD_USBDEVv2_FRAME_NUMBER16__OFFSET, 0x00000000
 10785              	.set CYFLD_USBDEVv2_FRAME_NUMBER16__SIZE, 0x0000000b
 10786              	.set CYREG_USBDEVv2_OSCLK_DR16, 0x402c1080
 10787              	.set CYFLD_USBDEVv2_ADDER16__OFFSET, 0x00000000
 10788              	.set CYFLD_USBDEVv2_ADDER16__SIZE, 0x0000000f
 10789              	.set CYREG_USBDEVv2_ARB_RW1_WA16, 0x402c1210
 10790              	.set CYFLD_USBDEVv2_WA16__OFFSET, 0x00000000
 10791              	.set CYFLD_USBDEVv2_WA16__SIZE, 0x00000009
 10792              	.set CYREG_USBDEVv2_ARB_RW1_RA16, 0x402c1218
 10793              	.set CYFLD_USBDEVv2_RA16__OFFSET, 0x00000000
 10794              	.set CYFLD_USBDEVv2_RA16__SIZE, 0x00000009
 10795              	.set CYREG_USBDEVv2_ARB_RW1_DR16, 0x402c1220
 10796              	.set CYFLD_USBDEVv2_DR16__OFFSET, 0x00000000
 10797              	.set CYFLD_USBDEVv2_DR16__SIZE, 0x00000010
 10798              	.set CYREG_USBDEVv2_ARB_RW2_WA16, 0x402c1250
 10799              	.set CYREG_USBDEVv2_ARB_RW2_RA16, 0x402c1258
 10800              	.set CYREG_USBDEVv2_ARB_RW2_DR16, 0x402c1260
 10801              	.set CYREG_USBDEVv2_ARB_RW3_WA16, 0x402c1290
 10802              	.set CYREG_USBDEVv2_ARB_RW3_RA16, 0x402c1298
 10803              	.set CYREG_USBDEVv2_ARB_RW3_DR16, 0x402c12a0
 10804              	.set CYREG_USBDEVv2_CWA16, 0x402c12b0
 10805              	.set CYFLD_USBDEVv2_CWA16__OFFSET, 0x00000000
 10806              	.set CYFLD_USBDEVv2_CWA16__SIZE, 0x00000009
 10807              	.set CYREG_USBDEVv2_ARB_RW4_WA16, 0x402c12d0
 10808              	.set CYREG_USBDEVv2_ARB_RW4_RA16, 0x402c12d8
 10809              	.set CYREG_USBDEVv2_ARB_RW4_DR16, 0x402c12e0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 191


 10810              	.set CYREG_USBDEVv2_DMA_THRES16, 0x402c12f0
 10811              	.set CYFLD_USBDEVv2_DMA_THS16__OFFSET, 0x00000000
 10812              	.set CYFLD_USBDEVv2_DMA_THS16__SIZE, 0x00000009
 10813              	.set CYREG_USBDEVv2_ARB_RW5_WA16, 0x402c1310
 10814              	.set CYREG_USBDEVv2_ARB_RW5_RA16, 0x402c1318
 10815              	.set CYREG_USBDEVv2_ARB_RW5_DR16, 0x402c1320
 10816              	.set CYREG_USBDEVv2_ARB_RW6_WA16, 0x402c1350
 10817              	.set CYREG_USBDEVv2_ARB_RW6_RA16, 0x402c1358
 10818              	.set CYREG_USBDEVv2_ARB_RW6_DR16, 0x402c1360
 10819              	.set CYREG_USBDEVv2_ARB_RW7_WA16, 0x402c1390
 10820              	.set CYREG_USBDEVv2_ARB_RW7_RA16, 0x402c1398
 10821              	.set CYREG_USBDEVv2_ARB_RW7_DR16, 0x402c13a0
 10822              	.set CYREG_USBDEVv2_ARB_RW8_WA16, 0x402c13d0
 10823              	.set CYREG_USBDEVv2_ARB_RW8_RA16, 0x402c13d8
 10824              	.set CYREG_USBDEVv2_ARB_RW8_DR16, 0x402c13e0
 10825              	.set CYDEV_USBDEVv2_USB_BASE, 0x402c2000
 10826              	.set CYDEV_USBDEVv2_USB_SIZE, 0x00001000
 10827              	.set CYREG_USBDEVv2_USB_POWER_CTRL, 0x402c2000
 10828              	.set CYFLD_USBDEVv2_USB_VBUS_VALID_OVR__OFFSET, 0x00000000
 10829              	.set CYFLD_USBDEVv2_USB_VBUS_VALID_OVR__SIZE, 0x00000002
 10830              	.set CYFLD_USBDEVv2_USB_SUSPEND__OFFSET, 0x00000002
 10831              	.set CYFLD_USBDEVv2_USB_SUSPEND__SIZE, 0x00000001
 10832              	.set CYFLD_USBDEVv2_USB_SUSPEND_DEL__OFFSET, 0x00000003
 10833              	.set CYFLD_USBDEVv2_USB_SUSPEND_DEL__SIZE, 0x00000001
 10834              	.set CYFLD_USBDEVv2_USB_ISOLATE__OFFSET, 0x00000004
 10835              	.set CYFLD_USBDEVv2_USB_ISOLATE__SIZE, 0x00000001
 10836              	.set CYFLD_USBDEVv2_USB_CHDET_PWR_CTL__OFFSET, 0x00000005
 10837              	.set CYFLD_USBDEVv2_USB_CHDET_PWR_CTL__SIZE, 0x00000002
 10838              	.set CYFLD_USBDEVv2_USB_ENABLE_DM_PULLDOWN__OFFSET, 0x00000019
 10839              	.set CYFLD_USBDEVv2_USB_ENABLE_DM_PULLDOWN__SIZE, 0x00000001
 10840              	.set CYFLD_USBDEVv2_USB_ENABLE_VBUS_PULLDOWN__OFFSET, 0x0000001a
 10841              	.set CYFLD_USBDEVv2_USB_ENABLE_VBUS_PULLDOWN__SIZE, 0x00000001
 10842              	.set CYFLD_USBDEVv2_USB_ENABLE_RCVR__OFFSET, 0x0000001b
 10843              	.set CYFLD_USBDEVv2_USB_ENABLE_RCVR__SIZE, 0x00000001
 10844              	.set CYFLD_USBDEVv2_USB_ENABLE_DPO__OFFSET, 0x0000001c
 10845              	.set CYFLD_USBDEVv2_USB_ENABLE_DPO__SIZE, 0x00000001
 10846              	.set CYFLD_USBDEVv2_USB_ENABLE_DMO__OFFSET, 0x0000001d
 10847              	.set CYFLD_USBDEVv2_USB_ENABLE_DMO__SIZE, 0x00000001
 10848              	.set CYFLD_USBDEVv2_USB_ENABLE_CHGDET__OFFSET, 0x0000001e
 10849              	.set CYFLD_USBDEVv2_USB_ENABLE_CHGDET__SIZE, 0x00000001
 10850              	.set CYREG_USBDEVv2_USB_CHGDET_CTRL, 0x402c2004
 10851              	.set CYFLD_USBDEVv2_USB_COMP_DP__OFFSET, 0x00000000
 10852              	.set CYFLD_USBDEVv2_USB_COMP_DP__SIZE, 0x00000001
 10853              	.set CYFLD_USBDEVv2_USB_COMP_DM__OFFSET, 0x00000001
 10854              	.set CYFLD_USBDEVv2_USB_COMP_DM__SIZE, 0x00000001
 10855              	.set CYFLD_USBDEVv2_USB_COMP_EN__OFFSET, 0x00000002
 10856              	.set CYFLD_USBDEVv2_USB_COMP_EN__SIZE, 0x00000001
 10857              	.set CYFLD_USBDEVv2_USB_REF_DP__OFFSET, 0x00000003
 10858              	.set CYFLD_USBDEVv2_USB_REF_DP__SIZE, 0x00000001
 10859              	.set CYFLD_USBDEVv2_USB_REF_DM__OFFSET, 0x00000004
 10860              	.set CYFLD_USBDEVv2_USB_REF_DM__SIZE, 0x00000001
 10861              	.set CYFLD_USBDEVv2_USB_REF_EN__OFFSET, 0x00000005
 10862              	.set CYFLD_USBDEVv2_USB_REF_EN__SIZE, 0x00000001
 10863              	.set CYFLD_USBDEVv2_USB_DCD_SRC_EN__OFFSET, 0x00000006
 10864              	.set CYFLD_USBDEVv2_USB_DCD_SRC_EN__SIZE, 0x00000001
 10865              	.set CYFLD_USBDEVv2_USB_ADFT_CTRL__OFFSET, 0x0000000c
 10866              	.set CYFLD_USBDEVv2_USB_ADFT_CTRL__SIZE, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 192


 10867              	.set CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_NORMAL, 0x00000000
 10868              	.set CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_VBG, 0x00000001
 10869              	.set CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_DONTUSE, 0x00000002
 10870              	.set CYVAL_USBDEVv2_USB_ADFT_CTRL_ADFT_ADFTIN, 0x00000003
 10871              	.set CYFLD_USBDEVv2_USB_COMP_OUT__OFFSET, 0x0000001f
 10872              	.set CYFLD_USBDEVv2_USB_COMP_OUT__SIZE, 0x00000001
 10873              	.set CYREG_USBDEVv2_USB_USBIO_CTRL, 0x402c2008
 10874              	.set CYFLD_USBDEVv2_USB_DM_P__OFFSET, 0x00000000
 10875              	.set CYFLD_USBDEVv2_USB_DM_P__SIZE, 0x00000003
 10876              	.set CYVAL_USBDEVv2_USB_DM_P_OFF, 0x00000000
 10877              	.set CYVAL_USBDEVv2_USB_DM_P_INPUT, 0x00000001
 10878              	.set CYVAL_USBDEVv2_USB_DM_P_0_PU, 0x00000002
 10879              	.set CYVAL_USBDEVv2_USB_DM_P_0_Z, 0x00000004
 10880              	.set CYVAL_USBDEVv2_USB_DM_P_0_1, 0x00000006
 10881              	.set CYFLD_USBDEVv2_USB_DM_M__OFFSET, 0x00000003
 10882              	.set CYFLD_USBDEVv2_USB_DM_M__SIZE, 0x00000003
 10883              	.set CYREG_USBDEVv2_USB_FLOW_CTRL, 0x402c200c
 10884              	.set CYFLD_USBDEVv2_USB_EP1_ERR_RESP__OFFSET, 0x00000000
 10885              	.set CYFLD_USBDEVv2_USB_EP1_ERR_RESP__SIZE, 0x00000001
 10886              	.set CYFLD_USBDEVv2_USB_EP2_ERR_RESP__OFFSET, 0x00000001
 10887              	.set CYFLD_USBDEVv2_USB_EP2_ERR_RESP__SIZE, 0x00000001
 10888              	.set CYFLD_USBDEVv2_USB_EP3_ERR_RESP__OFFSET, 0x00000002
 10889              	.set CYFLD_USBDEVv2_USB_EP3_ERR_RESP__SIZE, 0x00000001
 10890              	.set CYFLD_USBDEVv2_USB_EP4_ERR_RESP__OFFSET, 0x00000003
 10891              	.set CYFLD_USBDEVv2_USB_EP4_ERR_RESP__SIZE, 0x00000001
 10892              	.set CYFLD_USBDEVv2_USB_EP5_ERR_RESP__OFFSET, 0x00000004
 10893              	.set CYFLD_USBDEVv2_USB_EP5_ERR_RESP__SIZE, 0x00000001
 10894              	.set CYFLD_USBDEVv2_USB_EP6_ERR_RESP__OFFSET, 0x00000005
 10895              	.set CYFLD_USBDEVv2_USB_EP6_ERR_RESP__SIZE, 0x00000001
 10896              	.set CYFLD_USBDEVv2_USB_EP7_ERR_RESP__OFFSET, 0x00000006
 10897              	.set CYFLD_USBDEVv2_USB_EP7_ERR_RESP__SIZE, 0x00000001
 10898              	.set CYFLD_USBDEVv2_USB_EP8_ERR_RESP__OFFSET, 0x00000007
 10899              	.set CYFLD_USBDEVv2_USB_EP8_ERR_RESP__SIZE, 0x00000001
 10900              	.set CYREG_USBDEVv2_USB_LPM_CTRL, 0x402c2010
 10901              	.set CYFLD_USBDEVv2_USB_LPM_EN__OFFSET, 0x00000000
 10902              	.set CYFLD_USBDEVv2_USB_LPM_EN__SIZE, 0x00000001
 10903              	.set CYFLD_USBDEVv2_USB_LPM_ACK_RESP__OFFSET, 0x00000001
 10904              	.set CYFLD_USBDEVv2_USB_LPM_ACK_RESP__SIZE, 0x00000001
 10905              	.set CYFLD_USBDEVv2_USB_NYET_EN__OFFSET, 0x00000002
 10906              	.set CYFLD_USBDEVv2_USB_NYET_EN__SIZE, 0x00000001
 10907              	.set CYFLD_USBDEVv2_USB_SUB_RESP__OFFSET, 0x00000004
 10908              	.set CYFLD_USBDEVv2_USB_SUB_RESP__SIZE, 0x00000001
 10909              	.set CYREG_USBDEVv2_USB_LPM_STAT, 0x402c2014
 10910              	.set CYFLD_USBDEVv2_USB_LPM_BESL__OFFSET, 0x00000000
 10911              	.set CYFLD_USBDEVv2_USB_LPM_BESL__SIZE, 0x00000004
 10912              	.set CYFLD_USBDEVv2_USB_LPM_REMOTEWAKE__OFFSET, 0x00000004
 10913              	.set CYFLD_USBDEVv2_USB_LPM_REMOTEWAKE__SIZE, 0x00000001
 10914              	.set CYREG_USBDEVv2_USB_INTR_SIE, 0x402c2020
 10915              	.set CYFLD_USBDEVv2_USB_SOF_INTR__OFFSET, 0x00000000
 10916              	.set CYFLD_USBDEVv2_USB_SOF_INTR__SIZE, 0x00000001
 10917              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR__OFFSET, 0x00000001
 10918              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR__SIZE, 0x00000001
 10919              	.set CYFLD_USBDEVv2_USB_EP0_INTR__OFFSET, 0x00000002
 10920              	.set CYFLD_USBDEVv2_USB_EP0_INTR__SIZE, 0x00000001
 10921              	.set CYFLD_USBDEVv2_USB_LPM_INTR__OFFSET, 0x00000003
 10922              	.set CYFLD_USBDEVv2_USB_LPM_INTR__SIZE, 0x00000001
 10923              	.set CYFLD_USBDEVv2_USB_RESUME_INTR__OFFSET, 0x00000004
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 193


 10924              	.set CYFLD_USBDEVv2_USB_RESUME_INTR__SIZE, 0x00000001
 10925              	.set CYREG_USBDEVv2_USB_INTR_SIE_SET, 0x402c2024
 10926              	.set CYFLD_USBDEVv2_USB_SOF_INTR_SET__OFFSET, 0x00000000
 10927              	.set CYFLD_USBDEVv2_USB_SOF_INTR_SET__SIZE, 0x00000001
 10928              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR_SET__OFFSET, 0x00000001
 10929              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR_SET__SIZE, 0x00000001
 10930              	.set CYFLD_USBDEVv2_USB_EP0_INTR_SET__OFFSET, 0x00000002
 10931              	.set CYFLD_USBDEVv2_USB_EP0_INTR_SET__SIZE, 0x00000001
 10932              	.set CYFLD_USBDEVv2_USB_LPM_INTR_SET__OFFSET, 0x00000003
 10933              	.set CYFLD_USBDEVv2_USB_LPM_INTR_SET__SIZE, 0x00000001
 10934              	.set CYFLD_USBDEVv2_USB_RESUME_INTR_SET__OFFSET, 0x00000004
 10935              	.set CYFLD_USBDEVv2_USB_RESUME_INTR_SET__SIZE, 0x00000001
 10936              	.set CYREG_USBDEVv2_USB_INTR_SIE_MASK, 0x402c2028
 10937              	.set CYFLD_USBDEVv2_USB_SOF_INTR_MASK__OFFSET, 0x00000000
 10938              	.set CYFLD_USBDEVv2_USB_SOF_INTR_MASK__SIZE, 0x00000001
 10939              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASK__OFFSET, 0x00000001
 10940              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASK__SIZE, 0x00000001
 10941              	.set CYFLD_USBDEVv2_USB_EP0_INTR_MASK__OFFSET, 0x00000002
 10942              	.set CYFLD_USBDEVv2_USB_EP0_INTR_MASK__SIZE, 0x00000001
 10943              	.set CYFLD_USBDEVv2_USB_LPM_INTR_MASK__OFFSET, 0x00000003
 10944              	.set CYFLD_USBDEVv2_USB_LPM_INTR_MASK__SIZE, 0x00000001
 10945              	.set CYFLD_USBDEVv2_USB_RESUME_INTR_MASK__OFFSET, 0x00000004
 10946              	.set CYFLD_USBDEVv2_USB_RESUME_INTR_MASK__SIZE, 0x00000001
 10947              	.set CYREG_USBDEVv2_USB_INTR_SIE_MASKED, 0x402c202c
 10948              	.set CYFLD_USBDEVv2_USB_SOF_INTR_MASKED__OFFSET, 0x00000000
 10949              	.set CYFLD_USBDEVv2_USB_SOF_INTR_MASKED__SIZE, 0x00000001
 10950              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASKED__OFFSET, 0x00000001
 10951              	.set CYFLD_USBDEVv2_USB_BUS_RESET_INTR_MASKED__SIZE, 0x00000001
 10952              	.set CYFLD_USBDEVv2_USB_EP0_INTR_MASKED__OFFSET, 0x00000002
 10953              	.set CYFLD_USBDEVv2_USB_EP0_INTR_MASKED__SIZE, 0x00000001
 10954              	.set CYFLD_USBDEVv2_USB_LPM_INTR_MASKED__OFFSET, 0x00000003
 10955              	.set CYFLD_USBDEVv2_USB_LPM_INTR_MASKED__SIZE, 0x00000001
 10956              	.set CYFLD_USBDEVv2_USB_RESUME_INTR_MASKED__OFFSET, 0x00000004
 10957              	.set CYFLD_USBDEVv2_USB_RESUME_INTR_MASKED__SIZE, 0x00000001
 10958              	.set CYREG_USBDEVv2_USB_INTR_LVL_SEL, 0x402c2030
 10959              	.set CYFLD_USBDEVv2_USB_SOF_LVL_SEL__OFFSET, 0x00000000
 10960              	.set CYFLD_USBDEVv2_USB_SOF_LVL_SEL__SIZE, 0x00000002
 10961              	.set CYVAL_USBDEVv2_USB_SOF_LVL_SEL_HI, 0x00000000
 10962              	.set CYVAL_USBDEVv2_USB_SOF_LVL_SEL_MED, 0x00000001
 10963              	.set CYVAL_USBDEVv2_USB_SOF_LVL_SEL_LO, 0x00000002
 10964              	.set CYVAL_USBDEVv2_USB_SOF_LVL_SEL_RESERVED, 0x00000003
 10965              	.set CYFLD_USBDEVv2_USB_BUS_RESET_LVL_SEL__OFFSET, 0x00000002
 10966              	.set CYFLD_USBDEVv2_USB_BUS_RESET_LVL_SEL__SIZE, 0x00000002
 10967              	.set CYFLD_USBDEVv2_USB_EP0_LVL_SEL__OFFSET, 0x00000004
 10968              	.set CYFLD_USBDEVv2_USB_EP0_LVL_SEL__SIZE, 0x00000002
 10969              	.set CYFLD_USBDEVv2_USB_LPM_LVL_SEL__OFFSET, 0x00000006
 10970              	.set CYFLD_USBDEVv2_USB_LPM_LVL_SEL__SIZE, 0x00000002
 10971              	.set CYFLD_USBDEVv2_USB_RESUME_LVL_SEL__OFFSET, 0x00000008
 10972              	.set CYFLD_USBDEVv2_USB_RESUME_LVL_SEL__SIZE, 0x00000002
 10973              	.set CYFLD_USBDEVv2_USB_ARB_EP_LVL_SEL__OFFSET, 0x0000000e
 10974              	.set CYFLD_USBDEVv2_USB_ARB_EP_LVL_SEL__SIZE, 0x00000002
 10975              	.set CYFLD_USBDEVv2_USB_EP1_LVL_SEL__OFFSET, 0x00000010
 10976              	.set CYFLD_USBDEVv2_USB_EP1_LVL_SEL__SIZE, 0x00000002
 10977              	.set CYFLD_USBDEVv2_USB_EP2_LVL_SEL__OFFSET, 0x00000012
 10978              	.set CYFLD_USBDEVv2_USB_EP2_LVL_SEL__SIZE, 0x00000002
 10979              	.set CYFLD_USBDEVv2_USB_EP3_LVL_SEL__OFFSET, 0x00000014
 10980              	.set CYFLD_USBDEVv2_USB_EP3_LVL_SEL__SIZE, 0x00000002
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 194


 10981              	.set CYFLD_USBDEVv2_USB_EP4_LVL_SEL__OFFSET, 0x00000016
 10982              	.set CYFLD_USBDEVv2_USB_EP4_LVL_SEL__SIZE, 0x00000002
 10983              	.set CYFLD_USBDEVv2_USB_EP5_LVL_SEL__OFFSET, 0x00000018
 10984              	.set CYFLD_USBDEVv2_USB_EP5_LVL_SEL__SIZE, 0x00000002
 10985              	.set CYFLD_USBDEVv2_USB_EP6_LVL_SEL__OFFSET, 0x0000001a
 10986              	.set CYFLD_USBDEVv2_USB_EP6_LVL_SEL__SIZE, 0x00000002
 10987              	.set CYFLD_USBDEVv2_USB_EP7_LVL_SEL__OFFSET, 0x0000001c
 10988              	.set CYFLD_USBDEVv2_USB_EP7_LVL_SEL__SIZE, 0x00000002
 10989              	.set CYFLD_USBDEVv2_USB_EP8_LVL_SEL__OFFSET, 0x0000001e
 10990              	.set CYFLD_USBDEVv2_USB_EP8_LVL_SEL__SIZE, 0x00000002
 10991              	.set CYREG_USBDEVv2_USB_INTR_CAUSE_HI, 0x402c2034
 10992              	.set CYFLD_USBDEVv2_USB_ARB_EP_INTR__OFFSET, 0x00000007
 10993              	.set CYFLD_USBDEVv2_USB_ARB_EP_INTR__SIZE, 0x00000001
 10994              	.set CYFLD_USBDEVv2_USB_EP1_INTR__OFFSET, 0x00000008
 10995              	.set CYFLD_USBDEVv2_USB_EP1_INTR__SIZE, 0x00000001
 10996              	.set CYFLD_USBDEVv2_USB_EP2_INTR__OFFSET, 0x00000009
 10997              	.set CYFLD_USBDEVv2_USB_EP2_INTR__SIZE, 0x00000001
 10998              	.set CYFLD_USBDEVv2_USB_EP3_INTR__OFFSET, 0x0000000a
 10999              	.set CYFLD_USBDEVv2_USB_EP3_INTR__SIZE, 0x00000001
 11000              	.set CYFLD_USBDEVv2_USB_EP4_INTR__OFFSET, 0x0000000b
 11001              	.set CYFLD_USBDEVv2_USB_EP4_INTR__SIZE, 0x00000001
 11002              	.set CYFLD_USBDEVv2_USB_EP5_INTR__OFFSET, 0x0000000c
 11003              	.set CYFLD_USBDEVv2_USB_EP5_INTR__SIZE, 0x00000001
 11004              	.set CYFLD_USBDEVv2_USB_EP6_INTR__OFFSET, 0x0000000d
 11005              	.set CYFLD_USBDEVv2_USB_EP6_INTR__SIZE, 0x00000001
 11006              	.set CYFLD_USBDEVv2_USB_EP7_INTR__OFFSET, 0x0000000e
 11007              	.set CYFLD_USBDEVv2_USB_EP7_INTR__SIZE, 0x00000001
 11008              	.set CYFLD_USBDEVv2_USB_EP8_INTR__OFFSET, 0x0000000f
 11009              	.set CYFLD_USBDEVv2_USB_EP8_INTR__SIZE, 0x00000001
 11010              	.set CYREG_USBDEVv2_USB_INTR_CAUSE_MED, 0x402c2038
 11011              	.set CYREG_USBDEVv2_USB_INTR_CAUSE_LO, 0x402c203c
 11012              	.set CYREG_USBDEVv2_USB_DFT_CTRL, 0x402c2070
 11013              	.set CYFLD_USBDEVv2_USB_DDFT_SEL__OFFSET, 0x00000000
 11014              	.set CYFLD_USBDEVv2_USB_DDFT_SEL__SIZE, 0x00000003
 11015              	.set CYVAL_USBDEVv2_USB_DDFT_SEL_OFF, 0x00000000
 11016              	.set CYVAL_USBDEVv2_USB_DDFT_SEL_DP_SE, 0x00000001
 11017              	.set CYVAL_USBDEVv2_USB_DDFT_SEL_DM_SE, 0x00000002
 11018              	.set CYVAL_USBDEVv2_USB_DDFT_SEL_RCV_DF, 0x00000003
 11019              	.set CYVAL_USBDEVv2_USB_DDFT_SEL_CHRG_DET, 0x00000004
 11020              	.set CYVAL_USBDEVv2_USB_DDFT_SEL_VBUS_DET, 0x00000005
 11021              	.set CYFLD_USBDEVv2_USB_ADFT_VREFOUT_SEL__OFFSET, 0x00000008
 11022              	.set CYFLD_USBDEVv2_USB_ADFT_VREFOUT_SEL__SIZE, 0x00000002
 11023              	.set CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_OPEN, 0x00000000
 11024              	.set CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_AMUXA, 0x00000001
 11025              	.set CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_AMUXB, 0x00000002
 11026              	.set CYVAL_USBDEVv2_USB_ADFT_VREFOUT_SEL_RSVD, 0x00000003
 11027              	.set CYREG_USBDEVv2_USB_PHY_TRIM0, 0x402c2f00
 11028              	.set CYFLD_USBDEVv2_USB_TRIM_DP_R_REG__OFFSET, 0x00000000
 11029              	.set CYFLD_USBDEVv2_USB_TRIM_DP_R_REG__SIZE, 0x00000006
 11030              	.set CYREG_USBDEVv2_USB_PHY_TRIM1, 0x402c2f04
 11031              	.set CYFLD_USBDEVv2_USB_TRIM_DM_R_REG__OFFSET, 0x00000000
 11032              	.set CYFLD_USBDEVv2_USB_TRIM_DM_R_REG__SIZE, 0x00000006
 11033              	.set CYREG_USBDEVv2_USB_PHY_TRIM2, 0x402c2f08
 11034              	.set CYFLD_USBDEVv2_USB_TRIM_DP_R_BYPASS__OFFSET, 0x00000000
 11035              	.set CYFLD_USBDEVv2_USB_TRIM_DP_R_BYPASS__SIZE, 0x00000006
 11036              	.set CYREG_USBDEVv2_USB_PHY_TRIM3, 0x402c2f0c
 11037              	.set CYFLD_USBDEVv2_USB_TRIM_DM_R_BYPASS__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 195


 11038              	.set CYFLD_USBDEVv2_USB_TRIM_DM_R_BYPASS__SIZE, 0x00000006
 11039              	.set CYREG_USBDEVv2_USB_CHGDET_TRIM, 0x402c2f10
 11040              	.set CYFLD_USBDEVv2_USB_V325M_TRIM__OFFSET, 0x00000000
 11041              	.set CYFLD_USBDEVv2_USB_V325M_TRIM__SIZE, 0x00000002
 11042              	.set CYFLD_USBDEVv2_USB_V600M_TRIM__OFFSET, 0x00000004
 11043              	.set CYFLD_USBDEVv2_USB_V600M_TRIM__SIZE, 0x00000003
 11044              	.set CYREG_USBDEVv2_USB_TRIM, 0x402c2f14
 11045              	.set CYFLD_USBDEVv2_USB_DM_PD_VAL__OFFSET, 0x00000000
 11046              	.set CYFLD_USBDEVv2_USB_DM_PD_VAL__SIZE, 0x00000002
 11047              	.set CYREG_USBDEVv2_USB_USBIO_TRIM, 0x402c2f18
 11048              	.set CYFLD_USBDEVv2_USB_TRIM__OFFSET, 0x00000000
 11049              	.set CYFLD_USBDEVv2_USB_TRIM__SIZE, 0x00000002
 11050              	.set CYVAL_USBDEVv2_USB_TRIM_TRIM_NO, 0x00000000
 11051              	.set CYVAL_USBDEVv2_USB_TRIM_TRIM_LOWER, 0x00000001
 11052              	.set CYVAL_USBDEVv2_USB_TRIM_TRIM_HIGHER, 0x00000002
 11053              	.set CYVAL_USBDEVv2_USB_TRIM_TRIM_DONT_USE, 0x00000003
 11054              	.set CYFLD_USBDEVv2_USB_MDEC__OFFSET, 0x00000002
 11055              	.set CYFLD_USBDEVv2_USB_MDEC__SIZE, 0x00000001
 11056              	.set CYFLD_USBDEVv2_USB_MINC__OFFSET, 0x00000003
 11057              	.set CYFLD_USBDEVv2_USB_MINC__SIZE, 0x00000001
 11058              	.set CYFLD_USBDEVv2_USB_X_INC__OFFSET, 0x00000004
 11059              	.set CYFLD_USBDEVv2_USB_X_INC__SIZE, 0x00000001
 11060              	.set CYFLD_USBDEVv2_USB_X_DEC__OFFSET, 0x00000005
 11061              	.set CYFLD_USBDEVv2_USB_X_DEC__SIZE, 0x00000001
 11062              	.set CYDEV_CAN0_BASE, 0x402e0000
 11063              	.set CYDEV_CAN0_SIZE, 0x00010000
 11064              	.set CYREG_CAN0_INT_STATUS, 0x402e0000
 11065              	.set CYFLD_CAN_ARB_LOSS__OFFSET, 0x00000002
 11066              	.set CYFLD_CAN_ARB_LOSS__SIZE, 0x00000001
 11067              	.set CYFLD_CAN_OVR_LOAD__OFFSET, 0x00000003
 11068              	.set CYFLD_CAN_OVR_LOAD__SIZE, 0x00000001
 11069              	.set CYFLD_CAN_BIT_ERR__OFFSET, 0x00000004
 11070              	.set CYFLD_CAN_BIT_ERR__SIZE, 0x00000001
 11071              	.set CYFLD_CAN_STUFF_ERR__OFFSET, 0x00000005
 11072              	.set CYFLD_CAN_STUFF_ERR__SIZE, 0x00000001
 11073              	.set CYFLD_CAN_ACK_ERR__OFFSET, 0x00000006
 11074              	.set CYFLD_CAN_ACK_ERR__SIZE, 0x00000001
 11075              	.set CYFLD_CAN_FORM_ERR__OFFSET, 0x00000007
 11076              	.set CYFLD_CAN_FORM_ERR__SIZE, 0x00000001
 11077              	.set CYFLD_CAN_CRC_ERR__OFFSET, 0x00000008
 11078              	.set CYFLD_CAN_CRC_ERR__SIZE, 0x00000001
 11079              	.set CYFLD_CAN_BUS_OFF__OFFSET, 0x00000009
 11080              	.set CYFLD_CAN_BUS_OFF__SIZE, 0x00000001
 11081              	.set CYFLD_CAN_RX_MSG_LOSS__OFFSET, 0x0000000a
 11082              	.set CYFLD_CAN_RX_MSG_LOSS__SIZE, 0x00000001
 11083              	.set CYFLD_CAN_TX_MSG__OFFSET, 0x0000000b
 11084              	.set CYFLD_CAN_TX_MSG__SIZE, 0x00000001
 11085              	.set CYFLD_CAN_RX_MSG__OFFSET, 0x0000000c
 11086              	.set CYFLD_CAN_RX_MSG__SIZE, 0x00000001
 11087              	.set CYFLD_CAN_RTR_MSG__OFFSET, 0x0000000d
 11088              	.set CYFLD_CAN_RTR_MSG__SIZE, 0x00000001
 11089              	.set CYFLD_CAN_STUCK_AT_0__OFFSET, 0x0000000e
 11090              	.set CYFLD_CAN_STUCK_AT_0__SIZE, 0x00000001
 11091              	.set CYFLD_CAN_SST_FAILURE__OFFSET, 0x0000000f
 11092              	.set CYFLD_CAN_SST_FAILURE__SIZE, 0x00000001
 11093              	.set CYREG_CAN0_INT_EBL, 0x402e0004
 11094              	.set CYFLD_CAN_GLOBAL_INT_ENBL__OFFSET, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 196


 11095              	.set CYFLD_CAN_GLOBAL_INT_ENBL__SIZE, 0x00000001
 11096              	.set CYFLD_CAN_ARB_LOSS_ENBL__OFFSET, 0x00000002
 11097              	.set CYFLD_CAN_ARB_LOSS_ENBL__SIZE, 0x00000001
 11098              	.set CYFLD_CAN_OVR_LOAD_ENBL__OFFSET, 0x00000003
 11099              	.set CYFLD_CAN_OVR_LOAD_ENBL__SIZE, 0x00000001
 11100              	.set CYFLD_CAN_BIT_ERR_ENBL__OFFSET, 0x00000004
 11101              	.set CYFLD_CAN_BIT_ERR_ENBL__SIZE, 0x00000001
 11102              	.set CYFLD_CAN_STUFF_ERR_ENBL__OFFSET, 0x00000005
 11103              	.set CYFLD_CAN_STUFF_ERR_ENBL__SIZE, 0x00000001
 11104              	.set CYFLD_CAN_ACK_ERR_ENBL__OFFSET, 0x00000006
 11105              	.set CYFLD_CAN_ACK_ERR_ENBL__SIZE, 0x00000001
 11106              	.set CYFLD_CAN_FORM_ERR_ENBL__OFFSET, 0x00000007
 11107              	.set CYFLD_CAN_FORM_ERR_ENBL__SIZE, 0x00000001
 11108              	.set CYFLD_CAN_CRC_ERR_ENBL__OFFSET, 0x00000008
 11109              	.set CYFLD_CAN_CRC_ERR_ENBL__SIZE, 0x00000001
 11110              	.set CYFLD_CAN_BUS_OFF_ENBL__OFFSET, 0x00000009
 11111              	.set CYFLD_CAN_BUS_OFF_ENBL__SIZE, 0x00000001
 11112              	.set CYFLD_CAN_TX_MSG_ENBL__OFFSET, 0x0000000b
 11113              	.set CYFLD_CAN_TX_MSG_ENBL__SIZE, 0x00000001
 11114              	.set CYFLD_CAN_RX_MSG_ENBl__OFFSET, 0x0000000c
 11115              	.set CYFLD_CAN_RX_MSG_ENBl__SIZE, 0x00000001
 11116              	.set CYFLD_CAN_RTR_MSG_ENBL__OFFSET, 0x0000000d
 11117              	.set CYFLD_CAN_RTR_MSG_ENBL__SIZE, 0x00000001
 11118              	.set CYFLD_CAN_STUCK_AT_0_ENBL__OFFSET, 0x0000000e
 11119              	.set CYFLD_CAN_STUCK_AT_0_ENBL__SIZE, 0x00000001
 11120              	.set CYFLD_CAN_SST_FAILURE_ENBL__OFFSET, 0x0000000f
 11121              	.set CYFLD_CAN_SST_FAILURE_ENBL__SIZE, 0x00000001
 11122              	.set CYREG_CAN0_BUFFER_STATUS, 0x402e0008
 11123              	.set CYFLD_CAN_RX0_MSG_AV__OFFSET, 0x00000000
 11124              	.set CYFLD_CAN_RX0_MSG_AV__SIZE, 0x00000001
 11125              	.set CYFLD_CAN_RX1_MSG_AV__OFFSET, 0x00000001
 11126              	.set CYFLD_CAN_RX1_MSG_AV__SIZE, 0x00000001
 11127              	.set CYFLD_CAN_RX2_MSG_AV__OFFSET, 0x00000002
 11128              	.set CYFLD_CAN_RX2_MSG_AV__SIZE, 0x00000001
 11129              	.set CYFLD_CAN_RX3_MSG_AV__OFFSET, 0x00000003
 11130              	.set CYFLD_CAN_RX3_MSG_AV__SIZE, 0x00000001
 11131              	.set CYFLD_CAN_RX4_MSG_AV__OFFSET, 0x00000004
 11132              	.set CYFLD_CAN_RX4_MSG_AV__SIZE, 0x00000001
 11133              	.set CYFLD_CAN_RX5_MSG_AV__OFFSET, 0x00000005
 11134              	.set CYFLD_CAN_RX5_MSG_AV__SIZE, 0x00000001
 11135              	.set CYFLD_CAN_RX6_MSG_AV__OFFSET, 0x00000006
 11136              	.set CYFLD_CAN_RX6_MSG_AV__SIZE, 0x00000001
 11137              	.set CYFLD_CAN_RX7_MSG_AV__OFFSET, 0x00000007
 11138              	.set CYFLD_CAN_RX7_MSG_AV__SIZE, 0x00000001
 11139              	.set CYFLD_CAN_RX8_MSG_AV__OFFSET, 0x00000008
 11140              	.set CYFLD_CAN_RX8_MSG_AV__SIZE, 0x00000001
 11141              	.set CYFLD_CAN_RX9_MSG_AV__OFFSET, 0x00000009
 11142              	.set CYFLD_CAN_RX9_MSG_AV__SIZE, 0x00000001
 11143              	.set CYFLD_CAN_RX10_MSG_AV__OFFSET, 0x0000000a
 11144              	.set CYFLD_CAN_RX10_MSG_AV__SIZE, 0x00000001
 11145              	.set CYFLD_CAN_RX11_MSG_AV__OFFSET, 0x0000000b
 11146              	.set CYFLD_CAN_RX11_MSG_AV__SIZE, 0x00000001
 11147              	.set CYFLD_CAN_RX12_MSG_AV__OFFSET, 0x0000000c
 11148              	.set CYFLD_CAN_RX12_MSG_AV__SIZE, 0x00000001
 11149              	.set CYFLD_CAN_RX13_MSG_AV__OFFSET, 0x0000000d
 11150              	.set CYFLD_CAN_RX13_MSG_AV__SIZE, 0x00000001
 11151              	.set CYFLD_CAN_RX14_MSG_AV__OFFSET, 0x0000000e
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 197


 11152              	.set CYFLD_CAN_RX14_MSG_AV__SIZE, 0x00000001
 11153              	.set CYFLD_CAN_RX15_MSG_AV__OFFSET, 0x0000000f
 11154              	.set CYFLD_CAN_RX15_MSG_AV__SIZE, 0x00000001
 11155              	.set CYFLD_CAN_TX0_REQ_PEND__OFFSET, 0x00000010
 11156              	.set CYFLD_CAN_TX0_REQ_PEND__SIZE, 0x00000001
 11157              	.set CYFLD_CAN_TX1_REQ_PEND__OFFSET, 0x00000011
 11158              	.set CYFLD_CAN_TX1_REQ_PEND__SIZE, 0x00000001
 11159              	.set CYFLD_CAN_TX2_REQ_PEND__OFFSET, 0x00000012
 11160              	.set CYFLD_CAN_TX2_REQ_PEND__SIZE, 0x00000001
 11161              	.set CYFLD_CAN_TX3_REQ_PEND__OFFSET, 0x00000013
 11162              	.set CYFLD_CAN_TX3_REQ_PEND__SIZE, 0x00000001
 11163              	.set CYFLD_CAN_TX4_REQ_PEND__OFFSET, 0x00000014
 11164              	.set CYFLD_CAN_TX4_REQ_PEND__SIZE, 0x00000001
 11165              	.set CYFLD_CAN_TX5_REQ_PEND__OFFSET, 0x00000015
 11166              	.set CYFLD_CAN_TX5_REQ_PEND__SIZE, 0x00000001
 11167              	.set CYFLD_CAN_TX6_REQ_PEND__OFFSET, 0x00000016
 11168              	.set CYFLD_CAN_TX6_REQ_PEND__SIZE, 0x00000001
 11169              	.set CYFLD_CAN_TX7_REQ_PEND__OFFSET, 0x00000017
 11170              	.set CYFLD_CAN_TX7_REQ_PEND__SIZE, 0x00000001
 11171              	.set CYREG_CAN0_ERROR_STATUS, 0x402e000c
 11172              	.set CYFLD_CAN_TX_ERR_CNT__OFFSET, 0x00000000
 11173              	.set CYFLD_CAN_TX_ERR_CNT__SIZE, 0x00000008
 11174              	.set CYFLD_CAN_RX_ERR_CNT__OFFSET, 0x00000008
 11175              	.set CYFLD_CAN_RX_ERR_CNT__SIZE, 0x00000008
 11176              	.set CYFLD_CAN_ERROR_STATE__OFFSET, 0x00000010
 11177              	.set CYFLD_CAN_ERROR_STATE__SIZE, 0x00000002
 11178              	.set CYFLD_CAN_TXGTE96__OFFSET, 0x00000012
 11179              	.set CYFLD_CAN_TXGTE96__SIZE, 0x00000001
 11180              	.set CYFLD_CAN_RXGTE96__OFFSET, 0x00000013
 11181              	.set CYFLD_CAN_RXGTE96__SIZE, 0x00000001
 11182              	.set CYREG_CAN0_COMMAND, 0x402e0010
 11183              	.set CYFLD_CAN_RUN__OFFSET, 0x00000000
 11184              	.set CYFLD_CAN_RUN__SIZE, 0x00000001
 11185              	.set CYFLD_CAN_LISTEN__OFFSET, 0x00000001
 11186              	.set CYFLD_CAN_LISTEN__SIZE, 0x00000001
 11187              	.set CYFLD_CAN_LOOPBACK_TEST__OFFSET, 0x00000002
 11188              	.set CYFLD_CAN_LOOPBACK_TEST__SIZE, 0x00000001
 11189              	.set CYFLD_CAN_SRAM_TEST__OFFSET, 0x00000003
 11190              	.set CYFLD_CAN_SRAM_TEST__SIZE, 0x00000001
 11191              	.set CYFLD_CAN_IP_REV_NUMBER__OFFSET, 0x00000010
 11192              	.set CYFLD_CAN_IP_REV_NUMBER__SIZE, 0x00000008
 11193              	.set CYFLD_CAN_IP_MINOR_VERSION__OFFSET, 0x00000018
 11194              	.set CYFLD_CAN_IP_MINOR_VERSION__SIZE, 0x00000004
 11195              	.set CYFLD_CAN_IP_MAJOR_VERSION__OFFSET, 0x0000001c
 11196              	.set CYFLD_CAN_IP_MAJOR_VERSION__SIZE, 0x00000004
 11197              	.set CYREG_CAN0_CONFIG, 0x402e0014
 11198              	.set CYFLD_CAN_EDGE_MODE__OFFSET, 0x00000000
 11199              	.set CYFLD_CAN_EDGE_MODE__SIZE, 0x00000001
 11200              	.set CYFLD_CAN_SAMPLING_MODE__OFFSET, 0x00000001
 11201              	.set CYFLD_CAN_SAMPLING_MODE__SIZE, 0x00000001
 11202              	.set CYFLD_CAN_CFG_SJW__OFFSET, 0x00000002
 11203              	.set CYFLD_CAN_CFG_SJW__SIZE, 0x00000002
 11204              	.set CYFLD_CAN_AUTO_RESTART__OFFSET, 0x00000004
 11205              	.set CYFLD_CAN_AUTO_RESTART__SIZE, 0x00000001
 11206              	.set CYFLD_CAN_CFG_TSEG2__OFFSET, 0x00000005
 11207              	.set CYFLD_CAN_CFG_TSEG2__SIZE, 0x00000003
 11208              	.set CYFLD_CAN_CFG_TSEG1__OFFSET, 0x00000008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 198


 11209              	.set CYFLD_CAN_CFG_TSEG1__SIZE, 0x00000004
 11210              	.set CYFLD_CAN_CFG_ARBITER__OFFSET, 0x0000000c
 11211              	.set CYFLD_CAN_CFG_ARBITER__SIZE, 0x00000001
 11212              	.set CYFLD_CAN_SWAP_ENDIAN__OFFSET, 0x0000000d
 11213              	.set CYFLD_CAN_SWAP_ENDIAN__SIZE, 0x00000001
 11214              	.set CYFLD_CAN_ECR_MODE__OFFSET, 0x0000000e
 11215              	.set CYFLD_CAN_ECR_MODE__SIZE, 0x00000001
 11216              	.set CYFLD_CAN_CFG_BITRATE__OFFSET, 0x00000010
 11217              	.set CYFLD_CAN_CFG_BITRATE__SIZE, 0x0000000f
 11218              	.set CYREG_CAN0_ECR, 0x402e0018
 11219              	.set CYFLD_CAN_ECR_STATUS__OFFSET, 0x00000000
 11220              	.set CYFLD_CAN_ECR_STATUS__SIZE, 0x00000001
 11221              	.set CYFLD_CAN_ERROR_TYPE__OFFSET, 0x00000001
 11222              	.set CYFLD_CAN_ERROR_TYPE__SIZE, 0x00000003
 11223              	.set CYFLD_CAN_RX_MODE__OFFSET, 0x00000004
 11224              	.set CYFLD_CAN_RX_MODE__SIZE, 0x00000001
 11225              	.set CYFLD_CAN_TX_MODE__OFFSET, 0x00000005
 11226              	.set CYFLD_CAN_TX_MODE__SIZE, 0x00000001
 11227              	.set CYFLD_CAN_BIT__OFFSET, 0x00000006
 11228              	.set CYFLD_CAN_BIT__SIZE, 0x00000006
 11229              	.set CYFLD_CAN_Field__OFFSET, 0x0000000c
 11230              	.set CYFLD_CAN_Field__SIZE, 0x00000005
 11231              	.set CYDEV_CAN0_CAN_TX0_BASE, 0x402e0020
 11232              	.set CYDEV_CAN0_CAN_TX0_SIZE, 0x00000010
 11233              	.set CYREG_CAN0_CAN_TX0_CONTROL, 0x402e0020
 11234              	.set CYFLD_CAN_CAN_TX_TX_REQ__OFFSET, 0x00000000
 11235              	.set CYFLD_CAN_CAN_TX_TX_REQ__SIZE, 0x00000001
 11236              	.set CYFLD_CAN_CAN_TX_TX_ABORT__OFFSET, 0x00000001
 11237              	.set CYFLD_CAN_CAN_TX_TX_ABORT__SIZE, 0x00000001
 11238              	.set CYFLD_CAN_CAN_TX_TX_INT_EBL__OFFSET, 0x00000002
 11239              	.set CYFLD_CAN_CAN_TX_TX_INT_EBL__SIZE, 0x00000001
 11240              	.set CYFLD_CAN_CAN_TX_WPNL__OFFSET, 0x00000003
 11241              	.set CYFLD_CAN_CAN_TX_WPNL__SIZE, 0x00000001
 11242              	.set CYFLD_CAN_CAN_TX_DLC__OFFSET, 0x00000010
 11243              	.set CYFLD_CAN_CAN_TX_DLC__SIZE, 0x00000004
 11244              	.set CYFLD_CAN_CAN_TX_IDE__OFFSET, 0x00000014
 11245              	.set CYFLD_CAN_CAN_TX_IDE__SIZE, 0x00000001
 11246              	.set CYFLD_CAN_CAN_TX_RTR__OFFSET, 0x00000015
 11247              	.set CYFLD_CAN_CAN_TX_RTR__SIZE, 0x00000001
 11248              	.set CYFLD_CAN_CAN_TX_WPNH__OFFSET, 0x00000017
 11249              	.set CYFLD_CAN_CAN_TX_WPNH__SIZE, 0x00000001
 11250              	.set CYREG_CAN0_CAN_TX0_ID, 0x402e0024
 11251              	.set CYFLD_CAN_CAN_TX_ID__OFFSET, 0x00000003
 11252              	.set CYFLD_CAN_CAN_TX_ID__SIZE, 0x0000001d
 11253              	.set CYREG_CAN0_CAN_TX0_DATA_HIGH, 0x402e0028
 11254              	.set CYFLD_CAN_CAN_TX_DATA__OFFSET, 0x00000000
 11255              	.set CYFLD_CAN_CAN_TX_DATA__SIZE, 0x00000020
 11256              	.set CYREG_CAN0_CAN_TX0_DATA_LOW, 0x402e002c
 11257              	.set CYDEV_CAN0_CAN_TX1_BASE, 0x402e0030
 11258              	.set CYDEV_CAN0_CAN_TX1_SIZE, 0x00000010
 11259              	.set CYREG_CAN0_CAN_TX1_CONTROL, 0x402e0030
 11260              	.set CYREG_CAN0_CAN_TX1_ID, 0x402e0034
 11261              	.set CYREG_CAN0_CAN_TX1_DATA_HIGH, 0x402e0038
 11262              	.set CYREG_CAN0_CAN_TX1_DATA_LOW, 0x402e003c
 11263              	.set CYDEV_CAN0_CAN_TX2_BASE, 0x402e0040
 11264              	.set CYDEV_CAN0_CAN_TX2_SIZE, 0x00000010
 11265              	.set CYREG_CAN0_CAN_TX2_CONTROL, 0x402e0040
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 199


 11266              	.set CYREG_CAN0_CAN_TX2_ID, 0x402e0044
 11267              	.set CYREG_CAN0_CAN_TX2_DATA_HIGH, 0x402e0048
 11268              	.set CYREG_CAN0_CAN_TX2_DATA_LOW, 0x402e004c
 11269              	.set CYDEV_CAN0_CAN_TX3_BASE, 0x402e0050
 11270              	.set CYDEV_CAN0_CAN_TX3_SIZE, 0x00000010
 11271              	.set CYREG_CAN0_CAN_TX3_CONTROL, 0x402e0050
 11272              	.set CYREG_CAN0_CAN_TX3_ID, 0x402e0054
 11273              	.set CYREG_CAN0_CAN_TX3_DATA_HIGH, 0x402e0058
 11274              	.set CYREG_CAN0_CAN_TX3_DATA_LOW, 0x402e005c
 11275              	.set CYDEV_CAN0_CAN_TX4_BASE, 0x402e0060
 11276              	.set CYDEV_CAN0_CAN_TX4_SIZE, 0x00000010
 11277              	.set CYREG_CAN0_CAN_TX4_CONTROL, 0x402e0060
 11278              	.set CYREG_CAN0_CAN_TX4_ID, 0x402e0064
 11279              	.set CYREG_CAN0_CAN_TX4_DATA_HIGH, 0x402e0068
 11280              	.set CYREG_CAN0_CAN_TX4_DATA_LOW, 0x402e006c
 11281              	.set CYDEV_CAN0_CAN_TX5_BASE, 0x402e0070
 11282              	.set CYDEV_CAN0_CAN_TX5_SIZE, 0x00000010
 11283              	.set CYREG_CAN0_CAN_TX5_CONTROL, 0x402e0070
 11284              	.set CYREG_CAN0_CAN_TX5_ID, 0x402e0074
 11285              	.set CYREG_CAN0_CAN_TX5_DATA_HIGH, 0x402e0078
 11286              	.set CYREG_CAN0_CAN_TX5_DATA_LOW, 0x402e007c
 11287              	.set CYDEV_CAN0_CAN_TX6_BASE, 0x402e0080
 11288              	.set CYDEV_CAN0_CAN_TX6_SIZE, 0x00000010
 11289              	.set CYREG_CAN0_CAN_TX6_CONTROL, 0x402e0080
 11290              	.set CYREG_CAN0_CAN_TX6_ID, 0x402e0084
 11291              	.set CYREG_CAN0_CAN_TX6_DATA_HIGH, 0x402e0088
 11292              	.set CYREG_CAN0_CAN_TX6_DATA_LOW, 0x402e008c
 11293              	.set CYDEV_CAN0_CAN_TX7_BASE, 0x402e0090
 11294              	.set CYDEV_CAN0_CAN_TX7_SIZE, 0x00000010
 11295              	.set CYREG_CAN0_CAN_TX7_CONTROL, 0x402e0090
 11296              	.set CYREG_CAN0_CAN_TX7_ID, 0x402e0094
 11297              	.set CYREG_CAN0_CAN_TX7_DATA_HIGH, 0x402e0098
 11298              	.set CYREG_CAN0_CAN_TX7_DATA_LOW, 0x402e009c
 11299              	.set CYDEV_CAN0_CAN_RX0_BASE, 0x402e00a0
 11300              	.set CYDEV_CAN0_CAN_RX0_SIZE, 0x00000020
 11301              	.set CYREG_CAN0_CAN_RX0_CONTROL, 0x402e00a0
 11302              	.set CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__OFFSET, 0x00000000
 11303              	.set CYFLD_CAN_CAN_RX_MSG_AV_RTRSENT__SIZE, 0x00000001
 11304              	.set CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__OFFSET, 0x00000001
 11305              	.set CYFLD_CAN_CAN_RX_RTR_REPLY_PEND__SIZE, 0x00000001
 11306              	.set CYFLD_CAN_CAN_RX_RTR_ABORT__OFFSET, 0x00000002
 11307              	.set CYFLD_CAN_CAN_RX_RTR_ABORT__SIZE, 0x00000001
 11308              	.set CYFLD_CAN_CAN_RX_BUFFER_EN__OFFSET, 0x00000003
 11309              	.set CYFLD_CAN_CAN_RX_BUFFER_EN__SIZE, 0x00000001
 11310              	.set CYFLD_CAN_CAN_RX_RTR_REPLY__OFFSET, 0x00000004
 11311              	.set CYFLD_CAN_CAN_RX_RTR_REPLY__SIZE, 0x00000001
 11312              	.set CYFLD_CAN_CAN_RX_RX_INT_EBL__OFFSET, 0x00000005
 11313              	.set CYFLD_CAN_CAN_RX_RX_INT_EBL__SIZE, 0x00000001
 11314              	.set CYFLD_CAN_CAN_RX_LINK_FLAG__OFFSET, 0x00000006
 11315              	.set CYFLD_CAN_CAN_RX_LINK_FLAG__SIZE, 0x00000001
 11316              	.set CYFLD_CAN_CAN_RX_WPNL__OFFSET, 0x00000007
 11317              	.set CYFLD_CAN_CAN_RX_WPNL__SIZE, 0x00000001
 11318              	.set CYFLD_CAN_CAN_RX_DLC__OFFSET, 0x00000010
 11319              	.set CYFLD_CAN_CAN_RX_DLC__SIZE, 0x00000004
 11320              	.set CYFLD_CAN_CAN_RX_IDE_FMT__OFFSET, 0x00000014
 11321              	.set CYFLD_CAN_CAN_RX_IDE_FMT__SIZE, 0x00000001
 11322              	.set CYFLD_CAN_CAN_RX_RTR_MSG__OFFSET, 0x00000015
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 200


 11323              	.set CYFLD_CAN_CAN_RX_RTR_MSG__SIZE, 0x00000001
 11324              	.set CYFLD_CAN_CAN_RX_WPNH__OFFSET, 0x00000017
 11325              	.set CYFLD_CAN_CAN_RX_WPNH__SIZE, 0x00000001
 11326              	.set CYREG_CAN0_CAN_RX0_ID, 0x402e00a4
 11327              	.set CYFLD_CAN_CAN_RX_ID__OFFSET, 0x00000003
 11328              	.set CYFLD_CAN_CAN_RX_ID__SIZE, 0x0000001d
 11329              	.set CYREG_CAN0_CAN_RX0_DATA_HIGH, 0x402e00a8
 11330              	.set CYFLD_CAN_CAN_RX_DATA__OFFSET, 0x00000000
 11331              	.set CYFLD_CAN_CAN_RX_DATA__SIZE, 0x00000020
 11332              	.set CYREG_CAN0_CAN_RX0_DATA_LOW, 0x402e00ac
 11333              	.set CYREG_CAN0_CAN_RX0_AMR, 0x402e00b0
 11334              	.set CYFLD_CAN_CAN_RX_RTR__OFFSET, 0x00000001
 11335              	.set CYFLD_CAN_CAN_RX_RTR__SIZE, 0x00000001
 11336              	.set CYFLD_CAN_CAN_RX_IDE__OFFSET, 0x00000002
 11337              	.set CYFLD_CAN_CAN_RX_IDE__SIZE, 0x00000001
 11338              	.set CYREG_CAN0_CAN_RX0_ACR, 0x402e00b4
 11339              	.set CYREG_CAN0_CAN_RX0_AMR_DATA, 0x402e00b8
 11340              	.set CYFLD_CAN_CAN_RX_DATAL__OFFSET, 0x00000000
 11341              	.set CYFLD_CAN_CAN_RX_DATAL__SIZE, 0x00000010
 11342              	.set CYREG_CAN0_CAN_RX0_ACR_DATA, 0x402e00bc
 11343              	.set CYDEV_CAN0_CAN_RX1_BASE, 0x402e00c0
 11344              	.set CYDEV_CAN0_CAN_RX1_SIZE, 0x00000020
 11345              	.set CYREG_CAN0_CAN_RX1_CONTROL, 0x402e00c0
 11346              	.set CYREG_CAN0_CAN_RX1_ID, 0x402e00c4
 11347              	.set CYREG_CAN0_CAN_RX1_DATA_HIGH, 0x402e00c8
 11348              	.set CYREG_CAN0_CAN_RX1_DATA_LOW, 0x402e00cc
 11349              	.set CYREG_CAN0_CAN_RX1_AMR, 0x402e00d0
 11350              	.set CYREG_CAN0_CAN_RX1_ACR, 0x402e00d4
 11351              	.set CYREG_CAN0_CAN_RX1_AMR_DATA, 0x402e00d8
 11352              	.set CYREG_CAN0_CAN_RX1_ACR_DATA, 0x402e00dc
 11353              	.set CYDEV_CAN0_CAN_RX2_BASE, 0x402e00e0
 11354              	.set CYDEV_CAN0_CAN_RX2_SIZE, 0x00000020
 11355              	.set CYREG_CAN0_CAN_RX2_CONTROL, 0x402e00e0
 11356              	.set CYREG_CAN0_CAN_RX2_ID, 0x402e00e4
 11357              	.set CYREG_CAN0_CAN_RX2_DATA_HIGH, 0x402e00e8
 11358              	.set CYREG_CAN0_CAN_RX2_DATA_LOW, 0x402e00ec
 11359              	.set CYREG_CAN0_CAN_RX2_AMR, 0x402e00f0
 11360              	.set CYREG_CAN0_CAN_RX2_ACR, 0x402e00f4
 11361              	.set CYREG_CAN0_CAN_RX2_AMR_DATA, 0x402e00f8
 11362              	.set CYREG_CAN0_CAN_RX2_ACR_DATA, 0x402e00fc
 11363              	.set CYDEV_CAN0_CAN_RX3_BASE, 0x402e0100
 11364              	.set CYDEV_CAN0_CAN_RX3_SIZE, 0x00000020
 11365              	.set CYREG_CAN0_CAN_RX3_CONTROL, 0x402e0100
 11366              	.set CYREG_CAN0_CAN_RX3_ID, 0x402e0104
 11367              	.set CYREG_CAN0_CAN_RX3_DATA_HIGH, 0x402e0108
 11368              	.set CYREG_CAN0_CAN_RX3_DATA_LOW, 0x402e010c
 11369              	.set CYREG_CAN0_CAN_RX3_AMR, 0x402e0110
 11370              	.set CYREG_CAN0_CAN_RX3_ACR, 0x402e0114
 11371              	.set CYREG_CAN0_CAN_RX3_AMR_DATA, 0x402e0118
 11372              	.set CYREG_CAN0_CAN_RX3_ACR_DATA, 0x402e011c
 11373              	.set CYDEV_CAN0_CAN_RX4_BASE, 0x402e0120
 11374              	.set CYDEV_CAN0_CAN_RX4_SIZE, 0x00000020
 11375              	.set CYREG_CAN0_CAN_RX4_CONTROL, 0x402e0120
 11376              	.set CYREG_CAN0_CAN_RX4_ID, 0x402e0124
 11377              	.set CYREG_CAN0_CAN_RX4_DATA_HIGH, 0x402e0128
 11378              	.set CYREG_CAN0_CAN_RX4_DATA_LOW, 0x402e012c
 11379              	.set CYREG_CAN0_CAN_RX4_AMR, 0x402e0130
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 201


 11380              	.set CYREG_CAN0_CAN_RX4_ACR, 0x402e0134
 11381              	.set CYREG_CAN0_CAN_RX4_AMR_DATA, 0x402e0138
 11382              	.set CYREG_CAN0_CAN_RX4_ACR_DATA, 0x402e013c
 11383              	.set CYDEV_CAN0_CAN_RX5_BASE, 0x402e0140
 11384              	.set CYDEV_CAN0_CAN_RX5_SIZE, 0x00000020
 11385              	.set CYREG_CAN0_CAN_RX5_CONTROL, 0x402e0140
 11386              	.set CYREG_CAN0_CAN_RX5_ID, 0x402e0144
 11387              	.set CYREG_CAN0_CAN_RX5_DATA_HIGH, 0x402e0148
 11388              	.set CYREG_CAN0_CAN_RX5_DATA_LOW, 0x402e014c
 11389              	.set CYREG_CAN0_CAN_RX5_AMR, 0x402e0150
 11390              	.set CYREG_CAN0_CAN_RX5_ACR, 0x402e0154
 11391              	.set CYREG_CAN0_CAN_RX5_AMR_DATA, 0x402e0158
 11392              	.set CYREG_CAN0_CAN_RX5_ACR_DATA, 0x402e015c
 11393              	.set CYDEV_CAN0_CAN_RX6_BASE, 0x402e0160
 11394              	.set CYDEV_CAN0_CAN_RX6_SIZE, 0x00000020
 11395              	.set CYREG_CAN0_CAN_RX6_CONTROL, 0x402e0160
 11396              	.set CYREG_CAN0_CAN_RX6_ID, 0x402e0164
 11397              	.set CYREG_CAN0_CAN_RX6_DATA_HIGH, 0x402e0168
 11398              	.set CYREG_CAN0_CAN_RX6_DATA_LOW, 0x402e016c
 11399              	.set CYREG_CAN0_CAN_RX6_AMR, 0x402e0170
 11400              	.set CYREG_CAN0_CAN_RX6_ACR, 0x402e0174
 11401              	.set CYREG_CAN0_CAN_RX6_AMR_DATA, 0x402e0178
 11402              	.set CYREG_CAN0_CAN_RX6_ACR_DATA, 0x402e017c
 11403              	.set CYDEV_CAN0_CAN_RX7_BASE, 0x402e0180
 11404              	.set CYDEV_CAN0_CAN_RX7_SIZE, 0x00000020
 11405              	.set CYREG_CAN0_CAN_RX7_CONTROL, 0x402e0180
 11406              	.set CYREG_CAN0_CAN_RX7_ID, 0x402e0184
 11407              	.set CYREG_CAN0_CAN_RX7_DATA_HIGH, 0x402e0188
 11408              	.set CYREG_CAN0_CAN_RX7_DATA_LOW, 0x402e018c
 11409              	.set CYREG_CAN0_CAN_RX7_AMR, 0x402e0190
 11410              	.set CYREG_CAN0_CAN_RX7_ACR, 0x402e0194
 11411              	.set CYREG_CAN0_CAN_RX7_AMR_DATA, 0x402e0198
 11412              	.set CYREG_CAN0_CAN_RX7_ACR_DATA, 0x402e019c
 11413              	.set CYDEV_CAN0_CAN_RX8_BASE, 0x402e01a0
 11414              	.set CYDEV_CAN0_CAN_RX8_SIZE, 0x00000020
 11415              	.set CYREG_CAN0_CAN_RX8_CONTROL, 0x402e01a0
 11416              	.set CYREG_CAN0_CAN_RX8_ID, 0x402e01a4
 11417              	.set CYREG_CAN0_CAN_RX8_DATA_HIGH, 0x402e01a8
 11418              	.set CYREG_CAN0_CAN_RX8_DATA_LOW, 0x402e01ac
 11419              	.set CYREG_CAN0_CAN_RX8_AMR, 0x402e01b0
 11420              	.set CYREG_CAN0_CAN_RX8_ACR, 0x402e01b4
 11421              	.set CYREG_CAN0_CAN_RX8_AMR_DATA, 0x402e01b8
 11422              	.set CYREG_CAN0_CAN_RX8_ACR_DATA, 0x402e01bc
 11423              	.set CYDEV_CAN0_CAN_RX9_BASE, 0x402e01c0
 11424              	.set CYDEV_CAN0_CAN_RX9_SIZE, 0x00000020
 11425              	.set CYREG_CAN0_CAN_RX9_CONTROL, 0x402e01c0
 11426              	.set CYREG_CAN0_CAN_RX9_ID, 0x402e01c4
 11427              	.set CYREG_CAN0_CAN_RX9_DATA_HIGH, 0x402e01c8
 11428              	.set CYREG_CAN0_CAN_RX9_DATA_LOW, 0x402e01cc
 11429              	.set CYREG_CAN0_CAN_RX9_AMR, 0x402e01d0
 11430              	.set CYREG_CAN0_CAN_RX9_ACR, 0x402e01d4
 11431              	.set CYREG_CAN0_CAN_RX9_AMR_DATA, 0x402e01d8
 11432              	.set CYREG_CAN0_CAN_RX9_ACR_DATA, 0x402e01dc
 11433              	.set CYDEV_CAN0_CAN_RX10_BASE, 0x402e01e0
 11434              	.set CYDEV_CAN0_CAN_RX10_SIZE, 0x00000020
 11435              	.set CYREG_CAN0_CAN_RX10_CONTROL, 0x402e01e0
 11436              	.set CYREG_CAN0_CAN_RX10_ID, 0x402e01e4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 202


 11437              	.set CYREG_CAN0_CAN_RX10_DATA_HIGH, 0x402e01e8
 11438              	.set CYREG_CAN0_CAN_RX10_DATA_LOW, 0x402e01ec
 11439              	.set CYREG_CAN0_CAN_RX10_AMR, 0x402e01f0
 11440              	.set CYREG_CAN0_CAN_RX10_ACR, 0x402e01f4
 11441              	.set CYREG_CAN0_CAN_RX10_AMR_DATA, 0x402e01f8
 11442              	.set CYREG_CAN0_CAN_RX10_ACR_DATA, 0x402e01fc
 11443              	.set CYDEV_CAN0_CAN_RX11_BASE, 0x402e0200
 11444              	.set CYDEV_CAN0_CAN_RX11_SIZE, 0x00000020
 11445              	.set CYREG_CAN0_CAN_RX11_CONTROL, 0x402e0200
 11446              	.set CYREG_CAN0_CAN_RX11_ID, 0x402e0204
 11447              	.set CYREG_CAN0_CAN_RX11_DATA_HIGH, 0x402e0208
 11448              	.set CYREG_CAN0_CAN_RX11_DATA_LOW, 0x402e020c
 11449              	.set CYREG_CAN0_CAN_RX11_AMR, 0x402e0210
 11450              	.set CYREG_CAN0_CAN_RX11_ACR, 0x402e0214
 11451              	.set CYREG_CAN0_CAN_RX11_AMR_DATA, 0x402e0218
 11452              	.set CYREG_CAN0_CAN_RX11_ACR_DATA, 0x402e021c
 11453              	.set CYDEV_CAN0_CAN_RX12_BASE, 0x402e0220
 11454              	.set CYDEV_CAN0_CAN_RX12_SIZE, 0x00000020
 11455              	.set CYREG_CAN0_CAN_RX12_CONTROL, 0x402e0220
 11456              	.set CYREG_CAN0_CAN_RX12_ID, 0x402e0224
 11457              	.set CYREG_CAN0_CAN_RX12_DATA_HIGH, 0x402e0228
 11458              	.set CYREG_CAN0_CAN_RX12_DATA_LOW, 0x402e022c
 11459              	.set CYREG_CAN0_CAN_RX12_AMR, 0x402e0230
 11460              	.set CYREG_CAN0_CAN_RX12_ACR, 0x402e0234
 11461              	.set CYREG_CAN0_CAN_RX12_AMR_DATA, 0x402e0238
 11462              	.set CYREG_CAN0_CAN_RX12_ACR_DATA, 0x402e023c
 11463              	.set CYDEV_CAN0_CAN_RX13_BASE, 0x402e0240
 11464              	.set CYDEV_CAN0_CAN_RX13_SIZE, 0x00000020
 11465              	.set CYREG_CAN0_CAN_RX13_CONTROL, 0x402e0240
 11466              	.set CYREG_CAN0_CAN_RX13_ID, 0x402e0244
 11467              	.set CYREG_CAN0_CAN_RX13_DATA_HIGH, 0x402e0248
 11468              	.set CYREG_CAN0_CAN_RX13_DATA_LOW, 0x402e024c
 11469              	.set CYREG_CAN0_CAN_RX13_AMR, 0x402e0250
 11470              	.set CYREG_CAN0_CAN_RX13_ACR, 0x402e0254
 11471              	.set CYREG_CAN0_CAN_RX13_AMR_DATA, 0x402e0258
 11472              	.set CYREG_CAN0_CAN_RX13_ACR_DATA, 0x402e025c
 11473              	.set CYDEV_CAN0_CAN_RX14_BASE, 0x402e0260
 11474              	.set CYDEV_CAN0_CAN_RX14_SIZE, 0x00000020
 11475              	.set CYREG_CAN0_CAN_RX14_CONTROL, 0x402e0260
 11476              	.set CYREG_CAN0_CAN_RX14_ID, 0x402e0264
 11477              	.set CYREG_CAN0_CAN_RX14_DATA_HIGH, 0x402e0268
 11478              	.set CYREG_CAN0_CAN_RX14_DATA_LOW, 0x402e026c
 11479              	.set CYREG_CAN0_CAN_RX14_AMR, 0x402e0270
 11480              	.set CYREG_CAN0_CAN_RX14_ACR, 0x402e0274
 11481              	.set CYREG_CAN0_CAN_RX14_AMR_DATA, 0x402e0278
 11482              	.set CYREG_CAN0_CAN_RX14_ACR_DATA, 0x402e027c
 11483              	.set CYDEV_CAN0_CAN_RX15_BASE, 0x402e0280
 11484              	.set CYDEV_CAN0_CAN_RX15_SIZE, 0x00000020
 11485              	.set CYREG_CAN0_CAN_RX15_CONTROL, 0x402e0280
 11486              	.set CYREG_CAN0_CAN_RX15_ID, 0x402e0284
 11487              	.set CYREG_CAN0_CAN_RX15_DATA_HIGH, 0x402e0288
 11488              	.set CYREG_CAN0_CAN_RX15_DATA_LOW, 0x402e028c
 11489              	.set CYREG_CAN0_CAN_RX15_AMR, 0x402e0290
 11490              	.set CYREG_CAN0_CAN_RX15_ACR, 0x402e0294
 11491              	.set CYREG_CAN0_CAN_RX15_AMR_DATA, 0x402e0298
 11492              	.set CYREG_CAN0_CAN_RX15_ACR_DATA, 0x402e029c
 11493              	.set CYREG_CAN0_CNTL, 0x402e0400
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 203


 11494              	.set CYFLD_CAN_TT_ENABLE__OFFSET, 0x00000000
 11495              	.set CYFLD_CAN_TT_ENABLE__SIZE, 0x00000001
 11496              	.set CYFLD_CAN_IP_ENABLE__OFFSET, 0x0000001f
 11497              	.set CYFLD_CAN_IP_ENABLE__SIZE, 0x00000001
 11498              	.set CYREG_CAN0_TTCAN_COUNTER, 0x402e0404
 11499              	.set CYFLD_CAN_LOCAL_TIME__OFFSET, 0x00000010
 11500              	.set CYFLD_CAN_LOCAL_TIME__SIZE, 0x00000010
 11501              	.set CYREG_CAN0_TTCAN_COMPARE, 0x402e0408
 11502              	.set CYFLD_CAN_TIME_MARK__OFFSET, 0x00000010
 11503              	.set CYFLD_CAN_TIME_MARK__SIZE, 0x00000010
 11504              	.set CYREG_CAN0_TTCAN_CAPTURE, 0x402e040c
 11505              	.set CYFLD_CAN_SYNC_MARK__OFFSET, 0x00000010
 11506              	.set CYFLD_CAN_SYNC_MARK__SIZE, 0x00000010
 11507              	.set CYREG_CAN0_TTCAN_TIMING, 0x402e0410
 11508              	.set CYREG_CAN0_INTR_CAN, 0x402e0414
 11509              	.set CYFLD_CAN_INT_STATUS__OFFSET, 0x00000000
 11510              	.set CYFLD_CAN_INT_STATUS__SIZE, 0x00000001
 11511              	.set CYFLD_CAN_TT_COMPARE__OFFSET, 0x00000001
 11512              	.set CYFLD_CAN_TT_COMPARE__SIZE, 0x00000001
 11513              	.set CYFLD_CAN_TT_CAPTURE__OFFSET, 0x00000002
 11514              	.set CYFLD_CAN_TT_CAPTURE__SIZE, 0x00000001
 11515              	.set CYREG_CAN0_INTR_CAN_SET, 0x402e0418
 11516              	.set CYREG_CAN0_INTR_CAN_MASK, 0x402e041c
 11517              	.set CYREG_CAN0_INTR_CAN_MASKED, 0x402e0420
 11518              	.set CYDEV_CAN1_BASE, 0x402f0000
 11519              	.set CYDEV_CAN1_SIZE, 0x00010000
 11520              	.set CYREG_CAN1_INT_STATUS, 0x402f0000
 11521              	.set CYREG_CAN1_INT_EBL, 0x402f0004
 11522              	.set CYREG_CAN1_BUFFER_STATUS, 0x402f0008
 11523              	.set CYREG_CAN1_ERROR_STATUS, 0x402f000c
 11524              	.set CYREG_CAN1_COMMAND, 0x402f0010
 11525              	.set CYREG_CAN1_CONFIG, 0x402f0014
 11526              	.set CYREG_CAN1_ECR, 0x402f0018
 11527              	.set CYDEV_CAN1_CAN_TX0_BASE, 0x402f0020
 11528              	.set CYDEV_CAN1_CAN_TX0_SIZE, 0x00000010
 11529              	.set CYREG_CAN1_CAN_TX0_CONTROL, 0x402f0020
 11530              	.set CYREG_CAN1_CAN_TX0_ID, 0x402f0024
 11531              	.set CYREG_CAN1_CAN_TX0_DATA_HIGH, 0x402f0028
 11532              	.set CYREG_CAN1_CAN_TX0_DATA_LOW, 0x402f002c
 11533              	.set CYDEV_CAN1_CAN_TX1_BASE, 0x402f0030
 11534              	.set CYDEV_CAN1_CAN_TX1_SIZE, 0x00000010
 11535              	.set CYREG_CAN1_CAN_TX1_CONTROL, 0x402f0030
 11536              	.set CYREG_CAN1_CAN_TX1_ID, 0x402f0034
 11537              	.set CYREG_CAN1_CAN_TX1_DATA_HIGH, 0x402f0038
 11538              	.set CYREG_CAN1_CAN_TX1_DATA_LOW, 0x402f003c
 11539              	.set CYDEV_CAN1_CAN_TX2_BASE, 0x402f0040
 11540              	.set CYDEV_CAN1_CAN_TX2_SIZE, 0x00000010
 11541              	.set CYREG_CAN1_CAN_TX2_CONTROL, 0x402f0040
 11542              	.set CYREG_CAN1_CAN_TX2_ID, 0x402f0044
 11543              	.set CYREG_CAN1_CAN_TX2_DATA_HIGH, 0x402f0048
 11544              	.set CYREG_CAN1_CAN_TX2_DATA_LOW, 0x402f004c
 11545              	.set CYDEV_CAN1_CAN_TX3_BASE, 0x402f0050
 11546              	.set CYDEV_CAN1_CAN_TX3_SIZE, 0x00000010
 11547              	.set CYREG_CAN1_CAN_TX3_CONTROL, 0x402f0050
 11548              	.set CYREG_CAN1_CAN_TX3_ID, 0x402f0054
 11549              	.set CYREG_CAN1_CAN_TX3_DATA_HIGH, 0x402f0058
 11550              	.set CYREG_CAN1_CAN_TX3_DATA_LOW, 0x402f005c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 204


 11551              	.set CYDEV_CAN1_CAN_TX4_BASE, 0x402f0060
 11552              	.set CYDEV_CAN1_CAN_TX4_SIZE, 0x00000010
 11553              	.set CYREG_CAN1_CAN_TX4_CONTROL, 0x402f0060
 11554              	.set CYREG_CAN1_CAN_TX4_ID, 0x402f0064
 11555              	.set CYREG_CAN1_CAN_TX4_DATA_HIGH, 0x402f0068
 11556              	.set CYREG_CAN1_CAN_TX4_DATA_LOW, 0x402f006c
 11557              	.set CYDEV_CAN1_CAN_TX5_BASE, 0x402f0070
 11558              	.set CYDEV_CAN1_CAN_TX5_SIZE, 0x00000010
 11559              	.set CYREG_CAN1_CAN_TX5_CONTROL, 0x402f0070
 11560              	.set CYREG_CAN1_CAN_TX5_ID, 0x402f0074
 11561              	.set CYREG_CAN1_CAN_TX5_DATA_HIGH, 0x402f0078
 11562              	.set CYREG_CAN1_CAN_TX5_DATA_LOW, 0x402f007c
 11563              	.set CYDEV_CAN1_CAN_TX6_BASE, 0x402f0080
 11564              	.set CYDEV_CAN1_CAN_TX6_SIZE, 0x00000010
 11565              	.set CYREG_CAN1_CAN_TX6_CONTROL, 0x402f0080
 11566              	.set CYREG_CAN1_CAN_TX6_ID, 0x402f0084
 11567              	.set CYREG_CAN1_CAN_TX6_DATA_HIGH, 0x402f0088
 11568              	.set CYREG_CAN1_CAN_TX6_DATA_LOW, 0x402f008c
 11569              	.set CYDEV_CAN1_CAN_TX7_BASE, 0x402f0090
 11570              	.set CYDEV_CAN1_CAN_TX7_SIZE, 0x00000010
 11571              	.set CYREG_CAN1_CAN_TX7_CONTROL, 0x402f0090
 11572              	.set CYREG_CAN1_CAN_TX7_ID, 0x402f0094
 11573              	.set CYREG_CAN1_CAN_TX7_DATA_HIGH, 0x402f0098
 11574              	.set CYREG_CAN1_CAN_TX7_DATA_LOW, 0x402f009c
 11575              	.set CYDEV_CAN1_CAN_RX0_BASE, 0x402f00a0
 11576              	.set CYDEV_CAN1_CAN_RX0_SIZE, 0x00000020
 11577              	.set CYREG_CAN1_CAN_RX0_CONTROL, 0x402f00a0
 11578              	.set CYREG_CAN1_CAN_RX0_ID, 0x402f00a4
 11579              	.set CYREG_CAN1_CAN_RX0_DATA_HIGH, 0x402f00a8
 11580              	.set CYREG_CAN1_CAN_RX0_DATA_LOW, 0x402f00ac
 11581              	.set CYREG_CAN1_CAN_RX0_AMR, 0x402f00b0
 11582              	.set CYREG_CAN1_CAN_RX0_ACR, 0x402f00b4
 11583              	.set CYREG_CAN1_CAN_RX0_AMR_DATA, 0x402f00b8
 11584              	.set CYREG_CAN1_CAN_RX0_ACR_DATA, 0x402f00bc
 11585              	.set CYDEV_CAN1_CAN_RX1_BASE, 0x402f00c0
 11586              	.set CYDEV_CAN1_CAN_RX1_SIZE, 0x00000020
 11587              	.set CYREG_CAN1_CAN_RX1_CONTROL, 0x402f00c0
 11588              	.set CYREG_CAN1_CAN_RX1_ID, 0x402f00c4
 11589              	.set CYREG_CAN1_CAN_RX1_DATA_HIGH, 0x402f00c8
 11590              	.set CYREG_CAN1_CAN_RX1_DATA_LOW, 0x402f00cc
 11591              	.set CYREG_CAN1_CAN_RX1_AMR, 0x402f00d0
 11592              	.set CYREG_CAN1_CAN_RX1_ACR, 0x402f00d4
 11593              	.set CYREG_CAN1_CAN_RX1_AMR_DATA, 0x402f00d8
 11594              	.set CYREG_CAN1_CAN_RX1_ACR_DATA, 0x402f00dc
 11595              	.set CYDEV_CAN1_CAN_RX2_BASE, 0x402f00e0
 11596              	.set CYDEV_CAN1_CAN_RX2_SIZE, 0x00000020
 11597              	.set CYREG_CAN1_CAN_RX2_CONTROL, 0x402f00e0
 11598              	.set CYREG_CAN1_CAN_RX2_ID, 0x402f00e4
 11599              	.set CYREG_CAN1_CAN_RX2_DATA_HIGH, 0x402f00e8
 11600              	.set CYREG_CAN1_CAN_RX2_DATA_LOW, 0x402f00ec
 11601              	.set CYREG_CAN1_CAN_RX2_AMR, 0x402f00f0
 11602              	.set CYREG_CAN1_CAN_RX2_ACR, 0x402f00f4
 11603              	.set CYREG_CAN1_CAN_RX2_AMR_DATA, 0x402f00f8
 11604              	.set CYREG_CAN1_CAN_RX2_ACR_DATA, 0x402f00fc
 11605              	.set CYDEV_CAN1_CAN_RX3_BASE, 0x402f0100
 11606              	.set CYDEV_CAN1_CAN_RX3_SIZE, 0x00000020
 11607              	.set CYREG_CAN1_CAN_RX3_CONTROL, 0x402f0100
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 205


 11608              	.set CYREG_CAN1_CAN_RX3_ID, 0x402f0104
 11609              	.set CYREG_CAN1_CAN_RX3_DATA_HIGH, 0x402f0108
 11610              	.set CYREG_CAN1_CAN_RX3_DATA_LOW, 0x402f010c
 11611              	.set CYREG_CAN1_CAN_RX3_AMR, 0x402f0110
 11612              	.set CYREG_CAN1_CAN_RX3_ACR, 0x402f0114
 11613              	.set CYREG_CAN1_CAN_RX3_AMR_DATA, 0x402f0118
 11614              	.set CYREG_CAN1_CAN_RX3_ACR_DATA, 0x402f011c
 11615              	.set CYDEV_CAN1_CAN_RX4_BASE, 0x402f0120
 11616              	.set CYDEV_CAN1_CAN_RX4_SIZE, 0x00000020
 11617              	.set CYREG_CAN1_CAN_RX4_CONTROL, 0x402f0120
 11618              	.set CYREG_CAN1_CAN_RX4_ID, 0x402f0124
 11619              	.set CYREG_CAN1_CAN_RX4_DATA_HIGH, 0x402f0128
 11620              	.set CYREG_CAN1_CAN_RX4_DATA_LOW, 0x402f012c
 11621              	.set CYREG_CAN1_CAN_RX4_AMR, 0x402f0130
 11622              	.set CYREG_CAN1_CAN_RX4_ACR, 0x402f0134
 11623              	.set CYREG_CAN1_CAN_RX4_AMR_DATA, 0x402f0138
 11624              	.set CYREG_CAN1_CAN_RX4_ACR_DATA, 0x402f013c
 11625              	.set CYDEV_CAN1_CAN_RX5_BASE, 0x402f0140
 11626              	.set CYDEV_CAN1_CAN_RX5_SIZE, 0x00000020
 11627              	.set CYREG_CAN1_CAN_RX5_CONTROL, 0x402f0140
 11628              	.set CYREG_CAN1_CAN_RX5_ID, 0x402f0144
 11629              	.set CYREG_CAN1_CAN_RX5_DATA_HIGH, 0x402f0148
 11630              	.set CYREG_CAN1_CAN_RX5_DATA_LOW, 0x402f014c
 11631              	.set CYREG_CAN1_CAN_RX5_AMR, 0x402f0150
 11632              	.set CYREG_CAN1_CAN_RX5_ACR, 0x402f0154
 11633              	.set CYREG_CAN1_CAN_RX5_AMR_DATA, 0x402f0158
 11634              	.set CYREG_CAN1_CAN_RX5_ACR_DATA, 0x402f015c
 11635              	.set CYDEV_CAN1_CAN_RX6_BASE, 0x402f0160
 11636              	.set CYDEV_CAN1_CAN_RX6_SIZE, 0x00000020
 11637              	.set CYREG_CAN1_CAN_RX6_CONTROL, 0x402f0160
 11638              	.set CYREG_CAN1_CAN_RX6_ID, 0x402f0164
 11639              	.set CYREG_CAN1_CAN_RX6_DATA_HIGH, 0x402f0168
 11640              	.set CYREG_CAN1_CAN_RX6_DATA_LOW, 0x402f016c
 11641              	.set CYREG_CAN1_CAN_RX6_AMR, 0x402f0170
 11642              	.set CYREG_CAN1_CAN_RX6_ACR, 0x402f0174
 11643              	.set CYREG_CAN1_CAN_RX6_AMR_DATA, 0x402f0178
 11644              	.set CYREG_CAN1_CAN_RX6_ACR_DATA, 0x402f017c
 11645              	.set CYDEV_CAN1_CAN_RX7_BASE, 0x402f0180
 11646              	.set CYDEV_CAN1_CAN_RX7_SIZE, 0x00000020
 11647              	.set CYREG_CAN1_CAN_RX7_CONTROL, 0x402f0180
 11648              	.set CYREG_CAN1_CAN_RX7_ID, 0x402f0184
 11649              	.set CYREG_CAN1_CAN_RX7_DATA_HIGH, 0x402f0188
 11650              	.set CYREG_CAN1_CAN_RX7_DATA_LOW, 0x402f018c
 11651              	.set CYREG_CAN1_CAN_RX7_AMR, 0x402f0190
 11652              	.set CYREG_CAN1_CAN_RX7_ACR, 0x402f0194
 11653              	.set CYREG_CAN1_CAN_RX7_AMR_DATA, 0x402f0198
 11654              	.set CYREG_CAN1_CAN_RX7_ACR_DATA, 0x402f019c
 11655              	.set CYDEV_CAN1_CAN_RX8_BASE, 0x402f01a0
 11656              	.set CYDEV_CAN1_CAN_RX8_SIZE, 0x00000020
 11657              	.set CYREG_CAN1_CAN_RX8_CONTROL, 0x402f01a0
 11658              	.set CYREG_CAN1_CAN_RX8_ID, 0x402f01a4
 11659              	.set CYREG_CAN1_CAN_RX8_DATA_HIGH, 0x402f01a8
 11660              	.set CYREG_CAN1_CAN_RX8_DATA_LOW, 0x402f01ac
 11661              	.set CYREG_CAN1_CAN_RX8_AMR, 0x402f01b0
 11662              	.set CYREG_CAN1_CAN_RX8_ACR, 0x402f01b4
 11663              	.set CYREG_CAN1_CAN_RX8_AMR_DATA, 0x402f01b8
 11664              	.set CYREG_CAN1_CAN_RX8_ACR_DATA, 0x402f01bc
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 206


 11665              	.set CYDEV_CAN1_CAN_RX9_BASE, 0x402f01c0
 11666              	.set CYDEV_CAN1_CAN_RX9_SIZE, 0x00000020
 11667              	.set CYREG_CAN1_CAN_RX9_CONTROL, 0x402f01c0
 11668              	.set CYREG_CAN1_CAN_RX9_ID, 0x402f01c4
 11669              	.set CYREG_CAN1_CAN_RX9_DATA_HIGH, 0x402f01c8
 11670              	.set CYREG_CAN1_CAN_RX9_DATA_LOW, 0x402f01cc
 11671              	.set CYREG_CAN1_CAN_RX9_AMR, 0x402f01d0
 11672              	.set CYREG_CAN1_CAN_RX9_ACR, 0x402f01d4
 11673              	.set CYREG_CAN1_CAN_RX9_AMR_DATA, 0x402f01d8
 11674              	.set CYREG_CAN1_CAN_RX9_ACR_DATA, 0x402f01dc
 11675              	.set CYDEV_CAN1_CAN_RX10_BASE, 0x402f01e0
 11676              	.set CYDEV_CAN1_CAN_RX10_SIZE, 0x00000020
 11677              	.set CYREG_CAN1_CAN_RX10_CONTROL, 0x402f01e0
 11678              	.set CYREG_CAN1_CAN_RX10_ID, 0x402f01e4
 11679              	.set CYREG_CAN1_CAN_RX10_DATA_HIGH, 0x402f01e8
 11680              	.set CYREG_CAN1_CAN_RX10_DATA_LOW, 0x402f01ec
 11681              	.set CYREG_CAN1_CAN_RX10_AMR, 0x402f01f0
 11682              	.set CYREG_CAN1_CAN_RX10_ACR, 0x402f01f4
 11683              	.set CYREG_CAN1_CAN_RX10_AMR_DATA, 0x402f01f8
 11684              	.set CYREG_CAN1_CAN_RX10_ACR_DATA, 0x402f01fc
 11685              	.set CYDEV_CAN1_CAN_RX11_BASE, 0x402f0200
 11686              	.set CYDEV_CAN1_CAN_RX11_SIZE, 0x00000020
 11687              	.set CYREG_CAN1_CAN_RX11_CONTROL, 0x402f0200
 11688              	.set CYREG_CAN1_CAN_RX11_ID, 0x402f0204
 11689              	.set CYREG_CAN1_CAN_RX11_DATA_HIGH, 0x402f0208
 11690              	.set CYREG_CAN1_CAN_RX11_DATA_LOW, 0x402f020c
 11691              	.set CYREG_CAN1_CAN_RX11_AMR, 0x402f0210
 11692              	.set CYREG_CAN1_CAN_RX11_ACR, 0x402f0214
 11693              	.set CYREG_CAN1_CAN_RX11_AMR_DATA, 0x402f0218
 11694              	.set CYREG_CAN1_CAN_RX11_ACR_DATA, 0x402f021c
 11695              	.set CYDEV_CAN1_CAN_RX12_BASE, 0x402f0220
 11696              	.set CYDEV_CAN1_CAN_RX12_SIZE, 0x00000020
 11697              	.set CYREG_CAN1_CAN_RX12_CONTROL, 0x402f0220
 11698              	.set CYREG_CAN1_CAN_RX12_ID, 0x402f0224
 11699              	.set CYREG_CAN1_CAN_RX12_DATA_HIGH, 0x402f0228
 11700              	.set CYREG_CAN1_CAN_RX12_DATA_LOW, 0x402f022c
 11701              	.set CYREG_CAN1_CAN_RX12_AMR, 0x402f0230
 11702              	.set CYREG_CAN1_CAN_RX12_ACR, 0x402f0234
 11703              	.set CYREG_CAN1_CAN_RX12_AMR_DATA, 0x402f0238
 11704              	.set CYREG_CAN1_CAN_RX12_ACR_DATA, 0x402f023c
 11705              	.set CYDEV_CAN1_CAN_RX13_BASE, 0x402f0240
 11706              	.set CYDEV_CAN1_CAN_RX13_SIZE, 0x00000020
 11707              	.set CYREG_CAN1_CAN_RX13_CONTROL, 0x402f0240
 11708              	.set CYREG_CAN1_CAN_RX13_ID, 0x402f0244
 11709              	.set CYREG_CAN1_CAN_RX13_DATA_HIGH, 0x402f0248
 11710              	.set CYREG_CAN1_CAN_RX13_DATA_LOW, 0x402f024c
 11711              	.set CYREG_CAN1_CAN_RX13_AMR, 0x402f0250
 11712              	.set CYREG_CAN1_CAN_RX13_ACR, 0x402f0254
 11713              	.set CYREG_CAN1_CAN_RX13_AMR_DATA, 0x402f0258
 11714              	.set CYREG_CAN1_CAN_RX13_ACR_DATA, 0x402f025c
 11715              	.set CYDEV_CAN1_CAN_RX14_BASE, 0x402f0260
 11716              	.set CYDEV_CAN1_CAN_RX14_SIZE, 0x00000020
 11717              	.set CYREG_CAN1_CAN_RX14_CONTROL, 0x402f0260
 11718              	.set CYREG_CAN1_CAN_RX14_ID, 0x402f0264
 11719              	.set CYREG_CAN1_CAN_RX14_DATA_HIGH, 0x402f0268
 11720              	.set CYREG_CAN1_CAN_RX14_DATA_LOW, 0x402f026c
 11721              	.set CYREG_CAN1_CAN_RX14_AMR, 0x402f0270
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 207


 11722              	.set CYREG_CAN1_CAN_RX14_ACR, 0x402f0274
 11723              	.set CYREG_CAN1_CAN_RX14_AMR_DATA, 0x402f0278
 11724              	.set CYREG_CAN1_CAN_RX14_ACR_DATA, 0x402f027c
 11725              	.set CYDEV_CAN1_CAN_RX15_BASE, 0x402f0280
 11726              	.set CYDEV_CAN1_CAN_RX15_SIZE, 0x00000020
 11727              	.set CYREG_CAN1_CAN_RX15_CONTROL, 0x402f0280
 11728              	.set CYREG_CAN1_CAN_RX15_ID, 0x402f0284
 11729              	.set CYREG_CAN1_CAN_RX15_DATA_HIGH, 0x402f0288
 11730              	.set CYREG_CAN1_CAN_RX15_DATA_LOW, 0x402f028c
 11731              	.set CYREG_CAN1_CAN_RX15_AMR, 0x402f0290
 11732              	.set CYREG_CAN1_CAN_RX15_ACR, 0x402f0294
 11733              	.set CYREG_CAN1_CAN_RX15_AMR_DATA, 0x402f0298
 11734              	.set CYREG_CAN1_CAN_RX15_ACR_DATA, 0x402f029c
 11735              	.set CYREG_CAN1_CNTL, 0x402f0400
 11736              	.set CYREG_CAN1_TTCAN_COUNTER, 0x402f0404
 11737              	.set CYREG_CAN1_TTCAN_COMPARE, 0x402f0408
 11738              	.set CYREG_CAN1_TTCAN_CAPTURE, 0x402f040c
 11739              	.set CYREG_CAN1_TTCAN_TIMING, 0x402f0410
 11740              	.set CYREG_CAN1_INTR_CAN, 0x402f0414
 11741              	.set CYREG_CAN1_INTR_CAN_SET, 0x402f0418
 11742              	.set CYREG_CAN1_INTR_CAN_MASK, 0x402f041c
 11743              	.set CYREG_CAN1_INTR_CAN_MASKED, 0x402f0420
 11744              	.set CYDEV_CTBM0_BASE, 0x40300000
 11745              	.set CYDEV_CTBM0_SIZE, 0x00010000
 11746              	.set CYREG_CTBM0_CTB_CTRL, 0x40300000
 11747              	.set CYFLD_CTBM_DEEPSLEEP_ON__OFFSET, 0x0000001e
 11748              	.set CYFLD_CTBM_DEEPSLEEP_ON__SIZE, 0x00000001
 11749              	.set CYFLD_CTBM_ENABLED__OFFSET, 0x0000001f
 11750              	.set CYFLD_CTBM_ENABLED__SIZE, 0x00000001
 11751              	.set CYREG_CTBM0_OA_RES0_CTRL, 0x40300004
 11752              	.set CYFLD_CTBM_OA0_PWR_MODE__OFFSET, 0x00000000
 11753              	.set CYFLD_CTBM_OA0_PWR_MODE__SIZE, 0x00000002
 11754              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__OFFSET, 0x00000002
 11755              	.set CYFLD_CTBM_OA0_DRIVE_STR_SEL__SIZE, 0x00000001
 11756              	.set CYFLD_CTBM_OA0_COMP_EN__OFFSET, 0x00000004
 11757              	.set CYFLD_CTBM_OA0_COMP_EN__SIZE, 0x00000001
 11758              	.set CYFLD_CTBM_OA0_HYST_EN__OFFSET, 0x00000005
 11759              	.set CYFLD_CTBM_OA0_HYST_EN__SIZE, 0x00000001
 11760              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 11761              	.set CYFLD_CTBM_OA0_BYPASS_DSI_SYNC__SIZE, 0x00000001
 11762              	.set CYFLD_CTBM_OA0_DSI_LEVEL__OFFSET, 0x00000007
 11763              	.set CYFLD_CTBM_OA0_DSI_LEVEL__SIZE, 0x00000001
 11764              	.set CYFLD_CTBM_OA0_COMPINT__OFFSET, 0x00000008
 11765              	.set CYFLD_CTBM_OA0_COMPINT__SIZE, 0x00000002
 11766              	.set CYVAL_CTBM_OA0_COMPINT_DISABLE, 0x00000000
 11767              	.set CYVAL_CTBM_OA0_COMPINT_RISING, 0x00000001
 11768              	.set CYVAL_CTBM_OA0_COMPINT_FALLING, 0x00000002
 11769              	.set CYVAL_CTBM_OA0_COMPINT_BOTH, 0x00000003
 11770              	.set CYFLD_CTBM_OA0_PUMP_EN__OFFSET, 0x0000000b
 11771              	.set CYFLD_CTBM_OA0_PUMP_EN__SIZE, 0x00000001
 11772              	.set CYREG_CTBM0_OA_RES1_CTRL, 0x40300008
 11773              	.set CYFLD_CTBM_OA1_PWR_MODE__OFFSET, 0x00000000
 11774              	.set CYFLD_CTBM_OA1_PWR_MODE__SIZE, 0x00000002
 11775              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__OFFSET, 0x00000002
 11776              	.set CYFLD_CTBM_OA1_DRIVE_STR_SEL__SIZE, 0x00000001
 11777              	.set CYFLD_CTBM_OA1_COMP_EN__OFFSET, 0x00000004
 11778              	.set CYFLD_CTBM_OA1_COMP_EN__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 208


 11779              	.set CYFLD_CTBM_OA1_HYST_EN__OFFSET, 0x00000005
 11780              	.set CYFLD_CTBM_OA1_HYST_EN__SIZE, 0x00000001
 11781              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__OFFSET, 0x00000006
 11782              	.set CYFLD_CTBM_OA1_BYPASS_DSI_SYNC__SIZE, 0x00000001
 11783              	.set CYFLD_CTBM_OA1_DSI_LEVEL__OFFSET, 0x00000007
 11784              	.set CYFLD_CTBM_OA1_DSI_LEVEL__SIZE, 0x00000001
 11785              	.set CYFLD_CTBM_OA1_COMPINT__OFFSET, 0x00000008
 11786              	.set CYFLD_CTBM_OA1_COMPINT__SIZE, 0x00000002
 11787              	.set CYVAL_CTBM_OA1_COMPINT_DISABLE, 0x00000000
 11788              	.set CYVAL_CTBM_OA1_COMPINT_RISING, 0x00000001
 11789              	.set CYVAL_CTBM_OA1_COMPINT_FALLING, 0x00000002
 11790              	.set CYVAL_CTBM_OA1_COMPINT_BOTH, 0x00000003
 11791              	.set CYFLD_CTBM_OA1_PUMP_EN__OFFSET, 0x0000000b
 11792              	.set CYFLD_CTBM_OA1_PUMP_EN__SIZE, 0x00000001
 11793              	.set CYREG_CTBM0_COMP_STAT, 0x4030000c
 11794              	.set CYFLD_CTBM_OA0_COMP__OFFSET, 0x00000000
 11795              	.set CYFLD_CTBM_OA0_COMP__SIZE, 0x00000001
 11796              	.set CYFLD_CTBM_OA1_COMP__OFFSET, 0x00000010
 11797              	.set CYFLD_CTBM_OA1_COMP__SIZE, 0x00000001
 11798              	.set CYREG_CTBM0_INTR, 0x40300020
 11799              	.set CYFLD_CTBM_COMP0__OFFSET, 0x00000000
 11800              	.set CYFLD_CTBM_COMP0__SIZE, 0x00000001
 11801              	.set CYFLD_CTBM_COMP1__OFFSET, 0x00000001
 11802              	.set CYFLD_CTBM_COMP1__SIZE, 0x00000001
 11803              	.set CYREG_CTBM0_INTR_SET, 0x40300024
 11804              	.set CYFLD_CTBM_COMP0_SET__OFFSET, 0x00000000
 11805              	.set CYFLD_CTBM_COMP0_SET__SIZE, 0x00000001
 11806              	.set CYFLD_CTBM_COMP1_SET__OFFSET, 0x00000001
 11807              	.set CYFLD_CTBM_COMP1_SET__SIZE, 0x00000001
 11808              	.set CYREG_CTBM0_INTR_MASK, 0x40300028
 11809              	.set CYFLD_CTBM_COMP0_MASK__OFFSET, 0x00000000
 11810              	.set CYFLD_CTBM_COMP0_MASK__SIZE, 0x00000001
 11811              	.set CYFLD_CTBM_COMP1_MASK__OFFSET, 0x00000001
 11812              	.set CYFLD_CTBM_COMP1_MASK__SIZE, 0x00000001
 11813              	.set CYREG_CTBM0_INTR_MASKED, 0x4030002c
 11814              	.set CYFLD_CTBM_COMP0_MASKED__OFFSET, 0x00000000
 11815              	.set CYFLD_CTBM_COMP0_MASKED__SIZE, 0x00000001
 11816              	.set CYFLD_CTBM_COMP1_MASKED__OFFSET, 0x00000001
 11817              	.set CYFLD_CTBM_COMP1_MASKED__SIZE, 0x00000001
 11818              	.set CYREG_CTBM0_DFT_CTRL, 0x40300030
 11819              	.set CYFLD_CTBM_DFT_MODE__OFFSET, 0x00000000
 11820              	.set CYFLD_CTBM_DFT_MODE__SIZE, 0x00000003
 11821              	.set CYFLD_CTBM_DFT_EN__OFFSET, 0x0000001f
 11822              	.set CYFLD_CTBM_DFT_EN__SIZE, 0x00000001
 11823              	.set CYREG_CTBM0_OA0_SW, 0x40300080
 11824              	.set CYFLD_CTBM_OA0P_A00__OFFSET, 0x00000000
 11825              	.set CYFLD_CTBM_OA0P_A00__SIZE, 0x00000001
 11826              	.set CYFLD_CTBM_OA0P_A20__OFFSET, 0x00000002
 11827              	.set CYFLD_CTBM_OA0P_A20__SIZE, 0x00000001
 11828              	.set CYFLD_CTBM_OA0P_A30__OFFSET, 0x00000003
 11829              	.set CYFLD_CTBM_OA0P_A30__SIZE, 0x00000001
 11830              	.set CYFLD_CTBM_OA0M_A11__OFFSET, 0x00000008
 11831              	.set CYFLD_CTBM_OA0M_A11__SIZE, 0x00000001
 11832              	.set CYFLD_CTBM_OA0M_A81__OFFSET, 0x0000000e
 11833              	.set CYFLD_CTBM_OA0M_A81__SIZE, 0x00000001
 11834              	.set CYFLD_CTBM_OA0O_D51__OFFSET, 0x00000012
 11835              	.set CYFLD_CTBM_OA0O_D51__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 209


 11836              	.set CYFLD_CTBM_OA0O_D81__OFFSET, 0x00000015
 11837              	.set CYFLD_CTBM_OA0O_D81__SIZE, 0x00000001
 11838              	.set CYREG_CTBM0_OA0_SW_CLEAR, 0x40300084
 11839              	.set CYREG_CTBM0_OA1_SW, 0x40300088
 11840              	.set CYFLD_CTBM_OA1P_A03__OFFSET, 0x00000000
 11841              	.set CYFLD_CTBM_OA1P_A03__SIZE, 0x00000001
 11842              	.set CYFLD_CTBM_OA1P_A13__OFFSET, 0x00000001
 11843              	.set CYFLD_CTBM_OA1P_A13__SIZE, 0x00000001
 11844              	.set CYFLD_CTBM_OA1P_A43__OFFSET, 0x00000004
 11845              	.set CYFLD_CTBM_OA1P_A43__SIZE, 0x00000001
 11846              	.set CYFLD_CTBM_OA1M_A22__OFFSET, 0x00000008
 11847              	.set CYFLD_CTBM_OA1M_A22__SIZE, 0x00000001
 11848              	.set CYFLD_CTBM_OA1M_A82__OFFSET, 0x0000000e
 11849              	.set CYFLD_CTBM_OA1M_A82__SIZE, 0x00000001
 11850              	.set CYFLD_CTBM_OA1O_D52__OFFSET, 0x00000012
 11851              	.set CYFLD_CTBM_OA1O_D52__SIZE, 0x00000001
 11852              	.set CYFLD_CTBM_OA1O_D62__OFFSET, 0x00000013
 11853              	.set CYFLD_CTBM_OA1O_D62__SIZE, 0x00000001
 11854              	.set CYFLD_CTBM_OA1O_D82__OFFSET, 0x00000015
 11855              	.set CYFLD_CTBM_OA1O_D82__SIZE, 0x00000001
 11856              	.set CYREG_CTBM0_OA1_SW_CLEAR, 0x4030008c
 11857              	.set CYREG_CTBM0_CTB_SW_HW_CTRL, 0x403000c0
 11858              	.set CYFLD_CTBM_P2_HW_CTRL__OFFSET, 0x00000002
 11859              	.set CYFLD_CTBM_P2_HW_CTRL__SIZE, 0x00000001
 11860              	.set CYFLD_CTBM_P3_HW_CTRL__OFFSET, 0x00000003
 11861              	.set CYFLD_CTBM_P3_HW_CTRL__SIZE, 0x00000001
 11862              	.set CYREG_CTBM0_CTB_SW_STATUS, 0x403000c4
 11863              	.set CYFLD_CTBM_OA0O_D51_STAT__OFFSET, 0x0000001c
 11864              	.set CYFLD_CTBM_OA0O_D51_STAT__SIZE, 0x00000001
 11865              	.set CYFLD_CTBM_OA1O_D52_STAT__OFFSET, 0x0000001d
 11866              	.set CYFLD_CTBM_OA1O_D52_STAT__SIZE, 0x00000001
 11867              	.set CYFLD_CTBM_OA1O_D62_STAT__OFFSET, 0x0000001e
 11868              	.set CYFLD_CTBM_OA1O_D62_STAT__SIZE, 0x00000001
 11869              	.set CYREG_CTBM0_OA0_OFFSET_TRIM, 0x40300f00
 11870              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__OFFSET, 0x00000000
 11871              	.set CYFLD_CTBM_OA0_OFFSET_TRIM__SIZE, 0x00000006
 11872              	.set CYREG_CTBM0_OA0_SLOPE_OFFSET_TRIM, 0x40300f04
 11873              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 11874              	.set CYFLD_CTBM_OA0_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 11875              	.set CYREG_CTBM0_OA0_COMP_TRIM, 0x40300f08
 11876              	.set CYFLD_CTBM_OA0_COMP_TRIM__OFFSET, 0x00000000
 11877              	.set CYFLD_CTBM_OA0_COMP_TRIM__SIZE, 0x00000002
 11878              	.set CYREG_CTBM0_OA1_OFFSET_TRIM, 0x40300f0c
 11879              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__OFFSET, 0x00000000
 11880              	.set CYFLD_CTBM_OA1_OFFSET_TRIM__SIZE, 0x00000006
 11881              	.set CYREG_CTBM0_OA1_SLOPE_OFFSET_TRIM, 0x40300f10
 11882              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__OFFSET, 0x00000000
 11883              	.set CYFLD_CTBM_OA1_SLOPE_OFFSET_TRIM__SIZE, 0x00000006
 11884              	.set CYREG_CTBM0_OA1_COMP_TRIM, 0x40300f14
 11885              	.set CYFLD_CTBM_OA1_COMP_TRIM__OFFSET, 0x00000000
 11886              	.set CYFLD_CTBM_OA1_COMP_TRIM__SIZE, 0x00000002
 11887              	.set CYDEV_CTBM1_BASE, 0x40310000
 11888              	.set CYDEV_CTBM1_SIZE, 0x00010000
 11889              	.set CYREG_CTBM1_CTB_CTRL, 0x40310000
 11890              	.set CYREG_CTBM1_OA_RES0_CTRL, 0x40310004
 11891              	.set CYREG_CTBM1_OA_RES1_CTRL, 0x40310008
 11892              	.set CYREG_CTBM1_COMP_STAT, 0x4031000c
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 210


 11893              	.set CYREG_CTBM1_INTR, 0x40310020
 11894              	.set CYREG_CTBM1_INTR_SET, 0x40310024
 11895              	.set CYREG_CTBM1_INTR_MASK, 0x40310028
 11896              	.set CYREG_CTBM1_INTR_MASKED, 0x4031002c
 11897              	.set CYREG_CTBM1_DFT_CTRL, 0x40310030
 11898              	.set CYREG_CTBM1_OA0_SW, 0x40310080
 11899              	.set CYREG_CTBM1_OA0_SW_CLEAR, 0x40310084
 11900              	.set CYREG_CTBM1_OA1_SW, 0x40310088
 11901              	.set CYREG_CTBM1_OA1_SW_CLEAR, 0x4031008c
 11902              	.set CYREG_CTBM1_CTB_SW_HW_CTRL, 0x403100c0
 11903              	.set CYREG_CTBM1_CTB_SW_STATUS, 0x403100c4
 11904              	.set CYREG_CTBM1_OA0_OFFSET_TRIM, 0x40310f00
 11905              	.set CYREG_CTBM1_OA0_SLOPE_OFFSET_TRIM, 0x40310f04
 11906              	.set CYREG_CTBM1_OA0_COMP_TRIM, 0x40310f08
 11907              	.set CYREG_CTBM1_OA1_OFFSET_TRIM, 0x40310f0c
 11908              	.set CYREG_CTBM1_OA1_SLOPE_OFFSET_TRIM, 0x40310f10
 11909              	.set CYREG_CTBM1_OA1_COMP_TRIM, 0x40310f14
 11910              	.set CYDEV_SAR_BASE, 0x403a0000
 11911              	.set CYDEV_SAR_SIZE, 0x00010000
 11912              	.set CYREG_SAR_CTRL, 0x403a0000
 11913              	.set CYFLD_SAR_VREF_SEL__OFFSET, 0x00000004
 11914              	.set CYFLD_SAR_VREF_SEL__SIZE, 0x00000003
 11915              	.set CYVAL_SAR_VREF_SEL_VREF0, 0x00000000
 11916              	.set CYVAL_SAR_VREF_SEL_VREF1, 0x00000001
 11917              	.set CYVAL_SAR_VREF_SEL_VREF2, 0x00000002
 11918              	.set CYVAL_SAR_VREF_SEL_VREF_AROUTE, 0x00000003
 11919              	.set CYVAL_SAR_VREF_SEL_VBGR, 0x00000004
 11920              	.set CYVAL_SAR_VREF_SEL_VREF_EXT, 0x00000005
 11921              	.set CYVAL_SAR_VREF_SEL_VDDA_DIV_2, 0x00000006
 11922              	.set CYVAL_SAR_VREF_SEL_VDDA, 0x00000007
 11923              	.set CYFLD_SAR_VREF_BYP_CAP_EN__OFFSET, 0x00000007
 11924              	.set CYFLD_SAR_VREF_BYP_CAP_EN__SIZE, 0x00000001
 11925              	.set CYFLD_SAR_NEG_SEL__OFFSET, 0x00000009
 11926              	.set CYFLD_SAR_NEG_SEL__SIZE, 0x00000003
 11927              	.set CYVAL_SAR_NEG_SEL_VSSA_KELVIN, 0x00000000
 11928              	.set CYVAL_SAR_NEG_SEL_ART_VSSA, 0x00000001
 11929              	.set CYVAL_SAR_NEG_SEL_P1, 0x00000002
 11930              	.set CYVAL_SAR_NEG_SEL_P3, 0x00000003
 11931              	.set CYVAL_SAR_NEG_SEL_P5, 0x00000004
 11932              	.set CYVAL_SAR_NEG_SEL_P7, 0x00000005
 11933              	.set CYVAL_SAR_NEG_SEL_ACORE, 0x00000006
 11934              	.set CYVAL_SAR_NEG_SEL_VREF, 0x00000007
 11935              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__OFFSET, 0x0000000d
 11936              	.set CYFLD_SAR_SAR_HW_CTRL_NEGVREF__SIZE, 0x00000001
 11937              	.set CYFLD_SAR_PWR_CTRL_VREF__OFFSET, 0x0000000e
 11938              	.set CYFLD_SAR_PWR_CTRL_VREF__SIZE, 0x00000002
 11939              	.set CYVAL_SAR_PWR_CTRL_VREF_NORMAL_PWR, 0x00000000
 11940              	.set CYVAL_SAR_PWR_CTRL_VREF_HALF_PWR, 0x00000001
 11941              	.set CYVAL_SAR_PWR_CTRL_VREF_THIRD_PWR, 0x00000002
 11942              	.set CYVAL_SAR_PWR_CTRL_VREF_QUARTER_PWR, 0x00000003
 11943              	.set CYFLD_SAR_SPARE__OFFSET, 0x00000010
 11944              	.set CYFLD_SAR_SPARE__SIZE, 0x00000004
 11945              	.set CYFLD_SAR_BOOSTPUMP_EN__OFFSET, 0x00000014
 11946              	.set CYFLD_SAR_BOOSTPUMP_EN__SIZE, 0x00000001
 11947              	.set CYFLD_SAR_ICONT_LV__OFFSET, 0x00000018
 11948              	.set CYFLD_SAR_ICONT_LV__SIZE, 0x00000002
 11949              	.set CYVAL_SAR_ICONT_LV_NORMAL_PWR, 0x00000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 211


 11950              	.set CYVAL_SAR_ICONT_LV_HALF_PWR, 0x00000001
 11951              	.set CYVAL_SAR_ICONT_LV_MORE_PWR, 0x00000002
 11952              	.set CYVAL_SAR_ICONT_LV_QUARTER_PWR, 0x00000003
 11953              	.set CYFLD_SAR_DEEPSLEEP_ON__OFFSET, 0x0000001b
 11954              	.set CYFLD_SAR_DEEPSLEEP_ON__SIZE, 0x00000001
 11955              	.set CYFLD_SAR_DSI_SYNC_CONFIG__OFFSET, 0x0000001c
 11956              	.set CYFLD_SAR_DSI_SYNC_CONFIG__SIZE, 0x00000001
 11957              	.set CYFLD_SAR_DSI_MODE__OFFSET, 0x0000001d
 11958              	.set CYFLD_SAR_DSI_MODE__SIZE, 0x00000001
 11959              	.set CYFLD_SAR_SWITCH_DISABLE__OFFSET, 0x0000001e
 11960              	.set CYFLD_SAR_SWITCH_DISABLE__SIZE, 0x00000001
 11961              	.set CYFLD_SAR_ENABLED__OFFSET, 0x0000001f
 11962              	.set CYFLD_SAR_ENABLED__SIZE, 0x00000001
 11963              	.set CYREG_SAR_SAMPLE_CTRL, 0x403a0004
 11964              	.set CYFLD_SAR_SUB_RESOLUTION__OFFSET, 0x00000000
 11965              	.set CYFLD_SAR_SUB_RESOLUTION__SIZE, 0x00000001
 11966              	.set CYVAL_SAR_SUB_RESOLUTION_8B, 0x00000000
 11967              	.set CYVAL_SAR_SUB_RESOLUTION_10B, 0x00000001
 11968              	.set CYFLD_SAR_LEFT_ALIGN__OFFSET, 0x00000001
 11969              	.set CYFLD_SAR_LEFT_ALIGN__SIZE, 0x00000001
 11970              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__OFFSET, 0x00000002
 11971              	.set CYFLD_SAR_SINGLE_ENDED_SIGNED__SIZE, 0x00000001
 11972              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_UNSIGNED, 0x00000000
 11973              	.set CYVAL_SAR_SINGLE_ENDED_SIGNED_SIGNED, 0x00000001
 11974              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__OFFSET, 0x00000003
 11975              	.set CYFLD_SAR_DIFFERENTIAL_SIGNED__SIZE, 0x00000001
 11976              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_UNSIGNED, 0x00000000
 11977              	.set CYVAL_SAR_DIFFERENTIAL_SIGNED_SIGNED, 0x00000001
 11978              	.set CYFLD_SAR_AVG_CNT__OFFSET, 0x00000004
 11979              	.set CYFLD_SAR_AVG_CNT__SIZE, 0x00000003
 11980              	.set CYFLD_SAR_AVG_SHIFT__OFFSET, 0x00000007
 11981              	.set CYFLD_SAR_AVG_SHIFT__SIZE, 0x00000001
 11982              	.set CYFLD_SAR_CONTINUOUS__OFFSET, 0x00000010
 11983              	.set CYFLD_SAR_CONTINUOUS__SIZE, 0x00000001
 11984              	.set CYFLD_SAR_DSI_TRIGGER_EN__OFFSET, 0x00000011
 11985              	.set CYFLD_SAR_DSI_TRIGGER_EN__SIZE, 0x00000001
 11986              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__OFFSET, 0x00000012
 11987              	.set CYFLD_SAR_DSI_TRIGGER_LEVEL__SIZE, 0x00000001
 11988              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__OFFSET, 0x00000013
 11989              	.set CYFLD_SAR_DSI_SYNC_TRIGGER__SIZE, 0x00000001
 11990              	.set CYFLD_SAR_EOS_DSI_OUT_EN__OFFSET, 0x0000001f
 11991              	.set CYFLD_SAR_EOS_DSI_OUT_EN__SIZE, 0x00000001
 11992              	.set CYREG_SAR_SAMPLE_TIME01, 0x403a0010
 11993              	.set CYFLD_SAR_SAMPLE_TIME0__OFFSET, 0x00000000
 11994              	.set CYFLD_SAR_SAMPLE_TIME0__SIZE, 0x0000000a
 11995              	.set CYFLD_SAR_SAMPLE_TIME1__OFFSET, 0x00000010
 11996              	.set CYFLD_SAR_SAMPLE_TIME1__SIZE, 0x0000000a
 11997              	.set CYREG_SAR_SAMPLE_TIME23, 0x403a0014
 11998              	.set CYFLD_SAR_SAMPLE_TIME2__OFFSET, 0x00000000
 11999              	.set CYFLD_SAR_SAMPLE_TIME2__SIZE, 0x0000000a
 12000              	.set CYFLD_SAR_SAMPLE_TIME3__OFFSET, 0x00000010
 12001              	.set CYFLD_SAR_SAMPLE_TIME3__SIZE, 0x0000000a
 12002              	.set CYREG_SAR_RANGE_THRES, 0x403a0018
 12003              	.set CYFLD_SAR_RANGE_LOW__OFFSET, 0x00000000
 12004              	.set CYFLD_SAR_RANGE_LOW__SIZE, 0x00000010
 12005              	.set CYFLD_SAR_RANGE_HIGH__OFFSET, 0x00000010
 12006              	.set CYFLD_SAR_RANGE_HIGH__SIZE, 0x00000010
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 212


 12007              	.set CYREG_SAR_RANGE_COND, 0x403a001c
 12008              	.set CYFLD_SAR_RANGE_COND__OFFSET, 0x0000001e
 12009              	.set CYFLD_SAR_RANGE_COND__SIZE, 0x00000002
 12010              	.set CYVAL_SAR_RANGE_COND_BELOW, 0x00000000
 12011              	.set CYVAL_SAR_RANGE_COND_INSIDE, 0x00000001
 12012              	.set CYVAL_SAR_RANGE_COND_ABOVE, 0x00000002
 12013              	.set CYVAL_SAR_RANGE_COND_OUTSIDE, 0x00000003
 12014              	.set CYREG_SAR_CHAN_EN, 0x403a0020
 12015              	.set CYFLD_SAR_CHAN_EN__OFFSET, 0x00000000
 12016              	.set CYFLD_SAR_CHAN_EN__SIZE, 0x00000010
 12017              	.set CYREG_SAR_START_CTRL, 0x403a0024
 12018              	.set CYFLD_SAR_FW_TRIGGER__OFFSET, 0x00000000
 12019              	.set CYFLD_SAR_FW_TRIGGER__SIZE, 0x00000001
 12020              	.set CYREG_SAR_DFT_CTRL, 0x403a0030
 12021              	.set CYFLD_SAR_DLY_INC__OFFSET, 0x00000000
 12022              	.set CYFLD_SAR_DLY_INC__SIZE, 0x00000001
 12023              	.set CYFLD_SAR_HIZ__OFFSET, 0x00000001
 12024              	.set CYFLD_SAR_HIZ__SIZE, 0x00000001
 12025              	.set CYFLD_SAR_DFT_INC__OFFSET, 0x00000010
 12026              	.set CYFLD_SAR_DFT_INC__SIZE, 0x00000004
 12027              	.set CYFLD_SAR_DFT_OUTC__OFFSET, 0x00000014
 12028              	.set CYFLD_SAR_DFT_OUTC__SIZE, 0x00000003
 12029              	.set CYFLD_SAR_SEL_CSEL_DFT__OFFSET, 0x00000018
 12030              	.set CYFLD_SAR_SEL_CSEL_DFT__SIZE, 0x00000004
 12031              	.set CYFLD_SAR_EN_CSEL_DFT__OFFSET, 0x0000001c
 12032              	.set CYFLD_SAR_EN_CSEL_DFT__SIZE, 0x00000001
 12033              	.set CYFLD_SAR_DCEN__OFFSET, 0x0000001d
 12034              	.set CYFLD_SAR_DCEN__SIZE, 0x00000001
 12035              	.set CYFLD_SAR_ADFT_OVERRIDE__OFFSET, 0x0000001f
 12036              	.set CYFLD_SAR_ADFT_OVERRIDE__SIZE, 0x00000001
 12037              	.set CYREG_SAR_CHAN_CONFIG0, 0x403a0080
 12038              	.set CYFLD_SAR_PIN_ADDR__OFFSET, 0x00000000
 12039              	.set CYFLD_SAR_PIN_ADDR__SIZE, 0x00000003
 12040              	.set CYFLD_SAR_PORT_ADDR__OFFSET, 0x00000004
 12041              	.set CYFLD_SAR_PORT_ADDR__SIZE, 0x00000003
 12042              	.set CYVAL_SAR_PORT_ADDR_SARMUX, 0x00000000
 12043              	.set CYVAL_SAR_PORT_ADDR_CTB0, 0x00000001
 12044              	.set CYVAL_SAR_PORT_ADDR_CTB1, 0x00000002
 12045              	.set CYVAL_SAR_PORT_ADDR_CTB2, 0x00000003
 12046              	.set CYVAL_SAR_PORT_ADDR_CTB3, 0x00000004
 12047              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT2, 0x00000005
 12048              	.set CYVAL_SAR_PORT_ADDR_AROUTE_VIRT1, 0x00000006
 12049              	.set CYVAL_SAR_PORT_ADDR_SARMUX_VIRT, 0x00000007
 12050              	.set CYFLD_SAR_DIFFERENTIAL_EN__OFFSET, 0x00000008
 12051              	.set CYFLD_SAR_DIFFERENTIAL_EN__SIZE, 0x00000001
 12052              	.set CYFLD_SAR_RESOLUTION__OFFSET, 0x00000009
 12053              	.set CYFLD_SAR_RESOLUTION__SIZE, 0x00000001
 12054              	.set CYVAL_SAR_RESOLUTION_MAXRES, 0x00000000
 12055              	.set CYVAL_SAR_RESOLUTION_SUBRES, 0x00000001
 12056              	.set CYFLD_SAR_AVG_EN__OFFSET, 0x0000000a
 12057              	.set CYFLD_SAR_AVG_EN__SIZE, 0x00000001
 12058              	.set CYFLD_SAR_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 12059              	.set CYFLD_SAR_SAMPLE_TIME_SEL__SIZE, 0x00000002
 12060              	.set CYFLD_SAR_DSI_OUT_EN__OFFSET, 0x0000001f
 12061              	.set CYFLD_SAR_DSI_OUT_EN__SIZE, 0x00000001
 12062              	.set CYREG_SAR_CHAN_CONFIG1, 0x403a0084
 12063              	.set CYREG_SAR_CHAN_CONFIG2, 0x403a0088
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 213


 12064              	.set CYREG_SAR_CHAN_CONFIG3, 0x403a008c
 12065              	.set CYREG_SAR_CHAN_CONFIG4, 0x403a0090
 12066              	.set CYREG_SAR_CHAN_CONFIG5, 0x403a0094
 12067              	.set CYREG_SAR_CHAN_CONFIG6, 0x403a0098
 12068              	.set CYREG_SAR_CHAN_CONFIG7, 0x403a009c
 12069              	.set CYREG_SAR_CHAN_CONFIG8, 0x403a00a0
 12070              	.set CYREG_SAR_CHAN_CONFIG9, 0x403a00a4
 12071              	.set CYREG_SAR_CHAN_CONFIG10, 0x403a00a8
 12072              	.set CYREG_SAR_CHAN_CONFIG11, 0x403a00ac
 12073              	.set CYREG_SAR_CHAN_CONFIG12, 0x403a00b0
 12074              	.set CYREG_SAR_CHAN_CONFIG13, 0x403a00b4
 12075              	.set CYREG_SAR_CHAN_CONFIG14, 0x403a00b8
 12076              	.set CYREG_SAR_CHAN_CONFIG15, 0x403a00bc
 12077              	.set CYREG_SAR_CHAN_WORK0, 0x403a0100
 12078              	.set CYFLD_SAR_WORK__OFFSET, 0x00000000
 12079              	.set CYFLD_SAR_WORK__SIZE, 0x00000010
 12080              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__OFFSET, 0x0000001f
 12081              	.set CYFLD_SAR_CHAN_WORK_VALID_MIR__SIZE, 0x00000001
 12082              	.set CYREG_SAR_CHAN_WORK1, 0x403a0104
 12083              	.set CYREG_SAR_CHAN_WORK2, 0x403a0108
 12084              	.set CYREG_SAR_CHAN_WORK3, 0x403a010c
 12085              	.set CYREG_SAR_CHAN_WORK4, 0x403a0110
 12086              	.set CYREG_SAR_CHAN_WORK5, 0x403a0114
 12087              	.set CYREG_SAR_CHAN_WORK6, 0x403a0118
 12088              	.set CYREG_SAR_CHAN_WORK7, 0x403a011c
 12089              	.set CYREG_SAR_CHAN_WORK8, 0x403a0120
 12090              	.set CYREG_SAR_CHAN_WORK9, 0x403a0124
 12091              	.set CYREG_SAR_CHAN_WORK10, 0x403a0128
 12092              	.set CYREG_SAR_CHAN_WORK11, 0x403a012c
 12093              	.set CYREG_SAR_CHAN_WORK12, 0x403a0130
 12094              	.set CYREG_SAR_CHAN_WORK13, 0x403a0134
 12095              	.set CYREG_SAR_CHAN_WORK14, 0x403a0138
 12096              	.set CYREG_SAR_CHAN_WORK15, 0x403a013c
 12097              	.set CYREG_SAR_CHAN_RESULT0, 0x403a0180
 12098              	.set CYFLD_SAR_RESULT__OFFSET, 0x00000000
 12099              	.set CYFLD_SAR_RESULT__SIZE, 0x00000010
 12100              	.set CYFLD_SAR_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 12101              	.set CYFLD_SAR_SATURATE_INTR_MIR__SIZE, 0x00000001
 12102              	.set CYFLD_SAR_RANGE_INTR_MIR__OFFSET, 0x0000001e
 12103              	.set CYFLD_SAR_RANGE_INTR_MIR__SIZE, 0x00000001
 12104              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__OFFSET, 0x0000001f
 12105              	.set CYFLD_SAR_CHAN_RESULT_VALID_MIR__SIZE, 0x00000001
 12106              	.set CYREG_SAR_CHAN_RESULT1, 0x403a0184
 12107              	.set CYREG_SAR_CHAN_RESULT2, 0x403a0188
 12108              	.set CYREG_SAR_CHAN_RESULT3, 0x403a018c
 12109              	.set CYREG_SAR_CHAN_RESULT4, 0x403a0190
 12110              	.set CYREG_SAR_CHAN_RESULT5, 0x403a0194
 12111              	.set CYREG_SAR_CHAN_RESULT6, 0x403a0198
 12112              	.set CYREG_SAR_CHAN_RESULT7, 0x403a019c
 12113              	.set CYREG_SAR_CHAN_RESULT8, 0x403a01a0
 12114              	.set CYREG_SAR_CHAN_RESULT9, 0x403a01a4
 12115              	.set CYREG_SAR_CHAN_RESULT10, 0x403a01a8
 12116              	.set CYREG_SAR_CHAN_RESULT11, 0x403a01ac
 12117              	.set CYREG_SAR_CHAN_RESULT12, 0x403a01b0
 12118              	.set CYREG_SAR_CHAN_RESULT13, 0x403a01b4
 12119              	.set CYREG_SAR_CHAN_RESULT14, 0x403a01b8
 12120              	.set CYREG_SAR_CHAN_RESULT15, 0x403a01bc
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 214


 12121              	.set CYREG_SAR_CHAN_WORK_VALID, 0x403a0200
 12122              	.set CYFLD_SAR_CHAN_WORK_VALID__OFFSET, 0x00000000
 12123              	.set CYFLD_SAR_CHAN_WORK_VALID__SIZE, 0x00000010
 12124              	.set CYREG_SAR_CHAN_RESULT_VALID, 0x403a0204
 12125              	.set CYFLD_SAR_CHAN_RESULT_VALID__OFFSET, 0x00000000
 12126              	.set CYFLD_SAR_CHAN_RESULT_VALID__SIZE, 0x00000010
 12127              	.set CYREG_SAR_STATUS, 0x403a0208
 12128              	.set CYFLD_SAR_CUR_CHAN__OFFSET, 0x00000000
 12129              	.set CYFLD_SAR_CUR_CHAN__SIZE, 0x00000005
 12130              	.set CYFLD_SAR_SW_VREF_NEG__OFFSET, 0x0000001e
 12131              	.set CYFLD_SAR_SW_VREF_NEG__SIZE, 0x00000001
 12132              	.set CYFLD_SAR_BUSY__OFFSET, 0x0000001f
 12133              	.set CYFLD_SAR_BUSY__SIZE, 0x00000001
 12134              	.set CYREG_SAR_AVG_STAT, 0x403a020c
 12135              	.set CYFLD_SAR_CUR_AVG_ACCU__OFFSET, 0x00000000
 12136              	.set CYFLD_SAR_CUR_AVG_ACCU__SIZE, 0x00000014
 12137              	.set CYFLD_SAR_CUR_AVG_CNT__OFFSET, 0x00000018
 12138              	.set CYFLD_SAR_CUR_AVG_CNT__SIZE, 0x00000008
 12139              	.set CYREG_SAR_INTR, 0x403a0210
 12140              	.set CYFLD_SAR_EOS_INTR__OFFSET, 0x00000000
 12141              	.set CYFLD_SAR_EOS_INTR__SIZE, 0x00000001
 12142              	.set CYFLD_SAR_OVERFLOW_INTR__OFFSET, 0x00000001
 12143              	.set CYFLD_SAR_OVERFLOW_INTR__SIZE, 0x00000001
 12144              	.set CYFLD_SAR_FW_COLLISION_INTR__OFFSET, 0x00000002
 12145              	.set CYFLD_SAR_FW_COLLISION_INTR__SIZE, 0x00000001
 12146              	.set CYFLD_SAR_DSI_COLLISION_INTR__OFFSET, 0x00000003
 12147              	.set CYFLD_SAR_DSI_COLLISION_INTR__SIZE, 0x00000001
 12148              	.set CYFLD_SAR_INJ_EOC_INTR__OFFSET, 0x00000004
 12149              	.set CYFLD_SAR_INJ_EOC_INTR__SIZE, 0x00000001
 12150              	.set CYFLD_SAR_INJ_SATURATE_INTR__OFFSET, 0x00000005
 12151              	.set CYFLD_SAR_INJ_SATURATE_INTR__SIZE, 0x00000001
 12152              	.set CYFLD_SAR_INJ_RANGE_INTR__OFFSET, 0x00000006
 12153              	.set CYFLD_SAR_INJ_RANGE_INTR__SIZE, 0x00000001
 12154              	.set CYFLD_SAR_INJ_COLLISION_INTR__OFFSET, 0x00000007
 12155              	.set CYFLD_SAR_INJ_COLLISION_INTR__SIZE, 0x00000001
 12156              	.set CYREG_SAR_INTR_SET, 0x403a0214
 12157              	.set CYFLD_SAR_EOS_SET__OFFSET, 0x00000000
 12158              	.set CYFLD_SAR_EOS_SET__SIZE, 0x00000001
 12159              	.set CYFLD_SAR_OVERFLOW_SET__OFFSET, 0x00000001
 12160              	.set CYFLD_SAR_OVERFLOW_SET__SIZE, 0x00000001
 12161              	.set CYFLD_SAR_FW_COLLISION_SET__OFFSET, 0x00000002
 12162              	.set CYFLD_SAR_FW_COLLISION_SET__SIZE, 0x00000001
 12163              	.set CYFLD_SAR_DSI_COLLISION_SET__OFFSET, 0x00000003
 12164              	.set CYFLD_SAR_DSI_COLLISION_SET__SIZE, 0x00000001
 12165              	.set CYFLD_SAR_INJ_EOC_SET__OFFSET, 0x00000004
 12166              	.set CYFLD_SAR_INJ_EOC_SET__SIZE, 0x00000001
 12167              	.set CYFLD_SAR_INJ_SATURATE_SET__OFFSET, 0x00000005
 12168              	.set CYFLD_SAR_INJ_SATURATE_SET__SIZE, 0x00000001
 12169              	.set CYFLD_SAR_INJ_RANGE_SET__OFFSET, 0x00000006
 12170              	.set CYFLD_SAR_INJ_RANGE_SET__SIZE, 0x00000001
 12171              	.set CYFLD_SAR_INJ_COLLISION_SET__OFFSET, 0x00000007
 12172              	.set CYFLD_SAR_INJ_COLLISION_SET__SIZE, 0x00000001
 12173              	.set CYREG_SAR_INTR_MASK, 0x403a0218
 12174              	.set CYFLD_SAR_EOS_MASK__OFFSET, 0x00000000
 12175              	.set CYFLD_SAR_EOS_MASK__SIZE, 0x00000001
 12176              	.set CYFLD_SAR_OVERFLOW_MASK__OFFSET, 0x00000001
 12177              	.set CYFLD_SAR_OVERFLOW_MASK__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 215


 12178              	.set CYFLD_SAR_FW_COLLISION_MASK__OFFSET, 0x00000002
 12179              	.set CYFLD_SAR_FW_COLLISION_MASK__SIZE, 0x00000001
 12180              	.set CYFLD_SAR_DSI_COLLISION_MASK__OFFSET, 0x00000003
 12181              	.set CYFLD_SAR_DSI_COLLISION_MASK__SIZE, 0x00000001
 12182              	.set CYFLD_SAR_INJ_EOC_MASK__OFFSET, 0x00000004
 12183              	.set CYFLD_SAR_INJ_EOC_MASK__SIZE, 0x00000001
 12184              	.set CYFLD_SAR_INJ_SATURATE_MASK__OFFSET, 0x00000005
 12185              	.set CYFLD_SAR_INJ_SATURATE_MASK__SIZE, 0x00000001
 12186              	.set CYFLD_SAR_INJ_RANGE_MASK__OFFSET, 0x00000006
 12187              	.set CYFLD_SAR_INJ_RANGE_MASK__SIZE, 0x00000001
 12188              	.set CYFLD_SAR_INJ_COLLISION_MASK__OFFSET, 0x00000007
 12189              	.set CYFLD_SAR_INJ_COLLISION_MASK__SIZE, 0x00000001
 12190              	.set CYREG_SAR_INTR_MASKED, 0x403a021c
 12191              	.set CYFLD_SAR_EOS_MASKED__OFFSET, 0x00000000
 12192              	.set CYFLD_SAR_EOS_MASKED__SIZE, 0x00000001
 12193              	.set CYFLD_SAR_OVERFLOW_MASKED__OFFSET, 0x00000001
 12194              	.set CYFLD_SAR_OVERFLOW_MASKED__SIZE, 0x00000001
 12195              	.set CYFLD_SAR_FW_COLLISION_MASKED__OFFSET, 0x00000002
 12196              	.set CYFLD_SAR_FW_COLLISION_MASKED__SIZE, 0x00000001
 12197              	.set CYFLD_SAR_DSI_COLLISION_MASKED__OFFSET, 0x00000003
 12198              	.set CYFLD_SAR_DSI_COLLISION_MASKED__SIZE, 0x00000001
 12199              	.set CYFLD_SAR_INJ_EOC_MASKED__OFFSET, 0x00000004
 12200              	.set CYFLD_SAR_INJ_EOC_MASKED__SIZE, 0x00000001
 12201              	.set CYFLD_SAR_INJ_SATURATE_MASKED__OFFSET, 0x00000005
 12202              	.set CYFLD_SAR_INJ_SATURATE_MASKED__SIZE, 0x00000001
 12203              	.set CYFLD_SAR_INJ_RANGE_MASKED__OFFSET, 0x00000006
 12204              	.set CYFLD_SAR_INJ_RANGE_MASKED__SIZE, 0x00000001
 12205              	.set CYFLD_SAR_INJ_COLLISION_MASKED__OFFSET, 0x00000007
 12206              	.set CYFLD_SAR_INJ_COLLISION_MASKED__SIZE, 0x00000001
 12207              	.set CYREG_SAR_SATURATE_INTR, 0x403a0220
 12208              	.set CYFLD_SAR_SATURATE_INTR__OFFSET, 0x00000000
 12209              	.set CYFLD_SAR_SATURATE_INTR__SIZE, 0x00000010
 12210              	.set CYREG_SAR_SATURATE_INTR_SET, 0x403a0224
 12211              	.set CYFLD_SAR_SATURATE_SET__OFFSET, 0x00000000
 12212              	.set CYFLD_SAR_SATURATE_SET__SIZE, 0x00000010
 12213              	.set CYREG_SAR_SATURATE_INTR_MASK, 0x403a0228
 12214              	.set CYFLD_SAR_SATURATE_MASK__OFFSET, 0x00000000
 12215              	.set CYFLD_SAR_SATURATE_MASK__SIZE, 0x00000010
 12216              	.set CYREG_SAR_SATURATE_INTR_MASKED, 0x403a022c
 12217              	.set CYFLD_SAR_SATURATE_MASKED__OFFSET, 0x00000000
 12218              	.set CYFLD_SAR_SATURATE_MASKED__SIZE, 0x00000010
 12219              	.set CYREG_SAR_RANGE_INTR, 0x403a0230
 12220              	.set CYFLD_SAR_RANGE_INTR__OFFSET, 0x00000000
 12221              	.set CYFLD_SAR_RANGE_INTR__SIZE, 0x00000010
 12222              	.set CYREG_SAR_RANGE_INTR_SET, 0x403a0234
 12223              	.set CYFLD_SAR_RANGE_SET__OFFSET, 0x00000000
 12224              	.set CYFLD_SAR_RANGE_SET__SIZE, 0x00000010
 12225              	.set CYREG_SAR_RANGE_INTR_MASK, 0x403a0238
 12226              	.set CYFLD_SAR_RANGE_MASK__OFFSET, 0x00000000
 12227              	.set CYFLD_SAR_RANGE_MASK__SIZE, 0x00000010
 12228              	.set CYREG_SAR_RANGE_INTR_MASKED, 0x403a023c
 12229              	.set CYFLD_SAR_RANGE_MASKED__OFFSET, 0x00000000
 12230              	.set CYFLD_SAR_RANGE_MASKED__SIZE, 0x00000010
 12231              	.set CYREG_SAR_INTR_CAUSE, 0x403a0240
 12232              	.set CYFLD_SAR_EOS_MASKED_MIR__OFFSET, 0x00000000
 12233              	.set CYFLD_SAR_EOS_MASKED_MIR__SIZE, 0x00000001
 12234              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__OFFSET, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 216


 12235              	.set CYFLD_SAR_OVERFLOW_MASKED_MIR__SIZE, 0x00000001
 12236              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__OFFSET, 0x00000002
 12237              	.set CYFLD_SAR_FW_COLLISION_MASKED_MIR__SIZE, 0x00000001
 12238              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__OFFSET, 0x00000003
 12239              	.set CYFLD_SAR_DSI_COLLISION_MASKED_MIR__SIZE, 0x00000001
 12240              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__OFFSET, 0x00000004
 12241              	.set CYFLD_SAR_INJ_EOC_MASKED_MIR__SIZE, 0x00000001
 12242              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__OFFSET, 0x00000005
 12243              	.set CYFLD_SAR_INJ_SATURATE_MASKED_MIR__SIZE, 0x00000001
 12244              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__OFFSET, 0x00000006
 12245              	.set CYFLD_SAR_INJ_RANGE_MASKED_MIR__SIZE, 0x00000001
 12246              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__OFFSET, 0x00000007
 12247              	.set CYFLD_SAR_INJ_COLLISION_MASKED_MIR__SIZE, 0x00000001
 12248              	.set CYFLD_SAR_SATURATE_MASKED_RED__OFFSET, 0x0000001e
 12249              	.set CYFLD_SAR_SATURATE_MASKED_RED__SIZE, 0x00000001
 12250              	.set CYFLD_SAR_RANGE_MASKED_RED__OFFSET, 0x0000001f
 12251              	.set CYFLD_SAR_RANGE_MASKED_RED__SIZE, 0x00000001
 12252              	.set CYREG_SAR_INJ_CHAN_CONFIG, 0x403a0280
 12253              	.set CYFLD_SAR_INJ_PIN_ADDR__OFFSET, 0x00000000
 12254              	.set CYFLD_SAR_INJ_PIN_ADDR__SIZE, 0x00000003
 12255              	.set CYFLD_SAR_INJ_PORT_ADDR__OFFSET, 0x00000004
 12256              	.set CYFLD_SAR_INJ_PORT_ADDR__SIZE, 0x00000003
 12257              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX, 0x00000000
 12258              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB0, 0x00000001
 12259              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB1, 0x00000002
 12260              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB2, 0x00000003
 12261              	.set CYVAL_SAR_INJ_PORT_ADDR_CTB3, 0x00000004
 12262              	.set CYVAL_SAR_INJ_PORT_ADDR_AROUTE_VIRT, 0x00000006
 12263              	.set CYVAL_SAR_INJ_PORT_ADDR_SARMUX_VIRT, 0x00000007
 12264              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__OFFSET, 0x00000008
 12265              	.set CYFLD_SAR_INJ_DIFFERENTIAL_EN__SIZE, 0x00000001
 12266              	.set CYFLD_SAR_INJ_RESOLUTION__OFFSET, 0x00000009
 12267              	.set CYFLD_SAR_INJ_RESOLUTION__SIZE, 0x00000001
 12268              	.set CYVAL_SAR_INJ_RESOLUTION_12B, 0x00000000
 12269              	.set CYVAL_SAR_INJ_RESOLUTION_SUBRES, 0x00000001
 12270              	.set CYFLD_SAR_INJ_AVG_EN__OFFSET, 0x0000000a
 12271              	.set CYFLD_SAR_INJ_AVG_EN__SIZE, 0x00000001
 12272              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__OFFSET, 0x0000000c
 12273              	.set CYFLD_SAR_INJ_SAMPLE_TIME_SEL__SIZE, 0x00000002
 12274              	.set CYFLD_SAR_INJ_TAILGATING__OFFSET, 0x0000001e
 12275              	.set CYFLD_SAR_INJ_TAILGATING__SIZE, 0x00000001
 12276              	.set CYFLD_SAR_INJ_START_EN__OFFSET, 0x0000001f
 12277              	.set CYFLD_SAR_INJ_START_EN__SIZE, 0x00000001
 12278              	.set CYREG_SAR_INJ_RESULT, 0x403a0290
 12279              	.set CYFLD_SAR_INJ_RESULT__OFFSET, 0x00000000
 12280              	.set CYFLD_SAR_INJ_RESULT__SIZE, 0x00000010
 12281              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__OFFSET, 0x0000001c
 12282              	.set CYFLD_SAR_INJ_COLLISION_INTR_MIR__SIZE, 0x00000001
 12283              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__OFFSET, 0x0000001d
 12284              	.set CYFLD_SAR_INJ_SATURATE_INTR_MIR__SIZE, 0x00000001
 12285              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__OFFSET, 0x0000001e
 12286              	.set CYFLD_SAR_INJ_RANGE_INTR_MIR__SIZE, 0x00000001
 12287              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__OFFSET, 0x0000001f
 12288              	.set CYFLD_SAR_INJ_EOC_INTR_MIR__SIZE, 0x00000001
 12289              	.set CYREG_SAR_MUX_SWITCH0, 0x403a0300
 12290              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__OFFSET, 0x00000000
 12291              	.set CYFLD_SAR_MUX_FW_P0_VPLUS__SIZE, 0x00000001
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 217


 12292              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__OFFSET, 0x00000001
 12293              	.set CYFLD_SAR_MUX_FW_P1_VPLUS__SIZE, 0x00000001
 12294              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__OFFSET, 0x00000002
 12295              	.set CYFLD_SAR_MUX_FW_P2_VPLUS__SIZE, 0x00000001
 12296              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__OFFSET, 0x00000003
 12297              	.set CYFLD_SAR_MUX_FW_P3_VPLUS__SIZE, 0x00000001
 12298              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__OFFSET, 0x00000004
 12299              	.set CYFLD_SAR_MUX_FW_P4_VPLUS__SIZE, 0x00000001
 12300              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__OFFSET, 0x00000005
 12301              	.set CYFLD_SAR_MUX_FW_P5_VPLUS__SIZE, 0x00000001
 12302              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__OFFSET, 0x00000006
 12303              	.set CYFLD_SAR_MUX_FW_P6_VPLUS__SIZE, 0x00000001
 12304              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__OFFSET, 0x00000007
 12305              	.set CYFLD_SAR_MUX_FW_P7_VPLUS__SIZE, 0x00000001
 12306              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__OFFSET, 0x00000008
 12307              	.set CYFLD_SAR_MUX_FW_P0_VMINUS__SIZE, 0x00000001
 12308              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__OFFSET, 0x00000009
 12309              	.set CYFLD_SAR_MUX_FW_P1_VMINUS__SIZE, 0x00000001
 12310              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__OFFSET, 0x0000000a
 12311              	.set CYFLD_SAR_MUX_FW_P2_VMINUS__SIZE, 0x00000001
 12312              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__OFFSET, 0x0000000b
 12313              	.set CYFLD_SAR_MUX_FW_P3_VMINUS__SIZE, 0x00000001
 12314              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__OFFSET, 0x0000000c
 12315              	.set CYFLD_SAR_MUX_FW_P4_VMINUS__SIZE, 0x00000001
 12316              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__OFFSET, 0x0000000d
 12317              	.set CYFLD_SAR_MUX_FW_P5_VMINUS__SIZE, 0x00000001
 12318              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__OFFSET, 0x0000000e
 12319              	.set CYFLD_SAR_MUX_FW_P6_VMINUS__SIZE, 0x00000001
 12320              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__OFFSET, 0x0000000f
 12321              	.set CYFLD_SAR_MUX_FW_P7_VMINUS__SIZE, 0x00000001
 12322              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__OFFSET, 0x00000010
 12323              	.set CYFLD_SAR_MUX_FW_VSSA_VMINUS__SIZE, 0x00000001
 12324              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__OFFSET, 0x00000011
 12325              	.set CYFLD_SAR_MUX_FW_TEMP_VPLUS__SIZE, 0x00000001
 12326              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__OFFSET, 0x00000012
 12327              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VPLUS__SIZE, 0x00000001
 12328              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__OFFSET, 0x00000013
 12329              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VPLUS__SIZE, 0x00000001
 12330              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__OFFSET, 0x00000014
 12331              	.set CYFLD_SAR_MUX_FW_AMUXBUSA_VMINUS__SIZE, 0x00000001
 12332              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__OFFSET, 0x00000015
 12333              	.set CYFLD_SAR_MUX_FW_AMUXBUSB_VMINUS__SIZE, 0x00000001
 12334              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__OFFSET, 0x00000016
 12335              	.set CYFLD_SAR_MUX_FW_SARBUS0_VPLUS__SIZE, 0x00000001
 12336              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__OFFSET, 0x00000017
 12337              	.set CYFLD_SAR_MUX_FW_SARBUS1_VPLUS__SIZE, 0x00000001
 12338              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__OFFSET, 0x00000018
 12339              	.set CYFLD_SAR_MUX_FW_SARBUS0_VMINUS__SIZE, 0x00000001
 12340              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__OFFSET, 0x00000019
 12341              	.set CYFLD_SAR_MUX_FW_SARBUS1_VMINUS__SIZE, 0x00000001
 12342              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__OFFSET, 0x0000001a
 12343              	.set CYFLD_SAR_MUX_FW_P4_COREIO0__SIZE, 0x00000001
 12344              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__OFFSET, 0x0000001b
 12345              	.set CYFLD_SAR_MUX_FW_P5_COREIO1__SIZE, 0x00000001
 12346              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__OFFSET, 0x0000001c
 12347              	.set CYFLD_SAR_MUX_FW_P6_COREIO2__SIZE, 0x00000001
 12348              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__OFFSET, 0x0000001d
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 218


 12349              	.set CYFLD_SAR_MUX_FW_P7_COREIO3__SIZE, 0x00000001
 12350              	.set CYREG_SAR_MUX_SWITCH_CLEAR0, 0x403a0304
 12351              	.set CYREG_SAR_MUX_SWITCH1, 0x403a0308
 12352              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__OFFSET, 0x00000000
 12353              	.set CYFLD_SAR_MUX_FW_P4_DFT_INP__SIZE, 0x00000001
 12354              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__OFFSET, 0x00000001
 12355              	.set CYFLD_SAR_MUX_FW_P5_DFT_INM__SIZE, 0x00000001
 12356              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__OFFSET, 0x00000002
 12357              	.set CYFLD_SAR_MUX_FW_ADFT0_SARBUS0__SIZE, 0x00000001
 12358              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__OFFSET, 0x00000003
 12359              	.set CYFLD_SAR_MUX_FW_ADFT1_SARBUS1__SIZE, 0x00000001
 12360              	.set CYREG_SAR_MUX_SWITCH_CLEAR1, 0x403a030c
 12361              	.set CYREG_SAR_MUX_SWITCH_HW_CTRL, 0x403a0340
 12362              	.set CYFLD_SAR_MUX_HW_CTRL_P0__OFFSET, 0x00000000
 12363              	.set CYFLD_SAR_MUX_HW_CTRL_P0__SIZE, 0x00000001
 12364              	.set CYFLD_SAR_MUX_HW_CTRL_P1__OFFSET, 0x00000001
 12365              	.set CYFLD_SAR_MUX_HW_CTRL_P1__SIZE, 0x00000001
 12366              	.set CYFLD_SAR_MUX_HW_CTRL_P2__OFFSET, 0x00000002
 12367              	.set CYFLD_SAR_MUX_HW_CTRL_P2__SIZE, 0x00000001
 12368              	.set CYFLD_SAR_MUX_HW_CTRL_P3__OFFSET, 0x00000003
 12369              	.set CYFLD_SAR_MUX_HW_CTRL_P3__SIZE, 0x00000001
 12370              	.set CYFLD_SAR_MUX_HW_CTRL_P4__OFFSET, 0x00000004
 12371              	.set CYFLD_SAR_MUX_HW_CTRL_P4__SIZE, 0x00000001
 12372              	.set CYFLD_SAR_MUX_HW_CTRL_P5__OFFSET, 0x00000005
 12373              	.set CYFLD_SAR_MUX_HW_CTRL_P5__SIZE, 0x00000001
 12374              	.set CYFLD_SAR_MUX_HW_CTRL_P6__OFFSET, 0x00000006
 12375              	.set CYFLD_SAR_MUX_HW_CTRL_P6__SIZE, 0x00000001
 12376              	.set CYFLD_SAR_MUX_HW_CTRL_P7__OFFSET, 0x00000007
 12377              	.set CYFLD_SAR_MUX_HW_CTRL_P7__SIZE, 0x00000001
 12378              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__OFFSET, 0x00000010
 12379              	.set CYFLD_SAR_MUX_HW_CTRL_VSSA__SIZE, 0x00000001
 12380              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__OFFSET, 0x00000011
 12381              	.set CYFLD_SAR_MUX_HW_CTRL_TEMP__SIZE, 0x00000001
 12382              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__OFFSET, 0x00000012
 12383              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSA__SIZE, 0x00000001
 12384              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__OFFSET, 0x00000013
 12385              	.set CYFLD_SAR_MUX_HW_CTRL_AMUXBUSB__SIZE, 0x00000001
 12386              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__OFFSET, 0x00000016
 12387              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS0__SIZE, 0x00000001
 12388              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__OFFSET, 0x00000017
 12389              	.set CYFLD_SAR_MUX_HW_CTRL_SARBUS1__SIZE, 0x00000001
 12390              	.set CYREG_SAR_MUX_SWITCH_STATUS, 0x403a0348
 12391              	.set CYREG_SAR_PUMP_CTRL, 0x403a0380
 12392              	.set CYFLD_SAR_CLOCK_SEL__OFFSET, 0x00000000
 12393              	.set CYFLD_SAR_CLOCK_SEL__SIZE, 0x00000001
 12394              	.set CYREG_SAR_ANA_TRIM, 0x403a0f00
 12395              	.set CYFLD_SAR_CAP_TRIM__OFFSET, 0x00000000
 12396              	.set CYFLD_SAR_CAP_TRIM__SIZE, 0x00000003
 12397              	.set CYFLD_SAR_TRIMUNIT__OFFSET, 0x00000003
 12398              	.set CYFLD_SAR_TRIMUNIT__SIZE, 0x00000001
 12399              	.set CYREG_SAR_WOUNDING, 0x403a0f04
 12400              	.set CYFLD_SAR_WOUND_RESOLUTION__OFFSET, 0x00000000
 12401              	.set CYFLD_SAR_WOUND_RESOLUTION__SIZE, 0x00000002
 12402              	.set CYVAL_SAR_WOUND_RESOLUTION_12BIT, 0x00000000
 12403              	.set CYVAL_SAR_WOUND_RESOLUTION_10BIT, 0x00000001
 12404              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT, 0x00000002
 12405              	.set CYVAL_SAR_WOUND_RESOLUTION_8BIT_TOO, 0x00000003
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 219


 12406              	.set CYDEV_PASS_BASE, 0x403f0000
 12407              	.set CYDEV_PASS_SIZE, 0x00010000
 12408              	.set CYREG_PASS_INTR_CAUSE, 0x403f0000
 12409              	.set CYFLD_PASS_CTB0_INT__OFFSET, 0x00000000
 12410              	.set CYFLD_PASS_CTB0_INT__SIZE, 0x00000001
 12411              	.set CYFLD_PASS_CTB1_INT__OFFSET, 0x00000001
 12412              	.set CYFLD_PASS_CTB1_INT__SIZE, 0x00000001
 12413              	.set CYREG_PASS_DFT_CTRL, 0x403f0030
 12414              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__OFFSET, 0x00000000
 12415              	.set CYFLD_PASS_DSAB_ADFT_RES_EN__SIZE, 0x00000001
 12416              	.set CYDEV_PASS_DSAB_BASE, 0x403f0e00
 12417              	.set CYDEV_PASS_DSAB_SIZE, 0x00000100
 12418              	.set CYREG_PASS_DSAB_DSAB_CTRL, 0x403f0e00
 12419              	.set CYFLD_PASS_DSAB_CURRENT_SEL__OFFSET, 0x00000000
 12420              	.set CYFLD_PASS_DSAB_CURRENT_SEL__SIZE, 0x00000006
 12421              	.set CYFLD_PASS_DSAB_SEL_OUT__OFFSET, 0x00000008
 12422              	.set CYFLD_PASS_DSAB_SEL_OUT__SIZE, 0x00000004
 12423              	.set CYFLD_PASS_DSAB_ENABLED__OFFSET, 0x0000001f
 12424              	.set CYFLD_PASS_DSAB_ENABLED__SIZE, 0x00000001
 12425              	.set CYREG_PASS_DSAB_DSAB_DFT, 0x403f0e04
 12426              	.set CYFLD_PASS_DSAB_EN_DFT__OFFSET, 0x00000000
 12427              	.set CYFLD_PASS_DSAB_EN_DFT__SIZE, 0x00000004
 12428              	.set CYREG_PASS_DSAB_TRIM, 0x403f0f00
 12429              	.set CYFLD_PASS_IBIAS_TRIM__OFFSET, 0x00000000
 12430              	.set CYFLD_PASS_IBIAS_TRIM__SIZE, 0x00000004
 12431              	.set CYDEV_CM0_BASE, 0xe0000000
 12432              	.set CYDEV_CM0_SIZE, 0x00100000
 12433              	.set CYREG_CM0_DWT_PID4, 0xe0001fd0
 12434              	.set CYFLD_CM0_VALUE__OFFSET, 0x00000000
 12435              	.set CYFLD_CM0_VALUE__SIZE, 0x00000020
 12436              	.set CYREG_CM0_DWT_PID0, 0xe0001fe0
 12437              	.set CYREG_CM0_DWT_PID1, 0xe0001fe4
 12438              	.set CYREG_CM0_DWT_PID2, 0xe0001fe8
 12439              	.set CYREG_CM0_DWT_PID3, 0xe0001fec
 12440              	.set CYREG_CM0_DWT_CID0, 0xe0001ff0
 12441              	.set CYREG_CM0_DWT_CID1, 0xe0001ff4
 12442              	.set CYREG_CM0_DWT_CID2, 0xe0001ff8
 12443              	.set CYREG_CM0_DWT_CID3, 0xe0001ffc
 12444              	.set CYREG_CM0_BP_PID4, 0xe0002fd0
 12445              	.set CYREG_CM0_BP_PID0, 0xe0002fe0
 12446              	.set CYREG_CM0_BP_PID1, 0xe0002fe4
 12447              	.set CYREG_CM0_BP_PID2, 0xe0002fe8
 12448              	.set CYREG_CM0_BP_PID3, 0xe0002fec
 12449              	.set CYREG_CM0_BP_CID0, 0xe0002ff0
 12450              	.set CYREG_CM0_BP_CID1, 0xe0002ff4
 12451              	.set CYREG_CM0_BP_CID2, 0xe0002ff8
 12452              	.set CYREG_CM0_BP_CID3, 0xe0002ffc
 12453              	.set CYREG_CM0_SYST_CSR, 0xe000e010
 12454              	.set CYFLD_CM0_ENABLE__OFFSET, 0x00000000
 12455              	.set CYFLD_CM0_ENABLE__SIZE, 0x00000001
 12456              	.set CYFLD_CM0_TICKINT__OFFSET, 0x00000001
 12457              	.set CYFLD_CM0_TICKINT__SIZE, 0x00000001
 12458              	.set CYFLD_CM0_CLKSOURCE__OFFSET, 0x00000002
 12459              	.set CYFLD_CM0_CLKSOURCE__SIZE, 0x00000001
 12460              	.set CYFLD_CM0_COUNTFLAG__OFFSET, 0x00000010
 12461              	.set CYFLD_CM0_COUNTFLAG__SIZE, 0x00000001
 12462              	.set CYREG_CM0_SYST_RVR, 0xe000e014
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 220


 12463              	.set CYFLD_CM0_RELOAD__OFFSET, 0x00000000
 12464              	.set CYFLD_CM0_RELOAD__SIZE, 0x00000018
 12465              	.set CYREG_CM0_SYST_CVR, 0xe000e018
 12466              	.set CYFLD_CM0_CURRENT__OFFSET, 0x00000000
 12467              	.set CYFLD_CM0_CURRENT__SIZE, 0x00000018
 12468              	.set CYREG_CM0_SYST_CALIB, 0xe000e01c
 12469              	.set CYFLD_CM0_TENMS__OFFSET, 0x00000000
 12470              	.set CYFLD_CM0_TENMS__SIZE, 0x00000018
 12471              	.set CYFLD_CM0_SKEW__OFFSET, 0x0000001e
 12472              	.set CYFLD_CM0_SKEW__SIZE, 0x00000001
 12473              	.set CYFLD_CM0_NOREF__OFFSET, 0x0000001f
 12474              	.set CYFLD_CM0_NOREF__SIZE, 0x00000001
 12475              	.set CYREG_CM0_ISER, 0xe000e100
 12476              	.set CYFLD_CM0_SETENA__OFFSET, 0x00000000
 12477              	.set CYFLD_CM0_SETENA__SIZE, 0x00000020
 12478              	.set CYREG_CM0_ICER, 0xe000e180
 12479              	.set CYFLD_CM0_CLRENA__OFFSET, 0x00000000
 12480              	.set CYFLD_CM0_CLRENA__SIZE, 0x00000020
 12481              	.set CYREG_CM0_ISPR, 0xe000e200
 12482              	.set CYFLD_CM0_SETPEND__OFFSET, 0x00000000
 12483              	.set CYFLD_CM0_SETPEND__SIZE, 0x00000020
 12484              	.set CYREG_CM0_ICPR, 0xe000e280
 12485              	.set CYFLD_CM0_CLRPEND__OFFSET, 0x00000000
 12486              	.set CYFLD_CM0_CLRPEND__SIZE, 0x00000020
 12487              	.set CYREG_CM0_IPR0, 0xe000e400
 12488              	.set CYFLD_CM0_PRI_N0__OFFSET, 0x00000006
 12489              	.set CYFLD_CM0_PRI_N0__SIZE, 0x00000002
 12490              	.set CYFLD_CM0_PRI_N1__OFFSET, 0x0000000e
 12491              	.set CYFLD_CM0_PRI_N1__SIZE, 0x00000002
 12492              	.set CYFLD_CM0_PRI_N2__OFFSET, 0x00000016
 12493              	.set CYFLD_CM0_PRI_N2__SIZE, 0x00000002
 12494              	.set CYFLD_CM0_PRI_N3__OFFSET, 0x0000001e
 12495              	.set CYFLD_CM0_PRI_N3__SIZE, 0x00000002
 12496              	.set CYREG_CM0_IPR1, 0xe000e404
 12497              	.set CYREG_CM0_IPR2, 0xe000e408
 12498              	.set CYREG_CM0_IPR3, 0xe000e40c
 12499              	.set CYREG_CM0_IPR4, 0xe000e410
 12500              	.set CYREG_CM0_IPR5, 0xe000e414
 12501              	.set CYREG_CM0_IPR6, 0xe000e418
 12502              	.set CYREG_CM0_IPR7, 0xe000e41c
 12503              	.set CYREG_CM0_CPUID, 0xe000ed00
 12504              	.set CYFLD_CM0_REVISION__OFFSET, 0x00000000
 12505              	.set CYFLD_CM0_REVISION__SIZE, 0x00000004
 12506              	.set CYFLD_CM0_PARTNO__OFFSET, 0x00000004
 12507              	.set CYFLD_CM0_PARTNO__SIZE, 0x0000000c
 12508              	.set CYFLD_CM0_CONSTANT__OFFSET, 0x00000010
 12509              	.set CYFLD_CM0_CONSTANT__SIZE, 0x00000004
 12510              	.set CYFLD_CM0_VARIANT__OFFSET, 0x00000014
 12511              	.set CYFLD_CM0_VARIANT__SIZE, 0x00000004
 12512              	.set CYFLD_CM0_IMPLEMENTER__OFFSET, 0x00000018
 12513              	.set CYFLD_CM0_IMPLEMENTER__SIZE, 0x00000008
 12514              	.set CYREG_CM0_ICSR, 0xe000ed04
 12515              	.set CYFLD_CM0_VECTACTIVE__OFFSET, 0x00000000
 12516              	.set CYFLD_CM0_VECTACTIVE__SIZE, 0x00000009
 12517              	.set CYFLD_CM0_VECTPENDING__OFFSET, 0x0000000c
 12518              	.set CYFLD_CM0_VECTPENDING__SIZE, 0x00000009
 12519              	.set CYFLD_CM0_ISRPENDING__OFFSET, 0x00000016
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 221


 12520              	.set CYFLD_CM0_ISRPENDING__SIZE, 0x00000001
 12521              	.set CYFLD_CM0_ISRPREEMPT__OFFSET, 0x00000017
 12522              	.set CYFLD_CM0_ISRPREEMPT__SIZE, 0x00000001
 12523              	.set CYFLD_CM0_PENDSTCLR__OFFSET, 0x00000019
 12524              	.set CYFLD_CM0_PENDSTCLR__SIZE, 0x00000001
 12525              	.set CYFLD_CM0_PENDSTSETb__OFFSET, 0x0000001a
 12526              	.set CYFLD_CM0_PENDSTSETb__SIZE, 0x00000001
 12527              	.set CYFLD_CM0_PENDSVCLR__OFFSET, 0x0000001b
 12528              	.set CYFLD_CM0_PENDSVCLR__SIZE, 0x00000001
 12529              	.set CYFLD_CM0_PENDSVSET__OFFSET, 0x0000001c
 12530              	.set CYFLD_CM0_PENDSVSET__SIZE, 0x00000001
 12531              	.set CYFLD_CM0_NMIPENDSET__OFFSET, 0x0000001f
 12532              	.set CYFLD_CM0_NMIPENDSET__SIZE, 0x00000001
 12533              	.set CYREG_CM0_AIRCR, 0xe000ed0c
 12534              	.set CYFLD_CM0_VECTCLRACTIVE__OFFSET, 0x00000001
 12535              	.set CYFLD_CM0_VECTCLRACTIVE__SIZE, 0x00000001
 12536              	.set CYFLD_CM0_SYSRESETREQ__OFFSET, 0x00000002
 12537              	.set CYFLD_CM0_SYSRESETREQ__SIZE, 0x00000001
 12538              	.set CYFLD_CM0_ENDIANNESS__OFFSET, 0x0000000f
 12539              	.set CYFLD_CM0_ENDIANNESS__SIZE, 0x00000001
 12540              	.set CYFLD_CM0_VECTKEY__OFFSET, 0x00000010
 12541              	.set CYFLD_CM0_VECTKEY__SIZE, 0x00000010
 12542              	.set CYREG_CM0_SCR, 0xe000ed10
 12543              	.set CYFLD_CM0_SLEEPONEXIT__OFFSET, 0x00000001
 12544              	.set CYFLD_CM0_SLEEPONEXIT__SIZE, 0x00000001
 12545              	.set CYFLD_CM0_SLEEPDEEP__OFFSET, 0x00000002
 12546              	.set CYFLD_CM0_SLEEPDEEP__SIZE, 0x00000001
 12547              	.set CYFLD_CM0_SEVONPEND__OFFSET, 0x00000004
 12548              	.set CYFLD_CM0_SEVONPEND__SIZE, 0x00000001
 12549              	.set CYREG_CM0_CCR, 0xe000ed14
 12550              	.set CYFLD_CM0_UNALIGN_TRP__OFFSET, 0x00000003
 12551              	.set CYFLD_CM0_UNALIGN_TRP__SIZE, 0x00000001
 12552              	.set CYFLD_CM0_STKALIGN__OFFSET, 0x00000009
 12553              	.set CYFLD_CM0_STKALIGN__SIZE, 0x00000001
 12554              	.set CYREG_CM0_SHPR2, 0xe000ed1c
 12555              	.set CYFLD_CM0_PRI_11__OFFSET, 0x0000001e
 12556              	.set CYFLD_CM0_PRI_11__SIZE, 0x00000002
 12557              	.set CYREG_CM0_SHPR3, 0xe000ed20
 12558              	.set CYFLD_CM0_PRI_14__OFFSET, 0x00000016
 12559              	.set CYFLD_CM0_PRI_14__SIZE, 0x00000002
 12560              	.set CYFLD_CM0_PRI_15__OFFSET, 0x0000001e
 12561              	.set CYFLD_CM0_PRI_15__SIZE, 0x00000002
 12562              	.set CYREG_CM0_SHCSR, 0xe000ed24
 12563              	.set CYFLD_CM0_SVCALLPENDED__OFFSET, 0x0000000f
 12564              	.set CYFLD_CM0_SVCALLPENDED__SIZE, 0x00000001
 12565              	.set CYREG_CM0_SCS_PID4, 0xe000efd0
 12566              	.set CYREG_CM0_SCS_PID0, 0xe000efe0
 12567              	.set CYREG_CM0_SCS_PID1, 0xe000efe4
 12568              	.set CYREG_CM0_SCS_PID2, 0xe000efe8
 12569              	.set CYREG_CM0_SCS_PID3, 0xe000efec
 12570              	.set CYREG_CM0_SCS_CID0, 0xe000eff0
 12571              	.set CYREG_CM0_SCS_CID1, 0xe000eff4
 12572              	.set CYREG_CM0_SCS_CID2, 0xe000eff8
 12573              	.set CYREG_CM0_SCS_CID3, 0xe000effc
 12574              	.set CYREG_CM0_ROM_SCS, 0xe00ff000
 12575              	.set CYREG_CM0_ROM_DWT, 0xe00ff004
 12576              	.set CYREG_CM0_ROM_BPU, 0xe00ff008
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 222


 12577              	.set CYREG_CM0_ROM_END, 0xe00ff00c
 12578              	.set CYREG_CM0_ROM_CSMT, 0xe00fffcc
 12579              	.set CYREG_CM0_ROM_PID4, 0xe00fffd0
 12580              	.set CYREG_CM0_ROM_PID0, 0xe00fffe0
 12581              	.set CYREG_CM0_ROM_PID1, 0xe00fffe4
 12582              	.set CYREG_CM0_ROM_PID2, 0xe00fffe8
 12583              	.set CYREG_CM0_ROM_PID3, 0xe00fffec
 12584              	.set CYREG_CM0_ROM_CID0, 0xe00ffff0
 12585              	.set CYREG_CM0_ROM_CID1, 0xe00ffff4
 12586              	.set CYREG_CM0_ROM_CID2, 0xe00ffff8
 12587              	.set CYREG_CM0_ROM_CID3, 0xe00ffffc
 12588              	.set CYDEV_ROMTABLE_BASE, 0xf0000000
 12589              	.set CYDEV_ROMTABLE_SIZE, 0x00001000
 12590              	.set CYREG_ROMTABLE_ADDR, 0xf0000000
 12591              	.set CYFLD_ROMTABLE_PRESENT__OFFSET, 0x00000000
 12592              	.set CYFLD_ROMTABLE_PRESENT__SIZE, 0x00000001
 12593              	.set CYFLD_ROMTABLE_FORMAT_32BIT__OFFSET, 0x00000001
 12594              	.set CYFLD_ROMTABLE_FORMAT_32BIT__SIZE, 0x00000001
 12595              	.set CYFLD_ROMTABLE_ADDR_OFFSET__OFFSET, 0x0000000c
 12596              	.set CYFLD_ROMTABLE_ADDR_OFFSET__SIZE, 0x00000014
 12597              	.set CYREG_ROMTABLE_DID, 0xf0000fcc
 12598              	.set CYFLD_ROMTABLE_VALUE__OFFSET, 0x00000000
 12599              	.set CYFLD_ROMTABLE_VALUE__SIZE, 0x00000020
 12600              	.set CYREG_ROMTABLE_PID4, 0xf0000fd0
 12601              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__OFFSET, 0x00000000
 12602              	.set CYFLD_ROMTABLE_JEP_CONTINUATION__SIZE, 0x00000004
 12603              	.set CYFLD_ROMTABLE_COUNT__OFFSET, 0x00000004
 12604              	.set CYFLD_ROMTABLE_COUNT__SIZE, 0x00000004
 12605              	.set CYREG_ROMTABLE_PID5, 0xf0000fd4
 12606              	.set CYREG_ROMTABLE_PID6, 0xf0000fd8
 12607              	.set CYREG_ROMTABLE_PID7, 0xf0000fdc
 12608              	.set CYREG_ROMTABLE_PID0, 0xf0000fe0
 12609              	.set CYFLD_ROMTABLE_PN_MIN__OFFSET, 0x00000000
 12610              	.set CYFLD_ROMTABLE_PN_MIN__SIZE, 0x00000008
 12611              	.set CYREG_ROMTABLE_PID1, 0xf0000fe4
 12612              	.set CYFLD_ROMTABLE_PN_MAJ__OFFSET, 0x00000000
 12613              	.set CYFLD_ROMTABLE_PN_MAJ__SIZE, 0x00000004
 12614              	.set CYFLD_ROMTABLE_JEPID_MIN__OFFSET, 0x00000004
 12615              	.set CYFLD_ROMTABLE_JEPID_MIN__SIZE, 0x00000004
 12616              	.set CYREG_ROMTABLE_PID2, 0xf0000fe8
 12617              	.set CYFLD_ROMTABLE_JEPID_MAJ__OFFSET, 0x00000000
 12618              	.set CYFLD_ROMTABLE_JEPID_MAJ__SIZE, 0x00000003
 12619              	.set CYFLD_ROMTABLE_REV__OFFSET, 0x00000004
 12620              	.set CYFLD_ROMTABLE_REV__SIZE, 0x00000004
 12621              	.set CYREG_ROMTABLE_PID3, 0xf0000fec
 12622              	.set CYFLD_ROMTABLE_CM__OFFSET, 0x00000000
 12623              	.set CYFLD_ROMTABLE_CM__SIZE, 0x00000004
 12624              	.set CYFLD_ROMTABLE_REV_AND__OFFSET, 0x00000004
 12625              	.set CYFLD_ROMTABLE_REV_AND__SIZE, 0x00000004
 12626              	.set CYREG_ROMTABLE_CID0, 0xf0000ff0
 12627              	.set CYREG_ROMTABLE_CID1, 0xf0000ff4
 12628              	.set CYREG_ROMTABLE_CID2, 0xf0000ff8
 12629              	.set CYREG_ROMTABLE_CID3, 0xf0000ffc
 12630              	.set CYDEV_FLS_SECTOR_SIZE, 0x00040000
 12631              	.set CYDEV_FLS_ROW_SIZE, 0x00000100
 12632              	.set CYREG_SFLASH_PROT_ROW00, CYREG_SFLASH_PROT_ROW0
 12633              	.set CYREG_SFLASH_PROT_ROW01, CYREG_SFLASH_PROT_ROW1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 223


 12634              	.set CYREG_SFLASH_PROT_ROW02, CYREG_SFLASH_PROT_ROW2
 12635              	.set CYREG_SFLASH_PROT_ROW03, CYREG_SFLASH_PROT_ROW3
 12636              	.set CYREG_SFLASH_PROT_ROW04, CYREG_SFLASH_PROT_ROW4
 12637              	.set CYREG_SFLASH_PROT_ROW05, CYREG_SFLASH_PROT_ROW5
 12638              	.set CYREG_SFLASH_PROT_ROW06, CYREG_SFLASH_PROT_ROW6
 12639              	.set CYREG_SFLASH_PROT_ROW07, CYREG_SFLASH_PROT_ROW7
 12640              	.set CYREG_SFLASH_PROT_ROW08, CYREG_SFLASH_PROT_ROW8
 12641              	.set CYREG_SFLASH_PROT_ROW09, CYREG_SFLASH_PROT_ROW9
 12642              	.set CYREG_SFLASH_AV_PAIRS_8B000, CYREG_SFLASH_AV_PAIRS_8B0
 12643              	.set CYREG_SFLASH_AV_PAIRS_8B001, CYREG_SFLASH_AV_PAIRS_8B1
 12644              	.set CYREG_SFLASH_AV_PAIRS_8B002, CYREG_SFLASH_AV_PAIRS_8B2
 12645              	.set CYREG_SFLASH_AV_PAIRS_8B003, CYREG_SFLASH_AV_PAIRS_8B3
 12646              	.set CYREG_SFLASH_AV_PAIRS_8B004, CYREG_SFLASH_AV_PAIRS_8B4
 12647              	.set CYREG_SFLASH_AV_PAIRS_8B005, CYREG_SFLASH_AV_PAIRS_8B5
 12648              	.set CYREG_SFLASH_AV_PAIRS_8B006, CYREG_SFLASH_AV_PAIRS_8B6
 12649              	.set CYREG_SFLASH_AV_PAIRS_8B007, CYREG_SFLASH_AV_PAIRS_8B7
 12650              	.set CYREG_SFLASH_AV_PAIRS_8B008, CYREG_SFLASH_AV_PAIRS_8B8
 12651              	.set CYREG_SFLASH_AV_PAIRS_8B009, CYREG_SFLASH_AV_PAIRS_8B9
 12652              	.set CYREG_SFLASH_AV_PAIRS_8B010, CYREG_SFLASH_AV_PAIRS_8B10
 12653              	.set CYREG_SFLASH_AV_PAIRS_8B011, CYREG_SFLASH_AV_PAIRS_8B11
 12654              	.set CYREG_SFLASH_AV_PAIRS_8B012, CYREG_SFLASH_AV_PAIRS_8B12
 12655              	.set CYREG_SFLASH_AV_PAIRS_8B013, CYREG_SFLASH_AV_PAIRS_8B13
 12656              	.set CYREG_SFLASH_AV_PAIRS_8B014, CYREG_SFLASH_AV_PAIRS_8B14
 12657              	.set CYREG_SFLASH_AV_PAIRS_8B015, CYREG_SFLASH_AV_PAIRS_8B15
 12658              	.set CYREG_SFLASH_AV_PAIRS_8B016, CYREG_SFLASH_AV_PAIRS_8B16
 12659              	.set CYREG_SFLASH_AV_PAIRS_8B017, CYREG_SFLASH_AV_PAIRS_8B17
 12660              	.set CYREG_SFLASH_AV_PAIRS_8B018, CYREG_SFLASH_AV_PAIRS_8B18
 12661              	.set CYREG_SFLASH_AV_PAIRS_8B019, CYREG_SFLASH_AV_PAIRS_8B19
 12662              	.set CYREG_SFLASH_AV_PAIRS_8B020, CYREG_SFLASH_AV_PAIRS_8B20
 12663              	.set CYREG_SFLASH_AV_PAIRS_8B021, CYREG_SFLASH_AV_PAIRS_8B21
 12664              	.set CYREG_SFLASH_AV_PAIRS_8B022, CYREG_SFLASH_AV_PAIRS_8B22
 12665              	.set CYREG_SFLASH_AV_PAIRS_8B023, CYREG_SFLASH_AV_PAIRS_8B23
 12666              	.set CYREG_SFLASH_AV_PAIRS_8B024, CYREG_SFLASH_AV_PAIRS_8B24
 12667              	.set CYREG_SFLASH_AV_PAIRS_8B025, CYREG_SFLASH_AV_PAIRS_8B25
 12668              	.set CYREG_SFLASH_AV_PAIRS_8B026, CYREG_SFLASH_AV_PAIRS_8B26
 12669              	.set CYREG_SFLASH_AV_PAIRS_8B027, CYREG_SFLASH_AV_PAIRS_8B27
 12670              	.set CYREG_SFLASH_AV_PAIRS_8B028, CYREG_SFLASH_AV_PAIRS_8B28
 12671              	.set CYREG_SFLASH_AV_PAIRS_8B029, CYREG_SFLASH_AV_PAIRS_8B29
 12672              	.set CYREG_SFLASH_AV_PAIRS_8B030, CYREG_SFLASH_AV_PAIRS_8B30
 12673              	.set CYREG_SFLASH_AV_PAIRS_8B031, CYREG_SFLASH_AV_PAIRS_8B31
 12674              	.set CYREG_SFLASH_AV_PAIRS_8B032, CYREG_SFLASH_AV_PAIRS_8B32
 12675              	.set CYREG_SFLASH_AV_PAIRS_8B033, CYREG_SFLASH_AV_PAIRS_8B33
 12676              	.set CYREG_SFLASH_AV_PAIRS_8B034, CYREG_SFLASH_AV_PAIRS_8B34
 12677              	.set CYREG_SFLASH_AV_PAIRS_8B035, CYREG_SFLASH_AV_PAIRS_8B35
 12678              	.set CYREG_SFLASH_AV_PAIRS_8B036, CYREG_SFLASH_AV_PAIRS_8B36
 12679              	.set CYREG_SFLASH_AV_PAIRS_8B037, CYREG_SFLASH_AV_PAIRS_8B37
 12680              	.set CYREG_SFLASH_AV_PAIRS_8B038, CYREG_SFLASH_AV_PAIRS_8B38
 12681              	.set CYREG_SFLASH_AV_PAIRS_8B039, CYREG_SFLASH_AV_PAIRS_8B39
 12682              	.set CYREG_SFLASH_AV_PAIRS_8B040, CYREG_SFLASH_AV_PAIRS_8B40
 12683              	.set CYREG_SFLASH_AV_PAIRS_8B041, CYREG_SFLASH_AV_PAIRS_8B41
 12684              	.set CYREG_SFLASH_AV_PAIRS_8B042, CYREG_SFLASH_AV_PAIRS_8B42
 12685              	.set CYREG_SFLASH_AV_PAIRS_8B043, CYREG_SFLASH_AV_PAIRS_8B43
 12686              	.set CYREG_SFLASH_AV_PAIRS_8B044, CYREG_SFLASH_AV_PAIRS_8B44
 12687              	.set CYREG_SFLASH_AV_PAIRS_8B045, CYREG_SFLASH_AV_PAIRS_8B45
 12688              	.set CYREG_SFLASH_AV_PAIRS_8B046, CYREG_SFLASH_AV_PAIRS_8B46
 12689              	.set CYREG_SFLASH_AV_PAIRS_8B047, CYREG_SFLASH_AV_PAIRS_8B47
 12690              	.set CYREG_SFLASH_AV_PAIRS_8B048, CYREG_SFLASH_AV_PAIRS_8B48
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 224


 12691              	.set CYREG_SFLASH_AV_PAIRS_8B049, CYREG_SFLASH_AV_PAIRS_8B49
 12692              	.set CYREG_SFLASH_AV_PAIRS_8B050, CYREG_SFLASH_AV_PAIRS_8B50
 12693              	.set CYREG_SFLASH_AV_PAIRS_8B051, CYREG_SFLASH_AV_PAIRS_8B51
 12694              	.set CYREG_SFLASH_AV_PAIRS_8B052, CYREG_SFLASH_AV_PAIRS_8B52
 12695              	.set CYREG_SFLASH_AV_PAIRS_8B053, CYREG_SFLASH_AV_PAIRS_8B53
 12696              	.set CYREG_SFLASH_AV_PAIRS_8B054, CYREG_SFLASH_AV_PAIRS_8B54
 12697              	.set CYREG_SFLASH_AV_PAIRS_8B055, CYREG_SFLASH_AV_PAIRS_8B55
 12698              	.set CYREG_SFLASH_AV_PAIRS_8B056, CYREG_SFLASH_AV_PAIRS_8B56
 12699              	.set CYREG_SFLASH_AV_PAIRS_8B057, CYREG_SFLASH_AV_PAIRS_8B57
 12700              	.set CYREG_SFLASH_AV_PAIRS_8B058, CYREG_SFLASH_AV_PAIRS_8B58
 12701              	.set CYREG_SFLASH_AV_PAIRS_8B059, CYREG_SFLASH_AV_PAIRS_8B59
 12702              	.set CYREG_SFLASH_AV_PAIRS_8B060, CYREG_SFLASH_AV_PAIRS_8B60
 12703              	.set CYREG_SFLASH_AV_PAIRS_8B061, CYREG_SFLASH_AV_PAIRS_8B61
 12704              	.set CYREG_SFLASH_AV_PAIRS_8B062, CYREG_SFLASH_AV_PAIRS_8B62
 12705              	.set CYREG_SFLASH_AV_PAIRS_8B063, CYREG_SFLASH_AV_PAIRS_8B63
 12706              	.set CYREG_SFLASH_AV_PAIRS_8B064, CYREG_SFLASH_AV_PAIRS_8B64
 12707              	.set CYREG_SFLASH_AV_PAIRS_8B065, CYREG_SFLASH_AV_PAIRS_8B65
 12708              	.set CYREG_SFLASH_AV_PAIRS_8B066, CYREG_SFLASH_AV_PAIRS_8B66
 12709              	.set CYREG_SFLASH_AV_PAIRS_8B067, CYREG_SFLASH_AV_PAIRS_8B67
 12710              	.set CYREG_SFLASH_AV_PAIRS_8B068, CYREG_SFLASH_AV_PAIRS_8B68
 12711              	.set CYREG_SFLASH_AV_PAIRS_8B069, CYREG_SFLASH_AV_PAIRS_8B69
 12712              	.set CYREG_SFLASH_AV_PAIRS_8B070, CYREG_SFLASH_AV_PAIRS_8B70
 12713              	.set CYREG_SFLASH_AV_PAIRS_8B071, CYREG_SFLASH_AV_PAIRS_8B71
 12714              	.set CYREG_SFLASH_AV_PAIRS_8B072, CYREG_SFLASH_AV_PAIRS_8B72
 12715              	.set CYREG_SFLASH_AV_PAIRS_8B073, CYREG_SFLASH_AV_PAIRS_8B73
 12716              	.set CYREG_SFLASH_AV_PAIRS_8B074, CYREG_SFLASH_AV_PAIRS_8B74
 12717              	.set CYREG_SFLASH_AV_PAIRS_8B075, CYREG_SFLASH_AV_PAIRS_8B75
 12718              	.set CYREG_SFLASH_AV_PAIRS_8B076, CYREG_SFLASH_AV_PAIRS_8B76
 12719              	.set CYREG_SFLASH_AV_PAIRS_8B077, CYREG_SFLASH_AV_PAIRS_8B77
 12720              	.set CYREG_SFLASH_AV_PAIRS_8B078, CYREG_SFLASH_AV_PAIRS_8B78
 12721              	.set CYREG_SFLASH_AV_PAIRS_8B079, CYREG_SFLASH_AV_PAIRS_8B79
 12722              	.set CYREG_SFLASH_AV_PAIRS_8B080, CYREG_SFLASH_AV_PAIRS_8B80
 12723              	.set CYREG_SFLASH_AV_PAIRS_8B081, CYREG_SFLASH_AV_PAIRS_8B81
 12724              	.set CYREG_SFLASH_AV_PAIRS_8B082, CYREG_SFLASH_AV_PAIRS_8B82
 12725              	.set CYREG_SFLASH_AV_PAIRS_8B083, CYREG_SFLASH_AV_PAIRS_8B83
 12726              	.set CYREG_SFLASH_AV_PAIRS_8B084, CYREG_SFLASH_AV_PAIRS_8B84
 12727              	.set CYREG_SFLASH_AV_PAIRS_8B085, CYREG_SFLASH_AV_PAIRS_8B85
 12728              	.set CYREG_SFLASH_AV_PAIRS_8B086, CYREG_SFLASH_AV_PAIRS_8B86
 12729              	.set CYREG_SFLASH_AV_PAIRS_8B087, CYREG_SFLASH_AV_PAIRS_8B87
 12730              	.set CYREG_SFLASH_AV_PAIRS_8B088, CYREG_SFLASH_AV_PAIRS_8B88
 12731              	.set CYREG_SFLASH_AV_PAIRS_8B089, CYREG_SFLASH_AV_PAIRS_8B89
 12732              	.set CYREG_SFLASH_AV_PAIRS_8B090, CYREG_SFLASH_AV_PAIRS_8B90
 12733              	.set CYREG_SFLASH_AV_PAIRS_8B091, CYREG_SFLASH_AV_PAIRS_8B91
 12734              	.set CYREG_SFLASH_AV_PAIRS_8B092, CYREG_SFLASH_AV_PAIRS_8B92
 12735              	.set CYREG_SFLASH_AV_PAIRS_8B093, CYREG_SFLASH_AV_PAIRS_8B93
 12736              	.set CYREG_SFLASH_AV_PAIRS_8B094, CYREG_SFLASH_AV_PAIRS_8B94
 12737              	.set CYREG_SFLASH_AV_PAIRS_8B095, CYREG_SFLASH_AV_PAIRS_8B95
 12738              	.set CYREG_SFLASH_AV_PAIRS_8B096, CYREG_SFLASH_AV_PAIRS_8B96
 12739              	.set CYREG_SFLASH_AV_PAIRS_8B097, CYREG_SFLASH_AV_PAIRS_8B97
 12740              	.set CYREG_SFLASH_AV_PAIRS_8B098, CYREG_SFLASH_AV_PAIRS_8B98
 12741              	.set CYREG_SFLASH_AV_PAIRS_8B099, CYREG_SFLASH_AV_PAIRS_8B99
 12742              	.set CYREG_SFLASH_AV_PAIRS_32B00, CYREG_SFLASH_AV_PAIRS_32B0
 12743              	.set CYREG_SFLASH_AV_PAIRS_32B01, CYREG_SFLASH_AV_PAIRS_32B1
 12744              	.set CYREG_SFLASH_AV_PAIRS_32B02, CYREG_SFLASH_AV_PAIRS_32B2
 12745              	.set CYREG_SFLASH_AV_PAIRS_32B03, CYREG_SFLASH_AV_PAIRS_32B3
 12746              	.set CYREG_SFLASH_AV_PAIRS_32B04, CYREG_SFLASH_AV_PAIRS_32B4
 12747              	.set CYREG_SFLASH_AV_PAIRS_32B05, CYREG_SFLASH_AV_PAIRS_32B5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 225


 12748              	.set CYREG_SFLASH_AV_PAIRS_32B06, CYREG_SFLASH_AV_PAIRS_32B6
 12749              	.set CYREG_SFLASH_AV_PAIRS_32B07, CYREG_SFLASH_AV_PAIRS_32B7
 12750              	.set CYREG_SFLASH_AV_PAIRS_32B08, CYREG_SFLASH_AV_PAIRS_32B8
 12751              	.set CYREG_SFLASH_AV_PAIRS_32B09, CYREG_SFLASH_AV_PAIRS_32B9
 12752              	.set CYREG_SFLASH_PE_TE_DATA00, CYREG_SFLASH_PE_TE_DATA0
 12753              	.set CYREG_SFLASH_PE_TE_DATA01, CYREG_SFLASH_PE_TE_DATA1
 12754              	.set CYREG_SFLASH_PE_TE_DATA02, CYREG_SFLASH_PE_TE_DATA2
 12755              	.set CYREG_SFLASH_PE_TE_DATA03, CYREG_SFLASH_PE_TE_DATA3
 12756              	.set CYREG_SFLASH_PE_TE_DATA04, CYREG_SFLASH_PE_TE_DATA4
 12757              	.set CYREG_SFLASH_PE_TE_DATA05, CYREG_SFLASH_PE_TE_DATA5
 12758              	.set CYREG_SFLASH_PE_TE_DATA06, CYREG_SFLASH_PE_TE_DATA6
 12759              	.set CYREG_SFLASH_PE_TE_DATA07, CYREG_SFLASH_PE_TE_DATA7
 12760              	.set CYREG_SFLASH_PE_TE_DATA08, CYREG_SFLASH_PE_TE_DATA8
 12761              	.set CYREG_SFLASH_PE_TE_DATA09, CYREG_SFLASH_PE_TE_DATA9
 12762              	.set CYREG_SFLASH_IMO_TRIM00, CYREG_SFLASH_IMO_TRIM0
 12763              	.set CYREG_SFLASH_IMO_TRIM01, CYREG_SFLASH_IMO_TRIM1
 12764              	.set CYREG_SFLASH_IMO_TRIM02, CYREG_SFLASH_IMO_TRIM2
 12765              	.set CYREG_SFLASH_IMO_TRIM03, CYREG_SFLASH_IMO_TRIM3
 12766              	.set CYREG_SFLASH_IMO_TRIM04, CYREG_SFLASH_IMO_TRIM4
 12767              	.set CYREG_SFLASH_IMO_TRIM05, CYREG_SFLASH_IMO_TRIM5
 12768              	.set CYREG_SFLASH_IMO_TRIM06, CYREG_SFLASH_IMO_TRIM6
 12769              	.set CYREG_SFLASH_IMO_TRIM07, CYREG_SFLASH_IMO_TRIM7
 12770              	.set CYREG_SFLASH_IMO_TRIM08, CYREG_SFLASH_IMO_TRIM8
 12771              	.set CYREG_SFLASH_IMO_TRIM09, CYREG_SFLASH_IMO_TRIM9
 12772              	.set CYREG_SFLASH_ALT_PROT_ROW000, CYREG_SFLASH_ALT_PROT_ROW0
 12773              	.set CYREG_SFLASH_ALT_PROT_ROW001, CYREG_SFLASH_ALT_PROT_ROW1
 12774              	.set CYREG_SFLASH_ALT_PROT_ROW002, CYREG_SFLASH_ALT_PROT_ROW2
 12775              	.set CYREG_SFLASH_ALT_PROT_ROW003, CYREG_SFLASH_ALT_PROT_ROW3
 12776              	.set CYREG_SFLASH_ALT_PROT_ROW004, CYREG_SFLASH_ALT_PROT_ROW4
 12777              	.set CYREG_SFLASH_ALT_PROT_ROW005, CYREG_SFLASH_ALT_PROT_ROW5
 12778              	.set CYREG_SFLASH_ALT_PROT_ROW006, CYREG_SFLASH_ALT_PROT_ROW6
 12779              	.set CYREG_SFLASH_ALT_PROT_ROW007, CYREG_SFLASH_ALT_PROT_ROW7
 12780              	.set CYREG_SFLASH_ALT_PROT_ROW008, CYREG_SFLASH_ALT_PROT_ROW8
 12781              	.set CYREG_SFLASH_ALT_PROT_ROW009, CYREG_SFLASH_ALT_PROT_ROW9
 12782              	.set CYREG_SFLASH_ALT_PROT_ROW010, CYREG_SFLASH_ALT_PROT_ROW10
 12783              	.set CYREG_SFLASH_ALT_PROT_ROW011, CYREG_SFLASH_ALT_PROT_ROW11
 12784              	.set CYREG_SFLASH_ALT_PROT_ROW012, CYREG_SFLASH_ALT_PROT_ROW12
 12785              	.set CYREG_SFLASH_ALT_PROT_ROW013, CYREG_SFLASH_ALT_PROT_ROW13
 12786              	.set CYREG_SFLASH_ALT_PROT_ROW014, CYREG_SFLASH_ALT_PROT_ROW14
 12787              	.set CYREG_SFLASH_ALT_PROT_ROW015, CYREG_SFLASH_ALT_PROT_ROW15
 12788              	.set CYREG_SFLASH_ALT_PROT_ROW016, CYREG_SFLASH_ALT_PROT_ROW16
 12789              	.set CYREG_SFLASH_ALT_PROT_ROW017, CYREG_SFLASH_ALT_PROT_ROW17
 12790              	.set CYREG_SFLASH_ALT_PROT_ROW018, CYREG_SFLASH_ALT_PROT_ROW18
 12791              	.set CYREG_SFLASH_ALT_PROT_ROW019, CYREG_SFLASH_ALT_PROT_ROW19
 12792              	.set CYREG_SFLASH_ALT_PROT_ROW020, CYREG_SFLASH_ALT_PROT_ROW20
 12793              	.set CYREG_SFLASH_ALT_PROT_ROW021, CYREG_SFLASH_ALT_PROT_ROW21
 12794              	.set CYREG_SFLASH_ALT_PROT_ROW022, CYREG_SFLASH_ALT_PROT_ROW22
 12795              	.set CYREG_SFLASH_ALT_PROT_ROW023, CYREG_SFLASH_ALT_PROT_ROW23
 12796              	.set CYREG_SFLASH_ALT_PROT_ROW024, CYREG_SFLASH_ALT_PROT_ROW24
 12797              	.set CYREG_SFLASH_ALT_PROT_ROW025, CYREG_SFLASH_ALT_PROT_ROW25
 12798              	.set CYREG_SFLASH_ALT_PROT_ROW026, CYREG_SFLASH_ALT_PROT_ROW26
 12799              	.set CYREG_SFLASH_ALT_PROT_ROW027, CYREG_SFLASH_ALT_PROT_ROW27
 12800              	.set CYREG_SFLASH_ALT_PROT_ROW028, CYREG_SFLASH_ALT_PROT_ROW28
 12801              	.set CYREG_SFLASH_ALT_PROT_ROW029, CYREG_SFLASH_ALT_PROT_ROW29
 12802              	.set CYREG_SFLASH_ALT_PROT_ROW030, CYREG_SFLASH_ALT_PROT_ROW30
 12803              	.set CYREG_SFLASH_ALT_PROT_ROW031, CYREG_SFLASH_ALT_PROT_ROW31
 12804              	.set CYREG_SFLASH_ALT_PROT_ROW032, CYREG_SFLASH_ALT_PROT_ROW32
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 226


 12805              	.set CYREG_SFLASH_ALT_PROT_ROW033, CYREG_SFLASH_ALT_PROT_ROW33
 12806              	.set CYREG_SFLASH_ALT_PROT_ROW034, CYREG_SFLASH_ALT_PROT_ROW34
 12807              	.set CYREG_SFLASH_ALT_PROT_ROW035, CYREG_SFLASH_ALT_PROT_ROW35
 12808              	.set CYREG_SFLASH_ALT_PROT_ROW036, CYREG_SFLASH_ALT_PROT_ROW36
 12809              	.set CYREG_SFLASH_ALT_PROT_ROW037, CYREG_SFLASH_ALT_PROT_ROW37
 12810              	.set CYREG_SFLASH_ALT_PROT_ROW038, CYREG_SFLASH_ALT_PROT_ROW38
 12811              	.set CYREG_SFLASH_ALT_PROT_ROW039, CYREG_SFLASH_ALT_PROT_ROW39
 12812              	.set CYREG_SFLASH_ALT_PROT_ROW040, CYREG_SFLASH_ALT_PROT_ROW40
 12813              	.set CYREG_SFLASH_ALT_PROT_ROW041, CYREG_SFLASH_ALT_PROT_ROW41
 12814              	.set CYREG_SFLASH_ALT_PROT_ROW042, CYREG_SFLASH_ALT_PROT_ROW42
 12815              	.set CYREG_SFLASH_ALT_PROT_ROW043, CYREG_SFLASH_ALT_PROT_ROW43
 12816              	.set CYREG_SFLASH_ALT_PROT_ROW044, CYREG_SFLASH_ALT_PROT_ROW44
 12817              	.set CYREG_SFLASH_ALT_PROT_ROW045, CYREG_SFLASH_ALT_PROT_ROW45
 12818              	.set CYREG_SFLASH_ALT_PROT_ROW046, CYREG_SFLASH_ALT_PROT_ROW46
 12819              	.set CYREG_SFLASH_ALT_PROT_ROW047, CYREG_SFLASH_ALT_PROT_ROW47
 12820              	.set CYREG_SFLASH_ALT_PROT_ROW048, CYREG_SFLASH_ALT_PROT_ROW48
 12821              	.set CYREG_SFLASH_ALT_PROT_ROW049, CYREG_SFLASH_ALT_PROT_ROW49
 12822              	.set CYREG_SFLASH_ALT_PROT_ROW050, CYREG_SFLASH_ALT_PROT_ROW50
 12823              	.set CYREG_SFLASH_ALT_PROT_ROW051, CYREG_SFLASH_ALT_PROT_ROW51
 12824              	.set CYREG_SFLASH_ALT_PROT_ROW052, CYREG_SFLASH_ALT_PROT_ROW52
 12825              	.set CYREG_SFLASH_ALT_PROT_ROW053, CYREG_SFLASH_ALT_PROT_ROW53
 12826              	.set CYREG_SFLASH_ALT_PROT_ROW054, CYREG_SFLASH_ALT_PROT_ROW54
 12827              	.set CYREG_SFLASH_ALT_PROT_ROW055, CYREG_SFLASH_ALT_PROT_ROW55
 12828              	.set CYREG_SFLASH_ALT_PROT_ROW056, CYREG_SFLASH_ALT_PROT_ROW56
 12829              	.set CYREG_SFLASH_ALT_PROT_ROW057, CYREG_SFLASH_ALT_PROT_ROW57
 12830              	.set CYREG_SFLASH_ALT_PROT_ROW058, CYREG_SFLASH_ALT_PROT_ROW58
 12831              	.set CYREG_SFLASH_ALT_PROT_ROW059, CYREG_SFLASH_ALT_PROT_ROW59
 12832              	.set CYREG_SFLASH_ALT_PROT_ROW060, CYREG_SFLASH_ALT_PROT_ROW60
 12833              	.set CYREG_SFLASH_ALT_PROT_ROW061, CYREG_SFLASH_ALT_PROT_ROW61
 12834              	.set CYREG_SFLASH_ALT_PROT_ROW062, CYREG_SFLASH_ALT_PROT_ROW62
 12835              	.set CYREG_SFLASH_ALT_PROT_ROW063, CYREG_SFLASH_ALT_PROT_ROW63
 12836              	.set CYREG_SFLASH_ALT_PROT_ROW064, CYREG_SFLASH_ALT_PROT_ROW64
 12837              	.set CYREG_SFLASH_ALT_PROT_ROW065, CYREG_SFLASH_ALT_PROT_ROW65
 12838              	.set CYREG_SFLASH_ALT_PROT_ROW066, CYREG_SFLASH_ALT_PROT_ROW66
 12839              	.set CYREG_SFLASH_ALT_PROT_ROW067, CYREG_SFLASH_ALT_PROT_ROW67
 12840              	.set CYREG_SFLASH_ALT_PROT_ROW068, CYREG_SFLASH_ALT_PROT_ROW68
 12841              	.set CYREG_SFLASH_ALT_PROT_ROW069, CYREG_SFLASH_ALT_PROT_ROW69
 12842              	.set CYREG_SFLASH_ALT_PROT_ROW070, CYREG_SFLASH_ALT_PROT_ROW70
 12843              	.set CYREG_SFLASH_ALT_PROT_ROW071, CYREG_SFLASH_ALT_PROT_ROW71
 12844              	.set CYREG_SFLASH_ALT_PROT_ROW072, CYREG_SFLASH_ALT_PROT_ROW72
 12845              	.set CYREG_SFLASH_ALT_PROT_ROW073, CYREG_SFLASH_ALT_PROT_ROW73
 12846              	.set CYREG_SFLASH_ALT_PROT_ROW074, CYREG_SFLASH_ALT_PROT_ROW74
 12847              	.set CYREG_SFLASH_ALT_PROT_ROW075, CYREG_SFLASH_ALT_PROT_ROW75
 12848              	.set CYREG_SFLASH_ALT_PROT_ROW076, CYREG_SFLASH_ALT_PROT_ROW76
 12849              	.set CYREG_SFLASH_ALT_PROT_ROW077, CYREG_SFLASH_ALT_PROT_ROW77
 12850              	.set CYREG_SFLASH_ALT_PROT_ROW078, CYREG_SFLASH_ALT_PROT_ROW78
 12851              	.set CYREG_SFLASH_ALT_PROT_ROW079, CYREG_SFLASH_ALT_PROT_ROW79
 12852              	.set CYREG_SFLASH_ALT_PROT_ROW080, CYREG_SFLASH_ALT_PROT_ROW80
 12853              	.set CYREG_SFLASH_ALT_PROT_ROW081, CYREG_SFLASH_ALT_PROT_ROW81
 12854              	.set CYREG_SFLASH_ALT_PROT_ROW082, CYREG_SFLASH_ALT_PROT_ROW82
 12855              	.set CYREG_SFLASH_ALT_PROT_ROW083, CYREG_SFLASH_ALT_PROT_ROW83
 12856              	.set CYREG_SFLASH_ALT_PROT_ROW084, CYREG_SFLASH_ALT_PROT_ROW84
 12857              	.set CYREG_SFLASH_ALT_PROT_ROW085, CYREG_SFLASH_ALT_PROT_ROW85
 12858              	.set CYREG_SFLASH_ALT_PROT_ROW086, CYREG_SFLASH_ALT_PROT_ROW86
 12859              	.set CYREG_SFLASH_ALT_PROT_ROW087, CYREG_SFLASH_ALT_PROT_ROW87
 12860              	.set CYREG_SFLASH_ALT_PROT_ROW088, CYREG_SFLASH_ALT_PROT_ROW88
 12861              	.set CYREG_SFLASH_ALT_PROT_ROW089, CYREG_SFLASH_ALT_PROT_ROW89
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 227


 12862              	.set CYREG_SFLASH_ALT_PROT_ROW090, CYREG_SFLASH_ALT_PROT_ROW90
 12863              	.set CYREG_SFLASH_ALT_PROT_ROW091, CYREG_SFLASH_ALT_PROT_ROW91
 12864              	.set CYREG_SFLASH_ALT_PROT_ROW092, CYREG_SFLASH_ALT_PROT_ROW92
 12865              	.set CYREG_SFLASH_ALT_PROT_ROW093, CYREG_SFLASH_ALT_PROT_ROW93
 12866              	.set CYREG_SFLASH_ALT_PROT_ROW094, CYREG_SFLASH_ALT_PROT_ROW94
 12867              	.set CYREG_SFLASH_ALT_PROT_ROW095, CYREG_SFLASH_ALT_PROT_ROW95
 12868              	.set CYREG_SFLASH_ALT_PROT_ROW096, CYREG_SFLASH_ALT_PROT_ROW96
 12869              	.set CYREG_SFLASH_ALT_PROT_ROW097, CYREG_SFLASH_ALT_PROT_ROW97
 12870              	.set CYREG_SFLASH_ALT_PROT_ROW098, CYREG_SFLASH_ALT_PROT_ROW98
 12871              	.set CYREG_SFLASH_ALT_PROT_ROW099, CYREG_SFLASH_ALT_PROT_ROW99
 12872              	.set CYREG_PERI_PCLK_CTL00, CYREG_PERI_PCLK_CTL0
 12873              	.set CYREG_PERI_PCLK_CTL01, CYREG_PERI_PCLK_CTL1
 12874              	.set CYREG_PERI_PCLK_CTL02, CYREG_PERI_PCLK_CTL2
 12875              	.set CYREG_PERI_PCLK_CTL03, CYREG_PERI_PCLK_CTL3
 12876              	.set CYREG_PERI_PCLK_CTL04, CYREG_PERI_PCLK_CTL4
 12877              	.set CYREG_PERI_PCLK_CTL05, CYREG_PERI_PCLK_CTL5
 12878              	.set CYREG_PERI_PCLK_CTL06, CYREG_PERI_PCLK_CTL6
 12879              	.set CYREG_PERI_PCLK_CTL07, CYREG_PERI_PCLK_CTL7
 12880              	.set CYREG_PERI_PCLK_CTL08, CYREG_PERI_PCLK_CTL8
 12881              	.set CYREG_PERI_PCLK_CTL09, CYREG_PERI_PCLK_CTL9
 12882              	.set CYREG_PERI_DIV_16_CTL00, CYREG_PERI_DIV_16_CTL0
 12883              	.set CYREG_PERI_DIV_16_CTL01, CYREG_PERI_DIV_16_CTL1
 12884              	.set CYREG_PERI_DIV_16_CTL02, CYREG_PERI_DIV_16_CTL2
 12885              	.set CYREG_PERI_DIV_16_CTL03, CYREG_PERI_DIV_16_CTL3
 12886              	.set CYREG_PERI_DIV_16_CTL04, CYREG_PERI_DIV_16_CTL4
 12887              	.set CYREG_PERI_DIV_16_CTL05, CYREG_PERI_DIV_16_CTL5
 12888              	.set CYREG_PERI_DIV_16_CTL06, CYREG_PERI_DIV_16_CTL6
 12889              	.set CYREG_PERI_DIV_16_CTL07, CYREG_PERI_DIV_16_CTL7
 12890              	.set CYREG_PERI_DIV_16_CTL08, CYREG_PERI_DIV_16_CTL8
 12891              	.set CYREG_PERI_DIV_16_CTL09, CYREG_PERI_DIV_16_CTL9
 12892              	.set CYFLD_PERI_SEL__OFFSET, CYFLD_PERI_TR_GROUP_SEL__OFFSET
 12893              	.set CYFLD_PERI_SEL__SIZE, CYFLD_PERI_TR_GROUP_SEL__SIZE
 12894              	.set CYREG_UDB_W8_A0_00, CYREG_UDB_W8_A00
 12895              	.set CYREG_UDB_W8_A0_01, CYREG_UDB_W8_A01
 12896              	.set CYREG_UDB_W8_A0_02, CYREG_UDB_W8_A02
 12897              	.set CYREG_UDB_W8_A0_03, CYREG_UDB_W8_A03
 12898              	.set CYREG_UDB_W8_A1_00, CYREG_UDB_W8_A10
 12899              	.set CYREG_UDB_W8_A1_01, CYREG_UDB_W8_A11
 12900              	.set CYREG_UDB_W8_A1_02, CYREG_UDB_W8_A12
 12901              	.set CYREG_UDB_W8_A1_03, CYREG_UDB_W8_A13
 12902              	.set CYREG_UDB_W8_D0_00, CYREG_UDB_W8_D00
 12903              	.set CYREG_UDB_W8_D0_01, CYREG_UDB_W8_D01
 12904              	.set CYREG_UDB_W8_D0_02, CYREG_UDB_W8_D02
 12905              	.set CYREG_UDB_W8_D0_03, CYREG_UDB_W8_D03
 12906              	.set CYREG_UDB_W8_D1_00, CYREG_UDB_W8_D10
 12907              	.set CYREG_UDB_W8_D1_01, CYREG_UDB_W8_D11
 12908              	.set CYREG_UDB_W8_D1_02, CYREG_UDB_W8_D12
 12909              	.set CYREG_UDB_W8_D1_03, CYREG_UDB_W8_D13
 12910              	.set CYREG_UDB_W8_F0_00, CYREG_UDB_W8_F00
 12911              	.set CYREG_UDB_W8_F0_01, CYREG_UDB_W8_F01
 12912              	.set CYREG_UDB_W8_F0_02, CYREG_UDB_W8_F02
 12913              	.set CYREG_UDB_W8_F0_03, CYREG_UDB_W8_F03
 12914              	.set CYREG_UDB_W8_F1_00, CYREG_UDB_W8_F10
 12915              	.set CYREG_UDB_W8_F1_01, CYREG_UDB_W8_F11
 12916              	.set CYREG_UDB_W8_F1_02, CYREG_UDB_W8_F12
 12917              	.set CYREG_UDB_W8_F1_03, CYREG_UDB_W8_F13
 12918              	.set CYREG_UDB_W8_ST_00, CYREG_UDB_W8_ST0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 228


 12919              	.set CYREG_UDB_W8_ST_01, CYREG_UDB_W8_ST1
 12920              	.set CYREG_UDB_W8_ST_02, CYREG_UDB_W8_ST2
 12921              	.set CYREG_UDB_W8_ST_03, CYREG_UDB_W8_ST3
 12922              	.set CYREG_UDB_W8_CTL_00, CYREG_UDB_W8_CTL0
 12923              	.set CYREG_UDB_W8_CTL_01, CYREG_UDB_W8_CTL1
 12924              	.set CYREG_UDB_W8_CTL_02, CYREG_UDB_W8_CTL2
 12925              	.set CYREG_UDB_W8_CTL_03, CYREG_UDB_W8_CTL3
 12926              	.set CYREG_UDB_W8_MSK_00, CYREG_UDB_W8_MSK0
 12927              	.set CYREG_UDB_W8_MSK_01, CYREG_UDB_W8_MSK1
 12928              	.set CYREG_UDB_W8_MSK_02, CYREG_UDB_W8_MSK2
 12929              	.set CYREG_UDB_W8_MSK_03, CYREG_UDB_W8_MSK3
 12930              	.set CYREG_UDB_W8_ACTL_00, CYREG_UDB_W8_ACTL0
 12931              	.set CYREG_UDB_W8_ACTL_01, CYREG_UDB_W8_ACTL1
 12932              	.set CYREG_UDB_W8_ACTL_02, CYREG_UDB_W8_ACTL2
 12933              	.set CYREG_UDB_W8_ACTL_03, CYREG_UDB_W8_ACTL3
 12934              	.set CYREG_UDB_W8_MC_00, CYREG_UDB_W8_MC0
 12935              	.set CYREG_UDB_W8_MC_01, CYREG_UDB_W8_MC1
 12936              	.set CYREG_UDB_W8_MC_02, CYREG_UDB_W8_MC2
 12937              	.set CYREG_UDB_W8_MC_03, CYREG_UDB_W8_MC3
 12938              	.set CYREG_UDB_CAT16_A_00, CYREG_UDB_CAT16_A0
 12939              	.set CYREG_UDB_CAT16_A_01, CYREG_UDB_CAT16_A1
 12940              	.set CYREG_UDB_CAT16_A_02, CYREG_UDB_CAT16_A2
 12941              	.set CYREG_UDB_CAT16_A_03, CYREG_UDB_CAT16_A3
 12942              	.set CYREG_UDB_CAT16_D_00, CYREG_UDB_CAT16_D0
 12943              	.set CYREG_UDB_CAT16_D_01, CYREG_UDB_CAT16_D1
 12944              	.set CYREG_UDB_CAT16_D_02, CYREG_UDB_CAT16_D2
 12945              	.set CYREG_UDB_CAT16_D_03, CYREG_UDB_CAT16_D3
 12946              	.set CYREG_UDB_CAT16_F_00, CYREG_UDB_CAT16_F0
 12947              	.set CYREG_UDB_CAT16_F_01, CYREG_UDB_CAT16_F1
 12948              	.set CYREG_UDB_CAT16_F_02, CYREG_UDB_CAT16_F2
 12949              	.set CYREG_UDB_CAT16_F_03, CYREG_UDB_CAT16_F3
 12950              	.set CYREG_UDB_CAT16_CTL_ST_00, CYREG_UDB_CAT16_CTL_ST0
 12951              	.set CYREG_UDB_CAT16_CTL_ST_01, CYREG_UDB_CAT16_CTL_ST1
 12952              	.set CYREG_UDB_CAT16_CTL_ST_02, CYREG_UDB_CAT16_CTL_ST2
 12953              	.set CYREG_UDB_CAT16_CTL_ST_03, CYREG_UDB_CAT16_CTL_ST3
 12954              	.set CYREG_UDB_CAT16_ACTL_MSK_00, CYREG_UDB_CAT16_ACTL_MSK0
 12955              	.set CYREG_UDB_CAT16_ACTL_MSK_01, CYREG_UDB_CAT16_ACTL_MSK1
 12956              	.set CYREG_UDB_CAT16_ACTL_MSK_02, CYREG_UDB_CAT16_ACTL_MSK2
 12957              	.set CYREG_UDB_CAT16_ACTL_MSK_03, CYREG_UDB_CAT16_ACTL_MSK3
 12958              	.set CYREG_UDB_CAT16_MC_00, CYREG_UDB_CAT16_MC0
 12959              	.set CYREG_UDB_CAT16_MC_01, CYREG_UDB_CAT16_MC1
 12960              	.set CYREG_UDB_CAT16_MC_02, CYREG_UDB_CAT16_MC2
 12961              	.set CYREG_UDB_CAT16_MC_03, CYREG_UDB_CAT16_MC3
 12962              	.set CYREG_UDB_W16_A0_00, CYREG_UDB_W16_A00
 12963              	.set CYREG_UDB_W16_A0_01, CYREG_UDB_W16_A01
 12964              	.set CYREG_UDB_W16_A0_02, CYREG_UDB_W16_A02
 12965              	.set CYREG_UDB_W16_A1_00, CYREG_UDB_W16_A10
 12966              	.set CYREG_UDB_W16_A1_01, CYREG_UDB_W16_A11
 12967              	.set CYREG_UDB_W16_A1_02, CYREG_UDB_W16_A12
 12968              	.set CYREG_UDB_W16_D0_00, CYREG_UDB_W16_D00
 12969              	.set CYREG_UDB_W16_D0_01, CYREG_UDB_W16_D01
 12970              	.set CYREG_UDB_W16_D0_02, CYREG_UDB_W16_D02
 12971              	.set CYREG_UDB_W16_D1_00, CYREG_UDB_W16_D10
 12972              	.set CYREG_UDB_W16_D1_01, CYREG_UDB_W16_D11
 12973              	.set CYREG_UDB_W16_D1_02, CYREG_UDB_W16_D12
 12974              	.set CYREG_UDB_W16_F0_00, CYREG_UDB_W16_F00
 12975              	.set CYREG_UDB_W16_F0_01, CYREG_UDB_W16_F01
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 229


 12976              	.set CYREG_UDB_W16_F0_02, CYREG_UDB_W16_F02
 12977              	.set CYREG_UDB_W16_F1_00, CYREG_UDB_W16_F10
 12978              	.set CYREG_UDB_W16_F1_01, CYREG_UDB_W16_F11
 12979              	.set CYREG_UDB_W16_F1_02, CYREG_UDB_W16_F12
 12980              	.set CYREG_UDB_W16_ST_00, CYREG_UDB_W16_ST0
 12981              	.set CYREG_UDB_W16_ST_01, CYREG_UDB_W16_ST1
 12982              	.set CYREG_UDB_W16_ST_02, CYREG_UDB_W16_ST2
 12983              	.set CYREG_UDB_W16_CTL_00, CYREG_UDB_W16_CTL0
 12984              	.set CYREG_UDB_W16_CTL_01, CYREG_UDB_W16_CTL1
 12985              	.set CYREG_UDB_W16_CTL_02, CYREG_UDB_W16_CTL2
 12986              	.set CYREG_UDB_W16_MSK_00, CYREG_UDB_W16_MSK0
 12987              	.set CYREG_UDB_W16_MSK_01, CYREG_UDB_W16_MSK1
 12988              	.set CYREG_UDB_W16_MSK_02, CYREG_UDB_W16_MSK2
 12989              	.set CYREG_UDB_W16_ACTL_00, CYREG_UDB_W16_ACTL0
 12990              	.set CYREG_UDB_W16_ACTL_01, CYREG_UDB_W16_ACTL1
 12991              	.set CYREG_UDB_W16_ACTL_02, CYREG_UDB_W16_ACTL2
 12992              	.set CYREG_UDB_W16_MC_00, CYREG_UDB_W16_MC0
 12993              	.set CYREG_UDB_W16_MC_01, CYREG_UDB_W16_MC1
 12994              	.set CYREG_UDB_W16_MC_02, CYREG_UDB_W16_MC2
 12995              	.set CYREG_UDB_W32_A0_00, CYREG_UDB_W32_A0
 12996              	.set CYREG_UDB_W32_A1_00, CYREG_UDB_W32_A1
 12997              	.set CYREG_UDB_W32_D0_00, CYREG_UDB_W32_D0
 12998              	.set CYREG_UDB_W32_D1_00, CYREG_UDB_W32_D1
 12999              	.set CYREG_UDB_W32_F0_00, CYREG_UDB_W32_F0
 13000              	.set CYREG_UDB_W32_F1_00, CYREG_UDB_W32_F1
 13001              	.set CYREG_UDB_W32_ST_00, CYREG_UDB_W32_ST
 13002              	.set CYREG_UDB_W32_CTL_00, CYREG_UDB_W32_CTL
 13003              	.set CYREG_UDB_W32_MSK_00, CYREG_UDB_W32_MSK
 13004              	.set CYREG_UDB_W32_ACTL_00, CYREG_UDB_W32_ACTL
 13005              	.set CYREG_UDB_W32_MC_00, CYREG_UDB_W32_MC
 13006              	.set CYREG_CPUSS_SL_CTL00, CYREG_CPUSS_SL_CTL0
 13007              	.set CYREG_CPUSS_SL_CTL01, CYREG_CPUSS_SL_CTL1
 13008              	.set CYREG_CPUSS_SL_CTL02, CYREG_CPUSS_SL_CTL2
 13009              	.set CYREG_DMAC_CH_CTL00, CYREG_DMAC_CH_CTL0
 13010              	.set CYREG_DMAC_CH_CTL01, CYREG_DMAC_CH_CTL1
 13011              	.set CYREG_DMAC_CH_CTL02, CYREG_DMAC_CH_CTL2
 13012              	.set CYREG_DMAC_CH_CTL03, CYREG_DMAC_CH_CTL3
 13013              	.set CYREG_DMAC_CH_CTL04, CYREG_DMAC_CH_CTL4
 13014              	.set CYREG_DMAC_CH_CTL05, CYREG_DMAC_CH_CTL5
 13015              	.set CYREG_DMAC_CH_CTL06, CYREG_DMAC_CH_CTL6
 13016              	.set CYREG_DMAC_CH_CTL07, CYREG_DMAC_CH_CTL7
 13017              	.set CYREG_WCO_WCO_CONFIG, CYREG_WCO_CONFIG
 13018              	.set CYREG_WCO_WCO_STATUS, CYREG_WCO_STATUS
 13019              	.set CYREG_WCO_WCO_DPLL, CYREG_WCO_DPLL
 13020              	.set CYREG_WCO_WCO_TRIM, CYREG_WCO_TRIM
 13021              	.set CYREG_SCB0_EZ_DATA00, CYREG_SCB0_EZ_DATA0
 13022              	.set CYREG_SCB0_EZ_DATA01, CYREG_SCB0_EZ_DATA1
 13023              	.set CYREG_SCB0_EZ_DATA02, CYREG_SCB0_EZ_DATA2
 13024              	.set CYREG_SCB0_EZ_DATA03, CYREG_SCB0_EZ_DATA3
 13025              	.set CYREG_SCB0_EZ_DATA04, CYREG_SCB0_EZ_DATA4
 13026              	.set CYREG_SCB0_EZ_DATA05, CYREG_SCB0_EZ_DATA5
 13027              	.set CYREG_SCB0_EZ_DATA06, CYREG_SCB0_EZ_DATA6
 13028              	.set CYREG_SCB0_EZ_DATA07, CYREG_SCB0_EZ_DATA7
 13029              	.set CYREG_SCB0_EZ_DATA08, CYREG_SCB0_EZ_DATA8
 13030              	.set CYREG_SCB0_EZ_DATA09, CYREG_SCB0_EZ_DATA9
 13031              	.set CYREG_SCB0_EZ_DATA000, CYREG_SCB0_EZ_DATA0
 13032              	.set CYREG_SCB0_EZ_DATA001, CYREG_SCB0_EZ_DATA1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 230


 13033              	.set CYREG_SCB0_EZ_DATA002, CYREG_SCB0_EZ_DATA2
 13034              	.set CYREG_SCB0_EZ_DATA003, CYREG_SCB0_EZ_DATA3
 13035              	.set CYREG_SCB0_EZ_DATA004, CYREG_SCB0_EZ_DATA4
 13036              	.set CYREG_SCB0_EZ_DATA005, CYREG_SCB0_EZ_DATA5
 13037              	.set CYREG_SCB0_EZ_DATA006, CYREG_SCB0_EZ_DATA6
 13038              	.set CYREG_SCB0_EZ_DATA007, CYREG_SCB0_EZ_DATA7
 13039              	.set CYREG_SCB0_EZ_DATA008, CYREG_SCB0_EZ_DATA8
 13040              	.set CYREG_SCB0_EZ_DATA009, CYREG_SCB0_EZ_DATA9
 13041              	.set CYREG_SCB0_EZ_DATA010, CYREG_SCB0_EZ_DATA10
 13042              	.set CYREG_SCB0_EZ_DATA011, CYREG_SCB0_EZ_DATA11
 13043              	.set CYREG_SCB0_EZ_DATA012, CYREG_SCB0_EZ_DATA12
 13044              	.set CYREG_SCB0_EZ_DATA013, CYREG_SCB0_EZ_DATA13
 13045              	.set CYREG_SCB0_EZ_DATA014, CYREG_SCB0_EZ_DATA14
 13046              	.set CYREG_SCB0_EZ_DATA015, CYREG_SCB0_EZ_DATA15
 13047              	.set CYREG_SCB0_EZ_DATA016, CYREG_SCB0_EZ_DATA16
 13048              	.set CYREG_SCB0_EZ_DATA017, CYREG_SCB0_EZ_DATA17
 13049              	.set CYREG_SCB0_EZ_DATA018, CYREG_SCB0_EZ_DATA18
 13050              	.set CYREG_SCB0_EZ_DATA019, CYREG_SCB0_EZ_DATA19
 13051              	.set CYREG_SCB0_EZ_DATA020, CYREG_SCB0_EZ_DATA20
 13052              	.set CYREG_SCB0_EZ_DATA021, CYREG_SCB0_EZ_DATA21
 13053              	.set CYREG_SCB0_EZ_DATA022, CYREG_SCB0_EZ_DATA22
 13054              	.set CYREG_SCB0_EZ_DATA023, CYREG_SCB0_EZ_DATA23
 13055              	.set CYREG_SCB0_EZ_DATA024, CYREG_SCB0_EZ_DATA24
 13056              	.set CYREG_SCB0_EZ_DATA025, CYREG_SCB0_EZ_DATA25
 13057              	.set CYREG_SCB0_EZ_DATA026, CYREG_SCB0_EZ_DATA26
 13058              	.set CYREG_SCB0_EZ_DATA027, CYREG_SCB0_EZ_DATA27
 13059              	.set CYREG_SCB0_EZ_DATA028, CYREG_SCB0_EZ_DATA28
 13060              	.set CYREG_SCB0_EZ_DATA029, CYREG_SCB0_EZ_DATA29
 13061              	.set CYREG_SCB0_EZ_DATA030, CYREG_SCB0_EZ_DATA30
 13062              	.set CYREG_SCB0_EZ_DATA031, CYREG_SCB0_EZ_DATA31
 13063              	.set CYREG_SCB1_EZ_DATA00, CYREG_SCB1_EZ_DATA0
 13064              	.set CYREG_SCB1_EZ_DATA01, CYREG_SCB1_EZ_DATA1
 13065              	.set CYREG_SCB1_EZ_DATA02, CYREG_SCB1_EZ_DATA2
 13066              	.set CYREG_SCB1_EZ_DATA03, CYREG_SCB1_EZ_DATA3
 13067              	.set CYREG_SCB1_EZ_DATA04, CYREG_SCB1_EZ_DATA4
 13068              	.set CYREG_SCB1_EZ_DATA05, CYREG_SCB1_EZ_DATA5
 13069              	.set CYREG_SCB1_EZ_DATA06, CYREG_SCB1_EZ_DATA6
 13070              	.set CYREG_SCB1_EZ_DATA07, CYREG_SCB1_EZ_DATA7
 13071              	.set CYREG_SCB1_EZ_DATA08, CYREG_SCB1_EZ_DATA8
 13072              	.set CYREG_SCB1_EZ_DATA09, CYREG_SCB1_EZ_DATA9
 13073              	.set CYREG_SCB1_EZ_DATA000, CYREG_SCB1_EZ_DATA0
 13074              	.set CYREG_SCB1_EZ_DATA001, CYREG_SCB1_EZ_DATA1
 13075              	.set CYREG_SCB1_EZ_DATA002, CYREG_SCB1_EZ_DATA2
 13076              	.set CYREG_SCB1_EZ_DATA003, CYREG_SCB1_EZ_DATA3
 13077              	.set CYREG_SCB1_EZ_DATA004, CYREG_SCB1_EZ_DATA4
 13078              	.set CYREG_SCB1_EZ_DATA005, CYREG_SCB1_EZ_DATA5
 13079              	.set CYREG_SCB1_EZ_DATA006, CYREG_SCB1_EZ_DATA6
 13080              	.set CYREG_SCB1_EZ_DATA007, CYREG_SCB1_EZ_DATA7
 13081              	.set CYREG_SCB1_EZ_DATA008, CYREG_SCB1_EZ_DATA8
 13082              	.set CYREG_SCB1_EZ_DATA009, CYREG_SCB1_EZ_DATA9
 13083              	.set CYREG_SCB1_EZ_DATA010, CYREG_SCB1_EZ_DATA10
 13084              	.set CYREG_SCB1_EZ_DATA011, CYREG_SCB1_EZ_DATA11
 13085              	.set CYREG_SCB1_EZ_DATA012, CYREG_SCB1_EZ_DATA12
 13086              	.set CYREG_SCB1_EZ_DATA013, CYREG_SCB1_EZ_DATA13
 13087              	.set CYREG_SCB1_EZ_DATA014, CYREG_SCB1_EZ_DATA14
 13088              	.set CYREG_SCB1_EZ_DATA015, CYREG_SCB1_EZ_DATA15
 13089              	.set CYREG_SCB1_EZ_DATA016, CYREG_SCB1_EZ_DATA16
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 231


 13090              	.set CYREG_SCB1_EZ_DATA017, CYREG_SCB1_EZ_DATA17
 13091              	.set CYREG_SCB1_EZ_DATA018, CYREG_SCB1_EZ_DATA18
 13092              	.set CYREG_SCB1_EZ_DATA019, CYREG_SCB1_EZ_DATA19
 13093              	.set CYREG_SCB1_EZ_DATA020, CYREG_SCB1_EZ_DATA20
 13094              	.set CYREG_SCB1_EZ_DATA021, CYREG_SCB1_EZ_DATA21
 13095              	.set CYREG_SCB1_EZ_DATA022, CYREG_SCB1_EZ_DATA22
 13096              	.set CYREG_SCB1_EZ_DATA023, CYREG_SCB1_EZ_DATA23
 13097              	.set CYREG_SCB1_EZ_DATA024, CYREG_SCB1_EZ_DATA24
 13098              	.set CYREG_SCB1_EZ_DATA025, CYREG_SCB1_EZ_DATA25
 13099              	.set CYREG_SCB1_EZ_DATA026, CYREG_SCB1_EZ_DATA26
 13100              	.set CYREG_SCB1_EZ_DATA027, CYREG_SCB1_EZ_DATA27
 13101              	.set CYREG_SCB1_EZ_DATA028, CYREG_SCB1_EZ_DATA28
 13102              	.set CYREG_SCB1_EZ_DATA029, CYREG_SCB1_EZ_DATA29
 13103              	.set CYREG_SCB1_EZ_DATA030, CYREG_SCB1_EZ_DATA30
 13104              	.set CYREG_SCB1_EZ_DATA031, CYREG_SCB1_EZ_DATA31
 13105              	.set CYREG_SCB2_EZ_DATA00, CYREG_SCB2_EZ_DATA0
 13106              	.set CYREG_SCB2_EZ_DATA01, CYREG_SCB2_EZ_DATA1
 13107              	.set CYREG_SCB2_EZ_DATA02, CYREG_SCB2_EZ_DATA2
 13108              	.set CYREG_SCB2_EZ_DATA03, CYREG_SCB2_EZ_DATA3
 13109              	.set CYREG_SCB2_EZ_DATA04, CYREG_SCB2_EZ_DATA4
 13110              	.set CYREG_SCB2_EZ_DATA05, CYREG_SCB2_EZ_DATA5
 13111              	.set CYREG_SCB2_EZ_DATA06, CYREG_SCB2_EZ_DATA6
 13112              	.set CYREG_SCB2_EZ_DATA07, CYREG_SCB2_EZ_DATA7
 13113              	.set CYREG_SCB2_EZ_DATA08, CYREG_SCB2_EZ_DATA8
 13114              	.set CYREG_SCB2_EZ_DATA09, CYREG_SCB2_EZ_DATA9
 13115              	.set CYREG_SCB2_EZ_DATA000, CYREG_SCB2_EZ_DATA0
 13116              	.set CYREG_SCB2_EZ_DATA001, CYREG_SCB2_EZ_DATA1
 13117              	.set CYREG_SCB2_EZ_DATA002, CYREG_SCB2_EZ_DATA2
 13118              	.set CYREG_SCB2_EZ_DATA003, CYREG_SCB2_EZ_DATA3
 13119              	.set CYREG_SCB2_EZ_DATA004, CYREG_SCB2_EZ_DATA4
 13120              	.set CYREG_SCB2_EZ_DATA005, CYREG_SCB2_EZ_DATA5
 13121              	.set CYREG_SCB2_EZ_DATA006, CYREG_SCB2_EZ_DATA6
 13122              	.set CYREG_SCB2_EZ_DATA007, CYREG_SCB2_EZ_DATA7
 13123              	.set CYREG_SCB2_EZ_DATA008, CYREG_SCB2_EZ_DATA8
 13124              	.set CYREG_SCB2_EZ_DATA009, CYREG_SCB2_EZ_DATA9
 13125              	.set CYREG_SCB2_EZ_DATA010, CYREG_SCB2_EZ_DATA10
 13126              	.set CYREG_SCB2_EZ_DATA011, CYREG_SCB2_EZ_DATA11
 13127              	.set CYREG_SCB2_EZ_DATA012, CYREG_SCB2_EZ_DATA12
 13128              	.set CYREG_SCB2_EZ_DATA013, CYREG_SCB2_EZ_DATA13
 13129              	.set CYREG_SCB2_EZ_DATA014, CYREG_SCB2_EZ_DATA14
 13130              	.set CYREG_SCB2_EZ_DATA015, CYREG_SCB2_EZ_DATA15
 13131              	.set CYREG_SCB2_EZ_DATA016, CYREG_SCB2_EZ_DATA16
 13132              	.set CYREG_SCB2_EZ_DATA017, CYREG_SCB2_EZ_DATA17
 13133              	.set CYREG_SCB2_EZ_DATA018, CYREG_SCB2_EZ_DATA18
 13134              	.set CYREG_SCB2_EZ_DATA019, CYREG_SCB2_EZ_DATA19
 13135              	.set CYREG_SCB2_EZ_DATA020, CYREG_SCB2_EZ_DATA20
 13136              	.set CYREG_SCB2_EZ_DATA021, CYREG_SCB2_EZ_DATA21
 13137              	.set CYREG_SCB2_EZ_DATA022, CYREG_SCB2_EZ_DATA22
 13138              	.set CYREG_SCB2_EZ_DATA023, CYREG_SCB2_EZ_DATA23
 13139              	.set CYREG_SCB2_EZ_DATA024, CYREG_SCB2_EZ_DATA24
 13140              	.set CYREG_SCB2_EZ_DATA025, CYREG_SCB2_EZ_DATA25
 13141              	.set CYREG_SCB2_EZ_DATA026, CYREG_SCB2_EZ_DATA26
 13142              	.set CYREG_SCB2_EZ_DATA027, CYREG_SCB2_EZ_DATA27
 13143              	.set CYREG_SCB2_EZ_DATA028, CYREG_SCB2_EZ_DATA28
 13144              	.set CYREG_SCB2_EZ_DATA029, CYREG_SCB2_EZ_DATA29
 13145              	.set CYREG_SCB2_EZ_DATA030, CYREG_SCB2_EZ_DATA30
 13146              	.set CYREG_SCB2_EZ_DATA031, CYREG_SCB2_EZ_DATA31
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 232


 13147              	.set CYREG_SCB3_EZ_DATA00, CYREG_SCB3_EZ_DATA0
 13148              	.set CYREG_SCB3_EZ_DATA01, CYREG_SCB3_EZ_DATA1
 13149              	.set CYREG_SCB3_EZ_DATA02, CYREG_SCB3_EZ_DATA2
 13150              	.set CYREG_SCB3_EZ_DATA03, CYREG_SCB3_EZ_DATA3
 13151              	.set CYREG_SCB3_EZ_DATA04, CYREG_SCB3_EZ_DATA4
 13152              	.set CYREG_SCB3_EZ_DATA05, CYREG_SCB3_EZ_DATA5
 13153              	.set CYREG_SCB3_EZ_DATA06, CYREG_SCB3_EZ_DATA6
 13154              	.set CYREG_SCB3_EZ_DATA07, CYREG_SCB3_EZ_DATA7
 13155              	.set CYREG_SCB3_EZ_DATA08, CYREG_SCB3_EZ_DATA8
 13156              	.set CYREG_SCB3_EZ_DATA09, CYREG_SCB3_EZ_DATA9
 13157              	.set CYREG_SCB3_EZ_DATA000, CYREG_SCB3_EZ_DATA0
 13158              	.set CYREG_SCB3_EZ_DATA001, CYREG_SCB3_EZ_DATA1
 13159              	.set CYREG_SCB3_EZ_DATA002, CYREG_SCB3_EZ_DATA2
 13160              	.set CYREG_SCB3_EZ_DATA003, CYREG_SCB3_EZ_DATA3
 13161              	.set CYREG_SCB3_EZ_DATA004, CYREG_SCB3_EZ_DATA4
 13162              	.set CYREG_SCB3_EZ_DATA005, CYREG_SCB3_EZ_DATA5
 13163              	.set CYREG_SCB3_EZ_DATA006, CYREG_SCB3_EZ_DATA6
 13164              	.set CYREG_SCB3_EZ_DATA007, CYREG_SCB3_EZ_DATA7
 13165              	.set CYREG_SCB3_EZ_DATA008, CYREG_SCB3_EZ_DATA8
 13166              	.set CYREG_SCB3_EZ_DATA009, CYREG_SCB3_EZ_DATA9
 13167              	.set CYREG_SCB3_EZ_DATA010, CYREG_SCB3_EZ_DATA10
 13168              	.set CYREG_SCB3_EZ_DATA011, CYREG_SCB3_EZ_DATA11
 13169              	.set CYREG_SCB3_EZ_DATA012, CYREG_SCB3_EZ_DATA12
 13170              	.set CYREG_SCB3_EZ_DATA013, CYREG_SCB3_EZ_DATA13
 13171              	.set CYREG_SCB3_EZ_DATA014, CYREG_SCB3_EZ_DATA14
 13172              	.set CYREG_SCB3_EZ_DATA015, CYREG_SCB3_EZ_DATA15
 13173              	.set CYREG_SCB3_EZ_DATA016, CYREG_SCB3_EZ_DATA16
 13174              	.set CYREG_SCB3_EZ_DATA017, CYREG_SCB3_EZ_DATA17
 13175              	.set CYREG_SCB3_EZ_DATA018, CYREG_SCB3_EZ_DATA18
 13176              	.set CYREG_SCB3_EZ_DATA019, CYREG_SCB3_EZ_DATA19
 13177              	.set CYREG_SCB3_EZ_DATA020, CYREG_SCB3_EZ_DATA20
 13178              	.set CYREG_SCB3_EZ_DATA021, CYREG_SCB3_EZ_DATA21
 13179              	.set CYREG_SCB3_EZ_DATA022, CYREG_SCB3_EZ_DATA22
 13180              	.set CYREG_SCB3_EZ_DATA023, CYREG_SCB3_EZ_DATA23
 13181              	.set CYREG_SCB3_EZ_DATA024, CYREG_SCB3_EZ_DATA24
 13182              	.set CYREG_SCB3_EZ_DATA025, CYREG_SCB3_EZ_DATA25
 13183              	.set CYREG_SCB3_EZ_DATA026, CYREG_SCB3_EZ_DATA26
 13184              	.set CYREG_SCB3_EZ_DATA027, CYREG_SCB3_EZ_DATA27
 13185              	.set CYREG_SCB3_EZ_DATA028, CYREG_SCB3_EZ_DATA28
 13186              	.set CYREG_SCB3_EZ_DATA029, CYREG_SCB3_EZ_DATA29
 13187              	.set CYREG_SCB3_EZ_DATA030, CYREG_SCB3_EZ_DATA30
 13188              	.set CYREG_SCB3_EZ_DATA031, CYREG_SCB3_EZ_DATA31
 13189              	.set CYREG_CAN0_CAN_RX00_CONTROL, CYREG_CAN0_CAN_RX0_CONTROL
 13190              	.set CYREG_CAN0_CAN_RX00_ID, CYREG_CAN0_CAN_RX0_ID
 13191              	.set CYREG_CAN0_CAN_RX00_DATA_HIGH, CYREG_CAN0_CAN_RX0_DATA_HIGH
 13192              	.set CYREG_CAN0_CAN_RX00_DATA_LOW, CYREG_CAN0_CAN_RX0_DATA_LOW
 13193              	.set CYREG_CAN0_CAN_RX00_AMR, CYREG_CAN0_CAN_RX0_AMR
 13194              	.set CYREG_CAN0_CAN_RX00_ACR, CYREG_CAN0_CAN_RX0_ACR
 13195              	.set CYREG_CAN0_CAN_RX00_AMR_DATA, CYREG_CAN0_CAN_RX0_AMR_DATA
 13196              	.set CYREG_CAN0_CAN_RX00_ACR_DATA, CYREG_CAN0_CAN_RX0_ACR_DATA
 13197              	.set CYREG_CAN0_CAN_RX01_CONTROL, CYREG_CAN0_CAN_RX1_CONTROL
 13198              	.set CYREG_CAN0_CAN_RX01_ID, CYREG_CAN0_CAN_RX1_ID
 13199              	.set CYREG_CAN0_CAN_RX01_DATA_HIGH, CYREG_CAN0_CAN_RX1_DATA_HIGH
 13200              	.set CYREG_CAN0_CAN_RX01_DATA_LOW, CYREG_CAN0_CAN_RX1_DATA_LOW
 13201              	.set CYREG_CAN0_CAN_RX01_AMR, CYREG_CAN0_CAN_RX1_AMR
 13202              	.set CYREG_CAN0_CAN_RX01_ACR, CYREG_CAN0_CAN_RX1_ACR
 13203              	.set CYREG_CAN0_CAN_RX01_AMR_DATA, CYREG_CAN0_CAN_RX1_AMR_DATA
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 233


 13204              	.set CYREG_CAN0_CAN_RX01_ACR_DATA, CYREG_CAN0_CAN_RX1_ACR_DATA
 13205              	.set CYREG_CAN0_CAN_RX02_CONTROL, CYREG_CAN0_CAN_RX2_CONTROL
 13206              	.set CYREG_CAN0_CAN_RX02_ID, CYREG_CAN0_CAN_RX2_ID
 13207              	.set CYREG_CAN0_CAN_RX02_DATA_HIGH, CYREG_CAN0_CAN_RX2_DATA_HIGH
 13208              	.set CYREG_CAN0_CAN_RX02_DATA_LOW, CYREG_CAN0_CAN_RX2_DATA_LOW
 13209              	.set CYREG_CAN0_CAN_RX02_AMR, CYREG_CAN0_CAN_RX2_AMR
 13210              	.set CYREG_CAN0_CAN_RX02_ACR, CYREG_CAN0_CAN_RX2_ACR
 13211              	.set CYREG_CAN0_CAN_RX02_AMR_DATA, CYREG_CAN0_CAN_RX2_AMR_DATA
 13212              	.set CYREG_CAN0_CAN_RX02_ACR_DATA, CYREG_CAN0_CAN_RX2_ACR_DATA
 13213              	.set CYREG_CAN0_CAN_RX03_CONTROL, CYREG_CAN0_CAN_RX3_CONTROL
 13214              	.set CYREG_CAN0_CAN_RX03_ID, CYREG_CAN0_CAN_RX3_ID
 13215              	.set CYREG_CAN0_CAN_RX03_DATA_HIGH, CYREG_CAN0_CAN_RX3_DATA_HIGH
 13216              	.set CYREG_CAN0_CAN_RX03_DATA_LOW, CYREG_CAN0_CAN_RX3_DATA_LOW
 13217              	.set CYREG_CAN0_CAN_RX03_AMR, CYREG_CAN0_CAN_RX3_AMR
 13218              	.set CYREG_CAN0_CAN_RX03_ACR, CYREG_CAN0_CAN_RX3_ACR
 13219              	.set CYREG_CAN0_CAN_RX03_AMR_DATA, CYREG_CAN0_CAN_RX3_AMR_DATA
 13220              	.set CYREG_CAN0_CAN_RX03_ACR_DATA, CYREG_CAN0_CAN_RX3_ACR_DATA
 13221              	.set CYREG_CAN0_CAN_RX04_CONTROL, CYREG_CAN0_CAN_RX4_CONTROL
 13222              	.set CYREG_CAN0_CAN_RX04_ID, CYREG_CAN0_CAN_RX4_ID
 13223              	.set CYREG_CAN0_CAN_RX04_DATA_HIGH, CYREG_CAN0_CAN_RX4_DATA_HIGH
 13224              	.set CYREG_CAN0_CAN_RX04_DATA_LOW, CYREG_CAN0_CAN_RX4_DATA_LOW
 13225              	.set CYREG_CAN0_CAN_RX04_AMR, CYREG_CAN0_CAN_RX4_AMR
 13226              	.set CYREG_CAN0_CAN_RX04_ACR, CYREG_CAN0_CAN_RX4_ACR
 13227              	.set CYREG_CAN0_CAN_RX04_AMR_DATA, CYREG_CAN0_CAN_RX4_AMR_DATA
 13228              	.set CYREG_CAN0_CAN_RX04_ACR_DATA, CYREG_CAN0_CAN_RX4_ACR_DATA
 13229              	.set CYREG_CAN0_CAN_RX05_CONTROL, CYREG_CAN0_CAN_RX5_CONTROL
 13230              	.set CYREG_CAN0_CAN_RX05_ID, CYREG_CAN0_CAN_RX5_ID
 13231              	.set CYREG_CAN0_CAN_RX05_DATA_HIGH, CYREG_CAN0_CAN_RX5_DATA_HIGH
 13232              	.set CYREG_CAN0_CAN_RX05_DATA_LOW, CYREG_CAN0_CAN_RX5_DATA_LOW
 13233              	.set CYREG_CAN0_CAN_RX05_AMR, CYREG_CAN0_CAN_RX5_AMR
 13234              	.set CYREG_CAN0_CAN_RX05_ACR, CYREG_CAN0_CAN_RX5_ACR
 13235              	.set CYREG_CAN0_CAN_RX05_AMR_DATA, CYREG_CAN0_CAN_RX5_AMR_DATA
 13236              	.set CYREG_CAN0_CAN_RX05_ACR_DATA, CYREG_CAN0_CAN_RX5_ACR_DATA
 13237              	.set CYREG_CAN0_CAN_RX06_CONTROL, CYREG_CAN0_CAN_RX6_CONTROL
 13238              	.set CYREG_CAN0_CAN_RX06_ID, CYREG_CAN0_CAN_RX6_ID
 13239              	.set CYREG_CAN0_CAN_RX06_DATA_HIGH, CYREG_CAN0_CAN_RX6_DATA_HIGH
 13240              	.set CYREG_CAN0_CAN_RX06_DATA_LOW, CYREG_CAN0_CAN_RX6_DATA_LOW
 13241              	.set CYREG_CAN0_CAN_RX06_AMR, CYREG_CAN0_CAN_RX6_AMR
 13242              	.set CYREG_CAN0_CAN_RX06_ACR, CYREG_CAN0_CAN_RX6_ACR
 13243              	.set CYREG_CAN0_CAN_RX06_AMR_DATA, CYREG_CAN0_CAN_RX6_AMR_DATA
 13244              	.set CYREG_CAN0_CAN_RX06_ACR_DATA, CYREG_CAN0_CAN_RX6_ACR_DATA
 13245              	.set CYREG_CAN0_CAN_RX07_CONTROL, CYREG_CAN0_CAN_RX7_CONTROL
 13246              	.set CYREG_CAN0_CAN_RX07_ID, CYREG_CAN0_CAN_RX7_ID
 13247              	.set CYREG_CAN0_CAN_RX07_DATA_HIGH, CYREG_CAN0_CAN_RX7_DATA_HIGH
 13248              	.set CYREG_CAN0_CAN_RX07_DATA_LOW, CYREG_CAN0_CAN_RX7_DATA_LOW
 13249              	.set CYREG_CAN0_CAN_RX07_AMR, CYREG_CAN0_CAN_RX7_AMR
 13250              	.set CYREG_CAN0_CAN_RX07_ACR, CYREG_CAN0_CAN_RX7_ACR
 13251              	.set CYREG_CAN0_CAN_RX07_AMR_DATA, CYREG_CAN0_CAN_RX7_AMR_DATA
 13252              	.set CYREG_CAN0_CAN_RX07_ACR_DATA, CYREG_CAN0_CAN_RX7_ACR_DATA
 13253              	.set CYREG_CAN0_CAN_RX08_CONTROL, CYREG_CAN0_CAN_RX8_CONTROL
 13254              	.set CYREG_CAN0_CAN_RX08_ID, CYREG_CAN0_CAN_RX8_ID
 13255              	.set CYREG_CAN0_CAN_RX08_DATA_HIGH, CYREG_CAN0_CAN_RX8_DATA_HIGH
 13256              	.set CYREG_CAN0_CAN_RX08_DATA_LOW, CYREG_CAN0_CAN_RX8_DATA_LOW
 13257              	.set CYREG_CAN0_CAN_RX08_AMR, CYREG_CAN0_CAN_RX8_AMR
 13258              	.set CYREG_CAN0_CAN_RX08_ACR, CYREG_CAN0_CAN_RX8_ACR
 13259              	.set CYREG_CAN0_CAN_RX08_AMR_DATA, CYREG_CAN0_CAN_RX8_AMR_DATA
 13260              	.set CYREG_CAN0_CAN_RX08_ACR_DATA, CYREG_CAN0_CAN_RX8_ACR_DATA
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 234


 13261              	.set CYREG_CAN0_CAN_RX09_CONTROL, CYREG_CAN0_CAN_RX9_CONTROL
 13262              	.set CYREG_CAN0_CAN_RX09_ID, CYREG_CAN0_CAN_RX9_ID
 13263              	.set CYREG_CAN0_CAN_RX09_DATA_HIGH, CYREG_CAN0_CAN_RX9_DATA_HIGH
 13264              	.set CYREG_CAN0_CAN_RX09_DATA_LOW, CYREG_CAN0_CAN_RX9_DATA_LOW
 13265              	.set CYREG_CAN0_CAN_RX09_AMR, CYREG_CAN0_CAN_RX9_AMR
 13266              	.set CYREG_CAN0_CAN_RX09_ACR, CYREG_CAN0_CAN_RX9_ACR
 13267              	.set CYREG_CAN0_CAN_RX09_AMR_DATA, CYREG_CAN0_CAN_RX9_AMR_DATA
 13268              	.set CYREG_CAN0_CAN_RX09_ACR_DATA, CYREG_CAN0_CAN_RX9_ACR_DATA
 13269              	.set CYREG_CAN1_CAN_RX00_CONTROL, CYREG_CAN1_CAN_RX0_CONTROL
 13270              	.set CYREG_CAN1_CAN_RX00_ID, CYREG_CAN1_CAN_RX0_ID
 13271              	.set CYREG_CAN1_CAN_RX00_DATA_HIGH, CYREG_CAN1_CAN_RX0_DATA_HIGH
 13272              	.set CYREG_CAN1_CAN_RX00_DATA_LOW, CYREG_CAN1_CAN_RX0_DATA_LOW
 13273              	.set CYREG_CAN1_CAN_RX00_AMR, CYREG_CAN1_CAN_RX0_AMR
 13274              	.set CYREG_CAN1_CAN_RX00_ACR, CYREG_CAN1_CAN_RX0_ACR
 13275              	.set CYREG_CAN1_CAN_RX00_AMR_DATA, CYREG_CAN1_CAN_RX0_AMR_DATA
 13276              	.set CYREG_CAN1_CAN_RX00_ACR_DATA, CYREG_CAN1_CAN_RX0_ACR_DATA
 13277              	.set CYREG_CAN1_CAN_RX01_CONTROL, CYREG_CAN1_CAN_RX1_CONTROL
 13278              	.set CYREG_CAN1_CAN_RX01_ID, CYREG_CAN1_CAN_RX1_ID
 13279              	.set CYREG_CAN1_CAN_RX01_DATA_HIGH, CYREG_CAN1_CAN_RX1_DATA_HIGH
 13280              	.set CYREG_CAN1_CAN_RX01_DATA_LOW, CYREG_CAN1_CAN_RX1_DATA_LOW
 13281              	.set CYREG_CAN1_CAN_RX01_AMR, CYREG_CAN1_CAN_RX1_AMR
 13282              	.set CYREG_CAN1_CAN_RX01_ACR, CYREG_CAN1_CAN_RX1_ACR
 13283              	.set CYREG_CAN1_CAN_RX01_AMR_DATA, CYREG_CAN1_CAN_RX1_AMR_DATA
 13284              	.set CYREG_CAN1_CAN_RX01_ACR_DATA, CYREG_CAN1_CAN_RX1_ACR_DATA
 13285              	.set CYREG_CAN1_CAN_RX02_CONTROL, CYREG_CAN1_CAN_RX2_CONTROL
 13286              	.set CYREG_CAN1_CAN_RX02_ID, CYREG_CAN1_CAN_RX2_ID
 13287              	.set CYREG_CAN1_CAN_RX02_DATA_HIGH, CYREG_CAN1_CAN_RX2_DATA_HIGH
 13288              	.set CYREG_CAN1_CAN_RX02_DATA_LOW, CYREG_CAN1_CAN_RX2_DATA_LOW
 13289              	.set CYREG_CAN1_CAN_RX02_AMR, CYREG_CAN1_CAN_RX2_AMR
 13290              	.set CYREG_CAN1_CAN_RX02_ACR, CYREG_CAN1_CAN_RX2_ACR
 13291              	.set CYREG_CAN1_CAN_RX02_AMR_DATA, CYREG_CAN1_CAN_RX2_AMR_DATA
 13292              	.set CYREG_CAN1_CAN_RX02_ACR_DATA, CYREG_CAN1_CAN_RX2_ACR_DATA
 13293              	.set CYREG_CAN1_CAN_RX03_CONTROL, CYREG_CAN1_CAN_RX3_CONTROL
 13294              	.set CYREG_CAN1_CAN_RX03_ID, CYREG_CAN1_CAN_RX3_ID
 13295              	.set CYREG_CAN1_CAN_RX03_DATA_HIGH, CYREG_CAN1_CAN_RX3_DATA_HIGH
 13296              	.set CYREG_CAN1_CAN_RX03_DATA_LOW, CYREG_CAN1_CAN_RX3_DATA_LOW
 13297              	.set CYREG_CAN1_CAN_RX03_AMR, CYREG_CAN1_CAN_RX3_AMR
 13298              	.set CYREG_CAN1_CAN_RX03_ACR, CYREG_CAN1_CAN_RX3_ACR
 13299              	.set CYREG_CAN1_CAN_RX03_AMR_DATA, CYREG_CAN1_CAN_RX3_AMR_DATA
 13300              	.set CYREG_CAN1_CAN_RX03_ACR_DATA, CYREG_CAN1_CAN_RX3_ACR_DATA
 13301              	.set CYREG_CAN1_CAN_RX04_CONTROL, CYREG_CAN1_CAN_RX4_CONTROL
 13302              	.set CYREG_CAN1_CAN_RX04_ID, CYREG_CAN1_CAN_RX4_ID
 13303              	.set CYREG_CAN1_CAN_RX04_DATA_HIGH, CYREG_CAN1_CAN_RX4_DATA_HIGH
 13304              	.set CYREG_CAN1_CAN_RX04_DATA_LOW, CYREG_CAN1_CAN_RX4_DATA_LOW
 13305              	.set CYREG_CAN1_CAN_RX04_AMR, CYREG_CAN1_CAN_RX4_AMR
 13306              	.set CYREG_CAN1_CAN_RX04_ACR, CYREG_CAN1_CAN_RX4_ACR
 13307              	.set CYREG_CAN1_CAN_RX04_AMR_DATA, CYREG_CAN1_CAN_RX4_AMR_DATA
 13308              	.set CYREG_CAN1_CAN_RX04_ACR_DATA, CYREG_CAN1_CAN_RX4_ACR_DATA
 13309              	.set CYREG_CAN1_CAN_RX05_CONTROL, CYREG_CAN1_CAN_RX5_CONTROL
 13310              	.set CYREG_CAN1_CAN_RX05_ID, CYREG_CAN1_CAN_RX5_ID
 13311              	.set CYREG_CAN1_CAN_RX05_DATA_HIGH, CYREG_CAN1_CAN_RX5_DATA_HIGH
 13312              	.set CYREG_CAN1_CAN_RX05_DATA_LOW, CYREG_CAN1_CAN_RX5_DATA_LOW
 13313              	.set CYREG_CAN1_CAN_RX05_AMR, CYREG_CAN1_CAN_RX5_AMR
 13314              	.set CYREG_CAN1_CAN_RX05_ACR, CYREG_CAN1_CAN_RX5_ACR
 13315              	.set CYREG_CAN1_CAN_RX05_AMR_DATA, CYREG_CAN1_CAN_RX5_AMR_DATA
 13316              	.set CYREG_CAN1_CAN_RX05_ACR_DATA, CYREG_CAN1_CAN_RX5_ACR_DATA
 13317              	.set CYREG_CAN1_CAN_RX06_CONTROL, CYREG_CAN1_CAN_RX6_CONTROL
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 235


 13318              	.set CYREG_CAN1_CAN_RX06_ID, CYREG_CAN1_CAN_RX6_ID
 13319              	.set CYREG_CAN1_CAN_RX06_DATA_HIGH, CYREG_CAN1_CAN_RX6_DATA_HIGH
 13320              	.set CYREG_CAN1_CAN_RX06_DATA_LOW, CYREG_CAN1_CAN_RX6_DATA_LOW
 13321              	.set CYREG_CAN1_CAN_RX06_AMR, CYREG_CAN1_CAN_RX6_AMR
 13322              	.set CYREG_CAN1_CAN_RX06_ACR, CYREG_CAN1_CAN_RX6_ACR
 13323              	.set CYREG_CAN1_CAN_RX06_AMR_DATA, CYREG_CAN1_CAN_RX6_AMR_DATA
 13324              	.set CYREG_CAN1_CAN_RX06_ACR_DATA, CYREG_CAN1_CAN_RX6_ACR_DATA
 13325              	.set CYREG_CAN1_CAN_RX07_CONTROL, CYREG_CAN1_CAN_RX7_CONTROL
 13326              	.set CYREG_CAN1_CAN_RX07_ID, CYREG_CAN1_CAN_RX7_ID
 13327              	.set CYREG_CAN1_CAN_RX07_DATA_HIGH, CYREG_CAN1_CAN_RX7_DATA_HIGH
 13328              	.set CYREG_CAN1_CAN_RX07_DATA_LOW, CYREG_CAN1_CAN_RX7_DATA_LOW
 13329              	.set CYREG_CAN1_CAN_RX07_AMR, CYREG_CAN1_CAN_RX7_AMR
 13330              	.set CYREG_CAN1_CAN_RX07_ACR, CYREG_CAN1_CAN_RX7_ACR
 13331              	.set CYREG_CAN1_CAN_RX07_AMR_DATA, CYREG_CAN1_CAN_RX7_AMR_DATA
 13332              	.set CYREG_CAN1_CAN_RX07_ACR_DATA, CYREG_CAN1_CAN_RX7_ACR_DATA
 13333              	.set CYREG_CAN1_CAN_RX08_CONTROL, CYREG_CAN1_CAN_RX8_CONTROL
 13334              	.set CYREG_CAN1_CAN_RX08_ID, CYREG_CAN1_CAN_RX8_ID
 13335              	.set CYREG_CAN1_CAN_RX08_DATA_HIGH, CYREG_CAN1_CAN_RX8_DATA_HIGH
 13336              	.set CYREG_CAN1_CAN_RX08_DATA_LOW, CYREG_CAN1_CAN_RX8_DATA_LOW
 13337              	.set CYREG_CAN1_CAN_RX08_AMR, CYREG_CAN1_CAN_RX8_AMR
 13338              	.set CYREG_CAN1_CAN_RX08_ACR, CYREG_CAN1_CAN_RX8_ACR
 13339              	.set CYREG_CAN1_CAN_RX08_AMR_DATA, CYREG_CAN1_CAN_RX8_AMR_DATA
 13340              	.set CYREG_CAN1_CAN_RX08_ACR_DATA, CYREG_CAN1_CAN_RX8_ACR_DATA
 13341              	.set CYREG_CAN1_CAN_RX09_CONTROL, CYREG_CAN1_CAN_RX9_CONTROL
 13342              	.set CYREG_CAN1_CAN_RX09_ID, CYREG_CAN1_CAN_RX9_ID
 13343              	.set CYREG_CAN1_CAN_RX09_DATA_HIGH, CYREG_CAN1_CAN_RX9_DATA_HIGH
 13344              	.set CYREG_CAN1_CAN_RX09_DATA_LOW, CYREG_CAN1_CAN_RX9_DATA_LOW
 13345              	.set CYREG_CAN1_CAN_RX09_AMR, CYREG_CAN1_CAN_RX9_AMR
 13346              	.set CYREG_CAN1_CAN_RX09_ACR, CYREG_CAN1_CAN_RX9_ACR
 13347              	.set CYREG_CAN1_CAN_RX09_AMR_DATA, CYREG_CAN1_CAN_RX9_AMR_DATA
 13348              	.set CYREG_CAN1_CAN_RX09_ACR_DATA, CYREG_CAN1_CAN_RX9_ACR_DATA
 13349              	.set CYREG_SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG0
 13350              	.set CYREG_SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG1
 13351              	.set CYREG_SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG2
 13352              	.set CYREG_SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG3
 13353              	.set CYREG_SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG4
 13354              	.set CYREG_SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG5
 13355              	.set CYREG_SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG6
 13356              	.set CYREG_SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG7
 13357              	.set CYREG_SAR_CHAN_CONFIG08, CYREG_SAR_CHAN_CONFIG8
 13358              	.set CYREG_SAR_CHAN_CONFIG09, CYREG_SAR_CHAN_CONFIG9
 13359              	.set CYREG_SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK0
 13360              	.set CYREG_SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK1
 13361              	.set CYREG_SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK2
 13362              	.set CYREG_SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK3
 13363              	.set CYREG_SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK4
 13364              	.set CYREG_SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK5
 13365              	.set CYREG_SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK6
 13366              	.set CYREG_SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK7
 13367              	.set CYREG_SAR_CHAN_WORK08, CYREG_SAR_CHAN_WORK8
 13368              	.set CYREG_SAR_CHAN_WORK09, CYREG_SAR_CHAN_WORK9
 13369              	.set CYREG_SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT0
 13370              	.set CYREG_SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT1
 13371              	.set CYREG_SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT2
 13372              	.set CYREG_SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT3
 13373              	.set CYREG_SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT4
 13374              	.set CYREG_SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 236


 13375              	.set CYREG_SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT6
 13376              	.set CYREG_SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT7
 13377              	.set CYREG_SAR_CHAN_RESULT08, CYREG_SAR_CHAN_RESULT8
 13378              	.set CYREG_SAR_CHAN_RESULT09, CYREG_SAR_CHAN_RESULT9
   4              	
   5              	/* Clock_1 */
   6              	.set Clock_1__CTRL_REGISTER, CYREG_PERI_PCLK_CTL22
   7              	.set Clock_1__DIV_ID, 0x00000042
   8              	.set Clock_1__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
   9              	.set Clock_1__PA_DIV_ID, 0x000000FF
  10              	
  11              	/* EZI2C_1_SCB */
  12              	.set EZI2C_1_SCB__CTRL, CYREG_SCB0_CTRL
  13              	.set EZI2C_1_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
  14              	.set EZI2C_1_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
  15              	.set EZI2C_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
  16              	.set EZI2C_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
  17              	.set EZI2C_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
  18              	.set EZI2C_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
  19              	.set EZI2C_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
  20              	.set EZI2C_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
  21              	.set EZI2C_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
  22              	.set EZI2C_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
  23              	.set EZI2C_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
  24              	.set EZI2C_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
  25              	.set EZI2C_1_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
  26              	.set EZI2C_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
  27              	.set EZI2C_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
  28              	.set EZI2C_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
  29              	.set EZI2C_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
  30              	.set EZI2C_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
  31              	.set EZI2C_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
  32              	.set EZI2C_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
  33              	.set EZI2C_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
  34              	.set EZI2C_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
  35              	.set EZI2C_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
  36              	.set EZI2C_1_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
  37              	.set EZI2C_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
  38              	.set EZI2C_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
  39              	.set EZI2C_1_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
  40              	.set EZI2C_1_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
  41              	.set EZI2C_1_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
  42              	.set EZI2C_1_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
  43              	.set EZI2C_1_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
  44              	.set EZI2C_1_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
  45              	.set EZI2C_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
  46              	.set EZI2C_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
  47              	.set EZI2C_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
  48              	.set EZI2C_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
  49              	.set EZI2C_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
  50              	.set EZI2C_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
  51              	.set EZI2C_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
  52              	.set EZI2C_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
  53              	.set EZI2C_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
  54              	.set EZI2C_1_SCB__INTR_M, CYREG_SCB0_INTR_M
  55              	.set EZI2C_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
  56              	.set EZI2C_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 237


  57              	.set EZI2C_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
  58              	.set EZI2C_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
  59              	.set EZI2C_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
  60              	.set EZI2C_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
  61              	.set EZI2C_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
  62              	.set EZI2C_1_SCB__INTR_S, CYREG_SCB0_INTR_S
  63              	.set EZI2C_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
  64              	.set EZI2C_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
  65              	.set EZI2C_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
  66              	.set EZI2C_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
  67              	.set EZI2C_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
  68              	.set EZI2C_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
  69              	.set EZI2C_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
  70              	.set EZI2C_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
  71              	.set EZI2C_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
  72              	.set EZI2C_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
  73              	.set EZI2C_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
  74              	.set EZI2C_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
  75              	.set EZI2C_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
  76              	.set EZI2C_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
  77              	.set EZI2C_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
  78              	.set EZI2C_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
  79              	.set EZI2C_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
  80              	.set EZI2C_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
  81              	.set EZI2C_1_SCB__SS0_POSISTION, 0
  82              	.set EZI2C_1_SCB__SS1_POSISTION, 1
  83              	.set EZI2C_1_SCB__SS2_POSISTION, 2
  84              	.set EZI2C_1_SCB__SS3_POSISTION, 3
  85              	.set EZI2C_1_SCB__STATUS, CYREG_SCB0_STATUS
  86              	.set EZI2C_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
  87              	.set EZI2C_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
  88              	.set EZI2C_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
  89              	.set EZI2C_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
  90              	.set EZI2C_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
  91              	.set EZI2C_1_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
  92              	.set EZI2C_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
  93              	.set EZI2C_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
  94              	.set EZI2C_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
  95              	
  96              	/* EZI2C_1_SCB_IRQ */
  97              	.set EZI2C_1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
  98              	.set EZI2C_1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
  99              	.set EZI2C_1_SCB_IRQ__INTC_MASK, 0x200
 100              	.set EZI2C_1_SCB_IRQ__INTC_NUMBER, 9
 101              	.set EZI2C_1_SCB_IRQ__INTC_PRIOR_MASK, 0xC000
 102              	.set EZI2C_1_SCB_IRQ__INTC_PRIOR_NUM, 3
 103              	.set EZI2C_1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
 104              	.set EZI2C_1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 105              	.set EZI2C_1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 106              	
 107              	/* EZI2C_1_SCBCLK */
 108              	.set EZI2C_1_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
 109              	.set EZI2C_1_SCBCLK__DIV_ID, 0x00000043
 110              	.set EZI2C_1_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
 111              	.set EZI2C_1_SCBCLK__PA_DIV_ID, 0x000000FF
 112              	
 113              	/* EZI2C_1_scl */
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 238


 114              	.set EZI2C_1_scl__0__DR, CYREG_GPIO_PRT4_DR
 115              	.set EZI2C_1_scl__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 116              	.set EZI2C_1_scl__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 117              	.set EZI2C_1_scl__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 118              	.set EZI2C_1_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 119              	.set EZI2C_1_scl__0__HSIOM_MASK, 0x0000000F
 120              	.set EZI2C_1_scl__0__HSIOM_SHIFT, 0
 121              	.set EZI2C_1_scl__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 122              	.set EZI2C_1_scl__0__INTR, CYREG_GPIO_PRT4_INTR
 123              	.set EZI2C_1_scl__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 124              	.set EZI2C_1_scl__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 125              	.set EZI2C_1_scl__0__MASK, 0x01
 126              	.set EZI2C_1_scl__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 127              	.set EZI2C_1_scl__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 128              	.set EZI2C_1_scl__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 129              	.set EZI2C_1_scl__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 130              	.set EZI2C_1_scl__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 131              	.set EZI2C_1_scl__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 132              	.set EZI2C_1_scl__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 133              	.set EZI2C_1_scl__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 134              	.set EZI2C_1_scl__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 135              	.set EZI2C_1_scl__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 136              	.set EZI2C_1_scl__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 137              	.set EZI2C_1_scl__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 138              	.set EZI2C_1_scl__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 139              	.set EZI2C_1_scl__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 140              	.set EZI2C_1_scl__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 141              	.set EZI2C_1_scl__0__PC, CYREG_GPIO_PRT4_PC
 142              	.set EZI2C_1_scl__0__PC2, CYREG_GPIO_PRT4_PC2
 143              	.set EZI2C_1_scl__0__PORT, 4
 144              	.set EZI2C_1_scl__0__PS, CYREG_GPIO_PRT4_PS
 145              	.set EZI2C_1_scl__0__SHIFT, 0
 146              	.set EZI2C_1_scl__DR, CYREG_GPIO_PRT4_DR
 147              	.set EZI2C_1_scl__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 148              	.set EZI2C_1_scl__DR_INV, CYREG_GPIO_PRT4_DR_INV
 149              	.set EZI2C_1_scl__DR_SET, CYREG_GPIO_PRT4_DR_SET
 150              	.set EZI2C_1_scl__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 151              	.set EZI2C_1_scl__INTR, CYREG_GPIO_PRT4_INTR
 152              	.set EZI2C_1_scl__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 153              	.set EZI2C_1_scl__INTSTAT, CYREG_GPIO_PRT4_INTR
 154              	.set EZI2C_1_scl__MASK, 0x01
 155              	.set EZI2C_1_scl__PA__CFG0, CYREG_UDB_PA5_CFG0
 156              	.set EZI2C_1_scl__PA__CFG1, CYREG_UDB_PA5_CFG1
 157              	.set EZI2C_1_scl__PA__CFG10, CYREG_UDB_PA5_CFG10
 158              	.set EZI2C_1_scl__PA__CFG11, CYREG_UDB_PA5_CFG11
 159              	.set EZI2C_1_scl__PA__CFG12, CYREG_UDB_PA5_CFG12
 160              	.set EZI2C_1_scl__PA__CFG13, CYREG_UDB_PA5_CFG13
 161              	.set EZI2C_1_scl__PA__CFG14, CYREG_UDB_PA5_CFG14
 162              	.set EZI2C_1_scl__PA__CFG2, CYREG_UDB_PA5_CFG2
 163              	.set EZI2C_1_scl__PA__CFG3, CYREG_UDB_PA5_CFG3
 164              	.set EZI2C_1_scl__PA__CFG4, CYREG_UDB_PA5_CFG4
 165              	.set EZI2C_1_scl__PA__CFG5, CYREG_UDB_PA5_CFG5
 166              	.set EZI2C_1_scl__PA__CFG6, CYREG_UDB_PA5_CFG6
 167              	.set EZI2C_1_scl__PA__CFG7, CYREG_UDB_PA5_CFG7
 168              	.set EZI2C_1_scl__PA__CFG8, CYREG_UDB_PA5_CFG8
 169              	.set EZI2C_1_scl__PA__CFG9, CYREG_UDB_PA5_CFG9
 170              	.set EZI2C_1_scl__PC, CYREG_GPIO_PRT4_PC
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 239


 171              	.set EZI2C_1_scl__PC2, CYREG_GPIO_PRT4_PC2
 172              	.set EZI2C_1_scl__PORT, 4
 173              	.set EZI2C_1_scl__PS, CYREG_GPIO_PRT4_PS
 174              	.set EZI2C_1_scl__SHIFT, 0
 175              	
 176              	/* EZI2C_1_sda */
 177              	.set EZI2C_1_sda__0__DR, CYREG_GPIO_PRT4_DR
 178              	.set EZI2C_1_sda__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 179              	.set EZI2C_1_sda__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 180              	.set EZI2C_1_sda__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 181              	.set EZI2C_1_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 182              	.set EZI2C_1_sda__0__HSIOM_MASK, 0x000000F0
 183              	.set EZI2C_1_sda__0__HSIOM_SHIFT, 4
 184              	.set EZI2C_1_sda__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 185              	.set EZI2C_1_sda__0__INTR, CYREG_GPIO_PRT4_INTR
 186              	.set EZI2C_1_sda__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 187              	.set EZI2C_1_sda__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 188              	.set EZI2C_1_sda__0__MASK, 0x02
 189              	.set EZI2C_1_sda__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 190              	.set EZI2C_1_sda__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 191              	.set EZI2C_1_sda__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 192              	.set EZI2C_1_sda__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 193              	.set EZI2C_1_sda__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 194              	.set EZI2C_1_sda__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 195              	.set EZI2C_1_sda__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 196              	.set EZI2C_1_sda__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 197              	.set EZI2C_1_sda__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 198              	.set EZI2C_1_sda__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 199              	.set EZI2C_1_sda__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 200              	.set EZI2C_1_sda__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 201              	.set EZI2C_1_sda__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 202              	.set EZI2C_1_sda__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 203              	.set EZI2C_1_sda__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 204              	.set EZI2C_1_sda__0__PC, CYREG_GPIO_PRT4_PC
 205              	.set EZI2C_1_sda__0__PC2, CYREG_GPIO_PRT4_PC2
 206              	.set EZI2C_1_sda__0__PORT, 4
 207              	.set EZI2C_1_sda__0__PS, CYREG_GPIO_PRT4_PS
 208              	.set EZI2C_1_sda__0__SHIFT, 1
 209              	.set EZI2C_1_sda__DR, CYREG_GPIO_PRT4_DR
 210              	.set EZI2C_1_sda__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 211              	.set EZI2C_1_sda__DR_INV, CYREG_GPIO_PRT4_DR_INV
 212              	.set EZI2C_1_sda__DR_SET, CYREG_GPIO_PRT4_DR_SET
 213              	.set EZI2C_1_sda__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 214              	.set EZI2C_1_sda__INTR, CYREG_GPIO_PRT4_INTR
 215              	.set EZI2C_1_sda__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 216              	.set EZI2C_1_sda__INTSTAT, CYREG_GPIO_PRT4_INTR
 217              	.set EZI2C_1_sda__MASK, 0x02
 218              	.set EZI2C_1_sda__PA__CFG0, CYREG_UDB_PA5_CFG0
 219              	.set EZI2C_1_sda__PA__CFG1, CYREG_UDB_PA5_CFG1
 220              	.set EZI2C_1_sda__PA__CFG10, CYREG_UDB_PA5_CFG10
 221              	.set EZI2C_1_sda__PA__CFG11, CYREG_UDB_PA5_CFG11
 222              	.set EZI2C_1_sda__PA__CFG12, CYREG_UDB_PA5_CFG12
 223              	.set EZI2C_1_sda__PA__CFG13, CYREG_UDB_PA5_CFG13
 224              	.set EZI2C_1_sda__PA__CFG14, CYREG_UDB_PA5_CFG14
 225              	.set EZI2C_1_sda__PA__CFG2, CYREG_UDB_PA5_CFG2
 226              	.set EZI2C_1_sda__PA__CFG3, CYREG_UDB_PA5_CFG3
 227              	.set EZI2C_1_sda__PA__CFG4, CYREG_UDB_PA5_CFG4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 240


 228              	.set EZI2C_1_sda__PA__CFG5, CYREG_UDB_PA5_CFG5
 229              	.set EZI2C_1_sda__PA__CFG6, CYREG_UDB_PA5_CFG6
 230              	.set EZI2C_1_sda__PA__CFG7, CYREG_UDB_PA5_CFG7
 231              	.set EZI2C_1_sda__PA__CFG8, CYREG_UDB_PA5_CFG8
 232              	.set EZI2C_1_sda__PA__CFG9, CYREG_UDB_PA5_CFG9
 233              	.set EZI2C_1_sda__PC, CYREG_GPIO_PRT4_PC
 234              	.set EZI2C_1_sda__PC2, CYREG_GPIO_PRT4_PC2
 235              	.set EZI2C_1_sda__PORT, 4
 236              	.set EZI2C_1_sda__PS, CYREG_GPIO_PRT4_PS
 237              	.set EZI2C_1_sda__SHIFT, 1
 238              	
 239              	/* PWM_1MHz */
 240              	.set PWM_1MHz__CTRL_REGISTER, CYREG_PERI_PCLK_CTL13
 241              	.set PWM_1MHz__DIV_ID, 0x00000045
 242              	.set PWM_1MHz__DIV_REGISTER, CYREG_PERI_DIV_16_CTL5
 243              	.set PWM_1MHz__PA_DIV_ID, 0x000000FF
 244              	
 245              	/* HCSR04_Clock */
 246              	.set HCSR04_Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL11
 247              	.set HCSR04_Clock__DIV_ID, 0x00000044
 248              	.set HCSR04_Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL4
 249              	.set HCSR04_Clock__PA_DIV_ID, 0x000000FF
 250              	
 251              	/* HCSR04_Timer_cy_m0s8_tcpwm_1 */
 252              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
 253              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
 254              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
 255              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
 256              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
 257              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
 258              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
 259              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
 260              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
 261              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
 262              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
 263              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 264              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
 265              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
 266              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
 267              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
 268              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
 269              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
 270              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
 271              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
 272              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 273              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
 274              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
 275              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 276              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
 277              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
 278              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
 279              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
 280              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
 281              	.set HCSR04_Timer_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2
 282              	
 283              	/* Infrared_ADC_cy_psoc4_sar */
 284              	.set Infrared_ADC_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 241


 285              	.set Infrared_ADC_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
 286              	.set Infrared_ADC_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
 287              	.set Infrared_ADC_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
 288              	.set Infrared_ADC_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
 289              	.set Infrared_ADC_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
 290              	.set Infrared_ADC_cy_psoc4_sar__SAR_NUMBER, 0
 291              	.set Infrared_ADC_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
 292              	.set Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
 293              	.set Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
 294              	.set Infrared_ADC_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
 295              	.set Infrared_ADC_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
 296              	.set Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
 297              	.set Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
 298              	.set Infrared_ADC_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
 299              	.set Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
 300              	.set Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
 301              	.set Infrared_ADC_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
 302              	.set Infrared_ADC_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS
 303              	
 304              	/* Infrared_ADC_intClock */
 305              	.set Infrared_ADC_intClock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL10
 306              	.set Infrared_ADC_intClock__DIV_ID, 0x00000040
 307              	.set Infrared_ADC_intClock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
 308              	.set Infrared_ADC_intClock__PA_DIV_ID, 0x000000FF
 309              	
 310              	/* Infrared_ADC_IRQ */
 311              	.set Infrared_ADC_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
 312              	.set Infrared_ADC_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 313              	.set Infrared_ADC_IRQ__INTC_MASK, 0x20000
 314              	.set Infrared_ADC_IRQ__INTC_NUMBER, 17
 315              	.set Infrared_ADC_IRQ__INTC_PRIOR_MASK, 0xC000
 316              	.set Infrared_ADC_IRQ__INTC_PRIOR_NUM, 3
 317              	.set Infrared_ADC_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR4
 318              	.set Infrared_ADC_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
 319              	.set Infrared_ADC_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR
 320              	
 321              	/* HCSR04_Echo_0 */
 322              	.set HCSR04_Echo_0__0__DR, CYREG_GPIO_PRT0_DR
 323              	.set HCSR04_Echo_0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 324              	.set HCSR04_Echo_0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 325              	.set HCSR04_Echo_0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 326              	.set HCSR04_Echo_0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 327              	.set HCSR04_Echo_0__0__HSIOM_MASK, 0xF0000000
 328              	.set HCSR04_Echo_0__0__HSIOM_SHIFT, 28
 329              	.set HCSR04_Echo_0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 330              	.set HCSR04_Echo_0__0__INTR, CYREG_GPIO_PRT0_INTR
 331              	.set HCSR04_Echo_0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 332              	.set HCSR04_Echo_0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 333              	.set HCSR04_Echo_0__0__MASK, 0x80
 334              	.set HCSR04_Echo_0__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 335              	.set HCSR04_Echo_0__0__PA__CFG1, CYREG_UDB_PA4_CFG1
 336              	.set HCSR04_Echo_0__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 337              	.set HCSR04_Echo_0__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 338              	.set HCSR04_Echo_0__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 339              	.set HCSR04_Echo_0__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 340              	.set HCSR04_Echo_0__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 341              	.set HCSR04_Echo_0__0__PA__CFG2, CYREG_UDB_PA4_CFG2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 242


 342              	.set HCSR04_Echo_0__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 343              	.set HCSR04_Echo_0__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 344              	.set HCSR04_Echo_0__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 345              	.set HCSR04_Echo_0__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 346              	.set HCSR04_Echo_0__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 347              	.set HCSR04_Echo_0__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 348              	.set HCSR04_Echo_0__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 349              	.set HCSR04_Echo_0__0__PC, CYREG_GPIO_PRT0_PC
 350              	.set HCSR04_Echo_0__0__PC2, CYREG_GPIO_PRT0_PC2
 351              	.set HCSR04_Echo_0__0__PORT, 0
 352              	.set HCSR04_Echo_0__0__PS, CYREG_GPIO_PRT0_PS
 353              	.set HCSR04_Echo_0__0__SHIFT, 7
 354              	.set HCSR04_Echo_0__DR, CYREG_GPIO_PRT0_DR
 355              	.set HCSR04_Echo_0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 356              	.set HCSR04_Echo_0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 357              	.set HCSR04_Echo_0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 358              	.set HCSR04_Echo_0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 359              	.set HCSR04_Echo_0__INTR, CYREG_GPIO_PRT0_INTR
 360              	.set HCSR04_Echo_0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 361              	.set HCSR04_Echo_0__INTSTAT, CYREG_GPIO_PRT0_INTR
 362              	.set HCSR04_Echo_0__MASK, 0x80
 363              	.set HCSR04_Echo_0__PA__CFG0, CYREG_UDB_PA4_CFG0
 364              	.set HCSR04_Echo_0__PA__CFG1, CYREG_UDB_PA4_CFG1
 365              	.set HCSR04_Echo_0__PA__CFG10, CYREG_UDB_PA4_CFG10
 366              	.set HCSR04_Echo_0__PA__CFG11, CYREG_UDB_PA4_CFG11
 367              	.set HCSR04_Echo_0__PA__CFG12, CYREG_UDB_PA4_CFG12
 368              	.set HCSR04_Echo_0__PA__CFG13, CYREG_UDB_PA4_CFG13
 369              	.set HCSR04_Echo_0__PA__CFG14, CYREG_UDB_PA4_CFG14
 370              	.set HCSR04_Echo_0__PA__CFG2, CYREG_UDB_PA4_CFG2
 371              	.set HCSR04_Echo_0__PA__CFG3, CYREG_UDB_PA4_CFG3
 372              	.set HCSR04_Echo_0__PA__CFG4, CYREG_UDB_PA4_CFG4
 373              	.set HCSR04_Echo_0__PA__CFG5, CYREG_UDB_PA4_CFG5
 374              	.set HCSR04_Echo_0__PA__CFG6, CYREG_UDB_PA4_CFG6
 375              	.set HCSR04_Echo_0__PA__CFG7, CYREG_UDB_PA4_CFG7
 376              	.set HCSR04_Echo_0__PA__CFG8, CYREG_UDB_PA4_CFG8
 377              	.set HCSR04_Echo_0__PA__CFG9, CYREG_UDB_PA4_CFG9
 378              	.set HCSR04_Echo_0__PC, CYREG_GPIO_PRT0_PC
 379              	.set HCSR04_Echo_0__PC2, CYREG_GPIO_PRT0_PC2
 380              	.set HCSR04_Echo_0__PORT, 0
 381              	.set HCSR04_Echo_0__PS, CYREG_GPIO_PRT0_PS
 382              	.set HCSR04_Echo_0__SHIFT, 7
 383              	
 384              	/* HCSR04_Echo_1 */
 385              	.set HCSR04_Echo_1__0__DR, CYREG_GPIO_PRT0_DR
 386              	.set HCSR04_Echo_1__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 387              	.set HCSR04_Echo_1__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 388              	.set HCSR04_Echo_1__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 389              	.set HCSR04_Echo_1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 390              	.set HCSR04_Echo_1__0__HSIOM_MASK, 0x0000F000
 391              	.set HCSR04_Echo_1__0__HSIOM_SHIFT, 12
 392              	.set HCSR04_Echo_1__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 393              	.set HCSR04_Echo_1__0__INTR, CYREG_GPIO_PRT0_INTR
 394              	.set HCSR04_Echo_1__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 395              	.set HCSR04_Echo_1__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 396              	.set HCSR04_Echo_1__0__MASK, 0x08
 397              	.set HCSR04_Echo_1__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 398              	.set HCSR04_Echo_1__0__PA__CFG1, CYREG_UDB_PA4_CFG1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 243


 399              	.set HCSR04_Echo_1__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 400              	.set HCSR04_Echo_1__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 401              	.set HCSR04_Echo_1__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 402              	.set HCSR04_Echo_1__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 403              	.set HCSR04_Echo_1__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 404              	.set HCSR04_Echo_1__0__PA__CFG2, CYREG_UDB_PA4_CFG2
 405              	.set HCSR04_Echo_1__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 406              	.set HCSR04_Echo_1__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 407              	.set HCSR04_Echo_1__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 408              	.set HCSR04_Echo_1__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 409              	.set HCSR04_Echo_1__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 410              	.set HCSR04_Echo_1__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 411              	.set HCSR04_Echo_1__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 412              	.set HCSR04_Echo_1__0__PC, CYREG_GPIO_PRT0_PC
 413              	.set HCSR04_Echo_1__0__PC2, CYREG_GPIO_PRT0_PC2
 414              	.set HCSR04_Echo_1__0__PORT, 0
 415              	.set HCSR04_Echo_1__0__PS, CYREG_GPIO_PRT0_PS
 416              	.set HCSR04_Echo_1__0__SHIFT, 3
 417              	.set HCSR04_Echo_1__DR, CYREG_GPIO_PRT0_DR
 418              	.set HCSR04_Echo_1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 419              	.set HCSR04_Echo_1__DR_INV, CYREG_GPIO_PRT0_DR_INV
 420              	.set HCSR04_Echo_1__DR_SET, CYREG_GPIO_PRT0_DR_SET
 421              	.set HCSR04_Echo_1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 422              	.set HCSR04_Echo_1__INTR, CYREG_GPIO_PRT0_INTR
 423              	.set HCSR04_Echo_1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 424              	.set HCSR04_Echo_1__INTSTAT, CYREG_GPIO_PRT0_INTR
 425              	.set HCSR04_Echo_1__MASK, 0x08
 426              	.set HCSR04_Echo_1__PA__CFG0, CYREG_UDB_PA4_CFG0
 427              	.set HCSR04_Echo_1__PA__CFG1, CYREG_UDB_PA4_CFG1
 428              	.set HCSR04_Echo_1__PA__CFG10, CYREG_UDB_PA4_CFG10
 429              	.set HCSR04_Echo_1__PA__CFG11, CYREG_UDB_PA4_CFG11
 430              	.set HCSR04_Echo_1__PA__CFG12, CYREG_UDB_PA4_CFG12
 431              	.set HCSR04_Echo_1__PA__CFG13, CYREG_UDB_PA4_CFG13
 432              	.set HCSR04_Echo_1__PA__CFG14, CYREG_UDB_PA4_CFG14
 433              	.set HCSR04_Echo_1__PA__CFG2, CYREG_UDB_PA4_CFG2
 434              	.set HCSR04_Echo_1__PA__CFG3, CYREG_UDB_PA4_CFG3
 435              	.set HCSR04_Echo_1__PA__CFG4, CYREG_UDB_PA4_CFG4
 436              	.set HCSR04_Echo_1__PA__CFG5, CYREG_UDB_PA4_CFG5
 437              	.set HCSR04_Echo_1__PA__CFG6, CYREG_UDB_PA4_CFG6
 438              	.set HCSR04_Echo_1__PA__CFG7, CYREG_UDB_PA4_CFG7
 439              	.set HCSR04_Echo_1__PA__CFG8, CYREG_UDB_PA4_CFG8
 440              	.set HCSR04_Echo_1__PA__CFG9, CYREG_UDB_PA4_CFG9
 441              	.set HCSR04_Echo_1__PC, CYREG_GPIO_PRT0_PC
 442              	.set HCSR04_Echo_1__PC2, CYREG_GPIO_PRT0_PC2
 443              	.set HCSR04_Echo_1__PORT, 0
 444              	.set HCSR04_Echo_1__PS, CYREG_GPIO_PRT0_PS
 445              	.set HCSR04_Echo_1__SHIFT, 3
 446              	
 447              	/* HCSR04_Echo_2 */
 448              	.set HCSR04_Echo_2__0__DR, CYREG_GPIO_PRT0_DR
 449              	.set HCSR04_Echo_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 450              	.set HCSR04_Echo_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 451              	.set HCSR04_Echo_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 452              	.set HCSR04_Echo_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 453              	.set HCSR04_Echo_2__0__HSIOM_MASK, 0x0000000F
 454              	.set HCSR04_Echo_2__0__HSIOM_SHIFT, 0
 455              	.set HCSR04_Echo_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 244


 456              	.set HCSR04_Echo_2__0__INTR, CYREG_GPIO_PRT0_INTR
 457              	.set HCSR04_Echo_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 458              	.set HCSR04_Echo_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 459              	.set HCSR04_Echo_2__0__MASK, 0x01
 460              	.set HCSR04_Echo_2__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 461              	.set HCSR04_Echo_2__0__PA__CFG1, CYREG_UDB_PA4_CFG1
 462              	.set HCSR04_Echo_2__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 463              	.set HCSR04_Echo_2__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 464              	.set HCSR04_Echo_2__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 465              	.set HCSR04_Echo_2__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 466              	.set HCSR04_Echo_2__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 467              	.set HCSR04_Echo_2__0__PA__CFG2, CYREG_UDB_PA4_CFG2
 468              	.set HCSR04_Echo_2__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 469              	.set HCSR04_Echo_2__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 470              	.set HCSR04_Echo_2__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 471              	.set HCSR04_Echo_2__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 472              	.set HCSR04_Echo_2__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 473              	.set HCSR04_Echo_2__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 474              	.set HCSR04_Echo_2__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 475              	.set HCSR04_Echo_2__0__PC, CYREG_GPIO_PRT0_PC
 476              	.set HCSR04_Echo_2__0__PC2, CYREG_GPIO_PRT0_PC2
 477              	.set HCSR04_Echo_2__0__PORT, 0
 478              	.set HCSR04_Echo_2__0__PS, CYREG_GPIO_PRT0_PS
 479              	.set HCSR04_Echo_2__0__SHIFT, 0
 480              	.set HCSR04_Echo_2__DR, CYREG_GPIO_PRT0_DR
 481              	.set HCSR04_Echo_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 482              	.set HCSR04_Echo_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
 483              	.set HCSR04_Echo_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
 484              	.set HCSR04_Echo_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 485              	.set HCSR04_Echo_2__INTR, CYREG_GPIO_PRT0_INTR
 486              	.set HCSR04_Echo_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 487              	.set HCSR04_Echo_2__INTSTAT, CYREG_GPIO_PRT0_INTR
 488              	.set HCSR04_Echo_2__MASK, 0x01
 489              	.set HCSR04_Echo_2__PA__CFG0, CYREG_UDB_PA4_CFG0
 490              	.set HCSR04_Echo_2__PA__CFG1, CYREG_UDB_PA4_CFG1
 491              	.set HCSR04_Echo_2__PA__CFG10, CYREG_UDB_PA4_CFG10
 492              	.set HCSR04_Echo_2__PA__CFG11, CYREG_UDB_PA4_CFG11
 493              	.set HCSR04_Echo_2__PA__CFG12, CYREG_UDB_PA4_CFG12
 494              	.set HCSR04_Echo_2__PA__CFG13, CYREG_UDB_PA4_CFG13
 495              	.set HCSR04_Echo_2__PA__CFG14, CYREG_UDB_PA4_CFG14
 496              	.set HCSR04_Echo_2__PA__CFG2, CYREG_UDB_PA4_CFG2
 497              	.set HCSR04_Echo_2__PA__CFG3, CYREG_UDB_PA4_CFG3
 498              	.set HCSR04_Echo_2__PA__CFG4, CYREG_UDB_PA4_CFG4
 499              	.set HCSR04_Echo_2__PA__CFG5, CYREG_UDB_PA4_CFG5
 500              	.set HCSR04_Echo_2__PA__CFG6, CYREG_UDB_PA4_CFG6
 501              	.set HCSR04_Echo_2__PA__CFG7, CYREG_UDB_PA4_CFG7
 502              	.set HCSR04_Echo_2__PA__CFG8, CYREG_UDB_PA4_CFG8
 503              	.set HCSR04_Echo_2__PA__CFG9, CYREG_UDB_PA4_CFG9
 504              	.set HCSR04_Echo_2__PC, CYREG_GPIO_PRT0_PC
 505              	.set HCSR04_Echo_2__PC2, CYREG_GPIO_PRT0_PC2
 506              	.set HCSR04_Echo_2__PORT, 0
 507              	.set HCSR04_Echo_2__PS, CYREG_GPIO_PRT0_PS
 508              	.set HCSR04_Echo_2__SHIFT, 0
 509              	
 510              	/* HCSR04_Echo_3 */
 511              	.set HCSR04_Echo_3__0__DR, CYREG_GPIO_PRT4_DR
 512              	.set HCSR04_Echo_3__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 245


 513              	.set HCSR04_Echo_3__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 514              	.set HCSR04_Echo_3__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 515              	.set HCSR04_Echo_3__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 516              	.set HCSR04_Echo_3__0__HSIOM_MASK, 0x000F0000
 517              	.set HCSR04_Echo_3__0__HSIOM_SHIFT, 16
 518              	.set HCSR04_Echo_3__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 519              	.set HCSR04_Echo_3__0__INTR, CYREG_GPIO_PRT4_INTR
 520              	.set HCSR04_Echo_3__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 521              	.set HCSR04_Echo_3__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 522              	.set HCSR04_Echo_3__0__MASK, 0x10
 523              	.set HCSR04_Echo_3__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 524              	.set HCSR04_Echo_3__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 525              	.set HCSR04_Echo_3__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 526              	.set HCSR04_Echo_3__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 527              	.set HCSR04_Echo_3__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 528              	.set HCSR04_Echo_3__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 529              	.set HCSR04_Echo_3__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 530              	.set HCSR04_Echo_3__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 531              	.set HCSR04_Echo_3__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 532              	.set HCSR04_Echo_3__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 533              	.set HCSR04_Echo_3__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 534              	.set HCSR04_Echo_3__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 535              	.set HCSR04_Echo_3__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 536              	.set HCSR04_Echo_3__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 537              	.set HCSR04_Echo_3__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 538              	.set HCSR04_Echo_3__0__PC, CYREG_GPIO_PRT4_PC
 539              	.set HCSR04_Echo_3__0__PC2, CYREG_GPIO_PRT4_PC2
 540              	.set HCSR04_Echo_3__0__PORT, 4
 541              	.set HCSR04_Echo_3__0__PS, CYREG_GPIO_PRT4_PS
 542              	.set HCSR04_Echo_3__0__SHIFT, 4
 543              	.set HCSR04_Echo_3__DR, CYREG_GPIO_PRT4_DR
 544              	.set HCSR04_Echo_3__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 545              	.set HCSR04_Echo_3__DR_INV, CYREG_GPIO_PRT4_DR_INV
 546              	.set HCSR04_Echo_3__DR_SET, CYREG_GPIO_PRT4_DR_SET
 547              	.set HCSR04_Echo_3__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 548              	.set HCSR04_Echo_3__INTR, CYREG_GPIO_PRT4_INTR
 549              	.set HCSR04_Echo_3__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 550              	.set HCSR04_Echo_3__INTSTAT, CYREG_GPIO_PRT4_INTR
 551              	.set HCSR04_Echo_3__MASK, 0x10
 552              	.set HCSR04_Echo_3__PA__CFG0, CYREG_UDB_PA5_CFG0
 553              	.set HCSR04_Echo_3__PA__CFG1, CYREG_UDB_PA5_CFG1
 554              	.set HCSR04_Echo_3__PA__CFG10, CYREG_UDB_PA5_CFG10
 555              	.set HCSR04_Echo_3__PA__CFG11, CYREG_UDB_PA5_CFG11
 556              	.set HCSR04_Echo_3__PA__CFG12, CYREG_UDB_PA5_CFG12
 557              	.set HCSR04_Echo_3__PA__CFG13, CYREG_UDB_PA5_CFG13
 558              	.set HCSR04_Echo_3__PA__CFG14, CYREG_UDB_PA5_CFG14
 559              	.set HCSR04_Echo_3__PA__CFG2, CYREG_UDB_PA5_CFG2
 560              	.set HCSR04_Echo_3__PA__CFG3, CYREG_UDB_PA5_CFG3
 561              	.set HCSR04_Echo_3__PA__CFG4, CYREG_UDB_PA5_CFG4
 562              	.set HCSR04_Echo_3__PA__CFG5, CYREG_UDB_PA5_CFG5
 563              	.set HCSR04_Echo_3__PA__CFG6, CYREG_UDB_PA5_CFG6
 564              	.set HCSR04_Echo_3__PA__CFG7, CYREG_UDB_PA5_CFG7
 565              	.set HCSR04_Echo_3__PA__CFG8, CYREG_UDB_PA5_CFG8
 566              	.set HCSR04_Echo_3__PA__CFG9, CYREG_UDB_PA5_CFG9
 567              	.set HCSR04_Echo_3__PC, CYREG_GPIO_PRT4_PC
 568              	.set HCSR04_Echo_3__PC2, CYREG_GPIO_PRT4_PC2
 569              	.set HCSR04_Echo_3__PORT, 4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 246


 570              	.set HCSR04_Echo_3__PS, CYREG_GPIO_PRT4_PS
 571              	.set HCSR04_Echo_3__SHIFT, 4
 572              	
 573              	/* HCSR04_Echo_4 */
 574              	.set HCSR04_Echo_4__0__DR, CYREG_GPIO_PRT11_DR
 575              	.set HCSR04_Echo_4__0__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 576              	.set HCSR04_Echo_4__0__DR_INV, CYREG_GPIO_PRT11_DR_INV
 577              	.set HCSR04_Echo_4__0__DR_SET, CYREG_GPIO_PRT11_DR_SET
 578              	.set HCSR04_Echo_4__0__HSIOM, CYREG_HSIOM_PORT_SEL11
 579              	.set HCSR04_Echo_4__0__HSIOM_MASK, 0x000000F0
 580              	.set HCSR04_Echo_4__0__HSIOM_SHIFT, 4
 581              	.set HCSR04_Echo_4__0__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 582              	.set HCSR04_Echo_4__0__INTR, CYREG_GPIO_PRT11_INTR
 583              	.set HCSR04_Echo_4__0__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 584              	.set HCSR04_Echo_4__0__INTSTAT, CYREG_GPIO_PRT11_INTR
 585              	.set HCSR04_Echo_4__0__MASK, 0x02
 586              	.set HCSR04_Echo_4__0__PA__CFG0, CYREG_UDB_PA6_CFG0
 587              	.set HCSR04_Echo_4__0__PA__CFG1, CYREG_UDB_PA6_CFG1
 588              	.set HCSR04_Echo_4__0__PA__CFG10, CYREG_UDB_PA6_CFG10
 589              	.set HCSR04_Echo_4__0__PA__CFG11, CYREG_UDB_PA6_CFG11
 590              	.set HCSR04_Echo_4__0__PA__CFG12, CYREG_UDB_PA6_CFG12
 591              	.set HCSR04_Echo_4__0__PA__CFG13, CYREG_UDB_PA6_CFG13
 592              	.set HCSR04_Echo_4__0__PA__CFG14, CYREG_UDB_PA6_CFG14
 593              	.set HCSR04_Echo_4__0__PA__CFG2, CYREG_UDB_PA6_CFG2
 594              	.set HCSR04_Echo_4__0__PA__CFG3, CYREG_UDB_PA6_CFG3
 595              	.set HCSR04_Echo_4__0__PA__CFG4, CYREG_UDB_PA6_CFG4
 596              	.set HCSR04_Echo_4__0__PA__CFG5, CYREG_UDB_PA6_CFG5
 597              	.set HCSR04_Echo_4__0__PA__CFG6, CYREG_UDB_PA6_CFG6
 598              	.set HCSR04_Echo_4__0__PA__CFG7, CYREG_UDB_PA6_CFG7
 599              	.set HCSR04_Echo_4__0__PA__CFG8, CYREG_UDB_PA6_CFG8
 600              	.set HCSR04_Echo_4__0__PA__CFG9, CYREG_UDB_PA6_CFG9
 601              	.set HCSR04_Echo_4__0__PC, CYREG_GPIO_PRT11_PC
 602              	.set HCSR04_Echo_4__0__PC2, CYREG_GPIO_PRT11_PC2
 603              	.set HCSR04_Echo_4__0__PORT, 11
 604              	.set HCSR04_Echo_4__0__PS, CYREG_GPIO_PRT11_PS
 605              	.set HCSR04_Echo_4__0__SHIFT, 1
 606              	.set HCSR04_Echo_4__DR, CYREG_GPIO_PRT11_DR
 607              	.set HCSR04_Echo_4__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 608              	.set HCSR04_Echo_4__DR_INV, CYREG_GPIO_PRT11_DR_INV
 609              	.set HCSR04_Echo_4__DR_SET, CYREG_GPIO_PRT11_DR_SET
 610              	.set HCSR04_Echo_4__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 611              	.set HCSR04_Echo_4__INTR, CYREG_GPIO_PRT11_INTR
 612              	.set HCSR04_Echo_4__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 613              	.set HCSR04_Echo_4__INTSTAT, CYREG_GPIO_PRT11_INTR
 614              	.set HCSR04_Echo_4__MASK, 0x02
 615              	.set HCSR04_Echo_4__PA__CFG0, CYREG_UDB_PA6_CFG0
 616              	.set HCSR04_Echo_4__PA__CFG1, CYREG_UDB_PA6_CFG1
 617              	.set HCSR04_Echo_4__PA__CFG10, CYREG_UDB_PA6_CFG10
 618              	.set HCSR04_Echo_4__PA__CFG11, CYREG_UDB_PA6_CFG11
 619              	.set HCSR04_Echo_4__PA__CFG12, CYREG_UDB_PA6_CFG12
 620              	.set HCSR04_Echo_4__PA__CFG13, CYREG_UDB_PA6_CFG13
 621              	.set HCSR04_Echo_4__PA__CFG14, CYREG_UDB_PA6_CFG14
 622              	.set HCSR04_Echo_4__PA__CFG2, CYREG_UDB_PA6_CFG2
 623              	.set HCSR04_Echo_4__PA__CFG3, CYREG_UDB_PA6_CFG3
 624              	.set HCSR04_Echo_4__PA__CFG4, CYREG_UDB_PA6_CFG4
 625              	.set HCSR04_Echo_4__PA__CFG5, CYREG_UDB_PA6_CFG5
 626              	.set HCSR04_Echo_4__PA__CFG6, CYREG_UDB_PA6_CFG6
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 247


 627              	.set HCSR04_Echo_4__PA__CFG7, CYREG_UDB_PA6_CFG7
 628              	.set HCSR04_Echo_4__PA__CFG8, CYREG_UDB_PA6_CFG8
 629              	.set HCSR04_Echo_4__PA__CFG9, CYREG_UDB_PA6_CFG9
 630              	.set HCSR04_Echo_4__PC, CYREG_GPIO_PRT11_PC
 631              	.set HCSR04_Echo_4__PC2, CYREG_GPIO_PRT11_PC2
 632              	.set HCSR04_Echo_4__PORT, 11
 633              	.set HCSR04_Echo_4__PS, CYREG_GPIO_PRT11_PS
 634              	.set HCSR04_Echo_4__SHIFT, 1
 635              	
 636              	/* HCSR04_Echo_5 */
 637              	.set HCSR04_Echo_5__0__DR, CYREG_GPIO_PRT4_DR
 638              	.set HCSR04_Echo_5__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 639              	.set HCSR04_Echo_5__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 640              	.set HCSR04_Echo_5__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 641              	.set HCSR04_Echo_5__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 642              	.set HCSR04_Echo_5__0__HSIOM_MASK, 0xF0000000
 643              	.set HCSR04_Echo_5__0__HSIOM_SHIFT, 28
 644              	.set HCSR04_Echo_5__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 645              	.set HCSR04_Echo_5__0__INTR, CYREG_GPIO_PRT4_INTR
 646              	.set HCSR04_Echo_5__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 647              	.set HCSR04_Echo_5__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 648              	.set HCSR04_Echo_5__0__MASK, 0x80
 649              	.set HCSR04_Echo_5__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 650              	.set HCSR04_Echo_5__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 651              	.set HCSR04_Echo_5__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 652              	.set HCSR04_Echo_5__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 653              	.set HCSR04_Echo_5__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 654              	.set HCSR04_Echo_5__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 655              	.set HCSR04_Echo_5__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 656              	.set HCSR04_Echo_5__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 657              	.set HCSR04_Echo_5__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 658              	.set HCSR04_Echo_5__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 659              	.set HCSR04_Echo_5__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 660              	.set HCSR04_Echo_5__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 661              	.set HCSR04_Echo_5__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 662              	.set HCSR04_Echo_5__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 663              	.set HCSR04_Echo_5__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 664              	.set HCSR04_Echo_5__0__PC, CYREG_GPIO_PRT4_PC
 665              	.set HCSR04_Echo_5__0__PC2, CYREG_GPIO_PRT4_PC2
 666              	.set HCSR04_Echo_5__0__PORT, 4
 667              	.set HCSR04_Echo_5__0__PS, CYREG_GPIO_PRT4_PS
 668              	.set HCSR04_Echo_5__0__SHIFT, 7
 669              	.set HCSR04_Echo_5__DR, CYREG_GPIO_PRT4_DR
 670              	.set HCSR04_Echo_5__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 671              	.set HCSR04_Echo_5__DR_INV, CYREG_GPIO_PRT4_DR_INV
 672              	.set HCSR04_Echo_5__DR_SET, CYREG_GPIO_PRT4_DR_SET
 673              	.set HCSR04_Echo_5__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 674              	.set HCSR04_Echo_5__INTR, CYREG_GPIO_PRT4_INTR
 675              	.set HCSR04_Echo_5__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 676              	.set HCSR04_Echo_5__INTSTAT, CYREG_GPIO_PRT4_INTR
 677              	.set HCSR04_Echo_5__MASK, 0x80
 678              	.set HCSR04_Echo_5__PA__CFG0, CYREG_UDB_PA5_CFG0
 679              	.set HCSR04_Echo_5__PA__CFG1, CYREG_UDB_PA5_CFG1
 680              	.set HCSR04_Echo_5__PA__CFG10, CYREG_UDB_PA5_CFG10
 681              	.set HCSR04_Echo_5__PA__CFG11, CYREG_UDB_PA5_CFG11
 682              	.set HCSR04_Echo_5__PA__CFG12, CYREG_UDB_PA5_CFG12
 683              	.set HCSR04_Echo_5__PA__CFG13, CYREG_UDB_PA5_CFG13
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 248


 684              	.set HCSR04_Echo_5__PA__CFG14, CYREG_UDB_PA5_CFG14
 685              	.set HCSR04_Echo_5__PA__CFG2, CYREG_UDB_PA5_CFG2
 686              	.set HCSR04_Echo_5__PA__CFG3, CYREG_UDB_PA5_CFG3
 687              	.set HCSR04_Echo_5__PA__CFG4, CYREG_UDB_PA5_CFG4
 688              	.set HCSR04_Echo_5__PA__CFG5, CYREG_UDB_PA5_CFG5
 689              	.set HCSR04_Echo_5__PA__CFG6, CYREG_UDB_PA5_CFG6
 690              	.set HCSR04_Echo_5__PA__CFG7, CYREG_UDB_PA5_CFG7
 691              	.set HCSR04_Echo_5__PA__CFG8, CYREG_UDB_PA5_CFG8
 692              	.set HCSR04_Echo_5__PA__CFG9, CYREG_UDB_PA5_CFG9
 693              	.set HCSR04_Echo_5__PC, CYREG_GPIO_PRT4_PC
 694              	.set HCSR04_Echo_5__PC2, CYREG_GPIO_PRT4_PC2
 695              	.set HCSR04_Echo_5__PORT, 4
 696              	.set HCSR04_Echo_5__PS, CYREG_GPIO_PRT4_PS
 697              	.set HCSR04_Echo_5__SHIFT, 7
 698              	
 699              	/* HCSR04_Echo_6 */
 700              	.set HCSR04_Echo_6__0__DR, CYREG_GPIO_PRT0_DR
 701              	.set HCSR04_Echo_6__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 702              	.set HCSR04_Echo_6__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 703              	.set HCSR04_Echo_6__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 704              	.set HCSR04_Echo_6__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 705              	.set HCSR04_Echo_6__0__HSIOM_MASK, 0x000F0000
 706              	.set HCSR04_Echo_6__0__HSIOM_SHIFT, 16
 707              	.set HCSR04_Echo_6__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 708              	.set HCSR04_Echo_6__0__INTR, CYREG_GPIO_PRT0_INTR
 709              	.set HCSR04_Echo_6__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 710              	.set HCSR04_Echo_6__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 711              	.set HCSR04_Echo_6__0__MASK, 0x10
 712              	.set HCSR04_Echo_6__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 713              	.set HCSR04_Echo_6__0__PA__CFG1, CYREG_UDB_PA4_CFG1
 714              	.set HCSR04_Echo_6__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 715              	.set HCSR04_Echo_6__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 716              	.set HCSR04_Echo_6__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 717              	.set HCSR04_Echo_6__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 718              	.set HCSR04_Echo_6__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 719              	.set HCSR04_Echo_6__0__PA__CFG2, CYREG_UDB_PA4_CFG2
 720              	.set HCSR04_Echo_6__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 721              	.set HCSR04_Echo_6__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 722              	.set HCSR04_Echo_6__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 723              	.set HCSR04_Echo_6__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 724              	.set HCSR04_Echo_6__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 725              	.set HCSR04_Echo_6__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 726              	.set HCSR04_Echo_6__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 727              	.set HCSR04_Echo_6__0__PC, CYREG_GPIO_PRT0_PC
 728              	.set HCSR04_Echo_6__0__PC2, CYREG_GPIO_PRT0_PC2
 729              	.set HCSR04_Echo_6__0__PORT, 0
 730              	.set HCSR04_Echo_6__0__PS, CYREG_GPIO_PRT0_PS
 731              	.set HCSR04_Echo_6__0__SHIFT, 4
 732              	.set HCSR04_Echo_6__DR, CYREG_GPIO_PRT0_DR
 733              	.set HCSR04_Echo_6__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 734              	.set HCSR04_Echo_6__DR_INV, CYREG_GPIO_PRT0_DR_INV
 735              	.set HCSR04_Echo_6__DR_SET, CYREG_GPIO_PRT0_DR_SET
 736              	.set HCSR04_Echo_6__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 737              	.set HCSR04_Echo_6__INTR, CYREG_GPIO_PRT0_INTR
 738              	.set HCSR04_Echo_6__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 739              	.set HCSR04_Echo_6__INTSTAT, CYREG_GPIO_PRT0_INTR
 740              	.set HCSR04_Echo_6__MASK, 0x10
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 249


 741              	.set HCSR04_Echo_6__PA__CFG0, CYREG_UDB_PA4_CFG0
 742              	.set HCSR04_Echo_6__PA__CFG1, CYREG_UDB_PA4_CFG1
 743              	.set HCSR04_Echo_6__PA__CFG10, CYREG_UDB_PA4_CFG10
 744              	.set HCSR04_Echo_6__PA__CFG11, CYREG_UDB_PA4_CFG11
 745              	.set HCSR04_Echo_6__PA__CFG12, CYREG_UDB_PA4_CFG12
 746              	.set HCSR04_Echo_6__PA__CFG13, CYREG_UDB_PA4_CFG13
 747              	.set HCSR04_Echo_6__PA__CFG14, CYREG_UDB_PA4_CFG14
 748              	.set HCSR04_Echo_6__PA__CFG2, CYREG_UDB_PA4_CFG2
 749              	.set HCSR04_Echo_6__PA__CFG3, CYREG_UDB_PA4_CFG3
 750              	.set HCSR04_Echo_6__PA__CFG4, CYREG_UDB_PA4_CFG4
 751              	.set HCSR04_Echo_6__PA__CFG5, CYREG_UDB_PA4_CFG5
 752              	.set HCSR04_Echo_6__PA__CFG6, CYREG_UDB_PA4_CFG6
 753              	.set HCSR04_Echo_6__PA__CFG7, CYREG_UDB_PA4_CFG7
 754              	.set HCSR04_Echo_6__PA__CFG8, CYREG_UDB_PA4_CFG8
 755              	.set HCSR04_Echo_6__PA__CFG9, CYREG_UDB_PA4_CFG9
 756              	.set HCSR04_Echo_6__PC, CYREG_GPIO_PRT0_PC
 757              	.set HCSR04_Echo_6__PC2, CYREG_GPIO_PRT0_PC2
 758              	.set HCSR04_Echo_6__PORT, 0
 759              	.set HCSR04_Echo_6__PS, CYREG_GPIO_PRT0_PS
 760              	.set HCSR04_Echo_6__SHIFT, 4
 761              	
 762              	/* HCSR04_Echo_7 */
 763              	.set HCSR04_Echo_7__0__DR, CYREG_GPIO_PRT11_DR
 764              	.set HCSR04_Echo_7__0__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 765              	.set HCSR04_Echo_7__0__DR_INV, CYREG_GPIO_PRT11_DR_INV
 766              	.set HCSR04_Echo_7__0__DR_SET, CYREG_GPIO_PRT11_DR_SET
 767              	.set HCSR04_Echo_7__0__HSIOM, CYREG_HSIOM_PORT_SEL11
 768              	.set HCSR04_Echo_7__0__HSIOM_MASK, 0x0000000F
 769              	.set HCSR04_Echo_7__0__HSIOM_SHIFT, 0
 770              	.set HCSR04_Echo_7__0__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 771              	.set HCSR04_Echo_7__0__INTR, CYREG_GPIO_PRT11_INTR
 772              	.set HCSR04_Echo_7__0__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 773              	.set HCSR04_Echo_7__0__INTSTAT, CYREG_GPIO_PRT11_INTR
 774              	.set HCSR04_Echo_7__0__MASK, 0x01
 775              	.set HCSR04_Echo_7__0__PA__CFG0, CYREG_UDB_PA6_CFG0
 776              	.set HCSR04_Echo_7__0__PA__CFG1, CYREG_UDB_PA6_CFG1
 777              	.set HCSR04_Echo_7__0__PA__CFG10, CYREG_UDB_PA6_CFG10
 778              	.set HCSR04_Echo_7__0__PA__CFG11, CYREG_UDB_PA6_CFG11
 779              	.set HCSR04_Echo_7__0__PA__CFG12, CYREG_UDB_PA6_CFG12
 780              	.set HCSR04_Echo_7__0__PA__CFG13, CYREG_UDB_PA6_CFG13
 781              	.set HCSR04_Echo_7__0__PA__CFG14, CYREG_UDB_PA6_CFG14
 782              	.set HCSR04_Echo_7__0__PA__CFG2, CYREG_UDB_PA6_CFG2
 783              	.set HCSR04_Echo_7__0__PA__CFG3, CYREG_UDB_PA6_CFG3
 784              	.set HCSR04_Echo_7__0__PA__CFG4, CYREG_UDB_PA6_CFG4
 785              	.set HCSR04_Echo_7__0__PA__CFG5, CYREG_UDB_PA6_CFG5
 786              	.set HCSR04_Echo_7__0__PA__CFG6, CYREG_UDB_PA6_CFG6
 787              	.set HCSR04_Echo_7__0__PA__CFG7, CYREG_UDB_PA6_CFG7
 788              	.set HCSR04_Echo_7__0__PA__CFG8, CYREG_UDB_PA6_CFG8
 789              	.set HCSR04_Echo_7__0__PA__CFG9, CYREG_UDB_PA6_CFG9
 790              	.set HCSR04_Echo_7__0__PC, CYREG_GPIO_PRT11_PC
 791              	.set HCSR04_Echo_7__0__PC2, CYREG_GPIO_PRT11_PC2
 792              	.set HCSR04_Echo_7__0__PORT, 11
 793              	.set HCSR04_Echo_7__0__PS, CYREG_GPIO_PRT11_PS
 794              	.set HCSR04_Echo_7__0__SHIFT, 0
 795              	.set HCSR04_Echo_7__DR, CYREG_GPIO_PRT11_DR
 796              	.set HCSR04_Echo_7__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 797              	.set HCSR04_Echo_7__DR_INV, CYREG_GPIO_PRT11_DR_INV
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 250


 798              	.set HCSR04_Echo_7__DR_SET, CYREG_GPIO_PRT11_DR_SET
 799              	.set HCSR04_Echo_7__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 800              	.set HCSR04_Echo_7__INTR, CYREG_GPIO_PRT11_INTR
 801              	.set HCSR04_Echo_7__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 802              	.set HCSR04_Echo_7__INTSTAT, CYREG_GPIO_PRT11_INTR
 803              	.set HCSR04_Echo_7__MASK, 0x01
 804              	.set HCSR04_Echo_7__PA__CFG0, CYREG_UDB_PA6_CFG0
 805              	.set HCSR04_Echo_7__PA__CFG1, CYREG_UDB_PA6_CFG1
 806              	.set HCSR04_Echo_7__PA__CFG10, CYREG_UDB_PA6_CFG10
 807              	.set HCSR04_Echo_7__PA__CFG11, CYREG_UDB_PA6_CFG11
 808              	.set HCSR04_Echo_7__PA__CFG12, CYREG_UDB_PA6_CFG12
 809              	.set HCSR04_Echo_7__PA__CFG13, CYREG_UDB_PA6_CFG13
 810              	.set HCSR04_Echo_7__PA__CFG14, CYREG_UDB_PA6_CFG14
 811              	.set HCSR04_Echo_7__PA__CFG2, CYREG_UDB_PA6_CFG2
 812              	.set HCSR04_Echo_7__PA__CFG3, CYREG_UDB_PA6_CFG3
 813              	.set HCSR04_Echo_7__PA__CFG4, CYREG_UDB_PA6_CFG4
 814              	.set HCSR04_Echo_7__PA__CFG5, CYREG_UDB_PA6_CFG5
 815              	.set HCSR04_Echo_7__PA__CFG6, CYREG_UDB_PA6_CFG6
 816              	.set HCSR04_Echo_7__PA__CFG7, CYREG_UDB_PA6_CFG7
 817              	.set HCSR04_Echo_7__PA__CFG8, CYREG_UDB_PA6_CFG8
 818              	.set HCSR04_Echo_7__PA__CFG9, CYREG_UDB_PA6_CFG9
 819              	.set HCSR04_Echo_7__PC, CYREG_GPIO_PRT11_PC
 820              	.set HCSR04_Echo_7__PC2, CYREG_GPIO_PRT11_PC2
 821              	.set HCSR04_Echo_7__PORT, 11
 822              	.set HCSR04_Echo_7__PS, CYREG_GPIO_PRT11_PS
 823              	.set HCSR04_Echo_7__SHIFT, 0
 824              	
 825              	/* HCSR04_Echo_8 */
 826              	.set HCSR04_Echo_8__0__DR, CYREG_GPIO_PRT5_DR
 827              	.set HCSR04_Echo_8__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 828              	.set HCSR04_Echo_8__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 829              	.set HCSR04_Echo_8__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 830              	.set HCSR04_Echo_8__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 831              	.set HCSR04_Echo_8__0__HSIOM_MASK, 0x000F0000
 832              	.set HCSR04_Echo_8__0__HSIOM_SHIFT, 16
 833              	.set HCSR04_Echo_8__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 834              	.set HCSR04_Echo_8__0__INTR, CYREG_GPIO_PRT5_INTR
 835              	.set HCSR04_Echo_8__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 836              	.set HCSR04_Echo_8__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 837              	.set HCSR04_Echo_8__0__MASK, 0x10
 838              	.set HCSR04_Echo_8__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 839              	.set HCSR04_Echo_8__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 840              	.set HCSR04_Echo_8__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 841              	.set HCSR04_Echo_8__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 842              	.set HCSR04_Echo_8__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 843              	.set HCSR04_Echo_8__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 844              	.set HCSR04_Echo_8__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 845              	.set HCSR04_Echo_8__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 846              	.set HCSR04_Echo_8__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 847              	.set HCSR04_Echo_8__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 848              	.set HCSR04_Echo_8__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 849              	.set HCSR04_Echo_8__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 850              	.set HCSR04_Echo_8__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 851              	.set HCSR04_Echo_8__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 852              	.set HCSR04_Echo_8__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 853              	.set HCSR04_Echo_8__0__PC, CYREG_GPIO_PRT5_PC
 854              	.set HCSR04_Echo_8__0__PC2, CYREG_GPIO_PRT5_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 251


 855              	.set HCSR04_Echo_8__0__PORT, 5
 856              	.set HCSR04_Echo_8__0__PS, CYREG_GPIO_PRT5_PS
 857              	.set HCSR04_Echo_8__0__SHIFT, 4
 858              	.set HCSR04_Echo_8__DR, CYREG_GPIO_PRT5_DR
 859              	.set HCSR04_Echo_8__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 860              	.set HCSR04_Echo_8__DR_INV, CYREG_GPIO_PRT5_DR_INV
 861              	.set HCSR04_Echo_8__DR_SET, CYREG_GPIO_PRT5_DR_SET
 862              	.set HCSR04_Echo_8__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 863              	.set HCSR04_Echo_8__INTR, CYREG_GPIO_PRT5_INTR
 864              	.set HCSR04_Echo_8__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 865              	.set HCSR04_Echo_8__INTSTAT, CYREG_GPIO_PRT5_INTR
 866              	.set HCSR04_Echo_8__MASK, 0x10
 867              	.set HCSR04_Echo_8__PA__CFG0, CYREG_UDB_PA0_CFG0
 868              	.set HCSR04_Echo_8__PA__CFG1, CYREG_UDB_PA0_CFG1
 869              	.set HCSR04_Echo_8__PA__CFG10, CYREG_UDB_PA0_CFG10
 870              	.set HCSR04_Echo_8__PA__CFG11, CYREG_UDB_PA0_CFG11
 871              	.set HCSR04_Echo_8__PA__CFG12, CYREG_UDB_PA0_CFG12
 872              	.set HCSR04_Echo_8__PA__CFG13, CYREG_UDB_PA0_CFG13
 873              	.set HCSR04_Echo_8__PA__CFG14, CYREG_UDB_PA0_CFG14
 874              	.set HCSR04_Echo_8__PA__CFG2, CYREG_UDB_PA0_CFG2
 875              	.set HCSR04_Echo_8__PA__CFG3, CYREG_UDB_PA0_CFG3
 876              	.set HCSR04_Echo_8__PA__CFG4, CYREG_UDB_PA0_CFG4
 877              	.set HCSR04_Echo_8__PA__CFG5, CYREG_UDB_PA0_CFG5
 878              	.set HCSR04_Echo_8__PA__CFG6, CYREG_UDB_PA0_CFG6
 879              	.set HCSR04_Echo_8__PA__CFG7, CYREG_UDB_PA0_CFG7
 880              	.set HCSR04_Echo_8__PA__CFG8, CYREG_UDB_PA0_CFG8
 881              	.set HCSR04_Echo_8__PA__CFG9, CYREG_UDB_PA0_CFG9
 882              	.set HCSR04_Echo_8__PC, CYREG_GPIO_PRT5_PC
 883              	.set HCSR04_Echo_8__PC2, CYREG_GPIO_PRT5_PC2
 884              	.set HCSR04_Echo_8__PORT, 5
 885              	.set HCSR04_Echo_8__PS, CYREG_GPIO_PRT5_PS
 886              	.set HCSR04_Echo_8__SHIFT, 4
 887              	
 888              	/* HCSR04_Echo_9 */
 889              	.set HCSR04_Echo_9__0__DR, CYREG_GPIO_PRT4_DR
 890              	.set HCSR04_Echo_9__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 891              	.set HCSR04_Echo_9__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 892              	.set HCSR04_Echo_9__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 893              	.set HCSR04_Echo_9__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 894              	.set HCSR04_Echo_9__0__HSIOM_MASK, 0x0F000000
 895              	.set HCSR04_Echo_9__0__HSIOM_SHIFT, 24
 896              	.set HCSR04_Echo_9__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 897              	.set HCSR04_Echo_9__0__INTR, CYREG_GPIO_PRT4_INTR
 898              	.set HCSR04_Echo_9__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 899              	.set HCSR04_Echo_9__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 900              	.set HCSR04_Echo_9__0__MASK, 0x40
 901              	.set HCSR04_Echo_9__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 902              	.set HCSR04_Echo_9__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 903              	.set HCSR04_Echo_9__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 904              	.set HCSR04_Echo_9__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 905              	.set HCSR04_Echo_9__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 906              	.set HCSR04_Echo_9__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 907              	.set HCSR04_Echo_9__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 908              	.set HCSR04_Echo_9__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 909              	.set HCSR04_Echo_9__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 910              	.set HCSR04_Echo_9__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 911              	.set HCSR04_Echo_9__0__PA__CFG5, CYREG_UDB_PA5_CFG5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 252


 912              	.set HCSR04_Echo_9__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 913              	.set HCSR04_Echo_9__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 914              	.set HCSR04_Echo_9__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 915              	.set HCSR04_Echo_9__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 916              	.set HCSR04_Echo_9__0__PC, CYREG_GPIO_PRT4_PC
 917              	.set HCSR04_Echo_9__0__PC2, CYREG_GPIO_PRT4_PC2
 918              	.set HCSR04_Echo_9__0__PORT, 4
 919              	.set HCSR04_Echo_9__0__PS, CYREG_GPIO_PRT4_PS
 920              	.set HCSR04_Echo_9__0__SHIFT, 6
 921              	.set HCSR04_Echo_9__DR, CYREG_GPIO_PRT4_DR
 922              	.set HCSR04_Echo_9__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 923              	.set HCSR04_Echo_9__DR_INV, CYREG_GPIO_PRT4_DR_INV
 924              	.set HCSR04_Echo_9__DR_SET, CYREG_GPIO_PRT4_DR_SET
 925              	.set HCSR04_Echo_9__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 926              	.set HCSR04_Echo_9__INTR, CYREG_GPIO_PRT4_INTR
 927              	.set HCSR04_Echo_9__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 928              	.set HCSR04_Echo_9__INTSTAT, CYREG_GPIO_PRT4_INTR
 929              	.set HCSR04_Echo_9__MASK, 0x40
 930              	.set HCSR04_Echo_9__PA__CFG0, CYREG_UDB_PA5_CFG0
 931              	.set HCSR04_Echo_9__PA__CFG1, CYREG_UDB_PA5_CFG1
 932              	.set HCSR04_Echo_9__PA__CFG10, CYREG_UDB_PA5_CFG10
 933              	.set HCSR04_Echo_9__PA__CFG11, CYREG_UDB_PA5_CFG11
 934              	.set HCSR04_Echo_9__PA__CFG12, CYREG_UDB_PA5_CFG12
 935              	.set HCSR04_Echo_9__PA__CFG13, CYREG_UDB_PA5_CFG13
 936              	.set HCSR04_Echo_9__PA__CFG14, CYREG_UDB_PA5_CFG14
 937              	.set HCSR04_Echo_9__PA__CFG2, CYREG_UDB_PA5_CFG2
 938              	.set HCSR04_Echo_9__PA__CFG3, CYREG_UDB_PA5_CFG3
 939              	.set HCSR04_Echo_9__PA__CFG4, CYREG_UDB_PA5_CFG4
 940              	.set HCSR04_Echo_9__PA__CFG5, CYREG_UDB_PA5_CFG5
 941              	.set HCSR04_Echo_9__PA__CFG6, CYREG_UDB_PA5_CFG6
 942              	.set HCSR04_Echo_9__PA__CFG7, CYREG_UDB_PA5_CFG7
 943              	.set HCSR04_Echo_9__PA__CFG8, CYREG_UDB_PA5_CFG8
 944              	.set HCSR04_Echo_9__PA__CFG9, CYREG_UDB_PA5_CFG9
 945              	.set HCSR04_Echo_9__PC, CYREG_GPIO_PRT4_PC
 946              	.set HCSR04_Echo_9__PC2, CYREG_GPIO_PRT4_PC2
 947              	.set HCSR04_Echo_9__PORT, 4
 948              	.set HCSR04_Echo_9__PS, CYREG_GPIO_PRT4_PS
 949              	.set HCSR04_Echo_9__SHIFT, 6
 950              	
 951              	/* Left_HB25_PWM_cy_m0s8_tcpwm_1 */
 952              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT2_CC
 953              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT2_CC_BUFF
 954              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT2_COUNTER
 955              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT2_CTRL
 956              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT2_INTR
 957              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT2_INTR_MASK
 958              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT2_INTR_MASKED
 959              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT2_INTR_SET
 960              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT2_PERIOD
 961              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT2_PERIOD_BUFF
 962              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT2_STATUS
 963              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 964              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x04
 965              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 2
 966              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x400
 967              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 10
 968              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x4000000
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 253


 969              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 26
 970              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x40000
 971              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 18
 972              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 973              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x04
 974              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 2
 975              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 976              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x04
 977              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 2
 978              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 2
 979              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT2_TR_CTRL0
 980              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT2_TR_CTRL1
 981              	.set Left_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT2_TR_CTRL2
 982              	
 983              	/* Left_HB25_PWM_Pin */
 984              	.set Left_HB25_PWM_Pin__0__DR, CYREG_GPIO_PRT11_DR
 985              	.set Left_HB25_PWM_Pin__0__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 986              	.set Left_HB25_PWM_Pin__0__DR_INV, CYREG_GPIO_PRT11_DR_INV
 987              	.set Left_HB25_PWM_Pin__0__DR_SET, CYREG_GPIO_PRT11_DR_SET
 988              	.set Left_HB25_PWM_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL11
 989              	.set Left_HB25_PWM_Pin__0__HSIOM_MASK, 0x00000F00
 990              	.set Left_HB25_PWM_Pin__0__HSIOM_SHIFT, 8
 991              	.set Left_HB25_PWM_Pin__0__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 992              	.set Left_HB25_PWM_Pin__0__INTR, CYREG_GPIO_PRT11_INTR
 993              	.set Left_HB25_PWM_Pin__0__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 994              	.set Left_HB25_PWM_Pin__0__INTSTAT, CYREG_GPIO_PRT11_INTR
 995              	.set Left_HB25_PWM_Pin__0__MASK, 0x04
 996              	.set Left_HB25_PWM_Pin__0__OUT_SEL, CYREG_UDB_PA6_CFG10
 997              	.set Left_HB25_PWM_Pin__0__OUT_SEL_SHIFT, 4
 998              	.set Left_HB25_PWM_Pin__0__OUT_SEL_VAL, 2
 999              	.set Left_HB25_PWM_Pin__0__PA__CFG0, CYREG_UDB_PA6_CFG0
 1000              	.set Left_HB25_PWM_Pin__0__PA__CFG1, CYREG_UDB_PA6_CFG1
 1001              	.set Left_HB25_PWM_Pin__0__PA__CFG10, CYREG_UDB_PA6_CFG10
 1002              	.set Left_HB25_PWM_Pin__0__PA__CFG11, CYREG_UDB_PA6_CFG11
 1003              	.set Left_HB25_PWM_Pin__0__PA__CFG12, CYREG_UDB_PA6_CFG12
 1004              	.set Left_HB25_PWM_Pin__0__PA__CFG13, CYREG_UDB_PA6_CFG13
 1005              	.set Left_HB25_PWM_Pin__0__PA__CFG14, CYREG_UDB_PA6_CFG14
 1006              	.set Left_HB25_PWM_Pin__0__PA__CFG2, CYREG_UDB_PA6_CFG2
 1007              	.set Left_HB25_PWM_Pin__0__PA__CFG3, CYREG_UDB_PA6_CFG3
 1008              	.set Left_HB25_PWM_Pin__0__PA__CFG4, CYREG_UDB_PA6_CFG4
 1009              	.set Left_HB25_PWM_Pin__0__PA__CFG5, CYREG_UDB_PA6_CFG5
 1010              	.set Left_HB25_PWM_Pin__0__PA__CFG6, CYREG_UDB_PA6_CFG6
 1011              	.set Left_HB25_PWM_Pin__0__PA__CFG7, CYREG_UDB_PA6_CFG7
 1012              	.set Left_HB25_PWM_Pin__0__PA__CFG8, CYREG_UDB_PA6_CFG8
 1013              	.set Left_HB25_PWM_Pin__0__PA__CFG9, CYREG_UDB_PA6_CFG9
 1014              	.set Left_HB25_PWM_Pin__0__PC, CYREG_GPIO_PRT11_PC
 1015              	.set Left_HB25_PWM_Pin__0__PC2, CYREG_GPIO_PRT11_PC2
 1016              	.set Left_HB25_PWM_Pin__0__PORT, 11
 1017              	.set Left_HB25_PWM_Pin__0__PS, CYREG_GPIO_PRT11_PS
 1018              	.set Left_HB25_PWM_Pin__0__SHIFT, 2
 1019              	.set Left_HB25_PWM_Pin__DR, CYREG_GPIO_PRT11_DR
 1020              	.set Left_HB25_PWM_Pin__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 1021              	.set Left_HB25_PWM_Pin__DR_INV, CYREG_GPIO_PRT11_DR_INV
 1022              	.set Left_HB25_PWM_Pin__DR_SET, CYREG_GPIO_PRT11_DR_SET
 1023              	.set Left_HB25_PWM_Pin__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 1024              	.set Left_HB25_PWM_Pin__INTR, CYREG_GPIO_PRT11_INTR
 1025              	.set Left_HB25_PWM_Pin__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 254


 1026              	.set Left_HB25_PWM_Pin__INTSTAT, CYREG_GPIO_PRT11_INTR
 1027              	.set Left_HB25_PWM_Pin__MASK, 0x04
 1028              	.set Left_HB25_PWM_Pin__PA__CFG0, CYREG_UDB_PA6_CFG0
 1029              	.set Left_HB25_PWM_Pin__PA__CFG1, CYREG_UDB_PA6_CFG1
 1030              	.set Left_HB25_PWM_Pin__PA__CFG10, CYREG_UDB_PA6_CFG10
 1031              	.set Left_HB25_PWM_Pin__PA__CFG11, CYREG_UDB_PA6_CFG11
 1032              	.set Left_HB25_PWM_Pin__PA__CFG12, CYREG_UDB_PA6_CFG12
 1033              	.set Left_HB25_PWM_Pin__PA__CFG13, CYREG_UDB_PA6_CFG13
 1034              	.set Left_HB25_PWM_Pin__PA__CFG14, CYREG_UDB_PA6_CFG14
 1035              	.set Left_HB25_PWM_Pin__PA__CFG2, CYREG_UDB_PA6_CFG2
 1036              	.set Left_HB25_PWM_Pin__PA__CFG3, CYREG_UDB_PA6_CFG3
 1037              	.set Left_HB25_PWM_Pin__PA__CFG4, CYREG_UDB_PA6_CFG4
 1038              	.set Left_HB25_PWM_Pin__PA__CFG5, CYREG_UDB_PA6_CFG5
 1039              	.set Left_HB25_PWM_Pin__PA__CFG6, CYREG_UDB_PA6_CFG6
 1040              	.set Left_HB25_PWM_Pin__PA__CFG7, CYREG_UDB_PA6_CFG7
 1041              	.set Left_HB25_PWM_Pin__PA__CFG8, CYREG_UDB_PA6_CFG8
 1042              	.set Left_HB25_PWM_Pin__PA__CFG9, CYREG_UDB_PA6_CFG9
 1043              	.set Left_HB25_PWM_Pin__PC, CYREG_GPIO_PRT11_PC
 1044              	.set Left_HB25_PWM_Pin__PC2, CYREG_GPIO_PRT11_PC2
 1045              	.set Left_HB25_PWM_Pin__PORT, 11
 1046              	.set Left_HB25_PWM_Pin__PS, CYREG_GPIO_PRT11_PS
 1047              	.set Left_HB25_PWM_Pin__SHIFT, 2
 1048              	
 1049              	/* HCSR04_Control */
 1050              	.set HCSR04_Control_Sync_ctrl_reg__0__MASK, 0x01
 1051              	.set HCSR04_Control_Sync_ctrl_reg__0__POS, 0
 1052              	.set HCSR04_Control_Sync_ctrl_reg__1__MASK, 0x02
 1053              	.set HCSR04_Control_Sync_ctrl_reg__1__POS, 1
 1054              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
 1055              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL4
 1056              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL4
 1057              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL4
 1058              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL4
 1059              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK4
 1060              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK4
 1061              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK4
 1062              	.set HCSR04_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK4
 1063              	.set HCSR04_Control_Sync_ctrl_reg__2__MASK, 0x04
 1064              	.set HCSR04_Control_Sync_ctrl_reg__2__POS, 2
 1065              	.set HCSR04_Control_Sync_ctrl_reg__3__MASK, 0x08
 1066              	.set HCSR04_Control_Sync_ctrl_reg__3__POS, 3
 1067              	.set HCSR04_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
 1068              	.set HCSR04_Control_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL4
 1069              	.set HCSR04_Control_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL4
 1070              	.set HCSR04_Control_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK4
 1071              	.set HCSR04_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
 1072              	.set HCSR04_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL4
 1073              	.set HCSR04_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST4
 1074              	.set HCSR04_Control_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL4
 1075              	.set HCSR04_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST4
 1076              	.set HCSR04_Control_Sync_ctrl_reg__MASK, 0x0F
 1077              	.set HCSR04_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
 1078              	.set HCSR04_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
 1079              	.set HCSR04_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK4
 1080              	
 1081              	/* HCSR04_Echo_10 */
 1082              	.set HCSR04_Echo_10__0__DR, CYREG_GPIO_PRT5_DR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 255


 1083              	.set HCSR04_Echo_10__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 1084              	.set HCSR04_Echo_10__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 1085              	.set HCSR04_Echo_10__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 1086              	.set HCSR04_Echo_10__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 1087              	.set HCSR04_Echo_10__0__HSIOM_MASK, 0x00000F00
 1088              	.set HCSR04_Echo_10__0__HSIOM_SHIFT, 8
 1089              	.set HCSR04_Echo_10__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 1090              	.set HCSR04_Echo_10__0__INTR, CYREG_GPIO_PRT5_INTR
 1091              	.set HCSR04_Echo_10__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 1092              	.set HCSR04_Echo_10__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 1093              	.set HCSR04_Echo_10__0__MASK, 0x04
 1094              	.set HCSR04_Echo_10__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1095              	.set HCSR04_Echo_10__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1096              	.set HCSR04_Echo_10__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1097              	.set HCSR04_Echo_10__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1098              	.set HCSR04_Echo_10__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1099              	.set HCSR04_Echo_10__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1100              	.set HCSR04_Echo_10__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1101              	.set HCSR04_Echo_10__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1102              	.set HCSR04_Echo_10__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1103              	.set HCSR04_Echo_10__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1104              	.set HCSR04_Echo_10__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1105              	.set HCSR04_Echo_10__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1106              	.set HCSR04_Echo_10__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1107              	.set HCSR04_Echo_10__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1108              	.set HCSR04_Echo_10__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1109              	.set HCSR04_Echo_10__0__PC, CYREG_GPIO_PRT5_PC
 1110              	.set HCSR04_Echo_10__0__PC2, CYREG_GPIO_PRT5_PC2
 1111              	.set HCSR04_Echo_10__0__PORT, 5
 1112              	.set HCSR04_Echo_10__0__PS, CYREG_GPIO_PRT5_PS
 1113              	.set HCSR04_Echo_10__0__SHIFT, 2
 1114              	.set HCSR04_Echo_10__DR, CYREG_GPIO_PRT5_DR
 1115              	.set HCSR04_Echo_10__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 1116              	.set HCSR04_Echo_10__DR_INV, CYREG_GPIO_PRT5_DR_INV
 1117              	.set HCSR04_Echo_10__DR_SET, CYREG_GPIO_PRT5_DR_SET
 1118              	.set HCSR04_Echo_10__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 1119              	.set HCSR04_Echo_10__INTR, CYREG_GPIO_PRT5_INTR
 1120              	.set HCSR04_Echo_10__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 1121              	.set HCSR04_Echo_10__INTSTAT, CYREG_GPIO_PRT5_INTR
 1122              	.set HCSR04_Echo_10__MASK, 0x04
 1123              	.set HCSR04_Echo_10__PA__CFG0, CYREG_UDB_PA0_CFG0
 1124              	.set HCSR04_Echo_10__PA__CFG1, CYREG_UDB_PA0_CFG1
 1125              	.set HCSR04_Echo_10__PA__CFG10, CYREG_UDB_PA0_CFG10
 1126              	.set HCSR04_Echo_10__PA__CFG11, CYREG_UDB_PA0_CFG11
 1127              	.set HCSR04_Echo_10__PA__CFG12, CYREG_UDB_PA0_CFG12
 1128              	.set HCSR04_Echo_10__PA__CFG13, CYREG_UDB_PA0_CFG13
 1129              	.set HCSR04_Echo_10__PA__CFG14, CYREG_UDB_PA0_CFG14
 1130              	.set HCSR04_Echo_10__PA__CFG2, CYREG_UDB_PA0_CFG2
 1131              	.set HCSR04_Echo_10__PA__CFG3, CYREG_UDB_PA0_CFG3
 1132              	.set HCSR04_Echo_10__PA__CFG4, CYREG_UDB_PA0_CFG4
 1133              	.set HCSR04_Echo_10__PA__CFG5, CYREG_UDB_PA0_CFG5
 1134              	.set HCSR04_Echo_10__PA__CFG6, CYREG_UDB_PA0_CFG6
 1135              	.set HCSR04_Echo_10__PA__CFG7, CYREG_UDB_PA0_CFG7
 1136              	.set HCSR04_Echo_10__PA__CFG8, CYREG_UDB_PA0_CFG8
 1137              	.set HCSR04_Echo_10__PA__CFG9, CYREG_UDB_PA0_CFG9
 1138              	.set HCSR04_Echo_10__PC, CYREG_GPIO_PRT5_PC
 1139              	.set HCSR04_Echo_10__PC2, CYREG_GPIO_PRT5_PC2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 256


 1140              	.set HCSR04_Echo_10__PORT, 5
 1141              	.set HCSR04_Echo_10__PS, CYREG_GPIO_PRT5_PS
 1142              	.set HCSR04_Echo_10__SHIFT, 2
 1143              	
 1144              	/* HCSR04_Echo_11 */
 1145              	.set HCSR04_Echo_11__0__DR, CYREG_GPIO_PRT4_DR
 1146              	.set HCSR04_Echo_11__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1147              	.set HCSR04_Echo_11__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1148              	.set HCSR04_Echo_11__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1149              	.set HCSR04_Echo_11__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 1150              	.set HCSR04_Echo_11__0__HSIOM_MASK, 0x00F00000
 1151              	.set HCSR04_Echo_11__0__HSIOM_SHIFT, 20
 1152              	.set HCSR04_Echo_11__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1153              	.set HCSR04_Echo_11__0__INTR, CYREG_GPIO_PRT4_INTR
 1154              	.set HCSR04_Echo_11__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1155              	.set HCSR04_Echo_11__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 1156              	.set HCSR04_Echo_11__0__MASK, 0x20
 1157              	.set HCSR04_Echo_11__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 1158              	.set HCSR04_Echo_11__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 1159              	.set HCSR04_Echo_11__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 1160              	.set HCSR04_Echo_11__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 1161              	.set HCSR04_Echo_11__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 1162              	.set HCSR04_Echo_11__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 1163              	.set HCSR04_Echo_11__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 1164              	.set HCSR04_Echo_11__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 1165              	.set HCSR04_Echo_11__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 1166              	.set HCSR04_Echo_11__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 1167              	.set HCSR04_Echo_11__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 1168              	.set HCSR04_Echo_11__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 1169              	.set HCSR04_Echo_11__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 1170              	.set HCSR04_Echo_11__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 1171              	.set HCSR04_Echo_11__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 1172              	.set HCSR04_Echo_11__0__PC, CYREG_GPIO_PRT4_PC
 1173              	.set HCSR04_Echo_11__0__PC2, CYREG_GPIO_PRT4_PC2
 1174              	.set HCSR04_Echo_11__0__PORT, 4
 1175              	.set HCSR04_Echo_11__0__PS, CYREG_GPIO_PRT4_PS
 1176              	.set HCSR04_Echo_11__0__SHIFT, 5
 1177              	.set HCSR04_Echo_11__DR, CYREG_GPIO_PRT4_DR
 1178              	.set HCSR04_Echo_11__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1179              	.set HCSR04_Echo_11__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1180              	.set HCSR04_Echo_11__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1181              	.set HCSR04_Echo_11__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1182              	.set HCSR04_Echo_11__INTR, CYREG_GPIO_PRT4_INTR
 1183              	.set HCSR04_Echo_11__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1184              	.set HCSR04_Echo_11__INTSTAT, CYREG_GPIO_PRT4_INTR
 1185              	.set HCSR04_Echo_11__MASK, 0x20
 1186              	.set HCSR04_Echo_11__PA__CFG0, CYREG_UDB_PA5_CFG0
 1187              	.set HCSR04_Echo_11__PA__CFG1, CYREG_UDB_PA5_CFG1
 1188              	.set HCSR04_Echo_11__PA__CFG10, CYREG_UDB_PA5_CFG10
 1189              	.set HCSR04_Echo_11__PA__CFG11, CYREG_UDB_PA5_CFG11
 1190              	.set HCSR04_Echo_11__PA__CFG12, CYREG_UDB_PA5_CFG12
 1191              	.set HCSR04_Echo_11__PA__CFG13, CYREG_UDB_PA5_CFG13
 1192              	.set HCSR04_Echo_11__PA__CFG14, CYREG_UDB_PA5_CFG14
 1193              	.set HCSR04_Echo_11__PA__CFG2, CYREG_UDB_PA5_CFG2
 1194              	.set HCSR04_Echo_11__PA__CFG3, CYREG_UDB_PA5_CFG3
 1195              	.set HCSR04_Echo_11__PA__CFG4, CYREG_UDB_PA5_CFG4
 1196              	.set HCSR04_Echo_11__PA__CFG5, CYREG_UDB_PA5_CFG5
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 257


 1197              	.set HCSR04_Echo_11__PA__CFG6, CYREG_UDB_PA5_CFG6
 1198              	.set HCSR04_Echo_11__PA__CFG7, CYREG_UDB_PA5_CFG7
 1199              	.set HCSR04_Echo_11__PA__CFG8, CYREG_UDB_PA5_CFG8
 1200              	.set HCSR04_Echo_11__PA__CFG9, CYREG_UDB_PA5_CFG9
 1201              	.set HCSR04_Echo_11__PC, CYREG_GPIO_PRT4_PC
 1202              	.set HCSR04_Echo_11__PC2, CYREG_GPIO_PRT4_PC2
 1203              	.set HCSR04_Echo_11__PORT, 4
 1204              	.set HCSR04_Echo_11__PS, CYREG_GPIO_PRT4_PS
 1205              	.set HCSR04_Echo_11__SHIFT, 5
 1206              	
 1207              	/* HCSR04_Echo_12 */
 1208              	.set HCSR04_Echo_12__0__DR, CYREG_GPIO_PRT5_DR
 1209              	.set HCSR04_Echo_12__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 1210              	.set HCSR04_Echo_12__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 1211              	.set HCSR04_Echo_12__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 1212              	.set HCSR04_Echo_12__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 1213              	.set HCSR04_Echo_12__0__HSIOM_MASK, 0x0000000F
 1214              	.set HCSR04_Echo_12__0__HSIOM_SHIFT, 0
 1215              	.set HCSR04_Echo_12__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 1216              	.set HCSR04_Echo_12__0__INTR, CYREG_GPIO_PRT5_INTR
 1217              	.set HCSR04_Echo_12__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 1218              	.set HCSR04_Echo_12__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 1219              	.set HCSR04_Echo_12__0__MASK, 0x01
 1220              	.set HCSR04_Echo_12__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1221              	.set HCSR04_Echo_12__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1222              	.set HCSR04_Echo_12__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1223              	.set HCSR04_Echo_12__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1224              	.set HCSR04_Echo_12__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1225              	.set HCSR04_Echo_12__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1226              	.set HCSR04_Echo_12__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1227              	.set HCSR04_Echo_12__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1228              	.set HCSR04_Echo_12__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1229              	.set HCSR04_Echo_12__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1230              	.set HCSR04_Echo_12__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1231              	.set HCSR04_Echo_12__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1232              	.set HCSR04_Echo_12__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1233              	.set HCSR04_Echo_12__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1234              	.set HCSR04_Echo_12__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1235              	.set HCSR04_Echo_12__0__PC, CYREG_GPIO_PRT5_PC
 1236              	.set HCSR04_Echo_12__0__PC2, CYREG_GPIO_PRT5_PC2
 1237              	.set HCSR04_Echo_12__0__PORT, 5
 1238              	.set HCSR04_Echo_12__0__PS, CYREG_GPIO_PRT5_PS
 1239              	.set HCSR04_Echo_12__0__SHIFT, 0
 1240              	.set HCSR04_Echo_12__DR, CYREG_GPIO_PRT5_DR
 1241              	.set HCSR04_Echo_12__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 1242              	.set HCSR04_Echo_12__DR_INV, CYREG_GPIO_PRT5_DR_INV
 1243              	.set HCSR04_Echo_12__DR_SET, CYREG_GPIO_PRT5_DR_SET
 1244              	.set HCSR04_Echo_12__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 1245              	.set HCSR04_Echo_12__INTR, CYREG_GPIO_PRT5_INTR
 1246              	.set HCSR04_Echo_12__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 1247              	.set HCSR04_Echo_12__INTSTAT, CYREG_GPIO_PRT5_INTR
 1248              	.set HCSR04_Echo_12__MASK, 0x01
 1249              	.set HCSR04_Echo_12__PA__CFG0, CYREG_UDB_PA0_CFG0
 1250              	.set HCSR04_Echo_12__PA__CFG1, CYREG_UDB_PA0_CFG1
 1251              	.set HCSR04_Echo_12__PA__CFG10, CYREG_UDB_PA0_CFG10
 1252              	.set HCSR04_Echo_12__PA__CFG11, CYREG_UDB_PA0_CFG11
 1253              	.set HCSR04_Echo_12__PA__CFG12, CYREG_UDB_PA0_CFG12
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 258


 1254              	.set HCSR04_Echo_12__PA__CFG13, CYREG_UDB_PA0_CFG13
 1255              	.set HCSR04_Echo_12__PA__CFG14, CYREG_UDB_PA0_CFG14
 1256              	.set HCSR04_Echo_12__PA__CFG2, CYREG_UDB_PA0_CFG2
 1257              	.set HCSR04_Echo_12__PA__CFG3, CYREG_UDB_PA0_CFG3
 1258              	.set HCSR04_Echo_12__PA__CFG4, CYREG_UDB_PA0_CFG4
 1259              	.set HCSR04_Echo_12__PA__CFG5, CYREG_UDB_PA0_CFG5
 1260              	.set HCSR04_Echo_12__PA__CFG6, CYREG_UDB_PA0_CFG6
 1261              	.set HCSR04_Echo_12__PA__CFG7, CYREG_UDB_PA0_CFG7
 1262              	.set HCSR04_Echo_12__PA__CFG8, CYREG_UDB_PA0_CFG8
 1263              	.set HCSR04_Echo_12__PA__CFG9, CYREG_UDB_PA0_CFG9
 1264              	.set HCSR04_Echo_12__PC, CYREG_GPIO_PRT5_PC
 1265              	.set HCSR04_Echo_12__PC2, CYREG_GPIO_PRT5_PC2
 1266              	.set HCSR04_Echo_12__PORT, 5
 1267              	.set HCSR04_Echo_12__PS, CYREG_GPIO_PRT5_PS
 1268              	.set HCSR04_Echo_12__SHIFT, 0
 1269              	
 1270              	/* HCSR04_Echo_13 */
 1271              	.set HCSR04_Echo_13__0__DR, CYREG_GPIO_PRT4_DR
 1272              	.set HCSR04_Echo_13__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1273              	.set HCSR04_Echo_13__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1274              	.set HCSR04_Echo_13__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1275              	.set HCSR04_Echo_13__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 1276              	.set HCSR04_Echo_13__0__HSIOM_MASK, 0x00000F00
 1277              	.set HCSR04_Echo_13__0__HSIOM_SHIFT, 8
 1278              	.set HCSR04_Echo_13__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1279              	.set HCSR04_Echo_13__0__INTR, CYREG_GPIO_PRT4_INTR
 1280              	.set HCSR04_Echo_13__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1281              	.set HCSR04_Echo_13__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 1282              	.set HCSR04_Echo_13__0__MASK, 0x04
 1283              	.set HCSR04_Echo_13__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 1284              	.set HCSR04_Echo_13__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 1285              	.set HCSR04_Echo_13__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 1286              	.set HCSR04_Echo_13__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 1287              	.set HCSR04_Echo_13__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 1288              	.set HCSR04_Echo_13__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 1289              	.set HCSR04_Echo_13__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 1290              	.set HCSR04_Echo_13__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 1291              	.set HCSR04_Echo_13__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 1292              	.set HCSR04_Echo_13__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 1293              	.set HCSR04_Echo_13__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 1294              	.set HCSR04_Echo_13__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 1295              	.set HCSR04_Echo_13__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 1296              	.set HCSR04_Echo_13__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 1297              	.set HCSR04_Echo_13__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 1298              	.set HCSR04_Echo_13__0__PC, CYREG_GPIO_PRT4_PC
 1299              	.set HCSR04_Echo_13__0__PC2, CYREG_GPIO_PRT4_PC2
 1300              	.set HCSR04_Echo_13__0__PORT, 4
 1301              	.set HCSR04_Echo_13__0__PS, CYREG_GPIO_PRT4_PS
 1302              	.set HCSR04_Echo_13__0__SHIFT, 2
 1303              	.set HCSR04_Echo_13__DR, CYREG_GPIO_PRT4_DR
 1304              	.set HCSR04_Echo_13__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1305              	.set HCSR04_Echo_13__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1306              	.set HCSR04_Echo_13__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1307              	.set HCSR04_Echo_13__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1308              	.set HCSR04_Echo_13__INTR, CYREG_GPIO_PRT4_INTR
 1309              	.set HCSR04_Echo_13__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1310              	.set HCSR04_Echo_13__INTSTAT, CYREG_GPIO_PRT4_INTR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 259


 1311              	.set HCSR04_Echo_13__MASK, 0x04
 1312              	.set HCSR04_Echo_13__PA__CFG0, CYREG_UDB_PA5_CFG0
 1313              	.set HCSR04_Echo_13__PA__CFG1, CYREG_UDB_PA5_CFG1
 1314              	.set HCSR04_Echo_13__PA__CFG10, CYREG_UDB_PA5_CFG10
 1315              	.set HCSR04_Echo_13__PA__CFG11, CYREG_UDB_PA5_CFG11
 1316              	.set HCSR04_Echo_13__PA__CFG12, CYREG_UDB_PA5_CFG12
 1317              	.set HCSR04_Echo_13__PA__CFG13, CYREG_UDB_PA5_CFG13
 1318              	.set HCSR04_Echo_13__PA__CFG14, CYREG_UDB_PA5_CFG14
 1319              	.set HCSR04_Echo_13__PA__CFG2, CYREG_UDB_PA5_CFG2
 1320              	.set HCSR04_Echo_13__PA__CFG3, CYREG_UDB_PA5_CFG3
 1321              	.set HCSR04_Echo_13__PA__CFG4, CYREG_UDB_PA5_CFG4
 1322              	.set HCSR04_Echo_13__PA__CFG5, CYREG_UDB_PA5_CFG5
 1323              	.set HCSR04_Echo_13__PA__CFG6, CYREG_UDB_PA5_CFG6
 1324              	.set HCSR04_Echo_13__PA__CFG7, CYREG_UDB_PA5_CFG7
 1325              	.set HCSR04_Echo_13__PA__CFG8, CYREG_UDB_PA5_CFG8
 1326              	.set HCSR04_Echo_13__PA__CFG9, CYREG_UDB_PA5_CFG9
 1327              	.set HCSR04_Echo_13__PC, CYREG_GPIO_PRT4_PC
 1328              	.set HCSR04_Echo_13__PC2, CYREG_GPIO_PRT4_PC2
 1329              	.set HCSR04_Echo_13__PORT, 4
 1330              	.set HCSR04_Echo_13__PS, CYREG_GPIO_PRT4_PS
 1331              	.set HCSR04_Echo_13__SHIFT, 2
 1332              	
 1333              	/* HCSR04_Echo_14 */
 1334              	.set HCSR04_Echo_14__0__DR, CYREG_GPIO_PRT4_DR
 1335              	.set HCSR04_Echo_14__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
 1336              	.set HCSR04_Echo_14__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1337              	.set HCSR04_Echo_14__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1338              	.set HCSR04_Echo_14__0__HSIOM, CYREG_HSIOM_PORT_SEL4
 1339              	.set HCSR04_Echo_14__0__HSIOM_MASK, 0x0000F000
 1340              	.set HCSR04_Echo_14__0__HSIOM_SHIFT, 12
 1341              	.set HCSR04_Echo_14__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1342              	.set HCSR04_Echo_14__0__INTR, CYREG_GPIO_PRT4_INTR
 1343              	.set HCSR04_Echo_14__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1344              	.set HCSR04_Echo_14__0__INTSTAT, CYREG_GPIO_PRT4_INTR
 1345              	.set HCSR04_Echo_14__0__MASK, 0x08
 1346              	.set HCSR04_Echo_14__0__PA__CFG0, CYREG_UDB_PA5_CFG0
 1347              	.set HCSR04_Echo_14__0__PA__CFG1, CYREG_UDB_PA5_CFG1
 1348              	.set HCSR04_Echo_14__0__PA__CFG10, CYREG_UDB_PA5_CFG10
 1349              	.set HCSR04_Echo_14__0__PA__CFG11, CYREG_UDB_PA5_CFG11
 1350              	.set HCSR04_Echo_14__0__PA__CFG12, CYREG_UDB_PA5_CFG12
 1351              	.set HCSR04_Echo_14__0__PA__CFG13, CYREG_UDB_PA5_CFG13
 1352              	.set HCSR04_Echo_14__0__PA__CFG14, CYREG_UDB_PA5_CFG14
 1353              	.set HCSR04_Echo_14__0__PA__CFG2, CYREG_UDB_PA5_CFG2
 1354              	.set HCSR04_Echo_14__0__PA__CFG3, CYREG_UDB_PA5_CFG3
 1355              	.set HCSR04_Echo_14__0__PA__CFG4, CYREG_UDB_PA5_CFG4
 1356              	.set HCSR04_Echo_14__0__PA__CFG5, CYREG_UDB_PA5_CFG5
 1357              	.set HCSR04_Echo_14__0__PA__CFG6, CYREG_UDB_PA5_CFG6
 1358              	.set HCSR04_Echo_14__0__PA__CFG7, CYREG_UDB_PA5_CFG7
 1359              	.set HCSR04_Echo_14__0__PA__CFG8, CYREG_UDB_PA5_CFG8
 1360              	.set HCSR04_Echo_14__0__PA__CFG9, CYREG_UDB_PA5_CFG9
 1361              	.set HCSR04_Echo_14__0__PC, CYREG_GPIO_PRT4_PC
 1362              	.set HCSR04_Echo_14__0__PC2, CYREG_GPIO_PRT4_PC2
 1363              	.set HCSR04_Echo_14__0__PORT, 4
 1364              	.set HCSR04_Echo_14__0__PS, CYREG_GPIO_PRT4_PS
 1365              	.set HCSR04_Echo_14__0__SHIFT, 3
 1366              	.set HCSR04_Echo_14__DR, CYREG_GPIO_PRT4_DR
 1367              	.set HCSR04_Echo_14__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 260


 1368              	.set HCSR04_Echo_14__DR_INV, CYREG_GPIO_PRT4_DR_INV
 1369              	.set HCSR04_Echo_14__DR_SET, CYREG_GPIO_PRT4_DR_SET
 1370              	.set HCSR04_Echo_14__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
 1371              	.set HCSR04_Echo_14__INTR, CYREG_GPIO_PRT4_INTR
 1372              	.set HCSR04_Echo_14__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
 1373              	.set HCSR04_Echo_14__INTSTAT, CYREG_GPIO_PRT4_INTR
 1374              	.set HCSR04_Echo_14__MASK, 0x08
 1375              	.set HCSR04_Echo_14__PA__CFG0, CYREG_UDB_PA5_CFG0
 1376              	.set HCSR04_Echo_14__PA__CFG1, CYREG_UDB_PA5_CFG1
 1377              	.set HCSR04_Echo_14__PA__CFG10, CYREG_UDB_PA5_CFG10
 1378              	.set HCSR04_Echo_14__PA__CFG11, CYREG_UDB_PA5_CFG11
 1379              	.set HCSR04_Echo_14__PA__CFG12, CYREG_UDB_PA5_CFG12
 1380              	.set HCSR04_Echo_14__PA__CFG13, CYREG_UDB_PA5_CFG13
 1381              	.set HCSR04_Echo_14__PA__CFG14, CYREG_UDB_PA5_CFG14
 1382              	.set HCSR04_Echo_14__PA__CFG2, CYREG_UDB_PA5_CFG2
 1383              	.set HCSR04_Echo_14__PA__CFG3, CYREG_UDB_PA5_CFG3
 1384              	.set HCSR04_Echo_14__PA__CFG4, CYREG_UDB_PA5_CFG4
 1385              	.set HCSR04_Echo_14__PA__CFG5, CYREG_UDB_PA5_CFG5
 1386              	.set HCSR04_Echo_14__PA__CFG6, CYREG_UDB_PA5_CFG6
 1387              	.set HCSR04_Echo_14__PA__CFG7, CYREG_UDB_PA5_CFG7
 1388              	.set HCSR04_Echo_14__PA__CFG8, CYREG_UDB_PA5_CFG8
 1389              	.set HCSR04_Echo_14__PA__CFG9, CYREG_UDB_PA5_CFG9
 1390              	.set HCSR04_Echo_14__PC, CYREG_GPIO_PRT4_PC
 1391              	.set HCSR04_Echo_14__PC2, CYREG_GPIO_PRT4_PC2
 1392              	.set HCSR04_Echo_14__PORT, 4
 1393              	.set HCSR04_Echo_14__PS, CYREG_GPIO_PRT4_PS
 1394              	.set HCSR04_Echo_14__SHIFT, 3
 1395              	
 1396              	/* HCSR04_Echo_15 */
 1397              	.set HCSR04_Echo_15__0__DR, CYREG_GPIO_PRT5_DR
 1398              	.set HCSR04_Echo_15__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 1399              	.set HCSR04_Echo_15__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 1400              	.set HCSR04_Echo_15__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 1401              	.set HCSR04_Echo_15__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 1402              	.set HCSR04_Echo_15__0__HSIOM_MASK, 0x0000F000
 1403              	.set HCSR04_Echo_15__0__HSIOM_SHIFT, 12
 1404              	.set HCSR04_Echo_15__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 1405              	.set HCSR04_Echo_15__0__INTR, CYREG_GPIO_PRT5_INTR
 1406              	.set HCSR04_Echo_15__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 1407              	.set HCSR04_Echo_15__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 1408              	.set HCSR04_Echo_15__0__MASK, 0x08
 1409              	.set HCSR04_Echo_15__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 1410              	.set HCSR04_Echo_15__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 1411              	.set HCSR04_Echo_15__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 1412              	.set HCSR04_Echo_15__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 1413              	.set HCSR04_Echo_15__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 1414              	.set HCSR04_Echo_15__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 1415              	.set HCSR04_Echo_15__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 1416              	.set HCSR04_Echo_15__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 1417              	.set HCSR04_Echo_15__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 1418              	.set HCSR04_Echo_15__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 1419              	.set HCSR04_Echo_15__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 1420              	.set HCSR04_Echo_15__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 1421              	.set HCSR04_Echo_15__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 1422              	.set HCSR04_Echo_15__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 1423              	.set HCSR04_Echo_15__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 1424              	.set HCSR04_Echo_15__0__PC, CYREG_GPIO_PRT5_PC
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 261


 1425              	.set HCSR04_Echo_15__0__PC2, CYREG_GPIO_PRT5_PC2
 1426              	.set HCSR04_Echo_15__0__PORT, 5
 1427              	.set HCSR04_Echo_15__0__PS, CYREG_GPIO_PRT5_PS
 1428              	.set HCSR04_Echo_15__0__SHIFT, 3
 1429              	.set HCSR04_Echo_15__DR, CYREG_GPIO_PRT5_DR
 1430              	.set HCSR04_Echo_15__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 1431              	.set HCSR04_Echo_15__DR_INV, CYREG_GPIO_PRT5_DR_INV
 1432              	.set HCSR04_Echo_15__DR_SET, CYREG_GPIO_PRT5_DR_SET
 1433              	.set HCSR04_Echo_15__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 1434              	.set HCSR04_Echo_15__INTR, CYREG_GPIO_PRT5_INTR
 1435              	.set HCSR04_Echo_15__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 1436              	.set HCSR04_Echo_15__INTSTAT, CYREG_GPIO_PRT5_INTR
 1437              	.set HCSR04_Echo_15__MASK, 0x08
 1438              	.set HCSR04_Echo_15__PA__CFG0, CYREG_UDB_PA0_CFG0
 1439              	.set HCSR04_Echo_15__PA__CFG1, CYREG_UDB_PA0_CFG1
 1440              	.set HCSR04_Echo_15__PA__CFG10, CYREG_UDB_PA0_CFG10
 1441              	.set HCSR04_Echo_15__PA__CFG11, CYREG_UDB_PA0_CFG11
 1442              	.set HCSR04_Echo_15__PA__CFG12, CYREG_UDB_PA0_CFG12
 1443              	.set HCSR04_Echo_15__PA__CFG13, CYREG_UDB_PA0_CFG13
 1444              	.set HCSR04_Echo_15__PA__CFG14, CYREG_UDB_PA0_CFG14
 1445              	.set HCSR04_Echo_15__PA__CFG2, CYREG_UDB_PA0_CFG2
 1446              	.set HCSR04_Echo_15__PA__CFG3, CYREG_UDB_PA0_CFG3
 1447              	.set HCSR04_Echo_15__PA__CFG4, CYREG_UDB_PA0_CFG4
 1448              	.set HCSR04_Echo_15__PA__CFG5, CYREG_UDB_PA0_CFG5
 1449              	.set HCSR04_Echo_15__PA__CFG6, CYREG_UDB_PA0_CFG6
 1450              	.set HCSR04_Echo_15__PA__CFG7, CYREG_UDB_PA0_CFG7
 1451              	.set HCSR04_Echo_15__PA__CFG8, CYREG_UDB_PA0_CFG8
 1452              	.set HCSR04_Echo_15__PA__CFG9, CYREG_UDB_PA0_CFG9
 1453              	.set HCSR04_Echo_15__PC, CYREG_GPIO_PRT5_PC
 1454              	.set HCSR04_Echo_15__PC2, CYREG_GPIO_PRT5_PC2
 1455              	.set HCSR04_Echo_15__PORT, 5
 1456              	.set HCSR04_Echo_15__PS, CYREG_GPIO_PRT5_PS
 1457              	.set HCSR04_Echo_15__SHIFT, 3
 1458              	
 1459              	/* Left_Encoder_A */
 1460              	.set Left_Encoder_A__0__DR, CYREG_GPIO_PRT3_DR
 1461              	.set Left_Encoder_A__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 1462              	.set Left_Encoder_A__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 1463              	.set Left_Encoder_A__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 1464              	.set Left_Encoder_A__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 1465              	.set Left_Encoder_A__0__HSIOM_MASK, 0x000000F0
 1466              	.set Left_Encoder_A__0__HSIOM_SHIFT, 4
 1467              	.set Left_Encoder_A__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 1468              	.set Left_Encoder_A__0__INTR, CYREG_GPIO_PRT3_INTR
 1469              	.set Left_Encoder_A__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 1470              	.set Left_Encoder_A__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 1471              	.set Left_Encoder_A__0__MASK, 0x02
 1472              	.set Left_Encoder_A__0__PA__CFG0, CYREG_UDB_PA7_CFG0
 1473              	.set Left_Encoder_A__0__PA__CFG1, CYREG_UDB_PA7_CFG1
 1474              	.set Left_Encoder_A__0__PA__CFG10, CYREG_UDB_PA7_CFG10
 1475              	.set Left_Encoder_A__0__PA__CFG11, CYREG_UDB_PA7_CFG11
 1476              	.set Left_Encoder_A__0__PA__CFG12, CYREG_UDB_PA7_CFG12
 1477              	.set Left_Encoder_A__0__PA__CFG13, CYREG_UDB_PA7_CFG13
 1478              	.set Left_Encoder_A__0__PA__CFG14, CYREG_UDB_PA7_CFG14
 1479              	.set Left_Encoder_A__0__PA__CFG2, CYREG_UDB_PA7_CFG2
 1480              	.set Left_Encoder_A__0__PA__CFG3, CYREG_UDB_PA7_CFG3
 1481              	.set Left_Encoder_A__0__PA__CFG4, CYREG_UDB_PA7_CFG4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 262


 1482              	.set Left_Encoder_A__0__PA__CFG5, CYREG_UDB_PA7_CFG5
 1483              	.set Left_Encoder_A__0__PA__CFG6, CYREG_UDB_PA7_CFG6
 1484              	.set Left_Encoder_A__0__PA__CFG7, CYREG_UDB_PA7_CFG7
 1485              	.set Left_Encoder_A__0__PA__CFG8, CYREG_UDB_PA7_CFG8
 1486              	.set Left_Encoder_A__0__PA__CFG9, CYREG_UDB_PA7_CFG9
 1487              	.set Left_Encoder_A__0__PC, CYREG_GPIO_PRT3_PC
 1488              	.set Left_Encoder_A__0__PC2, CYREG_GPIO_PRT3_PC2
 1489              	.set Left_Encoder_A__0__PORT, 3
 1490              	.set Left_Encoder_A__0__PS, CYREG_GPIO_PRT3_PS
 1491              	.set Left_Encoder_A__0__SHIFT, 1
 1492              	.set Left_Encoder_A__DR, CYREG_GPIO_PRT3_DR
 1493              	.set Left_Encoder_A__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 1494              	.set Left_Encoder_A__DR_INV, CYREG_GPIO_PRT3_DR_INV
 1495              	.set Left_Encoder_A__DR_SET, CYREG_GPIO_PRT3_DR_SET
 1496              	.set Left_Encoder_A__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 1497              	.set Left_Encoder_A__INTR, CYREG_GPIO_PRT3_INTR
 1498              	.set Left_Encoder_A__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 1499              	.set Left_Encoder_A__INTSTAT, CYREG_GPIO_PRT3_INTR
 1500              	.set Left_Encoder_A__MASK, 0x02
 1501              	.set Left_Encoder_A__PA__CFG0, CYREG_UDB_PA7_CFG0
 1502              	.set Left_Encoder_A__PA__CFG1, CYREG_UDB_PA7_CFG1
 1503              	.set Left_Encoder_A__PA__CFG10, CYREG_UDB_PA7_CFG10
 1504              	.set Left_Encoder_A__PA__CFG11, CYREG_UDB_PA7_CFG11
 1505              	.set Left_Encoder_A__PA__CFG12, CYREG_UDB_PA7_CFG12
 1506              	.set Left_Encoder_A__PA__CFG13, CYREG_UDB_PA7_CFG13
 1507              	.set Left_Encoder_A__PA__CFG14, CYREG_UDB_PA7_CFG14
 1508              	.set Left_Encoder_A__PA__CFG2, CYREG_UDB_PA7_CFG2
 1509              	.set Left_Encoder_A__PA__CFG3, CYREG_UDB_PA7_CFG3
 1510              	.set Left_Encoder_A__PA__CFG4, CYREG_UDB_PA7_CFG4
 1511              	.set Left_Encoder_A__PA__CFG5, CYREG_UDB_PA7_CFG5
 1512              	.set Left_Encoder_A__PA__CFG6, CYREG_UDB_PA7_CFG6
 1513              	.set Left_Encoder_A__PA__CFG7, CYREG_UDB_PA7_CFG7
 1514              	.set Left_Encoder_A__PA__CFG8, CYREG_UDB_PA7_CFG8
 1515              	.set Left_Encoder_A__PA__CFG9, CYREG_UDB_PA7_CFG9
 1516              	.set Left_Encoder_A__PC, CYREG_GPIO_PRT3_PC
 1517              	.set Left_Encoder_A__PC2, CYREG_GPIO_PRT3_PC2
 1518              	.set Left_Encoder_A__PORT, 3
 1519              	.set Left_Encoder_A__PS, CYREG_GPIO_PRT3_PS
 1520              	.set Left_Encoder_A__SHIFT, 1
 1521              	
 1522              	/* Left_Encoder_B */
 1523              	.set Left_Encoder_B__0__DR, CYREG_GPIO_PRT11_DR
 1524              	.set Left_Encoder_B__0__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 1525              	.set Left_Encoder_B__0__DR_INV, CYREG_GPIO_PRT11_DR_INV
 1526              	.set Left_Encoder_B__0__DR_SET, CYREG_GPIO_PRT11_DR_SET
 1527              	.set Left_Encoder_B__0__HSIOM, CYREG_HSIOM_PORT_SEL11
 1528              	.set Left_Encoder_B__0__HSIOM_MASK, 0x00F00000
 1529              	.set Left_Encoder_B__0__HSIOM_SHIFT, 20
 1530              	.set Left_Encoder_B__0__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 1531              	.set Left_Encoder_B__0__INTR, CYREG_GPIO_PRT11_INTR
 1532              	.set Left_Encoder_B__0__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 1533              	.set Left_Encoder_B__0__INTSTAT, CYREG_GPIO_PRT11_INTR
 1534              	.set Left_Encoder_B__0__MASK, 0x20
 1535              	.set Left_Encoder_B__0__PA__CFG0, CYREG_UDB_PA6_CFG0
 1536              	.set Left_Encoder_B__0__PA__CFG1, CYREG_UDB_PA6_CFG1
 1537              	.set Left_Encoder_B__0__PA__CFG10, CYREG_UDB_PA6_CFG10
 1538              	.set Left_Encoder_B__0__PA__CFG11, CYREG_UDB_PA6_CFG11
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 263


 1539              	.set Left_Encoder_B__0__PA__CFG12, CYREG_UDB_PA6_CFG12
 1540              	.set Left_Encoder_B__0__PA__CFG13, CYREG_UDB_PA6_CFG13
 1541              	.set Left_Encoder_B__0__PA__CFG14, CYREG_UDB_PA6_CFG14
 1542              	.set Left_Encoder_B__0__PA__CFG2, CYREG_UDB_PA6_CFG2
 1543              	.set Left_Encoder_B__0__PA__CFG3, CYREG_UDB_PA6_CFG3
 1544              	.set Left_Encoder_B__0__PA__CFG4, CYREG_UDB_PA6_CFG4
 1545              	.set Left_Encoder_B__0__PA__CFG5, CYREG_UDB_PA6_CFG5
 1546              	.set Left_Encoder_B__0__PA__CFG6, CYREG_UDB_PA6_CFG6
 1547              	.set Left_Encoder_B__0__PA__CFG7, CYREG_UDB_PA6_CFG7
 1548              	.set Left_Encoder_B__0__PA__CFG8, CYREG_UDB_PA6_CFG8
 1549              	.set Left_Encoder_B__0__PA__CFG9, CYREG_UDB_PA6_CFG9
 1550              	.set Left_Encoder_B__0__PC, CYREG_GPIO_PRT11_PC
 1551              	.set Left_Encoder_B__0__PC2, CYREG_GPIO_PRT11_PC2
 1552              	.set Left_Encoder_B__0__PORT, 11
 1553              	.set Left_Encoder_B__0__PS, CYREG_GPIO_PRT11_PS
 1554              	.set Left_Encoder_B__0__SHIFT, 5
 1555              	.set Left_Encoder_B__DR, CYREG_GPIO_PRT11_DR
 1556              	.set Left_Encoder_B__DR_CLR, CYREG_GPIO_PRT11_DR_CLR
 1557              	.set Left_Encoder_B__DR_INV, CYREG_GPIO_PRT11_DR_INV
 1558              	.set Left_Encoder_B__DR_SET, CYREG_GPIO_PRT11_DR_SET
 1559              	.set Left_Encoder_B__INTCFG, CYREG_GPIO_PRT11_INTR_CFG
 1560              	.set Left_Encoder_B__INTR, CYREG_GPIO_PRT11_INTR
 1561              	.set Left_Encoder_B__INTR_CFG, CYREG_GPIO_PRT11_INTR_CFG
 1562              	.set Left_Encoder_B__INTSTAT, CYREG_GPIO_PRT11_INTR
 1563              	.set Left_Encoder_B__MASK, 0x20
 1564              	.set Left_Encoder_B__PA__CFG0, CYREG_UDB_PA6_CFG0
 1565              	.set Left_Encoder_B__PA__CFG1, CYREG_UDB_PA6_CFG1
 1566              	.set Left_Encoder_B__PA__CFG10, CYREG_UDB_PA6_CFG10
 1567              	.set Left_Encoder_B__PA__CFG11, CYREG_UDB_PA6_CFG11
 1568              	.set Left_Encoder_B__PA__CFG12, CYREG_UDB_PA6_CFG12
 1569              	.set Left_Encoder_B__PA__CFG13, CYREG_UDB_PA6_CFG13
 1570              	.set Left_Encoder_B__PA__CFG14, CYREG_UDB_PA6_CFG14
 1571              	.set Left_Encoder_B__PA__CFG2, CYREG_UDB_PA6_CFG2
 1572              	.set Left_Encoder_B__PA__CFG3, CYREG_UDB_PA6_CFG3
 1573              	.set Left_Encoder_B__PA__CFG4, CYREG_UDB_PA6_CFG4
 1574              	.set Left_Encoder_B__PA__CFG5, CYREG_UDB_PA6_CFG5
 1575              	.set Left_Encoder_B__PA__CFG6, CYREG_UDB_PA6_CFG6
 1576              	.set Left_Encoder_B__PA__CFG7, CYREG_UDB_PA6_CFG7
 1577              	.set Left_Encoder_B__PA__CFG8, CYREG_UDB_PA6_CFG8
 1578              	.set Left_Encoder_B__PA__CFG9, CYREG_UDB_PA6_CFG9
 1579              	.set Left_Encoder_B__PC, CYREG_GPIO_PRT11_PC
 1580              	.set Left_Encoder_B__PC2, CYREG_GPIO_PRT11_PC2
 1581              	.set Left_Encoder_B__PORT, 11
 1582              	.set Left_Encoder_B__PS, CYREG_GPIO_PRT11_PS
 1583              	.set Left_Encoder_B__SHIFT, 5
 1584              	
 1585              	/* Right_HB25_PWM_cy_m0s8_tcpwm_1 */
 1586              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
 1587              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
 1588              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
 1589              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
 1590              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
 1591              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
 1592              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
 1593              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
 1594              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
 1595              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 264


 1596              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
 1597              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
 1598              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
 1599              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
 1600              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
 1601              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
 1602              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
 1603              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
 1604              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
 1605              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
 1606              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
 1607              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
 1608              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
 1609              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
 1610              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
 1611              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
 1612              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
 1613              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
 1614              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
 1615              	.set Right_HB25_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2
 1616              	
 1617              	/* Right_HB25_PWM_Pin */
 1618              	.set Right_HB25_PWM_Pin__0__DR, CYREG_GPIO_PRT10_DR
 1619              	.set Right_HB25_PWM_Pin__0__DR_CLR, CYREG_GPIO_PRT10_DR_CLR
 1620              	.set Right_HB25_PWM_Pin__0__DR_INV, CYREG_GPIO_PRT10_DR_INV
 1621              	.set Right_HB25_PWM_Pin__0__DR_SET, CYREG_GPIO_PRT10_DR_SET
 1622              	.set Right_HB25_PWM_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL10
 1623              	.set Right_HB25_PWM_Pin__0__HSIOM_MASK, 0x00000F00
 1624              	.set Right_HB25_PWM_Pin__0__HSIOM_SHIFT, 8
 1625              	.set Right_HB25_PWM_Pin__0__INTCFG, CYREG_GPIO_PRT10_INTR_CFG
 1626              	.set Right_HB25_PWM_Pin__0__INTR, CYREG_GPIO_PRT10_INTR
 1627              	.set Right_HB25_PWM_Pin__0__INTR_CFG, CYREG_GPIO_PRT10_INTR_CFG
 1628              	.set Right_HB25_PWM_Pin__0__INTSTAT, CYREG_GPIO_PRT10_INTR
 1629              	.set Right_HB25_PWM_Pin__0__MASK, 0x04
 1630              	.set Right_HB25_PWM_Pin__0__OUT_SEL, CYREG_UDB_PA3_CFG10
 1631              	.set Right_HB25_PWM_Pin__0__OUT_SEL_SHIFT, 4
 1632              	.set Right_HB25_PWM_Pin__0__OUT_SEL_VAL, 1
 1633              	.set Right_HB25_PWM_Pin__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 1634              	.set Right_HB25_PWM_Pin__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 1635              	.set Right_HB25_PWM_Pin__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 1636              	.set Right_HB25_PWM_Pin__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 1637              	.set Right_HB25_PWM_Pin__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 1638              	.set Right_HB25_PWM_Pin__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 1639              	.set Right_HB25_PWM_Pin__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 1640              	.set Right_HB25_PWM_Pin__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 1641              	.set Right_HB25_PWM_Pin__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 1642              	.set Right_HB25_PWM_Pin__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 1643              	.set Right_HB25_PWM_Pin__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 1644              	.set Right_HB25_PWM_Pin__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 1645              	.set Right_HB25_PWM_Pin__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 1646              	.set Right_HB25_PWM_Pin__0__PA__CFG8, CYREG_UDB_PA3_CFG8
 1647              	.set Right_HB25_PWM_Pin__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 1648              	.set Right_HB25_PWM_Pin__0__PC, CYREG_GPIO_PRT10_PC
 1649              	.set Right_HB25_PWM_Pin__0__PC2, CYREG_GPIO_PRT10_PC2
 1650              	.set Right_HB25_PWM_Pin__0__PORT, 10
 1651              	.set Right_HB25_PWM_Pin__0__PS, CYREG_GPIO_PRT10_PS
 1652              	.set Right_HB25_PWM_Pin__0__SHIFT, 2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 265


 1653              	.set Right_HB25_PWM_Pin__DR, CYREG_GPIO_PRT10_DR
 1654              	.set Right_HB25_PWM_Pin__DR_CLR, CYREG_GPIO_PRT10_DR_CLR
 1655              	.set Right_HB25_PWM_Pin__DR_INV, CYREG_GPIO_PRT10_DR_INV
 1656              	.set Right_HB25_PWM_Pin__DR_SET, CYREG_GPIO_PRT10_DR_SET
 1657              	.set Right_HB25_PWM_Pin__INTCFG, CYREG_GPIO_PRT10_INTR_CFG
 1658              	.set Right_HB25_PWM_Pin__INTR, CYREG_GPIO_PRT10_INTR
 1659              	.set Right_HB25_PWM_Pin__INTR_CFG, CYREG_GPIO_PRT10_INTR_CFG
 1660              	.set Right_HB25_PWM_Pin__INTSTAT, CYREG_GPIO_PRT10_INTR
 1661              	.set Right_HB25_PWM_Pin__MASK, 0x04
 1662              	.set Right_HB25_PWM_Pin__PA__CFG0, CYREG_UDB_PA3_CFG0
 1663              	.set Right_HB25_PWM_Pin__PA__CFG1, CYREG_UDB_PA3_CFG1
 1664              	.set Right_HB25_PWM_Pin__PA__CFG10, CYREG_UDB_PA3_CFG10
 1665              	.set Right_HB25_PWM_Pin__PA__CFG11, CYREG_UDB_PA3_CFG11
 1666              	.set Right_HB25_PWM_Pin__PA__CFG12, CYREG_UDB_PA3_CFG12
 1667              	.set Right_HB25_PWM_Pin__PA__CFG13, CYREG_UDB_PA3_CFG13
 1668              	.set Right_HB25_PWM_Pin__PA__CFG14, CYREG_UDB_PA3_CFG14
 1669              	.set Right_HB25_PWM_Pin__PA__CFG2, CYREG_UDB_PA3_CFG2
 1670              	.set Right_HB25_PWM_Pin__PA__CFG3, CYREG_UDB_PA3_CFG3
 1671              	.set Right_HB25_PWM_Pin__PA__CFG4, CYREG_UDB_PA3_CFG4
 1672              	.set Right_HB25_PWM_Pin__PA__CFG5, CYREG_UDB_PA3_CFG5
 1673              	.set Right_HB25_PWM_Pin__PA__CFG6, CYREG_UDB_PA3_CFG6
 1674              	.set Right_HB25_PWM_Pin__PA__CFG7, CYREG_UDB_PA3_CFG7
 1675              	.set Right_HB25_PWM_Pin__PA__CFG8, CYREG_UDB_PA3_CFG8
 1676              	.set Right_HB25_PWM_Pin__PA__CFG9, CYREG_UDB_PA3_CFG9
 1677              	.set Right_HB25_PWM_Pin__PC, CYREG_GPIO_PRT10_PC
 1678              	.set Right_HB25_PWM_Pin__PC2, CYREG_GPIO_PRT10_PC2
 1679              	.set Right_HB25_PWM_Pin__PORT, 10
 1680              	.set Right_HB25_PWM_Pin__PS, CYREG_GPIO_PRT10_PS
 1681              	.set Right_HB25_PWM_Pin__SHIFT, 2
 1682              	
 1683              	/* Right_Encoder_A */
 1684              	.set Right_Encoder_A__0__DR, CYREG_GPIO_PRT10_DR
 1685              	.set Right_Encoder_A__0__DR_CLR, CYREG_GPIO_PRT10_DR_CLR
 1686              	.set Right_Encoder_A__0__DR_INV, CYREG_GPIO_PRT10_DR_INV
 1687              	.set Right_Encoder_A__0__DR_SET, CYREG_GPIO_PRT10_DR_SET
 1688              	.set Right_Encoder_A__0__HSIOM, CYREG_HSIOM_PORT_SEL10
 1689              	.set Right_Encoder_A__0__HSIOM_MASK, 0x0000F000
 1690              	.set Right_Encoder_A__0__HSIOM_SHIFT, 12
 1691              	.set Right_Encoder_A__0__INTCFG, CYREG_GPIO_PRT10_INTR_CFG
 1692              	.set Right_Encoder_A__0__INTR, CYREG_GPIO_PRT10_INTR
 1693              	.set Right_Encoder_A__0__INTR_CFG, CYREG_GPIO_PRT10_INTR_CFG
 1694              	.set Right_Encoder_A__0__INTSTAT, CYREG_GPIO_PRT10_INTR
 1695              	.set Right_Encoder_A__0__MASK, 0x08
 1696              	.set Right_Encoder_A__0__PA__CFG0, CYREG_UDB_PA3_CFG0
 1697              	.set Right_Encoder_A__0__PA__CFG1, CYREG_UDB_PA3_CFG1
 1698              	.set Right_Encoder_A__0__PA__CFG10, CYREG_UDB_PA3_CFG10
 1699              	.set Right_Encoder_A__0__PA__CFG11, CYREG_UDB_PA3_CFG11
 1700              	.set Right_Encoder_A__0__PA__CFG12, CYREG_UDB_PA3_CFG12
 1701              	.set Right_Encoder_A__0__PA__CFG13, CYREG_UDB_PA3_CFG13
 1702              	.set Right_Encoder_A__0__PA__CFG14, CYREG_UDB_PA3_CFG14
 1703              	.set Right_Encoder_A__0__PA__CFG2, CYREG_UDB_PA3_CFG2
 1704              	.set Right_Encoder_A__0__PA__CFG3, CYREG_UDB_PA3_CFG3
 1705              	.set Right_Encoder_A__0__PA__CFG4, CYREG_UDB_PA3_CFG4
 1706              	.set Right_Encoder_A__0__PA__CFG5, CYREG_UDB_PA3_CFG5
 1707              	.set Right_Encoder_A__0__PA__CFG6, CYREG_UDB_PA3_CFG6
 1708              	.set Right_Encoder_A__0__PA__CFG7, CYREG_UDB_PA3_CFG7
 1709              	.set Right_Encoder_A__0__PA__CFG8, CYREG_UDB_PA3_CFG8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 266


 1710              	.set Right_Encoder_A__0__PA__CFG9, CYREG_UDB_PA3_CFG9
 1711              	.set Right_Encoder_A__0__PC, CYREG_GPIO_PRT10_PC
 1712              	.set Right_Encoder_A__0__PC2, CYREG_GPIO_PRT10_PC2
 1713              	.set Right_Encoder_A__0__PORT, 10
 1714              	.set Right_Encoder_A__0__PS, CYREG_GPIO_PRT10_PS
 1715              	.set Right_Encoder_A__0__SHIFT, 3
 1716              	.set Right_Encoder_A__DR, CYREG_GPIO_PRT10_DR
 1717              	.set Right_Encoder_A__DR_CLR, CYREG_GPIO_PRT10_DR_CLR
 1718              	.set Right_Encoder_A__DR_INV, CYREG_GPIO_PRT10_DR_INV
 1719              	.set Right_Encoder_A__DR_SET, CYREG_GPIO_PRT10_DR_SET
 1720              	.set Right_Encoder_A__INTCFG, CYREG_GPIO_PRT10_INTR_CFG
 1721              	.set Right_Encoder_A__INTR, CYREG_GPIO_PRT10_INTR
 1722              	.set Right_Encoder_A__INTR_CFG, CYREG_GPIO_PRT10_INTR_CFG
 1723              	.set Right_Encoder_A__INTSTAT, CYREG_GPIO_PRT10_INTR
 1724              	.set Right_Encoder_A__MASK, 0x08
 1725              	.set Right_Encoder_A__PA__CFG0, CYREG_UDB_PA3_CFG0
 1726              	.set Right_Encoder_A__PA__CFG1, CYREG_UDB_PA3_CFG1
 1727              	.set Right_Encoder_A__PA__CFG10, CYREG_UDB_PA3_CFG10
 1728              	.set Right_Encoder_A__PA__CFG11, CYREG_UDB_PA3_CFG11
 1729              	.set Right_Encoder_A__PA__CFG12, CYREG_UDB_PA3_CFG12
 1730              	.set Right_Encoder_A__PA__CFG13, CYREG_UDB_PA3_CFG13
 1731              	.set Right_Encoder_A__PA__CFG14, CYREG_UDB_PA3_CFG14
 1732              	.set Right_Encoder_A__PA__CFG2, CYREG_UDB_PA3_CFG2
 1733              	.set Right_Encoder_A__PA__CFG3, CYREG_UDB_PA3_CFG3
 1734              	.set Right_Encoder_A__PA__CFG4, CYREG_UDB_PA3_CFG4
 1735              	.set Right_Encoder_A__PA__CFG5, CYREG_UDB_PA3_CFG5
 1736              	.set Right_Encoder_A__PA__CFG6, CYREG_UDB_PA3_CFG6
 1737              	.set Right_Encoder_A__PA__CFG7, CYREG_UDB_PA3_CFG7
 1738              	.set Right_Encoder_A__PA__CFG8, CYREG_UDB_PA3_CFG8
 1739              	.set Right_Encoder_A__PA__CFG9, CYREG_UDB_PA3_CFG9
 1740              	.set Right_Encoder_A__PC, CYREG_GPIO_PRT10_PC
 1741              	.set Right_Encoder_A__PC2, CYREG_GPIO_PRT10_PC2
 1742              	.set Right_Encoder_A__PORT, 10
 1743              	.set Right_Encoder_A__PS, CYREG_GPIO_PRT10_PS
 1744              	.set Right_Encoder_A__SHIFT, 3
 1745              	
 1746              	/* Right_Encoder_B */
 1747              	.set Right_Encoder_B__0__DR, CYREG_GPIO_PRT0_DR
 1748              	.set Right_Encoder_B__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1749              	.set Right_Encoder_B__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1750              	.set Right_Encoder_B__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1751              	.set Right_Encoder_B__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1752              	.set Right_Encoder_B__0__HSIOM_MASK, 0x0F000000
 1753              	.set Right_Encoder_B__0__HSIOM_SHIFT, 24
 1754              	.set Right_Encoder_B__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1755              	.set Right_Encoder_B__0__INTR, CYREG_GPIO_PRT0_INTR
 1756              	.set Right_Encoder_B__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1757              	.set Right_Encoder_B__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 1758              	.set Right_Encoder_B__0__MASK, 0x40
 1759              	.set Right_Encoder_B__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 1760              	.set Right_Encoder_B__0__PA__CFG1, CYREG_UDB_PA4_CFG1
 1761              	.set Right_Encoder_B__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 1762              	.set Right_Encoder_B__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 1763              	.set Right_Encoder_B__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 1764              	.set Right_Encoder_B__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 1765              	.set Right_Encoder_B__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 1766              	.set Right_Encoder_B__0__PA__CFG2, CYREG_UDB_PA4_CFG2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 267


 1767              	.set Right_Encoder_B__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 1768              	.set Right_Encoder_B__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 1769              	.set Right_Encoder_B__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 1770              	.set Right_Encoder_B__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 1771              	.set Right_Encoder_B__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 1772              	.set Right_Encoder_B__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 1773              	.set Right_Encoder_B__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 1774              	.set Right_Encoder_B__0__PC, CYREG_GPIO_PRT0_PC
 1775              	.set Right_Encoder_B__0__PC2, CYREG_GPIO_PRT0_PC2
 1776              	.set Right_Encoder_B__0__PORT, 0
 1777              	.set Right_Encoder_B__0__PS, CYREG_GPIO_PRT0_PS
 1778              	.set Right_Encoder_B__0__SHIFT, 6
 1779              	.set Right_Encoder_B__DR, CYREG_GPIO_PRT0_DR
 1780              	.set Right_Encoder_B__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1781              	.set Right_Encoder_B__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1782              	.set Right_Encoder_B__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1783              	.set Right_Encoder_B__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1784              	.set Right_Encoder_B__INTR, CYREG_GPIO_PRT0_INTR
 1785              	.set Right_Encoder_B__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1786              	.set Right_Encoder_B__INTSTAT, CYREG_GPIO_PRT0_INTR
 1787              	.set Right_Encoder_B__MASK, 0x40
 1788              	.set Right_Encoder_B__PA__CFG0, CYREG_UDB_PA4_CFG0
 1789              	.set Right_Encoder_B__PA__CFG1, CYREG_UDB_PA4_CFG1
 1790              	.set Right_Encoder_B__PA__CFG10, CYREG_UDB_PA4_CFG10
 1791              	.set Right_Encoder_B__PA__CFG11, CYREG_UDB_PA4_CFG11
 1792              	.set Right_Encoder_B__PA__CFG12, CYREG_UDB_PA4_CFG12
 1793              	.set Right_Encoder_B__PA__CFG13, CYREG_UDB_PA4_CFG13
 1794              	.set Right_Encoder_B__PA__CFG14, CYREG_UDB_PA4_CFG14
 1795              	.set Right_Encoder_B__PA__CFG2, CYREG_UDB_PA4_CFG2
 1796              	.set Right_Encoder_B__PA__CFG3, CYREG_UDB_PA4_CFG3
 1797              	.set Right_Encoder_B__PA__CFG4, CYREG_UDB_PA4_CFG4
 1798              	.set Right_Encoder_B__PA__CFG5, CYREG_UDB_PA4_CFG5
 1799              	.set Right_Encoder_B__PA__CFG6, CYREG_UDB_PA4_CFG6
 1800              	.set Right_Encoder_B__PA__CFG7, CYREG_UDB_PA4_CFG7
 1801              	.set Right_Encoder_B__PA__CFG8, CYREG_UDB_PA4_CFG8
 1802              	.set Right_Encoder_B__PA__CFG9, CYREG_UDB_PA4_CFG9
 1803              	.set Right_Encoder_B__PC, CYREG_GPIO_PRT0_PC
 1804              	.set Right_Encoder_B__PC2, CYREG_GPIO_PRT0_PC2
 1805              	.set Right_Encoder_B__PORT, 0
 1806              	.set Right_Encoder_B__PS, CYREG_GPIO_PRT0_PS
 1807              	.set Right_Encoder_B__SHIFT, 6
 1808              	
 1809              	/* HCSR04_Trigger_0 */
 1810              	.set HCSR04_Trigger_0__0__DR, CYREG_GPIO_PRT0_DR
 1811              	.set HCSR04_Trigger_0__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1812              	.set HCSR04_Trigger_0__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1813              	.set HCSR04_Trigger_0__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1814              	.set HCSR04_Trigger_0__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1815              	.set HCSR04_Trigger_0__0__HSIOM_MASK, 0x000000F0
 1816              	.set HCSR04_Trigger_0__0__HSIOM_SHIFT, 4
 1817              	.set HCSR04_Trigger_0__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1818              	.set HCSR04_Trigger_0__0__INTR, CYREG_GPIO_PRT0_INTR
 1819              	.set HCSR04_Trigger_0__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1820              	.set HCSR04_Trigger_0__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 1821              	.set HCSR04_Trigger_0__0__MASK, 0x02
 1822              	.set HCSR04_Trigger_0__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 1823              	.set HCSR04_Trigger_0__0__PA__CFG1, CYREG_UDB_PA4_CFG1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 268


 1824              	.set HCSR04_Trigger_0__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 1825              	.set HCSR04_Trigger_0__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 1826              	.set HCSR04_Trigger_0__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 1827              	.set HCSR04_Trigger_0__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 1828              	.set HCSR04_Trigger_0__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 1829              	.set HCSR04_Trigger_0__0__PA__CFG2, CYREG_UDB_PA4_CFG2
 1830              	.set HCSR04_Trigger_0__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 1831              	.set HCSR04_Trigger_0__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 1832              	.set HCSR04_Trigger_0__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 1833              	.set HCSR04_Trigger_0__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 1834              	.set HCSR04_Trigger_0__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 1835              	.set HCSR04_Trigger_0__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 1836              	.set HCSR04_Trigger_0__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 1837              	.set HCSR04_Trigger_0__0__PC, CYREG_GPIO_PRT0_PC
 1838              	.set HCSR04_Trigger_0__0__PC2, CYREG_GPIO_PRT0_PC2
 1839              	.set HCSR04_Trigger_0__0__PORT, 0
 1840              	.set HCSR04_Trigger_0__0__PS, CYREG_GPIO_PRT0_PS
 1841              	.set HCSR04_Trigger_0__0__SHIFT, 1
 1842              	.set HCSR04_Trigger_0__DR, CYREG_GPIO_PRT0_DR
 1843              	.set HCSR04_Trigger_0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1844              	.set HCSR04_Trigger_0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1845              	.set HCSR04_Trigger_0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1846              	.set HCSR04_Trigger_0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1847              	.set HCSR04_Trigger_0__INTR, CYREG_GPIO_PRT0_INTR
 1848              	.set HCSR04_Trigger_0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1849              	.set HCSR04_Trigger_0__INTSTAT, CYREG_GPIO_PRT0_INTR
 1850              	.set HCSR04_Trigger_0__MASK, 0x02
 1851              	.set HCSR04_Trigger_0__PA__CFG0, CYREG_UDB_PA4_CFG0
 1852              	.set HCSR04_Trigger_0__PA__CFG1, CYREG_UDB_PA4_CFG1
 1853              	.set HCSR04_Trigger_0__PA__CFG10, CYREG_UDB_PA4_CFG10
 1854              	.set HCSR04_Trigger_0__PA__CFG11, CYREG_UDB_PA4_CFG11
 1855              	.set HCSR04_Trigger_0__PA__CFG12, CYREG_UDB_PA4_CFG12
 1856              	.set HCSR04_Trigger_0__PA__CFG13, CYREG_UDB_PA4_CFG13
 1857              	.set HCSR04_Trigger_0__PA__CFG14, CYREG_UDB_PA4_CFG14
 1858              	.set HCSR04_Trigger_0__PA__CFG2, CYREG_UDB_PA4_CFG2
 1859              	.set HCSR04_Trigger_0__PA__CFG3, CYREG_UDB_PA4_CFG3
 1860              	.set HCSR04_Trigger_0__PA__CFG4, CYREG_UDB_PA4_CFG4
 1861              	.set HCSR04_Trigger_0__PA__CFG5, CYREG_UDB_PA4_CFG5
 1862              	.set HCSR04_Trigger_0__PA__CFG6, CYREG_UDB_PA4_CFG6
 1863              	.set HCSR04_Trigger_0__PA__CFG7, CYREG_UDB_PA4_CFG7
 1864              	.set HCSR04_Trigger_0__PA__CFG8, CYREG_UDB_PA4_CFG8
 1865              	.set HCSR04_Trigger_0__PA__CFG9, CYREG_UDB_PA4_CFG9
 1866              	.set HCSR04_Trigger_0__PC, CYREG_GPIO_PRT0_PC
 1867              	.set HCSR04_Trigger_0__PC2, CYREG_GPIO_PRT0_PC2
 1868              	.set HCSR04_Trigger_0__PORT, 0
 1869              	.set HCSR04_Trigger_0__PS, CYREG_GPIO_PRT0_PS
 1870              	.set HCSR04_Trigger_0__SHIFT, 1
 1871              	
 1872              	/* HCSR04_Trigger_1 */
 1873              	.set HCSR04_Trigger_1__0__DR, CYREG_GPIO_PRT3_DR
 1874              	.set HCSR04_Trigger_1__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 1875              	.set HCSR04_Trigger_1__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
 1876              	.set HCSR04_Trigger_1__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
 1877              	.set HCSR04_Trigger_1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
 1878              	.set HCSR04_Trigger_1__0__HSIOM_MASK, 0x000F0000
 1879              	.set HCSR04_Trigger_1__0__HSIOM_SHIFT, 16
 1880              	.set HCSR04_Trigger_1__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 269


 1881              	.set HCSR04_Trigger_1__0__INTR, CYREG_GPIO_PRT3_INTR
 1882              	.set HCSR04_Trigger_1__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 1883              	.set HCSR04_Trigger_1__0__INTSTAT, CYREG_GPIO_PRT3_INTR
 1884              	.set HCSR04_Trigger_1__0__MASK, 0x10
 1885              	.set HCSR04_Trigger_1__0__PA__CFG0, CYREG_UDB_PA7_CFG0
 1886              	.set HCSR04_Trigger_1__0__PA__CFG1, CYREG_UDB_PA7_CFG1
 1887              	.set HCSR04_Trigger_1__0__PA__CFG10, CYREG_UDB_PA7_CFG10
 1888              	.set HCSR04_Trigger_1__0__PA__CFG11, CYREG_UDB_PA7_CFG11
 1889              	.set HCSR04_Trigger_1__0__PA__CFG12, CYREG_UDB_PA7_CFG12
 1890              	.set HCSR04_Trigger_1__0__PA__CFG13, CYREG_UDB_PA7_CFG13
 1891              	.set HCSR04_Trigger_1__0__PA__CFG14, CYREG_UDB_PA7_CFG14
 1892              	.set HCSR04_Trigger_1__0__PA__CFG2, CYREG_UDB_PA7_CFG2
 1893              	.set HCSR04_Trigger_1__0__PA__CFG3, CYREG_UDB_PA7_CFG3
 1894              	.set HCSR04_Trigger_1__0__PA__CFG4, CYREG_UDB_PA7_CFG4
 1895              	.set HCSR04_Trigger_1__0__PA__CFG5, CYREG_UDB_PA7_CFG5
 1896              	.set HCSR04_Trigger_1__0__PA__CFG6, CYREG_UDB_PA7_CFG6
 1897              	.set HCSR04_Trigger_1__0__PA__CFG7, CYREG_UDB_PA7_CFG7
 1898              	.set HCSR04_Trigger_1__0__PA__CFG8, CYREG_UDB_PA7_CFG8
 1899              	.set HCSR04_Trigger_1__0__PA__CFG9, CYREG_UDB_PA7_CFG9
 1900              	.set HCSR04_Trigger_1__0__PC, CYREG_GPIO_PRT3_PC
 1901              	.set HCSR04_Trigger_1__0__PC2, CYREG_GPIO_PRT3_PC2
 1902              	.set HCSR04_Trigger_1__0__PORT, 3
 1903              	.set HCSR04_Trigger_1__0__PS, CYREG_GPIO_PRT3_PS
 1904              	.set HCSR04_Trigger_1__0__SHIFT, 4
 1905              	.set HCSR04_Trigger_1__DR, CYREG_GPIO_PRT3_DR
 1906              	.set HCSR04_Trigger_1__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
 1907              	.set HCSR04_Trigger_1__DR_INV, CYREG_GPIO_PRT3_DR_INV
 1908              	.set HCSR04_Trigger_1__DR_SET, CYREG_GPIO_PRT3_DR_SET
 1909              	.set HCSR04_Trigger_1__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
 1910              	.set HCSR04_Trigger_1__INTR, CYREG_GPIO_PRT3_INTR
 1911              	.set HCSR04_Trigger_1__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
 1912              	.set HCSR04_Trigger_1__INTSTAT, CYREG_GPIO_PRT3_INTR
 1913              	.set HCSR04_Trigger_1__MASK, 0x10
 1914              	.set HCSR04_Trigger_1__PA__CFG0, CYREG_UDB_PA7_CFG0
 1915              	.set HCSR04_Trigger_1__PA__CFG1, CYREG_UDB_PA7_CFG1
 1916              	.set HCSR04_Trigger_1__PA__CFG10, CYREG_UDB_PA7_CFG10
 1917              	.set HCSR04_Trigger_1__PA__CFG11, CYREG_UDB_PA7_CFG11
 1918              	.set HCSR04_Trigger_1__PA__CFG12, CYREG_UDB_PA7_CFG12
 1919              	.set HCSR04_Trigger_1__PA__CFG13, CYREG_UDB_PA7_CFG13
 1920              	.set HCSR04_Trigger_1__PA__CFG14, CYREG_UDB_PA7_CFG14
 1921              	.set HCSR04_Trigger_1__PA__CFG2, CYREG_UDB_PA7_CFG2
 1922              	.set HCSR04_Trigger_1__PA__CFG3, CYREG_UDB_PA7_CFG3
 1923              	.set HCSR04_Trigger_1__PA__CFG4, CYREG_UDB_PA7_CFG4
 1924              	.set HCSR04_Trigger_1__PA__CFG5, CYREG_UDB_PA7_CFG5
 1925              	.set HCSR04_Trigger_1__PA__CFG6, CYREG_UDB_PA7_CFG6
 1926              	.set HCSR04_Trigger_1__PA__CFG7, CYREG_UDB_PA7_CFG7
 1927              	.set HCSR04_Trigger_1__PA__CFG8, CYREG_UDB_PA7_CFG8
 1928              	.set HCSR04_Trigger_1__PA__CFG9, CYREG_UDB_PA7_CFG9
 1929              	.set HCSR04_Trigger_1__PC, CYREG_GPIO_PRT3_PC
 1930              	.set HCSR04_Trigger_1__PC2, CYREG_GPIO_PRT3_PC2
 1931              	.set HCSR04_Trigger_1__PORT, 3
 1932              	.set HCSR04_Trigger_1__PS, CYREG_GPIO_PRT3_PS
 1933              	.set HCSR04_Trigger_1__SHIFT, 4
 1934              	
 1935              	/* HCSR04_Trigger_2 */
 1936              	.set HCSR04_Trigger_2__0__DR, CYREG_GPIO_PRT0_DR
 1937              	.set HCSR04_Trigger_2__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 270


 1938              	.set HCSR04_Trigger_2__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1939              	.set HCSR04_Trigger_2__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1940              	.set HCSR04_Trigger_2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
 1941              	.set HCSR04_Trigger_2__0__HSIOM_MASK, 0x00F00000
 1942              	.set HCSR04_Trigger_2__0__HSIOM_SHIFT, 20
 1943              	.set HCSR04_Trigger_2__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1944              	.set HCSR04_Trigger_2__0__INTR, CYREG_GPIO_PRT0_INTR
 1945              	.set HCSR04_Trigger_2__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1946              	.set HCSR04_Trigger_2__0__INTSTAT, CYREG_GPIO_PRT0_INTR
 1947              	.set HCSR04_Trigger_2__0__MASK, 0x20
 1948              	.set HCSR04_Trigger_2__0__PA__CFG0, CYREG_UDB_PA4_CFG0
 1949              	.set HCSR04_Trigger_2__0__PA__CFG1, CYREG_UDB_PA4_CFG1
 1950              	.set HCSR04_Trigger_2__0__PA__CFG10, CYREG_UDB_PA4_CFG10
 1951              	.set HCSR04_Trigger_2__0__PA__CFG11, CYREG_UDB_PA4_CFG11
 1952              	.set HCSR04_Trigger_2__0__PA__CFG12, CYREG_UDB_PA4_CFG12
 1953              	.set HCSR04_Trigger_2__0__PA__CFG13, CYREG_UDB_PA4_CFG13
 1954              	.set HCSR04_Trigger_2__0__PA__CFG14, CYREG_UDB_PA4_CFG14
 1955              	.set HCSR04_Trigger_2__0__PA__CFG2, CYREG_UDB_PA4_CFG2
 1956              	.set HCSR04_Trigger_2__0__PA__CFG3, CYREG_UDB_PA4_CFG3
 1957              	.set HCSR04_Trigger_2__0__PA__CFG4, CYREG_UDB_PA4_CFG4
 1958              	.set HCSR04_Trigger_2__0__PA__CFG5, CYREG_UDB_PA4_CFG5
 1959              	.set HCSR04_Trigger_2__0__PA__CFG6, CYREG_UDB_PA4_CFG6
 1960              	.set HCSR04_Trigger_2__0__PA__CFG7, CYREG_UDB_PA4_CFG7
 1961              	.set HCSR04_Trigger_2__0__PA__CFG8, CYREG_UDB_PA4_CFG8
 1962              	.set HCSR04_Trigger_2__0__PA__CFG9, CYREG_UDB_PA4_CFG9
 1963              	.set HCSR04_Trigger_2__0__PC, CYREG_GPIO_PRT0_PC
 1964              	.set HCSR04_Trigger_2__0__PC2, CYREG_GPIO_PRT0_PC2
 1965              	.set HCSR04_Trigger_2__0__PORT, 0
 1966              	.set HCSR04_Trigger_2__0__PS, CYREG_GPIO_PRT0_PS
 1967              	.set HCSR04_Trigger_2__0__SHIFT, 5
 1968              	.set HCSR04_Trigger_2__DR, CYREG_GPIO_PRT0_DR
 1969              	.set HCSR04_Trigger_2__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
 1970              	.set HCSR04_Trigger_2__DR_INV, CYREG_GPIO_PRT0_DR_INV
 1971              	.set HCSR04_Trigger_2__DR_SET, CYREG_GPIO_PRT0_DR_SET
 1972              	.set HCSR04_Trigger_2__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
 1973              	.set HCSR04_Trigger_2__INTR, CYREG_GPIO_PRT0_INTR
 1974              	.set HCSR04_Trigger_2__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
 1975              	.set HCSR04_Trigger_2__INTSTAT, CYREG_GPIO_PRT0_INTR
 1976              	.set HCSR04_Trigger_2__MASK, 0x20
 1977              	.set HCSR04_Trigger_2__PA__CFG0, CYREG_UDB_PA4_CFG0
 1978              	.set HCSR04_Trigger_2__PA__CFG1, CYREG_UDB_PA4_CFG1
 1979              	.set HCSR04_Trigger_2__PA__CFG10, CYREG_UDB_PA4_CFG10
 1980              	.set HCSR04_Trigger_2__PA__CFG11, CYREG_UDB_PA4_CFG11
 1981              	.set HCSR04_Trigger_2__PA__CFG12, CYREG_UDB_PA4_CFG12
 1982              	.set HCSR04_Trigger_2__PA__CFG13, CYREG_UDB_PA4_CFG13
 1983              	.set HCSR04_Trigger_2__PA__CFG14, CYREG_UDB_PA4_CFG14
 1984              	.set HCSR04_Trigger_2__PA__CFG2, CYREG_UDB_PA4_CFG2
 1985              	.set HCSR04_Trigger_2__PA__CFG3, CYREG_UDB_PA4_CFG3
 1986              	.set HCSR04_Trigger_2__PA__CFG4, CYREG_UDB_PA4_CFG4
 1987              	.set HCSR04_Trigger_2__PA__CFG5, CYREG_UDB_PA4_CFG5
 1988              	.set HCSR04_Trigger_2__PA__CFG6, CYREG_UDB_PA4_CFG6
 1989              	.set HCSR04_Trigger_2__PA__CFG7, CYREG_UDB_PA4_CFG7
 1990              	.set HCSR04_Trigger_2__PA__CFG8, CYREG_UDB_PA4_CFG8
 1991              	.set HCSR04_Trigger_2__PA__CFG9, CYREG_UDB_PA4_CFG9
 1992              	.set HCSR04_Trigger_2__PC, CYREG_GPIO_PRT0_PC
 1993              	.set HCSR04_Trigger_2__PC2, CYREG_GPIO_PRT0_PC2
 1994              	.set HCSR04_Trigger_2__PORT, 0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 271


 1995              	.set HCSR04_Trigger_2__PS, CYREG_GPIO_PRT0_PS
 1996              	.set HCSR04_Trigger_2__SHIFT, 5
 1997              	
 1998              	/* HCSR04_Trigger_3 */
 1999              	.set HCSR04_Trigger_3__0__DR, CYREG_GPIO_PRT5_DR
 2000              	.set HCSR04_Trigger_3__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 2001              	.set HCSR04_Trigger_3__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 2002              	.set HCSR04_Trigger_3__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 2003              	.set HCSR04_Trigger_3__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 2004              	.set HCSR04_Trigger_3__0__HSIOM_MASK, 0x00F00000
 2005              	.set HCSR04_Trigger_3__0__HSIOM_SHIFT, 20
 2006              	.set HCSR04_Trigger_3__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 2007              	.set HCSR04_Trigger_3__0__INTR, CYREG_GPIO_PRT5_INTR
 2008              	.set HCSR04_Trigger_3__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 2009              	.set HCSR04_Trigger_3__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 2010              	.set HCSR04_Trigger_3__0__MASK, 0x20
 2011              	.set HCSR04_Trigger_3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 2012              	.set HCSR04_Trigger_3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 2013              	.set HCSR04_Trigger_3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 2014              	.set HCSR04_Trigger_3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 2015              	.set HCSR04_Trigger_3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 2016              	.set HCSR04_Trigger_3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 2017              	.set HCSR04_Trigger_3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 2018              	.set HCSR04_Trigger_3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 2019              	.set HCSR04_Trigger_3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 2020              	.set HCSR04_Trigger_3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 2021              	.set HCSR04_Trigger_3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 2022              	.set HCSR04_Trigger_3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 2023              	.set HCSR04_Trigger_3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 2024              	.set HCSR04_Trigger_3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 2025              	.set HCSR04_Trigger_3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 2026              	.set HCSR04_Trigger_3__0__PC, CYREG_GPIO_PRT5_PC
 2027              	.set HCSR04_Trigger_3__0__PC2, CYREG_GPIO_PRT5_PC2
 2028              	.set HCSR04_Trigger_3__0__PORT, 5
 2029              	.set HCSR04_Trigger_3__0__PS, CYREG_GPIO_PRT5_PS
 2030              	.set HCSR04_Trigger_3__0__SHIFT, 5
 2031              	.set HCSR04_Trigger_3__DR, CYREG_GPIO_PRT5_DR
 2032              	.set HCSR04_Trigger_3__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 2033              	.set HCSR04_Trigger_3__DR_INV, CYREG_GPIO_PRT5_DR_INV
 2034              	.set HCSR04_Trigger_3__DR_SET, CYREG_GPIO_PRT5_DR_SET
 2035              	.set HCSR04_Trigger_3__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 2036              	.set HCSR04_Trigger_3__INTR, CYREG_GPIO_PRT5_INTR
 2037              	.set HCSR04_Trigger_3__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 2038              	.set HCSR04_Trigger_3__INTSTAT, CYREG_GPIO_PRT5_INTR
 2039              	.set HCSR04_Trigger_3__MASK, 0x20
 2040              	.set HCSR04_Trigger_3__PA__CFG0, CYREG_UDB_PA0_CFG0
 2041              	.set HCSR04_Trigger_3__PA__CFG1, CYREG_UDB_PA0_CFG1
 2042              	.set HCSR04_Trigger_3__PA__CFG10, CYREG_UDB_PA0_CFG10
 2043              	.set HCSR04_Trigger_3__PA__CFG11, CYREG_UDB_PA0_CFG11
 2044              	.set HCSR04_Trigger_3__PA__CFG12, CYREG_UDB_PA0_CFG12
 2045              	.set HCSR04_Trigger_3__PA__CFG13, CYREG_UDB_PA0_CFG13
 2046              	.set HCSR04_Trigger_3__PA__CFG14, CYREG_UDB_PA0_CFG14
 2047              	.set HCSR04_Trigger_3__PA__CFG2, CYREG_UDB_PA0_CFG2
 2048              	.set HCSR04_Trigger_3__PA__CFG3, CYREG_UDB_PA0_CFG3
 2049              	.set HCSR04_Trigger_3__PA__CFG4, CYREG_UDB_PA0_CFG4
 2050              	.set HCSR04_Trigger_3__PA__CFG5, CYREG_UDB_PA0_CFG5
 2051              	.set HCSR04_Trigger_3__PA__CFG6, CYREG_UDB_PA0_CFG6
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 272


 2052              	.set HCSR04_Trigger_3__PA__CFG7, CYREG_UDB_PA0_CFG7
 2053              	.set HCSR04_Trigger_3__PA__CFG8, CYREG_UDB_PA0_CFG8
 2054              	.set HCSR04_Trigger_3__PA__CFG9, CYREG_UDB_PA0_CFG9
 2055              	.set HCSR04_Trigger_3__PC, CYREG_GPIO_PRT5_PC
 2056              	.set HCSR04_Trigger_3__PC2, CYREG_GPIO_PRT5_PC2
 2057              	.set HCSR04_Trigger_3__PORT, 5
 2058              	.set HCSR04_Trigger_3__PS, CYREG_GPIO_PRT5_PS
 2059              	.set HCSR04_Trigger_3__SHIFT, 5
 2060              	
 2061              	/* HCSR04_Trigger_4 */
 2062              	.set HCSR04_Trigger_4__0__DR, CYREG_GPIO_PRT5_DR
 2063              	.set HCSR04_Trigger_4__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 2064              	.set HCSR04_Trigger_4__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 2065              	.set HCSR04_Trigger_4__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 2066              	.set HCSR04_Trigger_4__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 2067              	.set HCSR04_Trigger_4__0__HSIOM_MASK, 0x0F000000
 2068              	.set HCSR04_Trigger_4__0__HSIOM_SHIFT, 24
 2069              	.set HCSR04_Trigger_4__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 2070              	.set HCSR04_Trigger_4__0__INTR, CYREG_GPIO_PRT5_INTR
 2071              	.set HCSR04_Trigger_4__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 2072              	.set HCSR04_Trigger_4__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 2073              	.set HCSR04_Trigger_4__0__MASK, 0x40
 2074              	.set HCSR04_Trigger_4__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 2075              	.set HCSR04_Trigger_4__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 2076              	.set HCSR04_Trigger_4__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 2077              	.set HCSR04_Trigger_4__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 2078              	.set HCSR04_Trigger_4__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 2079              	.set HCSR04_Trigger_4__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 2080              	.set HCSR04_Trigger_4__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 2081              	.set HCSR04_Trigger_4__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 2082              	.set HCSR04_Trigger_4__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 2083              	.set HCSR04_Trigger_4__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 2084              	.set HCSR04_Trigger_4__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 2085              	.set HCSR04_Trigger_4__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 2086              	.set HCSR04_Trigger_4__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 2087              	.set HCSR04_Trigger_4__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 2088              	.set HCSR04_Trigger_4__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 2089              	.set HCSR04_Trigger_4__0__PC, CYREG_GPIO_PRT5_PC
 2090              	.set HCSR04_Trigger_4__0__PC2, CYREG_GPIO_PRT5_PC2
 2091              	.set HCSR04_Trigger_4__0__PORT, 5
 2092              	.set HCSR04_Trigger_4__0__PS, CYREG_GPIO_PRT5_PS
 2093              	.set HCSR04_Trigger_4__0__SHIFT, 6
 2094              	.set HCSR04_Trigger_4__DR, CYREG_GPIO_PRT5_DR
 2095              	.set HCSR04_Trigger_4__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 2096              	.set HCSR04_Trigger_4__DR_INV, CYREG_GPIO_PRT5_DR_INV
 2097              	.set HCSR04_Trigger_4__DR_SET, CYREG_GPIO_PRT5_DR_SET
 2098              	.set HCSR04_Trigger_4__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 2099              	.set HCSR04_Trigger_4__INTR, CYREG_GPIO_PRT5_INTR
 2100              	.set HCSR04_Trigger_4__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 2101              	.set HCSR04_Trigger_4__INTSTAT, CYREG_GPIO_PRT5_INTR
 2102              	.set HCSR04_Trigger_4__MASK, 0x40
 2103              	.set HCSR04_Trigger_4__PA__CFG0, CYREG_UDB_PA0_CFG0
 2104              	.set HCSR04_Trigger_4__PA__CFG1, CYREG_UDB_PA0_CFG1
 2105              	.set HCSR04_Trigger_4__PA__CFG10, CYREG_UDB_PA0_CFG10
 2106              	.set HCSR04_Trigger_4__PA__CFG11, CYREG_UDB_PA0_CFG11
 2107              	.set HCSR04_Trigger_4__PA__CFG12, CYREG_UDB_PA0_CFG12
 2108              	.set HCSR04_Trigger_4__PA__CFG13, CYREG_UDB_PA0_CFG13
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 273


 2109              	.set HCSR04_Trigger_4__PA__CFG14, CYREG_UDB_PA0_CFG14
 2110              	.set HCSR04_Trigger_4__PA__CFG2, CYREG_UDB_PA0_CFG2
 2111              	.set HCSR04_Trigger_4__PA__CFG3, CYREG_UDB_PA0_CFG3
 2112              	.set HCSR04_Trigger_4__PA__CFG4, CYREG_UDB_PA0_CFG4
 2113              	.set HCSR04_Trigger_4__PA__CFG5, CYREG_UDB_PA0_CFG5
 2114              	.set HCSR04_Trigger_4__PA__CFG6, CYREG_UDB_PA0_CFG6
 2115              	.set HCSR04_Trigger_4__PA__CFG7, CYREG_UDB_PA0_CFG7
 2116              	.set HCSR04_Trigger_4__PA__CFG8, CYREG_UDB_PA0_CFG8
 2117              	.set HCSR04_Trigger_4__PA__CFG9, CYREG_UDB_PA0_CFG9
 2118              	.set HCSR04_Trigger_4__PC, CYREG_GPIO_PRT5_PC
 2119              	.set HCSR04_Trigger_4__PC2, CYREG_GPIO_PRT5_PC2
 2120              	.set HCSR04_Trigger_4__PORT, 5
 2121              	.set HCSR04_Trigger_4__PS, CYREG_GPIO_PRT5_PS
 2122              	.set HCSR04_Trigger_4__SHIFT, 6
 2123              	
 2124              	/* HCSR04_Trigger_5 */
 2125              	.set HCSR04_Trigger_5__0__DR, CYREG_GPIO_PRT5_DR
 2126              	.set HCSR04_Trigger_5__0__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 2127              	.set HCSR04_Trigger_5__0__DR_INV, CYREG_GPIO_PRT5_DR_INV
 2128              	.set HCSR04_Trigger_5__0__DR_SET, CYREG_GPIO_PRT5_DR_SET
 2129              	.set HCSR04_Trigger_5__0__HSIOM, CYREG_HSIOM_PORT_SEL5
 2130              	.set HCSR04_Trigger_5__0__HSIOM_MASK, 0xF0000000
 2131              	.set HCSR04_Trigger_5__0__HSIOM_SHIFT, 28
 2132              	.set HCSR04_Trigger_5__0__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 2133              	.set HCSR04_Trigger_5__0__INTR, CYREG_GPIO_PRT5_INTR
 2134              	.set HCSR04_Trigger_5__0__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 2135              	.set HCSR04_Trigger_5__0__INTSTAT, CYREG_GPIO_PRT5_INTR
 2136              	.set HCSR04_Trigger_5__0__MASK, 0x80
 2137              	.set HCSR04_Trigger_5__0__PA__CFG0, CYREG_UDB_PA0_CFG0
 2138              	.set HCSR04_Trigger_5__0__PA__CFG1, CYREG_UDB_PA0_CFG1
 2139              	.set HCSR04_Trigger_5__0__PA__CFG10, CYREG_UDB_PA0_CFG10
 2140              	.set HCSR04_Trigger_5__0__PA__CFG11, CYREG_UDB_PA0_CFG11
 2141              	.set HCSR04_Trigger_5__0__PA__CFG12, CYREG_UDB_PA0_CFG12
 2142              	.set HCSR04_Trigger_5__0__PA__CFG13, CYREG_UDB_PA0_CFG13
 2143              	.set HCSR04_Trigger_5__0__PA__CFG14, CYREG_UDB_PA0_CFG14
 2144              	.set HCSR04_Trigger_5__0__PA__CFG2, CYREG_UDB_PA0_CFG2
 2145              	.set HCSR04_Trigger_5__0__PA__CFG3, CYREG_UDB_PA0_CFG3
 2146              	.set HCSR04_Trigger_5__0__PA__CFG4, CYREG_UDB_PA0_CFG4
 2147              	.set HCSR04_Trigger_5__0__PA__CFG5, CYREG_UDB_PA0_CFG5
 2148              	.set HCSR04_Trigger_5__0__PA__CFG6, CYREG_UDB_PA0_CFG6
 2149              	.set HCSR04_Trigger_5__0__PA__CFG7, CYREG_UDB_PA0_CFG7
 2150              	.set HCSR04_Trigger_5__0__PA__CFG8, CYREG_UDB_PA0_CFG8
 2151              	.set HCSR04_Trigger_5__0__PA__CFG9, CYREG_UDB_PA0_CFG9
 2152              	.set HCSR04_Trigger_5__0__PC, CYREG_GPIO_PRT5_PC
 2153              	.set HCSR04_Trigger_5__0__PC2, CYREG_GPIO_PRT5_PC2
 2154              	.set HCSR04_Trigger_5__0__PORT, 5
 2155              	.set HCSR04_Trigger_5__0__PS, CYREG_GPIO_PRT5_PS
 2156              	.set HCSR04_Trigger_5__0__SHIFT, 7
 2157              	.set HCSR04_Trigger_5__DR, CYREG_GPIO_PRT5_DR
 2158              	.set HCSR04_Trigger_5__DR_CLR, CYREG_GPIO_PRT5_DR_CLR
 2159              	.set HCSR04_Trigger_5__DR_INV, CYREG_GPIO_PRT5_DR_INV
 2160              	.set HCSR04_Trigger_5__DR_SET, CYREG_GPIO_PRT5_DR_SET
 2161              	.set HCSR04_Trigger_5__INTCFG, CYREG_GPIO_PRT5_INTR_CFG
 2162              	.set HCSR04_Trigger_5__INTR, CYREG_GPIO_PRT5_INTR
 2163              	.set HCSR04_Trigger_5__INTR_CFG, CYREG_GPIO_PRT5_INTR_CFG
 2164              	.set HCSR04_Trigger_5__INTSTAT, CYREG_GPIO_PRT5_INTR
 2165              	.set HCSR04_Trigger_5__MASK, 0x80
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 274


 2166              	.set HCSR04_Trigger_5__PA__CFG0, CYREG_UDB_PA0_CFG0
 2167              	.set HCSR04_Trigger_5__PA__CFG1, CYREG_UDB_PA0_CFG1
 2168              	.set HCSR04_Trigger_5__PA__CFG10, CYREG_UDB_PA0_CFG10
 2169              	.set HCSR04_Trigger_5__PA__CFG11, CYREG_UDB_PA0_CFG11
 2170              	.set HCSR04_Trigger_5__PA__CFG12, CYREG_UDB_PA0_CFG12
 2171              	.set HCSR04_Trigger_5__PA__CFG13, CYREG_UDB_PA0_CFG13
 2172              	.set HCSR04_Trigger_5__PA__CFG14, CYREG_UDB_PA0_CFG14
 2173              	.set HCSR04_Trigger_5__PA__CFG2, CYREG_UDB_PA0_CFG2
 2174              	.set HCSR04_Trigger_5__PA__CFG3, CYREG_UDB_PA0_CFG3
 2175              	.set HCSR04_Trigger_5__PA__CFG4, CYREG_UDB_PA0_CFG4
 2176              	.set HCSR04_Trigger_5__PA__CFG5, CYREG_UDB_PA0_CFG5
 2177              	.set HCSR04_Trigger_5__PA__CFG6, CYREG_UDB_PA0_CFG6
 2178              	.set HCSR04_Trigger_5__PA__CFG7, CYREG_UDB_PA0_CFG7
 2179              	.set HCSR04_Trigger_5__PA__CFG8, CYREG_UDB_PA0_CFG8
 2180              	.set HCSR04_Trigger_5__PA__CFG9, CYREG_UDB_PA0_CFG9
 2181              	.set HCSR04_Trigger_5__PC, CYREG_GPIO_PRT5_PC
 2182              	.set HCSR04_Trigger_5__PC2, CYREG_GPIO_PRT5_PC2
 2183              	.set HCSR04_Trigger_5__PORT, 5
 2184              	.set HCSR04_Trigger_5__PS, CYREG_GPIO_PRT5_PS
 2185              	.set HCSR04_Trigger_5__SHIFT, 7
 2186              	
 2187              	/* HCSR04_Trigger_6 */
 2188              	.set HCSR04_Trigger_6__0__DR, CYREG_GPIO_PRT6_DR
 2189              	.set HCSR04_Trigger_6__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2190              	.set HCSR04_Trigger_6__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2191              	.set HCSR04_Trigger_6__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2192              	.set HCSR04_Trigger_6__0__HSIOM, CYREG_HSIOM_PORT_SEL6
 2193              	.set HCSR04_Trigger_6__0__HSIOM_MASK, 0x0000000F
 2194              	.set HCSR04_Trigger_6__0__HSIOM_SHIFT, 0
 2195              	.set HCSR04_Trigger_6__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2196              	.set HCSR04_Trigger_6__0__INTR, CYREG_GPIO_PRT6_INTR
 2197              	.set HCSR04_Trigger_6__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2198              	.set HCSR04_Trigger_6__0__INTSTAT, CYREG_GPIO_PRT6_INTR
 2199              	.set HCSR04_Trigger_6__0__MASK, 0x01
 2200              	.set HCSR04_Trigger_6__0__PC, CYREG_GPIO_PRT6_PC
 2201              	.set HCSR04_Trigger_6__0__PC2, CYREG_GPIO_PRT6_PC2
 2202              	.set HCSR04_Trigger_6__0__PORT, 6
 2203              	.set HCSR04_Trigger_6__0__PS, CYREG_GPIO_PRT6_PS
 2204              	.set HCSR04_Trigger_6__0__SHIFT, 0
 2205              	.set HCSR04_Trigger_6__DR, CYREG_GPIO_PRT6_DR
 2206              	.set HCSR04_Trigger_6__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2207              	.set HCSR04_Trigger_6__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2208              	.set HCSR04_Trigger_6__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2209              	.set HCSR04_Trigger_6__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2210              	.set HCSR04_Trigger_6__INTR, CYREG_GPIO_PRT6_INTR
 2211              	.set HCSR04_Trigger_6__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2212              	.set HCSR04_Trigger_6__INTSTAT, CYREG_GPIO_PRT6_INTR
 2213              	.set HCSR04_Trigger_6__MASK, 0x01
 2214              	.set HCSR04_Trigger_6__PC, CYREG_GPIO_PRT6_PC
 2215              	.set HCSR04_Trigger_6__PC2, CYREG_GPIO_PRT6_PC2
 2216              	.set HCSR04_Trigger_6__PORT, 6
 2217              	.set HCSR04_Trigger_6__PS, CYREG_GPIO_PRT6_PS
 2218              	.set HCSR04_Trigger_6__SHIFT, 0
 2219              	
 2220              	/* HCSR04_Trigger_7 */
 2221              	.set HCSR04_Trigger_7__0__DR, CYREG_GPIO_PRT6_DR
 2222              	.set HCSR04_Trigger_7__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 275


 2223              	.set HCSR04_Trigger_7__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2224              	.set HCSR04_Trigger_7__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2225              	.set HCSR04_Trigger_7__0__HSIOM, CYREG_HSIOM_PORT_SEL6
 2226              	.set HCSR04_Trigger_7__0__HSIOM_MASK, 0x000000F0
 2227              	.set HCSR04_Trigger_7__0__HSIOM_SHIFT, 4
 2228              	.set HCSR04_Trigger_7__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2229              	.set HCSR04_Trigger_7__0__INTR, CYREG_GPIO_PRT6_INTR
 2230              	.set HCSR04_Trigger_7__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2231              	.set HCSR04_Trigger_7__0__INTSTAT, CYREG_GPIO_PRT6_INTR
 2232              	.set HCSR04_Trigger_7__0__MASK, 0x02
 2233              	.set HCSR04_Trigger_7__0__PC, CYREG_GPIO_PRT6_PC
 2234              	.set HCSR04_Trigger_7__0__PC2, CYREG_GPIO_PRT6_PC2
 2235              	.set HCSR04_Trigger_7__0__PORT, 6
 2236              	.set HCSR04_Trigger_7__0__PS, CYREG_GPIO_PRT6_PS
 2237              	.set HCSR04_Trigger_7__0__SHIFT, 1
 2238              	.set HCSR04_Trigger_7__DR, CYREG_GPIO_PRT6_DR
 2239              	.set HCSR04_Trigger_7__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2240              	.set HCSR04_Trigger_7__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2241              	.set HCSR04_Trigger_7__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2242              	.set HCSR04_Trigger_7__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2243              	.set HCSR04_Trigger_7__INTR, CYREG_GPIO_PRT6_INTR
 2244              	.set HCSR04_Trigger_7__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2245              	.set HCSR04_Trigger_7__INTSTAT, CYREG_GPIO_PRT6_INTR
 2246              	.set HCSR04_Trigger_7__MASK, 0x02
 2247              	.set HCSR04_Trigger_7__PC, CYREG_GPIO_PRT6_PC
 2248              	.set HCSR04_Trigger_7__PC2, CYREG_GPIO_PRT6_PC2
 2249              	.set HCSR04_Trigger_7__PORT, 6
 2250              	.set HCSR04_Trigger_7__PS, CYREG_GPIO_PRT6_PS
 2251              	.set HCSR04_Trigger_7__SHIFT, 1
 2252              	
 2253              	/* HCSR04_Trigger_8 */
 2254              	.set HCSR04_Trigger_8__0__DR, CYREG_GPIO_PRT6_DR
 2255              	.set HCSR04_Trigger_8__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2256              	.set HCSR04_Trigger_8__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2257              	.set HCSR04_Trigger_8__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2258              	.set HCSR04_Trigger_8__0__HSIOM, CYREG_HSIOM_PORT_SEL6
 2259              	.set HCSR04_Trigger_8__0__HSIOM_MASK, 0x00000F00
 2260              	.set HCSR04_Trigger_8__0__HSIOM_SHIFT, 8
 2261              	.set HCSR04_Trigger_8__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2262              	.set HCSR04_Trigger_8__0__INTR, CYREG_GPIO_PRT6_INTR
 2263              	.set HCSR04_Trigger_8__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2264              	.set HCSR04_Trigger_8__0__INTSTAT, CYREG_GPIO_PRT6_INTR
 2265              	.set HCSR04_Trigger_8__0__MASK, 0x04
 2266              	.set HCSR04_Trigger_8__0__PC, CYREG_GPIO_PRT6_PC
 2267              	.set HCSR04_Trigger_8__0__PC2, CYREG_GPIO_PRT6_PC2
 2268              	.set HCSR04_Trigger_8__0__PORT, 6
 2269              	.set HCSR04_Trigger_8__0__PS, CYREG_GPIO_PRT6_PS
 2270              	.set HCSR04_Trigger_8__0__SHIFT, 2
 2271              	.set HCSR04_Trigger_8__DR, CYREG_GPIO_PRT6_DR
 2272              	.set HCSR04_Trigger_8__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2273              	.set HCSR04_Trigger_8__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2274              	.set HCSR04_Trigger_8__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2275              	.set HCSR04_Trigger_8__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2276              	.set HCSR04_Trigger_8__INTR, CYREG_GPIO_PRT6_INTR
 2277              	.set HCSR04_Trigger_8__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2278              	.set HCSR04_Trigger_8__INTSTAT, CYREG_GPIO_PRT6_INTR
 2279              	.set HCSR04_Trigger_8__MASK, 0x04
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 276


 2280              	.set HCSR04_Trigger_8__PC, CYREG_GPIO_PRT6_PC
 2281              	.set HCSR04_Trigger_8__PC2, CYREG_GPIO_PRT6_PC2
 2282              	.set HCSR04_Trigger_8__PORT, 6
 2283              	.set HCSR04_Trigger_8__PS, CYREG_GPIO_PRT6_PS
 2284              	.set HCSR04_Trigger_8__SHIFT, 2
 2285              	
 2286              	/* HCSR04_Trigger_9 */
 2287              	.set HCSR04_Trigger_9__0__DR, CYREG_GPIO_PRT6_DR
 2288              	.set HCSR04_Trigger_9__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2289              	.set HCSR04_Trigger_9__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2290              	.set HCSR04_Trigger_9__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2291              	.set HCSR04_Trigger_9__0__HSIOM, CYREG_HSIOM_PORT_SEL6
 2292              	.set HCSR04_Trigger_9__0__HSIOM_MASK, 0x0000F000
 2293              	.set HCSR04_Trigger_9__0__HSIOM_SHIFT, 12
 2294              	.set HCSR04_Trigger_9__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2295              	.set HCSR04_Trigger_9__0__INTR, CYREG_GPIO_PRT6_INTR
 2296              	.set HCSR04_Trigger_9__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2297              	.set HCSR04_Trigger_9__0__INTSTAT, CYREG_GPIO_PRT6_INTR
 2298              	.set HCSR04_Trigger_9__0__MASK, 0x08
 2299              	.set HCSR04_Trigger_9__0__PC, CYREG_GPIO_PRT6_PC
 2300              	.set HCSR04_Trigger_9__0__PC2, CYREG_GPIO_PRT6_PC2
 2301              	.set HCSR04_Trigger_9__0__PORT, 6
 2302              	.set HCSR04_Trigger_9__0__PS, CYREG_GPIO_PRT6_PS
 2303              	.set HCSR04_Trigger_9__0__SHIFT, 3
 2304              	.set HCSR04_Trigger_9__DR, CYREG_GPIO_PRT6_DR
 2305              	.set HCSR04_Trigger_9__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2306              	.set HCSR04_Trigger_9__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2307              	.set HCSR04_Trigger_9__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2308              	.set HCSR04_Trigger_9__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2309              	.set HCSR04_Trigger_9__INTR, CYREG_GPIO_PRT6_INTR
 2310              	.set HCSR04_Trigger_9__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2311              	.set HCSR04_Trigger_9__INTSTAT, CYREG_GPIO_PRT6_INTR
 2312              	.set HCSR04_Trigger_9__MASK, 0x08
 2313              	.set HCSR04_Trigger_9__PC, CYREG_GPIO_PRT6_PC
 2314              	.set HCSR04_Trigger_9__PC2, CYREG_GPIO_PRT6_PC2
 2315              	.set HCSR04_Trigger_9__PORT, 6
 2316              	.set HCSR04_Trigger_9__PS, CYREG_GPIO_PRT6_PS
 2317              	.set HCSR04_Trigger_9__SHIFT, 3
 2318              	
 2319              	/* HCSR04_Trigger_10 */
 2320              	.set HCSR04_Trigger_10__0__DR, CYREG_GPIO_PRT6_DR
 2321              	.set HCSR04_Trigger_10__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2322              	.set HCSR04_Trigger_10__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2323              	.set HCSR04_Trigger_10__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2324              	.set HCSR04_Trigger_10__0__HSIOM, CYREG_HSIOM_PORT_SEL6
 2325              	.set HCSR04_Trigger_10__0__HSIOM_MASK, 0x000F0000
 2326              	.set HCSR04_Trigger_10__0__HSIOM_SHIFT, 16
 2327              	.set HCSR04_Trigger_10__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2328              	.set HCSR04_Trigger_10__0__INTR, CYREG_GPIO_PRT6_INTR
 2329              	.set HCSR04_Trigger_10__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2330              	.set HCSR04_Trigger_10__0__INTSTAT, CYREG_GPIO_PRT6_INTR
 2331              	.set HCSR04_Trigger_10__0__MASK, 0x10
 2332              	.set HCSR04_Trigger_10__0__PC, CYREG_GPIO_PRT6_PC
 2333              	.set HCSR04_Trigger_10__0__PC2, CYREG_GPIO_PRT6_PC2
 2334              	.set HCSR04_Trigger_10__0__PORT, 6
 2335              	.set HCSR04_Trigger_10__0__PS, CYREG_GPIO_PRT6_PS
 2336              	.set HCSR04_Trigger_10__0__SHIFT, 4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 277


 2337              	.set HCSR04_Trigger_10__DR, CYREG_GPIO_PRT6_DR
 2338              	.set HCSR04_Trigger_10__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2339              	.set HCSR04_Trigger_10__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2340              	.set HCSR04_Trigger_10__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2341              	.set HCSR04_Trigger_10__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2342              	.set HCSR04_Trigger_10__INTR, CYREG_GPIO_PRT6_INTR
 2343              	.set HCSR04_Trigger_10__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2344              	.set HCSR04_Trigger_10__INTSTAT, CYREG_GPIO_PRT6_INTR
 2345              	.set HCSR04_Trigger_10__MASK, 0x10
 2346              	.set HCSR04_Trigger_10__PC, CYREG_GPIO_PRT6_PC
 2347              	.set HCSR04_Trigger_10__PC2, CYREG_GPIO_PRT6_PC2
 2348              	.set HCSR04_Trigger_10__PORT, 6
 2349              	.set HCSR04_Trigger_10__PS, CYREG_GPIO_PRT6_PS
 2350              	.set HCSR04_Trigger_10__SHIFT, 4
 2351              	
 2352              	/* HCSR04_Trigger_11 */
 2353              	.set HCSR04_Trigger_11__0__DR, CYREG_GPIO_PRT7_DR
 2354              	.set HCSR04_Trigger_11__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2355              	.set HCSR04_Trigger_11__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2356              	.set HCSR04_Trigger_11__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2357              	.set HCSR04_Trigger_11__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 2358              	.set HCSR04_Trigger_11__0__HSIOM_MASK, 0x0000000F
 2359              	.set HCSR04_Trigger_11__0__HSIOM_SHIFT, 0
 2360              	.set HCSR04_Trigger_11__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2361              	.set HCSR04_Trigger_11__0__INTR, CYREG_GPIO_PRT7_INTR
 2362              	.set HCSR04_Trigger_11__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2363              	.set HCSR04_Trigger_11__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 2364              	.set HCSR04_Trigger_11__0__MASK, 0x01
 2365              	.set HCSR04_Trigger_11__0__PC, CYREG_GPIO_PRT7_PC
 2366              	.set HCSR04_Trigger_11__0__PC2, CYREG_GPIO_PRT7_PC2
 2367              	.set HCSR04_Trigger_11__0__PORT, 7
 2368              	.set HCSR04_Trigger_11__0__PS, CYREG_GPIO_PRT7_PS
 2369              	.set HCSR04_Trigger_11__0__SHIFT, 0
 2370              	.set HCSR04_Trigger_11__DR, CYREG_GPIO_PRT7_DR
 2371              	.set HCSR04_Trigger_11__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2372              	.set HCSR04_Trigger_11__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2373              	.set HCSR04_Trigger_11__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2374              	.set HCSR04_Trigger_11__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2375              	.set HCSR04_Trigger_11__INTR, CYREG_GPIO_PRT7_INTR
 2376              	.set HCSR04_Trigger_11__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2377              	.set HCSR04_Trigger_11__INTSTAT, CYREG_GPIO_PRT7_INTR
 2378              	.set HCSR04_Trigger_11__MASK, 0x01
 2379              	.set HCSR04_Trigger_11__PC, CYREG_GPIO_PRT7_PC
 2380              	.set HCSR04_Trigger_11__PC2, CYREG_GPIO_PRT7_PC2
 2381              	.set HCSR04_Trigger_11__PORT, 7
 2382              	.set HCSR04_Trigger_11__PS, CYREG_GPIO_PRT7_PS
 2383              	.set HCSR04_Trigger_11__SHIFT, 0
 2384              	
 2385              	/* HCSR04_Trigger_12 */
 2386              	.set HCSR04_Trigger_12__0__DR, CYREG_GPIO_PRT7_DR
 2387              	.set HCSR04_Trigger_12__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2388              	.set HCSR04_Trigger_12__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2389              	.set HCSR04_Trigger_12__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2390              	.set HCSR04_Trigger_12__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 2391              	.set HCSR04_Trigger_12__0__HSIOM_MASK, 0x00000F00
 2392              	.set HCSR04_Trigger_12__0__HSIOM_SHIFT, 8
 2393              	.set HCSR04_Trigger_12__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 278


 2394              	.set HCSR04_Trigger_12__0__INTR, CYREG_GPIO_PRT7_INTR
 2395              	.set HCSR04_Trigger_12__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2396              	.set HCSR04_Trigger_12__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 2397              	.set HCSR04_Trigger_12__0__MASK, 0x04
 2398              	.set HCSR04_Trigger_12__0__PC, CYREG_GPIO_PRT7_PC
 2399              	.set HCSR04_Trigger_12__0__PC2, CYREG_GPIO_PRT7_PC2
 2400              	.set HCSR04_Trigger_12__0__PORT, 7
 2401              	.set HCSR04_Trigger_12__0__PS, CYREG_GPIO_PRT7_PS
 2402              	.set HCSR04_Trigger_12__0__SHIFT, 2
 2403              	.set HCSR04_Trigger_12__DR, CYREG_GPIO_PRT7_DR
 2404              	.set HCSR04_Trigger_12__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2405              	.set HCSR04_Trigger_12__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2406              	.set HCSR04_Trigger_12__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2407              	.set HCSR04_Trigger_12__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2408              	.set HCSR04_Trigger_12__INTR, CYREG_GPIO_PRT7_INTR
 2409              	.set HCSR04_Trigger_12__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2410              	.set HCSR04_Trigger_12__INTSTAT, CYREG_GPIO_PRT7_INTR
 2411              	.set HCSR04_Trigger_12__MASK, 0x04
 2412              	.set HCSR04_Trigger_12__PC, CYREG_GPIO_PRT7_PC
 2413              	.set HCSR04_Trigger_12__PC2, CYREG_GPIO_PRT7_PC2
 2414              	.set HCSR04_Trigger_12__PORT, 7
 2415              	.set HCSR04_Trigger_12__PS, CYREG_GPIO_PRT7_PS
 2416              	.set HCSR04_Trigger_12__SHIFT, 2
 2417              	
 2418              	/* HCSR04_Trigger_13 */
 2419              	.set HCSR04_Trigger_13__0__DR, CYREG_GPIO_PRT7_DR
 2420              	.set HCSR04_Trigger_13__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2421              	.set HCSR04_Trigger_13__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2422              	.set HCSR04_Trigger_13__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2423              	.set HCSR04_Trigger_13__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 2424              	.set HCSR04_Trigger_13__0__HSIOM_MASK, 0x0000F000
 2425              	.set HCSR04_Trigger_13__0__HSIOM_SHIFT, 12
 2426              	.set HCSR04_Trigger_13__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2427              	.set HCSR04_Trigger_13__0__INTR, CYREG_GPIO_PRT7_INTR
 2428              	.set HCSR04_Trigger_13__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2429              	.set HCSR04_Trigger_13__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 2430              	.set HCSR04_Trigger_13__0__MASK, 0x08
 2431              	.set HCSR04_Trigger_13__0__PC, CYREG_GPIO_PRT7_PC
 2432              	.set HCSR04_Trigger_13__0__PC2, CYREG_GPIO_PRT7_PC2
 2433              	.set HCSR04_Trigger_13__0__PORT, 7
 2434              	.set HCSR04_Trigger_13__0__PS, CYREG_GPIO_PRT7_PS
 2435              	.set HCSR04_Trigger_13__0__SHIFT, 3
 2436              	.set HCSR04_Trigger_13__DR, CYREG_GPIO_PRT7_DR
 2437              	.set HCSR04_Trigger_13__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2438              	.set HCSR04_Trigger_13__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2439              	.set HCSR04_Trigger_13__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2440              	.set HCSR04_Trigger_13__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2441              	.set HCSR04_Trigger_13__INTR, CYREG_GPIO_PRT7_INTR
 2442              	.set HCSR04_Trigger_13__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2443              	.set HCSR04_Trigger_13__INTSTAT, CYREG_GPIO_PRT7_INTR
 2444              	.set HCSR04_Trigger_13__MASK, 0x08
 2445              	.set HCSR04_Trigger_13__PC, CYREG_GPIO_PRT7_PC
 2446              	.set HCSR04_Trigger_13__PC2, CYREG_GPIO_PRT7_PC2
 2447              	.set HCSR04_Trigger_13__PORT, 7
 2448              	.set HCSR04_Trigger_13__PS, CYREG_GPIO_PRT7_PS
 2449              	.set HCSR04_Trigger_13__SHIFT, 3
 2450              	
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 279


 2451              	/* HCSR04_Trigger_14 */
 2452              	.set HCSR04_Trigger_14__0__DR, CYREG_GPIO_PRT7_DR
 2453              	.set HCSR04_Trigger_14__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2454              	.set HCSR04_Trigger_14__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2455              	.set HCSR04_Trigger_14__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2456              	.set HCSR04_Trigger_14__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 2457              	.set HCSR04_Trigger_14__0__HSIOM_MASK, 0x000F0000
 2458              	.set HCSR04_Trigger_14__0__HSIOM_SHIFT, 16
 2459              	.set HCSR04_Trigger_14__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2460              	.set HCSR04_Trigger_14__0__INTR, CYREG_GPIO_PRT7_INTR
 2461              	.set HCSR04_Trigger_14__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2462              	.set HCSR04_Trigger_14__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 2463              	.set HCSR04_Trigger_14__0__MASK, 0x10
 2464              	.set HCSR04_Trigger_14__0__PC, CYREG_GPIO_PRT7_PC
 2465              	.set HCSR04_Trigger_14__0__PC2, CYREG_GPIO_PRT7_PC2
 2466              	.set HCSR04_Trigger_14__0__PORT, 7
 2467              	.set HCSR04_Trigger_14__0__PS, CYREG_GPIO_PRT7_PS
 2468              	.set HCSR04_Trigger_14__0__SHIFT, 4
 2469              	.set HCSR04_Trigger_14__DR, CYREG_GPIO_PRT7_DR
 2470              	.set HCSR04_Trigger_14__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2471              	.set HCSR04_Trigger_14__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2472              	.set HCSR04_Trigger_14__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2473              	.set HCSR04_Trigger_14__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2474              	.set HCSR04_Trigger_14__INTR, CYREG_GPIO_PRT7_INTR
 2475              	.set HCSR04_Trigger_14__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2476              	.set HCSR04_Trigger_14__INTSTAT, CYREG_GPIO_PRT7_INTR
 2477              	.set HCSR04_Trigger_14__MASK, 0x10
 2478              	.set HCSR04_Trigger_14__PC, CYREG_GPIO_PRT7_PC
 2479              	.set HCSR04_Trigger_14__PC2, CYREG_GPIO_PRT7_PC2
 2480              	.set HCSR04_Trigger_14__PORT, 7
 2481              	.set HCSR04_Trigger_14__PS, CYREG_GPIO_PRT7_PS
 2482              	.set HCSR04_Trigger_14__SHIFT, 4
 2483              	
 2484              	/* HCSR04_Trigger_15 */
 2485              	.set HCSR04_Trigger_15__0__DR, CYREG_GPIO_PRT7_DR
 2486              	.set HCSR04_Trigger_15__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2487              	.set HCSR04_Trigger_15__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2488              	.set HCSR04_Trigger_15__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2489              	.set HCSR04_Trigger_15__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 2490              	.set HCSR04_Trigger_15__0__HSIOM_MASK, 0x00F00000
 2491              	.set HCSR04_Trigger_15__0__HSIOM_SHIFT, 20
 2492              	.set HCSR04_Trigger_15__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2493              	.set HCSR04_Trigger_15__0__INTR, CYREG_GPIO_PRT7_INTR
 2494              	.set HCSR04_Trigger_15__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2495              	.set HCSR04_Trigger_15__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 2496              	.set HCSR04_Trigger_15__0__MASK, 0x20
 2497              	.set HCSR04_Trigger_15__0__PC, CYREG_GPIO_PRT7_PC
 2498              	.set HCSR04_Trigger_15__0__PC2, CYREG_GPIO_PRT7_PC2
 2499              	.set HCSR04_Trigger_15__0__PORT, 7
 2500              	.set HCSR04_Trigger_15__0__PS, CYREG_GPIO_PRT7_PS
 2501              	.set HCSR04_Trigger_15__0__SHIFT, 5
 2502              	.set HCSR04_Trigger_15__DR, CYREG_GPIO_PRT7_DR
 2503              	.set HCSR04_Trigger_15__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2504              	.set HCSR04_Trigger_15__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2505              	.set HCSR04_Trigger_15__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2506              	.set HCSR04_Trigger_15__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2507              	.set HCSR04_Trigger_15__INTR, CYREG_GPIO_PRT7_INTR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 280


 2508              	.set HCSR04_Trigger_15__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2509              	.set HCSR04_Trigger_15__INTSTAT, CYREG_GPIO_PRT7_INTR
 2510              	.set HCSR04_Trigger_15__MASK, 0x20
 2511              	.set HCSR04_Trigger_15__PC, CYREG_GPIO_PRT7_PC
 2512              	.set HCSR04_Trigger_15__PC2, CYREG_GPIO_PRT7_PC2
 2513              	.set HCSR04_Trigger_15__PORT, 7
 2514              	.set HCSR04_Trigger_15__PS, CYREG_GPIO_PRT7_PS
 2515              	.set HCSR04_Trigger_15__SHIFT, 5
 2516              	
 2517              	/* Left_Phase_Counter_CounterUDB */
 2518              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A04
 2519              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A14
 2520              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D04
 2521              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D14
 2522              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL4
 2523              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F04
 2524              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F14
 2525              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A04
 2526              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A14
 2527              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D04
 2528              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D14
 2529              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL4
 2530              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F04
 2531              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F14
 2532              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A4
 2533              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_UDB_W8_A04
 2534              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_UDB_W8_A14
 2535              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D4
 2536              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_UDB_W8_D04
 2537              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_UDB_W8_D14
 2538              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL4
 2539              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F4
 2540              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_UDB_W8_F04
 2541              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_UDB_W8_F14
 2542              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
 2543              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK4
 2544              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A05
 2545              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A15
 2546              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D05
 2547              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D15
 2548              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL5
 2549              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F05
 2550              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F15
 2551              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A5
 2552              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_UDB_W8_A05
 2553              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_UDB_W8_A15
 2554              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D5
 2555              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_UDB_W8_D05
 2556              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_UDB_W8_D15
 2557              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL5
 2558              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F5
 2559              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_UDB_W8_F05
 2560              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_UDB_W8_F15
 2561              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A06
 2562              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A16
 2563              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D06
 2564              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D16
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 281


 2565              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL6
 2566              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F06
 2567              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F16
 2568              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A6
 2569              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_UDB_W8_A06
 2570              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_UDB_W8_A16
 2571              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D6
 2572              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_UDB_W8_D06
 2573              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_UDB_W8_D16
 2574              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL6
 2575              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F6
 2576              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_UDB_W8_F06
 2577              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_UDB_W8_F16
 2578              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A7
 2579              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_UDB_W8_A07
 2580              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_UDB_W8_A17
 2581              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D7
 2582              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_UDB_W8_D07
 2583              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_UDB_W8_D17
 2584              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
 2585              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F7
 2586              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_UDB_W8_F07
 2587              	.set Left_Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_UDB_W8_F17
 2588              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
 2589              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
 2590              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
 2591              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
 2592              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
 2593              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
 2594              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
 2595              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
 2596              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
 2597              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
 2598              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
 2599              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
 2600              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
 2601              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK7
 2602              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL7
 2603              	.set Left_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST7
 2604              	
 2605              	/* HCSR04_Timeout_Intr */
 2606              	.set HCSR04_Timeout_Intr__INTC_CLR_EN_REG, CYREG_CM0_ICER
 2607              	.set HCSR04_Timeout_Intr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 2608              	.set HCSR04_Timeout_Intr__INTC_MASK, 0x100000
 2609              	.set HCSR04_Timeout_Intr__INTC_NUMBER, 20
 2610              	.set HCSR04_Timeout_Intr__INTC_PRIOR_MASK, 0xC0
 2611              	.set HCSR04_Timeout_Intr__INTC_PRIOR_NUM, 3
 2612              	.set HCSR04_Timeout_Intr__INTC_PRIOR_REG, CYREG_CM0_IPR5
 2613              	.set HCSR04_Timeout_Intr__INTC_SET_EN_REG, CYREG_CM0_ISER
 2614              	.set HCSR04_Timeout_Intr__INTC_SET_PD_REG, CYREG_CM0_ISPR
 2615              	
 2616              	/* Right_Phase_Counter_CounterUDB */
 2617              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A00
 2618              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A10
 2619              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D00
 2620              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D10
 2621              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 282


 2622              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F00
 2623              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F10
 2624              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A0_REG, CYREG_UDB_W32_A00
 2625              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_A1_REG, CYREG_UDB_W32_A10
 2626              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D0_REG, CYREG_UDB_W32_D00
 2627              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_D1_REG, CYREG_UDB_W32_D10
 2628              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
 2629              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F0_REG, CYREG_UDB_W32_F00
 2630              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__32BIT_F1_REG, CYREG_UDB_W32_F10
 2631              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A0
 2632              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A0_REG, CYREG_UDB_W8_A00
 2633              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__A1_REG, CYREG_UDB_W8_A10
 2634              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D0
 2635              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D0_REG, CYREG_UDB_W8_D00
 2636              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__D1_REG, CYREG_UDB_W8_D10
 2637              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
 2638              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F0
 2639              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F0_REG, CYREG_UDB_W8_F00
 2640              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u0__F1_REG, CYREG_UDB_W8_F10
 2641              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A0_REG, CYREG_UDB_W16_A01
 2642              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_A1_REG, CYREG_UDB_W16_A11
 2643              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D0_REG, CYREG_UDB_W16_D01
 2644              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_D1_REG, CYREG_UDB_W16_D11
 2645              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL1
 2646              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F0_REG, CYREG_UDB_W16_F01
 2647              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__16BIT_F1_REG, CYREG_UDB_W16_F11
 2648              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A0_REG, CYREG_UDB_W32_A01
 2649              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_A1_REG, CYREG_UDB_W32_A11
 2650              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D0_REG, CYREG_UDB_W32_D01
 2651              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_D1_REG, CYREG_UDB_W32_D11
 2652              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL1
 2653              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F0_REG, CYREG_UDB_W32_F01
 2654              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__32BIT_F1_REG, CYREG_UDB_W32_F11
 2655              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_A1_REG, CYREG_UDB_CAT16_A1
 2656              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A0_REG, CYREG_UDB_W8_A01
 2657              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__A1_REG, CYREG_UDB_W8_A11
 2658              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_D1_REG, CYREG_UDB_CAT16_D1
 2659              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D0_REG, CYREG_UDB_W8_D01
 2660              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__D1_REG, CYREG_UDB_W8_D11
 2661              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL1
 2662              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_F1_REG, CYREG_UDB_CAT16_F1
 2663              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F0_REG, CYREG_UDB_W8_F01
 2664              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u1__F1_REG, CYREG_UDB_W8_F11
 2665              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A0_REG, CYREG_UDB_W16_A02
 2666              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_A1_REG, CYREG_UDB_W16_A12
 2667              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D0_REG, CYREG_UDB_W16_D02
 2668              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_D1_REG, CYREG_UDB_W16_D12
 2669              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL2
 2670              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F0_REG, CYREG_UDB_W16_F02
 2671              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__16BIT_F1_REG, CYREG_UDB_W16_F12
 2672              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A0_REG, CYREG_UDB_W32_A02
 2673              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_A1_REG, CYREG_UDB_W32_A12
 2674              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D0_REG, CYREG_UDB_W32_D02
 2675              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_D1_REG, CYREG_UDB_W32_D12
 2676              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL2
 2677              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F0_REG, CYREG_UDB_W32_F02
 2678              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__32BIT_F1_REG, CYREG_UDB_W32_F12
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 283


 2679              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_A1_REG, CYREG_UDB_CAT16_A2
 2680              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A0_REG, CYREG_UDB_W8_A02
 2681              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__A1_REG, CYREG_UDB_W8_A12
 2682              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_D1_REG, CYREG_UDB_CAT16_D2
 2683              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D0_REG, CYREG_UDB_W8_D02
 2684              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__D1_REG, CYREG_UDB_W8_D12
 2685              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL2
 2686              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_F1_REG, CYREG_UDB_CAT16_F2
 2687              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F0_REG, CYREG_UDB_W8_F02
 2688              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u2__F1_REG, CYREG_UDB_W8_F12
 2689              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A0_REG, CYREG_UDB_W16_A03
 2690              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_A1_REG, CYREG_UDB_W16_A13
 2691              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D0_REG, CYREG_UDB_W16_D03
 2692              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_D1_REG, CYREG_UDB_W16_D13
 2693              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
 2694              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F0_REG, CYREG_UDB_W16_F03
 2695              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__16BIT_F1_REG, CYREG_UDB_W16_F13
 2696              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A0_REG, CYREG_UDB_W32_A03
 2697              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_A1_REG, CYREG_UDB_W32_A13
 2698              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D0_REG, CYREG_UDB_W32_D03
 2699              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_D1_REG, CYREG_UDB_W32_D13
 2700              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_DP_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
 2701              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F0_REG, CYREG_UDB_W32_F03
 2702              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__32BIT_F1_REG, CYREG_UDB_W32_F13
 2703              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_A1_REG, CYREG_UDB_CAT16_A3
 2704              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A0_REG, CYREG_UDB_W8_A03
 2705              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__A1_REG, CYREG_UDB_W8_A13
 2706              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_D1_REG, CYREG_UDB_CAT16_D3
 2707              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D0_REG, CYREG_UDB_W8_D03
 2708              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__D1_REG, CYREG_UDB_W8_D13
 2709              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
 2710              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_F1_REG, CYREG_UDB_CAT16_F3
 2711              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F0_REG, CYREG_UDB_W8_F03
 2712              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__F1_REG, CYREG_UDB_W8_F13
 2713              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK
 2714              	.set Right_Phase_Counter_CounterUDB_sC32_counterdp_u3__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK
 2715              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__MASK, 0x01
 2716              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__0__POS, 0
 2717              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__MASK, 0x02
 2718              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__1__POS, 1
 2719              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL0
 2720              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST0
 2721              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__MASK, 0x04
 2722              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__2__POS, 2
 2723              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__MASK, 0x08
 2724              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__3__POS, 3
 2725              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_MASK_REG, CYREG_UDB_W32_MSK0
 2726              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W32_ACTL0
 2727              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__32BIT_STATUS_REG, CYREG_UDB_W32_ST0
 2728              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__MASK, 0x20
 2729              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__5__POS, 5
 2730              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__MASK, 0x40
 2731              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__6__POS, 6
 2732              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK, 0x6F
 2733              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__MASK_REG, CYREG_UDB_W8_MSK0
 2734              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL0
 2735              	.set Right_Phase_Counter_CounterUDB_sSTSReg_stsreg__STATUS_REG, CYREG_UDB_W8_ST0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 284


 2736              	
 2737              	/* Infrared_Mux_Control */
 2738              	.set Infrared_Mux_Control_Sync_ctrl_reg__0__MASK, 0x01
 2739              	.set Infrared_Mux_Control_Sync_ctrl_reg__0__POS, 0
 2740              	.set Infrared_Mux_Control_Sync_ctrl_reg__1__MASK, 0x02
 2741              	.set Infrared_Mux_Control_Sync_ctrl_reg__1__POS, 1
 2742              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL3
 2743              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL3
 2744              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL3
 2745              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL3
 2746              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL3
 2747              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK3
 2748              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK3
 2749              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK3
 2750              	.set Infrared_Mux_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK3
 2751              	.set Infrared_Mux_Control_Sync_ctrl_reg__2__MASK, 0x04
 2752              	.set Infrared_Mux_Control_Sync_ctrl_reg__2__POS, 2
 2753              	.set Infrared_Mux_Control_Sync_ctrl_reg__3__MASK, 0x08
 2754              	.set Infrared_Mux_Control_Sync_ctrl_reg__3__POS, 3
 2755              	.set Infrared_Mux_Control_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL3
 2756              	.set Infrared_Mux_Control_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL3
 2757              	.set Infrared_Mux_Control_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL3
 2758              	.set Infrared_Mux_Control_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK3
 2759              	.set Infrared_Mux_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL3
 2760              	.set Infrared_Mux_Control_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL3
 2761              	.set Infrared_Mux_Control_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST3
 2762              	.set Infrared_Mux_Control_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL3
 2763              	.set Infrared_Mux_Control_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST3
 2764              	.set Infrared_Mux_Control_Sync_ctrl_reg__MASK, 0x0F
 2765              	.set Infrared_Mux_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
 2766              	.set Infrared_Mux_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK3
 2767              	.set Infrared_Mux_Control_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK3
 2768              	
 2769              	/* Left_HB25_Enable_Pin */
 2770              	.set Left_HB25_Enable_Pin__0__DR, CYREG_GPIO_PRT6_DR
 2771              	.set Left_HB25_Enable_Pin__0__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2772              	.set Left_HB25_Enable_Pin__0__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2773              	.set Left_HB25_Enable_Pin__0__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2774              	.set Left_HB25_Enable_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL6
 2775              	.set Left_HB25_Enable_Pin__0__HSIOM_MASK, 0x00F00000
 2776              	.set Left_HB25_Enable_Pin__0__HSIOM_SHIFT, 20
 2777              	.set Left_HB25_Enable_Pin__0__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2778              	.set Left_HB25_Enable_Pin__0__INTR, CYREG_GPIO_PRT6_INTR
 2779              	.set Left_HB25_Enable_Pin__0__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2780              	.set Left_HB25_Enable_Pin__0__INTSTAT, CYREG_GPIO_PRT6_INTR
 2781              	.set Left_HB25_Enable_Pin__0__MASK, 0x20
 2782              	.set Left_HB25_Enable_Pin__0__PC, CYREG_GPIO_PRT6_PC
 2783              	.set Left_HB25_Enable_Pin__0__PC2, CYREG_GPIO_PRT6_PC2
 2784              	.set Left_HB25_Enable_Pin__0__PORT, 6
 2785              	.set Left_HB25_Enable_Pin__0__PS, CYREG_GPIO_PRT6_PS
 2786              	.set Left_HB25_Enable_Pin__0__SHIFT, 5
 2787              	.set Left_HB25_Enable_Pin__DR, CYREG_GPIO_PRT6_DR
 2788              	.set Left_HB25_Enable_Pin__DR_CLR, CYREG_GPIO_PRT6_DR_CLR
 2789              	.set Left_HB25_Enable_Pin__DR_INV, CYREG_GPIO_PRT6_DR_INV
 2790              	.set Left_HB25_Enable_Pin__DR_SET, CYREG_GPIO_PRT6_DR_SET
 2791              	.set Left_HB25_Enable_Pin__INTCFG, CYREG_GPIO_PRT6_INTR_CFG
 2792              	.set Left_HB25_Enable_Pin__INTR, CYREG_GPIO_PRT6_INTR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 285


 2793              	.set Left_HB25_Enable_Pin__INTR_CFG, CYREG_GPIO_PRT6_INTR_CFG
 2794              	.set Left_HB25_Enable_Pin__INTSTAT, CYREG_GPIO_PRT6_INTR
 2795              	.set Left_HB25_Enable_Pin__MASK, 0x20
 2796              	.set Left_HB25_Enable_Pin__PC, CYREG_GPIO_PRT6_PC
 2797              	.set Left_HB25_Enable_Pin__PC2, CYREG_GPIO_PRT6_PC2
 2798              	.set Left_HB25_Enable_Pin__PORT, 6
 2799              	.set Left_HB25_Enable_Pin__PS, CYREG_GPIO_PRT6_PS
 2800              	.set Left_HB25_Enable_Pin__SHIFT, 5
 2801              	
 2802              	/* Right_HB25_Enable_Pin */
 2803              	.set Right_HB25_Enable_Pin__0__DR, CYREG_GPIO_PRT7_DR
 2804              	.set Right_HB25_Enable_Pin__0__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2805              	.set Right_HB25_Enable_Pin__0__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2806              	.set Right_HB25_Enable_Pin__0__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2807              	.set Right_HB25_Enable_Pin__0__HSIOM, CYREG_HSIOM_PORT_SEL7
 2808              	.set Right_HB25_Enable_Pin__0__HSIOM_MASK, 0x000000F0
 2809              	.set Right_HB25_Enable_Pin__0__HSIOM_SHIFT, 4
 2810              	.set Right_HB25_Enable_Pin__0__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2811              	.set Right_HB25_Enable_Pin__0__INTR, CYREG_GPIO_PRT7_INTR
 2812              	.set Right_HB25_Enable_Pin__0__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2813              	.set Right_HB25_Enable_Pin__0__INTSTAT, CYREG_GPIO_PRT7_INTR
 2814              	.set Right_HB25_Enable_Pin__0__MASK, 0x02
 2815              	.set Right_HB25_Enable_Pin__0__PC, CYREG_GPIO_PRT7_PC
 2816              	.set Right_HB25_Enable_Pin__0__PC2, CYREG_GPIO_PRT7_PC2
 2817              	.set Right_HB25_Enable_Pin__0__PORT, 7
 2818              	.set Right_HB25_Enable_Pin__0__PS, CYREG_GPIO_PRT7_PS
 2819              	.set Right_HB25_Enable_Pin__0__SHIFT, 1
 2820              	.set Right_HB25_Enable_Pin__DR, CYREG_GPIO_PRT7_DR
 2821              	.set Right_HB25_Enable_Pin__DR_CLR, CYREG_GPIO_PRT7_DR_CLR
 2822              	.set Right_HB25_Enable_Pin__DR_INV, CYREG_GPIO_PRT7_DR_INV
 2823              	.set Right_HB25_Enable_Pin__DR_SET, CYREG_GPIO_PRT7_DR_SET
 2824              	.set Right_HB25_Enable_Pin__INTCFG, CYREG_GPIO_PRT7_INTR_CFG
 2825              	.set Right_HB25_Enable_Pin__INTR, CYREG_GPIO_PRT7_INTR
 2826              	.set Right_HB25_Enable_Pin__INTR_CFG, CYREG_GPIO_PRT7_INTR_CFG
 2827              	.set Right_HB25_Enable_Pin__INTSTAT, CYREG_GPIO_PRT7_INTR
 2828              	.set Right_HB25_Enable_Pin__MASK, 0x02
 2829              	.set Right_HB25_Enable_Pin__PC, CYREG_GPIO_PRT7_PC
 2830              	.set Right_HB25_Enable_Pin__PC2, CYREG_GPIO_PRT7_PC2
 2831              	.set Right_HB25_Enable_Pin__PORT, 7
 2832              	.set Right_HB25_Enable_Pin__PS, CYREG_GPIO_PRT7_PS
 2833              	.set Right_HB25_Enable_Pin__SHIFT, 1
 2834              	
 2835              	/* Left_PhaseCounter_Intr */
 2836              	.set Left_PhaseCounter_Intr__INTC_CLR_EN_REG, CYREG_CM0_ICER
 2837              	.set Left_PhaseCounter_Intr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 2838              	.set Left_PhaseCounter_Intr__INTC_MASK, 0x01
 2839              	.set Left_PhaseCounter_Intr__INTC_NUMBER, 0
 2840              	.set Left_PhaseCounter_Intr__INTC_PRIOR_MASK, 0xC0
 2841              	.set Left_PhaseCounter_Intr__INTC_PRIOR_NUM, 3
 2842              	.set Left_PhaseCounter_Intr__INTC_PRIOR_REG, CYREG_CM0_IPR0
 2843              	.set Left_PhaseCounter_Intr__INTC_SET_EN_REG, CYREG_CM0_ISER
 2844              	.set Left_PhaseCounter_Intr__INTC_SET_PD_REG, CYREG_CM0_ISPR
 2845              	
 2846              	/* Infrared_Distance_Pin_0 */
 2847              	.set Infrared_Distance_Pin_0__0__DR, CYREG_GPIO_PRT2_DR
 2848              	.set Infrared_Distance_Pin_0__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 2849              	.set Infrared_Distance_Pin_0__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 286


 2850              	.set Infrared_Distance_Pin_0__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 2851              	.set Infrared_Distance_Pin_0__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 2852              	.set Infrared_Distance_Pin_0__0__HSIOM_MASK, 0x0000F000
 2853              	.set Infrared_Distance_Pin_0__0__HSIOM_SHIFT, 12
 2854              	.set Infrared_Distance_Pin_0__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 2855              	.set Infrared_Distance_Pin_0__0__INTR, CYREG_GPIO_PRT2_INTR
 2856              	.set Infrared_Distance_Pin_0__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 2857              	.set Infrared_Distance_Pin_0__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 2858              	.set Infrared_Distance_Pin_0__0__MASK, 0x08
 2859              	.set Infrared_Distance_Pin_0__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 2860              	.set Infrared_Distance_Pin_0__0__OUT_SEL_SHIFT, 6
 2861              	.set Infrared_Distance_Pin_0__0__OUT_SEL_VAL, 2
 2862              	.set Infrared_Distance_Pin_0__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 2863              	.set Infrared_Distance_Pin_0__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 2864              	.set Infrared_Distance_Pin_0__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 2865              	.set Infrared_Distance_Pin_0__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 2866              	.set Infrared_Distance_Pin_0__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 2867              	.set Infrared_Distance_Pin_0__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 2868              	.set Infrared_Distance_Pin_0__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 2869              	.set Infrared_Distance_Pin_0__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 2870              	.set Infrared_Distance_Pin_0__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 2871              	.set Infrared_Distance_Pin_0__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 2872              	.set Infrared_Distance_Pin_0__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 2873              	.set Infrared_Distance_Pin_0__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 2874              	.set Infrared_Distance_Pin_0__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 2875              	.set Infrared_Distance_Pin_0__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 2876              	.set Infrared_Distance_Pin_0__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 2877              	.set Infrared_Distance_Pin_0__0__PC, CYREG_GPIO_PRT2_PC
 2878              	.set Infrared_Distance_Pin_0__0__PC2, CYREG_GPIO_PRT2_PC2
 2879              	.set Infrared_Distance_Pin_0__0__PORT, 2
 2880              	.set Infrared_Distance_Pin_0__0__PS, CYREG_GPIO_PRT2_PS
 2881              	.set Infrared_Distance_Pin_0__0__SHIFT, 3
 2882              	.set Infrared_Distance_Pin_0__DR, CYREG_GPIO_PRT2_DR
 2883              	.set Infrared_Distance_Pin_0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 2884              	.set Infrared_Distance_Pin_0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 2885              	.set Infrared_Distance_Pin_0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 2886              	.set Infrared_Distance_Pin_0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 2887              	.set Infrared_Distance_Pin_0__INTR, CYREG_GPIO_PRT2_INTR
 2888              	.set Infrared_Distance_Pin_0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 2889              	.set Infrared_Distance_Pin_0__INTSTAT, CYREG_GPIO_PRT2_INTR
 2890              	.set Infrared_Distance_Pin_0__MASK, 0x08
 2891              	.set Infrared_Distance_Pin_0__PA__CFG0, CYREG_UDB_PA2_CFG0
 2892              	.set Infrared_Distance_Pin_0__PA__CFG1, CYREG_UDB_PA2_CFG1
 2893              	.set Infrared_Distance_Pin_0__PA__CFG10, CYREG_UDB_PA2_CFG10
 2894              	.set Infrared_Distance_Pin_0__PA__CFG11, CYREG_UDB_PA2_CFG11
 2895              	.set Infrared_Distance_Pin_0__PA__CFG12, CYREG_UDB_PA2_CFG12
 2896              	.set Infrared_Distance_Pin_0__PA__CFG13, CYREG_UDB_PA2_CFG13
 2897              	.set Infrared_Distance_Pin_0__PA__CFG14, CYREG_UDB_PA2_CFG14
 2898              	.set Infrared_Distance_Pin_0__PA__CFG2, CYREG_UDB_PA2_CFG2
 2899              	.set Infrared_Distance_Pin_0__PA__CFG3, CYREG_UDB_PA2_CFG3
 2900              	.set Infrared_Distance_Pin_0__PA__CFG4, CYREG_UDB_PA2_CFG4
 2901              	.set Infrared_Distance_Pin_0__PA__CFG5, CYREG_UDB_PA2_CFG5
 2902              	.set Infrared_Distance_Pin_0__PA__CFG6, CYREG_UDB_PA2_CFG6
 2903              	.set Infrared_Distance_Pin_0__PA__CFG7, CYREG_UDB_PA2_CFG7
 2904              	.set Infrared_Distance_Pin_0__PA__CFG8, CYREG_UDB_PA2_CFG8
 2905              	.set Infrared_Distance_Pin_0__PA__CFG9, CYREG_UDB_PA2_CFG9
 2906              	.set Infrared_Distance_Pin_0__PC, CYREG_GPIO_PRT2_PC
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 287


 2907              	.set Infrared_Distance_Pin_0__PC2, CYREG_GPIO_PRT2_PC2
 2908              	.set Infrared_Distance_Pin_0__PORT, 2
 2909              	.set Infrared_Distance_Pin_0__PS, CYREG_GPIO_PRT2_PS
 2910              	.set Infrared_Distance_Pin_0__SHIFT, 3
 2911              	
 2912              	/* Infrared_Distance_Pin_1 */
 2913              	.set Infrared_Distance_Pin_1__0__DR, CYREG_GPIO_PRT2_DR
 2914              	.set Infrared_Distance_Pin_1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 2915              	.set Infrared_Distance_Pin_1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 2916              	.set Infrared_Distance_Pin_1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 2917              	.set Infrared_Distance_Pin_1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 2918              	.set Infrared_Distance_Pin_1__0__HSIOM_MASK, 0x0F000000
 2919              	.set Infrared_Distance_Pin_1__0__HSIOM_SHIFT, 24
 2920              	.set Infrared_Distance_Pin_1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 2921              	.set Infrared_Distance_Pin_1__0__INTR, CYREG_GPIO_PRT2_INTR
 2922              	.set Infrared_Distance_Pin_1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 2923              	.set Infrared_Distance_Pin_1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 2924              	.set Infrared_Distance_Pin_1__0__MASK, 0x40
 2925              	.set Infrared_Distance_Pin_1__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 2926              	.set Infrared_Distance_Pin_1__0__OUT_SEL_SHIFT, 12
 2927              	.set Infrared_Distance_Pin_1__0__OUT_SEL_VAL, 0
 2928              	.set Infrared_Distance_Pin_1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 2929              	.set Infrared_Distance_Pin_1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 2930              	.set Infrared_Distance_Pin_1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 2931              	.set Infrared_Distance_Pin_1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 2932              	.set Infrared_Distance_Pin_1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 2933              	.set Infrared_Distance_Pin_1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 2934              	.set Infrared_Distance_Pin_1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 2935              	.set Infrared_Distance_Pin_1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 2936              	.set Infrared_Distance_Pin_1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 2937              	.set Infrared_Distance_Pin_1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 2938              	.set Infrared_Distance_Pin_1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 2939              	.set Infrared_Distance_Pin_1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 2940              	.set Infrared_Distance_Pin_1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 2941              	.set Infrared_Distance_Pin_1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 2942              	.set Infrared_Distance_Pin_1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 2943              	.set Infrared_Distance_Pin_1__0__PC, CYREG_GPIO_PRT2_PC
 2944              	.set Infrared_Distance_Pin_1__0__PC2, CYREG_GPIO_PRT2_PC2
 2945              	.set Infrared_Distance_Pin_1__0__PORT, 2
 2946              	.set Infrared_Distance_Pin_1__0__PS, CYREG_GPIO_PRT2_PS
 2947              	.set Infrared_Distance_Pin_1__0__SHIFT, 6
 2948              	.set Infrared_Distance_Pin_1__DR, CYREG_GPIO_PRT2_DR
 2949              	.set Infrared_Distance_Pin_1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 2950              	.set Infrared_Distance_Pin_1__DR_INV, CYREG_GPIO_PRT2_DR_INV
 2951              	.set Infrared_Distance_Pin_1__DR_SET, CYREG_GPIO_PRT2_DR_SET
 2952              	.set Infrared_Distance_Pin_1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 2953              	.set Infrared_Distance_Pin_1__INTR, CYREG_GPIO_PRT2_INTR
 2954              	.set Infrared_Distance_Pin_1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 2955              	.set Infrared_Distance_Pin_1__INTSTAT, CYREG_GPIO_PRT2_INTR
 2956              	.set Infrared_Distance_Pin_1__MASK, 0x40
 2957              	.set Infrared_Distance_Pin_1__PA__CFG0, CYREG_UDB_PA2_CFG0
 2958              	.set Infrared_Distance_Pin_1__PA__CFG1, CYREG_UDB_PA2_CFG1
 2959              	.set Infrared_Distance_Pin_1__PA__CFG10, CYREG_UDB_PA2_CFG10
 2960              	.set Infrared_Distance_Pin_1__PA__CFG11, CYREG_UDB_PA2_CFG11
 2961              	.set Infrared_Distance_Pin_1__PA__CFG12, CYREG_UDB_PA2_CFG12
 2962              	.set Infrared_Distance_Pin_1__PA__CFG13, CYREG_UDB_PA2_CFG13
 2963              	.set Infrared_Distance_Pin_1__PA__CFG14, CYREG_UDB_PA2_CFG14
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 288


 2964              	.set Infrared_Distance_Pin_1__PA__CFG2, CYREG_UDB_PA2_CFG2
 2965              	.set Infrared_Distance_Pin_1__PA__CFG3, CYREG_UDB_PA2_CFG3
 2966              	.set Infrared_Distance_Pin_1__PA__CFG4, CYREG_UDB_PA2_CFG4
 2967              	.set Infrared_Distance_Pin_1__PA__CFG5, CYREG_UDB_PA2_CFG5
 2968              	.set Infrared_Distance_Pin_1__PA__CFG6, CYREG_UDB_PA2_CFG6
 2969              	.set Infrared_Distance_Pin_1__PA__CFG7, CYREG_UDB_PA2_CFG7
 2970              	.set Infrared_Distance_Pin_1__PA__CFG8, CYREG_UDB_PA2_CFG8
 2971              	.set Infrared_Distance_Pin_1__PA__CFG9, CYREG_UDB_PA2_CFG9
 2972              	.set Infrared_Distance_Pin_1__PC, CYREG_GPIO_PRT2_PC
 2973              	.set Infrared_Distance_Pin_1__PC2, CYREG_GPIO_PRT2_PC2
 2974              	.set Infrared_Distance_Pin_1__PORT, 2
 2975              	.set Infrared_Distance_Pin_1__PS, CYREG_GPIO_PRT2_PS
 2976              	.set Infrared_Distance_Pin_1__SHIFT, 6
 2977              	
 2978              	/* Infrared_Distance_Pin_2 */
 2979              	.set Infrared_Distance_Pin_2__0__DR, CYREG_GPIO_PRT2_DR
 2980              	.set Infrared_Distance_Pin_2__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 2981              	.set Infrared_Distance_Pin_2__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 2982              	.set Infrared_Distance_Pin_2__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 2983              	.set Infrared_Distance_Pin_2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 2984              	.set Infrared_Distance_Pin_2__0__HSIOM_MASK, 0x00000F00
 2985              	.set Infrared_Distance_Pin_2__0__HSIOM_SHIFT, 8
 2986              	.set Infrared_Distance_Pin_2__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 2987              	.set Infrared_Distance_Pin_2__0__INTR, CYREG_GPIO_PRT2_INTR
 2988              	.set Infrared_Distance_Pin_2__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 2989              	.set Infrared_Distance_Pin_2__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 2990              	.set Infrared_Distance_Pin_2__0__MASK, 0x04
 2991              	.set Infrared_Distance_Pin_2__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 2992              	.set Infrared_Distance_Pin_2__0__OUT_SEL_SHIFT, 4
 2993              	.set Infrared_Distance_Pin_2__0__OUT_SEL_VAL, 0
 2994              	.set Infrared_Distance_Pin_2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 2995              	.set Infrared_Distance_Pin_2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 2996              	.set Infrared_Distance_Pin_2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 2997              	.set Infrared_Distance_Pin_2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 2998              	.set Infrared_Distance_Pin_2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 2999              	.set Infrared_Distance_Pin_2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 3000              	.set Infrared_Distance_Pin_2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 3001              	.set Infrared_Distance_Pin_2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 3002              	.set Infrared_Distance_Pin_2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 3003              	.set Infrared_Distance_Pin_2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 3004              	.set Infrared_Distance_Pin_2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 3005              	.set Infrared_Distance_Pin_2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 3006              	.set Infrared_Distance_Pin_2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 3007              	.set Infrared_Distance_Pin_2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 3008              	.set Infrared_Distance_Pin_2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 3009              	.set Infrared_Distance_Pin_2__0__PC, CYREG_GPIO_PRT2_PC
 3010              	.set Infrared_Distance_Pin_2__0__PC2, CYREG_GPIO_PRT2_PC2
 3011              	.set Infrared_Distance_Pin_2__0__PORT, 2
 3012              	.set Infrared_Distance_Pin_2__0__PS, CYREG_GPIO_PRT2_PS
 3013              	.set Infrared_Distance_Pin_2__0__SHIFT, 2
 3014              	.set Infrared_Distance_Pin_2__DR, CYREG_GPIO_PRT2_DR
 3015              	.set Infrared_Distance_Pin_2__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3016              	.set Infrared_Distance_Pin_2__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3017              	.set Infrared_Distance_Pin_2__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3018              	.set Infrared_Distance_Pin_2__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3019              	.set Infrared_Distance_Pin_2__INTR, CYREG_GPIO_PRT2_INTR
 3020              	.set Infrared_Distance_Pin_2__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 289


 3021              	.set Infrared_Distance_Pin_2__INTSTAT, CYREG_GPIO_PRT2_INTR
 3022              	.set Infrared_Distance_Pin_2__MASK, 0x04
 3023              	.set Infrared_Distance_Pin_2__PA__CFG0, CYREG_UDB_PA2_CFG0
 3024              	.set Infrared_Distance_Pin_2__PA__CFG1, CYREG_UDB_PA2_CFG1
 3025              	.set Infrared_Distance_Pin_2__PA__CFG10, CYREG_UDB_PA2_CFG10
 3026              	.set Infrared_Distance_Pin_2__PA__CFG11, CYREG_UDB_PA2_CFG11
 3027              	.set Infrared_Distance_Pin_2__PA__CFG12, CYREG_UDB_PA2_CFG12
 3028              	.set Infrared_Distance_Pin_2__PA__CFG13, CYREG_UDB_PA2_CFG13
 3029              	.set Infrared_Distance_Pin_2__PA__CFG14, CYREG_UDB_PA2_CFG14
 3030              	.set Infrared_Distance_Pin_2__PA__CFG2, CYREG_UDB_PA2_CFG2
 3031              	.set Infrared_Distance_Pin_2__PA__CFG3, CYREG_UDB_PA2_CFG3
 3032              	.set Infrared_Distance_Pin_2__PA__CFG4, CYREG_UDB_PA2_CFG4
 3033              	.set Infrared_Distance_Pin_2__PA__CFG5, CYREG_UDB_PA2_CFG5
 3034              	.set Infrared_Distance_Pin_2__PA__CFG6, CYREG_UDB_PA2_CFG6
 3035              	.set Infrared_Distance_Pin_2__PA__CFG7, CYREG_UDB_PA2_CFG7
 3036              	.set Infrared_Distance_Pin_2__PA__CFG8, CYREG_UDB_PA2_CFG8
 3037              	.set Infrared_Distance_Pin_2__PA__CFG9, CYREG_UDB_PA2_CFG9
 3038              	.set Infrared_Distance_Pin_2__PC, CYREG_GPIO_PRT2_PC
 3039              	.set Infrared_Distance_Pin_2__PC2, CYREG_GPIO_PRT2_PC2
 3040              	.set Infrared_Distance_Pin_2__PORT, 2
 3041              	.set Infrared_Distance_Pin_2__PS, CYREG_GPIO_PRT2_PS
 3042              	.set Infrared_Distance_Pin_2__SHIFT, 2
 3043              	
 3044              	/* Infrared_Distance_Pin_3 */
 3045              	.set Infrared_Distance_Pin_3__0__DR, CYREG_GPIO_PRT2_DR
 3046              	.set Infrared_Distance_Pin_3__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3047              	.set Infrared_Distance_Pin_3__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3048              	.set Infrared_Distance_Pin_3__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3049              	.set Infrared_Distance_Pin_3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 3050              	.set Infrared_Distance_Pin_3__0__HSIOM_MASK, 0xF0000000
 3051              	.set Infrared_Distance_Pin_3__0__HSIOM_SHIFT, 28
 3052              	.set Infrared_Distance_Pin_3__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3053              	.set Infrared_Distance_Pin_3__0__INTR, CYREG_GPIO_PRT2_INTR
 3054              	.set Infrared_Distance_Pin_3__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3055              	.set Infrared_Distance_Pin_3__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 3056              	.set Infrared_Distance_Pin_3__0__MASK, 0x80
 3057              	.set Infrared_Distance_Pin_3__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 3058              	.set Infrared_Distance_Pin_3__0__OUT_SEL_SHIFT, 14
 3059              	.set Infrared_Distance_Pin_3__0__OUT_SEL_VAL, 1
 3060              	.set Infrared_Distance_Pin_3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 3061              	.set Infrared_Distance_Pin_3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 3062              	.set Infrared_Distance_Pin_3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 3063              	.set Infrared_Distance_Pin_3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 3064              	.set Infrared_Distance_Pin_3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 3065              	.set Infrared_Distance_Pin_3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 3066              	.set Infrared_Distance_Pin_3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 3067              	.set Infrared_Distance_Pin_3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 3068              	.set Infrared_Distance_Pin_3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 3069              	.set Infrared_Distance_Pin_3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 3070              	.set Infrared_Distance_Pin_3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 3071              	.set Infrared_Distance_Pin_3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 3072              	.set Infrared_Distance_Pin_3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 3073              	.set Infrared_Distance_Pin_3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 3074              	.set Infrared_Distance_Pin_3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 3075              	.set Infrared_Distance_Pin_3__0__PC, CYREG_GPIO_PRT2_PC
 3076              	.set Infrared_Distance_Pin_3__0__PC2, CYREG_GPIO_PRT2_PC2
 3077              	.set Infrared_Distance_Pin_3__0__PORT, 2
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 290


 3078              	.set Infrared_Distance_Pin_3__0__PS, CYREG_GPIO_PRT2_PS
 3079              	.set Infrared_Distance_Pin_3__0__SHIFT, 7
 3080              	.set Infrared_Distance_Pin_3__DR, CYREG_GPIO_PRT2_DR
 3081              	.set Infrared_Distance_Pin_3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3082              	.set Infrared_Distance_Pin_3__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3083              	.set Infrared_Distance_Pin_3__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3084              	.set Infrared_Distance_Pin_3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3085              	.set Infrared_Distance_Pin_3__INTR, CYREG_GPIO_PRT2_INTR
 3086              	.set Infrared_Distance_Pin_3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3087              	.set Infrared_Distance_Pin_3__INTSTAT, CYREG_GPIO_PRT2_INTR
 3088              	.set Infrared_Distance_Pin_3__MASK, 0x80
 3089              	.set Infrared_Distance_Pin_3__PA__CFG0, CYREG_UDB_PA2_CFG0
 3090              	.set Infrared_Distance_Pin_3__PA__CFG1, CYREG_UDB_PA2_CFG1
 3091              	.set Infrared_Distance_Pin_3__PA__CFG10, CYREG_UDB_PA2_CFG10
 3092              	.set Infrared_Distance_Pin_3__PA__CFG11, CYREG_UDB_PA2_CFG11
 3093              	.set Infrared_Distance_Pin_3__PA__CFG12, CYREG_UDB_PA2_CFG12
 3094              	.set Infrared_Distance_Pin_3__PA__CFG13, CYREG_UDB_PA2_CFG13
 3095              	.set Infrared_Distance_Pin_3__PA__CFG14, CYREG_UDB_PA2_CFG14
 3096              	.set Infrared_Distance_Pin_3__PA__CFG2, CYREG_UDB_PA2_CFG2
 3097              	.set Infrared_Distance_Pin_3__PA__CFG3, CYREG_UDB_PA2_CFG3
 3098              	.set Infrared_Distance_Pin_3__PA__CFG4, CYREG_UDB_PA2_CFG4
 3099              	.set Infrared_Distance_Pin_3__PA__CFG5, CYREG_UDB_PA2_CFG5
 3100              	.set Infrared_Distance_Pin_3__PA__CFG6, CYREG_UDB_PA2_CFG6
 3101              	.set Infrared_Distance_Pin_3__PA__CFG7, CYREG_UDB_PA2_CFG7
 3102              	.set Infrared_Distance_Pin_3__PA__CFG8, CYREG_UDB_PA2_CFG8
 3103              	.set Infrared_Distance_Pin_3__PA__CFG9, CYREG_UDB_PA2_CFG9
 3104              	.set Infrared_Distance_Pin_3__PC, CYREG_GPIO_PRT2_PC
 3105              	.set Infrared_Distance_Pin_3__PC2, CYREG_GPIO_PRT2_PC2
 3106              	.set Infrared_Distance_Pin_3__PORT, 2
 3107              	.set Infrared_Distance_Pin_3__PS, CYREG_GPIO_PRT2_PS
 3108              	.set Infrared_Distance_Pin_3__SHIFT, 7
 3109              	
 3110              	/* Infrared_Distance_Pin_4 */
 3111              	.set Infrared_Distance_Pin_4__0__DR, CYREG_GPIO_PRT2_DR
 3112              	.set Infrared_Distance_Pin_4__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3113              	.set Infrared_Distance_Pin_4__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3114              	.set Infrared_Distance_Pin_4__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3115              	.set Infrared_Distance_Pin_4__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 3116              	.set Infrared_Distance_Pin_4__0__HSIOM_MASK, 0x00F00000
 3117              	.set Infrared_Distance_Pin_4__0__HSIOM_SHIFT, 20
 3118              	.set Infrared_Distance_Pin_4__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3119              	.set Infrared_Distance_Pin_4__0__INTR, CYREG_GPIO_PRT2_INTR
 3120              	.set Infrared_Distance_Pin_4__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3121              	.set Infrared_Distance_Pin_4__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 3122              	.set Infrared_Distance_Pin_4__0__MASK, 0x20
 3123              	.set Infrared_Distance_Pin_4__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 3124              	.set Infrared_Distance_Pin_4__0__OUT_SEL_SHIFT, 10
 3125              	.set Infrared_Distance_Pin_4__0__OUT_SEL_VAL, 2
 3126              	.set Infrared_Distance_Pin_4__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 3127              	.set Infrared_Distance_Pin_4__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 3128              	.set Infrared_Distance_Pin_4__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 3129              	.set Infrared_Distance_Pin_4__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 3130              	.set Infrared_Distance_Pin_4__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 3131              	.set Infrared_Distance_Pin_4__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 3132              	.set Infrared_Distance_Pin_4__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 3133              	.set Infrared_Distance_Pin_4__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 3134              	.set Infrared_Distance_Pin_4__0__PA__CFG3, CYREG_UDB_PA2_CFG3
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 291


 3135              	.set Infrared_Distance_Pin_4__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 3136              	.set Infrared_Distance_Pin_4__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 3137              	.set Infrared_Distance_Pin_4__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 3138              	.set Infrared_Distance_Pin_4__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 3139              	.set Infrared_Distance_Pin_4__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 3140              	.set Infrared_Distance_Pin_4__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 3141              	.set Infrared_Distance_Pin_4__0__PC, CYREG_GPIO_PRT2_PC
 3142              	.set Infrared_Distance_Pin_4__0__PC2, CYREG_GPIO_PRT2_PC2
 3143              	.set Infrared_Distance_Pin_4__0__PORT, 2
 3144              	.set Infrared_Distance_Pin_4__0__PS, CYREG_GPIO_PRT2_PS
 3145              	.set Infrared_Distance_Pin_4__0__SHIFT, 5
 3146              	.set Infrared_Distance_Pin_4__DR, CYREG_GPIO_PRT2_DR
 3147              	.set Infrared_Distance_Pin_4__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3148              	.set Infrared_Distance_Pin_4__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3149              	.set Infrared_Distance_Pin_4__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3150              	.set Infrared_Distance_Pin_4__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3151              	.set Infrared_Distance_Pin_4__INTR, CYREG_GPIO_PRT2_INTR
 3152              	.set Infrared_Distance_Pin_4__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3153              	.set Infrared_Distance_Pin_4__INTSTAT, CYREG_GPIO_PRT2_INTR
 3154              	.set Infrared_Distance_Pin_4__MASK, 0x20
 3155              	.set Infrared_Distance_Pin_4__PA__CFG0, CYREG_UDB_PA2_CFG0
 3156              	.set Infrared_Distance_Pin_4__PA__CFG1, CYREG_UDB_PA2_CFG1
 3157              	.set Infrared_Distance_Pin_4__PA__CFG10, CYREG_UDB_PA2_CFG10
 3158              	.set Infrared_Distance_Pin_4__PA__CFG11, CYREG_UDB_PA2_CFG11
 3159              	.set Infrared_Distance_Pin_4__PA__CFG12, CYREG_UDB_PA2_CFG12
 3160              	.set Infrared_Distance_Pin_4__PA__CFG13, CYREG_UDB_PA2_CFG13
 3161              	.set Infrared_Distance_Pin_4__PA__CFG14, CYREG_UDB_PA2_CFG14
 3162              	.set Infrared_Distance_Pin_4__PA__CFG2, CYREG_UDB_PA2_CFG2
 3163              	.set Infrared_Distance_Pin_4__PA__CFG3, CYREG_UDB_PA2_CFG3
 3164              	.set Infrared_Distance_Pin_4__PA__CFG4, CYREG_UDB_PA2_CFG4
 3165              	.set Infrared_Distance_Pin_4__PA__CFG5, CYREG_UDB_PA2_CFG5
 3166              	.set Infrared_Distance_Pin_4__PA__CFG6, CYREG_UDB_PA2_CFG6
 3167              	.set Infrared_Distance_Pin_4__PA__CFG7, CYREG_UDB_PA2_CFG7
 3168              	.set Infrared_Distance_Pin_4__PA__CFG8, CYREG_UDB_PA2_CFG8
 3169              	.set Infrared_Distance_Pin_4__PA__CFG9, CYREG_UDB_PA2_CFG9
 3170              	.set Infrared_Distance_Pin_4__PC, CYREG_GPIO_PRT2_PC
 3171              	.set Infrared_Distance_Pin_4__PC2, CYREG_GPIO_PRT2_PC2
 3172              	.set Infrared_Distance_Pin_4__PORT, 2
 3173              	.set Infrared_Distance_Pin_4__PS, CYREG_GPIO_PRT2_PS
 3174              	.set Infrared_Distance_Pin_4__SHIFT, 5
 3175              	
 3176              	/* Infrared_Distance_Pin_5 */
 3177              	.set Infrared_Distance_Pin_5__0__DR, CYREG_GPIO_PRT2_DR
 3178              	.set Infrared_Distance_Pin_5__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3179              	.set Infrared_Distance_Pin_5__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3180              	.set Infrared_Distance_Pin_5__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3181              	.set Infrared_Distance_Pin_5__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 3182              	.set Infrared_Distance_Pin_5__0__HSIOM_MASK, 0x000F0000
 3183              	.set Infrared_Distance_Pin_5__0__HSIOM_SHIFT, 16
 3184              	.set Infrared_Distance_Pin_5__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3185              	.set Infrared_Distance_Pin_5__0__INTR, CYREG_GPIO_PRT2_INTR
 3186              	.set Infrared_Distance_Pin_5__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3187              	.set Infrared_Distance_Pin_5__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 3188              	.set Infrared_Distance_Pin_5__0__MASK, 0x10
 3189              	.set Infrared_Distance_Pin_5__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 3190              	.set Infrared_Distance_Pin_5__0__OUT_SEL_SHIFT, 8
 3191              	.set Infrared_Distance_Pin_5__0__OUT_SEL_VAL, 3
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 292


 3192              	.set Infrared_Distance_Pin_5__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 3193              	.set Infrared_Distance_Pin_5__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 3194              	.set Infrared_Distance_Pin_5__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 3195              	.set Infrared_Distance_Pin_5__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 3196              	.set Infrared_Distance_Pin_5__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 3197              	.set Infrared_Distance_Pin_5__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 3198              	.set Infrared_Distance_Pin_5__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 3199              	.set Infrared_Distance_Pin_5__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 3200              	.set Infrared_Distance_Pin_5__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 3201              	.set Infrared_Distance_Pin_5__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 3202              	.set Infrared_Distance_Pin_5__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 3203              	.set Infrared_Distance_Pin_5__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 3204              	.set Infrared_Distance_Pin_5__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 3205              	.set Infrared_Distance_Pin_5__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 3206              	.set Infrared_Distance_Pin_5__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 3207              	.set Infrared_Distance_Pin_5__0__PC, CYREG_GPIO_PRT2_PC
 3208              	.set Infrared_Distance_Pin_5__0__PC2, CYREG_GPIO_PRT2_PC2
 3209              	.set Infrared_Distance_Pin_5__0__PORT, 2
 3210              	.set Infrared_Distance_Pin_5__0__PS, CYREG_GPIO_PRT2_PS
 3211              	.set Infrared_Distance_Pin_5__0__SHIFT, 4
 3212              	.set Infrared_Distance_Pin_5__DR, CYREG_GPIO_PRT2_DR
 3213              	.set Infrared_Distance_Pin_5__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3214              	.set Infrared_Distance_Pin_5__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3215              	.set Infrared_Distance_Pin_5__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3216              	.set Infrared_Distance_Pin_5__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3217              	.set Infrared_Distance_Pin_5__INTR, CYREG_GPIO_PRT2_INTR
 3218              	.set Infrared_Distance_Pin_5__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3219              	.set Infrared_Distance_Pin_5__INTSTAT, CYREG_GPIO_PRT2_INTR
 3220              	.set Infrared_Distance_Pin_5__MASK, 0x10
 3221              	.set Infrared_Distance_Pin_5__PA__CFG0, CYREG_UDB_PA2_CFG0
 3222              	.set Infrared_Distance_Pin_5__PA__CFG1, CYREG_UDB_PA2_CFG1
 3223              	.set Infrared_Distance_Pin_5__PA__CFG10, CYREG_UDB_PA2_CFG10
 3224              	.set Infrared_Distance_Pin_5__PA__CFG11, CYREG_UDB_PA2_CFG11
 3225              	.set Infrared_Distance_Pin_5__PA__CFG12, CYREG_UDB_PA2_CFG12
 3226              	.set Infrared_Distance_Pin_5__PA__CFG13, CYREG_UDB_PA2_CFG13
 3227              	.set Infrared_Distance_Pin_5__PA__CFG14, CYREG_UDB_PA2_CFG14
 3228              	.set Infrared_Distance_Pin_5__PA__CFG2, CYREG_UDB_PA2_CFG2
 3229              	.set Infrared_Distance_Pin_5__PA__CFG3, CYREG_UDB_PA2_CFG3
 3230              	.set Infrared_Distance_Pin_5__PA__CFG4, CYREG_UDB_PA2_CFG4
 3231              	.set Infrared_Distance_Pin_5__PA__CFG5, CYREG_UDB_PA2_CFG5
 3232              	.set Infrared_Distance_Pin_5__PA__CFG6, CYREG_UDB_PA2_CFG6
 3233              	.set Infrared_Distance_Pin_5__PA__CFG7, CYREG_UDB_PA2_CFG7
 3234              	.set Infrared_Distance_Pin_5__PA__CFG8, CYREG_UDB_PA2_CFG8
 3235              	.set Infrared_Distance_Pin_5__PA__CFG9, CYREG_UDB_PA2_CFG9
 3236              	.set Infrared_Distance_Pin_5__PC, CYREG_GPIO_PRT2_PC
 3237              	.set Infrared_Distance_Pin_5__PC2, CYREG_GPIO_PRT2_PC2
 3238              	.set Infrared_Distance_Pin_5__PORT, 2
 3239              	.set Infrared_Distance_Pin_5__PS, CYREG_GPIO_PRT2_PS
 3240              	.set Infrared_Distance_Pin_5__SHIFT, 4
 3241              	
 3242              	/* Infrared_Distance_Pin_6 */
 3243              	.set Infrared_Distance_Pin_6__0__DR, CYREG_GPIO_PRT2_DR
 3244              	.set Infrared_Distance_Pin_6__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3245              	.set Infrared_Distance_Pin_6__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3246              	.set Infrared_Distance_Pin_6__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3247              	.set Infrared_Distance_Pin_6__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 3248              	.set Infrared_Distance_Pin_6__0__HSIOM_MASK, 0x000000F0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 293


 3249              	.set Infrared_Distance_Pin_6__0__HSIOM_SHIFT, 4
 3250              	.set Infrared_Distance_Pin_6__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3251              	.set Infrared_Distance_Pin_6__0__INTR, CYREG_GPIO_PRT2_INTR
 3252              	.set Infrared_Distance_Pin_6__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3253              	.set Infrared_Distance_Pin_6__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 3254              	.set Infrared_Distance_Pin_6__0__MASK, 0x02
 3255              	.set Infrared_Distance_Pin_6__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 3256              	.set Infrared_Distance_Pin_6__0__OUT_SEL_SHIFT, 2
 3257              	.set Infrared_Distance_Pin_6__0__OUT_SEL_VAL, 1
 3258              	.set Infrared_Distance_Pin_6__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 3259              	.set Infrared_Distance_Pin_6__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 3260              	.set Infrared_Distance_Pin_6__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 3261              	.set Infrared_Distance_Pin_6__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 3262              	.set Infrared_Distance_Pin_6__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 3263              	.set Infrared_Distance_Pin_6__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 3264              	.set Infrared_Distance_Pin_6__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 3265              	.set Infrared_Distance_Pin_6__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 3266              	.set Infrared_Distance_Pin_6__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 3267              	.set Infrared_Distance_Pin_6__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 3268              	.set Infrared_Distance_Pin_6__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 3269              	.set Infrared_Distance_Pin_6__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 3270              	.set Infrared_Distance_Pin_6__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 3271              	.set Infrared_Distance_Pin_6__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 3272              	.set Infrared_Distance_Pin_6__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 3273              	.set Infrared_Distance_Pin_6__0__PC, CYREG_GPIO_PRT2_PC
 3274              	.set Infrared_Distance_Pin_6__0__PC2, CYREG_GPIO_PRT2_PC2
 3275              	.set Infrared_Distance_Pin_6__0__PORT, 2
 3276              	.set Infrared_Distance_Pin_6__0__PS, CYREG_GPIO_PRT2_PS
 3277              	.set Infrared_Distance_Pin_6__0__SHIFT, 1
 3278              	.set Infrared_Distance_Pin_6__DR, CYREG_GPIO_PRT2_DR
 3279              	.set Infrared_Distance_Pin_6__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3280              	.set Infrared_Distance_Pin_6__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3281              	.set Infrared_Distance_Pin_6__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3282              	.set Infrared_Distance_Pin_6__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3283              	.set Infrared_Distance_Pin_6__INTR, CYREG_GPIO_PRT2_INTR
 3284              	.set Infrared_Distance_Pin_6__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3285              	.set Infrared_Distance_Pin_6__INTSTAT, CYREG_GPIO_PRT2_INTR
 3286              	.set Infrared_Distance_Pin_6__MASK, 0x02
 3287              	.set Infrared_Distance_Pin_6__PA__CFG0, CYREG_UDB_PA2_CFG0
 3288              	.set Infrared_Distance_Pin_6__PA__CFG1, CYREG_UDB_PA2_CFG1
 3289              	.set Infrared_Distance_Pin_6__PA__CFG10, CYREG_UDB_PA2_CFG10
 3290              	.set Infrared_Distance_Pin_6__PA__CFG11, CYREG_UDB_PA2_CFG11
 3291              	.set Infrared_Distance_Pin_6__PA__CFG12, CYREG_UDB_PA2_CFG12
 3292              	.set Infrared_Distance_Pin_6__PA__CFG13, CYREG_UDB_PA2_CFG13
 3293              	.set Infrared_Distance_Pin_6__PA__CFG14, CYREG_UDB_PA2_CFG14
 3294              	.set Infrared_Distance_Pin_6__PA__CFG2, CYREG_UDB_PA2_CFG2
 3295              	.set Infrared_Distance_Pin_6__PA__CFG3, CYREG_UDB_PA2_CFG3
 3296              	.set Infrared_Distance_Pin_6__PA__CFG4, CYREG_UDB_PA2_CFG4
 3297              	.set Infrared_Distance_Pin_6__PA__CFG5, CYREG_UDB_PA2_CFG5
 3298              	.set Infrared_Distance_Pin_6__PA__CFG6, CYREG_UDB_PA2_CFG6
 3299              	.set Infrared_Distance_Pin_6__PA__CFG7, CYREG_UDB_PA2_CFG7
 3300              	.set Infrared_Distance_Pin_6__PA__CFG8, CYREG_UDB_PA2_CFG8
 3301              	.set Infrared_Distance_Pin_6__PA__CFG9, CYREG_UDB_PA2_CFG9
 3302              	.set Infrared_Distance_Pin_6__PC, CYREG_GPIO_PRT2_PC
 3303              	.set Infrared_Distance_Pin_6__PC2, CYREG_GPIO_PRT2_PC2
 3304              	.set Infrared_Distance_Pin_6__PORT, 2
 3305              	.set Infrared_Distance_Pin_6__PS, CYREG_GPIO_PRT2_PS
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 294


 3306              	.set Infrared_Distance_Pin_6__SHIFT, 1
 3307              	
 3308              	/* Infrared_Distance_Pin_7 */
 3309              	.set Infrared_Distance_Pin_7__0__DR, CYREG_GPIO_PRT2_DR
 3310              	.set Infrared_Distance_Pin_7__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3311              	.set Infrared_Distance_Pin_7__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3312              	.set Infrared_Distance_Pin_7__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3313              	.set Infrared_Distance_Pin_7__0__HSIOM, CYREG_HSIOM_PORT_SEL2
 3314              	.set Infrared_Distance_Pin_7__0__HSIOM_MASK, 0x0000000F
 3315              	.set Infrared_Distance_Pin_7__0__HSIOM_SHIFT, 0
 3316              	.set Infrared_Distance_Pin_7__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3317              	.set Infrared_Distance_Pin_7__0__INTR, CYREG_GPIO_PRT2_INTR
 3318              	.set Infrared_Distance_Pin_7__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3319              	.set Infrared_Distance_Pin_7__0__INTSTAT, CYREG_GPIO_PRT2_INTR
 3320              	.set Infrared_Distance_Pin_7__0__MASK, 0x01
 3321              	.set Infrared_Distance_Pin_7__0__OUT_SEL, CYREG_UDB_PA2_CFG10
 3322              	.set Infrared_Distance_Pin_7__0__OUT_SEL_SHIFT, 0
 3323              	.set Infrared_Distance_Pin_7__0__OUT_SEL_VAL, 3
 3324              	.set Infrared_Distance_Pin_7__0__PA__CFG0, CYREG_UDB_PA2_CFG0
 3325              	.set Infrared_Distance_Pin_7__0__PA__CFG1, CYREG_UDB_PA2_CFG1
 3326              	.set Infrared_Distance_Pin_7__0__PA__CFG10, CYREG_UDB_PA2_CFG10
 3327              	.set Infrared_Distance_Pin_7__0__PA__CFG11, CYREG_UDB_PA2_CFG11
 3328              	.set Infrared_Distance_Pin_7__0__PA__CFG12, CYREG_UDB_PA2_CFG12
 3329              	.set Infrared_Distance_Pin_7__0__PA__CFG13, CYREG_UDB_PA2_CFG13
 3330              	.set Infrared_Distance_Pin_7__0__PA__CFG14, CYREG_UDB_PA2_CFG14
 3331              	.set Infrared_Distance_Pin_7__0__PA__CFG2, CYREG_UDB_PA2_CFG2
 3332              	.set Infrared_Distance_Pin_7__0__PA__CFG3, CYREG_UDB_PA2_CFG3
 3333              	.set Infrared_Distance_Pin_7__0__PA__CFG4, CYREG_UDB_PA2_CFG4
 3334              	.set Infrared_Distance_Pin_7__0__PA__CFG5, CYREG_UDB_PA2_CFG5
 3335              	.set Infrared_Distance_Pin_7__0__PA__CFG6, CYREG_UDB_PA2_CFG6
 3336              	.set Infrared_Distance_Pin_7__0__PA__CFG7, CYREG_UDB_PA2_CFG7
 3337              	.set Infrared_Distance_Pin_7__0__PA__CFG8, CYREG_UDB_PA2_CFG8
 3338              	.set Infrared_Distance_Pin_7__0__PA__CFG9, CYREG_UDB_PA2_CFG9
 3339              	.set Infrared_Distance_Pin_7__0__PC, CYREG_GPIO_PRT2_PC
 3340              	.set Infrared_Distance_Pin_7__0__PC2, CYREG_GPIO_PRT2_PC2
 3341              	.set Infrared_Distance_Pin_7__0__PORT, 2
 3342              	.set Infrared_Distance_Pin_7__0__PS, CYREG_GPIO_PRT2_PS
 3343              	.set Infrared_Distance_Pin_7__0__SHIFT, 0
 3344              	.set Infrared_Distance_Pin_7__DR, CYREG_GPIO_PRT2_DR
 3345              	.set Infrared_Distance_Pin_7__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
 3346              	.set Infrared_Distance_Pin_7__DR_INV, CYREG_GPIO_PRT2_DR_INV
 3347              	.set Infrared_Distance_Pin_7__DR_SET, CYREG_GPIO_PRT2_DR_SET
 3348              	.set Infrared_Distance_Pin_7__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
 3349              	.set Infrared_Distance_Pin_7__INTR, CYREG_GPIO_PRT2_INTR
 3350              	.set Infrared_Distance_Pin_7__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
 3351              	.set Infrared_Distance_Pin_7__INTSTAT, CYREG_GPIO_PRT2_INTR
 3352              	.set Infrared_Distance_Pin_7__MASK, 0x01
 3353              	.set Infrared_Distance_Pin_7__PA__CFG0, CYREG_UDB_PA2_CFG0
 3354              	.set Infrared_Distance_Pin_7__PA__CFG1, CYREG_UDB_PA2_CFG1
 3355              	.set Infrared_Distance_Pin_7__PA__CFG10, CYREG_UDB_PA2_CFG10
 3356              	.set Infrared_Distance_Pin_7__PA__CFG11, CYREG_UDB_PA2_CFG11
 3357              	.set Infrared_Distance_Pin_7__PA__CFG12, CYREG_UDB_PA2_CFG12
 3358              	.set Infrared_Distance_Pin_7__PA__CFG13, CYREG_UDB_PA2_CFG13
 3359              	.set Infrared_Distance_Pin_7__PA__CFG14, CYREG_UDB_PA2_CFG14
 3360              	.set Infrared_Distance_Pin_7__PA__CFG2, CYREG_UDB_PA2_CFG2
 3361              	.set Infrared_Distance_Pin_7__PA__CFG3, CYREG_UDB_PA2_CFG3
 3362              	.set Infrared_Distance_Pin_7__PA__CFG4, CYREG_UDB_PA2_CFG4
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 295


 3363              	.set Infrared_Distance_Pin_7__PA__CFG5, CYREG_UDB_PA2_CFG5
 3364              	.set Infrared_Distance_Pin_7__PA__CFG6, CYREG_UDB_PA2_CFG6
 3365              	.set Infrared_Distance_Pin_7__PA__CFG7, CYREG_UDB_PA2_CFG7
 3366              	.set Infrared_Distance_Pin_7__PA__CFG8, CYREG_UDB_PA2_CFG8
 3367              	.set Infrared_Distance_Pin_7__PA__CFG9, CYREG_UDB_PA2_CFG9
 3368              	.set Infrared_Distance_Pin_7__PC, CYREG_GPIO_PRT2_PC
 3369              	.set Infrared_Distance_Pin_7__PC2, CYREG_GPIO_PRT2_PC2
 3370              	.set Infrared_Distance_Pin_7__PORT, 2
 3371              	.set Infrared_Distance_Pin_7__PS, CYREG_GPIO_PRT2_PS
 3372              	.set Infrared_Distance_Pin_7__SHIFT, 0
 3373              	
 3374              	/* Infrared_Distance_Pin_8 */
 3375              	.set Infrared_Distance_Pin_8__0__DR, CYREG_GPIO_PRT1_DR
 3376              	.set Infrared_Distance_Pin_8__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3377              	.set Infrared_Distance_Pin_8__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3378              	.set Infrared_Distance_Pin_8__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3379              	.set Infrared_Distance_Pin_8__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3380              	.set Infrared_Distance_Pin_8__0__HSIOM_MASK, 0xF0000000
 3381              	.set Infrared_Distance_Pin_8__0__HSIOM_SHIFT, 28
 3382              	.set Infrared_Distance_Pin_8__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3383              	.set Infrared_Distance_Pin_8__0__INTR, CYREG_GPIO_PRT1_INTR
 3384              	.set Infrared_Distance_Pin_8__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3385              	.set Infrared_Distance_Pin_8__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3386              	.set Infrared_Distance_Pin_8__0__MASK, 0x80
 3387              	.set Infrared_Distance_Pin_8__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3388              	.set Infrared_Distance_Pin_8__0__OUT_SEL_SHIFT, 14
 3389              	.set Infrared_Distance_Pin_8__0__OUT_SEL_VAL, 2
 3390              	.set Infrared_Distance_Pin_8__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3391              	.set Infrared_Distance_Pin_8__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3392              	.set Infrared_Distance_Pin_8__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3393              	.set Infrared_Distance_Pin_8__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3394              	.set Infrared_Distance_Pin_8__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3395              	.set Infrared_Distance_Pin_8__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3396              	.set Infrared_Distance_Pin_8__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3397              	.set Infrared_Distance_Pin_8__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3398              	.set Infrared_Distance_Pin_8__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3399              	.set Infrared_Distance_Pin_8__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3400              	.set Infrared_Distance_Pin_8__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3401              	.set Infrared_Distance_Pin_8__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3402              	.set Infrared_Distance_Pin_8__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3403              	.set Infrared_Distance_Pin_8__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3404              	.set Infrared_Distance_Pin_8__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3405              	.set Infrared_Distance_Pin_8__0__PC, CYREG_GPIO_PRT1_PC
 3406              	.set Infrared_Distance_Pin_8__0__PC2, CYREG_GPIO_PRT1_PC2
 3407              	.set Infrared_Distance_Pin_8__0__PORT, 1
 3408              	.set Infrared_Distance_Pin_8__0__PS, CYREG_GPIO_PRT1_PS
 3409              	.set Infrared_Distance_Pin_8__0__SHIFT, 7
 3410              	.set Infrared_Distance_Pin_8__DR, CYREG_GPIO_PRT1_DR
 3411              	.set Infrared_Distance_Pin_8__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3412              	.set Infrared_Distance_Pin_8__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3413              	.set Infrared_Distance_Pin_8__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3414              	.set Infrared_Distance_Pin_8__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3415              	.set Infrared_Distance_Pin_8__INTR, CYREG_GPIO_PRT1_INTR
 3416              	.set Infrared_Distance_Pin_8__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3417              	.set Infrared_Distance_Pin_8__INTSTAT, CYREG_GPIO_PRT1_INTR
 3418              	.set Infrared_Distance_Pin_8__MASK, 0x80
 3419              	.set Infrared_Distance_Pin_8__PA__CFG0, CYREG_UDB_PA1_CFG0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 296


 3420              	.set Infrared_Distance_Pin_8__PA__CFG1, CYREG_UDB_PA1_CFG1
 3421              	.set Infrared_Distance_Pin_8__PA__CFG10, CYREG_UDB_PA1_CFG10
 3422              	.set Infrared_Distance_Pin_8__PA__CFG11, CYREG_UDB_PA1_CFG11
 3423              	.set Infrared_Distance_Pin_8__PA__CFG12, CYREG_UDB_PA1_CFG12
 3424              	.set Infrared_Distance_Pin_8__PA__CFG13, CYREG_UDB_PA1_CFG13
 3425              	.set Infrared_Distance_Pin_8__PA__CFG14, CYREG_UDB_PA1_CFG14
 3426              	.set Infrared_Distance_Pin_8__PA__CFG2, CYREG_UDB_PA1_CFG2
 3427              	.set Infrared_Distance_Pin_8__PA__CFG3, CYREG_UDB_PA1_CFG3
 3428              	.set Infrared_Distance_Pin_8__PA__CFG4, CYREG_UDB_PA1_CFG4
 3429              	.set Infrared_Distance_Pin_8__PA__CFG5, CYREG_UDB_PA1_CFG5
 3430              	.set Infrared_Distance_Pin_8__PA__CFG6, CYREG_UDB_PA1_CFG6
 3431              	.set Infrared_Distance_Pin_8__PA__CFG7, CYREG_UDB_PA1_CFG7
 3432              	.set Infrared_Distance_Pin_8__PA__CFG8, CYREG_UDB_PA1_CFG8
 3433              	.set Infrared_Distance_Pin_8__PA__CFG9, CYREG_UDB_PA1_CFG9
 3434              	.set Infrared_Distance_Pin_8__PC, CYREG_GPIO_PRT1_PC
 3435              	.set Infrared_Distance_Pin_8__PC2, CYREG_GPIO_PRT1_PC2
 3436              	.set Infrared_Distance_Pin_8__PORT, 1
 3437              	.set Infrared_Distance_Pin_8__PS, CYREG_GPIO_PRT1_PS
 3438              	.set Infrared_Distance_Pin_8__SHIFT, 7
 3439              	
 3440              	/* Infrared_Distance_Pin_9 */
 3441              	.set Infrared_Distance_Pin_9__0__DR, CYREG_GPIO_PRT1_DR
 3442              	.set Infrared_Distance_Pin_9__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3443              	.set Infrared_Distance_Pin_9__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3444              	.set Infrared_Distance_Pin_9__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3445              	.set Infrared_Distance_Pin_9__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3446              	.set Infrared_Distance_Pin_9__0__HSIOM_MASK, 0x00F00000
 3447              	.set Infrared_Distance_Pin_9__0__HSIOM_SHIFT, 20
 3448              	.set Infrared_Distance_Pin_9__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3449              	.set Infrared_Distance_Pin_9__0__INTR, CYREG_GPIO_PRT1_INTR
 3450              	.set Infrared_Distance_Pin_9__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3451              	.set Infrared_Distance_Pin_9__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3452              	.set Infrared_Distance_Pin_9__0__MASK, 0x20
 3453              	.set Infrared_Distance_Pin_9__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3454              	.set Infrared_Distance_Pin_9__0__OUT_SEL_SHIFT, 10
 3455              	.set Infrared_Distance_Pin_9__0__OUT_SEL_VAL, 0
 3456              	.set Infrared_Distance_Pin_9__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3457              	.set Infrared_Distance_Pin_9__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3458              	.set Infrared_Distance_Pin_9__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3459              	.set Infrared_Distance_Pin_9__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3460              	.set Infrared_Distance_Pin_9__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3461              	.set Infrared_Distance_Pin_9__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3462              	.set Infrared_Distance_Pin_9__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3463              	.set Infrared_Distance_Pin_9__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3464              	.set Infrared_Distance_Pin_9__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3465              	.set Infrared_Distance_Pin_9__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3466              	.set Infrared_Distance_Pin_9__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3467              	.set Infrared_Distance_Pin_9__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3468              	.set Infrared_Distance_Pin_9__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3469              	.set Infrared_Distance_Pin_9__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3470              	.set Infrared_Distance_Pin_9__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3471              	.set Infrared_Distance_Pin_9__0__PC, CYREG_GPIO_PRT1_PC
 3472              	.set Infrared_Distance_Pin_9__0__PC2, CYREG_GPIO_PRT1_PC2
 3473              	.set Infrared_Distance_Pin_9__0__PORT, 1
 3474              	.set Infrared_Distance_Pin_9__0__PS, CYREG_GPIO_PRT1_PS
 3475              	.set Infrared_Distance_Pin_9__0__SHIFT, 5
 3476              	.set Infrared_Distance_Pin_9__DR, CYREG_GPIO_PRT1_DR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 297


 3477              	.set Infrared_Distance_Pin_9__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3478              	.set Infrared_Distance_Pin_9__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3479              	.set Infrared_Distance_Pin_9__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3480              	.set Infrared_Distance_Pin_9__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3481              	.set Infrared_Distance_Pin_9__INTR, CYREG_GPIO_PRT1_INTR
 3482              	.set Infrared_Distance_Pin_9__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3483              	.set Infrared_Distance_Pin_9__INTSTAT, CYREG_GPIO_PRT1_INTR
 3484              	.set Infrared_Distance_Pin_9__MASK, 0x20
 3485              	.set Infrared_Distance_Pin_9__PA__CFG0, CYREG_UDB_PA1_CFG0
 3486              	.set Infrared_Distance_Pin_9__PA__CFG1, CYREG_UDB_PA1_CFG1
 3487              	.set Infrared_Distance_Pin_9__PA__CFG10, CYREG_UDB_PA1_CFG10
 3488              	.set Infrared_Distance_Pin_9__PA__CFG11, CYREG_UDB_PA1_CFG11
 3489              	.set Infrared_Distance_Pin_9__PA__CFG12, CYREG_UDB_PA1_CFG12
 3490              	.set Infrared_Distance_Pin_9__PA__CFG13, CYREG_UDB_PA1_CFG13
 3491              	.set Infrared_Distance_Pin_9__PA__CFG14, CYREG_UDB_PA1_CFG14
 3492              	.set Infrared_Distance_Pin_9__PA__CFG2, CYREG_UDB_PA1_CFG2
 3493              	.set Infrared_Distance_Pin_9__PA__CFG3, CYREG_UDB_PA1_CFG3
 3494              	.set Infrared_Distance_Pin_9__PA__CFG4, CYREG_UDB_PA1_CFG4
 3495              	.set Infrared_Distance_Pin_9__PA__CFG5, CYREG_UDB_PA1_CFG5
 3496              	.set Infrared_Distance_Pin_9__PA__CFG6, CYREG_UDB_PA1_CFG6
 3497              	.set Infrared_Distance_Pin_9__PA__CFG7, CYREG_UDB_PA1_CFG7
 3498              	.set Infrared_Distance_Pin_9__PA__CFG8, CYREG_UDB_PA1_CFG8
 3499              	.set Infrared_Distance_Pin_9__PA__CFG9, CYREG_UDB_PA1_CFG9
 3500              	.set Infrared_Distance_Pin_9__PC, CYREG_GPIO_PRT1_PC
 3501              	.set Infrared_Distance_Pin_9__PC2, CYREG_GPIO_PRT1_PC2
 3502              	.set Infrared_Distance_Pin_9__PORT, 1
 3503              	.set Infrared_Distance_Pin_9__PS, CYREG_GPIO_PRT1_PS
 3504              	.set Infrared_Distance_Pin_9__SHIFT, 5
 3505              	
 3506              	/* Quadrature_Decode_Clock */
 3507              	.set Quadrature_Decode_Clock__CTRL_REGISTER, CYREG_PERI_PCLK_CTL20
 3508              	.set Quadrature_Decode_Clock__DIV_ID, 0x00000041
 3509              	.set Quadrature_Decode_Clock__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
 3510              	.set Quadrature_Decode_Clock__PA_DIV_ID, 0x000000FF
 3511              	
 3512              	/* Right_PhaseCounter_Intr */
 3513              	.set Right_PhaseCounter_Intr__INTC_CLR_EN_REG, CYREG_CM0_ICER
 3514              	.set Right_PhaseCounter_Intr__INTC_CLR_PD_REG, CYREG_CM0_ICPR
 3515              	.set Right_PhaseCounter_Intr__INTC_MASK, 0x02
 3516              	.set Right_PhaseCounter_Intr__INTC_NUMBER, 1
 3517              	.set Right_PhaseCounter_Intr__INTC_PRIOR_MASK, 0xC000
 3518              	.set Right_PhaseCounter_Intr__INTC_PRIOR_NUM, 3
 3519              	.set Right_PhaseCounter_Intr__INTC_PRIOR_REG, CYREG_CM0_IPR0
 3520              	.set Right_PhaseCounter_Intr__INTC_SET_EN_REG, CYREG_CM0_ISER
 3521              	.set Right_PhaseCounter_Intr__INTC_SET_PD_REG, CYREG_CM0_ISPR
 3522              	
 3523              	/* Infrared_Distance_Pin_10 */
 3524              	.set Infrared_Distance_Pin_10__0__DR, CYREG_GPIO_PRT1_DR
 3525              	.set Infrared_Distance_Pin_10__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3526              	.set Infrared_Distance_Pin_10__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3527              	.set Infrared_Distance_Pin_10__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3528              	.set Infrared_Distance_Pin_10__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3529              	.set Infrared_Distance_Pin_10__0__HSIOM_MASK, 0x00000F00
 3530              	.set Infrared_Distance_Pin_10__0__HSIOM_SHIFT, 8
 3531              	.set Infrared_Distance_Pin_10__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3532              	.set Infrared_Distance_Pin_10__0__INTR, CYREG_GPIO_PRT1_INTR
 3533              	.set Infrared_Distance_Pin_10__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 298


 3534              	.set Infrared_Distance_Pin_10__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3535              	.set Infrared_Distance_Pin_10__0__MASK, 0x04
 3536              	.set Infrared_Distance_Pin_10__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3537              	.set Infrared_Distance_Pin_10__0__OUT_SEL_SHIFT, 4
 3538              	.set Infrared_Distance_Pin_10__0__OUT_SEL_VAL, 2
 3539              	.set Infrared_Distance_Pin_10__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3540              	.set Infrared_Distance_Pin_10__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3541              	.set Infrared_Distance_Pin_10__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3542              	.set Infrared_Distance_Pin_10__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3543              	.set Infrared_Distance_Pin_10__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3544              	.set Infrared_Distance_Pin_10__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3545              	.set Infrared_Distance_Pin_10__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3546              	.set Infrared_Distance_Pin_10__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3547              	.set Infrared_Distance_Pin_10__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3548              	.set Infrared_Distance_Pin_10__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3549              	.set Infrared_Distance_Pin_10__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3550              	.set Infrared_Distance_Pin_10__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3551              	.set Infrared_Distance_Pin_10__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3552              	.set Infrared_Distance_Pin_10__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3553              	.set Infrared_Distance_Pin_10__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3554              	.set Infrared_Distance_Pin_10__0__PC, CYREG_GPIO_PRT1_PC
 3555              	.set Infrared_Distance_Pin_10__0__PC2, CYREG_GPIO_PRT1_PC2
 3556              	.set Infrared_Distance_Pin_10__0__PORT, 1
 3557              	.set Infrared_Distance_Pin_10__0__PS, CYREG_GPIO_PRT1_PS
 3558              	.set Infrared_Distance_Pin_10__0__SHIFT, 2
 3559              	.set Infrared_Distance_Pin_10__DR, CYREG_GPIO_PRT1_DR
 3560              	.set Infrared_Distance_Pin_10__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3561              	.set Infrared_Distance_Pin_10__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3562              	.set Infrared_Distance_Pin_10__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3563              	.set Infrared_Distance_Pin_10__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3564              	.set Infrared_Distance_Pin_10__INTR, CYREG_GPIO_PRT1_INTR
 3565              	.set Infrared_Distance_Pin_10__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3566              	.set Infrared_Distance_Pin_10__INTSTAT, CYREG_GPIO_PRT1_INTR
 3567              	.set Infrared_Distance_Pin_10__MASK, 0x04
 3568              	.set Infrared_Distance_Pin_10__PA__CFG0, CYREG_UDB_PA1_CFG0
 3569              	.set Infrared_Distance_Pin_10__PA__CFG1, CYREG_UDB_PA1_CFG1
 3570              	.set Infrared_Distance_Pin_10__PA__CFG10, CYREG_UDB_PA1_CFG10
 3571              	.set Infrared_Distance_Pin_10__PA__CFG11, CYREG_UDB_PA1_CFG11
 3572              	.set Infrared_Distance_Pin_10__PA__CFG12, CYREG_UDB_PA1_CFG12
 3573              	.set Infrared_Distance_Pin_10__PA__CFG13, CYREG_UDB_PA1_CFG13
 3574              	.set Infrared_Distance_Pin_10__PA__CFG14, CYREG_UDB_PA1_CFG14
 3575              	.set Infrared_Distance_Pin_10__PA__CFG2, CYREG_UDB_PA1_CFG2
 3576              	.set Infrared_Distance_Pin_10__PA__CFG3, CYREG_UDB_PA1_CFG3
 3577              	.set Infrared_Distance_Pin_10__PA__CFG4, CYREG_UDB_PA1_CFG4
 3578              	.set Infrared_Distance_Pin_10__PA__CFG5, CYREG_UDB_PA1_CFG5
 3579              	.set Infrared_Distance_Pin_10__PA__CFG6, CYREG_UDB_PA1_CFG6
 3580              	.set Infrared_Distance_Pin_10__PA__CFG7, CYREG_UDB_PA1_CFG7
 3581              	.set Infrared_Distance_Pin_10__PA__CFG8, CYREG_UDB_PA1_CFG8
 3582              	.set Infrared_Distance_Pin_10__PA__CFG9, CYREG_UDB_PA1_CFG9
 3583              	.set Infrared_Distance_Pin_10__PC, CYREG_GPIO_PRT1_PC
 3584              	.set Infrared_Distance_Pin_10__PC2, CYREG_GPIO_PRT1_PC2
 3585              	.set Infrared_Distance_Pin_10__PORT, 1
 3586              	.set Infrared_Distance_Pin_10__PS, CYREG_GPIO_PRT1_PS
 3587              	.set Infrared_Distance_Pin_10__SHIFT, 2
 3588              	
 3589              	/* Infrared_Distance_Pin_11 */
 3590              	.set Infrared_Distance_Pin_11__0__DR, CYREG_GPIO_PRT1_DR
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 299


 3591              	.set Infrared_Distance_Pin_11__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3592              	.set Infrared_Distance_Pin_11__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3593              	.set Infrared_Distance_Pin_11__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3594              	.set Infrared_Distance_Pin_11__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3595              	.set Infrared_Distance_Pin_11__0__HSIOM_MASK, 0x000F0000
 3596              	.set Infrared_Distance_Pin_11__0__HSIOM_SHIFT, 16
 3597              	.set Infrared_Distance_Pin_11__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3598              	.set Infrared_Distance_Pin_11__0__INTR, CYREG_GPIO_PRT1_INTR
 3599              	.set Infrared_Distance_Pin_11__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3600              	.set Infrared_Distance_Pin_11__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3601              	.set Infrared_Distance_Pin_11__0__MASK, 0x10
 3602              	.set Infrared_Distance_Pin_11__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3603              	.set Infrared_Distance_Pin_11__0__OUT_SEL_SHIFT, 8
 3604              	.set Infrared_Distance_Pin_11__0__OUT_SEL_VAL, 1
 3605              	.set Infrared_Distance_Pin_11__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3606              	.set Infrared_Distance_Pin_11__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3607              	.set Infrared_Distance_Pin_11__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3608              	.set Infrared_Distance_Pin_11__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3609              	.set Infrared_Distance_Pin_11__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3610              	.set Infrared_Distance_Pin_11__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3611              	.set Infrared_Distance_Pin_11__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3612              	.set Infrared_Distance_Pin_11__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3613              	.set Infrared_Distance_Pin_11__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3614              	.set Infrared_Distance_Pin_11__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3615              	.set Infrared_Distance_Pin_11__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3616              	.set Infrared_Distance_Pin_11__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3617              	.set Infrared_Distance_Pin_11__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3618              	.set Infrared_Distance_Pin_11__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3619              	.set Infrared_Distance_Pin_11__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3620              	.set Infrared_Distance_Pin_11__0__PC, CYREG_GPIO_PRT1_PC
 3621              	.set Infrared_Distance_Pin_11__0__PC2, CYREG_GPIO_PRT1_PC2
 3622              	.set Infrared_Distance_Pin_11__0__PORT, 1
 3623              	.set Infrared_Distance_Pin_11__0__PS, CYREG_GPIO_PRT1_PS
 3624              	.set Infrared_Distance_Pin_11__0__SHIFT, 4
 3625              	.set Infrared_Distance_Pin_11__DR, CYREG_GPIO_PRT1_DR
 3626              	.set Infrared_Distance_Pin_11__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3627              	.set Infrared_Distance_Pin_11__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3628              	.set Infrared_Distance_Pin_11__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3629              	.set Infrared_Distance_Pin_11__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3630              	.set Infrared_Distance_Pin_11__INTR, CYREG_GPIO_PRT1_INTR
 3631              	.set Infrared_Distance_Pin_11__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3632              	.set Infrared_Distance_Pin_11__INTSTAT, CYREG_GPIO_PRT1_INTR
 3633              	.set Infrared_Distance_Pin_11__MASK, 0x10
 3634              	.set Infrared_Distance_Pin_11__PA__CFG0, CYREG_UDB_PA1_CFG0
 3635              	.set Infrared_Distance_Pin_11__PA__CFG1, CYREG_UDB_PA1_CFG1
 3636              	.set Infrared_Distance_Pin_11__PA__CFG10, CYREG_UDB_PA1_CFG10
 3637              	.set Infrared_Distance_Pin_11__PA__CFG11, CYREG_UDB_PA1_CFG11
 3638              	.set Infrared_Distance_Pin_11__PA__CFG12, CYREG_UDB_PA1_CFG12
 3639              	.set Infrared_Distance_Pin_11__PA__CFG13, CYREG_UDB_PA1_CFG13
 3640              	.set Infrared_Distance_Pin_11__PA__CFG14, CYREG_UDB_PA1_CFG14
 3641              	.set Infrared_Distance_Pin_11__PA__CFG2, CYREG_UDB_PA1_CFG2
 3642              	.set Infrared_Distance_Pin_11__PA__CFG3, CYREG_UDB_PA1_CFG3
 3643              	.set Infrared_Distance_Pin_11__PA__CFG4, CYREG_UDB_PA1_CFG4
 3644              	.set Infrared_Distance_Pin_11__PA__CFG5, CYREG_UDB_PA1_CFG5
 3645              	.set Infrared_Distance_Pin_11__PA__CFG6, CYREG_UDB_PA1_CFG6
 3646              	.set Infrared_Distance_Pin_11__PA__CFG7, CYREG_UDB_PA1_CFG7
 3647              	.set Infrared_Distance_Pin_11__PA__CFG8, CYREG_UDB_PA1_CFG8
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 300


 3648              	.set Infrared_Distance_Pin_11__PA__CFG9, CYREG_UDB_PA1_CFG9
 3649              	.set Infrared_Distance_Pin_11__PC, CYREG_GPIO_PRT1_PC
 3650              	.set Infrared_Distance_Pin_11__PC2, CYREG_GPIO_PRT1_PC2
 3651              	.set Infrared_Distance_Pin_11__PORT, 1
 3652              	.set Infrared_Distance_Pin_11__PS, CYREG_GPIO_PRT1_PS
 3653              	.set Infrared_Distance_Pin_11__SHIFT, 4
 3654              	
 3655              	/* Infrared_Distance_Pin_12 */
 3656              	.set Infrared_Distance_Pin_12__0__DR, CYREG_GPIO_PRT1_DR
 3657              	.set Infrared_Distance_Pin_12__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3658              	.set Infrared_Distance_Pin_12__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3659              	.set Infrared_Distance_Pin_12__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3660              	.set Infrared_Distance_Pin_12__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3661              	.set Infrared_Distance_Pin_12__0__HSIOM_MASK, 0x0F000000
 3662              	.set Infrared_Distance_Pin_12__0__HSIOM_SHIFT, 24
 3663              	.set Infrared_Distance_Pin_12__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3664              	.set Infrared_Distance_Pin_12__0__INTR, CYREG_GPIO_PRT1_INTR
 3665              	.set Infrared_Distance_Pin_12__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3666              	.set Infrared_Distance_Pin_12__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3667              	.set Infrared_Distance_Pin_12__0__MASK, 0x40
 3668              	.set Infrared_Distance_Pin_12__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3669              	.set Infrared_Distance_Pin_12__0__OUT_SEL_SHIFT, 12
 3670              	.set Infrared_Distance_Pin_12__0__OUT_SEL_VAL, 3
 3671              	.set Infrared_Distance_Pin_12__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3672              	.set Infrared_Distance_Pin_12__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3673              	.set Infrared_Distance_Pin_12__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3674              	.set Infrared_Distance_Pin_12__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3675              	.set Infrared_Distance_Pin_12__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3676              	.set Infrared_Distance_Pin_12__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3677              	.set Infrared_Distance_Pin_12__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3678              	.set Infrared_Distance_Pin_12__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3679              	.set Infrared_Distance_Pin_12__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3680              	.set Infrared_Distance_Pin_12__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3681              	.set Infrared_Distance_Pin_12__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3682              	.set Infrared_Distance_Pin_12__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3683              	.set Infrared_Distance_Pin_12__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3684              	.set Infrared_Distance_Pin_12__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3685              	.set Infrared_Distance_Pin_12__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3686              	.set Infrared_Distance_Pin_12__0__PC, CYREG_GPIO_PRT1_PC
 3687              	.set Infrared_Distance_Pin_12__0__PC2, CYREG_GPIO_PRT1_PC2
 3688              	.set Infrared_Distance_Pin_12__0__PORT, 1
 3689              	.set Infrared_Distance_Pin_12__0__PS, CYREG_GPIO_PRT1_PS
 3690              	.set Infrared_Distance_Pin_12__0__SHIFT, 6
 3691              	.set Infrared_Distance_Pin_12__DR, CYREG_GPIO_PRT1_DR
 3692              	.set Infrared_Distance_Pin_12__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3693              	.set Infrared_Distance_Pin_12__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3694              	.set Infrared_Distance_Pin_12__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3695              	.set Infrared_Distance_Pin_12__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3696              	.set Infrared_Distance_Pin_12__INTR, CYREG_GPIO_PRT1_INTR
 3697              	.set Infrared_Distance_Pin_12__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3698              	.set Infrared_Distance_Pin_12__INTSTAT, CYREG_GPIO_PRT1_INTR
 3699              	.set Infrared_Distance_Pin_12__MASK, 0x40
 3700              	.set Infrared_Distance_Pin_12__PA__CFG0, CYREG_UDB_PA1_CFG0
 3701              	.set Infrared_Distance_Pin_12__PA__CFG1, CYREG_UDB_PA1_CFG1
 3702              	.set Infrared_Distance_Pin_12__PA__CFG10, CYREG_UDB_PA1_CFG10
 3703              	.set Infrared_Distance_Pin_12__PA__CFG11, CYREG_UDB_PA1_CFG11
 3704              	.set Infrared_Distance_Pin_12__PA__CFG12, CYREG_UDB_PA1_CFG12
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 301


 3705              	.set Infrared_Distance_Pin_12__PA__CFG13, CYREG_UDB_PA1_CFG13
 3706              	.set Infrared_Distance_Pin_12__PA__CFG14, CYREG_UDB_PA1_CFG14
 3707              	.set Infrared_Distance_Pin_12__PA__CFG2, CYREG_UDB_PA1_CFG2
 3708              	.set Infrared_Distance_Pin_12__PA__CFG3, CYREG_UDB_PA1_CFG3
 3709              	.set Infrared_Distance_Pin_12__PA__CFG4, CYREG_UDB_PA1_CFG4
 3710              	.set Infrared_Distance_Pin_12__PA__CFG5, CYREG_UDB_PA1_CFG5
 3711              	.set Infrared_Distance_Pin_12__PA__CFG6, CYREG_UDB_PA1_CFG6
 3712              	.set Infrared_Distance_Pin_12__PA__CFG7, CYREG_UDB_PA1_CFG7
 3713              	.set Infrared_Distance_Pin_12__PA__CFG8, CYREG_UDB_PA1_CFG8
 3714              	.set Infrared_Distance_Pin_12__PA__CFG9, CYREG_UDB_PA1_CFG9
 3715              	.set Infrared_Distance_Pin_12__PC, CYREG_GPIO_PRT1_PC
 3716              	.set Infrared_Distance_Pin_12__PC2, CYREG_GPIO_PRT1_PC2
 3717              	.set Infrared_Distance_Pin_12__PORT, 1
 3718              	.set Infrared_Distance_Pin_12__PS, CYREG_GPIO_PRT1_PS
 3719              	.set Infrared_Distance_Pin_12__SHIFT, 6
 3720              	
 3721              	/* Infrared_Distance_Pin_13 */
 3722              	.set Infrared_Distance_Pin_13__0__DR, CYREG_GPIO_PRT1_DR
 3723              	.set Infrared_Distance_Pin_13__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3724              	.set Infrared_Distance_Pin_13__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3725              	.set Infrared_Distance_Pin_13__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3726              	.set Infrared_Distance_Pin_13__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3727              	.set Infrared_Distance_Pin_13__0__HSIOM_MASK, 0x0000F000
 3728              	.set Infrared_Distance_Pin_13__0__HSIOM_SHIFT, 12
 3729              	.set Infrared_Distance_Pin_13__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3730              	.set Infrared_Distance_Pin_13__0__INTR, CYREG_GPIO_PRT1_INTR
 3731              	.set Infrared_Distance_Pin_13__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3732              	.set Infrared_Distance_Pin_13__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3733              	.set Infrared_Distance_Pin_13__0__MASK, 0x08
 3734              	.set Infrared_Distance_Pin_13__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3735              	.set Infrared_Distance_Pin_13__0__OUT_SEL_SHIFT, 6
 3736              	.set Infrared_Distance_Pin_13__0__OUT_SEL_VAL, 1
 3737              	.set Infrared_Distance_Pin_13__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3738              	.set Infrared_Distance_Pin_13__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3739              	.set Infrared_Distance_Pin_13__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3740              	.set Infrared_Distance_Pin_13__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3741              	.set Infrared_Distance_Pin_13__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3742              	.set Infrared_Distance_Pin_13__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3743              	.set Infrared_Distance_Pin_13__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3744              	.set Infrared_Distance_Pin_13__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3745              	.set Infrared_Distance_Pin_13__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3746              	.set Infrared_Distance_Pin_13__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3747              	.set Infrared_Distance_Pin_13__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3748              	.set Infrared_Distance_Pin_13__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3749              	.set Infrared_Distance_Pin_13__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3750              	.set Infrared_Distance_Pin_13__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3751              	.set Infrared_Distance_Pin_13__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3752              	.set Infrared_Distance_Pin_13__0__PC, CYREG_GPIO_PRT1_PC
 3753              	.set Infrared_Distance_Pin_13__0__PC2, CYREG_GPIO_PRT1_PC2
 3754              	.set Infrared_Distance_Pin_13__0__PORT, 1
 3755              	.set Infrared_Distance_Pin_13__0__PS, CYREG_GPIO_PRT1_PS
 3756              	.set Infrared_Distance_Pin_13__0__SHIFT, 3
 3757              	.set Infrared_Distance_Pin_13__DR, CYREG_GPIO_PRT1_DR
 3758              	.set Infrared_Distance_Pin_13__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3759              	.set Infrared_Distance_Pin_13__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3760              	.set Infrared_Distance_Pin_13__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3761              	.set Infrared_Distance_Pin_13__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 302


 3762              	.set Infrared_Distance_Pin_13__INTR, CYREG_GPIO_PRT1_INTR
 3763              	.set Infrared_Distance_Pin_13__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3764              	.set Infrared_Distance_Pin_13__INTSTAT, CYREG_GPIO_PRT1_INTR
 3765              	.set Infrared_Distance_Pin_13__MASK, 0x08
 3766              	.set Infrared_Distance_Pin_13__PA__CFG0, CYREG_UDB_PA1_CFG0
 3767              	.set Infrared_Distance_Pin_13__PA__CFG1, CYREG_UDB_PA1_CFG1
 3768              	.set Infrared_Distance_Pin_13__PA__CFG10, CYREG_UDB_PA1_CFG10
 3769              	.set Infrared_Distance_Pin_13__PA__CFG11, CYREG_UDB_PA1_CFG11
 3770              	.set Infrared_Distance_Pin_13__PA__CFG12, CYREG_UDB_PA1_CFG12
 3771              	.set Infrared_Distance_Pin_13__PA__CFG13, CYREG_UDB_PA1_CFG13
 3772              	.set Infrared_Distance_Pin_13__PA__CFG14, CYREG_UDB_PA1_CFG14
 3773              	.set Infrared_Distance_Pin_13__PA__CFG2, CYREG_UDB_PA1_CFG2
 3774              	.set Infrared_Distance_Pin_13__PA__CFG3, CYREG_UDB_PA1_CFG3
 3775              	.set Infrared_Distance_Pin_13__PA__CFG4, CYREG_UDB_PA1_CFG4
 3776              	.set Infrared_Distance_Pin_13__PA__CFG5, CYREG_UDB_PA1_CFG5
 3777              	.set Infrared_Distance_Pin_13__PA__CFG6, CYREG_UDB_PA1_CFG6
 3778              	.set Infrared_Distance_Pin_13__PA__CFG7, CYREG_UDB_PA1_CFG7
 3779              	.set Infrared_Distance_Pin_13__PA__CFG8, CYREG_UDB_PA1_CFG8
 3780              	.set Infrared_Distance_Pin_13__PA__CFG9, CYREG_UDB_PA1_CFG9
 3781              	.set Infrared_Distance_Pin_13__PC, CYREG_GPIO_PRT1_PC
 3782              	.set Infrared_Distance_Pin_13__PC2, CYREG_GPIO_PRT1_PC2
 3783              	.set Infrared_Distance_Pin_13__PORT, 1
 3784              	.set Infrared_Distance_Pin_13__PS, CYREG_GPIO_PRT1_PS
 3785              	.set Infrared_Distance_Pin_13__SHIFT, 3
 3786              	
 3787              	/* Infrared_Distance_Pin_14 */
 3788              	.set Infrared_Distance_Pin_14__0__DR, CYREG_GPIO_PRT1_DR
 3789              	.set Infrared_Distance_Pin_14__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3790              	.set Infrared_Distance_Pin_14__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3791              	.set Infrared_Distance_Pin_14__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3792              	.set Infrared_Distance_Pin_14__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3793              	.set Infrared_Distance_Pin_14__0__HSIOM_MASK, 0x0000000F
 3794              	.set Infrared_Distance_Pin_14__0__HSIOM_SHIFT, 0
 3795              	.set Infrared_Distance_Pin_14__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3796              	.set Infrared_Distance_Pin_14__0__INTR, CYREG_GPIO_PRT1_INTR
 3797              	.set Infrared_Distance_Pin_14__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3798              	.set Infrared_Distance_Pin_14__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3799              	.set Infrared_Distance_Pin_14__0__MASK, 0x01
 3800              	.set Infrared_Distance_Pin_14__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3801              	.set Infrared_Distance_Pin_14__0__OUT_SEL_SHIFT, 0
 3802              	.set Infrared_Distance_Pin_14__0__OUT_SEL_VAL, 3
 3803              	.set Infrared_Distance_Pin_14__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3804              	.set Infrared_Distance_Pin_14__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3805              	.set Infrared_Distance_Pin_14__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3806              	.set Infrared_Distance_Pin_14__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3807              	.set Infrared_Distance_Pin_14__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3808              	.set Infrared_Distance_Pin_14__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3809              	.set Infrared_Distance_Pin_14__0__PA__CFG14, CYREG_UDB_PA1_CFG14
 3810              	.set Infrared_Distance_Pin_14__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3811              	.set Infrared_Distance_Pin_14__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3812              	.set Infrared_Distance_Pin_14__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3813              	.set Infrared_Distance_Pin_14__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3814              	.set Infrared_Distance_Pin_14__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3815              	.set Infrared_Distance_Pin_14__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3816              	.set Infrared_Distance_Pin_14__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3817              	.set Infrared_Distance_Pin_14__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3818              	.set Infrared_Distance_Pin_14__0__PC, CYREG_GPIO_PRT1_PC
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 303


 3819              	.set Infrared_Distance_Pin_14__0__PC2, CYREG_GPIO_PRT1_PC2
 3820              	.set Infrared_Distance_Pin_14__0__PORT, 1
 3821              	.set Infrared_Distance_Pin_14__0__PS, CYREG_GPIO_PRT1_PS
 3822              	.set Infrared_Distance_Pin_14__0__SHIFT, 0
 3823              	.set Infrared_Distance_Pin_14__DR, CYREG_GPIO_PRT1_DR
 3824              	.set Infrared_Distance_Pin_14__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3825              	.set Infrared_Distance_Pin_14__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3826              	.set Infrared_Distance_Pin_14__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3827              	.set Infrared_Distance_Pin_14__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3828              	.set Infrared_Distance_Pin_14__INTR, CYREG_GPIO_PRT1_INTR
 3829              	.set Infrared_Distance_Pin_14__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3830              	.set Infrared_Distance_Pin_14__INTSTAT, CYREG_GPIO_PRT1_INTR
 3831              	.set Infrared_Distance_Pin_14__MASK, 0x01
 3832              	.set Infrared_Distance_Pin_14__PA__CFG0, CYREG_UDB_PA1_CFG0
 3833              	.set Infrared_Distance_Pin_14__PA__CFG1, CYREG_UDB_PA1_CFG1
 3834              	.set Infrared_Distance_Pin_14__PA__CFG10, CYREG_UDB_PA1_CFG10
 3835              	.set Infrared_Distance_Pin_14__PA__CFG11, CYREG_UDB_PA1_CFG11
 3836              	.set Infrared_Distance_Pin_14__PA__CFG12, CYREG_UDB_PA1_CFG12
 3837              	.set Infrared_Distance_Pin_14__PA__CFG13, CYREG_UDB_PA1_CFG13
 3838              	.set Infrared_Distance_Pin_14__PA__CFG14, CYREG_UDB_PA1_CFG14
 3839              	.set Infrared_Distance_Pin_14__PA__CFG2, CYREG_UDB_PA1_CFG2
 3840              	.set Infrared_Distance_Pin_14__PA__CFG3, CYREG_UDB_PA1_CFG3
 3841              	.set Infrared_Distance_Pin_14__PA__CFG4, CYREG_UDB_PA1_CFG4
 3842              	.set Infrared_Distance_Pin_14__PA__CFG5, CYREG_UDB_PA1_CFG5
 3843              	.set Infrared_Distance_Pin_14__PA__CFG6, CYREG_UDB_PA1_CFG6
 3844              	.set Infrared_Distance_Pin_14__PA__CFG7, CYREG_UDB_PA1_CFG7
 3845              	.set Infrared_Distance_Pin_14__PA__CFG8, CYREG_UDB_PA1_CFG8
 3846              	.set Infrared_Distance_Pin_14__PA__CFG9, CYREG_UDB_PA1_CFG9
 3847              	.set Infrared_Distance_Pin_14__PC, CYREG_GPIO_PRT1_PC
 3848              	.set Infrared_Distance_Pin_14__PC2, CYREG_GPIO_PRT1_PC2
 3849              	.set Infrared_Distance_Pin_14__PORT, 1
 3850              	.set Infrared_Distance_Pin_14__PS, CYREG_GPIO_PRT1_PS
 3851              	.set Infrared_Distance_Pin_14__SHIFT, 0
 3852              	
 3853              	/* Infrared_Distance_Pin_15 */
 3854              	.set Infrared_Distance_Pin_15__0__DR, CYREG_GPIO_PRT1_DR
 3855              	.set Infrared_Distance_Pin_15__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3856              	.set Infrared_Distance_Pin_15__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3857              	.set Infrared_Distance_Pin_15__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3858              	.set Infrared_Distance_Pin_15__0__HSIOM, CYREG_HSIOM_PORT_SEL1
 3859              	.set Infrared_Distance_Pin_15__0__HSIOM_MASK, 0x000000F0
 3860              	.set Infrared_Distance_Pin_15__0__HSIOM_SHIFT, 4
 3861              	.set Infrared_Distance_Pin_15__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3862              	.set Infrared_Distance_Pin_15__0__INTR, CYREG_GPIO_PRT1_INTR
 3863              	.set Infrared_Distance_Pin_15__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3864              	.set Infrared_Distance_Pin_15__0__INTSTAT, CYREG_GPIO_PRT1_INTR
 3865              	.set Infrared_Distance_Pin_15__0__MASK, 0x02
 3866              	.set Infrared_Distance_Pin_15__0__OUT_SEL, CYREG_UDB_PA1_CFG10
 3867              	.set Infrared_Distance_Pin_15__0__OUT_SEL_SHIFT, 2
 3868              	.set Infrared_Distance_Pin_15__0__OUT_SEL_VAL, 0
 3869              	.set Infrared_Distance_Pin_15__0__PA__CFG0, CYREG_UDB_PA1_CFG0
 3870              	.set Infrared_Distance_Pin_15__0__PA__CFG1, CYREG_UDB_PA1_CFG1
 3871              	.set Infrared_Distance_Pin_15__0__PA__CFG10, CYREG_UDB_PA1_CFG10
 3872              	.set Infrared_Distance_Pin_15__0__PA__CFG11, CYREG_UDB_PA1_CFG11
 3873              	.set Infrared_Distance_Pin_15__0__PA__CFG12, CYREG_UDB_PA1_CFG12
 3874              	.set Infrared_Distance_Pin_15__0__PA__CFG13, CYREG_UDB_PA1_CFG13
 3875              	.set Infrared_Distance_Pin_15__0__PA__CFG14, CYREG_UDB_PA1_CFG14
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 304


 3876              	.set Infrared_Distance_Pin_15__0__PA__CFG2, CYREG_UDB_PA1_CFG2
 3877              	.set Infrared_Distance_Pin_15__0__PA__CFG3, CYREG_UDB_PA1_CFG3
 3878              	.set Infrared_Distance_Pin_15__0__PA__CFG4, CYREG_UDB_PA1_CFG4
 3879              	.set Infrared_Distance_Pin_15__0__PA__CFG5, CYREG_UDB_PA1_CFG5
 3880              	.set Infrared_Distance_Pin_15__0__PA__CFG6, CYREG_UDB_PA1_CFG6
 3881              	.set Infrared_Distance_Pin_15__0__PA__CFG7, CYREG_UDB_PA1_CFG7
 3882              	.set Infrared_Distance_Pin_15__0__PA__CFG8, CYREG_UDB_PA1_CFG8
 3883              	.set Infrared_Distance_Pin_15__0__PA__CFG9, CYREG_UDB_PA1_CFG9
 3884              	.set Infrared_Distance_Pin_15__0__PC, CYREG_GPIO_PRT1_PC
 3885              	.set Infrared_Distance_Pin_15__0__PC2, CYREG_GPIO_PRT1_PC2
 3886              	.set Infrared_Distance_Pin_15__0__PORT, 1
 3887              	.set Infrared_Distance_Pin_15__0__PS, CYREG_GPIO_PRT1_PS
 3888              	.set Infrared_Distance_Pin_15__0__SHIFT, 1
 3889              	.set Infrared_Distance_Pin_15__DR, CYREG_GPIO_PRT1_DR
 3890              	.set Infrared_Distance_Pin_15__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
 3891              	.set Infrared_Distance_Pin_15__DR_INV, CYREG_GPIO_PRT1_DR_INV
 3892              	.set Infrared_Distance_Pin_15__DR_SET, CYREG_GPIO_PRT1_DR_SET
 3893              	.set Infrared_Distance_Pin_15__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
 3894              	.set Infrared_Distance_Pin_15__INTR, CYREG_GPIO_PRT1_INTR
 3895              	.set Infrared_Distance_Pin_15__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
 3896              	.set Infrared_Distance_Pin_15__INTSTAT, CYREG_GPIO_PRT1_INTR
 3897              	.set Infrared_Distance_Pin_15__MASK, 0x02
 3898              	.set Infrared_Distance_Pin_15__PA__CFG0, CYREG_UDB_PA1_CFG0
 3899              	.set Infrared_Distance_Pin_15__PA__CFG1, CYREG_UDB_PA1_CFG1
 3900              	.set Infrared_Distance_Pin_15__PA__CFG10, CYREG_UDB_PA1_CFG10
 3901              	.set Infrared_Distance_Pin_15__PA__CFG11, CYREG_UDB_PA1_CFG11
 3902              	.set Infrared_Distance_Pin_15__PA__CFG12, CYREG_UDB_PA1_CFG12
 3903              	.set Infrared_Distance_Pin_15__PA__CFG13, CYREG_UDB_PA1_CFG13
 3904              	.set Infrared_Distance_Pin_15__PA__CFG14, CYREG_UDB_PA1_CFG14
 3905              	.set Infrared_Distance_Pin_15__PA__CFG2, CYREG_UDB_PA1_CFG2
 3906              	.set Infrared_Distance_Pin_15__PA__CFG3, CYREG_UDB_PA1_CFG3
 3907              	.set Infrared_Distance_Pin_15__PA__CFG4, CYREG_UDB_PA1_CFG4
 3908              	.set Infrared_Distance_Pin_15__PA__CFG5, CYREG_UDB_PA1_CFG5
 3909              	.set Infrared_Distance_Pin_15__PA__CFG6, CYREG_UDB_PA1_CFG6
 3910              	.set Infrared_Distance_Pin_15__PA__CFG7, CYREG_UDB_PA1_CFG7
 3911              	.set Infrared_Distance_Pin_15__PA__CFG8, CYREG_UDB_PA1_CFG8
 3912              	.set Infrared_Distance_Pin_15__PA__CFG9, CYREG_UDB_PA1_CFG9
 3913              	.set Infrared_Distance_Pin_15__PC, CYREG_GPIO_PRT1_PC
 3914              	.set Infrared_Distance_Pin_15__PC2, CYREG_GPIO_PRT1_PC2
 3915              	.set Infrared_Distance_Pin_15__PORT, 1
 3916              	.set Infrared_Distance_Pin_15__PS, CYREG_GPIO_PRT1_PS
 3917              	.set Infrared_Distance_Pin_15__SHIFT, 1
 3918              	
 3919              	/* Miscellaneous */
 3920              	.set CYDEV_BCLK__HFCLK__HZ, 48000000
 3921              	.set CYDEV_BCLK__HFCLK__KHZ, 48000
 3922              	.set CYDEV_BCLK__HFCLK__MHZ, 48
 3923              	.set CYDEV_BCLK__SYSCLK__HZ, 48000000
 3924              	.set CYDEV_BCLK__SYSCLK__KHZ, 48000
 3925              	.set CYDEV_BCLK__SYSCLK__MHZ, 48
 3926              	.set CYDEV_CHIP_DIE_LEOPARD, 1
 3927              	.set CYDEV_CHIP_DIE_PANTHER, 18
 3928              	.set CYDEV_CHIP_DIE_PSOC4A, 10
 3929              	.set CYDEV_CHIP_DIE_PSOC5LP, 17
 3930              	.set CYDEV_CHIP_DIE_TMA4, 2
 3931              	.set CYDEV_CHIP_DIE_UNKNOWN, 0
 3932              	.set CYDEV_CHIP_FAMILY_PSOC3, 1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 305


 3933              	.set CYDEV_CHIP_FAMILY_PSOC4, 2
 3934              	.set CYDEV_CHIP_FAMILY_PSOC5, 3
 3935              	.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
 3936              	.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
 3937              	.set CYDEV_CHIP_JTAG_ID, 0x101311A0
 3938              	.set CYDEV_CHIP_MEMBER_3A, 1
 3939              	.set CYDEV_CHIP_MEMBER_4A, 10
 3940              	.set CYDEV_CHIP_MEMBER_4C, 15
 3941              	.set CYDEV_CHIP_MEMBER_4D, 6
 3942              	.set CYDEV_CHIP_MEMBER_4E, 4
 3943              	.set CYDEV_CHIP_MEMBER_4F, 11
 3944              	.set CYDEV_CHIP_MEMBER_4G, 2
 3945              	.set CYDEV_CHIP_MEMBER_4H, 9
 3946              	.set CYDEV_CHIP_MEMBER_4I, 14
 3947              	.set CYDEV_CHIP_MEMBER_4J, 7
 3948              	.set CYDEV_CHIP_MEMBER_4K, 8
 3949              	.set CYDEV_CHIP_MEMBER_4L, 13
 3950              	.set CYDEV_CHIP_MEMBER_4M, 12
 3951              	.set CYDEV_CHIP_MEMBER_4N, 5
 3952              	.set CYDEV_CHIP_MEMBER_4U, 3
 3953              	.set CYDEV_CHIP_MEMBER_5A, 17
 3954              	.set CYDEV_CHIP_MEMBER_5B, 16
 3955              	.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
 3956              	.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4L
 3957              	.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
 3958              	.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
 3959              	.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
 3960              	.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
 3961              	.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
 3962              	.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
 3963              	.set CYDEV_CHIP_REV_PANTHER_ES0, 0
 3964              	.set CYDEV_CHIP_REV_PANTHER_ES1, 1
 3965              	.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
 3966              	.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
 3967              	.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
 3968              	.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
 3969              	.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
 3970              	.set CYDEV_CHIP_REV_TMA4_ES, 17
 3971              	.set CYDEV_CHIP_REV_TMA4_ES2, 33
 3972              	.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
 3973              	.set CYDEV_CHIP_REVISION_3A_ES1, 0
 3974              	.set CYDEV_CHIP_REVISION_3A_ES2, 1
 3975              	.set CYDEV_CHIP_REVISION_3A_ES3, 3
 3976              	.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
 3977              	.set CYDEV_CHIP_REVISION_4A_ES0, 17
 3978              	.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
 3979              	.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
 3980              	.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
 3981              	.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
 3982              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
 3983              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
 3984              	.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
 3985              	.set CYDEV_CHIP_REVISION_4G_ES, 17
 3986              	.set CYDEV_CHIP_REVISION_4G_ES2, 33
 3987              	.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
 3988              	.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
 3989              	.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 306


 3990              	.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
 3991              	.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
 3992              	.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
 3993              	.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
 3994              	.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
 3995              	.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
 3996              	.set CYDEV_CHIP_REVISION_5A_ES0, 0
 3997              	.set CYDEV_CHIP_REVISION_5A_ES1, 1
 3998              	.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
 3999              	.set CYDEV_CHIP_REVISION_5B_ES0, 0
 4000              	.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
 4001              	.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4L_PRODUCTION
 4002              	.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
 4003              	.set CYDEV_CONFIG_READ_ACCELERATOR, 1
 4004              	.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
 4005              	.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
 4006              	.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
 4007              	.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
 4008              	.set CYDEV_CONFIGURATION_COMPRESSED, 1
 4009              	.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
 4010              	.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
 4011              	.set CYDEV_CONFIGURATION_MODE_DMA, 2
 4012              	.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
 4013              	.set CYDEV_DEBUG_PROTECT_KILL, 4
 4014              	.set CYDEV_DEBUG_PROTECT_OPEN, 1
 4015              	.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
 4016              	.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
 4017              	.set CYDEV_DEBUGGING_DPS_Disable, 3
 4018              	.set CYDEV_DEBUGGING_DPS_SWD, 2
 4019              	.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
 4020              	.set CYDEV_DEBUGGING_ENABLE, 1
 4021              	.set CYDEV_DFT_SELECT_CLK0, 8
 4022              	.set CYDEV_DFT_SELECT_CLK1, 9
 4023              	.set CYDEV_DMA_CHANNELS_AVAILABLE, 32
 4024              	.set CYDEV_HEAP_SIZE, 0x80
 4025              	.set CYDEV_IMO_TRIMMED_BY_USB, 0
 4026              	.set CYDEV_IMO_TRIMMED_BY_WCO, 0
 4027              	.set CYDEV_INTR_NUMBER_DMA, 14
 4028              	.set CYDEV_IS_EXPORTING_CODE, 0
 4029              	.set CYDEV_IS_IMPORTING_CODE, 0
 4030              	.set CYDEV_PROJ_TYPE, 0
 4031              	.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
 4032              	.set CYDEV_PROJ_TYPE_LAUNCHER, 5
 4033              	.set CYDEV_PROJ_TYPE_LOADABLE, 2
 4034              	.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
 4035              	.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
 4036              	.set CYDEV_PROJ_TYPE_STANDARD, 0
 4037              	.set CYDEV_STACK_SIZE, 0x0800
 4038              	.set CYDEV_USE_BUNDLED_CMSIS, 1
 4039              	.set CYDEV_VARIABLE_VDDA, 1
 4040              	.set CYDEV_VBUS_MV, 5000
 4041              	.set CYDEV_VDDA_MV, 3300
 4042              	.set CYDEV_VDDD_MV, 3300
 4043              	.set CYDEV_VDDIO_MV, 3300
 4044              	.set CYDEV_WDT_GENERATE_ISR, 1
 4045              	.set CYIPBLOCK_m0s8can_VERSION, 1
 4046              	.set CYIPBLOCK_m0s8cpussv2_VERSION, 1
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 307


 4047              	.set CYIPBLOCK_m0s8csd_VERSION, 1
 4048              	.set CYIPBLOCK_m0s8ioss_VERSION, 1
 4049              	.set CYIPBLOCK_m0s8lcd_VERSION, 2
 4050              	.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
 4051              	.set CYIPBLOCK_m0s8peri_VERSION, 1
 4052              	.set CYIPBLOCK_m0s8scb_VERSION, 2
 4053              	.set CYIPBLOCK_m0s8srssv2_VERSION, 2
 4054              	.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
 4055              	.set CYIPBLOCK_m0s8udb_VERSION, 1
 4056              	.set CYIPBLOCK_m0s8usbdss_VERSION, 2
 4057              	.set CYIPBLOCK_m0s8wco_VERSION, 1
 4058              	.set CYIPBLOCK_s8pass4al_VERSION, 1
 4059              	.set DMA_CHANNELS_USED__MASK, 0
 4060              	.set CYDEV_BOOTLOADER_ENABLE, 0
 4061              	.endif
  19              	
  20              	
  21              	/*******************************************************************************
  22              	* Function Name: CyDelayCycles
  23              	********************************************************************************
  24              	*
  25              	* Summary:
  26              	*  Delays for the specified number of cycles.
  27              	*
  28              	* Parameters:
  29              	*  uint32 cycles: number of cycles to delay.
  30              	*
  31              	* Return:
  32              	*  None
  33              	*
  34              	*******************************************************************************/
  35              	/* void CyDelayCycles(uint32 cycles) */
  36              	.align 3                    /* Align to 8 byte boundary (2^n) */
  37              	.global CyDelayCycles
  38              	.func CyDelayCycles, CyDelayCycles
  39              	.type CyDelayCycles, %function
  40              	.thumb_func
  41              	CyDelayCycles:              /* cycles bytes */
  42 0000 0230     	    ADDS r0, r0, #2         /*    1    2    Round to nearest multiple of 4 */
  43 0002 8008     	    LSRS r0, r0, #2         /*    1    2    Divide by 4 and set flags */
  44 0004 03D0     	    BEQ CyDelayCycles_done  /*    2    2    Skip if 0 */
  45              	.IF ((CYIPBLOCK_m0s8cpussv2_VERSION == 1) && ((CYIPBLOCK_m0s8srssv2_VERSION == 1) || (CYIPBLOCK_m0s
  46              	    /* If device is using CPUSSv2 and SRSSv2 leave loop unaligned */
  47              	.ELSE
  48              	    NOP                     /*    1    2    Loop alignment padding */
  49              	.ENDIF
  50              	CyDelayCycles_loop:
  51 0006 0138     	    SUBS r0, r0, #1         /*    1    2   Decrement counter */
  52 0008 FDD1     	    BNE CyDelayCycles_loop  /*    3    2   3 CPU cycles (if branche is taken)*/
  53 000a C046     	    NOP                     /*    1    2    Loop alignment padding */
  54 000c C046     	    NOP                     /*    1    2    Loop alignment padding */
  55              	CyDelayCycles_done:
  56 000e C046     	    NOP                     /*    1    2    Loop alignment padding */
  57 0010 7047     	    BX lr                   /*    3    2 */
  58              	.endfunc
  59              	
  60              	
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 308


  61              	/*******************************************************************************
  62              	* Function Name: CyEnterCriticalSection
  63              	********************************************************************************
  64              	*
  65              	* Summary:
  66              	*  CyEnterCriticalSection disables interrupts and returns a value indicating
  67              	*  whether interrupts were previously enabled (the actual value depends on
  68              	*  whether the device is PSoC 3 or PSoC 5).
  69              	*
  70              	*  Note Implementation of CyEnterCriticalSection manipulates the IRQ enable bit
  71              	*  with interrupts still enabled. The test and set of the interrupt bits is not
  72              	*  atomic; this is true for both PSoC 3 and PSoC 5. Therefore, to avoid a
  73              	*  corrupting processor state, it must be the policy that all interrupt routines
  74              	*  restore the interrupt enable bits as they were found on entry.
  75              	*
  76              	* Parameters:
  77              	*  None
  78              	*
  79              	* Return:
  80              	*  uint8
  81              	*   Returns 0 if interrupts were previously enabled or 1 if interrupts
  82              	*   were previously disabled.
  83              	*
  84              	*******************************************************************************/
  85              	/* uint8 CyEnterCriticalSection(void) */
  86              	.global CyEnterCriticalSection
  87              	.func CyEnterCriticalSection, CyEnterCriticalSection
  88              	.type CyEnterCriticalSection, %function
  89              	.thumb_func
  90              	CyEnterCriticalSection:
  91 0012 EFF31080 	    MRS r0, PRIMASK         /* Save and return interrupt state */
  92 0016 72B6     	    CPSID I                 /* Disable interrupts */
  93 0018 7047     	    BX lr
  94              	.endfunc
  95              	
  96              	
  97              	/*******************************************************************************
  98              	* Function Name: CyExitCriticalSection
  99              	********************************************************************************
 100              	*
 101              	* Summary:
 102              	*  CyExitCriticalSection re-enables interrupts if they were enabled before
 103              	*  CyEnterCriticalSection was called. The argument should be the value returned
 104              	*  from CyEnterCriticalSection.
 105              	*
 106              	* Parameters:
 107              	*  uint8 savedIntrStatus:
 108              	*   Saved interrupt status returned by the CyEnterCriticalSection function.
 109              	*
 110              	* Return:
 111              	*  None
 112              	*
 113              	*******************************************************************************/
 114              	/* void CyExitCriticalSection(uint8 savedIntrStatus) */
 115              	.global CyExitCriticalSection
 116              	.func CyExitCriticalSection, CyExitCriticalSection
 117              	.type CyExitCriticalSection, %function
ARM GAS  .\Generated_Source\PSoC4\CyBootAsmGnu.s 			page 309


 118              	.thumb_func
 119              	CyExitCriticalSection:
 120 001a 80F31088 	    MSR PRIMASK, r0         /* Restore interrupt state */
 121 001e 7047     	    BX lr
 122              	.endfunc
 123              	
 124              	.end
