$date
	Mon Sep 12 21:13:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var reg 4 $ out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
0"
b0 !
$end
#1000
1"
#2000
0"
#3000
1"
#4000
0"
#5000
1"
#6000
0"
#7000
b1 !
b1 $
1"
0#
#8000
0"
#9000
b10 !
b10 $
1"
#10000
0"
#11000
b11 !
b11 $
1"
#12000
0"
#13000
b100 !
b100 $
1"
#14000
0"
#15000
b101 !
b101 $
1"
#16000
0"
#17000
b110 !
b110 $
1"
#18000
0"
#19000
b111 !
b111 $
1"
#20000
0"
#21000
b1000 !
b1000 $
1"
#22000
0"
#23000
b1001 !
b1001 $
1"
#24000
0"
#25000
b1010 !
b1010 $
1"
#26000
0"
#27000
b1011 !
b1011 $
1"
#28000
0"
#29000
b1100 !
b1100 $
1"
#30000
b0 !
b0 $
0"
1#
#31000
1"
#32000
0"
#33000
1"
#34000
0"
#35000
1"
#36000
0"
#37000
1"
#38000
0"
#39000
1"
#40000
0"
0#
#41000
b1 !
b1 $
1"
#42000
0"
#43000
b10 !
b10 $
1"
#44000
0"
#45000
b11 !
b11 $
1"
#46000
0"
#47000
b100 !
b100 $
1"
#48000
0"
#49000
b101 !
b101 $
1"
#50000
0"
#51000
b110 !
b110 $
1"
#52000
0"
#53000
b111 !
b111 $
1"
#54000
0"
#55000
b1000 !
b1000 $
1"
#56000
0"
#57000
b1001 !
b1001 $
1"
#58000
0"
#59000
b1010 !
b1010 $
1"
#60000
b0 !
b0 $
0"
1#
#61000
1"
#62000
0"
#63000
1"
#64000
0"
#65000
1"
#66000
0"
#67000
1"
#68000
0"
#69000
1"
#70000
0"
0#
#71000
b1 !
b1 $
1"
#72000
0"
#73000
b10 !
b10 $
1"
#74000
0"
#75000
b11 !
b11 $
1"
#76000
0"
#77000
b100 !
b100 $
1"
#78000
0"
#79000
b101 !
b101 $
1"
#80000
0"
#81000
b110 !
b110 $
1"
#82000
0"
#83000
b111 !
b111 $
1"
#84000
0"
#85000
b1000 !
b1000 $
1"
#86000
0"
#87000
b1001 !
b1001 $
1"
#88000
0"
#89000
b1010 !
b1010 $
1"
#90000
0"
#91000
b1011 !
b1011 $
1"
#92000
0"
#93000
b1100 !
b1100 $
1"
#94000
0"
#95000
b1101 !
b1101 $
1"
#96000
0"
#97000
b1110 !
b1110 $
1"
#98000
0"
#99000
b1111 !
b1111 $
1"
#100000
0"
