<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:28:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="A_BUS" VarName="A" LoopLoc="tools.cpp:28:19" LoopName="VITIS_LOOP_28_4" ParentFunc="ConvertInputToStream(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, bool, unsigned int, unsigned int, unsigned int, unsigned int)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.5" OrigAccess-DebugLoc="tools.cpp:32:9" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:46:19" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="A_BUS" VarName="A" LoopLoc="tools.cpp:46:19" LoopName="VITIS_LOOP_46_7" ParentFunc="ConvertInputToStream(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, bool, unsigned int, unsigned int, unsigned int, unsigned int)" Length="variable" Direction="read" AccessID="scevgep3seq" OrigID="for.inc49.load.7" OrigAccess-DebugLoc="tools.cpp:50:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tools.cpp:25:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="A_BUS" VarName="A" LoopLoc="tools.cpp:25:19" LoopName="VITIS_LOOP_25_3" ParentFunc="ConvertInputToStream(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, bool, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:28:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tools.cpp:43:19" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="A_BUS" VarName="A" LoopLoc="tools.cpp:43:19" LoopName="VITIS_LOOP_43_6" ParentFunc="ConvertInputToStream(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, bool, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="scevgep3seq" OrigAccess-DebugLoc="tools.cpp:46:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:237:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="CONV_BUS" VarName="Conv_Weight" LoopLoc="tools.cpp:237:20" LoopName="VITIS_LOOP_237_4" ParentFunc="ConvertWeightToStream(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" Length="variable" Direction="read" AccessID="scevgepseq" OrigID="for.inc.load.7" OrigAccess-DebugLoc="tools.cpp:241:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="tools.cpp:257:20" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="MM_BUS" VarName="MM_Weight" LoopLoc="tools.cpp:257:20" LoopName="VITIS_LOOP_257_7" ParentFunc="ConvertWeightToStream(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" Length="variable" Direction="read" AccessID="scevgep1seq" OrigID="for.inc65.load.7" OrigAccess-DebugLoc="tools.cpp:261:7" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="CouldNotAnalyzePatternMissed" src_info="tools.cpp:234:35" msg_id="214-229" msg_severity="INFO" msg_body="Could not analyze pattern" resolution="214-229" BundleName="CONV_BUS" VarName="Conv_Weight" LoopLoc="tools.cpp:234:35" LoopName="VITIS_LOOP_234_3" ParentFunc="ConvertWeightToStream(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:237:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="tools.cpp:254:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="MM_BUS" VarName="MM_Weight" LoopLoc="tools.cpp:254:20" LoopName="VITIS_LOOP_254_6" ParentFunc="ConvertWeightToStream(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgep1seq" OrigAccess-DebugLoc="tools.cpp:257:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="tools.cpp:724:20" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT_BUS" VarName="output" LoopLoc="tools.cpp:724:20" LoopName="VITIS_LOOP_724_3" ParentFunc="ResOutput(hls::stream&lt;float, 0&gt;*, hls::stream&lt;float, 0&gt;*, float*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="V.i.i43.exit.store.7" OrigAccess-DebugLoc="tools.cpp:727:56" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_MISSED" fe_name="IncompatibleStrideMissed" src_info="tools.cpp:742:39" msg_id="214-230" msg_severity="INFO" msg_body="Stride is incompatible" resolution="214-230" BundleName="OUTPUT_BUS" VarName="output" LoopLoc="tools.cpp:742:39" LoopName="VITIS_LOOP_742_7" ParentFunc="ResOutput(hls::stream&lt;float, 0&gt;*, hls::stream&lt;float, 0&gt;*, float*, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="V.i.i231.exit.store.6" OrigAccess-DebugLoc="tools.cpp:744:60" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:28:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="A_BUS" VarName="A" LoopLoc="tools.cpp:28:19" LoopName="VITIS_LOOP_28_4" ParentFunc="ConvertInputToStream(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, bool, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:28:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:46:19" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="A_BUS" VarName="A" LoopLoc="tools.cpp:46:19" LoopName="VITIS_LOOP_46_7" ParentFunc="ConvertInputToStream(ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, bool, unsigned int, unsigned int, unsigned int, unsigned int)" OrigID="scevgep3seq" OrigAccess-DebugLoc="tools.cpp:46:19" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:237:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="CONV_BUS" VarName="Conv_Weight" LoopLoc="tools.cpp:237:20" LoopName="VITIS_LOOP_237_4" ParentFunc="ConvertWeightToStream(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgepseq" OrigAccess-DebugLoc="tools.cpp:237:20" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="GreaterOrEqualThresholdMissed" src_info="tools.cpp:257:20" msg_id="214-353" msg_severity="INFO" msg_body="Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 0" resolution="214-353" BundleName="MM_BUS" VarName="MM_Weight" LoopLoc="tools.cpp:257:20" LoopName="VITIS_LOOP_257_7" ParentFunc="ConvertWeightToStream(ap_uint&lt;512&gt;*, ap_uint&lt;512&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;*, hls::stream&lt;ap_uint&lt;512&gt;, 0&gt;&amp;, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, unsigned int, bool)" OrigID="scevgep1seq" OrigAccess-DebugLoc="tools.cpp:257:20" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:28:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_28_4' has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A_BUS" LoopLoc="tools.cpp:28:19" LoopName="VITIS_LOOP_28_4" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:46:19" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_46_7' has been inferred on bundle 'A_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="A_BUS" LoopLoc="tools.cpp:46:19" LoopName="VITIS_LOOP_46_7" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:237:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_237_4' has been inferred on bundle 'CONV_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="CONV_BUS" LoopLoc="tools.cpp:237:20" LoopName="VITIS_LOOP_237_4" Length="variable" Width="512" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="tools.cpp:257:20" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 512 in loop 'VITIS_LOOP_257_7' has been inferred on bundle 'MM_BUS'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="MM_BUS" LoopLoc="tools.cpp:257:20" LoopName="VITIS_LOOP_257_7" Length="variable" Width="512" Direction="read"/>
</VitisHLS:BurstInfo>

