# Clock_gating_model


---
### Waveform
![](https://github.com/genie-earth/Verilog_HDL/blob/main/waveform.jpg)
