
// Verilog netlist produced by program backanno, Version Radiant Software (64-bit) 2023.1.0.43.3

// backanno -o FINALPROJECT_impl_1_vo.vo -sp High-Performance_1.2V -w -neg -gui FINALPROJECT_impl_1.udb 
// Netlist created on Mon Dec  4 15:49:31 2023
// Netlist written on Mon Dec  4 15:49:42 2023
// Design is for device iCE40UP5K
// Design is for package SG48
// Design is for performance grade High-Performance_1.2V

`timescale 1 ns / 1 ps

module top ( nes_data, clk, leds, nes_clk, nes_latch, rgb, VSYNC, HSYNC, 
             output_freq );
  input  nes_data, clk;
  output [7:0] leds;
  output nes_clk, nes_latch;
  output [5:0] rgb;
  output VSYNC, HSYNC, output_freq;
  wire   \gravity_1.birdpos_9__N_116[11] , \gravity_1.birdpos_9__N_116[10] , 
         \gravity_1.n5870 , \gravity_1.dt[15] , \birdpos[3] , 
         \gravity_1.n2736 , \gravity_1.dt[14] , \birdpos[2] , VSYNC_c, 
         \gravity_1.n2738 , \gravity_1.birdpos_9__N_116[17] , 
         \gravity_1.birdpos_9__N_116[16] , \gravity_1.n5879 , 
         \gravity_1.dt[23] , \birdpos[9] , \gravity_1.n2742 , \birdpos[8] , 
         \gravity_1.birdpos_9__N_116[15] , \gravity_1.birdpos_9__N_116[14] , 
         \gravity_1.n5876 , \birdpos[7] , \gravity_1.n2740 , 
         \gravity_1.dt[18] , \birdpos[6] , \gravity_1.birdpos_9__N_116[9] , 
         \gravity_1.birdpos_9__N_116[8] , \gravity_1.n5867 , 
         \gravity_1.dt[13] , \birdpos[1] , \gravity_1.n2734 , 
         \gravity_1.dt[12] , \birdpos[0] , \gravity_1.birdpos_9__N_116[7] , 
         \gravity_1.birdpos_9__N_116[6] , \gravity_1.n5864 , 
         \gravity_1.dt[11] , \gravity_1.pos[11] , \gravity_1.n2732 , 
         \gravity_1.dt[10] , \gravity_1.pos[10] , 
         \gravity_1.birdpos_9__N_116[5] , \gravity_1.n5861 , \gravity_1.dt[9] , 
         \gravity_1.pos[9] , \gravity_1.birdpos_9__N_116[13] , 
         \gravity_1.birdpos_9__N_116[12] , \gravity_1.n5873 , 
         \gravity_1.dt[17] , \birdpos[5] , \gravity_1.dt[16] , \birdpos[4] , 
         \gravity_1.n5897 , \gravity_1.velocity[15] , \gravity_1.n2804 , 
         \gravity_1.velocity[14] , \gravity_1.velocity_8__N_140[9] , 
         \gravity_1.velocity_8__N_140[10] , \gravity_1.n5894 , 
         \gravity_1.velocity[13] , \gravity_1.n2802 , \gravity_1.velocity[12] , 
         \gravity_1.velocity_8__N_140[7] , \gravity_1.velocity_8__N_140[8] , 
         \gravity_1.n5891 , \gravity_1.velocity[11] , \gravity_1.n2800 , 
         \gravity_1.velocity[10] , \gravity_1.velocity_8__N_140[5] , 
         \gravity_1.velocity_8__N_140[6] , \gravity_1.velocity_8__N_140[3] , 
         \gravity_1.n5888 , \gravity_1.velocity[9] , \gravity_1.n2798 , 
         \gravity_1.velocity[8] , \gravity_1.velocity_5__N_147 , 
         \gravity_1.velocity_8__N_140[4] , \gravity_1.velocity_8__N_140[2] , 
         \gravity_1.velocity_8__N_140[1] , \gravity_1.n5885 , 
         \gravity_1.velocity[7] , \gravity_1.n2796 , \gravity_1.velocity[6] , 
         \gravity_1.velocity_8__N_140[0] , \gravity_1.n5882 , VCC_net, 
         \gravity_1.velocity[5] , \vga_1.column_9__N_21[8] , 
         \vga_1.column_9__N_21[7] , \vga_1.n5978 , \column[8] , \vga_1.n2708 , 
         \column[7] , \vga_1.column_0__N_49 , \vga_1.column_0__N_50 , vga_clk, 
         \vga_1.n2710 , \vga_1.column_9__N_21[6] , \vga_1.column_9__N_21[5] , 
         \vga_1.n5975 , \column[6] , \vga_1.n2706 , \column[5] , 
         \vga_1.column_9__N_21[4] , \vga_1.column_9__N_21[3] , \vga_1.n5972 , 
         \column[4] , \vga_1.n2704 , \column[3] , \vga_1.column_9__N_21[2] , 
         \vga_1.column_9__N_21[1] , \vga_1.n5969 , \column[2] , \vga_1.n2702 , 
         \column[1] , \vga_1.column_9__N_21[0] , \vga_1.n5792 , \column[0] , 
         \vga_1.row_9__N_1[9] , \vga_1.n5966 , \vga_1.n2816 , \row[9] , 
         \vga_1.row_9__N_1[8] , \vga_1.row_9__N_1[7] , \vga_1.n5963 , \row[8] , 
         \vga_1.n2814 , \row[7] , \vga_1.row_9__N_1[6] , \vga_1.row_9__N_1[5] , 
         \vga_1.n5960 , \row[6] , \vga_1.n2812 , \row[5] , 
         \vga_1.row_9__N_1[4] , \vga_1.row_9__N_1[3] , \vga_1.n5957 , \row[4] , 
         \vga_1.n2810 , \row[3] , \vga_1.row_9__N_1[2] , \vga_1.row_9__N_1[1] , 
         \vga_1.n5954 , \row[2] , \vga_1.n2808 , \row[1] , 
         \vga_1.row_9__N_1[0] , \vga_1.n5786 , \row[0] , 
         \vga_1.column_9__N_21[9] , \vga_1.n5981 , \column[9] , 
         \tower_1.n5759 , \tower_1.n2851 , \tower_1.n457 , \tower_1.n1142[8] , 
         \tower_1.n5750 , \tower_1.n458 , \tower_1.n2849 , \tower_1.n459 , 
         \tower_1.n1142[6] , \tower_1.n1142[7] , \tower_1.n5741 , 
         \tower_1.n460 , \tower_1.n2847 , \tower_1.n461 , \tower_1.n1142[4] , 
         \tower_1.n1142[5] , \tower_1.n5756 , \tower_1.towerypos_8__N_77 , 
         \tower_1.towerypos_9__N_71[8] , \towerypos[8] , \towerypos[9] , 
         \tower_1.towerypos_0__N_115[9] , \tower_1.n5951 , \tower_1.n2699 , 
         \tower_1.counter[9] , \tower_1.n5720 , \tower_1.counter[3] , 
         \tower_1.n1142[3] , \tower_1.n5732 , \tower_1.n2844 , 
         \tower_1.n445[9] , \tower_1.n5729 , \tower_1.counter[8] , 
         \tower_1.n2842 , \tower_1.counter[7] , \tower_1.n445[7] , 
         \tower_1.n445[8] , \tower_1.n5726 , \tower_1.counter[6] , 
         \tower_1.n2840 , \tower_1.counter[5] , \tower_1.n445[5] , 
         \tower_1.n445[6] , \tower_1.n5723 , \tower_1.counter[4] , 
         \tower_1.n445[4] , \tower_1.towerxpos_9__N_51[9] , 
         \tower_1.towerxpos_9__N_51[8] , \tower_1.n5912 , \towerxpos[9] , 
         \tower_1.n2836 , \towerxpos[8] , \tower_1.towerxpos_1__N_68 , 
         \tower_1.towerxpos_9__N_51[7] , \tower_1.towerxpos_9__N_51[6] , 
         \tower_1.n5909 , \towerxpos[7] , \tower_1.n2834 , \towerxpos[6] , 
         \tower_1.towerxpos_9__N_51[5] , \tower_1.towerxpos_9__N_51[4] , 
         \tower_1.n5906 , \towerxpos[5] , \tower_1.n2832 , \towerxpos[4] , 
         \tower_1.towerxpos_9__N_51[3] , \tower_1.towerxpos_9__N_51[2] , 
         \tower_1.n5903 , \towerxpos[3] , \tower_1.n2830 , \towerxpos[2] , 
         \tower_1.towerxpos_9__N_51[1] , \tower_1.n5900 , \towerxpos[1] , 
         \tower_1.towerypos_0__N_115[8] , \tower_1.towerypos_0__N_115[7] , 
         \tower_1.n5948 , \tower_1.n307 , \tower_1.n2697 , \tower_1.n5747 , 
         \tower_1.towerypos_9__N_71[7] , \tower_1.towerypos_6__N_88 , 
         \tower_1.towerypos_9__N_71[6] , \towerypos[6] , \towerypos[7] , 
         \tower_1.towerypos_0__N_115[6] , \tower_1.towerypos_0__N_115[5] , 
         \tower_1.n5945 , \tower_1.n2695 , \tower_1.n5738 , 
         \tower_1.towerypos_9__N_71[5] , \tower_1.towerypos_4__N_100 , 
         \tower_1.towerypos_9__N_71[4] , \towerypos[4] , \towerypos[5] , 
         \tower_1.towerypos_0__N_115[4] , \tower_1.towerypos_0__N_115[3] , 
         \tower_1.n5942 , \tower_1.n2693 , \tower_1.n5717 , 
         \tower_1.towerypos_9__N_71[3] , \tower_1.towerypos_2__N_110 , 
         \tower_1.counter[2] , \towerypos[2] , \towerypos[3] , 
         \tower_1.towerypos_0__N_115[2] , \tower_1.towerypos_0__N_115[1] , 
         \tower_1.n5939 , \tower_1.n2691 , \tower_1.counter[1] , 
         \tower_1.n5711 , \towerypos[1] , \tower_1.towerypos_0__N_115[0] , 
         \tower_1.n5705 , \towerypos[0] , \nes_1.counter_8__N_157[16] , 
         \nes_1.counter_8__N_157[15] , \nes_1.n5936 , \nes_1.NEScount[7] , 
         \nes_1.n2782 , \nes_1.NEScount[6] , \nes_1.clk , 
         \nes_1.counter_8__N_157[14] , \nes_1.counter_8__N_157[13] , 
         \nes_1.n5933 , \nes_1.NEScount[5] , \nes_1.n2780 , 
         \nes_1.NEScount[4] , \nes_1.counter_8__N_157[12] , 
         \nes_1.counter_8__N_157[11] , \nes_1.n5930 , \nes_1.NEScount[3] , 
         \nes_1.n2778 , \nes_1.NEScount[2] , \nes_1.counter_8__N_157[10] , 
         \nes_1.counter_8__N_157[9] , \nes_1.n5927 , \nes_1.NEScount[1] , 
         \nes_1.n2776 , \nes_1.NEScount[0] , \nes_1.counter_8__N_157[8] , 
         \nes_1.counter_8__N_157[7] , \nes_1.n5924 , \nes_1.counter[8] , 
         \nes_1.n2774 , \nes_1.n10 , \nes_1.counter_8__N_157[6] , 
         \nes_1.counter_8__N_157[5] , \nes_1.n5921 , \nes_1.n11 , 
         \nes_1.n2772 , \nes_1.n12 , \nes_1.counter_8__N_157[4] , 
         \nes_1.counter_8__N_157[3] , \nes_1.n5918 , \nes_1.n13 , 
         \nes_1.n2770 , \nes_1.n14 , \nes_1.counter_8__N_157[2] , 
         \nes_1.counter_8__N_157[1] , \nes_1.n5915 , \nes_1.n15 , 
         \nes_1.n2768 , \nes_1.n16 , \nes_1.counter_8__N_157[0] , 
         \nes_1.n5702 , \nes_1.n17 , \gamestate_1.n5753 , \gamestate_1.n2792 , 
         \gamestate_1.n52_adj_265[7] , \gamestate_1.n52_adj_265[8] , 
         \gamestate_1.n5744 , \gamestate_1.n2790 , 
         \gamestate_1.n52_adj_265[5] , \gamestate_1.n52_adj_265[6] , 
         \gamestate_1.n5735 , \gamestate_1.n2788 , 
         \gamestate_1.n52_adj_265[3] , \gamestate_1.n52_adj_265[4] , 
         \gamestate_1.n5714 , \gamestate_1.n2786 , 
         \gamestate_1.n52_adj_265[1] , \gamestate_1.n52_adj_265[2] , 
         \gamestate_1.n5708 , \gamestate_1.n52_adj_265[0] , 
         \pattern_gen_1.n5855 , \pattern_gen_1.n2728 , 
         \pattern_gen_1.n52_c[7] , \pattern_gen_1.n52_c[8] , 
         \pattern_gen_1.n5762 , n51, \pattern_gen_1.n2748 , 
         \pattern_gen_1.n5849 , \pattern_gen_1.n2726 , 
         \pattern_gen_1.n52_c[5] , \pattern_gen_1.n52_c[6] , 
         \pattern_gen_1.n5843 , \pattern_gen_1.n2724 , 
         \pattern_gen_1.n52_c[3] , \pattern_gen_1.n52_c[4] , 
         \pattern_gen_1.n5837 , \pattern_gen_1.n2722 , 
         \pattern_gen_1.n52_c[1] , \pattern_gen_1.n52_c[2] , 
         \pattern_gen_1.n5834 , \pattern_gen_1.n52_c[0] , 
         \pattern_gen_1.n5858 , \pattern_gen_1.n2827 , n19, 
         \pattern_gen_1.cout , \pattern_gen_1.n5852 , \pattern_gen_1.n1[8] , 
         \pattern_gen_1.n2825 , n4, \pattern_gen_1.n5846 , 
         \pattern_gen_1.n1[6] , \pattern_gen_1.n2823 , \pattern_gen_1.n1[5] , 
         \pattern_gen_1.n5840 , \pattern_gen_1.n9 , \pattern_gen_1.n2821 , 
         n4_adj_270, \pattern_gen_1.n5831 , \pattern_gen_1.n6_adj_232 , 
         \pattern_gen_1.n2819 , n2, \pattern_gen_1.n5828 , 
         \pattern_gen_1.n2_adj_233 , \pattern_gen_1.n5825 , 
         \pattern_gen_1.n2764 , \pattern_gen_1.n52_adj_243[7] , 
         \pattern_gen_1.n52_adj_243[8] , \pattern_gen_1.n5822 , 
         \pattern_gen_1.n2762 , \pattern_gen_1.n52_adj_243[5] , 
         \pattern_gen_1.n52_adj_243[6] , \pattern_gen_1.n5819 , 
         \pattern_gen_1.n2760 , \pattern_gen_1.n52_adj_243[3] , 
         \pattern_gen_1.n52_adj_243[4] , \pattern_gen_1.n5816 , 
         \pattern_gen_1.n2758 , \pattern_gen_1.n52_adj_243[1] , 
         \pattern_gen_1.n52_adj_243[2] , \pattern_gen_1.n5813 , 
         \pattern_gen_1.n52_adj_243[0] , \pattern_gen_1.n5774 , 
         \pattern_gen_1.n2754 , n44, n43, \pattern_gen_1.n5771 , 
         \pattern_gen_1.n2752 , n46, n45, \pattern_gen_1.n5768 , 
         \pattern_gen_1.n2750 , n48, n47, \pattern_gen_1.n5765 , n50, n49, 
         \gravity_1.velocity[15].sig_000.FeedThruLUT , 
         \gravity_1.velocity[13].sig_002.FeedThruLUT , 
         \gravity_1.velocity[14].sig_001.FeedThruLUT , 
         \gravity_1.velocity[11].sig_004.FeedThruLUT , 
         \gravity_1.velocity[12].sig_003.FeedThruLUT , 
         \gravity_1.velocity[9].sig_006.FeedThruLUT , 
         \gravity_1.velocity[10].sig_005.FeedThruLUT , 
         \gravity_1.velocity[7].sig_008.FeedThruLUT , 
         \gravity_1.velocity[8].sig_007.FeedThruLUT , 
         \gravity_1.velocity[5].sig_010.FeedThruLUT , 
         \gravity_1.velocity[6].sig_009.FeedThruLUT , 
         \gravity_1.velocity_15__N_126[15] , \gravity_1.n4 , \gravity_1.n301 , 
         \gravity_1.was_jump_N_182 , \gravity_1.velocity_15__N_126[13] , 
         \gravity_1.velocity_15__N_126[14] , 
         \gravity_1.velocity_15__N_126[11] , 
         \gravity_1.velocity_15__N_126[12] , \gravity_1.velocity_15__N_126[9] , 
         \gravity_1.velocity_15__N_126[10] , \gravity_1.was_jump_N_181 , 
         \gravity_1.was_jump , leds_c_7, \nes_1.shiftReg_0__N_166 , 
         \nes_1.shiftReg[0].sig_011.FeedThruLUT , nes_data_c, 
         \nes_1.shiftReg[0] , nes_clk_c, \nes_1.shiftReg[1] , 
         \nes_1.shiftReg[2].sig_013.FeedThruLUT , 
         \nes_1.shiftReg[1].sig_012.FeedThruLUT , \nes_1.shiftReg[2] , 
         \nes_1.shiftReg[3] , \nes_1.shiftReg[4].sig_015.FeedThruLUT , 
         \nes_1.shiftReg[3].sig_014.FeedThruLUT , \nes_1.shiftReg[4] , 
         \nes_1.shiftReg[5] , \nes_1.shiftReg[6].sig_017.FeedThruLUT , 
         \nes_1.shiftReg[5].sig_016.FeedThruLUT , \nes_1.shiftReg[6] , 
         \nes_1.shiftReg[7] , nes_latch_c, \nes_1.nes_latch_c_N_172 , gameover, 
         \gravity_1.n6 , \gravity_1.n5 , leds_c_4, 
         \gamestate_1.gameover_N_176 , \gamestate_1.n4476 , 
         \gamestate_1.n6_adj_263 , \gamestate_1.n1833 , \tower_1.n467 , 
         \tower_1.n2464 , \tower_1.n6 , \pattern_gen_1.n18_adj_226 , 
         \pattern_gen_1.n56 , \pattern_gen_1.n18 , \pattern_gen_1.n57 , 
         \pattern_gen_1.n18_adj_217 , \pattern_gen_1.n4164 , 
         \pattern_gen_1.n4_adj_227 , valid, \pattern_gen_1.rgb_c_1_N_169[0] , 
         \pattern_gen_1.n3860 , rgb_c_1, \gravity_1.n8 , \gravity_1.n22 , 
         \gravity_1.n8_adj_268 , \gravity_1.n8_adj_269 , \vga_1.n3864 , 
         \vga_1.n12 , \vga_1.n4176 , \vga_1.n14 , \vga_1.n15 , n3867, 
         \pattern_gen_1.n3868 , \vga_1.n8 , \vga_1.n17 , \tower_1.n5 , 
         \tower_1.n2505 , \tower_1.n3443 , n1909, \tower_1.n12 , n1879, 
         \nes_1.nes_clk_c_N_173 , leds_c_6, \gamestate_1.n5 , 
         \gamestate_1.n4166 , \gamestate_1.n4 , \gamestate_1.n6 , 
         \gamestate_1.n8 , \gamestate_1.n10 , \gamestate_1.n12 , 
         \gamestate_1.n14 , \gamestate_1.n16 , \gamestate_1.n18_adj_259 , 
         \gamestate_1.n4_adj_245 , \gamestate_1.n6_adj_247 , 
         \gamestate_1.n8_adj_249 , \gamestate_1.n10_adj_251 , 
         \gamestate_1.n12_adj_253 , \gamestate_1.n14_adj_255 , 
         \gamestate_1.n16_adj_257 , \gamestate_1.n18 , \gamestate_1.n32 , 
         \gamestate_1.n19 , \gamestate_1.n3426 , \gamestate_1.n12_adj_261 , 
         \gamestate_1.n5405 , \gamestate_1.n12_adj_262 , 
         \pattern_gen_1.n4_adj_216 , \pattern_gen_1.n12 , 
         \pattern_gen_1.n10_adj_242 , \pattern_gen_1.n14 , \pattern_gen_1.n16 , 
         \pattern_gen_1.n4_c , \pattern_gen_1.n6 , \pattern_gen_1.n8 , 
         \pattern_gen_1.n10 , \pattern_gen_1.n12_adj_184 , 
         \pattern_gen_1.n14_adj_186 , \pattern_gen_1.n16_adj_190 , 
         \pattern_gen_1.n18_adj_207 , \pattern_gen_1.n4_adj_191 , 
         \pattern_gen_1.n6_adj_194 , \pattern_gen_1.n8_adj_195 , 
         \pattern_gen_1.n10_adj_198 , \pattern_gen_1.n12_adj_199 , 
         \pattern_gen_1.n14_adj_200 , \pattern_gen_1.n16_adj_201 , 
         \pattern_gen_1.n18_adj_203 , \pattern_gen_1.n12_adj_202 , 
         \pattern_gen_1.n18_adj_204 , \pattern_gen_1.n5 , 
         \pattern_gen_1.n2491 , \pattern_gen_1.n18_adj_209 , 
         \pattern_gen_1.n6_adj_210 , \pattern_gen_1.n8_adj_211 , 
         \pattern_gen_1.n10_adj_212 , \pattern_gen_1.n12_adj_213 , 
         \pattern_gen_1.n14_adj_214 , \pattern_gen_1.n16_adj_215 , 
         \pattern_gen_1.n4_adj_218 , \pattern_gen_1.n6_adj_219 , 
         \pattern_gen_1.n8_adj_220 , \pattern_gen_1.n10_adj_221 , 
         \pattern_gen_1.n12_adj_222 , \pattern_gen_1.n14_adj_223 , 
         \pattern_gen_1.n16_adj_224 , \pattern_gen_1.n4_adj_239 , 
         \pattern_gen_1.n6_adj_240 , \pattern_gen_1.n8_adj_241 , 
         \vga_1.valid_N_175 , \vga_1.HSYNC_c_N_167 , \vga_1.valid_N_174$n0 , 
         rgb_c_0, leds_c_5, \vga_1.VSYNC_c_N_168 , \vga_1.n8_adj_266 , 
         \vga_1.valid_N_174 , leds_c_1, leds_c_0, leds_c_3, leds_c_2, HSYNC_c, 
         clk_c, \mypll_1.lscc_pll_inst.feedback_w , output_freq_c;

  gravity_1_SLICE_0 \gravity_1.SLICE_0 ( 
    .DI1(\gravity_1.birdpos_9__N_116[11] ), 
    .DI0(\gravity_1.birdpos_9__N_116[10] ), .D1(\gravity_1.n5870 ), 
    .C1(\gravity_1.dt[15] ), .B1(\birdpos[3] ), .D0(\gravity_1.n2736 ), 
    .C0(\gravity_1.dt[14] ), .B0(\birdpos[2] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2736 ), .CIN1(\gravity_1.n5870 ), .Q0(\birdpos[2] ), 
    .Q1(\birdpos[3] ), .F0(\gravity_1.birdpos_9__N_116[10] ), 
    .F1(\gravity_1.birdpos_9__N_116[11] ), .COUT1(\gravity_1.n2738 ), 
    .COUT0(\gravity_1.n5870 ));
  gravity_1_SLICE_1 \gravity_1.SLICE_1 ( 
    .DI1(\gravity_1.birdpos_9__N_116[17] ), 
    .DI0(\gravity_1.birdpos_9__N_116[16] ), .D1(\gravity_1.n5879 ), 
    .C1(\gravity_1.dt[23] ), .B1(\birdpos[9] ), .D0(\gravity_1.n2742 ), 
    .C0(\gravity_1.dt[23] ), .B0(\birdpos[8] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2742 ), .CIN1(\gravity_1.n5879 ), .Q0(\birdpos[8] ), 
    .Q1(\birdpos[9] ), .F0(\gravity_1.birdpos_9__N_116[16] ), 
    .F1(\gravity_1.birdpos_9__N_116[17] ), .COUT0(\gravity_1.n5879 ));
  gravity_1_SLICE_2 \gravity_1.SLICE_2 ( 
    .DI1(\gravity_1.birdpos_9__N_116[15] ), 
    .DI0(\gravity_1.birdpos_9__N_116[14] ), .D1(\gravity_1.n5876 ), 
    .C1(\gravity_1.dt[23] ), .B1(\birdpos[7] ), .D0(\gravity_1.n2740 ), 
    .C0(\gravity_1.dt[18] ), .B0(\birdpos[6] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2740 ), .CIN1(\gravity_1.n5876 ), .Q0(\birdpos[6] ), 
    .Q1(\birdpos[7] ), .F0(\gravity_1.birdpos_9__N_116[14] ), 
    .F1(\gravity_1.birdpos_9__N_116[15] ), .COUT1(\gravity_1.n2742 ), 
    .COUT0(\gravity_1.n5876 ));
  gravity_1_SLICE_3 \gravity_1.SLICE_3 ( .DI1(\gravity_1.birdpos_9__N_116[9] ), 
    .DI0(\gravity_1.birdpos_9__N_116[8] ), .D1(\gravity_1.n5867 ), 
    .C1(\gravity_1.dt[13] ), .B1(\birdpos[1] ), .D0(\gravity_1.n2734 ), 
    .C0(\gravity_1.dt[12] ), .B0(\birdpos[0] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2734 ), .CIN1(\gravity_1.n5867 ), .Q0(\birdpos[0] ), 
    .Q1(\birdpos[1] ), .F0(\gravity_1.birdpos_9__N_116[8] ), 
    .F1(\gravity_1.birdpos_9__N_116[9] ), .COUT1(\gravity_1.n2736 ), 
    .COUT0(\gravity_1.n5867 ));
  gravity_1_SLICE_4 \gravity_1.SLICE_4 ( .DI1(\gravity_1.birdpos_9__N_116[7] ), 
    .DI0(\gravity_1.birdpos_9__N_116[6] ), .D1(\gravity_1.n5864 ), 
    .C1(\gravity_1.dt[11] ), .B1(\gravity_1.pos[11] ), .D0(\gravity_1.n2732 ), 
    .C0(\gravity_1.dt[10] ), .B0(\gravity_1.pos[10] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2732 ), .CIN1(\gravity_1.n5864 ), 
    .Q0(\gravity_1.pos[10] ), .Q1(\gravity_1.pos[11] ), 
    .F0(\gravity_1.birdpos_9__N_116[6] ), .F1(\gravity_1.birdpos_9__N_116[7] ), 
    .COUT1(\gravity_1.n2734 ), .COUT0(\gravity_1.n5864 ));
  gravity_1_SLICE_5 \gravity_1.SLICE_5 ( .DI1(\gravity_1.birdpos_9__N_116[5] ), 
    .D1(\gravity_1.n5861 ), .C1(\gravity_1.dt[9] ), .B1(\gravity_1.pos[9] ), 
    .CLK(VSYNC_c), .CIN1(\gravity_1.n5861 ), .Q1(\gravity_1.pos[9] ), 
    .F1(\gravity_1.birdpos_9__N_116[5] ), .COUT1(\gravity_1.n2732 ), 
    .COUT0(\gravity_1.n5861 ));
  gravity_1_SLICE_6 \gravity_1.SLICE_6 ( 
    .DI1(\gravity_1.birdpos_9__N_116[13] ), 
    .DI0(\gravity_1.birdpos_9__N_116[12] ), .D1(\gravity_1.n5873 ), 
    .C1(\gravity_1.dt[17] ), .B1(\birdpos[5] ), .D0(\gravity_1.n2738 ), 
    .C0(\gravity_1.dt[16] ), .B0(\birdpos[4] ), .CLK(VSYNC_c), 
    .CIN0(\gravity_1.n2738 ), .CIN1(\gravity_1.n5873 ), .Q0(\birdpos[4] ), 
    .Q1(\birdpos[5] ), .F0(\gravity_1.birdpos_9__N_116[12] ), 
    .F1(\gravity_1.birdpos_9__N_116[13] ), .COUT1(\gravity_1.n2740 ), 
    .COUT0(\gravity_1.n5873 ));
  gravity_1_SLICE_7 \gravity_1.SLICE_7 ( .D1(\gravity_1.n5897 ), 
    .B1(\gravity_1.velocity[15] ), .D0(\gravity_1.n2804 ), 
    .B0(\gravity_1.velocity[14] ), .CIN0(\gravity_1.n2804 ), 
    .CIN1(\gravity_1.n5897 ), .F0(\gravity_1.velocity_8__N_140[9] ), 
    .F1(\gravity_1.velocity_8__N_140[10] ), .COUT0(\gravity_1.n5897 ));
  gravity_1_SLICE_8 \gravity_1.SLICE_8 ( .D1(\gravity_1.n5894 ), 
    .B1(\gravity_1.velocity[13] ), .D0(\gravity_1.n2802 ), 
    .B0(\gravity_1.velocity[12] ), .CIN0(\gravity_1.n2802 ), 
    .CIN1(\gravity_1.n5894 ), .F0(\gravity_1.velocity_8__N_140[7] ), 
    .F1(\gravity_1.velocity_8__N_140[8] ), .COUT1(\gravity_1.n2804 ), 
    .COUT0(\gravity_1.n5894 ));
  gravity_1_SLICE_9 \gravity_1.SLICE_9 ( .D1(\gravity_1.n5891 ), 
    .B1(\gravity_1.velocity[11] ), .D0(\gravity_1.n2800 ), 
    .B0(\gravity_1.velocity[10] ), .CIN0(\gravity_1.n2800 ), 
    .CIN1(\gravity_1.n5891 ), .F0(\gravity_1.velocity_8__N_140[5] ), 
    .F1(\gravity_1.velocity_8__N_140[6] ), .COUT1(\gravity_1.n2802 ), 
    .COUT0(\gravity_1.n5891 ));
  gravity_1_SLICE_10 \gravity_1.SLICE_10 ( 
    .DI0(\gravity_1.velocity_8__N_140[3] ), .D1(\gravity_1.n5888 ), 
    .B1(\gravity_1.velocity[9] ), .D0(\gravity_1.n2798 ), 
    .B0(\gravity_1.velocity[8] ), .LSR(\gravity_1.velocity_5__N_147 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n2798 ), .CIN1(\gravity_1.n5888 ), 
    .Q0(\gravity_1.velocity[8] ), .F0(\gravity_1.velocity_8__N_140[3] ), 
    .F1(\gravity_1.velocity_8__N_140[4] ), .COUT1(\gravity_1.n2800 ), 
    .COUT0(\gravity_1.n5888 ));
  gravity_1_SLICE_11 \gravity_1.SLICE_11 ( 
    .DI1(\gravity_1.velocity_8__N_140[2] ), 
    .DI0(\gravity_1.velocity_8__N_140[1] ), .D1(\gravity_1.n5885 ), 
    .B1(\gravity_1.velocity[7] ), .D0(\gravity_1.n2796 ), 
    .B0(\gravity_1.velocity[6] ), .LSR(\gravity_1.velocity_5__N_147 ), 
    .CLK(VSYNC_c), .CIN0(\gravity_1.n2796 ), .CIN1(\gravity_1.n5885 ), 
    .Q0(\gravity_1.velocity[6] ), .Q1(\gravity_1.velocity[7] ), 
    .F0(\gravity_1.velocity_8__N_140[1] ), 
    .F1(\gravity_1.velocity_8__N_140[2] ), .COUT1(\gravity_1.n2798 ), 
    .COUT0(\gravity_1.n5885 ));
  gravity_1_SLICE_12 \gravity_1.SLICE_12 ( 
    .DI1(\gravity_1.velocity_8__N_140[0] ), .D1(\gravity_1.n5882 ), 
    .C1(VCC_net), .B1(\gravity_1.velocity[5] ), 
    .LSR(\gravity_1.velocity_5__N_147 ), .CLK(VSYNC_c), 
    .CIN1(\gravity_1.n5882 ), .Q1(\gravity_1.velocity[5] ), 
    .F1(\gravity_1.velocity_8__N_140[0] ), .COUT1(\gravity_1.n2796 ), 
    .COUT0(\gravity_1.n5882 ));
  vga_1_SLICE_13 \vga_1.SLICE_13 ( .DI1(\vga_1.column_9__N_21[8] ), 
    .DI0(\vga_1.column_9__N_21[7] ), .D1(\vga_1.n5978 ), .B1(\column[8] ), 
    .D0(\vga_1.n2708 ), .B0(\column[7] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2708 ), 
    .CIN1(\vga_1.n5978 ), .Q0(\column[7] ), .Q1(\column[8] ), 
    .F0(\vga_1.column_9__N_21[7] ), .F1(\vga_1.column_9__N_21[8] ), 
    .COUT1(\vga_1.n2710 ), .COUT0(\vga_1.n5978 ));
  vga_1_SLICE_14 \vga_1.SLICE_14 ( .DI1(\vga_1.column_9__N_21[6] ), 
    .DI0(\vga_1.column_9__N_21[5] ), .D1(\vga_1.n5975 ), .B1(\column[6] ), 
    .D0(\vga_1.n2706 ), .B0(\column[5] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2706 ), 
    .CIN1(\vga_1.n5975 ), .Q0(\column[5] ), .Q1(\column[6] ), 
    .F0(\vga_1.column_9__N_21[5] ), .F1(\vga_1.column_9__N_21[6] ), 
    .COUT1(\vga_1.n2708 ), .COUT0(\vga_1.n5975 ));
  vga_1_SLICE_15 \vga_1.SLICE_15 ( .DI1(\vga_1.column_9__N_21[4] ), 
    .DI0(\vga_1.column_9__N_21[3] ), .D1(\vga_1.n5972 ), .B1(\column[4] ), 
    .D0(\vga_1.n2704 ), .B0(\column[3] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2704 ), 
    .CIN1(\vga_1.n5972 ), .Q0(\column[3] ), .Q1(\column[4] ), 
    .F0(\vga_1.column_9__N_21[3] ), .F1(\vga_1.column_9__N_21[4] ), 
    .COUT1(\vga_1.n2706 ), .COUT0(\vga_1.n5972 ));
  vga_1_SLICE_16 \vga_1.SLICE_16 ( .DI1(\vga_1.column_9__N_21[2] ), 
    .DI0(\vga_1.column_9__N_21[1] ), .D1(\vga_1.n5969 ), .B1(\column[2] ), 
    .D0(\vga_1.n2702 ), .B0(\column[1] ), .CE(\vga_1.column_0__N_49 ), 
    .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), .CIN0(\vga_1.n2702 ), 
    .CIN1(\vga_1.n5969 ), .Q0(\column[1] ), .Q1(\column[2] ), 
    .F0(\vga_1.column_9__N_21[1] ), .F1(\vga_1.column_9__N_21[2] ), 
    .COUT1(\vga_1.n2704 ), .COUT0(\vga_1.n5969 ));
  vga_1_SLICE_17 \vga_1.SLICE_17 ( .DI1(\vga_1.column_9__N_21[0] ), 
    .D1(\vga_1.n5792 ), .C1(VCC_net), .B1(\column[0] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN1(\vga_1.n5792 ), .Q1(\column[0] ), .F1(\vga_1.column_9__N_21[0] ), 
    .COUT1(\vga_1.n2702 ), .COUT0(\vga_1.n5792 ));
  vga_1_SLICE_18 \vga_1.SLICE_18 ( .DI0(\vga_1.row_9__N_1[9] ), 
    .D1(\vga_1.n5966 ), .D0(\vga_1.n2816 ), .C0(\row[9] ), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN0(\vga_1.n2816 ), 
    .CIN1(\vga_1.n5966 ), .Q0(\row[9] ), .F0(\vga_1.row_9__N_1[9] ), 
    .COUT0(\vga_1.n5966 ));
  vga_1_SLICE_19 \vga_1.SLICE_19 ( .DI1(\vga_1.row_9__N_1[8] ), 
    .DI0(\vga_1.row_9__N_1[7] ), .D1(\vga_1.n5963 ), .C1(\row[8] ), 
    .D0(\vga_1.n2814 ), .C0(\row[7] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2814 ), .CIN1(\vga_1.n5963 ), .Q0(\row[7] ), 
    .Q1(\row[8] ), .F0(\vga_1.row_9__N_1[7] ), .F1(\vga_1.row_9__N_1[8] ), 
    .COUT1(\vga_1.n2816 ), .COUT0(\vga_1.n5963 ));
  vga_1_SLICE_20 \vga_1.SLICE_20 ( .DI1(\vga_1.row_9__N_1[6] ), 
    .DI0(\vga_1.row_9__N_1[5] ), .D1(\vga_1.n5960 ), .C1(\row[6] ), 
    .D0(\vga_1.n2812 ), .C0(\row[5] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2812 ), .CIN1(\vga_1.n5960 ), .Q0(\row[5] ), 
    .Q1(\row[6] ), .F0(\vga_1.row_9__N_1[5] ), .F1(\vga_1.row_9__N_1[6] ), 
    .COUT1(\vga_1.n2814 ), .COUT0(\vga_1.n5960 ));
  vga_1_SLICE_21 \vga_1.SLICE_21 ( .DI1(\vga_1.row_9__N_1[4] ), 
    .DI0(\vga_1.row_9__N_1[3] ), .D1(\vga_1.n5957 ), .C1(\row[4] ), 
    .D0(\vga_1.n2810 ), .C0(\row[3] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2810 ), .CIN1(\vga_1.n5957 ), .Q0(\row[3] ), 
    .Q1(\row[4] ), .F0(\vga_1.row_9__N_1[3] ), .F1(\vga_1.row_9__N_1[4] ), 
    .COUT1(\vga_1.n2812 ), .COUT0(\vga_1.n5957 ));
  vga_1_SLICE_22 \vga_1.SLICE_22 ( .DI1(\vga_1.row_9__N_1[2] ), 
    .DI0(\vga_1.row_9__N_1[1] ), .D1(\vga_1.n5954 ), .C1(\row[2] ), 
    .D0(\vga_1.n2808 ), .C0(\row[1] ), .LSR(\vga_1.column_0__N_49 ), 
    .CLK(vga_clk), .CIN0(\vga_1.n2808 ), .CIN1(\vga_1.n5954 ), .Q0(\row[1] ), 
    .Q1(\row[2] ), .F0(\vga_1.row_9__N_1[1] ), .F1(\vga_1.row_9__N_1[2] ), 
    .COUT1(\vga_1.n2810 ), .COUT0(\vga_1.n5954 ));
  vga_1_SLICE_23 \vga_1.SLICE_23 ( .DI1(\vga_1.row_9__N_1[0] ), 
    .D1(\vga_1.n5786 ), .C1(\row[0] ), .B1(VCC_net), 
    .LSR(\vga_1.column_0__N_49 ), .CLK(vga_clk), .CIN1(\vga_1.n5786 ), 
    .Q1(\row[0] ), .F1(\vga_1.row_9__N_1[0] ), .COUT1(\vga_1.n2808 ), 
    .COUT0(\vga_1.n5786 ));
  vga_1_SLICE_24 \vga_1.SLICE_24 ( .DI0(\vga_1.column_9__N_21[9] ), 
    .D1(\vga_1.n5981 ), .D0(\vga_1.n2710 ), .B0(\column[9] ), 
    .CE(\vga_1.column_0__N_49 ), .LSR(\vga_1.column_0__N_50 ), .CLK(vga_clk), 
    .CIN0(\vga_1.n2710 ), .CIN1(\vga_1.n5981 ), .Q0(\column[9] ), 
    .F0(\vga_1.column_9__N_21[9] ), .COUT0(\vga_1.n5981 ));
  tower_1_SLICE_25 \tower_1.SLICE_25 ( .D1(\tower_1.n5759 ), 
    .D0(\tower_1.n2851 ), .B0(\tower_1.n457 ), .CIN0(\tower_1.n2851 ), 
    .CIN1(\tower_1.n5759 ), .F0(\tower_1.n1142[8] ), .COUT0(\tower_1.n5759 ));
  tower_1_SLICE_26 \tower_1.SLICE_26 ( .D1(\tower_1.n5750 ), .C1(VCC_net), 
    .B1(\tower_1.n458 ), .D0(\tower_1.n2849 ), .C0(VCC_net), 
    .B0(\tower_1.n459 ), .CIN0(\tower_1.n2849 ), .CIN1(\tower_1.n5750 ), 
    .F0(\tower_1.n1142[6] ), .F1(\tower_1.n1142[7] ), .COUT1(\tower_1.n2851 ), 
    .COUT0(\tower_1.n5750 ));
  tower_1_SLICE_27 \tower_1.SLICE_27 ( .D1(\tower_1.n5741 ), .C1(VCC_net), 
    .B1(\tower_1.n460 ), .D0(\tower_1.n2847 ), .B0(\tower_1.n461 ), 
    .CIN0(\tower_1.n2847 ), .CIN1(\tower_1.n5741 ), .F0(\tower_1.n1142[4] ), 
    .F1(\tower_1.n1142[5] ), .COUT1(\tower_1.n2849 ), .COUT0(\tower_1.n5741 ));
  tower_1_SLICE_28 \tower_1.SLICE_28 ( .D1(\tower_1.n5756 ), 
    .D0(\tower_1.towerypos_8__N_77 ), .C0(\tower_1.towerypos_9__N_71[8] ), 
    .CIN0(\tower_1.towerypos_8__N_77 ), .CIN1(\tower_1.n5756 ), 
    .F0(\towerypos[8] ), .F1(\towerypos[9] ), .COUT0(\tower_1.n5756 ));
  tower_1_SLICE_29 \tower_1.SLICE_29 ( .DI0(\tower_1.towerypos_0__N_115[9] ), 
    .D1(\tower_1.n5951 ), .D0(\tower_1.n2699 ), .C0(\tower_1.counter[9] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2699 ), .CIN1(\tower_1.n5951 ), 
    .Q0(\tower_1.counter[9] ), .F0(\tower_1.towerypos_0__N_115[9] ), 
    .COUT0(\tower_1.n5951 ));
  tower_1_SLICE_30 \tower_1.SLICE_30 ( .D1(\tower_1.n5720 ), .C1(VCC_net), 
    .B1(\tower_1.counter[3] ), .CIN1(\tower_1.n5720 ), .F1(\tower_1.n1142[3] ), 
    .COUT1(\tower_1.n2847 ), .COUT0(\tower_1.n5720 ));
  tower_1_SLICE_31 \tower_1.SLICE_31 ( .D1(\tower_1.n5732 ), 
    .D0(\tower_1.n2844 ), .B0(\tower_1.counter[9] ), .CIN0(\tower_1.n2844 ), 
    .CIN1(\tower_1.n5732 ), .F0(\tower_1.n445[9] ), .COUT0(\tower_1.n5732 ));
  tower_1_SLICE_32 \tower_1.SLICE_32 ( .D1(\tower_1.n5729 ), .C1(VCC_net), 
    .B1(\tower_1.counter[8] ), .D0(\tower_1.n2842 ), .C0(VCC_net), 
    .B0(\tower_1.counter[7] ), .CIN0(\tower_1.n2842 ), .CIN1(\tower_1.n5729 ), 
    .F0(\tower_1.n445[7] ), .F1(\tower_1.n445[8] ), .COUT1(\tower_1.n2844 ), 
    .COUT0(\tower_1.n5729 ));
  tower_1_SLICE_33 \tower_1.SLICE_33 ( .D1(\tower_1.n5726 ), .C1(VCC_net), 
    .B1(\tower_1.counter[6] ), .D0(\tower_1.n2840 ), .B0(\tower_1.counter[5] ), 
    .CIN0(\tower_1.n2840 ), .CIN1(\tower_1.n5726 ), .F0(\tower_1.n445[5] ), 
    .F1(\tower_1.n445[6] ), .COUT1(\tower_1.n2842 ), .COUT0(\tower_1.n5726 ));
  tower_1_SLICE_34 \tower_1.SLICE_34 ( .D1(\tower_1.n5723 ), .C1(VCC_net), 
    .B1(\tower_1.counter[4] ), .CIN1(\tower_1.n5723 ), .F1(\tower_1.n445[4] ), 
    .COUT1(\tower_1.n2840 ), .COUT0(\tower_1.n5723 ));
  tower_1_SLICE_35 \tower_1.SLICE_35 ( .DI1(\tower_1.towerxpos_9__N_51[9] ), 
    .DI0(\tower_1.towerxpos_9__N_51[8] ), .D1(\tower_1.n5912 ), 
    .C1(\towerxpos[9] ), .B1(VCC_net), .D0(\tower_1.n2836 ), 
    .C0(\towerxpos[8] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2836 ), .CIN1(\tower_1.n5912 ), 
    .Q0(\towerxpos[8] ), .Q1(\towerxpos[9] ), 
    .F0(\tower_1.towerxpos_9__N_51[8] ), .F1(\tower_1.towerxpos_9__N_51[9] ), 
    .COUT0(\tower_1.n5912 ));
  tower_1_SLICE_36 \tower_1.SLICE_36 ( .DI1(\tower_1.towerxpos_9__N_51[7] ), 
    .DI0(\tower_1.towerxpos_9__N_51[6] ), .D1(\tower_1.n5909 ), 
    .C1(\towerxpos[7] ), .B1(VCC_net), .D0(\tower_1.n2834 ), 
    .C0(\towerxpos[6] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2834 ), .CIN1(\tower_1.n5909 ), 
    .Q0(\towerxpos[6] ), .Q1(\towerxpos[7] ), 
    .F0(\tower_1.towerxpos_9__N_51[6] ), .F1(\tower_1.towerxpos_9__N_51[7] ), 
    .COUT1(\tower_1.n2836 ), .COUT0(\tower_1.n5909 ));
  tower_1_SLICE_37 \tower_1.SLICE_37 ( .DI1(\tower_1.towerxpos_9__N_51[5] ), 
    .DI0(\tower_1.towerxpos_9__N_51[4] ), .D1(\tower_1.n5906 ), 
    .C1(\towerxpos[5] ), .B1(VCC_net), .D0(\tower_1.n2832 ), 
    .C0(\towerxpos[4] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2832 ), .CIN1(\tower_1.n5906 ), 
    .Q0(\towerxpos[4] ), .Q1(\towerxpos[5] ), 
    .F0(\tower_1.towerxpos_9__N_51[4] ), .F1(\tower_1.towerxpos_9__N_51[5] ), 
    .COUT1(\tower_1.n2834 ), .COUT0(\tower_1.n5906 ));
  tower_1_SLICE_38 \tower_1.SLICE_38 ( .DI1(\tower_1.towerxpos_9__N_51[3] ), 
    .DI0(\tower_1.towerxpos_9__N_51[2] ), .D1(\tower_1.n5903 ), 
    .C1(\towerxpos[3] ), .B1(VCC_net), .D0(\tower_1.n2830 ), 
    .C0(\towerxpos[2] ), .B0(VCC_net), .LSR(\tower_1.towerxpos_1__N_68 ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2830 ), .CIN1(\tower_1.n5903 ), 
    .Q0(\towerxpos[2] ), .Q1(\towerxpos[3] ), 
    .F0(\tower_1.towerxpos_9__N_51[2] ), .F1(\tower_1.towerxpos_9__N_51[3] ), 
    .COUT1(\tower_1.n2832 ), .COUT0(\tower_1.n5903 ));
  tower_1_SLICE_39 \tower_1.SLICE_39 ( .DI1(\tower_1.towerxpos_9__N_51[1] ), 
    .D1(\tower_1.n5900 ), .C1(\towerxpos[1] ), .B1(VCC_net), 
    .LSR(\tower_1.towerxpos_1__N_68 ), .CLK(VSYNC_c), .CIN1(\tower_1.n5900 ), 
    .Q1(\towerxpos[1] ), .F1(\tower_1.towerxpos_9__N_51[1] ), 
    .COUT1(\tower_1.n2830 ), .COUT0(\tower_1.n5900 ));
  tower_1_SLICE_40 \tower_1.SLICE_40 ( .DI1(\tower_1.towerypos_0__N_115[8] ), 
    .DI0(\tower_1.towerypos_0__N_115[7] ), .D1(\tower_1.n5948 ), 
    .C1(\tower_1.counter[8] ), .B1(\tower_1.n307 ), .D0(\tower_1.n2697 ), 
    .C0(\tower_1.counter[7] ), .B0(\tower_1.n307 ), .CLK(VSYNC_c), 
    .CIN0(\tower_1.n2697 ), .CIN1(\tower_1.n5948 ), .Q0(\tower_1.counter[7] ), 
    .Q1(\tower_1.counter[8] ), .F0(\tower_1.towerypos_0__N_115[7] ), 
    .F1(\tower_1.towerypos_0__N_115[8] ), .COUT1(\tower_1.n2699 ), 
    .COUT0(\tower_1.n5948 ));
  tower_1_SLICE_41 \tower_1.SLICE_41 ( .D1(\tower_1.n5747 ), 
    .C1(\tower_1.towerypos_9__N_71[7] ), .D0(\tower_1.towerypos_6__N_88 ), 
    .C0(\tower_1.towerypos_9__N_71[6] ), .CIN0(\tower_1.towerypos_6__N_88 ), 
    .CIN1(\tower_1.n5747 ), .F0(\towerypos[6] ), .F1(\towerypos[7] ), 
    .COUT1(\tower_1.towerypos_8__N_77 ), .COUT0(\tower_1.n5747 ));
  tower_1_SLICE_42 \tower_1.SLICE_42 ( .DI1(\tower_1.towerypos_0__N_115[6] ), 
    .DI0(\tower_1.towerypos_0__N_115[5] ), .D1(\tower_1.n5945 ), 
    .C1(\tower_1.counter[6] ), .D0(\tower_1.n2695 ), .C0(\tower_1.counter[5] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2695 ), .CIN1(\tower_1.n5945 ), 
    .Q0(\tower_1.counter[5] ), .Q1(\tower_1.counter[6] ), 
    .F0(\tower_1.towerypos_0__N_115[5] ), .F1(\tower_1.towerypos_0__N_115[6] ), 
    .COUT1(\tower_1.n2697 ), .COUT0(\tower_1.n5945 ));
  tower_1_SLICE_43 \tower_1.SLICE_43 ( .D1(\tower_1.n5738 ), 
    .C1(\tower_1.towerypos_9__N_71[5] ), .B1(VCC_net), 
    .D0(\tower_1.towerypos_4__N_100 ), .C0(\tower_1.towerypos_9__N_71[4] ), 
    .B0(VCC_net), .CIN0(\tower_1.towerypos_4__N_100 ), .CIN1(\tower_1.n5738 ), 
    .F0(\towerypos[4] ), .F1(\towerypos[5] ), 
    .COUT1(\tower_1.towerypos_6__N_88 ), .COUT0(\tower_1.n5738 ));
  tower_1_SLICE_44 \tower_1.SLICE_44 ( .DI1(\tower_1.towerypos_0__N_115[4] ), 
    .DI0(\tower_1.towerypos_0__N_115[3] ), .D1(\tower_1.n5942 ), 
    .C1(\tower_1.counter[4] ), .D0(\tower_1.n2693 ), .C0(\tower_1.counter[3] ), 
    .CLK(VSYNC_c), .CIN0(\tower_1.n2693 ), .CIN1(\tower_1.n5942 ), 
    .Q0(\tower_1.counter[3] ), .Q1(\tower_1.counter[4] ), 
    .F0(\tower_1.towerypos_0__N_115[3] ), .F1(\tower_1.towerypos_0__N_115[4] ), 
    .COUT1(\tower_1.n2695 ), .COUT0(\tower_1.n5942 ));
  tower_1_SLICE_45 \tower_1.SLICE_45 ( .D1(\tower_1.n5717 ), 
    .C1(\tower_1.towerypos_9__N_71[3] ), .D0(\tower_1.towerypos_2__N_110 ), 
    .C0(\tower_1.counter[2] ), .CIN0(\tower_1.towerypos_2__N_110 ), 
    .CIN1(\tower_1.n5717 ), .F0(\towerypos[2] ), .F1(\towerypos[3] ), 
    .COUT1(\tower_1.towerypos_4__N_100 ), .COUT0(\tower_1.n5717 ));
  tower_1_SLICE_46 \tower_1.SLICE_46 ( .DI1(\tower_1.towerypos_0__N_115[2] ), 
    .DI0(\tower_1.towerypos_0__N_115[1] ), .D1(\tower_1.n5939 ), 
    .C1(\tower_1.counter[2] ), .D0(\tower_1.n2691 ), .C0(\tower_1.counter[1] ), 
    .B0(\tower_1.n307 ), .CLK(VSYNC_c), .CIN0(\tower_1.n2691 ), 
    .CIN1(\tower_1.n5939 ), .Q0(\tower_1.counter[1] ), 
    .Q1(\tower_1.counter[2] ), .F0(\tower_1.towerypos_0__N_115[1] ), 
    .F1(\tower_1.towerypos_0__N_115[2] ), .COUT1(\tower_1.n2693 ), 
    .COUT0(\tower_1.n5939 ));
  tower_1_SLICE_47 \tower_1.SLICE_47 ( .D1(\tower_1.n5711 ), 
    .C1(\tower_1.counter[1] ), .B1(VCC_net), .CIN1(\tower_1.n5711 ), 
    .F1(\towerypos[1] ), .COUT1(\tower_1.towerypos_2__N_110 ), 
    .COUT0(\tower_1.n5711 ));
  tower_1_SLICE_48 \tower_1.SLICE_48 ( .DI1(\tower_1.towerypos_0__N_115[0] ), 
    .D1(\tower_1.n5705 ), .C1(\towerypos[0] ), .B1(\tower_1.n307 ), 
    .CLK(VSYNC_c), .CIN1(\tower_1.n5705 ), .Q1(\towerypos[0] ), 
    .F1(\tower_1.towerypos_0__N_115[0] ), .COUT1(\tower_1.n2691 ), 
    .COUT0(\tower_1.n5705 ));
  nes_1_SLICE_49 \nes_1.SLICE_49 ( .DI1(\nes_1.counter_8__N_157[16] ), 
    .DI0(\nes_1.counter_8__N_157[15] ), .D1(\nes_1.n5936 ), 
    .C1(\nes_1.NEScount[7] ), .D0(\nes_1.n2782 ), .C0(\nes_1.NEScount[6] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2782 ), .CIN1(\nes_1.n5936 ), 
    .Q0(\nes_1.NEScount[6] ), .Q1(\nes_1.NEScount[7] ), 
    .F0(\nes_1.counter_8__N_157[15] ), .F1(\nes_1.counter_8__N_157[16] ), 
    .COUT0(\nes_1.n5936 ));
  nes_1_SLICE_50 \nes_1.SLICE_50 ( .DI1(\nes_1.counter_8__N_157[14] ), 
    .DI0(\nes_1.counter_8__N_157[13] ), .D1(\nes_1.n5933 ), 
    .C1(\nes_1.NEScount[5] ), .D0(\nes_1.n2780 ), .C0(\nes_1.NEScount[4] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2780 ), .CIN1(\nes_1.n5933 ), 
    .Q0(\nes_1.NEScount[4] ), .Q1(\nes_1.NEScount[5] ), 
    .F0(\nes_1.counter_8__N_157[13] ), .F1(\nes_1.counter_8__N_157[14] ), 
    .COUT1(\nes_1.n2782 ), .COUT0(\nes_1.n5933 ));
  nes_1_SLICE_51 \nes_1.SLICE_51 ( .DI1(\nes_1.counter_8__N_157[12] ), 
    .DI0(\nes_1.counter_8__N_157[11] ), .D1(\nes_1.n5930 ), 
    .C1(\nes_1.NEScount[3] ), .D0(\nes_1.n2778 ), .C0(\nes_1.NEScount[2] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2778 ), .CIN1(\nes_1.n5930 ), 
    .Q0(\nes_1.NEScount[2] ), .Q1(\nes_1.NEScount[3] ), 
    .F0(\nes_1.counter_8__N_157[11] ), .F1(\nes_1.counter_8__N_157[12] ), 
    .COUT1(\nes_1.n2780 ), .COUT0(\nes_1.n5930 ));
  nes_1_SLICE_52 \nes_1.SLICE_52 ( .DI1(\nes_1.counter_8__N_157[10] ), 
    .DI0(\nes_1.counter_8__N_157[9] ), .D1(\nes_1.n5927 ), 
    .C1(\nes_1.NEScount[1] ), .D0(\nes_1.n2776 ), .C0(\nes_1.NEScount[0] ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2776 ), .CIN1(\nes_1.n5927 ), 
    .Q0(\nes_1.NEScount[0] ), .Q1(\nes_1.NEScount[1] ), 
    .F0(\nes_1.counter_8__N_157[9] ), .F1(\nes_1.counter_8__N_157[10] ), 
    .COUT1(\nes_1.n2778 ), .COUT0(\nes_1.n5927 ));
  nes_1_SLICE_53 \nes_1.SLICE_53 ( .DI1(\nes_1.counter_8__N_157[8] ), 
    .DI0(\nes_1.counter_8__N_157[7] ), .D1(\nes_1.n5924 ), 
    .C1(\nes_1.counter[8] ), .D0(\nes_1.n2774 ), .C0(\nes_1.n10 ), 
    .CLK(\nes_1.clk ), .CIN0(\nes_1.n2774 ), .CIN1(\nes_1.n5924 ), 
    .Q0(\nes_1.n10 ), .Q1(\nes_1.counter[8] ), 
    .F0(\nes_1.counter_8__N_157[7] ), .F1(\nes_1.counter_8__N_157[8] ), 
    .COUT1(\nes_1.n2776 ), .COUT0(\nes_1.n5924 ));
  nes_1_SLICE_54 \nes_1.SLICE_54 ( .DI1(\nes_1.counter_8__N_157[6] ), 
    .DI0(\nes_1.counter_8__N_157[5] ), .D1(\nes_1.n5921 ), .C1(\nes_1.n11 ), 
    .D0(\nes_1.n2772 ), .C0(\nes_1.n12 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n2772 ), .CIN1(\nes_1.n5921 ), .Q0(\nes_1.n12 ), 
    .Q1(\nes_1.n11 ), .F0(\nes_1.counter_8__N_157[5] ), 
    .F1(\nes_1.counter_8__N_157[6] ), .COUT1(\nes_1.n2774 ), 
    .COUT0(\nes_1.n5921 ));
  nes_1_SLICE_55 \nes_1.SLICE_55 ( .DI1(\nes_1.counter_8__N_157[4] ), 
    .DI0(\nes_1.counter_8__N_157[3] ), .D1(\nes_1.n5918 ), .C1(\nes_1.n13 ), 
    .D0(\nes_1.n2770 ), .C0(\nes_1.n14 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n2770 ), .CIN1(\nes_1.n5918 ), .Q0(\nes_1.n14 ), 
    .Q1(\nes_1.n13 ), .F0(\nes_1.counter_8__N_157[3] ), 
    .F1(\nes_1.counter_8__N_157[4] ), .COUT1(\nes_1.n2772 ), 
    .COUT0(\nes_1.n5918 ));
  nes_1_SLICE_56 \nes_1.SLICE_56 ( .DI1(\nes_1.counter_8__N_157[2] ), 
    .DI0(\nes_1.counter_8__N_157[1] ), .D1(\nes_1.n5915 ), .C1(\nes_1.n15 ), 
    .D0(\nes_1.n2768 ), .C0(\nes_1.n16 ), .CLK(\nes_1.clk ), 
    .CIN0(\nes_1.n2768 ), .CIN1(\nes_1.n5915 ), .Q0(\nes_1.n16 ), 
    .Q1(\nes_1.n15 ), .F0(\nes_1.counter_8__N_157[1] ), 
    .F1(\nes_1.counter_8__N_157[2] ), .COUT1(\nes_1.n2770 ), 
    .COUT0(\nes_1.n5915 ));
  nes_1_SLICE_57 \nes_1.SLICE_57 ( .DI1(\nes_1.counter_8__N_157[0] ), 
    .D1(\nes_1.n5702 ), .C1(\nes_1.n17 ), .B1(VCC_net), .CLK(\nes_1.clk ), 
    .CIN1(\nes_1.n5702 ), .Q1(\nes_1.n17 ), .F1(\nes_1.counter_8__N_157[0] ), 
    .COUT1(\nes_1.n2768 ), .COUT0(\nes_1.n5702 ));
  gamestate_1_SLICE_58 \gamestate_1.SLICE_58 ( .D1(\gamestate_1.n5753 ), 
    .B1(\towerypos[9] ), .D0(\gamestate_1.n2792 ), .B0(\towerypos[8] ), 
    .CIN0(\gamestate_1.n2792 ), .CIN1(\gamestate_1.n5753 ), 
    .F0(\gamestate_1.n52_adj_265[7] ), .F1(\gamestate_1.n52_adj_265[8] ), 
    .COUT0(\gamestate_1.n5753 ));
  gamestate_1_SLICE_59 \gamestate_1.SLICE_59 ( .D1(\gamestate_1.n5744 ), 
    .C1(VCC_net), .B1(\towerypos[7] ), .D0(\gamestate_1.n2790 ), 
    .B0(\towerypos[6] ), .CIN0(\gamestate_1.n2790 ), 
    .CIN1(\gamestate_1.n5744 ), .F0(\gamestate_1.n52_adj_265[5] ), 
    .F1(\gamestate_1.n52_adj_265[6] ), .COUT1(\gamestate_1.n2792 ), 
    .COUT0(\gamestate_1.n5744 ));
  gamestate_1_SLICE_60 \gamestate_1.SLICE_60 ( .D1(\gamestate_1.n5735 ), 
    .B1(\towerypos[5] ), .D0(\gamestate_1.n2788 ), .C0(VCC_net), 
    .B0(\towerypos[4] ), .CIN0(\gamestate_1.n2788 ), 
    .CIN1(\gamestate_1.n5735 ), .F0(\gamestate_1.n52_adj_265[3] ), 
    .F1(\gamestate_1.n52_adj_265[4] ), .COUT1(\gamestate_1.n2790 ), 
    .COUT0(\gamestate_1.n5735 ));
  gamestate_1_SLICE_61 \gamestate_1.SLICE_61 ( .D1(\gamestate_1.n5714 ), 
    .B1(\towerypos[3] ), .D0(\gamestate_1.n2786 ), .C0(VCC_net), 
    .B0(\towerypos[2] ), .CIN0(\gamestate_1.n2786 ), 
    .CIN1(\gamestate_1.n5714 ), .F0(\gamestate_1.n52_adj_265[1] ), 
    .F1(\gamestate_1.n52_adj_265[2] ), .COUT1(\gamestate_1.n2788 ), 
    .COUT0(\gamestate_1.n5714 ));
  gamestate_1_SLICE_62 \gamestate_1.SLICE_62 ( .D1(\gamestate_1.n5708 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\gamestate_1.n5708 ), 
    .F1(\gamestate_1.n52_adj_265[0] ), .COUT1(\gamestate_1.n2786 ), 
    .COUT0(\gamestate_1.n5708 ));
  pattern_gen_1_SLICE_63 \pattern_gen_1.SLICE_63 ( .D1(\pattern_gen_1.n5855 ), 
    .C1(VCC_net), .B1(\towerxpos[9] ), .D0(\pattern_gen_1.n2728 ), 
    .C0(VCC_net), .B0(\towerxpos[8] ), .CIN0(\pattern_gen_1.n2728 ), 
    .CIN1(\pattern_gen_1.n5855 ), .F0(\pattern_gen_1.n52_c[7] ), 
    .F1(\pattern_gen_1.n52_c[8] ), .COUT0(\pattern_gen_1.n5855 ));
  pattern_gen_1_SLICE_64 \pattern_gen_1.SLICE_64 ( .D1(\pattern_gen_1.n5762 ), 
    .C1(VCC_net), .B1(\birdpos[1] ), .CIN1(\pattern_gen_1.n5762 ), .F1(n51), 
    .COUT1(\pattern_gen_1.n2748 ), .COUT0(\pattern_gen_1.n5762 ));
  pattern_gen_1_SLICE_65 \pattern_gen_1.SLICE_65 ( .D1(\pattern_gen_1.n5849 ), 
    .C1(VCC_net), .B1(\towerxpos[7] ), .D0(\pattern_gen_1.n2726 ), 
    .C0(VCC_net), .B0(\towerxpos[6] ), .CIN0(\pattern_gen_1.n2726 ), 
    .CIN1(\pattern_gen_1.n5849 ), .F0(\pattern_gen_1.n52_c[5] ), 
    .F1(\pattern_gen_1.n52_c[6] ), .COUT1(\pattern_gen_1.n2728 ), 
    .COUT0(\pattern_gen_1.n5849 ));
  pattern_gen_1_SLICE_66 \pattern_gen_1.SLICE_66 ( .D1(\pattern_gen_1.n5843 ), 
    .B1(\towerxpos[5] ), .D0(\pattern_gen_1.n2724 ), .B0(\towerxpos[4] ), 
    .CIN0(\pattern_gen_1.n2724 ), .CIN1(\pattern_gen_1.n5843 ), 
    .F0(\pattern_gen_1.n52_c[3] ), .F1(\pattern_gen_1.n52_c[4] ), 
    .COUT1(\pattern_gen_1.n2726 ), .COUT0(\pattern_gen_1.n5843 ));
  pattern_gen_1_SLICE_67 \pattern_gen_1.SLICE_67 ( .D1(\pattern_gen_1.n5837 ), 
    .C1(VCC_net), .B1(\towerxpos[3] ), .D0(\pattern_gen_1.n2722 ), 
    .C0(VCC_net), .B0(\towerxpos[2] ), .CIN0(\pattern_gen_1.n2722 ), 
    .CIN1(\pattern_gen_1.n5837 ), .F0(\pattern_gen_1.n52_c[1] ), 
    .F1(\pattern_gen_1.n52_c[2] ), .COUT1(\pattern_gen_1.n2724 ), 
    .COUT0(\pattern_gen_1.n5837 ));
  pattern_gen_1_SLICE_68 \pattern_gen_1.SLICE_68 ( .D1(\pattern_gen_1.n5834 ), 
    .C1(VCC_net), .B1(\towerxpos[1] ), .CIN1(\pattern_gen_1.n5834 ), 
    .F1(\pattern_gen_1.n52_c[0] ), .COUT1(\pattern_gen_1.n2722 ), 
    .COUT0(\pattern_gen_1.n5834 ));
  pattern_gen_1_SLICE_69 \pattern_gen_1.SLICE_69 ( .D1(\pattern_gen_1.n5858 ), 
    .D0(\pattern_gen_1.n2827 ), .C0(n19), .B0(\pattern_gen_1.n52_c[8] ), 
    .CIN0(\pattern_gen_1.n2827 ), .CIN1(\pattern_gen_1.n5858 ), 
    .F1(\pattern_gen_1.cout ), .COUT0(\pattern_gen_1.n5858 ));
  pattern_gen_1_SLICE_70 \pattern_gen_1.SLICE_70 ( .D1(\pattern_gen_1.n5852 ), 
    .C1(\pattern_gen_1.n1[8] ), .B1(\pattern_gen_1.n52_c[7] ), 
    .D0(\pattern_gen_1.n2825 ), .C0(n4), .B0(\pattern_gen_1.n52_c[6] ), 
    .CIN0(\pattern_gen_1.n2825 ), .CIN1(\pattern_gen_1.n5852 ), 
    .COUT1(\pattern_gen_1.n2827 ), .COUT0(\pattern_gen_1.n5852 ));
  pattern_gen_1_SLICE_71 \pattern_gen_1.SLICE_71 ( .D1(\pattern_gen_1.n5846 ), 
    .C1(\pattern_gen_1.n1[6] ), .B1(\pattern_gen_1.n52_c[5] ), 
    .D0(\pattern_gen_1.n2823 ), .C0(\pattern_gen_1.n1[5] ), 
    .B0(\pattern_gen_1.n52_c[4] ), .CIN0(\pattern_gen_1.n2823 ), 
    .CIN1(\pattern_gen_1.n5846 ), .COUT1(\pattern_gen_1.n2825 ), 
    .COUT0(\pattern_gen_1.n5846 ));
  pattern_gen_1_SLICE_72 \pattern_gen_1.SLICE_72 ( .D1(\pattern_gen_1.n5840 ), 
    .C1(\pattern_gen_1.n9 ), .B1(\pattern_gen_1.n52_c[3] ), 
    .D0(\pattern_gen_1.n2821 ), .C0(n4_adj_270), .B0(\pattern_gen_1.n52_c[2] ), 
    .CIN0(\pattern_gen_1.n2821 ), .CIN1(\pattern_gen_1.n5840 ), 
    .COUT1(\pattern_gen_1.n2823 ), .COUT0(\pattern_gen_1.n5840 ));
  pattern_gen_1_SLICE_73 \pattern_gen_1.SLICE_73 ( .D1(\pattern_gen_1.n5831 ), 
    .C1(\pattern_gen_1.n6_adj_232 ), .B1(\pattern_gen_1.n52_c[1] ), 
    .D0(\pattern_gen_1.n2819 ), .C0(n2), .B0(\pattern_gen_1.n52_c[0] ), 
    .CIN0(\pattern_gen_1.n2819 ), .CIN1(\pattern_gen_1.n5831 ), 
    .COUT1(\pattern_gen_1.n2821 ), .COUT0(\pattern_gen_1.n5831 ));
  pattern_gen_1_SLICE_74 \pattern_gen_1.SLICE_74 ( .D1(\pattern_gen_1.n5828 ), 
    .C1(\pattern_gen_1.n2_adj_233 ), .B1(VCC_net), 
    .CIN1(\pattern_gen_1.n5828 ), .COUT1(\pattern_gen_1.n2819 ), 
    .COUT0(\pattern_gen_1.n5828 ));
  pattern_gen_1_SLICE_75 \pattern_gen_1.SLICE_75 ( .D1(\pattern_gen_1.n5825 ), 
    .B1(\towerypos[9] ), .D0(\pattern_gen_1.n2764 ), .B0(\towerypos[8] ), 
    .CIN0(\pattern_gen_1.n2764 ), .CIN1(\pattern_gen_1.n5825 ), 
    .F0(\pattern_gen_1.n52_adj_243[7] ), .F1(\pattern_gen_1.n52_adj_243[8] ), 
    .COUT0(\pattern_gen_1.n5825 ));
  pattern_gen_1_SLICE_76 \pattern_gen_1.SLICE_76 ( .D1(\pattern_gen_1.n5822 ), 
    .B1(\towerypos[7] ), .D0(\pattern_gen_1.n2762 ), .B0(\towerypos[6] ), 
    .CIN0(\pattern_gen_1.n2762 ), .CIN1(\pattern_gen_1.n5822 ), 
    .F0(\pattern_gen_1.n52_adj_243[5] ), .F1(\pattern_gen_1.n52_adj_243[6] ), 
    .COUT1(\pattern_gen_1.n2764 ), .COUT0(\pattern_gen_1.n5822 ));
  pattern_gen_1_SLICE_77 \pattern_gen_1.SLICE_77 ( .D1(\pattern_gen_1.n5819 ), 
    .C1(VCC_net), .B1(\towerypos[5] ), .D0(\pattern_gen_1.n2760 ), 
    .C0(VCC_net), .B0(\towerypos[4] ), .CIN0(\pattern_gen_1.n2760 ), 
    .CIN1(\pattern_gen_1.n5819 ), .F0(\pattern_gen_1.n52_adj_243[3] ), 
    .F1(\pattern_gen_1.n52_adj_243[4] ), .COUT1(\pattern_gen_1.n2762 ), 
    .COUT0(\pattern_gen_1.n5819 ));
  pattern_gen_1_SLICE_78 \pattern_gen_1.SLICE_78 ( .D1(\pattern_gen_1.n5816 ), 
    .B1(\towerypos[3] ), .D0(\pattern_gen_1.n2758 ), .B0(\towerypos[2] ), 
    .CIN0(\pattern_gen_1.n2758 ), .CIN1(\pattern_gen_1.n5816 ), 
    .F0(\pattern_gen_1.n52_adj_243[1] ), .F1(\pattern_gen_1.n52_adj_243[2] ), 
    .COUT1(\pattern_gen_1.n2760 ), .COUT0(\pattern_gen_1.n5816 ));
  pattern_gen_1_SLICE_79 \pattern_gen_1.SLICE_79 ( .D1(\pattern_gen_1.n5813 ), 
    .C1(VCC_net), .B1(\towerypos[1] ), .CIN1(\pattern_gen_1.n5813 ), 
    .F1(\pattern_gen_1.n52_adj_243[0] ), .COUT1(\pattern_gen_1.n2758 ), 
    .COUT0(\pattern_gen_1.n5813 ));
  pattern_gen_1_SLICE_80 \pattern_gen_1.SLICE_80 ( .D1(\pattern_gen_1.n5774 ), 
    .B1(\birdpos[9] ), .D0(\pattern_gen_1.n2754 ), .B0(\birdpos[8] ), 
    .CIN0(\pattern_gen_1.n2754 ), .CIN1(\pattern_gen_1.n5774 ), .F0(n44), 
    .F1(n43), .COUT0(\pattern_gen_1.n5774 ));
  pattern_gen_1_SLICE_81 \pattern_gen_1.SLICE_81 ( .D1(\pattern_gen_1.n5771 ), 
    .B1(\birdpos[7] ), .D0(\pattern_gen_1.n2752 ), .B0(\birdpos[6] ), 
    .CIN0(\pattern_gen_1.n2752 ), .CIN1(\pattern_gen_1.n5771 ), .F0(n46), 
    .F1(n45), .COUT1(\pattern_gen_1.n2754 ), .COUT0(\pattern_gen_1.n5771 ));
  pattern_gen_1_SLICE_82 \pattern_gen_1.SLICE_82 ( .D1(\pattern_gen_1.n5768 ), 
    .C1(VCC_net), .B1(\birdpos[5] ), .D0(\pattern_gen_1.n2750 ), .C0(VCC_net), 
    .B0(\birdpos[4] ), .CIN0(\pattern_gen_1.n2750 ), 
    .CIN1(\pattern_gen_1.n5768 ), .F0(n48), .F1(n47), 
    .COUT1(\pattern_gen_1.n2752 ), .COUT0(\pattern_gen_1.n5768 ));
  pattern_gen_1_SLICE_83 \pattern_gen_1.SLICE_83 ( .D1(\pattern_gen_1.n5765 ), 
    .B1(\birdpos[3] ), .D0(\pattern_gen_1.n2748 ), .B0(\birdpos[2] ), 
    .CIN0(\pattern_gen_1.n2748 ), .CIN1(\pattern_gen_1.n5765 ), .F0(n50), 
    .F1(n49), .COUT1(\pattern_gen_1.n2750 ), .COUT0(\pattern_gen_1.n5765 ));
  gravity_1_SLICE_84 \gravity_1.SLICE_84 ( 
    .DI0(\gravity_1.velocity[15].sig_000.FeedThruLUT ), 
    .D0(\gravity_1.velocity[15] ), .CLK(VSYNC_c), .Q0(\gravity_1.dt[23] ), 
    .F0(\gravity_1.velocity[15].sig_000.FeedThruLUT ));
  gravity_1_SLICE_85 \gravity_1.SLICE_85 ( 
    .DI1(\gravity_1.velocity[13].sig_002.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[14].sig_001.FeedThruLUT ), 
    .D1(\gravity_1.velocity[13] ), .D0(\gravity_1.velocity[14] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[18] ), .Q1(\gravity_1.dt[17] ), 
    .F0(\gravity_1.velocity[14].sig_001.FeedThruLUT ), 
    .F1(\gravity_1.velocity[13].sig_002.FeedThruLUT ));
  gravity_1_SLICE_87 \gravity_1.SLICE_87 ( 
    .DI1(\gravity_1.velocity[11].sig_004.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[12].sig_003.FeedThruLUT ), 
    .D1(\gravity_1.velocity[11] ), .D0(\gravity_1.velocity[12] ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.dt[16] ), .Q1(\gravity_1.dt[15] ), 
    .F0(\gravity_1.velocity[12].sig_003.FeedThruLUT ), 
    .F1(\gravity_1.velocity[11].sig_004.FeedThruLUT ));
  gravity_1_SLICE_89 \gravity_1.SLICE_89 ( 
    .DI1(\gravity_1.velocity[9].sig_006.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .D1(\gravity_1.velocity[9] ), .D0(\gravity_1.velocity[10] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[14] ), .Q1(\gravity_1.dt[13] ), 
    .F0(\gravity_1.velocity[10].sig_005.FeedThruLUT ), 
    .F1(\gravity_1.velocity[9].sig_006.FeedThruLUT ));
  gravity_1_SLICE_91 \gravity_1.SLICE_91 ( 
    .DI1(\gravity_1.velocity[7].sig_008.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[8].sig_007.FeedThruLUT ), 
    .D1(\gravity_1.velocity[7] ), .D0(\gravity_1.velocity[8] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[12] ), .Q1(\gravity_1.dt[11] ), 
    .F0(\gravity_1.velocity[8].sig_007.FeedThruLUT ), 
    .F1(\gravity_1.velocity[7].sig_008.FeedThruLUT ));
  gravity_1_SLICE_93 \gravity_1.SLICE_93 ( 
    .DI1(\gravity_1.velocity[5].sig_010.FeedThruLUT ), 
    .DI0(\gravity_1.velocity[6].sig_009.FeedThruLUT ), 
    .D1(\gravity_1.velocity[5] ), .D0(\gravity_1.velocity[6] ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.dt[10] ), .Q1(\gravity_1.dt[9] ), 
    .F0(\gravity_1.velocity[6].sig_009.FeedThruLUT ), 
    .F1(\gravity_1.velocity[5].sig_010.FeedThruLUT ));
  gravity_1_SLICE_95 \gravity_1.SLICE_95 ( 
    .DI0(\gravity_1.velocity_15__N_126[15] ), .D0(\gravity_1.n4 ), 
    .C0(\gravity_1.velocity_8__N_140[10] ), .A0(\gravity_1.n301 ), 
    .LSR(\gravity_1.was_jump_N_182 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[15] ), .F0(\gravity_1.velocity_15__N_126[15] ));
  gravity_1_SLICE_96 \gravity_1.SLICE_96 ( 
    .DI1(\gravity_1.velocity_15__N_126[13] ), 
    .DI0(\gravity_1.velocity_15__N_126[14] ), .D1(\gravity_1.n301 ), 
    .C1(\gravity_1.n4 ), .B1(\gravity_1.velocity_8__N_140[8] ), 
    .D0(\gravity_1.n4 ), .C0(\gravity_1.n301 ), 
    .B0(\gravity_1.velocity_8__N_140[9] ), .LSR(\gravity_1.was_jump_N_182 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.velocity[14] ), 
    .Q1(\gravity_1.velocity[13] ), .F0(\gravity_1.velocity_15__N_126[14] ), 
    .F1(\gravity_1.velocity_15__N_126[13] ));
  gravity_1_SLICE_98 \gravity_1.SLICE_98 ( 
    .DI1(\gravity_1.velocity_15__N_126[11] ), 
    .DI0(\gravity_1.velocity_15__N_126[12] ), .D1(\gravity_1.n4 ), 
    .C1(\gravity_1.n301 ), .B1(\gravity_1.velocity_8__N_140[6] ), 
    .D0(\gravity_1.velocity_8__N_140[7] ), .C0(\gravity_1.n4 ), 
    .B0(\gravity_1.n301 ), .LSR(\gravity_1.was_jump_N_182 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[12] ), .Q1(\gravity_1.velocity[11] ), 
    .F0(\gravity_1.velocity_15__N_126[12] ), 
    .F1(\gravity_1.velocity_15__N_126[11] ));
  gravity_1_SLICE_100 \gravity_1.SLICE_100 ( 
    .DI1(\gravity_1.velocity_15__N_126[9] ), 
    .DI0(\gravity_1.velocity_15__N_126[10] ), .D1(\gravity_1.n4 ), 
    .C1(\gravity_1.n301 ), .B1(\gravity_1.velocity_8__N_140[4] ), 
    .D0(\gravity_1.velocity_8__N_140[5] ), .C0(\gravity_1.n4 ), 
    .B0(\gravity_1.n301 ), .LSR(\gravity_1.was_jump_N_182 ), .CLK(VSYNC_c), 
    .Q0(\gravity_1.velocity[10] ), .Q1(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.velocity_15__N_126[10] ), 
    .F1(\gravity_1.velocity_15__N_126[9] ));
  gravity_1_SLICE_102 \gravity_1.SLICE_102 ( .DI0(\gravity_1.was_jump_N_181 ), 
    .D0(\gravity_1.was_jump ), .C0(leds_c_7), .LSR(\gravity_1.was_jump_N_182 ), 
    .CLK(VSYNC_c), .Q0(\gravity_1.was_jump ), .F0(\gravity_1.was_jump_N_181 ));
  nes_1_SLICE_105 \nes_1.SLICE_105 ( .DI1(\nes_1.shiftReg_0__N_166 ), 
    .DI0(\nes_1.shiftReg[0].sig_011.FeedThruLUT ), .D1(nes_data_c), 
    .D0(\nes_1.shiftReg[0] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[1] ), 
    .Q1(\nes_1.shiftReg[0] ), .F0(\nes_1.shiftReg[0].sig_011.FeedThruLUT ), 
    .F1(\nes_1.shiftReg_0__N_166 ));
  nes_1_SLICE_106 \nes_1.SLICE_106 ( 
    .DI1(\nes_1.shiftReg[2].sig_013.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[1].sig_012.FeedThruLUT ), .D1(\nes_1.shiftReg[2] ), 
    .D0(\nes_1.shiftReg[1] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[2] ), 
    .Q1(\nes_1.shiftReg[3] ), .F0(\nes_1.shiftReg[1].sig_012.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[2].sig_013.FeedThruLUT ));
  nes_1_SLICE_108 \nes_1.SLICE_108 ( 
    .DI1(\nes_1.shiftReg[4].sig_015.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[3].sig_014.FeedThruLUT ), .D1(\nes_1.shiftReg[4] ), 
    .D0(\nes_1.shiftReg[3] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[4] ), 
    .Q1(\nes_1.shiftReg[5] ), .F0(\nes_1.shiftReg[3].sig_014.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[4].sig_015.FeedThruLUT ));
  nes_1_SLICE_110 \nes_1.SLICE_110 ( 
    .DI1(\nes_1.shiftReg[6].sig_017.FeedThruLUT ), 
    .DI0(\nes_1.shiftReg[5].sig_016.FeedThruLUT ), .D1(\nes_1.shiftReg[6] ), 
    .D0(\nes_1.shiftReg[5] ), .CLK(nes_clk_c), .Q0(\nes_1.shiftReg[6] ), 
    .Q1(\nes_1.shiftReg[7] ), .F0(\nes_1.shiftReg[5].sig_016.FeedThruLUT ), 
    .F1(\nes_1.shiftReg[6].sig_017.FeedThruLUT ));
  gravity_1_SLICE_113 \gravity_1.SLICE_113 ( .D0(\gravity_1.was_jump ), 
    .C0(leds_c_7), .F0(\gravity_1.was_jump_N_182 ));
  nes_1_SLICE_114 \nes_1.SLICE_114 ( .D1(\nes_1.shiftReg[7] ), 
    .C1(nes_latch_c), .B1(leds_c_7), .D0(\nes_1.NEScount[0] ), 
    .C0(\nes_1.nes_latch_c_N_172 ), .B0(\nes_1.NEScount[3] ), 
    .A0(\nes_1.NEScount[2] ), .F0(nes_latch_c), .F1(leds_c_7));
  gravity_1_SLICE_115 \gravity_1.SLICE_115 ( .D1(gameover), 
    .C1(\gravity_1.n6 ), .B1(\gravity_1.n5 ), .A1(\birdpos[9] ), 
    .D0(\birdpos[7] ), .C0(\birdpos[6] ), .B0(\birdpos[8] ), 
    .F0(\gravity_1.n6 ), .F1(\gravity_1.n301 ));
  gamestate_1_SLICE_116 \gamestate_1.SLICE_116 ( .D1(leds_c_4), 
    .C1(\gamestate_1.gameover_N_176 ), .B1(gameover), .D0(\gamestate_1.n4476 ), 
    .C0(\gamestate_1.n6_adj_263 ), .B0(\birdpos[9] ), .A0(\gamestate_1.n1833 ), 
    .F0(\gamestate_1.gameover_N_176 ), .F1(gameover));
  tower_1_SLICE_117 \tower_1.SLICE_117 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n460 ), .B1(\tower_1.n1142[5] ), .D0(\tower_1.counter[5] ), 
    .C0(\tower_1.n445[5] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2464 ), 
    .F0(\tower_1.n460 ), .F1(\tower_1.towerypos_9__N_71[5] ));
  tower_1_SLICE_118 \tower_1.SLICE_118 ( .D1(\tower_1.counter[4] ), 
    .C1(\tower_1.n6 ), .B1(\tower_1.counter[7] ), .A1(\tower_1.counter[5] ), 
    .D0(\tower_1.counter[6] ), .C0(\tower_1.counter[8] ), .F0(\tower_1.n6 ), 
    .F1(\tower_1.n2464 ));
  pattern_gen_1_SLICE_119 \pattern_gen_1.SLICE_119 ( 
    .D1(\pattern_gen_1.n18_adj_226 ), .C1(\pattern_gen_1.n56 ), 
    .B1(\towerypos[9] ), .A1(\column[9] ), .D0(\column[9] ), 
    .C0(\pattern_gen_1.n18 ), .B0(\pattern_gen_1.n52_adj_243[8] ), 
    .F0(\pattern_gen_1.n56 ), .F1(\pattern_gen_1.n57 ));
  pattern_gen_1_SLICE_121 \pattern_gen_1.SLICE_121 ( 
    .D0(\pattern_gen_1.n18_adj_217 ), .C0(\pattern_gen_1.n4164 ), 
    .B0(\row[9] ), .A0(\towerxpos[9] ), .F0(\pattern_gen_1.n4_adj_227 ));
  pattern_gen_1_SLICE_122 \pattern_gen_1.SLICE_122 ( .D1(valid), 
    .C1(\pattern_gen_1.rgb_c_1_N_169[0] ), .B1(gameover), 
    .D0(\pattern_gen_1.n57 ), .C0(\pattern_gen_1.n3860 ), 
    .B0(\pattern_gen_1.n4_adj_227 ), .A0(\row[9] ), 
    .F0(\pattern_gen_1.rgb_c_1_N_169[0] ), .F1(rgb_c_1));
  gravity_1_SLICE_123 \gravity_1.SLICE_123 ( .D1(\gravity_1.velocity[5] ), 
    .C1(\gravity_1.n8 ), .B1(\gravity_1.velocity[10] ), 
    .A1(\gravity_1.velocity[7] ), .D0(\gravity_1.velocity[6] ), 
    .C0(\gravity_1.velocity[8] ), .B0(\gravity_1.velocity[9] ), 
    .F0(\gravity_1.n8 ), .F1(\gravity_1.n22 ));
  gravity_1_SLICE_125 \gravity_1.SLICE_125 ( .D0(\gravity_1.velocity[11] ), 
    .C0(\gravity_1.velocity[13] ), .B0(\gravity_1.velocity[14] ), 
    .F0(\gravity_1.n8_adj_268 ));
  gravity_1_SLICE_126 \gravity_1.SLICE_126 ( .D1(\gravity_1.n301 ), 
    .C1(\gravity_1.n4 ), .B1(\gravity_1.was_jump ), .A1(leds_c_7), 
    .D0(\gravity_1.n8_adj_268 ), .C0(\gravity_1.n22 ), 
    .B0(\gravity_1.velocity[15] ), .A0(\gravity_1.velocity[12] ), 
    .F0(\gravity_1.n4 ), .F1(\gravity_1.velocity_5__N_147 ));
  gravity_1_SLICE_127 \gravity_1.SLICE_127 ( .D1(\birdpos[2] ), 
    .C1(\gravity_1.n8_adj_269 ), .B1(\birdpos[0] ), .A1(\birdpos[5] ), 
    .D0(\birdpos[4] ), .C0(\birdpos[1] ), .B0(\birdpos[3] ), 
    .F0(\gravity_1.n8_adj_269 ), .F1(\gravity_1.n5 ));
  vga_1_SLICE_129 \vga_1.SLICE_129 ( .D1(\column[2] ), .C1(\vga_1.n3864 ), 
    .B1(\column[7] ), .A1(\column[9] ), .D0(\column[4] ), .C0(\column[3] ), 
    .F0(\vga_1.n3864 ), .F1(\vga_1.n12 ));
  vga_1_SLICE_131 \vga_1.SLICE_131 ( .D1(\vga_1.n12 ), .C1(\vga_1.n4176 ), 
    .B1(\column[8] ), .A1(\vga_1.column_0__N_49 ), .D0(\column[5] ), 
    .C0(\column[1] ), .B0(\column[6] ), .A0(\column[0] ), .F0(\vga_1.n4176 ), 
    .F1(\vga_1.column_0__N_50 ));
  vga_1_SLICE_133 \vga_1.SLICE_133 ( .D1(\row[9] ), .D0(\row[0] ), 
    .C0(\row[8] ), .A0(\row[9] ), .F0(\vga_1.n14 ), .F1(n19));
  vga_1_SLICE_134 \vga_1.SLICE_134 ( .D1(\vga_1.n14 ), .C1(\vga_1.n15 ), 
    .B1(\row[2] ), .A1(\row[7] ), .D0(n3867), .C0(\row[6] ), .B0(\row[5] ), 
    .A0(\row[1] ), .F0(\vga_1.n15 ), .F1(\vga_1.column_0__N_49 ));
  pattern_gen_1_SLICE_136 \pattern_gen_1.SLICE_136 ( .D1(\row[2] ), .C1(n3867), 
    .B1(\row[1] ), .A1(\row[0] ), .D0(\row[4] ), .C0(\row[3] ), .F0(n3867), 
    .F1(\pattern_gen_1.n3868 ));
  vga_1_SLICE_137 \vga_1.SLICE_137 ( .D1(\row[4] ), .C1(\vga_1.n8 ), 
    .B1(\row[6] ), .A1(\row[5] ), .D0(\row[2] ), .C0(\row[3] ), 
    .F0(\vga_1.n8 ), .F1(\vga_1.n17 ));
  tower_1_SLICE_139 \tower_1.SLICE_139 ( .D1(\tower_1.counter[3] ), 
    .C1(\tower_1.n461 ), .B1(\tower_1.n459 ), .D0(\tower_1.n445[4] ), 
    .C0(\tower_1.n2464 ), .B0(\tower_1.counter[9] ), .A0(\tower_1.counter[4] ), 
    .F0(\tower_1.n461 ), .F1(\tower_1.n5 ));
  tower_1_SLICE_140 \tower_1.SLICE_140 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n459 ), .B1(\tower_1.n1142[6] ), .D0(\tower_1.n445[6] ), 
    .C0(\tower_1.counter[6] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2464 ), 
    .F0(\tower_1.n459 ), .F1(\tower_1.towerypos_9__N_71[6] ));
  tower_1_SLICE_141 \tower_1.SLICE_141 ( .D1(\tower_1.n445[9] ), 
    .C1(\tower_1.n2505 ), .B1(\tower_1.n2464 ), .A1(\tower_1.counter[9] ), 
    .D0(\tower_1.n458 ), .C0(\tower_1.n5 ), .B0(\tower_1.n460 ), 
    .A0(\tower_1.n457 ), .F0(\tower_1.n2505 ), .F1(\tower_1.n467 ));
  tower_1_SLICE_142 \tower_1.SLICE_142 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n457 ), .B1(\tower_1.n1142[8] ), .D0(\tower_1.n445[8] ), 
    .C0(\tower_1.counter[8] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2464 ), 
    .F0(\tower_1.n457 ), .F1(\tower_1.towerypos_9__N_71[8] ));
  tower_1_SLICE_145 \tower_1.SLICE_145 ( .D1(\tower_1.counter[3] ), 
    .C1(\tower_1.n467 ), .B1(\tower_1.n1142[3] ), .D0(\tower_1.n1142[4] ), 
    .C0(\tower_1.n467 ), .B0(\tower_1.n461 ), 
    .F0(\tower_1.towerypos_9__N_71[4] ), .F1(\tower_1.towerypos_9__N_71[3] ));
  tower_1_SLICE_147 \tower_1.SLICE_147 ( .D1(\tower_1.n3443 ), .B1(gameover), 
    .C0(\tower_1.n3443 ), .A0(gameover), .F0(\tower_1.towerxpos_1__N_68 ), 
    .F1(\tower_1.n307 ));
  tower_1_SLICE_148 \tower_1.SLICE_148 ( .D1(n1909), .C1(\tower_1.n12 ), 
    .B1(n1879), .A1(\towerxpos[5] ), .D0(\towerxpos[3] ), .B0(\towerxpos[4] ), 
    .F0(\tower_1.n12 ), .F1(\tower_1.n3443 ));
  tower_1_SLICE_149 \tower_1.SLICE_149 ( .D1(\tower_1.n467 ), 
    .C1(\tower_1.n458 ), .B1(\tower_1.n1142[7] ), .D0(\tower_1.n445[7] ), 
    .C0(\tower_1.counter[7] ), .B0(\tower_1.counter[9] ), .A0(\tower_1.n2464 ), 
    .F0(\tower_1.n458 ), .F1(\tower_1.towerypos_9__N_71[7] ));
  nes_1_SLICE_151 \nes_1.SLICE_151 ( .D1(\nes_1.NEScount[1] ), 
    .C1(\nes_1.nes_clk_c_N_173 ), .D0(\nes_1.NEScount[4] ), 
    .C0(\nes_1.NEScount[5] ), .B0(\nes_1.NEScount[6] ), 
    .A0(\nes_1.NEScount[7] ), .F0(\nes_1.nes_clk_c_N_173 ), 
    .F1(\nes_1.nes_latch_c_N_172 ));
  nes_1_SLICE_154 \nes_1.SLICE_154 ( .D0(leds_c_6), .C0(\nes_1.shiftReg[6] ), 
    .A0(nes_latch_c), .F0(leds_c_6));
  gamestate_1_SLICE_155 \gamestate_1.SLICE_155 ( .D1(\towerxpos[4] ), 
    .C1(\gamestate_1.n5 ), .B1(\towerxpos[6] ), .A1(\towerxpos[7] ), 
    .D0(\towerxpos[3] ), .C0(\towerxpos[2] ), .B0(\towerxpos[5] ), 
    .F0(\gamestate_1.n5 ), .F1(\gamestate_1.n4166 ));
  gamestate_1_SLICE_157 \gamestate_1.SLICE_157 ( .D1(\towerypos[2] ), 
    .C1(\gamestate_1.n4 ), .A1(n50), .D0(n51), .C0(\towerypos[1] ), 
    .B0(\towerypos[0] ), .A0(\birdpos[0] ), .F0(\gamestate_1.n4 ), 
    .F1(\gamestate_1.n6 ));
  gamestate_1_SLICE_159 \gamestate_1.SLICE_159 ( .D1(\towerypos[4] ), 
    .C1(\gamestate_1.n8 ), .B1(n48), .D0(\towerypos[3] ), 
    .C0(\gamestate_1.n6 ), .A0(n49), .F0(\gamestate_1.n8 ), 
    .F1(\gamestate_1.n10 ));
  gamestate_1_SLICE_161 \gamestate_1.SLICE_161 ( .D1(n46), 
    .C1(\gamestate_1.n12 ), .B1(\towerypos[6] ), .D0(\towerypos[5] ), 
    .C0(\gamestate_1.n10 ), .A0(n47), .F0(\gamestate_1.n12 ), 
    .F1(\gamestate_1.n14 ));
  gamestate_1_SLICE_163 \gamestate_1.SLICE_163 ( .D1(n44), 
    .C1(\gamestate_1.n16 ), .B1(\towerypos[8] ), .D0(n45), 
    .C0(\gamestate_1.n14 ), .B0(\towerypos[7] ), .F0(\gamestate_1.n16 ), 
    .F1(\gamestate_1.n18_adj_259 ));
  gamestate_1_SLICE_165 \gamestate_1.SLICE_165 ( 
    .D1(\gamestate_1.n52_adj_265[1] ), .C1(\gamestate_1.n4_adj_245 ), 
    .A1(\birdpos[2] ), .D0(\birdpos[1] ), .C0(\gamestate_1.n52_adj_265[0] ), 
    .B0(\birdpos[0] ), .A0(\towerypos[0] ), .F0(\gamestate_1.n4_adj_245 ), 
    .F1(\gamestate_1.n6_adj_247 ));
  gamestate_1_SLICE_167 \gamestate_1.SLICE_167 ( 
    .D1(\gamestate_1.n52_adj_265[3] ), .C1(\gamestate_1.n8_adj_249 ), 
    .B1(\birdpos[4] ), .D0(\gamestate_1.n52_adj_265[2] ), 
    .C0(\gamestate_1.n6_adj_247 ), .B0(\birdpos[3] ), 
    .F0(\gamestate_1.n8_adj_249 ), .F1(\gamestate_1.n10_adj_251 ));
  gamestate_1_SLICE_169 \gamestate_1.SLICE_169 ( 
    .D1(\gamestate_1.n52_adj_265[5] ), .C1(\gamestate_1.n12_adj_253 ), 
    .B1(\birdpos[6] ), .D0(\gamestate_1.n52_adj_265[4] ), 
    .C0(\gamestate_1.n10_adj_251 ), .B0(\birdpos[5] ), 
    .F0(\gamestate_1.n12_adj_253 ), .F1(\gamestate_1.n14_adj_255 ));
  gamestate_1_SLICE_171 \gamestate_1.SLICE_171 ( 
    .D1(\gamestate_1.n52_adj_265[7] ), .C1(\gamestate_1.n16_adj_257 ), 
    .B1(\birdpos[8] ), .D0(\gamestate_1.n52_adj_265[6] ), 
    .C0(\gamestate_1.n14_adj_255 ), .B0(\birdpos[7] ), 
    .F0(\gamestate_1.n16_adj_257 ), .F1(\gamestate_1.n18 ));
  gamestate_1_SLICE_173 \gamestate_1.SLICE_173 ( .D1(\towerxpos[9] ), 
    .C1(\gamestate_1.n32 ), .B1(\gamestate_1.n19 ), .D0(n43), 
    .C0(\gamestate_1.n18_adj_259 ), .B0(\towerypos[9] ), 
    .F0(\gamestate_1.n32 ), .F1(\gamestate_1.n6_adj_263 ));
  gamestate_1_SLICE_175 \gamestate_1.SLICE_175 ( .D1(\birdpos[5] ), 
    .C1(\gamestate_1.n3426 ), .A1(\birdpos[4] ), .D0(\birdpos[1] ), 
    .C0(\birdpos[0] ), .B0(\birdpos[2] ), .A0(\birdpos[3] ), 
    .F0(\gamestate_1.n3426 ), .F1(\gamestate_1.n12_adj_261 ));
  gamestate_1_SLICE_177 \gamestate_1.SLICE_177 ( .D0(\towerxpos[7] ), 
    .C0(\towerxpos[6] ), .F0(\gamestate_1.n5405 ));
  gamestate_1_SLICE_178 \gamestate_1.SLICE_178 ( .D1(\gamestate_1.n4166 ), 
    .C1(\gamestate_1.n12_adj_262 ), .B1(\gamestate_1.n5405 ), 
    .A1(\towerxpos[8] ), .D0(\towerxpos[3] ), .C0(\towerxpos[4] ), 
    .B0(\towerxpos[5] ), .F0(\gamestate_1.n12_adj_262 ), 
    .F1(\gamestate_1.n4476 ));
  gamestate_1_SLICE_179 \gamestate_1.SLICE_179 ( .D0(\birdpos[7] ), 
    .C0(\gamestate_1.n12_adj_261 ), .B0(\birdpos[8] ), .A0(\birdpos[6] ), 
    .F0(\gamestate_1.n1833 ));
  gamestate_1_SLICE_181 \gamestate_1.SLICE_181 ( 
    .D1(\pattern_gen_1.n4_adj_216 ), .C1(n1879), .B1(\towerxpos[5] ), 
    .A1(\pattern_gen_1.cout ), .D0(\towerxpos[7] ), .C0(\towerxpos[6] ), 
    .B0(\towerxpos[8] ), .A0(\towerxpos[9] ), .F0(n1879), 
    .F1(\pattern_gen_1.n4164 ));
  pattern_gen_1_SLICE_183 \pattern_gen_1.SLICE_183 ( 
    .D1(\pattern_gen_1.n52_adj_243[5] ), .C1(\pattern_gen_1.n12 ), 
    .A1(\column[6] ), .D0(\pattern_gen_1.n52_adj_243[4] ), 
    .C0(\pattern_gen_1.n10_adj_242 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12 ), .F1(\pattern_gen_1.n14 ));
  pattern_gen_1_SLICE_185 \pattern_gen_1.SLICE_185 ( 
    .D1(\pattern_gen_1.n52_adj_243[7] ), .C1(\pattern_gen_1.n16 ), 
    .B1(\column[8] ), .D0(\pattern_gen_1.n52_adj_243[6] ), 
    .C0(\pattern_gen_1.n14 ), .A0(\column[7] ), .F0(\pattern_gen_1.n16 ), 
    .F1(\pattern_gen_1.n18 ));
  pattern_gen_1_SLICE_187 \pattern_gen_1.SLICE_187 ( .D1(n50), 
    .C1(\pattern_gen_1.n4_c ), .B1(\column[2] ), .D0(n51), .C0(\column[0] ), 
    .B0(\column[1] ), .A0(\birdpos[0] ), .F0(\pattern_gen_1.n4_c ), 
    .F1(\pattern_gen_1.n6 ));
  pattern_gen_1_SLICE_189 \pattern_gen_1.SLICE_189 ( .D1(n48), 
    .C1(\pattern_gen_1.n8 ), .B1(\column[4] ), .D0(n49), 
    .C0(\pattern_gen_1.n6 ), .B0(\column[3] ), .F0(\pattern_gen_1.n8 ), 
    .F1(\pattern_gen_1.n10 ));
  pattern_gen_1_SLICE_191 \pattern_gen_1.SLICE_191 ( .D1(n46), 
    .C1(\pattern_gen_1.n12_adj_184 ), .B1(\column[6] ), .D0(n47), 
    .C0(\pattern_gen_1.n10 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_184 ), .F1(\pattern_gen_1.n14_adj_186 ));
  pattern_gen_1_SLICE_193 \pattern_gen_1.SLICE_193 ( .D1(n44), 
    .C1(\pattern_gen_1.n16_adj_190 ), .B1(\column[8] ), .D0(n45), 
    .C0(\pattern_gen_1.n14_adj_186 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_190 ), .F1(\pattern_gen_1.n18_adj_207 ));
  pattern_gen_1_SLICE_195 \pattern_gen_1.SLICE_195 ( .D1(\column[2] ), 
    .C1(\pattern_gen_1.n4_adj_191 ), .B1(\birdpos[2] ), .D0(\birdpos[0] ), 
    .C0(\column[1] ), .B0(\birdpos[1] ), .A0(\column[0] ), 
    .F0(\pattern_gen_1.n4_adj_191 ), .F1(\pattern_gen_1.n6_adj_194 ));
  pattern_gen_1_SLICE_197 \pattern_gen_1.SLICE_197 ( .D1(\column[4] ), 
    .C1(\pattern_gen_1.n8_adj_195 ), .B1(\birdpos[4] ), .D0(\column[3] ), 
    .C0(\pattern_gen_1.n6_adj_194 ), .B0(\birdpos[3] ), 
    .F0(\pattern_gen_1.n8_adj_195 ), .F1(\pattern_gen_1.n10_adj_198 ));
  pattern_gen_1_SLICE_199 \pattern_gen_1.SLICE_199 ( .D1(\column[6] ), 
    .C1(\pattern_gen_1.n12_adj_199 ), .A1(\birdpos[6] ), .D0(\column[5] ), 
    .C0(\pattern_gen_1.n10_adj_198 ), .B0(\birdpos[5] ), 
    .F0(\pattern_gen_1.n12_adj_199 ), .F1(\pattern_gen_1.n14_adj_200 ));
  pattern_gen_1_SLICE_201 \pattern_gen_1.SLICE_201 ( .D1(\column[8] ), 
    .C1(\pattern_gen_1.n16_adj_201 ), .B1(\birdpos[8] ), .D0(\column[7] ), 
    .C0(\pattern_gen_1.n14_adj_200 ), .B0(\birdpos[7] ), 
    .F0(\pattern_gen_1.n16_adj_201 ), .F1(\pattern_gen_1.n18_adj_203 ));
  pattern_gen_1_SLICE_203 \pattern_gen_1.SLICE_203 ( .D1(\row[6] ), 
    .C1(\pattern_gen_1.n12_adj_202 ), .B1(\row[8] ), .A1(\row[7] ), 
    .D0(\row[4] ), .C0(\row[3] ), .B0(\row[5] ), 
    .F0(\pattern_gen_1.n12_adj_202 ), .F1(\pattern_gen_1.n18_adj_204 ));
  pattern_gen_1_SLICE_206 \pattern_gen_1.SLICE_206 ( .D1(\pattern_gen_1.n5 ), 
    .C1(\pattern_gen_1.n2491 ), .B1(\row[8] ), 
    .A1(\pattern_gen_1.n18_adj_209 ), .D0(\row[6] ), 
    .C0(\pattern_gen_1.n3868 ), .B0(\row[5] ), .A0(\row[7] ), 
    .F0(\pattern_gen_1.n2491 ), .F1(\pattern_gen_1.n3860 ));
  pattern_gen_1_SLICE_207 \pattern_gen_1.SLICE_207 ( .D0(n43), 
    .C0(\pattern_gen_1.n18_adj_207 ), .B0(\column[9] ), 
    .F0(\pattern_gen_1.n18_adj_209 ));
  pattern_gen_1_SLICE_209 \pattern_gen_1.SLICE_209 ( .D1(\towerxpos[3] ), 
    .C1(\pattern_gen_1.n6_adj_210 ), .B1(\row[3] ), .D0(\towerxpos[2] ), 
    .C0(\row[2] ), .B0(\towerxpos[1] ), .A0(\row[1] ), 
    .F0(\pattern_gen_1.n6_adj_210 ), .F1(\pattern_gen_1.n8_adj_211 ));
  pattern_gen_1_SLICE_211 \pattern_gen_1.SLICE_211 ( .D1(\towerxpos[5] ), 
    .C1(\pattern_gen_1.n10_adj_212 ), .B1(\row[5] ), .D0(\towerxpos[4] ), 
    .C0(\pattern_gen_1.n8_adj_211 ), .A0(\row[4] ), 
    .F0(\pattern_gen_1.n10_adj_212 ), .F1(\pattern_gen_1.n12_adj_213 ));
  pattern_gen_1_SLICE_213 \pattern_gen_1.SLICE_213 ( .D1(\towerxpos[7] ), 
    .C1(\pattern_gen_1.n14_adj_214 ), .B1(\row[7] ), .D0(\row[6] ), 
    .C0(\pattern_gen_1.n12_adj_213 ), .B0(\towerxpos[6] ), 
    .F0(\pattern_gen_1.n14_adj_214 ), .F1(\pattern_gen_1.n16_adj_215 ));
  pattern_gen_1_SLICE_215 \pattern_gen_1.SLICE_215 ( .D1(\towerypos[2] ), 
    .C1(\pattern_gen_1.n4_adj_218 ), .B1(\column[2] ), .D0(\column[1] ), 
    .C0(\towerypos[1] ), .B0(\column[0] ), .A0(\towerypos[0] ), 
    .F0(\pattern_gen_1.n4_adj_218 ), .F1(\pattern_gen_1.n6_adj_219 ));
  pattern_gen_1_SLICE_217 \pattern_gen_1.SLICE_217 ( .D1(\towerypos[4] ), 
    .C1(\pattern_gen_1.n8_adj_220 ), .B1(\column[4] ), .D0(\towerypos[3] ), 
    .C0(\pattern_gen_1.n6_adj_219 ), .A0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_220 ), .F1(\pattern_gen_1.n10_adj_221 ));
  pattern_gen_1_SLICE_219 \pattern_gen_1.SLICE_219 ( .D1(\towerypos[6] ), 
    .C1(\pattern_gen_1.n12_adj_222 ), .A1(\column[6] ), .D0(\towerypos[5] ), 
    .C0(\pattern_gen_1.n10_adj_221 ), .B0(\column[5] ), 
    .F0(\pattern_gen_1.n12_adj_222 ), .F1(\pattern_gen_1.n14_adj_223 ));
  pattern_gen_1_SLICE_221 \pattern_gen_1.SLICE_221 ( .D1(\towerypos[8] ), 
    .C1(\pattern_gen_1.n16_adj_224 ), .B1(\column[8] ), .D0(\towerypos[7] ), 
    .C0(\pattern_gen_1.n14_adj_223 ), .B0(\column[7] ), 
    .F0(\pattern_gen_1.n16_adj_224 ), .F1(\pattern_gen_1.n18_adj_226 ));
  pattern_gen_1_SLICE_223 \pattern_gen_1.SLICE_223 ( 
    .D1(\pattern_gen_1.n52_adj_243[1] ), .C1(\pattern_gen_1.n4_adj_239 ), 
    .B1(\column[2] ), .D0(\towerypos[0] ), .C0(\pattern_gen_1.n52_adj_243[0] ), 
    .B0(\column[1] ), .A0(\column[0] ), .F0(\pattern_gen_1.n4_adj_239 ), 
    .F1(\pattern_gen_1.n6_adj_240 ));
  pattern_gen_1_SLICE_225 \pattern_gen_1.SLICE_225 ( 
    .D1(\pattern_gen_1.n52_adj_243[3] ), .C1(\pattern_gen_1.n8_adj_241 ), 
    .A1(\column[4] ), .D0(\pattern_gen_1.n52_adj_243[2] ), 
    .C0(\pattern_gen_1.n6_adj_240 ), .B0(\column[3] ), 
    .F0(\pattern_gen_1.n8_adj_241 ), .F1(\pattern_gen_1.n10_adj_242 ));
  vga_1_SLICE_227 \vga_1.SLICE_227 ( .D1(\vga_1.n17 ), .C1(\row[8] ), 
    .B1(\row[7] ), .A1(\row[9] ), .D0(\row[9] ), .C0(\row[7] ), .B0(\row[8] ), 
    .A0(\column[9] ), .F0(\vga_1.valid_N_175 ), .F1(\vga_1.HSYNC_c_N_167 ));
  pattern_gen_1_SLICE_230 \pattern_gen_1.SLICE_230 ( 
    .DI1(\vga_1.valid_N_174$n0 ), .D1(\column[6] ), .C1(\column[5] ), 
    .B1(\column[8] ), .A1(\column[7] ), .D0(\pattern_gen_1.rgb_c_1_N_169[0] ), 
    .C0(valid), .B0(gameover), .LSR(\vga_1.valid_N_175 ), .CLK(vga_clk), 
    .Q1(valid), .F0(rgb_c_0), .F1(\vga_1.valid_N_174$n0 ));
  gamestate_1_SLICE_231 \gamestate_1.SLICE_231 ( .C0(\gamestate_1.n18 ), 
    .B0(\gamestate_1.n52_adj_265[8] ), .A0(\birdpos[9] ), 
    .F0(\gamestate_1.n19 ));
  nes_1_SLICE_234 \nes_1.SLICE_234 ( .D1(leds_c_5), .C1(\nes_1.shiftReg[5] ), 
    .B1(nes_latch_c), .D0(leds_c_4), .C0(\nes_1.shiftReg[4] ), 
    .A0(nes_latch_c), .F0(leds_c_4), .F1(leds_c_5));
  nes_1_SLICE_235 \nes_1.SLICE_235 ( .D0(\nes_1.counter[8] ), 
    .C0(\nes_1.NEScount[3] ), .B0(\nes_1.nes_clk_c_N_173 ), .F0(nes_clk_c));
  pattern_gen_1_SLICE_239 \pattern_gen_1.SLICE_239 ( .D1(\towerxpos[3] ), 
    .C1(\towerxpos[2] ), .B1(\towerxpos[4] ), .A1(\towerxpos[1] ), 
    .D0(\towerxpos[2] ), .B0(\towerxpos[1] ), .F0(n1909), 
    .F1(\pattern_gen_1.n4_adj_216 ));
  pattern_gen_1_SLICE_241 \pattern_gen_1.SLICE_241 ( 
    .D0(\pattern_gen_1.n18_adj_204 ), .C0(\pattern_gen_1.n18_adj_203 ), 
    .B0(\column[9] ), .A0(\birdpos[9] ), .F0(\pattern_gen_1.n5 ));
  vga_1_SLICE_242 \vga_1.SLICE_242 ( .D0(\row[7] ), .F0(n4));
  pattern_gen_1_SLICE_247 \pattern_gen_1.SLICE_247 ( .C1(\row[8] ), 
    .D0(\towerxpos[8] ), .C0(\pattern_gen_1.n16_adj_215 ), .B0(\row[8] ), 
    .F0(\pattern_gen_1.n18_adj_217 ), .F1(\pattern_gen_1.n1[8] ));
  SLICE_249 SLICE_249( .F0(VCC_net));
  vga_1_SLICE_251 \vga_1.SLICE_251 ( .DI1(\vga_1.VSYNC_c_N_168 ), 
    .D1(\vga_1.n8_adj_266 ), .C1(\vga_1.valid_N_174 ), .B1(\vga_1.n3864 ), 
    .A1(\column[9] ), .D0(\column[6] ), .C0(\column[8] ), .B0(\column[5] ), 
    .A0(\column[7] ), .CLK(vga_clk), .Q1(VSYNC_c), .F0(\vga_1.valid_N_174 ), 
    .F1(\vga_1.VSYNC_c_N_168 ));
  vga_1_SLICE_252 \vga_1.SLICE_252 ( .D0(\column[0] ), .C0(\column[2] ), 
    .A0(\column[1] ), .F0(\vga_1.n8_adj_266 ));
  vga_1_SLICE_253 \vga_1.SLICE_253 ( .D1(\row[2] ), .D0(\row[1] ), .F0(n2), 
    .F1(\pattern_gen_1.n6_adj_232 ));
  vga_1_SLICE_254 \vga_1.SLICE_254 ( .C0(\row[3] ), .F0(n4_adj_270));
  nes_1_SLICE_255 \nes_1.SLICE_255 ( .D1(leds_c_1), .C1(nes_latch_c), 
    .A1(\nes_1.shiftReg[1] ), .D0(leds_c_0), .C0(\nes_1.shiftReg[0] ), 
    .B0(nes_latch_c), .F0(leds_c_0), .F1(leds_c_1));
  nes_1_SLICE_257 \nes_1.SLICE_257 ( .D1(leds_c_3), .C1(\nes_1.shiftReg[3] ), 
    .A1(nes_latch_c), .D0(leds_c_2), .C0(\nes_1.shiftReg[2] ), 
    .B0(nes_latch_c), .F0(leds_c_2), .F1(leds_c_3));
  pattern_gen_1_SLICE_259 \pattern_gen_1.SLICE_259 ( .C0(\row[0] ), 
    .F0(\pattern_gen_1.n2_adj_233 ));
  pattern_gen_1_SLICE_261 \pattern_gen_1.SLICE_261 ( .D1(\row[6] ), 
    .D0(\row[4] ), .F0(\pattern_gen_1.n9 ), .F1(\pattern_gen_1.n1[6] ));
  pattern_gen_1_SLICE_263 \pattern_gen_1.SLICE_263 ( .D0(\row[5] ), 
    .F0(\pattern_gen_1.n1[5] ));
  vga_1_HSYNC_c_I_0 \vga_1.HSYNC_c_I_0 ( .DO0(\vga_1.HSYNC_c_N_167 ), 
    .OUTCLK(vga_clk), .PADDO(HSYNC_c));
  mypll_1_lscc_pll_inst_u_PLL_B \mypll_1.lscc_pll_inst.u_PLL_B ( 
    .REFERENCECLK(clk_c), .FEEDBACK(\mypll_1.lscc_pll_inst.feedback_w ), 
    .RESET_N(VCC_net), .INTFBOUT(\mypll_1.lscc_pll_inst.feedback_w ), 
    .OUTCORE(output_freq_c), .OUTGLOBAL(vga_clk));
  nes_1_osc \nes_1.osc ( .CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
    .CLKHF(\nes_1.clk ));
  nes_data nes_data_I( .PADDI(nes_data_c), .nes_data(nes_data));
  clk clk_I( .PADDI(clk_c), .clk(clk));
  leds_0_ \leds[0]_I ( .PADDO(leds_c_0), .leds0(leds[0]));
  leds_1_ \leds[1]_I ( .PADDO(leds_c_1), .leds1(leds[1]));
  leds_2_ \leds[2]_I ( .PADDO(leds_c_2), .leds2(leds[2]));
  leds_3_ \leds[3]_I ( .PADDO(leds_c_3), .leds3(leds[3]));
  leds_4_ \leds[4]_I ( .PADDO(leds_c_4), .leds4(leds[4]));
  leds_5_ \leds[5]_I ( .PADDO(leds_c_5), .leds5(leds[5]));
  leds_6_ \leds[6]_I ( .PADDO(leds_c_6), .leds6(leds[6]));
  leds_7_ \leds[7]_I ( .PADDO(leds_c_7), .leds7(leds[7]));
  nes_clk nes_clk_I( .PADDO(nes_clk_c), .nes_clk(nes_clk));
  nes_latch nes_latch_I( .PADDO(nes_latch_c), .nes_latch(nes_latch));
  rgb_0_ \rgb[0]_I ( .PADDO(rgb_c_0), .rgb0(rgb[0]));
  rgb_1_ \rgb[1]_I ( .PADDO(rgb_c_1), .rgb1(rgb[1]));
  rgb_2_ \rgb[2]_I ( .PADDO(rgb_c_1), .rgb2(rgb[2]));
  rgb_3_ \rgb[3]_I ( .PADDO(rgb_c_1), .rgb3(rgb[3]));
  rgb_4_ \rgb[4]_I ( .PADDO(rgb_c_1), .rgb4(rgb[4]));
  rgb_5_ \rgb[5]_I ( .PADDO(rgb_c_1), .rgb5(rgb[5]));
  VSYNC VSYNC_I( .PADDO(VSYNC_c), .VSYNC(VSYNC));
  HSYNC HSYNC_I( .PADDO(HSYNC_c), .HSYNC(HSYNC));
  output_freq output_freq_I( .PADDO(output_freq_c), .output_freq(output_freq));
endmodule

module gravity_1_SLICE_0 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_1101_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_33 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_32 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module fa2 ( input A0, B0, C0, D0, A1, B1, C1, D1, CI0, CI1, output S0, S1, 
    CO0, CO1 );

  FA2 inst1( .A0(A0), .B0(B0), .C0(C0), .D0(D0), .CI0(CI0), .A1(A1), .B1(B1), 
    .C1(C1), .D1(D1), .CI1(CI1), .CO0(CO0), .CO1(CO1), .S0(S0), .S1(S1));
  defparam inst1.INIT0 = "0xc33c";
  defparam inst1.INIT1 = "0xc33c";
endmodule

module gnd ( output PWR0 );

  VLO INST1( .Z(PWR0));
endmodule

module ffsre2 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "RESET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module vcc ( output PWR1 );

  VHI INST1( .Z(PWR1));
endmodule

module gravity_1_SLICE_1 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_1101_13 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_27 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_2 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_1101_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_29 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_28 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_3 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_1101_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_35 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_34 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_4 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_1101_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_66 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_65 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_5 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \gravity_1/add_1101_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_67 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gravity_1_SLICE_6 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \gravity_1/add_1101_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/birdpos_9__I_31 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/birdpos_9__I_30 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_7 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_171_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_8 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_171_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_9 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \gravity_1/add_171_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_10 ( input DI0, D1, B1, D0, B0, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_171_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_0_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_11 ( input DI1, DI0, D1, B1, D0, B0, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \gravity_1/add_171_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_8__I_43 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_42 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module gravity_1_SLICE_12 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \gravity_1/add_171_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_44 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_13 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_11 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_10 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_14 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_13 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_12 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_15 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_15 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_14 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_16 ( input DI1, DI0, D1, B1, D0, B0, CE, LSR, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, DI1_dly, CLK_dly, DI0_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_17 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  ffsre2 \vga_1/column_9__I_16 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_17 ( input DI1, D1, C1, B1, CE, LSR, CLK, CIN1, output Q1, 
    F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/column_9__I_18 ( .D0(DI1_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_18 ( input DI0, D1, D0, C0, LSR, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_175_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_19 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_175_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_20 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_175_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_21 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_175_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_22 ( input DI1, DI0, D1, C1, D0, C0, LSR, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \vga_1/row_175_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/row_9__I_8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_23 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \vga_1/row_175_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \vga_1/row_9__I_9 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module vga_1_SLICE_24 ( input DI0, D1, D0, B0, CE, LSR, CLK, CIN0, CIN1, 
    output Q0, F0, COUT0 );
  wire   GNDI, DI0_dly, CLK_dly, CE_dly, LSR_dly;

  fa2 \vga_1/add_20_add_5_11 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/column_9__I_0 ( .D0(DI0_dly), .SP(CE_dly), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, CE, 0:0:0, 0:0:0,,,, CLK_dly, CE_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_25 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_518_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_26 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_518_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_27 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/add_518_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_28 ( input D1, D0, C0, CIN0, CIN1, output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_9__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_29 ( input DI0, D1, D0, C0, CLK, CIN0, CIN1, output Q0, 
    F0, COUT0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  fa2 \tower_1/counter_i9_374_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), 
    .D0(D0), .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), 
    .S0(F0), .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_45 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_30 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/add_518_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_31 ( input D1, D0, B0, CIN0, CIN1, output F0, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_32 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_33 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/mod_3_add_311_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_34 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/mod_3_add_311_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_35 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_486_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_19 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module ffsre20001 ( input D0, SP, CK, LSR, output Q );

  FD1P3XZ INST01( .D(D0), .SP(SP), .CK(CK), .SR(LSR), .Q(Q));
  defparam INST01.REGSET = "SET";
  defparam INST01.SRMODE = "CE_OVER_LSR";
endmodule

module tower_1_SLICE_36 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_486_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_21 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_20 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_37 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_486_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \tower_1/towerxpos_9__I_23 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_22 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_38 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    CIN0, CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  fa2 \tower_1/add_486_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), .A1(GNDI), 
    .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), .S1(F1), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerxpos_9__I_25 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerxpos_9__I_24 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_39 ( input DI1, D1, C1, B1, LSR, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  fa2 \tower_1/add_486_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \tower_1/towerxpos_9__I_26 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module tower_1_SLICE_40 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, CLK, CIN0, 
    CIN1, output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_374_add_4_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_47 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_46 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_41 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_7__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_42 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_374_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_49 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_48 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_43 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_5__I_0 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_44 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_374_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_51 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_50 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_45 ( input D1, C1, D0, C0, CIN0, CIN1, output F0, F1, 
    COUT1, COUT0 );
  wire   GNDI;

  fa2 \tower_1/towerypos_3__I_0 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_46 ( input DI1, DI0, D1, C1, D0, C0, B0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \tower_1/counter_i9_374_add_4_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \tower_1/towerypos_0__I_53 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_52 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module tower_1_SLICE_47 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \tower_1/towerypos_1__I_0 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_48 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, 
    COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \tower_1/counter_i9_374_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \tower_1/towerypos_0__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module nes_1_SLICE_49 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_17 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_55 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_54 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_50 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_15 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_57 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_56 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_51 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_13 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_59 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_58 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_52 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_11 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_8__I_61 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_60 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_53 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_9 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_176_206__i8 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_8__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_54 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_7 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_176_206__i6 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_176_206__i7 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_55 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_5 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_176_206__i4 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_176_206__i5 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_56 ( input DI1, DI0, D1, C1, D0, C0, CLK, CIN0, CIN1, 
    output Q0, Q1, F0, F1, COUT1, COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  fa2 \nes_1/counter_176_206_add_4_3 ( .A0(GNDI), .B0(GNDI), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \nes_1/counter_176_206__i2 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_176_206__i3 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_57 ( input DI1, D1, C1, B1, CLK, CIN1, output Q1, F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly;

  fa2 \nes_1/counter_176_206_add_4_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/counter_176_206__i1 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module gamestate_1_SLICE_58 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, F1, 
    COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_344_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_59 ( input D1, C1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_344_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_60 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_344_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_61 ( input D1, B1, D0, C0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \gamestate_1/add_344_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_62 ( input D1, C1, B1, CIN1, output F1, COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \gamestate_1/add_344_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_63 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_167_add_5_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_64 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_166_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_65 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_167_add_5_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_66 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_167_add_5_5 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_67 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_167_add_5_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_68 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_167_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_69 ( input D1, D0, C0, B0, CIN0, CIN1, output F1, 
    COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_395_11 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(GNDI), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_70 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_395_9 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_71 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_395_7 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_72 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_395_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_73 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_395_3 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_74 ( input D1, C1, B1, CIN1, output COUT1, COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_395_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), .D0(VCCI), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), .S0(), .S1(), 
    .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_75 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_345_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_76 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_345_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_77 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_345_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_78 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_345_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_79 ( input D1, C1, B1, CIN1, output F1, COUT1, 
    COUT0 );
  wire   GNDI, VCCI;

  fa2 \pattern_gen_1/add_345_add_5_1 ( .A0(GNDI), .B0(GNDI), .C0(GNDI), 
    .D0(VCCI), .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(VCCI), .CI1(CIN1), 
    .S0(), .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_80 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_166_add_5_9 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_81 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_166_add_5_7 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_82 ( input D1, C1, B1, D0, C0, B0, CIN0, CIN1, 
    output F0, F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_166_add_5_5 ( .A0(GNDI), .B0(B0), .C0(C0), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(C1), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (C1 => COUT1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (C0 => COUT0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_83 ( input D1, B1, D0, B0, CIN0, CIN1, output F0, 
    F1, COUT1, COUT0 );
  wire   GNDI;

  fa2 \pattern_gen_1/add_166_add_5_3 ( .A0(GNDI), .B0(B0), .C0(GNDI), .D0(D0), 
    .A1(GNDI), .B1(B1), .C1(GNDI), .D1(D1), .CI0(CIN0), .CI1(CIN1), .S0(F0), 
    .S1(F1), .CO0(COUT0), .CO1(COUT1));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (B1 => COUT1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (B0 => COUT0) = (0:0:0,0:0:0);
    (CIN0 => COUT0) = (0:0:0,0:0:0);
    (CIN1 => COUT1) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_84 ( input DI0, D0, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly;

  lut4 \gravity_1.SLICE_84_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \gravity_1/velocity_15__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut4 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_85 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_85_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_85_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_13__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_14__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40002 ( input A, B, C, D, output Z );

  LUT4 #("0xFF00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_87 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_87_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_87_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_11__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_12__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_89 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_89_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_89_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_9__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_10__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_91 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_91_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_91_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_7__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_8__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_93 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \gravity_1.SLICE_93_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \gravity_1.SLICE_93_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \gravity_1/velocity_5__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \gravity_1/velocity_6__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_95 ( input DI0, D0, C0, A0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40003 \gravity_1/i1630_2_lut_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/velocity_15__I_0_2 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40003 ( input A, B, C, D, output Z );

  LUT4 #("0x0050") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_96 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40004 \gravity_1/i1628_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40005 \gravity_1/i1629_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_37 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_36 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40004 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40005 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_98 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \gravity_1/i1626_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40007 \gravity_1/i1627_2_lut_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_39 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_38 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40006 ( input A, B, C, D, output Z );

  LUT4 #("0x000C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40007 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_100 ( input DI1, DI0, D1, C1, B1, D0, C0, B0, LSR, CLK, 
    output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly, LSR_dly;

  lut40006 \gravity_1/i1659_2_lut_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40008 \gravity_1/i1634_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre20001 \gravity_1/velocity_15__I_41 ( .D0(DI1_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre20001 \gravity_1/velocity_15__I_40 ( .D0(DI0_dly), .SP(VCCI), 
    .CK(CLK_dly), .LSR(LSR_dly), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40008 ( input A, B, C, D, output Z );

  LUT4 #("0x3330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_102 ( input DI0, D0, C0, LSR, CLK, output Q0, F0 );
  wire   GNDI, VCCI, DI0_dly, CLK_dly, LSR_dly;

  lut40009 \gravity_1/i16_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre20001 \gravity_1/was_jump_I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40009 ( input A, B, C, D, output Z );

  LUT4 #("0xF000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_105 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40010 \nes_1/i11_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_105_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_0__I_62 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_0__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module lut40010 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_106 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_1.SLICE_106_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_106_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_2__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_1__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_108 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_1.SLICE_108_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_108_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_4__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_3__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module nes_1_SLICE_110 ( input DI1, DI0, D1, D0, CLK, output Q0, Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, DI0_dly;

  lut40002 \nes_1.SLICE_110_K1 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut4 \nes_1.SLICE_110_K0 ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  ffsre2 \nes_1/shiftReg_6__I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  ffsre2 \nes_1/shiftReg_5__I_0 ( .D0(DI0_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (CLK => Q0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, DI0, 0:0:0, 0:0:0,,,, CLK_dly, DI0_dly);
  endspecify

endmodule

module gravity_1_SLICE_113 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40011 \gravity_1/i15_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40011 ( input A, B, C, D, output Z );

  LUT4 #("0x00F0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_114 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40012 \nes_1/leds_c_7_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40013 \nes_1/NEScount_3__I_0 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40012 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40013 ( input A, B, C, D, output Z );

  LUT4 #("0x0004") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_115 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40014 \gravity_1/i2_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40015 \gravity_1/i2_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40014 ( input A, B, C, D, output Z );

  LUT4 #("0xFFEA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40015 ( input A, B, C, D, output Z );

  LUT4 #("0xC000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_116 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40016 \gamestate_1.gameover_I_64 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40017 \gamestate_1/i3124_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40016 ( input A, B, C, D, output Z );

  LUT4 #("0x30FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40017 ( input A, B, C, D, output Z );

  LUT4 #("0xFEEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_117 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_1/mod_3_i340_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40019 \tower_1/mod_3_i317_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40018 ( input A, B, C, D, output Z );

  LUT4 #("0xCCF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40019 ( input A, B, C, D, output Z );

  LUT4 #("0xF780") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_118 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40020 \tower_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \tower_1/i2_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40020 ( input A, B, C, D, output Z );

  LUT4 #("0xFEFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40021 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_119 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40022 \pattern_gen_1/i26_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40023 \pattern_gen_1/LessThan_24_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40022 ( input A, B, C, D, output Z );

  LUT4 #("0xFDF4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40023 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_121 ( input D0, C0, B0, A0, output F0 );

  lut40024 \pattern_gen_1/i1_4_lut_adj_69 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40024 ( input A, B, C, D, output Z );

  LUT4 #("0x0B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_122 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40025 \pattern_gen_1/gameover_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40026 \pattern_gen_1/i1579_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40025 ( input A, B, C, D, output Z );

  LUT4 #("0xFC00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40026 ( input A, B, C, D, output Z );

  LUT4 #("0xDC50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_123 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40027 \gravity_1/i313_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40028 \gravity_1/i3_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40027 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40028 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_125 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40028 \gravity_1/i3_3_lut_adj_73 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gravity_1_SLICE_126 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40029 \gravity_1/i2_2_lut_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40030 \gravity_1/i1604_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40029 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40030 ( input A, B, C, D, output Z );

  LUT4 #("0x3332") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gravity_1_SLICE_127 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40031 \gravity_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40032 \gravity_1/i3_3_lut_adj_74 ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40031 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40032 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_129 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40033 \vga_1/i5_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40011 \vga_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40033 ( input A, B, C, D, output Z );

  LUT4 #("0x2000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_131 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40034 \vga_1/i6_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40035 \vga_1/i2911_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40034 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40035 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_133 ( input D1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40010 \vga_1/i213_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40036 \vga_1/i5_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40036 ( input A, B, C, D, output Z );

  LUT4 #("0xA000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_134 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40037 \vga_1/i8_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40038 \vga_1/i6_4_lut_adj_72 ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40037 ( input A, B, C, D, output Z );

  LUT4 #("0x4000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40038 ( input A, B, C, D, output Z );

  LUT4 #("0x0200") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_136 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40039 \pattern_gen_1/i1_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40009 \pattern_gen_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40039 ( input A, B, C, D, output Z );

  LUT4 #("0xF0E0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_137 ( input D1, C1, B1, A1, D0, C0, output F0, F1 );
  wire   GNDI;

  lut40040 \vga_1/i33_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40021 \vga_1/i320_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40040 ( input A, B, C, D, output Z );

  LUT4 #("0x7EEE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_139 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40041 \tower_1/i1_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40042 \tower_1/mod_3_i318_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40041 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40042 ( input A, B, C, D, output Z );

  LUT4 #("0xEA2A") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_140 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_1/mod_3_i339_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \tower_1/mod_3_i316_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40043 ( input A, B, C, D, output Z );

  LUT4 #("0xF870") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_141 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40044 \tower_1/i1722_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40045 \tower_1/i1720_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40044 ( input A, B, C, D, output Z );

  LUT4 #("0xFAF2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40045 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_142 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_1/mod_3_i337_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \tower_1/mod_3_i314_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module tower_1_SLICE_145 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40046 \tower_1/mod_3_i342_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40047 \tower_1/mod_3_i341_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40046 ( input A, B, C, D, output Z );

  LUT4 #("0xCFC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40047 ( input A, B, C, D, output Z );

  LUT4 #("0xFC0C") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_147 ( input D1, B1, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40048 \tower_1.i112_2_lut ( .A(GNDI), .B(B1), .C(GNDI), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40049 \tower_1/i110_2_lut ( .A(A0), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40048 ( input A, B, C, D, output Z );

  LUT4 #("0x0033") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40049 ( input A, B, C, D, output Z );

  LUT4 #("0xAFAF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_148 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40050 \tower_1/i3_4_lut_adj_71 ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40051 \tower_1/equal_6_i12_2_lut ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40050 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40051 ( input A, B, C, D, output Z );

  LUT4 #("0xFFCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module tower_1_SLICE_149 ( input D1, C1, B1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40018 \tower_1/mod_3_i338_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40043 \tower_1/mod_3_i315_3_lut_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_1_SLICE_151 ( input D1, C1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40052 \nes_1/i1_2_lut ( .A(GNDI), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40053 \nes_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40052 ( input A, B, C, D, output Z );

  LUT4 #("0xFFF0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40053 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_154 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40054 \nes_1/leds_c_6_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40054 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_155 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40055 \gamestate_1/i2901_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40056 \gamestate_1/i1_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40055 ( input A, B, C, D, output Z );

  LUT4 #("0xAAA8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40056 ( input A, B, C, D, output Z );

  LUT4 #("0xFCCC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_157 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40057 \gamestate_1/LessThan_11_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40058 \gamestate_1/LessThan_11_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40057 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40058 ( input A, B, C, D, output Z );

  LUT4 #("0x40F4") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_159 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \gamestate_1/LessThan_11_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \gamestate_1/LessThan_11_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40059 ( input A, B, C, D, output Z );

  LUT4 #("0xF330") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40060 ( input A, B, C, D, output Z );

  LUT4 #("0xF550") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_161 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_11_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \gamestate_1/LessThan_11_i12_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40061 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_163 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_11_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \gamestate_1/LessThan_11_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40062 ( input A, B, C, D, output Z );

  LUT4 #("0xC0FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_165 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40063 \gamestate_1/LessThan_9_i6_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), 
    .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \gamestate_1/LessThan_9_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40063 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40064 ( input A, B, C, D, output Z );

  LUT4 #("0x4F04") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_167 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_9_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \gamestate_1/LessThan_9_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_169 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_9_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \gamestate_1/LessThan_9_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_171 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40061 \gamestate_1/LessThan_9_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \gamestate_1/LessThan_9_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_173 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40065 \gamestate_1/i2_3_lut ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \gamestate_1/LessThan_11_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40065 ( input A, B, C, D, output Z );

  LUT4 #("0x00FC") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_175 ( input D1, C1, A1, D0, C0, B0, A0, output F0, F1 );
  wire   GNDI;

  lut40066 \gamestate_1/i308_3_lut ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40067 \gamestate_1/i3_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40066 ( input A, B, C, D, output Z );

  LUT4 #("0xFA00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40067 ( input A, B, C, D, output Z );

  LUT4 #("0x8000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_177 ( input D0, C0, output F0 );
  wire   GNDI;

  lut40021 \gamestate_1/i1_rep_11_2_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module gamestate_1_SLICE_178 ( input D1, C1, B1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40068 \gamestate_1/i3132_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40069 \gamestate_1/i304_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40068 ( input A, B, C, D, output Z );

  LUT4 #("0x00A8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40069 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_179 ( input D0, C0, B0, A0, output F0 );

  lut40070 \gamestate_1/i1_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40070 ( input A, B, C, D, output Z );

  LUT4 #("0xC800") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_181 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, 
    F1 );

  lut40071 \pattern_gen_1/i2899_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40072 \gamestate_1/i2_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40071 ( input A, B, C, D, output Z );

  LUT4 #("0xA8A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40072 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFE") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_183 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_24_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_24_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_185 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_24_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40073 \pattern_gen_1/LessThan_24_i16_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40073 ( input A, B, C, D, output Z );

  LUT4 #("0xA0FA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_187 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40074 \pattern_gen_1/LessThan_8_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40074 ( input A, B, C, D, output Z );

  LUT4 #("0x3B02") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_189 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_8_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_191 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i14_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_8_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_193 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_8_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_8_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_195 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_6_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40075 \pattern_gen_1/LessThan_6_i4_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40075 ( input A, B, C, D, output Z );

  LUT4 #("0x30B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_197 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_6_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_6_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_199 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pattern_gen_1/LessThan_6_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_6_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_201 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_6_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_6_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_203 ( input D1, C1, B1, A1, D0, C0, B0, output F0, 
    F1 );
  wire   GNDI;

  lut40076 \pattern_gen_1/i270_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40077 \pattern_gen_1/i266_3_lut ( .A(GNDI), .B(B0), .C(C0), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40076 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40077 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_206 ( input D1, C1, B1, A1, D0, C0, B0, A0, output 
    F0, F1 );

  lut40078 \pattern_gen_1/i3_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40079 \pattern_gen_1/i1706_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40078 ( input A, B, C, D, output Z );

  LUT4 #("0x2A00") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40079 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_207 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40023 \pattern_gen_1/LessThan_8_i20_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_209 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_12_i8_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40064 \pattern_gen_1/LessThan_12_i6_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_211 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_12_i12_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pattern_gen_1/LessThan_12_i10_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_213 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_12_i16_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_12_i14_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_215 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_22_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40080 \pattern_gen_1/LessThan_22_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40080 ( input A, B, C, D, output Z );

  LUT4 #("0x20F2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_217 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_22_i10_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40060 \pattern_gen_1/LessThan_22_i8_3_lut ( .A(A0), .B(GNDI), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_219 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40057 \pattern_gen_1/LessThan_22_i14_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_22_i12_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_221 ( input D1, C1, B1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40059 \pattern_gen_1/LessThan_22_i18_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_22_i16_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_223 ( input D1, C1, B1, D0, C0, B0, A0, output F0, 
    F1 );
  wire   GNDI;

  lut40061 \pattern_gen_1/LessThan_24_i6_3_lut ( .A(GNDI), .B(B1), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40081 \pattern_gen_1/LessThan_24_i4_4_lut ( .A(A0), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40081 ( input A, B, C, D, output Z );

  LUT4 #("0x0C8E") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_225 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40063 \pattern_gen_1/LessThan_24_i10_3_lut ( .A(A1), .B(GNDI), .C(C1), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40062 \pattern_gen_1/LessThan_24_i8_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_227 ( input D1, C1, B1, A1, D0, C0, B0, A0, output F0, F1 );

  lut40082 \vga_1/i3329_4_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40083 \vga_1/i1006_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40082 ( input A, B, C, D, output Z );

  LUT4 #("0xF7FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40083 ( input A, B, C, D, output Z );

  LUT4 #("0xFEAA") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_230 ( input DI1, D1, C1, B1, A1, D0, C0, B0, LSR, 
    CLK, output Q1, F0, F1 );
  wire   GNDI, VCCI, DI1_dly, CLK_dly, LSR_dly;

  lut40084 \pattern_gen_1.SLICE_230_K1 ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40085 \pattern_gen_1.valid_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));
  ffsre2 \vga_1/valid_I_63 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(LSR_dly), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
    $setuphold (posedge CLK, LSR, 0:0:0, 0:0:0,,,, CLK_dly, LSR_dly);
  endspecify

endmodule

module lut40084 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40085 ( input A, B, C, D, output Z );

  LUT4 #("0x3000") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module gamestate_1_SLICE_231 ( input C0, B0, A0, output F0 );
  wire   GNDI;

  lut40086 \gamestate_1/LessThan_9_i20_3_lut ( .A(A0), .B(B0), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40086 ( input A, B, C, D, output Z );

  LUT4 #("0xB2B2") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_234 ( input D1, C1, B1, D0, C0, A0, output F0, F1 );
  wire   GNDI;

  lut40087 \nes_1/leds_c_5_I_0 ( .A(GNDI), .B(B1), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40054 \nes_1/leds_c_4_I_0 ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40087 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_235 ( input D0, C0, B0, output F0 );
  wire   GNDI;

  lut40088 \nes_1/nes_clk_c_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40088 ( input A, B, C, D, output Z );

  LUT4 #("0x0300") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_239 ( input D1, C1, B1, A1, D0, B0, output F0, F1 );
  wire   GNDI;

  lut40089 \pattern_gen_1/i1_3_lut_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), 
    .Z(F1));
  lut40051 \pattern_gen_1/i1_2_lut_adj_70 ( .A(GNDI), .B(B0), .C(GNDI), .D(D0), 
    .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40089 ( input A, B, C, D, output Z );

  LUT4 #("0xCCC8") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_241 ( input D0, C0, B0, A0, output F0 );

  lut40090 \pattern_gen_1/i1_4_lut_adj_68 ( .A(A0), .B(B0), .C(C0), .D(D0), 
    .Z(F0));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40090 ( input A, B, C, D, output Z );

  LUT4 #("0xD400") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_242 ( input D0, output F0 );
  wire   GNDI;

  lut40091 \vga_1/i1428_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40091 ( input A, B, C, D, output Z );

  LUT4 #("0x00FF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_247 ( input C1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40092 \pattern_gen_1/sub_47_inv_0_i9_1_lut ( .A(GNDI), .B(GNDI), .C(C1), 
    .D(GNDI), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40023 \pattern_gen_1/LessThan_12_i18_3_lut ( .A(GNDI), .B(B0), .C(C0), 
    .D(D0), .Z(F0));

  specify
    (C1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40092 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module SLICE_249 ( output F0 );
  wire   GNDI;

  lut40093 i2( .A(GNDI), .B(GNDI), .C(GNDI), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module lut40093 ( input A, B, C, D, output Z );

  LUT4 #("0xFFFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_251 ( input DI1, D1, C1, B1, A1, D0, C0, B0, A0, CLK, 
    output Q1, F0, F1 );
  wire   VCCI, GNDI, DI1_dly, CLK_dly;

  lut40094 \vga_1/i3332_4_lut ( .A(A1), .B(B1), .C(C1), .D(D1), .Z(F1));
  lut40095 \vga_1/i3336_4_lut ( .A(A0), .B(B0), .C(C0), .D(D0), .Z(F0));
  ffsre2 \vga_1/VSYNC_c_I_0 ( .D0(DI1_dly), .SP(VCCI), .CK(CLK_dly), 
    .LSR(GNDI), .Q(Q1));
  vcc DRIVEVCC( .PWR1(VCCI));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (B1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
    (CLK => Q1) = (0:0:0,0:0:0);
    $setuphold (posedge CLK, DI1, 0:0:0, 0:0:0,,,, CLK_dly, DI1_dly);
  endspecify

endmodule

module lut40094 ( input A, B, C, D, output Z );

  LUT4 #("0xFBFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40095 ( input A, B, C, D, output Z );

  LUT4 #("0x7FFF") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_252 ( input D0, C0, A0, output F0 );
  wire   GNDI;

  lut40096 \vga_1/i19_3_lut ( .A(A0), .B(GNDI), .C(C0), .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (A0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40096 ( input A, B, C, D, output Z );

  LUT4 #("0x0A50") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module vga_1_SLICE_253 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_47_inv_0_i3_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \vga_1/i350_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_SLICE_254 ( input C0, output F0 );
  wire   GNDI;

  lut40097 \vga_1/i1453_1_lut ( .A(GNDI), .B(GNDI), .C(C0), .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40097 ( input A, B, C, D, output Z );

  LUT4 #("0x0F0F") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_255 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40098 \nes_1/leds_c_1_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \nes_1/leds_c_0_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40098 ( input A, B, C, D, output Z );

  LUT4 #("0xAFA0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module lut40099 ( input A, B, C, D, output Z );

  LUT4 #("0xF3C0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module nes_1_SLICE_257 ( input D1, C1, A1, D0, C0, B0, output F0, F1 );
  wire   GNDI;

  lut40100 \nes_1/leds_c_3_I_0 ( .A(A1), .B(GNDI), .C(C1), .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40099 \nes_1/leds_c_2_I_0 ( .A(GNDI), .B(B0), .C(C0), .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (C1 => F1) = (0:0:0,0:0:0);
    (A1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
    (C0 => F0) = (0:0:0,0:0:0);
    (B0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module lut40100 ( input A, B, C, D, output Z );

  LUT4 #("0xF5A0") INST10( .A(A), .B(B), .C(C), .D(D), .Z(Z));
endmodule

module pattern_gen_1_SLICE_259 ( input C0, output F0 );
  wire   GNDI;

  lut40097 \pattern_gen_1/sub_47_inv_0_i1_1_lut ( .A(GNDI), .B(GNDI), .C(C0), 
    .D(GNDI), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (C0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_261 ( input D1, D0, output F0, F1 );
  wire   GNDI;

  lut40010 \pattern_gen_1/sub_47_inv_0_i7_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D1), .Z(F1));
  gnd DRIVEGND( .PWR0(GNDI));
  lut40091 \pattern_gen_1/sub_47_inv_0_i5_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));

  specify
    (D1 => F1) = (0:0:0,0:0:0);
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module pattern_gen_1_SLICE_263 ( input D0, output F0 );
  wire   GNDI;

  lut40091 \pattern_gen_1/sub_47_inv_0_i6_1_lut ( .A(GNDI), .B(GNDI), .C(GNDI), 
    .D(D0), .Z(F0));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (D0 => F0) = (0:0:0,0:0:0);
  endspecify

endmodule

module vga_1_HSYNC_c_I_0 ( input DO0, OUTCLK, output PADDO );
  wire   GNDI, VCCI, DO0_dly, OUTCLK_dly;

  IOL_B_B \vga_1/HSYNC_c_I_0 ( .PADDI(GNDI), .DO1(GNDI), .DO0(DO0_dly), 
    .CE(VCCI), .IOLTO(GNDI), .HOLD(GNDI), .INCLK(GNDI), .OUTCLK(OUTCLK_dly), 
    .PADDO(PADDO), .PADDT(), .DI1(), .DI0());
  gnd DRIVEGND( .PWR0(GNDI));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (OUTCLK => PADDO) = (0:0:0,0:0:0);
    $setuphold (posedge OUTCLK, DO0, 0:0:0, 0:0:0,,,, OUTCLK_dly, DO0_dly);
  endspecify

endmodule

module IOL_B_B ( input PADDI, DO1, DO0, CE, IOLTO, HOLD, INCLK, OUTCLK, 
    output PADDO, PADDT, DI1, DI0 );

  IOL_B INST10( .PADDI(PADDI), .DO1(DO1), .DO0(DO0), .CE(CE), .IOLTO(IOLTO), 
    .HOLD(HOLD), .INCLK(INCLK), .OUTCLK(OUTCLK), .PADDO(PADDO), .PADDT(PADDT), 
    .DI1(DI1), .DI0(DI0));
  defparam INST10.LATCHIN = "LATCH_REG";
  defparam INST10.DDROUT = "NO";
endmodule

module mypll_1_lscc_pll_inst_u_PLL_B ( input REFERENCECLK, FEEDBACK, RESET_N, 
    output INTFBOUT, OUTCORE, OUTGLOBAL );
  wire   GNDI;

  PLL_B_B \mypll_1/lscc_pll_inst/u_PLL_B ( .REFERENCECLK(REFERENCECLK), 
    .FEEDBACK(FEEDBACK), .DYNAMICDELAY7(GNDI), .DYNAMICDELAY6(GNDI), 
    .DYNAMICDELAY5(GNDI), .DYNAMICDELAY4(GNDI), .DYNAMICDELAY3(GNDI), 
    .DYNAMICDELAY2(GNDI), .DYNAMICDELAY1(GNDI), .DYNAMICDELAY0(GNDI), 
    .BYPASS(GNDI), .RESET_N(RESET_N), .SCLK(GNDI), .SDI(GNDI), .LATCH(GNDI), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), .OUTCOREB(), 
    .OUTGLOBALB(), .SDO(), .LOCK());
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (REFERENCECLK => OUTCORE) = (0:0:0,0:0:0);
    (REFERENCECLK => OUTGLOBAL) = (0:0:0,0:0:0);
  endspecify

endmodule

module PLL_B_B ( input REFERENCECLK, FEEDBACK, DYNAMICDELAY7, DYNAMICDELAY6, 
    DYNAMICDELAY5, DYNAMICDELAY4, DYNAMICDELAY3, DYNAMICDELAY2, DYNAMICDELAY1, 
    DYNAMICDELAY0, BYPASS, RESET_N, SCLK, SDI, LATCH, output INTFBOUT, OUTCORE, 
    OUTGLOBAL, OUTCOREB, OUTGLOBALB, SDO, LOCK );

  PLL_B INST10( .REFERENCECLK(REFERENCECLK), .FEEDBACK(FEEDBACK), 
    .DYNAMICDELAY7(DYNAMICDELAY7), .DYNAMICDELAY6(DYNAMICDELAY6), 
    .DYNAMICDELAY5(DYNAMICDELAY5), .DYNAMICDELAY4(DYNAMICDELAY4), 
    .DYNAMICDELAY3(DYNAMICDELAY3), .DYNAMICDELAY2(DYNAMICDELAY2), 
    .DYNAMICDELAY1(DYNAMICDELAY1), .DYNAMICDELAY0(DYNAMICDELAY0), 
    .BYPASS(BYPASS), .RESET_N(RESET_N), .SCLK(SCLK), .SDI(SDI), .LATCH(LATCH), 
    .INTFBOUT(INTFBOUT), .OUTCORE(OUTCORE), .OUTGLOBAL(OUTGLOBAL), 
    .OUTCOREB(OUTCOREB), .OUTGLOBALB(OUTGLOBALB), .SDO(SDO), .LOCK(LOCK));
  defparam INST10.FEEDBACK_PATH = "SIMPLE";
  defparam INST10.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
  defparam INST10.FDA_FEEDBACK = "0";
  defparam INST10.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
  defparam INST10.FDA_RELATIVE = "0";
  defparam INST10.SHIFTREG_DIV_MODE = "0";
  defparam INST10.PLLOUT_SELECT_PORTA = "GENCLK";
  defparam INST10.PLLOUT_SELECT_PORTB = "GENCLK";
  defparam INST10.DIVR = "0";
  defparam INST10.DIVF = "66";
  defparam INST10.DIVQ = "5";
  defparam INST10.FILTER_RANGE = "1";
  defparam INST10.ENABLE_ICEGATE_PORTA = "0";
  defparam INST10.ENABLE_ICEGATE_PORTB = "0";
  defparam INST10.TEST_MODE = "0";
  defparam INST10.EXTERNAL_DIVIDE_FACTOR = "NONE";
  defparam INST10.FREQUENCY_PIN_REFERENCECLK = "12.000000";
endmodule

module nes_1_osc ( input CLKHFPU, CLKHFEN, output CLKHF );
  wire   GNDI;

  HSOSC_CORE_B \nes_1/osc ( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(GNDI), 
    .TRIM8(GNDI), .TRIM7(GNDI), .TRIM6(GNDI), .TRIM5(GNDI), .TRIM4(GNDI), 
    .TRIM3(GNDI), .TRIM2(GNDI), .TRIM1(GNDI), .TRIM0(GNDI), .CLKHF(CLKHF));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
  endspecify

endmodule

module HSOSC_CORE_B ( input CLKHFPU, CLKHFEN, TRIM9, TRIM8, TRIM7, TRIM6, 
    TRIM5, TRIM4, TRIM3, TRIM2, TRIM1, TRIM0, output CLKHF );

  HSOSC_CORE INST10( .CLKHFPU(CLKHFPU), .CLKHFEN(CLKHFEN), .TRIM9(TRIM9), 
    .TRIM8(TRIM8), .TRIM7(TRIM7), .TRIM6(TRIM6), .TRIM5(TRIM5), .TRIM4(TRIM4), 
    .TRIM3(TRIM3), .TRIM2(TRIM2), .TRIM1(TRIM1), .TRIM0(TRIM0), .CLKHF(CLKHF));
  defparam INST10.CLKHF_DIV = "0b00";
  defparam INST10.FABRIC_TRIME = "DISABLE";
endmodule

module nes_data ( output PADDI, input nes_data );
  wire   GNDI;

  BB_B_B \nes_data_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(nes_data));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (nes_data => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module BB_B_B ( input T_N, I, output O, inout B );

  BB_B INST10( .T_N(T_N), .I(I), .O(O), .B(B));
endmodule

module clk ( output PADDI, input clk );
  wire   GNDI;

  BB_B_B \clk_pad.bb_inst ( .T_N(GNDI), .I(GNDI), .O(PADDI), .B(clk));
  gnd DRIVEGND( .PWR0(GNDI));

  specify
    (clk => PADDI) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_0_ ( input PADDO, output leds0 );
  wire   VCCI;

  BB_B_B \leds_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds0) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_1_ ( input PADDO, output leds1 );
  wire   VCCI;

  BB_B_B \leds_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds1) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_2_ ( input PADDO, output leds2 );
  wire   VCCI;

  BB_B_B \leds_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds2) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_3_ ( input PADDO, output leds3 );
  wire   VCCI;

  BB_B_B \leds_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds3) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_4_ ( input PADDO, output leds4 );
  wire   VCCI;

  BB_B_B \leds_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds4) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_5_ ( input PADDO, output leds5 );
  wire   VCCI;

  BB_B_B \leds_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds5) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_6_ ( input PADDO, output leds6 );
  wire   VCCI;

  BB_B_B \leds_pad[6].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds6));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds6) = (0:0:0,0:0:0);
  endspecify

endmodule

module leds_7_ ( input PADDO, output leds7 );
  wire   VCCI;

  BB_B_B \leds_pad[7].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(leds7));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => leds7) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_clk ( input PADDO, output nes_clk );
  wire   VCCI;

  BB_B_B \nes_clk_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_clk));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_clk) = (0:0:0,0:0:0);
  endspecify

endmodule

module nes_latch ( input PADDO, output nes_latch );
  wire   VCCI;

  BB_B_B \nes_latch_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(nes_latch));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => nes_latch) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_0_ ( input PADDO, output rgb0 );
  wire   VCCI;

  BB_B_B \rgb_pad[0].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb0));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb0) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_1_ ( input PADDO, output rgb1 );
  wire   VCCI;

  BB_B_B \rgb_pad[1].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb1));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb1) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_2_ ( input PADDO, output rgb2 );
  wire   VCCI;

  BB_B_B \rgb_pad[2].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb2));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb2) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_3_ ( input PADDO, output rgb3 );
  wire   VCCI;

  BB_B_B \rgb_pad[3].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb3));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb3) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_4_ ( input PADDO, output rgb4 );
  wire   VCCI;

  BB_B_B \rgb_pad[4].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb4));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb4) = (0:0:0,0:0:0);
  endspecify

endmodule

module rgb_5_ ( input PADDO, output rgb5 );
  wire   VCCI;

  BB_B_B \rgb_pad[5].bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(rgb5));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => rgb5) = (0:0:0,0:0:0);
  endspecify

endmodule

module VSYNC ( input PADDO, output VSYNC );
  wire   VCCI;

  BB_B_B \VSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(VSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => VSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module HSYNC ( input PADDO, output HSYNC );
  wire   VCCI;

  BB_B_B \HSYNC_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), .B(HSYNC));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => HSYNC) = (0:0:0,0:0:0);
  endspecify

endmodule

module output_freq ( input PADDO, output output_freq );
  wire   VCCI;

  BB_B_B \output_freq_pad.bb_inst ( .T_N(VCCI), .I(PADDO), .O(), 
    .B(output_freq));
  vcc DRIVEVCC( .PWR1(VCCI));

  specify
    (PADDO => output_freq) = (0:0:0,0:0:0);
  endspecify

endmodule
