library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity ha is
    Port ( a,b : in STD_LOGIC;
           s,c : out STD_LOGIC);
end ha;

architecture Behavioral of ha is
begin
s<= a xor b;
c<= a and b;
end Behavioral;