// Seed: 4124557380
module module_0 (
    input  wor   id_0,
    input  wire  id_1,
    input  wand  id_2,
    output uwire id_3
);
  assign id_3 = 1'b0 ? id_0 && 1 - 1 : id_0;
  wire id_5, id_6, id_7, id_8;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    input supply1 id_2,
    input wor id_3,
    input uwire id_4,
    input tri0 id_5,
    output wor id_6,
    output wand id_7,
    input wor id_8,
    input wor id_9,
    output wire id_10,
    input tri id_11,
    output wor id_12,
    output wor id_13
);
  assign id_12 = 1'b0;
  module_0(
      id_8, id_4, id_5, id_7
  );
endmodule
