
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /tools/Xilinx/Vivado/2020.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'rian' on host 'xianle' (Linux_x86_64 version 6.8.0-48-generic) on Thu Nov 14 17:05:30 EST 2024
INFO: [HLS 200-10] On os Ubuntu 24.04.1 LTS
INFO: [HLS 200-10] In directory '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1'
Sourcing Tcl script 'build_prj.tcl'
INFO: [HLS 200-10] Opening and resetting project '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj'.
INFO: [HLS 200-10] Adding design file 'firmware/myproject.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'firmware/weights' to the project
INFO: [HLS 200-10] Adding test bench file 'tb_data' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
INFO: [HLS 200-10] Setting target device to 'xcvu13p-flga2577-2-e'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 0.625ns.
***** C SIMULATION *****
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../myproject_test.cpp in debug mode
   Compiling ../../../../firmware/myproject.cpp in debug mode
   Generating csim.exe
Processing input 0
Predictions
-0.0123876 0.433535 0.177511 -0.518645 -0.0785443 -0.181868 0.0871437 0.20354 0.0544595 -0.0662619 0.0486102 0.136417 -0.179733 -0.174919 0.135177 0.16272 -0.0634667 0.126021 0.103474 -0.257835 -0.141775 0.322626 0.208141 -0.518914 -0.151074 -0.241651 0.080557 0.1935 -0.120472 0.071309 0.135119 -0.246388 -0.130223 0.164682 0.160148 -0.338064 0.00241749 -0.151599 0.0146526 0.120594 0.0494767 -0.0981812 0.03325 0.141137 0.154423 0.0461506 0.00430389 0.0152816 -0.235548 -0.249306 0.134486 0.105518 0.145346 -0.0244198 -0.0298999 0.153468 -0.105986 0.330294 0.197122 -0.458082 0.179631 0.240521 0.0519015 -0.144394 0.225544 0.0962836 -0.0493315 0.00876676 0.0452851 0.163723 0.039434 -0.271724 -0.381865 -0.0250275 0.250666 -0.258212 -0.0184762 -0.0366562 0.0604779 0.0529678 
Quantized predictions
-0.511719 0.333984 0.34668 -0.540039 -0.0791016 -0.18457 0.0830078 0.202148 0.0537109 -0.0703125 0.0439453 0.136719 -0.179688 -0.177734 0.131836 0.162109 -0.0644531 0.120117 0.0996094 -0.254883 0 0 0 0 -0.148438 -0.243164 0.0751953 0.193359 -0.12207 0.0664063 0.130859 -0.244141 -0.131836 0.15918 0.15625 -0.335938 0.00195313 -0.155273 0.0117188 0.12207 0.0488281 -0.100586 0.0292969 0.139648 0.152344 0.0410156 0.000976563 0.015625 -0.235352 -0.25 0.130859 0.104492 0.145508 -0.0302734 -0.0322266 0.15625 -0.110352 0.326172 0.194336 -0.458984 0.177734 0.235352 0.0488281 -0.143555 0.224609 0.0898438 -0.0527344 0.0107422 0.0449219 0.15625 0.0351563 -0.267578 -0.0429688 -0.152344 0.0673828 0.116211 -0.0175781 -0.0410156 0.0566406 0.0527344 
INFO: Saved inference results to file: tb_data/csim_results.log
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
***** C SIMULATION COMPLETED IN 0h0m6s *****
***** C/RTL SYNTHESIS *****
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_multiheadattention.h:292:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_multiheadattention.h:297:1
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: firmware/nnet_utils/nnet_multiheadattention.h:303:1
WARNING: [HLS 214-167] There are a total of 5 such instances of non-canonical statements in the dataflow region: firmware/nnet_utils/nnet_multiheadattention.h:270:5
WARNING: [HLS 200-471] Dataflow form checks found 4 issue(s) in file firmware/myproject.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 692 ; free virtual = 27068
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 692 ; free virtual = 27068
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>::dense' into 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:206).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:205).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:204).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:153).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:98).
INFO: [XFORM 203-603] Inlining function 'nnet::softmax<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' into 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:103).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::DenseLatency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>::dense' into 'nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense.h:45).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' into 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:235).
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 694 ; free virtual = 27107
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' into 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:201) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' into 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 678 ; free virtual = 27093
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274).
INFO: [XFORM 203-1101] Packing variable 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'datav_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:119) into a 66-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272).
INFO: [XFORM 203-1101] Packing variable 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272) into a 66-bit variable.
WARNING: [XFORM 203-1102] Ignored multiple data pack pragma for variable 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273).
INFO: [XFORM 203-1101] Packing variable 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'datak_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:64) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'dataq_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:64) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'proj_k_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:194) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'proj_q_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:195) into a 66-bit variable.
INFO: [XFORM 203-1101] Packing variable 'proj_v_pack.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:196) into a 66-bit variable.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:162:44).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:37:52).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:128) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:37:57).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74) because its parent loop or function is pipelined.
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:14:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:270:46).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:54:48).
WARNING: [XFORM 203-505] Ignored pipeline directive for loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225) because its parent loop or function is pipelined.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' (firmware/nnet_utils/nnet_activation.h:299:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' (firmware/nnet_utils/nnet_multiheadattention.h:40:31).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:245:52).
INFO: [HLS 200-489] Unrolling loop 'k_h' (firmware/nnet_utils/nnet_multiheadattention.h:180) in function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:128) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:37) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_multiheadattention.h:131) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:141) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'qk' (firmware/nnet_utils/nnet_multiheadattention.h:144) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:149) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:152) in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'prep_k' (firmware/nnet_utils/nnet_multiheadattention.h:74) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:37) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_multiheadattention.h:77) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'row' (firmware/nnet_utils/nnet_multiheadattention.h:84) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (firmware/nnet_utils/nnet_multiheadattention.h:37) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'q' (firmware/nnet_utils/nnet_multiheadattention.h:89) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'col' (firmware/nnet_utils/nnet_multiheadattention.h:94) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'product' (firmware/nnet_utils/nnet_multiheadattention.h:97) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.4' (firmware/nnet_utils/nnet_multiheadattention.h:104) in function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prepq' (firmware/nnet_utils/nnet_multiheadattention.h:293) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'prepvk' (firmware/nnet_utils/nnet_multiheadattention.h:298) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'lin_proj' (firmware/nnet_utils/nnet_multiheadattention.h:304) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'maxtrixmul1' (firmware/nnet_utils/nnet_multiheadattention.h:315) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'maxtrixmul2' (firmware/nnet_utils/nnet_multiheadattention.h:321) in function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'output_dense' (firmware/nnet_utils/nnet_multiheadattention.h:225) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:228) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (firmware/nnet_utils/nnet_multiheadattention.h:230) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.2' (firmware/nnet_utils/nnet_multiheadattention.h:237) in function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:331) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-2' (firmware/nnet_utils/nnet_activation.h:351) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:40) in function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_multiheadattention.h:247) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (firmware/nnet_utils/nnet_multiheadattention.h:248) in function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' completely with a factor of 4.
INFO: [XFORM 203-131] Reshaping array 'input_1.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-131] Reshaping array 'input_2.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-102] Automatically partitioning streamed array 'd_value.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:270) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'd_query.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:271) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274) .
INFO: [XFORM 203-102] Automatically partitioning streamed array 'matr_out.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:276) .
INFO: [XFORM 203-101] Partitioning array 'layer3_out.V' (firmware/myproject.cpp:9) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd_query.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:271) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'v_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:274) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'q_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:272) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'k_proj.V.data.V' (firmware/nnet_utils/nnet_multiheadattention.h:273) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_mul.V' (firmware/nnet_utils/nnet_multiheadattention.h:275) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'matr_out.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:276) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'value_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'query_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'key_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mat_res_con.V' (firmware/nnet_utils/nnet_multiheadattention.h:220) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dense_out.V' (firmware/nnet_utils/nnet_multiheadattention.h:221) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'attention_output_bias3.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'data_cache.V' (firmware/nnet_utils/nnet_activation.h:321) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd_value.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:270) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_q.V' (firmware/nnet_utils/nnet_multiheadattention.h:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_v.V' (firmware/nnet_utils/nnet_multiheadattention.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_q.V' (firmware/nnet_utils/nnet_multiheadattention.h:186) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'in_v.V' (firmware/nnet_utils/nnet_multiheadattention.h:187) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Qi.V' (firmware/nnet_utils/nnet_multiheadattention.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Product.V' (firmware/nnet_utils/nnet_multiheadattention.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_smout'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'krow.V' (firmware/nnet_utils/nnet_multiheadattention.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Qi.V' (firmware/nnet_utils/nnet_multiheadattention.h:54) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Product.V' (firmware/nnet_utils/nnet_multiheadattention.h:55) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_smout'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'krow.V' (firmware/nnet_utils/nnet_multiheadattention.h:57) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dataV.V' (firmware/nnet_utils/nnet_multiheadattention.h:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'QKi.V' (firmware/nnet_utils/nnet_multiheadattention.h:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'dataV.V' (firmware/nnet_utils/nnet_multiheadattention.h:125) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'QKi.V' (firmware/nnet_utils/nnet_multiheadattention.h:138) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'd_query.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:271) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'qk_mul.V' (firmware/nnet_utils/nnet_multiheadattention.h:275) in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'matr_out.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:276) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'd_value.V.V' (firmware/nnet_utils/nnet_multiheadattention.h:270) in dimension 2 completely.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.0' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.1' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.2' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.3' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.4' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.5' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.6' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.7' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.8' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.9' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.10' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.11' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.12' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.13' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.14' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.15' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.16' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.17' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.18' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.0.19' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.0' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.1' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.2' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.3' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.4' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.5' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.6' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.7' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.8' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.9' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.10' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.11' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.12' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.13' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.14' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.15' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.16' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.17' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.18' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-102] Partitioning array 'qk_mul.V.1.19' (firmware/nnet_utils/nnet_multiheadattention.h:275) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' into 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' into 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
WARNING: [XFORM 203-621] Ignored instantiation directive on function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' at argument 'weights.V.addr' as the variable does not exist or is optimized away.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'weights.V' to 'attention_output_weight3.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[0].V' to 'attention_output_bias3.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[1].V' to 'attention_output_bias3.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[2].V' to 'attention_output_bias3.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) by setting 'biases[3].V' to 'attention_output_bias3.V.3'.
INFO: [XFORM 203-712] Applying dataflow to function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>', detected/extracted 12 process function(s): 
	 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.entry333'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>166'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>167'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>168'
	 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>169'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>170'
	 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>171'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>172'
	 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>173'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>174'
	 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>175'
	 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (firmware/nnet_utils/nnet_activation.h:298:28) to (firmware/nnet_utils/nnet_activation.h:354:1) in function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>'... converting 43 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>175' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>174' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)...760 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...12 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:14:1)...8 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:56 ; elapsed = 00:03:57 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 1129 ; free virtual = 26527
WARNING: [XFORM 203-631] Renaming function 'nnet::softmax_legacy<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, softmax_config3>' to 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' (firmware/nnet_utils/nnet_activation.h:299:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::read_stream_array<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, 4>' to 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' (firmware/nnet_utils/nnet_multiheadattention.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>.entry333' to 'multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333' (firmware/nnet_utils/nnet_multiheadattention.h:285:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::multiheadattention<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:257)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>173' to 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173' (firmware/nnet_utils/nnet_mult.h:37:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul_transpose<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>172' to 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172' (firmware/nnet_utils/nnet_mult.h:37:9)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>175' to 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::matrixmul<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>174' to 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174' (firmware/nnet_utils/nnet_multiheadattention.h:37:17)
WARNING: [XFORM 203-631] Renaming function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>171' to 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171' (firmware/nnet_utils/nnet_multiheadattention.h:201:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::lin_projection<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>170' to 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170' (firmware/nnet_utils/nnet_multiheadattention.h:201:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_out<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>' to 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' (firmware/nnet_utils/nnet_multiheadattention.h:215)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_2>.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3_1>' to 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' (firmware/nnet_utils/nnet_dense_latency.h:13)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>169' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>168' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>167' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-631] Renaming function 'nnet::data_prep<ap_fixed<16, 6, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<33, 13, (ap_q_mode)5, (ap_o_mode)3, 0>, config3>166' to 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166' (firmware/nnet_utils/nnet_multiheadattention.h:250:70)
WARNING: [XFORM 203-713] Function 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' failed dataflow checking:  A dataflow region cannot be instantiated from within a pipelined loop  (firmware/nnet_utils/nnet_multiheadattention.h:285:1), pipe: (firmware/myproject.cpp:17:1). Ignoring pipeline directive to allow the dataflow directive to take precedence. 
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:39 ; elapsed = 00:05:40 . Memory (MB): peak = 1494.195 ; gain = 1091.754 ; free physical = 776 ; free virtual = 26353
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed,ap_fixed<33,13,5,3,0>,config3>.entry333' to 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>166' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>167' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>168' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168'.
WARNING: [SYN 201-103] Legalizing function name 'data_prep<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>169' to 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169'.
WARNING: [SYN 201-103] Legalizing function name 'read_stream_array<ap_fixed<16, 6, 5, 3, 0>, 4>' to 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>' to 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>170' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170'.
WARNING: [SYN 201-103] Legalizing function name 'lin_projection<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>171' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171'.
WARNING: [SYN 201-103] Legalizing function name 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>' to 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>172' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul_transpose<ap_fixed,ap_fixed<33,13,5,3,0>,config3>173' to 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>174' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174'.
WARNING: [SYN 201-103] Legalizing function name 'matrixmul<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>175' to 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'dense_out<ap_fixed<33, 13, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
WARNING: [SYN 201-103] Legalizing function name 'multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>' to 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 340.47 seconds; current allocated memory: 611.770 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 611.866 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.6 seconds; current allocated memory: 612.469 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.31 seconds; current allocated memory: 613.294 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.55 seconds; current allocated memory: 613.901 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.4 seconds; current allocated memory: 614.725 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.63 seconds; current allocated memory: 615.288 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.35 seconds; current allocated memory: 616.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.53 seconds; current allocated memory: 616.675 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 617.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.39 seconds; current allocated memory: 617.540 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 617.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3_1>'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('weights_V_load_2', firmware/nnet_utils/nnet_dense_latency.h:42) on array 'weights_V' due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'weights_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 4, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 618.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 618.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.28 seconds; current allocated memory: 619.728 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.07 seconds; current allocated memory: 621.503 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 622.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.18 seconds; current allocated memory: 624.583 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'softmax_legacy<ap_fixed,ap_fixed<33,13,5,3,0>,softmax_config3>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 7.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.43 seconds; current allocated memory: 626.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.21 seconds; current allocated memory: 629.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.91 seconds; current allocated memory: 645.119 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 18.58 seconds; current allocated memory: 667.915 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 27.1 seconds; current allocated memory: 690.508 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 21.31 seconds; current allocated memory: 713.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 23.19 seconds; current allocated memory: 731.275 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.06 seconds; current allocated memory: 743.450 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 12.82 seconds; current allocated memory: 756.100 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 9.32 seconds; current allocated memory: 768.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.45 seconds; current allocated memory: 770.411 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 770.780 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.46 seconds; current allocated memory: 771.607 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] After resource sharing, estimated clock period (5.1157ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.375ns).
INFO: [BIND 205-100] The critical path consists of the following:
	'call' operation ('call_ret117', firmware/nnet_utils/nnet_dense.h:54->firmware/nnet_utils/nnet_dense.h:45->firmware/nnet_utils/nnet_multiheadattention.h:235) to 'dense_latency<ap_fixed,ap_fixed<33,13,5,3,0>,config3_2>.0.0.0.0.0' (5.12 ns)
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 772.379 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 774.447 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 45.16 seconds; current allocated memory: 818.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 21.57 seconds; current allocated memory: 836.736 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 843.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333' is 5127 from HDL expression: (~((real_start == 1'b0) | (data_vk_V_out2_full_n == 1'b0) | (data_vk_V_out_full_n == 1'b0) | (data_q_V_out1_full_n == 1'b0) | (data_q_V_out_full_n == 1'b0) | (data_vk_V_ap_vld == 1'b0) | (data_q_V_ap_vld == 1'b0) | (ap_done_reg == 1'b1)) & (1'b1 == ap_CS_fsm_state1))
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333'.
INFO: [HLS 200-111]  Elapsed time: 20.21 seconds; current allocated memory: 860.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166'.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 862.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167'.
INFO: [HLS 200-111]  Elapsed time: 0.47 seconds; current allocated memory: 867.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168'.
INFO: [HLS 200-111]  Elapsed time: 0.54 seconds; current allocated memory: 871.330 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169'.
INFO: [HLS 200-111]  Elapsed time: 0.56 seconds; current allocated memory: 875.619 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'read_stream_array_ap_fixed_16_6_5_3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'read_stream_array_ap_fixed_16_6_5_3_0_4_s'.
INFO: [HLS 200-111]  Elapsed time: 0.59 seconds; current allocated memory: 878.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'myproject_mux_42_16_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s'.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 879.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weight3_V311' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weight3_V321' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weight3_V331' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170'.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 883.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weight3_V312' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weight3_V322' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weight3_V332' to 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171'.
INFO: [HLS 200-111]  Elapsed time: 1.99 seconds; current allocated memory: 890.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 2.01 seconds; current allocated memory: 900.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_21ns_16s_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172'.
INFO: [HLS 200-111]  Elapsed time: 15.74 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173' is 59200 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Generating core module 'myproject_mul_mul_21ns_16s_37_1_1': 400 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173'.
INFO: [HLS 200-111]  Elapsed time: 36.34 seconds; current allocated memory: 1.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174' is 40920 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174'.
INFO: [HLS 200-111]  Elapsed time: 24.74 seconds; current allocated memory: 1.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175' is 40920 from HDL expression: (1'b1 == ap_CS_fsm_state21)
INFO: [RTGEN 206-100] Finished creating RTL model for 'matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175'.
INFO: [HLS 200-111]  Elapsed time: 18.35 seconds; current allocated memory: 1.903 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 17.53 seconds; current allocated memory: 1.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 1.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_U0' to 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_U0' to 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs' due to the length limit 80
INFO: [RTGEN 206-100] Finished creating RTL model for 'multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s'.
INFO: [HLS 200-111]  Elapsed time: 25.69 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/input_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_3_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_4_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_5_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_6_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_7_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_8_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_9_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_10_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_11_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_12_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_13_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_14_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_15_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_16_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_17_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_18_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_19_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_20_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_21_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_22_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_23_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_24_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_25_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_26_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_27_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_28_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_29_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_30_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_31_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_32_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_33_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_34_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_35_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_36_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_37_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_38_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_39_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_40_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_41_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_42_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_43_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_44_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_45_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_46_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_47_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_48_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_49_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_50_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_51_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_52_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_53_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_54_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_55_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_56_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_57_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_58_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_59_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_60_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_61_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_62_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_63_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_64_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_65_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_66_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_67_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_68_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_69_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_70_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_71_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_72_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_73_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_74_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_75_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_76_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_77_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_78_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer3_out_79_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 36.28 seconds; current allocated memory: 2.071 GB.
INFO: [HLS 200-789] **** Estimated Fmax: 195.48 MHz
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi_rom' using distributed ROMs.
WARNING: [RTMG 210-274] Memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j' is read-only, switch it to a ROM.
INFO: [RTMG 210-279] Implementing memory 'lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j_rom' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1_rom' using block ROMs.
INFO: [RTMG 210-279] Implementing memory 'softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2_rom' using auto ROMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_q_V_c_U(fifo_w1280_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_q_V_c104_U(fifo_w1280_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_vk_V_c_U(fifo_w1280_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'data_vk_V_c105_U(fifo_w1280_d2_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_0_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_query_1_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_0_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_0_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_1_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_2_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'd_value_1_3_V_V_U(fifo_w16_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_0_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_0_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_0_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'k_proj_1_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'q_proj_1_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'v_proj_1_V_data_V_U(fifo_w66_d20_A)' using Block RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_0_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_1_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_2_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_3_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_4_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_5_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_6_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_7_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_8_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_9_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_10_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_11_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_12_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_13_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_14_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_15_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_16_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_17_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_18_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_0_19_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_0_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_1_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_2_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_3_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_4_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_5_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_6_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_7_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_8_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_9_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_10_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_11_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_12_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_13_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_14_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_15_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_16_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_17_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_18_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_0_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_1_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_2_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_3_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_4_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_5_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_6_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_7_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_8_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_9_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_10_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_11_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_12_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_13_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_14_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_15_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_16_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_17_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_18_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'qk_mul_1_19_19_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_0_0_V_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_0_1_V_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_0_V_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'matr_out_1_1_V_V_U(fifo_w33_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0_U(start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi_U(start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs_U(start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0_U(start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0_U(start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_U(start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:13:16 ; elapsed = 00:14:13 . Memory (MB): peak = 3059.047 ; gain = 2656.605 ; free physical = 374 ; free virtual = 24027
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
***** C/RTL SYNTHESIS COMPLETED IN 0h14m5s *****
***** C/RTL SIMULATION *****
INFO: [HLS 200-10] Adding test bench file 'myproject_test.cpp' to the project
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vivado/2020.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
Processing input 0
Predictions
-0.0123876 0.433535 0.177511 -0.518645 -0.0785443 -0.181868 0.0871437 0.20354 0.0544595 -0.0662619 0.0486102 0.136417 -0.179733 -0.174919 0.135177 0.16272 -0.0634667 0.126021 0.103474 -0.257835 -0.141775 0.322626 0.208141 -0.518914 -0.151074 -0.241651 0.080557 0.1935 -0.120472 0.071309 0.135119 -0.246388 -0.130223 0.164682 0.160148 -0.338064 0.00241749 -0.151599 0.0146526 0.120594 0.0494767 -0.0981812 0.03325 0.141137 0.154423 0.0461506 0.00430389 0.0152816 -0.235548 -0.249306 0.134486 0.105518 0.145346 -0.0244198 -0.0298999 0.153468 -0.105986 0.330294 0.197122 -0.458082 0.179631 0.240521 0.0519015 -0.144394 0.225544 0.0962836 -0.0493315 0.00876676 0.0452851 0.163723 0.039434 -0.271724 -0.381865 -0.0250275 0.250666 -0.258212 -0.0184762 -0.0366562 0.0604779 0.0529678 
Quantized predictions
-0.511719 0.333984 0.34668 -0.540039 -0.0791016 -0.18457 0.0830078 0.202148 0.0537109 -0.0703125 0.0439453 0.136719 -0.179688 -0.177734 0.131836 0.162109 -0.0644531 0.120117 0.0996094 -0.254883 0 0 0 0 -0.148438 -0.243164 0.0751953 0.193359 -0.12207 0.0664063 0.130859 -0.244141 -0.131836 0.15918 0.15625 -0.335938 0.00195313 -0.155273 0.0117188 0.12207 0.0488281 -0.100586 0.0292969 0.139648 0.152344 0.0410156 0.000976563 0.015625 -0.235352 -0.25 0.130859 0.104492 0.145508 -0.0302734 -0.0322266 0.15625 -0.110352 0.326172 0.194336 -0.458984 0.177734 0.235352 0.0488281 -0.143555 0.224609 0.0898438 -0.0527344 0.0107422 0.0449219 0.15625 0.0351563 -0.267578 -0.0429688 -0.152344 0.0673828 0.116211 -0.0175781 -0.0410156 0.0566406 0.0527344 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [COSIM 212-302] Starting C TB testing ...  
Processing input 0
Predictions
-0.0123876 0.433535 0.177511 -0.518645 -0.0785443 -0.181868 0.0871437 0.20354 0.0544595 -0.0662619 0.0486102 0.136417 -0.179733 -0.174919 0.135177 0.16272 -0.0634667 0.126021 0.103474 -0.257835 -0.141775 0.322626 0.208141 -0.518914 -0.151074 -0.241651 0.080557 0.1935 -0.120472 0.071309 0.135119 -0.246388 -0.130223 0.164682 0.160148 -0.338064 0.00241749 -0.151599 0.0146526 0.120594 0.0494767 -0.0981812 0.03325 0.141137 0.154423 0.0461506 0.00430389 0.0152816 -0.235548 -0.249306 0.134486 0.105518 0.145346 -0.0244198 -0.0298999 0.153468 -0.105986 0.330294 0.197122 -0.458082 0.179631 0.240521 0.0519015 -0.144394 0.225544 0.0962836 -0.0493315 0.00876676 0.0452851 0.163723 0.039434 -0.271724 -0.381865 -0.0250275 0.250666 -0.258212 -0.0184762 -0.0366562 0.0604779 0.0529678 
Quantized predictions
-0.511719 0.333984 0.34668 -0.540039 -0.0791016 -0.18457 0.0830078 0.202148 0.0537109 -0.0703125 0.0439453 0.136719 -0.179688 -0.177734 0.131836 0.162109 -0.0644531 0.120117 0.0996094 -0.254883 0 0 0 0 -0.148438 -0.243164 0.0751953 0.193359 -0.12207 0.0664063 0.130859 -0.244141 -0.131836 0.15918 0.15625 -0.335938 0.00195313 -0.155273 0.0117188 0.12207 0.0488281 -0.100586 0.0292969 0.139648 0.152344 0.0410156 0.000976563 0.015625 -0.235352 -0.25 0.130859 0.104492 0.145508 -0.0302734 -0.0322266 0.15625 -0.110352 0.326172 0.194336 -0.458984 0.177734 0.235352 0.0488281 -0.143555 0.224609 0.0898438 -0.0527344 0.0107422 0.0449219 0.15625 0.0351563 -0.267578 -0.0429688 -0.152344 0.0673828 0.116211 -0.0175781 -0.0410156 0.0566406 0.0527344 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM 212-323] Starting verilog simulation...
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2020.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2020.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_key_weigheOg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2_rom
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_invert_table2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_out_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_174
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_key_weighbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_1_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_latency_ap_fixed_ap_fixed_33_13_5_3_0_config3_2_0_0_0_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_query_weifYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_ap_fixed_33_13_5_3_0_ap_fixed_33_13_5_3_0_config3_175
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w1280_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w1280_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w66_d20_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w66_d20_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1_rom
INFO: [VRFC 10-311] analyzing module softmax_legacy_ap_fixed_ap_fixed_33_13_5_3_0_softmax_config3_s_exp_table1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiheadattention_ap_fixed_ap_fixed_33_13_5_3_0_config3_entry333
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject_mul_mul_21ns_16s_37_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_21ns_16s_37_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module myproject_mul_mul_21ns_16s_37_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiheadattention_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_173_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/myproject_mux_42_16_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_42_16_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_value_weidEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_169_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_168_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w16_d4_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d4_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/read_stream_array_ap_fixed_16_6_5_3_0_4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module read_stream_array_ap_fixed_16_6_5_3_0_4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171_value_weig8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module matrixmul_transpose_ap_fixed_ap_fixed_33_13_5_3_0_config3_172
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170hbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud_rom
INFO: [VRFC 10-311] analyzing module lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_170_query_weicud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_167
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_data_prep_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_166_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/fifo_w33_d2_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w33_d2_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w33_d2_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_lin_projection_ap_fixed_16_6_5_3_0_ap_fixed_33_13_5_3_0_config3_171ibs
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.multiheadattention_ap_fixed_ap_f...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.data_prep_ap_fixed_16_6_5_3_0_ap...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.myproject_mux_42_16_1_1(ID=1,din...
Compiling module xil_defaultlib.dense_latency_ap_fixed_16_6_5_3_...
Compiling module xil_defaultlib.read_stream_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.lin_projection_ap_fixed_16_6_5_3...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.softmax_legacy_ap_fixed_ap_fixed...
Compiling module xil_defaultlib.myproject_mul_mul_21ns_16s_37_1_...
Compiling module xil_defaultlib.myproject_mul_mul_21ns_16s_37_1_...
Compiling module xil_defaultlib.matrixmul_transpose_ap_fixed_ap_...
Compiling module xil_defaultlib.matrixmul_transpose_ap_fixed_ap_...
Compiling module xil_defaultlib.matrixmul_ap_fixed_33_13_5_3_0_a...
Compiling module xil_defaultlib.matrixmul_ap_fixed_33_13_5_3_0_a...
Compiling module xil_defaultlib.dense_latency_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_out_ap_fixed_33_13_5_3_0_a...
Compiling module xil_defaultlib.fifo_w1280_d2_A
Compiling module xil_defaultlib.fifo_w16_d4_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d4_A
Compiling module xil_defaultlib.fifo_w66_d20_A
Compiling module xil_defaultlib.fifo_w33_d2_A_shiftReg
Compiling module xil_defaultlib.fifo_w33_d2_A
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_data_prep_ap_fixed_16_...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_lin_projection_ap_fixe...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_matrixmul_transpose_ap...
Compiling module xil_defaultlib.start_for_dense_out_ap_fixed_33_...
Compiling module xil_defaultlib.start_for_dense_out_ap_fixed_33_...
Compiling module xil_defaultlib.multiheadattention_ap_fixed_16_6...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source /home/rian/A3D3/transformer-synthesis/hls4ml_projects/keras_mha_Vivado_2020_1/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Nov 14 17:21:47 2024...

****** xsim v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:35 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2020.1
Time resolution is 1 ps
source myproject.tcl
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set layer3_out_group [add_wave_group layer3_out(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_79_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_79_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_78_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_78_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_77_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_77_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_76_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_76_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_75_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_75_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_74_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_74_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_73_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_73_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_72_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_72_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_71_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_71_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_70_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_70_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_69_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_69_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_68_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_68_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_67_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_67_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_66_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_66_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_65_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_65_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_64_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_64_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_63_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_63_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_62_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_62_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_61_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_61_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_60_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_60_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_59_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_59_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_58_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_58_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_57_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_57_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_56_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_56_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_55_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_55_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_54_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_54_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_53_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_53_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_52_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_52_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_51_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_51_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_50_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_50_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_49_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_49_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_48_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_48_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_47_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_47_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_46_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_46_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_45_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_45_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_44_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_44_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_43_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_43_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_42_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_42_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_41_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_41_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_40_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_40_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_39_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_39_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_38_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_38_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_37_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_37_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_36_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_36_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_35_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_35_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_34_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_34_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_33_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_33_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_32_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_32_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_31_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_31_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_30_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_30_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_29_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_29_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_28_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_28_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_27_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_27_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_26_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_26_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_25_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_25_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_24_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_24_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_23_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_23_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_22_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_22_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_21_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_21_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_20_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_20_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_19_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_19_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_18_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_18_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_17_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_17_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_16_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_16_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_15_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_15_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_14_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_14_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_13_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_13_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_12_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_12_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_11_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_11_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_10_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_10_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_9_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_9_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_8_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_8_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_7_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_7_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_6_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_6_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_5_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_5_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_4_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_4_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_3_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_3_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_2_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_2_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_1_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_1_V -into $layer3_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_0_V_ap_vld -into $layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer3_out_0_V -into $layer3_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set input_2_group [add_wave_group input_2(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_V_ap_vld -into $input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_2_V -into $input_2_group -radix hex
## set input_1_group [add_wave_group input_1(wire) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V_ap_vld -into $input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/input_1_V -into $input_1_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_input_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_2_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_3_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_4_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_5_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_6_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_7_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_8_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_9_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_10_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_11_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_12_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_13_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_14_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_15_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_16_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_17_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_18_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_19_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_20_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_21_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_22_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_23_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_24_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_25_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_26_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_27_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_28_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_29_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_30_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_31_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_32_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_33_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_34_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_35_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_36_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_37_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_38_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_39_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_40_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_41_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_42_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_43_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_44_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_45_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_46_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_47_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_48_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_49_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_50_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_51_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_52_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_53_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_54_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_55_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_56_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_57_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_58_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_59_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_60_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_61_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_62_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_63_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_64_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_65_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_66_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_67_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_68_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_69_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_70_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_71_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_72_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_73_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_74_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_75_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_76_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_77_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_78_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer3_out_79_V -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_layer3_out_group [add_wave_group layer3_out(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer3_out_79_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_79_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_78_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_78_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_77_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_77_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_76_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_76_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_75_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_75_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_74_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_74_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_73_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_73_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_72_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_72_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_71_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_71_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_70_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_70_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_69_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_69_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_68_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_68_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_67_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_67_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_66_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_66_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_65_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_65_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_64_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_64_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_63_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_63_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_62_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_62_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_61_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_61_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_60_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_60_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_59_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_59_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_58_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_58_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_57_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_57_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_56_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_56_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_55_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_55_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_54_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_54_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_53_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_53_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_52_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_52_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_51_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_51_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_50_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_50_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_49_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_49_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_48_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_48_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_47_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_47_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_46_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_46_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_45_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_45_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_44_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_44_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_43_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_43_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_42_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_42_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_41_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_41_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_40_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_40_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_39_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_39_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_38_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_38_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_37_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_37_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_36_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_36_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_35_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_35_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_34_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_34_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_33_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_33_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_32_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_32_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_31_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_31_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_30_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_30_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_29_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_29_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_28_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_28_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_27_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_27_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_26_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_26_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_25_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_25_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_24_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_24_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_23_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_23_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_22_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_22_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_21_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_21_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_20_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_20_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_19_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_19_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_18_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_18_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_17_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_17_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_16_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_16_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_15_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_15_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_14_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_14_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_13_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_13_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_12_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_12_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_11_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_11_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_10_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_10_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_9_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_9_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_8_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_8_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_7_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_7_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_6_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_6_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_5_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_5_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_4_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_4_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_3_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_3_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_2_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_2_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_1_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_1_V -into $tb_layer3_out_group -radix hex
## add_wave /apatb_myproject_top/layer3_out_0_V_ap_vld -into $tb_layer3_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer3_out_0_V -into $tb_layer3_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_input_2_group [add_wave_group input_2(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_2_V_ap_vld -into $tb_input_2_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_2_V -into $tb_input_2_group -radix hex
## set tb_input_1_group [add_wave_group input_1(wire) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/input_1_V_ap_vld -into $tb_input_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/input_1_V -into $tb_input_1_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
FATAL_ERROR: Iteration limit 10000 is reached. Possible zero delay oscillation detected where simulation time can not advance. Please check your source code. Note that the iteration limit can be changed using switch -maxdeltaid.
Time: 132500 ps  Iteration: 10000
## quit
INFO: [Common 17-206] Exiting xsim at Thu Nov 14 17:21:57 2024...
ERROR: [COSIM 212-303] Aborting co-simulation: RTL simulation failed.  
ERROR: [COSIM 212-344] Rtl simulation failed.
command 'ap_source' returned error code
    while executing
"source run_sim.tcl"
    invoked from within
"if {$opt(cosim)} {
    puts "***** C/RTL SIMULATION *****"
    # TODO: This is a workaround (Xilinx defines __RTL_SIMULATION__ only for SystemC testbe..."
    (file "build_prj.tcl" line 188)
    invoked from within
"source build_prj.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $arg] "

INFO: [HLS 200-112] Total elapsed time: 988.95 seconds; peak allocated memory: 2.071 GB.
INFO: [Common 17-206] Exiting vivado_hls at Thu Nov 14 17:21:59 2024...
