<HTML>
<HEAD>
<TITLE>Synthesis Report</TITLE>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/2023.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) U-2023.03LR-1, Build 098R, May 29 2023
#install: C:\lscc\radiant\2023.1\synpbase
#OS: Windows 10 or later
#Hostname: H109W18

# Fri Apr 11 14:41:36 2025

#Implementation: impl_1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys HDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@N:Can&apos;t find top module!
Top entity isn&apos;t set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file &apos;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.vhd&apos;.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Fri Apr 11 14:41:37 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v&quot; (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 111MB)


Process completed successfully.
# Fri Apr 11 14:41:37 2025

###########################################################]
###########################################################[
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot; (library work)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\hypermods.v&quot; (library __hyper__lib__)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_objects.v&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\synpbase\lib\vlog\scemi_pipes.svh&quot; (library snps_haps)
@I::&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_addsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:313:13:313:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v&quot;:333:13:333:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_add.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/adder/rtl\lscc_adder.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:92:11:92:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_complex_mult.v&quot;:101:11:101:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_counter.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:129:13:129:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/counter/rtl\lscc_cntr.v&quot;:143:13:143:24|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3267:17:3267:29|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo/rtl\lscc_fifo.v&quot;:3274:17:3274:28|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_fifo_dc.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4907:25:4907:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4911:25:4911:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4942:29:4942:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/fifo_dc/rtl\lscc_fifo_dc.v&quot;:4946:29:4946:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:94:11:94:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mac.v&quot;:109:11:109:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:210:13:210:25|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v&quot;:227:13:227:24|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:84:11:84:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsubsum.v&quot;:93:11:93:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:91:11:91:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_multaddsub.v&quot;:100:11:100:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_mult.v&quot;:96:11:96:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1059:25:1059:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1063:25:1063:36|Read directive translate_on.
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1094:29:1094:41|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dp/rtl\lscc_ram_dp.v&quot;:1098:29:1098:40|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1481:25:1481:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/ram_dq/rtl\lscc_ram_dq.v&quot;:1487:25:1487:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_rom.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:969:25:969:37|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\../avant/rom/rtl\lscc_rom.v&quot;:975:25:975:36|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_sub.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v&quot; (library work)
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:146:11:146:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dp_be.v&quot;:155:11:155:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot; (library work)
@N: CG334 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:87:11:87:23|Read directive translate_off.
@N: CG333 :&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_ram_dq_be.v&quot;:95:11:95:22|Read directive translate_on.
@I:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_iCE40UP.v&quot;:&quot;C:\lscc\radiant\2023.1\ip\pmi\pmi_dsp.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\my_pll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot; (library work)
@I::&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\pattern_gen.v&quot; (library work)
Verilog syntax check successful!
File Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v changed - recompiling
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config_rom.v&quot;:23:7:23:23|Synthesizing module OV7670_config_rom in library work.
Running optimization stage 1 on OV7670_config_rom .......
Finished optimization stage 1 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:23:7:23:19|Synthesizing module OV7670_config in library work.

	CLK_FREQ=32&apos;b00000001011111010111100001000000
	FSM_IDLE=32&apos;b00000000000000000000000000000000
	FSM_SEND_CMD=32&apos;b00000000000000000000000000000001
	FSM_DONE=32&apos;b00000000000000000000000000000010
	FSM_TIMER=32&apos;b00000000000000000000000000000011
   Generated name = OV7670_config_25000000s_0s_1s_2s_3s
@W: CG532 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:39:4:39:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on OV7670_config_25000000s_0s_1s_2s_3s .......
Finished optimization stage 1 on OV7670_config_25000000s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:23:7:23:20|Synthesizing module SCCB_interface in library work.

	CLK_FREQ=32&apos;b00000001011111010111100001000000
	SCCB_FREQ=32&apos;b00000000000000011000011010100000
	CAMERA_ADDR=8&apos;b01000010
	FSM_IDLE=32&apos;b00000000000000000000000000000000
	FSM_START_SIGNAL=32&apos;b00000000000000000000000000000001
	FSM_LOAD_BYTE=32&apos;b00000000000000000000000000000010
	FSM_TX_BYTE_1=32&apos;b00000000000000000000000000000011
	FSM_TX_BYTE_2=32&apos;b00000000000000000000000000000100
	FSM_TX_BYTE_3=32&apos;b00000000000000000000000000000101
	FSM_TX_BYTE_4=32&apos;b00000000000000000000000000000110
	FSM_END_SIGNAL_1=32&apos;b00000000000000000000000000000111
	FSM_END_SIGNAL_2=32&apos;b00000000000000000000000000001000
	FSM_END_SIGNAL_3=32&apos;b00000000000000000000000000001001
	FSM_END_SIGNAL_4=32&apos;b00000000000000000000000000001010
	FSM_DONE=32&apos;b00000000000000000000000000001011
	FSM_TIMER=32&apos;b00000000000000000000000000001100
   Generated name = SCCB_interface_Z1_layer0
@W: CG532 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:54:4:54:10|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on SCCB_interface_Z1_layer0 .......
Finished optimization stage 1 on SCCB_interface_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot;:438:7:438:11|Synthesizing module PLL_B in library work.
Running optimization stage 1 on PLL_B .......
Finished optimization stage 1 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:105:7:105:26|Synthesizing module mypll_ipgen_lscc_pll in library work.

	DIVR=8&apos;b00110000
	DIVF=16&apos;b0011011000110110
	DIVQ=8&apos;b00110101
	DELAY_PORT_WIDTH=32&apos;b00000000000000000000000000000100
	FEEDBACK_PATH=48&apos;b010100110100100101001101010100000100110001000101
	FILTER_RANGE=8&apos;b00110001
	DELAY_ADJUSTMENT_MODE_FEEDBACK=40&apos;b0100011001001001010110000100010101000100
	FDA_FEEDBACK=8&apos;b00110000
	DELAY_ADJUSTMENT_MODE_RELATIVE=40&apos;b0100011001001001010110000100010101000100
	FDA_RELATIVE=8&apos;b00110000
	SHIFTREG_DIV_MODE=8&apos;b00110000
	PLLOUT_SELECT_PORTA=48&apos;b010001110100010101001110010000110100110001001011
	PLLOUT_SELECT_PORTB=48&apos;b010001110100010101001110010000110100110001001011
	EXTERNAL_DIVIDE_FACTOR=32&apos;b01001110010011110100111001000101
	ENABLE_ICEGATE_PORTA=8&apos;b00110000
	ENABLE_ICEGATE_PORTB=8&apos;b00110000
	FREQUENCY_PIN_REFERENCECLK=72&apos;b001100010011001000101110001100000011000000110000001100000011000000110000
   Generated name = mypll_ipgen_lscc_pll_Z2_layer0
Running optimization stage 1 on mypll_ipgen_lscc_pll_Z2_layer0 .......
Finished optimization stage 1 on mypll_ipgen_lscc_pll_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:11:7:11:11|Synthesizing module mypll in library work.
@W: CG781 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:46:23:46:23|Input sclk_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:47:22:47:22|Input sdi_i on instance lscc_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on mypll .......
Finished optimization stage 1 on mypll (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 114MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v&quot;:21:7:21:17|Synthesizing module camera_read in library work.
Running optimization stage 1 on camera_read .......
Finished optimization stage 1 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\vga.v&quot;:1:7:1:9|Synthesizing module vga in library work.
Running optimization stage 1 on vga .......
Finished optimization stage 1 on vga (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :&quot;C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v&quot;:753:7:753:12|Synthesizing module SP256K in library work.
Running optimization stage 1 on SP256K .......
Finished optimization stage 1 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
@N: CG364 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:4:7:4:9|Synthesizing module top in library work.
@W: CG133 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:23:12:23:15|Object TEST is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:41:6:41:13|Removing wire fast_clk, as there is no assignment to it.
@W: CG133 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:55:8:55:17|Object start_prev is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on top .......
Finished optimization stage 1 on top (CPU Time 0h:00m:00s, Memory Used current: 114MB peak: 115MB)
Running optimization stage 2 on top .......
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[8] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[9] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[10] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[11] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[12] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[13] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[14] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Register bit spram_data_in[15] is always 0.
@W: CL279 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Pruning register bits 15 to 8 of spram_data_in[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|Trying to extract state machine for register STATE.
@A: CL153 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_configure.v&quot;:23:12:23:15|*Unassigned bits of TEST are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on top (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on SP256K .......
Finished optimization stage 2 on SP256K (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on vga .......
Finished optimization stage 2 on vga (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on camera_read .......
@N: CL201 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on camera_read (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on mypll .......
Finished optimization stage 2 on mypll (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on mypll_ipgen_lscc_pll_Z2_layer0 .......
@N: CL159 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:130:10:130:19|Input feedback_i is unused.
@N: CL159 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\mypll\rtl\mypll.v&quot;:131:37:131:51|Input dynamic_delay_i is unused.
Finished optimization stage 2 on mypll_ipgen_lscc_pll_Z2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on PLL_B .......
Finished optimization stage 2 on PLL_B (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on SCCB_interface_Z1_layer0 .......
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Register bit timer[31] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Pruning register bit 31 of timer[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Register bit timer[30] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Pruning register bit 30 of timer[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Register bit timer[29] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Pruning register bit 29 of timer[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Trying to extract state machine for register FSM_state.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Register bit timer[28] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\SCCB_interface.v&quot;:70:4:70:9|Pruning register bit 28 of timer[28:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on SCCB_interface_Z1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 115MB peak: 115MB)
Running optimization stage 2 on OV7670_config_25000000s_0s_1s_2s_3s .......
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Register bit FSM_return_state[0] is always 1.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Register bit FSM_return_state[1] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Register bit FSM_return_state[2] is always 0.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Register bit timer[31] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Pruning register bit 31 of timer[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Register bit timer[30] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Pruning register bit 30 of timer[30:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL189 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Register bit timer[29] is always 0.
@W: CL260 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Pruning register bit 29 of timer[29:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :&quot;Z:\senior_design\0v7670_Verilog\camera_output\source\impl_1\OV7670_config.v&quot;:56:4:56:9|Trying to extract state machine for register FSM_state.
Finished optimization stage 2 on OV7670_config_25000000s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)
Running optimization stage 2 on OV7670_config_rom .......
Finished optimization stage 2 on OV7670_config_rom (CPU Time 0h:00m:00s, Memory Used current: 116MB peak: 116MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 116MB peak: 116MB)


Process completed successfully.
# Fri Apr 11 14:41:39 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 11 14:41:40 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 23MB peak: 24MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime

Process completed successfully.
# Fri Apr 11 14:41:40 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 100R, Built May 29 2023 11:23:06, @

@N|Running in 64-bit mode
File Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 91MB peak: 91MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Apr 11 14:41:42 2025

###########################################################]
# Fri Apr 11 14:41:42 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)

Reading constraint file: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
@L: Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt 
See clock summary report &quot;Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_scck.rpt&quot;
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 138MB)

NConnInternalConnection caching is on
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.FSM_state[2:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.rom_addr[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.timer[28:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.SCCB_interface_start is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.SCCB_interface_data[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.SCCB_interface_addr[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|User-specified initial value defined for instance config_1.done is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.timer[27:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.SIOC_oe is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.FSM_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.byte_index[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.SIOD_oe is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.byte_counter[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.tx_byte[7:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.FSM_return_state[3:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|User-specified initial value defined for instance SCCB1.ready is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|User-specified initial value defined for instance reader.FSM_state[1:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|User-specified initial value defined for instance reader.pixel_data[15:0] is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|User-specified initial value defined for instance reader.pixel_half is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|User-specified initial value defined for instance reader.frame_done is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|User-specified initial value defined for instance reader.pixel_valid is being ignored due to limitations in architecture. 
@W: FX1172 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_configure.v&quot;:182:1:182:6|User-specified initial value defined for instance STATE[1:0] is being ignored due to limitations in architecture. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 187MB peak: 188MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 189MB peak: 189MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=30 on top level netlist top 

Finished netlist restructuring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)



Clock Summary
******************

          Start                                                       Requested     Requested     Clock        Clock                     Clock
Level     Clock                                                       Frequency     Period        Type         Group                     Load 
----------------------------------------------------------------------------------------------------------------------------------------------
0 -       System                                                      200.0 MHz     5.000         system       system_clkgroup           0    
                                                                                                                                              
0 -       mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     204  
                                                                                                                                              
0 -       top|CAMERA_PCLOCK                                           200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     21   
==============================================================================================================================================



Clock Load Summary
***********************

                                                            Clock     Source                                          Clock Pin                Non-clock Pin     Non-clock Pin
Clock                                                       Load      Pin                                             Seq Example              Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                      0         -                                               -                        -                 -            
                                                                                                                                                                              
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     204       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE(PLL_B)     prev_pixel_valid.C       -                 -            
                                                                                                                                                                              
top|CAMERA_PCLOCK                                           21        CAMERA_PCLOCK(port)                             reader.pixel_valid.C     -                 -            
==============================================================================================================================================================================

@W: MT530 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v&quot;:29:4:29:9|Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock which controls 204 sequential elements including rom1.dout[15:0]. This clock has no specified timing constraint which may adversely impact design performance. 
@W: MT530 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Found inferred clock top|CAMERA_PCLOCK which controls 21 sequential elements including reader.FSM_state[1:0]. This clock has no specified timing constraint which may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 21 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 204 clock pin(s) of sequential element(s)
0 instances converted, 204 sequential instances remain driven by gated/generated clocks

============================== Non-Gated/Non-Generated Clocks ===============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance      
---------------------------------------------------------------------------------------------
@KP:ckid0_5       CAMERA_PCLOCK       port                   21         reader.FSM_state[1:0]
=============================================================================================
===================================================================== Gated/Generated Clocks =====================================================================
Clock Tree ID     Driving Element                          Drive Element Type     Unconverted Fanout     Sample Instance            Explanation                   
------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_4       my_pll.lscc_pll_inst.u_PLL_B.OUTCORE     PLL_B                  204                    spram_address_in[13:0]     Clock Optimization not enabled
==================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1.sap.

Starting constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 191MB peak: 191MB)


Finished constraint checker (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 192MB peak: 192MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 107MB peak: 193MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Apr 11 14:41:44 2025

###########################################################]
Map &amp; Optimize Report

# Fri Apr 11 14:41:45 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03LR-1
Install: C:\lscc\radiant\2023.1\synpbase
OS: Windows 10 or later
Hostname: H109W18

Implementation : impl_1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 062R, Built May 29 2023 11:06:50, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 124MB peak: 124MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command &quot;set_option -fix_gated_and_generated_clocks 0&quot; in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 138MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 138MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 129MB peak: 138MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 186MB peak: 186MB)


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 190MB peak: 190MB)

@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config.v&quot;:56:4:56:9|Removing sequential instance FSM_state[2] (in view: work.OV7670_config_25000000s_0s_1s_2s_3s(verilog)) because it does not drive other instances.
@N: MO231 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\sccb_interface.v&quot;:70:4:70:9|Found counter in view:work.SCCB_interface_Z1_layer0(verilog) instance timer[27:0] 
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance FSM_state[1] (in view: work.camera_read(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 191MB peak: 191MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 193MB peak: 193MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)

@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_read.v&quot;:38:1:38:6|Removing sequential instance reader.pixel_data[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 194MB peak: 194MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 194MB peak: 195MB)

@W: FX553 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v&quot;:30:4:30:7|Could not implement Block ROM for rom1.dout_2_0[15:0].
@N: MO106 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\ov7670_config_rom.v&quot;:30:4:30:7|Found ROM rom1.dout_2_0[15:0] (in view: work.top(verilog)) with 73 words by 16 bits.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 196MB peak: 196MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 203MB peak: 203MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   -10.53ns		 447 /       215
   2		0h:00m:01s		   -10.53ns		 425 /       215
   3		0h:00m:01s		    -4.98ns		 425 /       215
   4		0h:00m:01s		    -4.98ns		 425 /       215

   5		0h:00m:02s		    -4.98ns		 426 /       215


   6		0h:00m:02s		    -4.98ns		 433 /       215

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 208MB peak: 208MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 208MB peak: 208MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 208MB peak: 208MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 208MB peak: 208MB)


Start Writing Netlists (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 160MB peak: 208MB)

Writing Analyst data base Z:\senior_design\0v7670_Verilog\camera_output\impl_1\synwork\camera_output_impl_1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 208MB peak: 208MB)

Writing Verilog Simulation files

Writing scf file... (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 209MB peak: 209MB)

@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 

Finished Writing Verilog Simulation files (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 203MB peak: 209MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 203MB peak: 209MB)


Start final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 206MB peak: 209MB)

@W: MT246 :&quot;z:\senior_design\0v7670_verilog\camera_output\source\impl_1\camera_configure.v&quot;:133:8:133:13|Blackbox SP256K is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :&quot;z:\senior_design\0v7670_verilog\camera_output\mypll\rtl\mypll.v&quot;:202:69:202:75|Blackbox PLL_B is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock with period 5.00ns. Please declare a user-defined clock on net my_pll.lscc_pll_inst.clk_25MHz.
@W: MT420 |Found inferred clock top|CAMERA_PCLOCK with period 5.00ns. Please declare a user-defined clock on port CAMERA_PCLOCK.


##### START OF TIMING REPORT #####[
# Timing report written on Fri Apr 11 14:41:49 2025
#


Top view:               top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    Z:\senior_design\0v7670_Verilog\camera_output\impl_1\camera_output_impl_1_cpe.ldc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -6.244

                                                            Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                              Frequency     Frequency     Period        Period        Slack      Type         Group                
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     200.0 MHz     88.9 MHz      5.000         11.244        -6.244     inferred     Inferred_clkgroup_0_1
top|CAMERA_PCLOCK                                           200.0 MHz     NA            5.000         NA            NA         inferred     Inferred_clkgroup_0_2
System                                                      200.0 MHz     110.6 MHz     5.000         9.040         -4.040     system       system_clkgroup      
=================================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                                            |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                                 Ending                                                   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                                   System                                                   |  5.000       -4.040  |  No paths    -      |  No paths    -      |  No paths    -    
System                                                   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -3.937  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  System                                                   |  5.000       -5.265  |  No paths    -      |  No paths    -      |  No paths    -    
mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock  |  5.000       -6.244  |  No paths    -      |  No paths    -      |  No paths    -    
=========================================================================================================================================================================================================
 Note: &apos;No paths&apos; indicates there are no paths in the design for that pair of clock edges.
       &apos;Diff grp&apos; indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                                                         Arrival           
Instance                     Reference                                                   Type        Pin     Net              Time        Slack 
                             Clock                                                                                                              
------------------------------------------------------------------------------------------------------------------------------------------------
config_1.FSM_state[0]        mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       FSM_state[0]     0.796       -6.244
config_1.FSM_state[1]        mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       FSM_state[1]     0.796       -6.171
config_1.rom_addr[0]         mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       rom_addr[0]      0.796       -5.744
rom1.dout[0]                 mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     Q       rom_dout[0]      0.796       -5.713
SCCB1.timer[20]              mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3DZ     Q       timer[20]        0.796       -5.713
config_1.rom_addr[1]         mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       rom_addr[1]      0.796       -5.671
rom1.dout[12]                mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     Q       rom_dout[12]     0.796       -5.671
rom1.dout[1]                 mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     Q       rom_dout[1]      0.796       -5.640
config_1.rom_addr[4]         mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       rom_addr[4]      0.796       -5.640
config_1.rom_addr_esr[2]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     Q       rom_addr[2]      0.796       -5.640
================================================================================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                                                            Required           
Instance               Reference                                                   Type        Pin     Net                 Time         Slack 
                       Clock                                                                                                                  
----------------------------------------------------------------------------------------------------------------------------------------------
config_1.timer[27]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[27]         4.845        -6.244
config_1.timer[25]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[25]         4.845        -5.952
config_1.timer[26]     mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3IZ     D       timer_5[26]         4.845        -5.952
rom1.dout[0]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_0ro_i_i      4.845        -5.744
rom1.dout[1]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_1ro_i_i      4.845        -5.744
rom1.dout[6]           mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_6ro_i_i      4.845        -5.744
rom1.dout[10]          mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_10ro_i_i     4.845        -5.744
rom1.dout[13]          mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_13ro_i_i     4.845        -5.744
rom1.dout[14]          mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_14ro_i_i     4.845        -5.744
rom1.dout[15]          mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock     FD1P3JZ     D       dout_2_15ro_i_i     4.845        -5.744
==============================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      11.089
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -6.244

    Number of logic level(s):                17
    Starting point:                          config_1.FSM_state[0] / Q
    Ending point:                            config_1.timer[27] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
config_1.FSM_state[0]                  FD1P3DZ     Q        Out     0.796     0.796 r      -         
FSM_state[0]                           Net         -        -       1.599     -            42        
config_1.un1_timer_cry_0_0_c_0_RNO     LUT4        A        In      -         2.395 r      -         
config_1.un1_timer_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     3.056 r      -         
un1_timer_cry_0_0_c_0_RNO              Net         -        -       0.905     -            1         
config_1.un1_timer_cry_0_0_c_0         CCU2_B      C1       In      -         3.961 r      -         
config_1.un1_timer_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     4.319 r      -         
un1_timer_cry_0                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      CIN      In      -         4.333 r      -         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     4.611 r      -         
un1_timer_cry_2                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      CIN      In      -         4.625 r      -         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     4.903 r      -         
un1_timer_cry_4                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      CIN      In      -         4.917 r      -         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     5.195 r      -         
un1_timer_cry_6                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      CIN      In      -         5.209 r      -         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     5.487 r      -         
un1_timer_cry_8                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      CIN      In      -         5.501 r      -         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      COUT     Out     0.278     5.779 r      -         
un1_timer_cry_10                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      CIN      In      -         5.793 r      -         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      COUT     Out     0.278     6.071 r      -         
un1_timer_cry_12                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      CIN      In      -         6.085 r      -         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      COUT     Out     0.278     6.363 r      -         
un1_timer_cry_14                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      CIN      In      -         6.377 r      -         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      COUT     Out     0.278     6.655 r      -         
un1_timer_cry_16                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      CIN      In      -         6.669 r      -         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      COUT     Out     0.278     6.947 r      -         
un1_timer_cry_18                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      CIN      In      -         6.961 r      -         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      COUT     Out     0.278     7.239 r      -         
un1_timer_cry_20                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      CIN      In      -         7.253 r      -         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      COUT     Out     0.278     7.531 r      -         
un1_timer_cry_22                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      CIN      In      -         7.545 r      -         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      COUT     Out     0.278     7.823 r      -         
un1_timer_cry_24                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      CIN      In      -         7.837 r      -         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      COUT     Out     0.278     8.115 r      -         
un1_timer_cry_26                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_27_0_c_0        CCU2_B      CIN      In      -         8.129 r      -         
config_1.un1_timer_cry_27_0_c_0        CCU2_B      S0       Out     0.477     8.606 r      -         
un1_timer[27]                          Net         -        -       0.386     -            1         
config_1.timer_RNO[27]                 LUT4        B        In      -         8.992 r      -         
config_1.timer_RNO[27]                 LUT4        Z        Out     0.589     9.582 r      -         
timer_5[27]                            Net         -        -       1.507     -            1         
config_1.timer[27]                     FD1P3IZ     D        In      -         11.089 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.244 is 6.651(59.2%) logic and 4.593(40.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      11.016
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -6.171

    Number of logic level(s):                17
    Starting point:                          config_1.FSM_state[1] / Q
    Ending point:                            config_1.timer[27] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
config_1.FSM_state[1]                  FD1P3DZ     Q        Out     0.796     0.796 r      -         
FSM_state[1]                           Net         -        -       1.599     -            43        
config_1.un1_timer_cry_0_0_c_0_RNO     LUT4        B        In      -         2.395 r      -         
config_1.un1_timer_cry_0_0_c_0_RNO     LUT4        Z        Out     0.589     2.984 r      -         
un1_timer_cry_0_0_c_0_RNO              Net         -        -       0.905     -            1         
config_1.un1_timer_cry_0_0_c_0         CCU2_B      C1       In      -         3.889 r      -         
config_1.un1_timer_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     4.247 r      -         
un1_timer_cry_0                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      CIN      In      -         4.261 r      -         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     4.539 r      -         
un1_timer_cry_2                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      CIN      In      -         4.553 r      -         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     4.831 r      -         
un1_timer_cry_4                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      CIN      In      -         4.845 r      -         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     5.123 r      -         
un1_timer_cry_6                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      CIN      In      -         5.137 r      -         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     5.415 r      -         
un1_timer_cry_8                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      CIN      In      -         5.429 r      -         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      COUT     Out     0.278     5.707 r      -         
un1_timer_cry_10                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      CIN      In      -         5.721 r      -         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      COUT     Out     0.278     5.999 r      -         
un1_timer_cry_12                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      CIN      In      -         6.013 r      -         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      COUT     Out     0.278     6.291 r      -         
un1_timer_cry_14                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      CIN      In      -         6.305 r      -         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      COUT     Out     0.278     6.583 r      -         
un1_timer_cry_16                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      CIN      In      -         6.597 r      -         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      COUT     Out     0.278     6.875 r      -         
un1_timer_cry_18                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      CIN      In      -         6.889 r      -         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      COUT     Out     0.278     7.167 r      -         
un1_timer_cry_20                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      CIN      In      -         7.181 r      -         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      COUT     Out     0.278     7.459 r      -         
un1_timer_cry_22                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      CIN      In      -         7.473 r      -         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      COUT     Out     0.278     7.751 r      -         
un1_timer_cry_24                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      CIN      In      -         7.765 r      -         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      COUT     Out     0.278     8.043 r      -         
un1_timer_cry_26                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_27_0_c_0        CCU2_B      CIN      In      -         8.057 r      -         
config_1.un1_timer_cry_27_0_c_0        CCU2_B      S0       Out     0.477     8.534 r      -         
un1_timer[27]                          Net         -        -       0.386     -            1         
config_1.timer_RNO[27]                 LUT4        B        In      -         8.920 r      -         
config_1.timer_RNO[27]                 LUT4        Z        Out     0.589     9.509 r      -         
timer_5[27]                            Net         -        -       1.507     -            1         
config_1.timer[27]                     FD1P3IZ     D        In      -         11.016 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 11.171 is 6.578(58.9%) logic and 4.593(41.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.952

    Number of logic level(s):                16
    Starting point:                          config_1.FSM_state[0] / Q
    Ending point:                            config_1.timer[27] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                       Pin      Pin               Arrival      No. of    
Name                                     Type        Name     Dir     Delay     Time         Fan Out(s)
-------------------------------------------------------------------------------------------------------
config_1.FSM_state[0]                    FD1P3DZ     Q        Out     0.796     0.796 r      -         
FSM_state[0]                             Net         -        -       1.599     -            42        
config_1.un1_timer_cry_1_0_c_0_RNO_0     LUT4        A        In      -         2.395 r      -         
config_1.un1_timer_cry_1_0_c_0_RNO_0     LUT4        Z        Out     0.661     3.056 r      -         
un1_timer_cry_1_0_c_0_RNO_0              Net         -        -       0.905     -            1         
config_1.un1_timer_cry_1_0_c_0           CCU2_B      C1       In      -         3.961 r      -         
config_1.un1_timer_cry_1_0_c_0           CCU2_B      COUT     Out     0.358     4.319 r      -         
un1_timer_cry_2                          Net         -        -       0.014     -            1         
config_1.un1_timer_cry_3_0_c_0           CCU2_B      CIN      In      -         4.333 r      -         
config_1.un1_timer_cry_3_0_c_0           CCU2_B      COUT     Out     0.278     4.611 r      -         
un1_timer_cry_4                          Net         -        -       0.014     -            1         
config_1.un1_timer_cry_5_0_c_0           CCU2_B      CIN      In      -         4.625 r      -         
config_1.un1_timer_cry_5_0_c_0           CCU2_B      COUT     Out     0.278     4.903 r      -         
un1_timer_cry_6                          Net         -        -       0.014     -            1         
config_1.un1_timer_cry_7_0_c_0           CCU2_B      CIN      In      -         4.917 r      -         
config_1.un1_timer_cry_7_0_c_0           CCU2_B      COUT     Out     0.278     5.195 r      -         
un1_timer_cry_8                          Net         -        -       0.014     -            1         
config_1.un1_timer_cry_9_0_c_0           CCU2_B      CIN      In      -         5.209 r      -         
config_1.un1_timer_cry_9_0_c_0           CCU2_B      COUT     Out     0.278     5.487 r      -         
un1_timer_cry_10                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_11_0_c_0          CCU2_B      CIN      In      -         5.501 r      -         
config_1.un1_timer_cry_11_0_c_0          CCU2_B      COUT     Out     0.278     5.779 r      -         
un1_timer_cry_12                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_13_0_c_0          CCU2_B      CIN      In      -         5.793 r      -         
config_1.un1_timer_cry_13_0_c_0          CCU2_B      COUT     Out     0.278     6.071 r      -         
un1_timer_cry_14                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_15_0_c_0          CCU2_B      CIN      In      -         6.085 r      -         
config_1.un1_timer_cry_15_0_c_0          CCU2_B      COUT     Out     0.278     6.363 r      -         
un1_timer_cry_16                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_17_0_c_0          CCU2_B      CIN      In      -         6.377 r      -         
config_1.un1_timer_cry_17_0_c_0          CCU2_B      COUT     Out     0.278     6.655 r      -         
un1_timer_cry_18                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_19_0_c_0          CCU2_B      CIN      In      -         6.669 r      -         
config_1.un1_timer_cry_19_0_c_0          CCU2_B      COUT     Out     0.278     6.947 r      -         
un1_timer_cry_20                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_21_0_c_0          CCU2_B      CIN      In      -         6.961 r      -         
config_1.un1_timer_cry_21_0_c_0          CCU2_B      COUT     Out     0.278     7.239 r      -         
un1_timer_cry_22                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_23_0_c_0          CCU2_B      CIN      In      -         7.253 r      -         
config_1.un1_timer_cry_23_0_c_0          CCU2_B      COUT     Out     0.278     7.531 r      -         
un1_timer_cry_24                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_25_0_c_0          CCU2_B      CIN      In      -         7.545 r      -         
config_1.un1_timer_cry_25_0_c_0          CCU2_B      COUT     Out     0.278     7.823 r      -         
un1_timer_cry_26                         Net         -        -       0.014     -            1         
config_1.un1_timer_cry_27_0_c_0          CCU2_B      CIN      In      -         7.837 r      -         
config_1.un1_timer_cry_27_0_c_0          CCU2_B      S0       Out     0.477     8.314 r      -         
un1_timer[27]                            Net         -        -       0.386     -            1         
config_1.timer_RNO[27]                   LUT4        B        In      -         8.700 r      -         
config_1.timer_RNO[27]                   LUT4        Z        Out     0.589     9.290 r      -         
timer_5[27]                              Net         -        -       1.507     -            1         
config_1.timer[27]                       FD1P3IZ     D        In      -         10.797 r     -         
=======================================================================================================
Total path delay (propagation time + setup) of 10.952 is 6.373(58.2%) logic and 4.579(41.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.952

    Number of logic level(s):                16
    Starting point:                          config_1.FSM_state[0] / Q
    Ending point:                            config_1.timer[27] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
config_1.FSM_state[0]                  FD1P3DZ     Q        Out     0.796     0.796 r      -         
FSM_state[0]                           Net         -        -       1.599     -            42        
config_1.un1_timer_cry_1_0_c_0_RNO     LUT4        A        In      -         2.395 r      -         
config_1.un1_timer_cry_1_0_c_0_RNO     LUT4        Z        Out     0.661     3.056 r      -         
un1_timer_cry_1_0_c_0_RNO              Net         -        -       0.905     -            1         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      C0       In      -         3.961 r      -         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      COUT     Out     0.358     4.319 r      -         
un1_timer_cry_2                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      CIN      In      -         4.333 r      -         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     4.611 r      -         
un1_timer_cry_4                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      CIN      In      -         4.625 r      -         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     4.903 r      -         
un1_timer_cry_6                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      CIN      In      -         4.917 r      -         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     5.195 r      -         
un1_timer_cry_8                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      CIN      In      -         5.209 r      -         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      COUT     Out     0.278     5.487 r      -         
un1_timer_cry_10                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      CIN      In      -         5.501 r      -         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      COUT     Out     0.278     5.779 r      -         
un1_timer_cry_12                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      CIN      In      -         5.793 r      -         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      COUT     Out     0.278     6.071 r      -         
un1_timer_cry_14                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      CIN      In      -         6.085 r      -         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      COUT     Out     0.278     6.363 r      -         
un1_timer_cry_16                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      CIN      In      -         6.377 r      -         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      COUT     Out     0.278     6.655 r      -         
un1_timer_cry_18                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      CIN      In      -         6.669 r      -         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      COUT     Out     0.278     6.947 r      -         
un1_timer_cry_20                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      CIN      In      -         6.961 r      -         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      COUT     Out     0.278     7.239 r      -         
un1_timer_cry_22                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      CIN      In      -         7.253 r      -         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      COUT     Out     0.278     7.531 r      -         
un1_timer_cry_24                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      CIN      In      -         7.545 r      -         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      COUT     Out     0.278     7.823 r      -         
un1_timer_cry_26                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_27_0_c_0        CCU2_B      CIN      In      -         7.837 r      -         
config_1.un1_timer_cry_27_0_c_0        CCU2_B      S0       Out     0.477     8.314 r      -         
un1_timer[27]                          Net         -        -       0.386     -            1         
config_1.timer_RNO[27]                 LUT4        B        In      -         8.700 r      -         
config_1.timer_RNO[27]                 LUT4        Z        Out     0.589     9.290 r      -         
timer_5[27]                            Net         -        -       1.507     -            1         
config_1.timer[27]                     FD1P3IZ     D        In      -         10.797 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.952 is 6.373(58.2%) logic and 4.579(41.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.845

    - Propagation time:                      10.797
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -5.952

    Number of logic level(s):                16
    Starting point:                          config_1.FSM_state[0] / Q
    Ending point:                            config_1.timer[25] / D
    The start point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                   Type        Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
config_1.FSM_state[0]                  FD1P3DZ     Q        Out     0.796     0.796 r      -         
FSM_state[0]                           Net         -        -       1.599     -            42        
config_1.un1_timer_cry_0_0_c_0_RNO     LUT4        A        In      -         2.395 r      -         
config_1.un1_timer_cry_0_0_c_0_RNO     LUT4        Z        Out     0.661     3.056 r      -         
un1_timer_cry_0_0_c_0_RNO              Net         -        -       0.905     -            1         
config_1.un1_timer_cry_0_0_c_0         CCU2_B      C1       In      -         3.961 r      -         
config_1.un1_timer_cry_0_0_c_0         CCU2_B      COUT     Out     0.358     4.319 r      -         
un1_timer_cry_0                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      CIN      In      -         4.333 r      -         
config_1.un1_timer_cry_1_0_c_0         CCU2_B      COUT     Out     0.278     4.611 r      -         
un1_timer_cry_2                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      CIN      In      -         4.625 r      -         
config_1.un1_timer_cry_3_0_c_0         CCU2_B      COUT     Out     0.278     4.903 r      -         
un1_timer_cry_4                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      CIN      In      -         4.917 r      -         
config_1.un1_timer_cry_5_0_c_0         CCU2_B      COUT     Out     0.278     5.195 r      -         
un1_timer_cry_6                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      CIN      In      -         5.209 r      -         
config_1.un1_timer_cry_7_0_c_0         CCU2_B      COUT     Out     0.278     5.487 r      -         
un1_timer_cry_8                        Net         -        -       0.014     -            1         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      CIN      In      -         5.501 r      -         
config_1.un1_timer_cry_9_0_c_0         CCU2_B      COUT     Out     0.278     5.779 r      -         
un1_timer_cry_10                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      CIN      In      -         5.793 r      -         
config_1.un1_timer_cry_11_0_c_0        CCU2_B      COUT     Out     0.278     6.071 r      -         
un1_timer_cry_12                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      CIN      In      -         6.085 r      -         
config_1.un1_timer_cry_13_0_c_0        CCU2_B      COUT     Out     0.278     6.363 r      -         
un1_timer_cry_14                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      CIN      In      -         6.377 r      -         
config_1.un1_timer_cry_15_0_c_0        CCU2_B      COUT     Out     0.278     6.655 r      -         
un1_timer_cry_16                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      CIN      In      -         6.669 r      -         
config_1.un1_timer_cry_17_0_c_0        CCU2_B      COUT     Out     0.278     6.947 r      -         
un1_timer_cry_18                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      CIN      In      -         6.961 r      -         
config_1.un1_timer_cry_19_0_c_0        CCU2_B      COUT     Out     0.278     7.239 r      -         
un1_timer_cry_20                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      CIN      In      -         7.253 r      -         
config_1.un1_timer_cry_21_0_c_0        CCU2_B      COUT     Out     0.278     7.531 r      -         
un1_timer_cry_22                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      CIN      In      -         7.545 r      -         
config_1.un1_timer_cry_23_0_c_0        CCU2_B      COUT     Out     0.278     7.823 r      -         
un1_timer_cry_24                       Net         -        -       0.014     -            1         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      CIN      In      -         7.837 r      -         
config_1.un1_timer_cry_25_0_c_0        CCU2_B      S0       Out     0.477     8.314 r      -         
un1_timer[25]                          Net         -        -       0.386     -            1         
config_1.timer_RNO[25]                 LUT4        B        In      -         8.700 r      -         
config_1.timer_RNO[25]                 LUT4        Z        Out     0.589     9.290 r      -         
timer_5[25]                            Net         -        -       1.507     -            1         
config_1.timer[25]                     FD1P3IZ     D        In      -         10.797 r     -         
=====================================================================================================
Total path delay (propagation time + setup) of 10.952 is 6.373(58.2%) logic and 4.579(41.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                           Starting                                                  Arrival           
Instance                   Reference     Type        Pin     Net                     Time        Slack 
                           Clock                                                                       
-------------------------------------------------------------------------------------------------------
CAMERA_HREF_IN_ibuf        System        IB          O       CAMERA_HREF_IN_c        0.000       -4.040
CAMERA_VSYNC_IN_ibuf       System        IB          O       CAMERA_VSYNC_IN_c       0.000       -4.040
start_ibuf                 System        IB          O       start_c                 0.000       -3.937
reader.frame_done          System        FD1P3DZ     Q       frame_done_c            0.796       -2.016
CAMERA_DATA_IN_ibuf[0]     System        IB          O       CAMERA_DATA_IN_c[0]     0.000       -1.952
CAMERA_DATA_IN_ibuf[1]     System        IB          O       CAMERA_DATA_IN_c[1]     0.000       -1.952
CAMERA_DATA_IN_ibuf[2]     System        IB          O       CAMERA_DATA_IN_c[2]     0.000       -1.952
CAMERA_DATA_IN_ibuf[3]     System        IB          O       CAMERA_DATA_IN_c[3]     0.000       -1.952
CAMERA_DATA_IN_ibuf[4]     System        IB          O       CAMERA_DATA_IN_c[4]     0.000       -1.952
CAMERA_DATA_IN_ibuf[5]     System        IB          O       CAMERA_DATA_IN_c[5]     0.000       -1.952
=======================================================================================================


Ending Points with Worst Slack
******************************

                          Starting                                                  Required           
Instance                  Reference     Type        Pin     Net                     Time         Slack 
                          Clock                                                                        
-------------------------------------------------------------------------------------------------------
reader.FSM_state[0]       System        FD1P3DZ     D       CAMERA_VSYNC_IN_c_i     4.845        -4.040
reader.frame_done         System        FD1P3DZ     D       frame_done              4.845        -4.040
reader.pixel_data[8]      System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[9]      System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[10]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[11]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[12]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[13]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[14]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
reader.pixel_data[15]     System        FD1P3DZ     SP      pixel_half_RNIKJ0O      4.845        -4.040
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          CAMERA_HREF_IN_ibuf / O
    Ending point:                            reader.pixel_data[8] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
CAMERA_HREF_IN_ibuf           IB          O        Out     0.000     0.000 r     -         
CAMERA_HREF_IN_c              Net         -        -       6.717     -           3         
reader.pixel_half_RNIKJ0O     LUT4        A        In      -         6.717 r     -         
reader.pixel_half_RNIKJ0O     LUT4        Z        Out     0.661     7.378 r     -         
pixel_half_RNIKJ0O            Net         -        -       1.507     -           8         
reader.pixel_data[8]          FD1P3DZ     SP       In      -         8.886 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          CAMERA_VSYNC_IN_ibuf / O
    Ending point:                            reader.frame_done / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CAMERA_VSYNC_IN_ibuf      IB          O        Out     0.000     0.000 r     -         
CAMERA_VSYNC_IN_c         Net         -        -       6.717     -           2         
reader.frame_done_RNO     LUT4        A        In      -         6.717 r     -         
reader.frame_done_RNO     LUT4        Z        Out     0.661     7.378 r     -         
frame_done                Net         -        -       1.507     -           1         
reader.frame_done         FD1P3DZ     D        In      -         8.886 r     -         
=======================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          CAMERA_HREF_IN_ibuf / O
    Ending point:                            reader.pixel_half / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CAMERA_HREF_IN_ibuf       IB          O        Out     0.000     0.000 r     -         
CAMERA_HREF_IN_c          Net         -        -       6.717     -           3         
reader.pixel_half_RNO     LUT4        A        In      -         6.717 r     -         
reader.pixel_half_RNO     LUT4        Z        Out     0.661     7.378 r     -         
pixel_half_1              Net         -        -       1.507     -           1         
reader.pixel_half         FD1P3DZ     D        In      -         8.886 r     -         
=======================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          CAMERA_HREF_IN_ibuf / O
    Ending point:                            reader.pixel_valid / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                       Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
CAMERA_HREF_IN_ibuf        IB          O        Out     0.000     0.000 r     -         
CAMERA_HREF_IN_c           Net         -        -       6.717     -           3         
reader.pixel_valid_RNO     LUT4        A        In      -         6.717 r     -         
reader.pixel_valid_RNO     LUT4        Z        Out     0.661     7.378 r     -         
pixel_data_0_sqmuxa        Net         -        -       1.507     -           1         
reader.pixel_valid         FD1P3DZ     D        In      -         8.886 r     -         
========================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         4.845

    - Propagation time:                      8.886
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -4.041

    Number of logic level(s):                1
    Starting point:                          CAMERA_HREF_IN_ibuf / O
    Ending point:                            reader.pixel_data[9] / SP
    The start point is clocked by            System [rising]
    The end   point is clocked by            System [rising] on pin CK

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
CAMERA_HREF_IN_ibuf           IB          O        Out     0.000     0.000 r     -         
CAMERA_HREF_IN_c              Net         -        -       6.717     -           3         
reader.pixel_half_RNIKJ0O     LUT4        A        In      -         6.717 r     -         
reader.pixel_half_RNIKJ0O     LUT4        Z        Out     0.661     7.378 r     -         
pixel_half_RNIKJ0O            Net         -        -       1.507     -           8         
reader.pixel_data[9]          FD1P3DZ     SP       In      -         8.886 r     -         
===========================================================================================
Total path delay (propagation time + setup) of 9.041 is 0.817(9.0%) logic and 8.224(91.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 209MB)


Finished timing report (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 207MB peak: 209MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40up5ksg48i-6
Cell usage:
CCU2_B          47 uses
FD1P3DZ         125 uses
FD1P3IZ         59 uses
FD1P3JZ         31 uses
INV             2 uses
PLL_B           1 use
SP256K          1 use
VHI             8 uses
VLO             8 uses
LUT4            374 uses

I/O ports: 27
I/O primitives: 27
IB             13 uses
OB             12 uses
OBZ_B          2 uses

I/O Register bits:                  0
Register bits not including I/Os:   215 of 5280 (4%)
Total load per clock:
   mypll_ipgen_lscc_pll_Z2_layer0|outcore_o_inferred_clock: 204
   top|CAMERA_PCLOCK: 1

@S |Mapping Summary:
Total  LUTs: 374 (7%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed LUTs 374 = 374 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:03s; Memory used current: 69MB peak: 209MB)

Process took 0h:00m:05s realtime, 0h:00m:03s cputime
# Fri Apr 11 14:41:50 2025

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

