# Generated by Yosys 0.35 (git sha1 cc31c6ebc45, gcc 12.3.0 -fPIC -Os)
autoidx 1698
attribute \top 1
attribute \src "stream_demux.v:2.1-573.10"
module \top
  attribute \force_downto 1
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$437.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$437.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$437.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$440.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$440.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$440.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$443.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$443.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$443.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$443.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$443.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$446.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$446.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$446.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:428.25-428.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$449.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:428.25-428.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$449.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:428.25-428.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$449.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$452.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$452.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$452.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$452.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$452.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$470.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$470.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$470.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$473.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$473.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$473.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$476.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$476.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$476.Y
  wire $auto$opt_dff.cc:195:make_patterns_logic$419
  wire $auto$opt_dff.cc:195:make_patterns_logic$421
  wire $auto$opt_dff.cc:195:make_patterns_logic$431
  wire $auto$opt_dff.cc:195:make_patterns_logic$433
  wire $auto$opt_dff.cc:220:make_patterns_logic$423
  wire $auto$opt_dff.cc:220:make_patterns_logic$435
  wire $auto$rtlil.cc:2491:And$527
  wire $auto$rtlil.cc:2491:And$529
  wire $auto$rtlil.cc:2491:And$537
  wire $auto$rtlil.cc:2491:And$545
  wire $auto$rtlil.cc:2491:And$547
  wire $auto$rtlil.cc:2491:And$553
  wire $auto$rtlil.cc:2491:And$561
  wire $auto$rtlil.cc:2491:And$563
  wire $auto$rtlil.cc:2491:And$569
  wire $auto$rtlil.cc:2491:And$575
  wire $auto$rtlil.cc:2491:And$577
  wire $auto$rtlil.cc:2491:And$583
  wire $auto$rtlil.cc:2491:And$632
  wire $auto$rtlil.cc:2491:And$634
  wire $auto$rtlil.cc:2491:And$642
  wire $auto$rtlil.cc:2491:And$650
  wire $auto$rtlil.cc:2491:And$652
  wire $auto$rtlil.cc:2491:And$658
  wire $auto$rtlil.cc:2491:And$666
  wire $auto$rtlil.cc:2491:And$668
  wire $auto$rtlil.cc:2491:And$674
  wire $auto$rtlil.cc:2491:And$680
  wire $auto$rtlil.cc:2491:And$682
  wire $auto$rtlil.cc:2491:And$688
  wire $auto$rtlil.cc:2499:Eq$523
  wire $auto$rtlil.cc:2499:Eq$525
  wire $auto$rtlil.cc:2499:Eq$628
  wire $auto$rtlil.cc:2499:Eq$630
  wire $auto$rtlil.cc:2660:NotGate$1515
  wire $auto$rtlil.cc:2660:NotGate$1517
  wire $auto$rtlil.cc:2660:NotGate$1519
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$846
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$851
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$864
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$869
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$876
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$882
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$889
  wire width 9 $memory\storage$rdmux[0][0][0]$a$500
  wire width 9 $memory\storage$rdmux[0][0][0]$b$501
  wire width 9 $memory\storage$rdmux[0][1][0]$a$503
  wire width 9 $memory\storage$rdmux[0][1][0]$b$504
  wire width 9 $memory\storage$rdmux[0][1][1]$a$506
  wire width 9 $memory\storage$rdmux[0][1][1]$b$507
  wire $memory\storage$wren[0][0][0]$y$531
  wire $memory\storage$wren[1][0][0]$y$539
  wire $memory\storage$wren[2][0][0]$y$549
  wire $memory\storage$wren[3][0][0]$y$555
  wire $memory\storage$wren[4][0][0]$y$565
  wire $memory\storage$wren[5][0][0]$y$571
  wire $memory\storage$wren[6][0][0]$y$579
  wire $memory\storage$wren[7][0][0]$y$585
  wire width 9 $memory\storage_1$rdmux[0][0][0]$a$605
  wire width 9 $memory\storage_1$rdmux[0][0][0]$b$606
  wire width 9 $memory\storage_1$rdmux[0][1][0]$a$608
  wire width 9 $memory\storage_1$rdmux[0][1][0]$b$609
  wire width 9 $memory\storage_1$rdmux[0][1][1]$a$611
  wire width 9 $memory\storage_1$rdmux[0][1][1]$b$612
  wire $memory\storage_1$wren[0][0][0]$y$636
  wire $memory\storage_1$wren[1][0][0]$y$644
  wire $memory\storage_1$wren[2][0][0]$y$654
  wire $memory\storage_1$wren[3][0][0]$y$660
  wire $memory\storage_1$wren[4][0][0]$y$670
  wire $memory\storage_1$wren[5][0][0]$y$676
  wire $memory\storage_1$wren[6][0][0]$y$684
  wire $memory\storage_1$wren[7][0][0]$y$690
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$443.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$443.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$452.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$452.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$470.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$470.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$473.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$473.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$476.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$476.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  attribute \src "stream_demux.v:57.6-57.32"
  wire \demux_endpoint0_source_ack
  attribute \src "stream_demux.v:58.5-58.31"
  wire \demux_endpoint0_source_eop
  attribute \src "stream_demux.v:59.11-59.46"
  wire width 8 \demux_endpoint0_source_payload_data
  attribute \src "stream_demux.v:56.5-56.31"
  wire \demux_endpoint0_source_stb
  attribute \src "stream_demux.v:62.5-62.31"
  wire \demux_endpoint1_source_eop
  attribute \src "stream_demux.v:63.11-63.46"
  wire width 8 \demux_endpoint1_source_payload_data
  attribute \src "stream_demux.v:60.5-60.31"
  wire \demux_endpoint1_source_stb
  attribute \src "stream_demux.v:66.5-66.31"
  wire \demux_endpoint2_source_eop
  attribute \src "stream_demux.v:67.11-67.46"
  wire width 8 \demux_endpoint2_source_payload_data
  attribute \src "stream_demux.v:64.5-64.31"
  wire \demux_endpoint2_source_stb
  attribute \src "stream_demux.v:70.5-70.31"
  wire \demux_endpoint3_source_eop
  attribute \src "stream_demux.v:71.11-71.46"
  wire width 8 \demux_endpoint3_source_payload_data
  attribute \src "stream_demux.v:68.5-68.31"
  wire \demux_endpoint3_source_stb
  attribute \src "stream_demux.v:72.11-72.20"
  wire width 2 \demux_sel
  attribute \src "stream_demux.v:53.5-53.19"
  wire \demux_sink_ack
  attribute \src "stream_demux.v:54.6-54.20"
  wire \demux_sink_eop
  attribute \src "stream_demux.v:55.12-55.35"
  wire width 8 \demux_sink_payload_data
  attribute \src "stream_demux.v:52.6-52.20"
  wire \demux_sink_stb
  attribute \src "stream_demux.v:4.9-4.17"
  wire output 2 \sink_ack
  attribute \src "stream_demux.v:5.8-5.16"
  wire input 3 \sink_eop
  attribute \src "stream_demux.v:6.14-6.31"
  wire width 8 input 4 \sink_payload_data
  attribute \src "stream_demux.v:3.8-3.16"
  wire input 1 \sink_stb
  attribute \src "stream_demux.v:8.8-8.18"
  wire input 6 \source_ack
  attribute \src "stream_demux.v:12.8-12.20"
  wire input 10 \source_ack_1
  attribute \src "stream_demux.v:16.8-16.20"
  wire input 14 \source_ack_2
  attribute \src "stream_demux.v:20.8-20.20"
  wire input 18 \source_ack_3
  attribute \src "stream_demux.v:9.9-9.19"
  wire output 7 \source_eop
  attribute \src "stream_demux.v:13.9-13.21"
  wire output 11 \source_eop_1
  attribute \src "stream_demux.v:17.9-17.21"
  wire output 15 \source_eop_2
  attribute \src "stream_demux.v:21.9-21.21"
  wire output 19 \source_eop_3
  attribute \init 3'000
  attribute \src "stream_demux.v:40.11-40.30"
  wire width 3 \source_fifo_consume
  attribute \src "stream_demux.v:45.6-45.25"
  wire \source_fifo_do_read
  attribute \src "stream_demux.v:49.6-49.29"
  wire \source_fifo_fifo_in_eop
  attribute \src "stream_demux.v:48.12-48.44"
  wire width 8 \source_fifo_fifo_in_payload_data
  attribute \src "stream_demux.v:51.6-51.30"
  wire \source_fifo_fifo_out_eop
  attribute \src "stream_demux.v:50.12-50.45"
  wire width 8 \source_fifo_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:37.11-37.28"
  wire width 4 \source_fifo_level
  attribute \init 3'000
  attribute \src "stream_demux.v:39.11-39.30"
  wire width 3 \source_fifo_produce
  attribute \src "stream_demux.v:46.12-46.34"
  wire width 3 \source_fifo_rdport_adr
  attribute \src "stream_demux.v:47.12-47.36"
  wire width 9 \source_fifo_rdport_dat_r
  attribute \src "stream_demux.v:38.5-38.24"
  wire \source_fifo_replace
  attribute \src "stream_demux.v:28.6-28.28"
  wire \source_fifo_source_ack
  attribute \src "stream_demux.v:29.6-29.28"
  wire \source_fifo_source_eop
  attribute \src "stream_demux.v:30.12-30.43"
  wire width 8 \source_fifo_source_payload_data
  attribute \src "stream_demux.v:27.6-27.28"
  wire \source_fifo_source_stb
  attribute \src "stream_demux.v:35.12-35.36"
  wire width 9 \source_fifo_syncfifo_din
  attribute \src "stream_demux.v:36.12-36.37"
  wire width 9 \source_fifo_syncfifo_dout
  attribute \src "stream_demux.v:33.6-33.29"
  wire \source_fifo_syncfifo_re
  attribute \src "stream_demux.v:34.6-34.35"
  wire \source_fifo_syncfifo_readable
  attribute \src "stream_demux.v:31.6-31.29"
  wire \source_fifo_syncfifo_we
  attribute \src "stream_demux.v:32.6-32.35"
  wire \source_fifo_syncfifo_writable
  attribute \src "stream_demux.v:41.11-41.33"
  wire width 3 \source_fifo_wrport_adr
  attribute \src "stream_demux.v:44.12-44.36"
  wire width 9 \source_fifo_wrport_dat_w
  attribute \src "stream_demux.v:43.6-43.27"
  wire \source_fifo_wrport_we
  attribute \src "stream_demux.v:10.15-10.34"
  wire width 8 output 8 \source_payload_data
  attribute \src "stream_demux.v:14.15-14.36"
  wire width 8 output 12 \source_payload_data_1
  attribute \src "stream_demux.v:18.15-18.36"
  wire width 8 output 16 \source_payload_data_2
  attribute \src "stream_demux.v:22.15-22.36"
  wire width 8 output 20 \source_payload_data_3
  attribute \src "stream_demux.v:7.9-7.19"
  wire output 5 \source_stb
  attribute \src "stream_demux.v:11.9-11.21"
  wire output 9 \source_stb_1
  attribute \src "stream_demux.v:15.9-15.21"
  wire output 13 \source_stb_2
  attribute \src "stream_demux.v:19.9-19.21"
  wire output 17 \source_stb_3
  wire width 9 \storage[0]
  wire width 9 \storage[1]
  wire width 9 \storage[2]
  wire width 9 \storage[3]
  wire width 9 \storage[4]
  wire width 9 \storage[5]
  wire width 9 \storage[6]
  wire width 9 \storage[7]
  wire width 9 \storage_1[0]
  wire width 9 \storage_1[1]
  wire width 9 \storage_1[2]
  wire width 9 \storage_1[3]
  wire width 9 \storage_1[4]
  wire width 9 \storage_1[5]
  wire width 9 \storage_1[6]
  wire width 9 \storage_1[7]
  attribute \init 3'000
  attribute \src "stream_demux.v:86.11-86.28"
  wire width 3 \syncfifo0_consume
  attribute \src "stream_demux.v:91.6-91.23"
  wire \syncfifo0_do_read
  attribute \src "stream_demux.v:95.6-95.27"
  wire \syncfifo0_fifo_in_eop
  attribute \src "stream_demux.v:94.12-94.42"
  wire width 8 \syncfifo0_fifo_in_payload_data
  attribute \src "stream_demux.v:97.6-97.28"
  wire \syncfifo0_fifo_out_eop
  attribute \src "stream_demux.v:96.12-96.43"
  wire width 8 \syncfifo0_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:83.11-83.26"
  wire width 4 \syncfifo0_level
  attribute \init 3'000
  attribute \src "stream_demux.v:85.11-85.28"
  wire width 3 \syncfifo0_produce
  attribute \src "stream_demux.v:92.12-92.32"
  wire width 3 \syncfifo0_rdport_adr
  attribute \src "stream_demux.v:93.12-93.34"
  wire width 9 \syncfifo0_rdport_dat_r
  attribute \src "stream_demux.v:84.5-84.22"
  wire \syncfifo0_replace
  attribute \src "stream_demux.v:74.6-74.24"
  wire \syncfifo0_sink_ack
  attribute \src "stream_demux.v:75.6-75.24"
  wire \syncfifo0_sink_eop
  attribute \src "stream_demux.v:76.12-76.39"
  wire width 8 \syncfifo0_sink_payload_data
  attribute \src "stream_demux.v:73.6-73.24"
  wire \syncfifo0_sink_stb
  attribute \src "stream_demux.v:81.12-81.35"
  wire width 9 \syncfifo0_syncfifo0_din
  attribute \src "stream_demux.v:82.12-82.36"
  wire width 9 \syncfifo0_syncfifo0_dout
  attribute \src "stream_demux.v:79.6-79.28"
  wire \syncfifo0_syncfifo0_re
  attribute \src "stream_demux.v:80.6-80.34"
  wire \syncfifo0_syncfifo0_readable
  attribute \src "stream_demux.v:77.6-77.28"
  wire \syncfifo0_syncfifo0_we
  attribute \src "stream_demux.v:78.6-78.34"
  wire \syncfifo0_syncfifo0_writable
  attribute \src "stream_demux.v:87.11-87.31"
  wire width 3 \syncfifo0_wrport_adr
  attribute \src "stream_demux.v:90.12-90.34"
  wire width 9 \syncfifo0_wrport_dat_w
  attribute \src "stream_demux.v:89.6-89.25"
  wire \syncfifo0_wrport_we
  attribute \src "stream_demux.v:116.6-116.23"
  wire \syncfifo1_do_read
  attribute \src "stream_demux.v:120.6-120.27"
  wire \syncfifo1_fifo_in_eop
  attribute \src "stream_demux.v:119.12-119.42"
  wire width 8 \syncfifo1_fifo_in_payload_data
  attribute \src "stream_demux.v:122.6-122.28"
  wire \syncfifo1_fifo_out_eop
  attribute \src "stream_demux.v:121.12-121.43"
  wire width 8 \syncfifo1_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:108.11-108.26"
  wire width 4 \syncfifo1_level
  attribute \src "stream_demux.v:118.12-118.34"
  wire width 9 \syncfifo1_rdport_dat_r
  attribute \src "stream_demux.v:109.5-109.22"
  wire \syncfifo1_replace
  attribute \src "stream_demux.v:100.6-100.24"
  wire \syncfifo1_sink_eop
  attribute \src "stream_demux.v:101.12-101.39"
  wire width 8 \syncfifo1_sink_payload_data
  attribute \src "stream_demux.v:98.6-98.24"
  wire \syncfifo1_sink_stb
  attribute \src "stream_demux.v:106.12-106.35"
  wire width 9 \syncfifo1_syncfifo1_din
  attribute \src "stream_demux.v:107.12-107.36"
  wire width 9 \syncfifo1_syncfifo1_dout
  attribute \src "stream_demux.v:104.6-104.28"
  wire \syncfifo1_syncfifo1_re
  attribute \src "stream_demux.v:105.6-105.34"
  wire \syncfifo1_syncfifo1_readable
  attribute \src "stream_demux.v:102.6-102.28"
  wire \syncfifo1_syncfifo1_we
  attribute \src "stream_demux.v:115.12-115.34"
  wire width 9 \syncfifo1_wrport_dat_w
  attribute \src "stream_demux.v:114.6-114.25"
  wire \syncfifo1_wrport_we
  attribute \src "stream_demux.v:141.6-141.23"
  wire \syncfifo2_do_read
  attribute \src "stream_demux.v:145.6-145.27"
  wire \syncfifo2_fifo_in_eop
  attribute \src "stream_demux.v:144.12-144.42"
  wire width 8 \syncfifo2_fifo_in_payload_data
  attribute \src "stream_demux.v:147.6-147.28"
  wire \syncfifo2_fifo_out_eop
  attribute \src "stream_demux.v:146.12-146.43"
  wire width 8 \syncfifo2_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:133.11-133.26"
  wire width 4 \syncfifo2_level
  attribute \src "stream_demux.v:143.12-143.34"
  wire width 9 \syncfifo2_rdport_dat_r
  attribute \src "stream_demux.v:134.5-134.22"
  wire \syncfifo2_replace
  attribute \src "stream_demux.v:125.6-125.24"
  wire \syncfifo2_sink_eop
  attribute \src "stream_demux.v:126.12-126.39"
  wire width 8 \syncfifo2_sink_payload_data
  attribute \src "stream_demux.v:123.6-123.24"
  wire \syncfifo2_sink_stb
  attribute \src "stream_demux.v:131.12-131.35"
  wire width 9 \syncfifo2_syncfifo2_din
  attribute \src "stream_demux.v:132.12-132.36"
  wire width 9 \syncfifo2_syncfifo2_dout
  attribute \src "stream_demux.v:129.6-129.28"
  wire \syncfifo2_syncfifo2_re
  attribute \src "stream_demux.v:130.6-130.34"
  wire \syncfifo2_syncfifo2_readable
  attribute \src "stream_demux.v:127.6-127.28"
  wire \syncfifo2_syncfifo2_we
  attribute \src "stream_demux.v:140.12-140.34"
  wire width 9 \syncfifo2_wrport_dat_w
  attribute \src "stream_demux.v:139.6-139.25"
  wire \syncfifo2_wrport_we
  attribute \src "stream_demux.v:166.6-166.23"
  wire \syncfifo3_do_read
  attribute \src "stream_demux.v:170.6-170.27"
  wire \syncfifo3_fifo_in_eop
  attribute \src "stream_demux.v:169.12-169.42"
  wire width 8 \syncfifo3_fifo_in_payload_data
  attribute \src "stream_demux.v:172.6-172.28"
  wire \syncfifo3_fifo_out_eop
  attribute \src "stream_demux.v:171.12-171.43"
  wire width 8 \syncfifo3_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:158.11-158.26"
  wire width 4 \syncfifo3_level
  attribute \src "stream_demux.v:168.12-168.34"
  wire width 9 \syncfifo3_rdport_dat_r
  attribute \src "stream_demux.v:159.5-159.22"
  wire \syncfifo3_replace
  attribute \src "stream_demux.v:150.6-150.24"
  wire \syncfifo3_sink_eop
  attribute \src "stream_demux.v:151.12-151.39"
  wire width 8 \syncfifo3_sink_payload_data
  attribute \src "stream_demux.v:148.6-148.24"
  wire \syncfifo3_sink_stb
  attribute \src "stream_demux.v:156.12-156.35"
  wire width 9 \syncfifo3_syncfifo3_din
  attribute \src "stream_demux.v:157.12-157.36"
  wire width 9 \syncfifo3_syncfifo3_dout
  attribute \src "stream_demux.v:154.6-154.28"
  wire \syncfifo3_syncfifo3_re
  attribute \src "stream_demux.v:155.6-155.34"
  wire \syncfifo3_syncfifo3_readable
  attribute \src "stream_demux.v:152.6-152.28"
  wire \syncfifo3_syncfifo3_we
  attribute \src "stream_demux.v:165.12-165.34"
  wire width 9 \syncfifo3_wrport_dat_w
  attribute \src "stream_demux.v:164.6-164.25"
  wire \syncfifo3_wrport_we
  attribute \src "stream_demux.v:23.8-23.15"
  wire input 21 \sys_clk
  attribute \src "stream_demux.v:24.8-24.15"
  wire input 22 \sys_rst
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1514
    connect \A \source_fifo_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$1515
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1516
    connect \A \syncfifo0_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$1517
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1518
    connect \A \syncfifo0_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$1519
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1522
    connect \A \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$446.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1524
    connect \A \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1526
    connect \A \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$449.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1528
    connect \A \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$437.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1530
    connect \A \source_fifo_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$443.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1532
    connect \A \source_fifo_do_read
    connect \Y $auto$alumacc.cc:485:replace_alu$452.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1538
    connect \A \syncfifo1_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.Y [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1540
    connect \A \syncfifo2_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.Y [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1542
    connect \A \syncfifo3_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.Y [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1544
    connect \A \syncfifo1_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.X [1]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1546
    connect \A \syncfifo1_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.X [2]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1548
    connect \A \syncfifo1_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.X [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1550
    connect \A \syncfifo2_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.X [1]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1552
    connect \A \syncfifo2_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.X [2]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1554
    connect \A \syncfifo2_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.X [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1556
    connect \A \syncfifo3_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.X [1]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1558
    connect \A \syncfifo3_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.X [2]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$1560
    connect \A \syncfifo3_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.X [3]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1674
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_payload_data [3] \sink_eop \sink_payload_data [5:4] \sink_payload_data [2] \sink_payload_data [7] \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[2][0][0]$y$549
    connect \Q { \storage[2] [6] \storage[2] [3] \storage[2] [8] \storage[2] [5:4] \storage[2] [2] \storage[2] [7] \storage[2] [0] \storage[2] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1675
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
    connect \EN $memory\storage_1$wren[7][0][0]$y$690
    connect \Q \storage_1[7]
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1676
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$452.Y [3:2] $auto$alumacc.cc:485:replace_alu$452.X [0] $auto$alumacc.cc:485:replace_alu$452.Y [1] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$423
    connect \Q { \syncfifo0_level [3:2] \syncfifo0_level [0] \syncfifo0_level [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1677
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [2] \sink_payload_data [5:3] \sink_payload_data [0] \sink_eop \sink_payload_data [1] \sink_payload_data [7:6] }
    connect \EN $memory\storage$wren[6][0][0]$y$579
    connect \Q { \storage[6] [2] \storage[6] [5:3] \storage[6] [0] \storage[6] [8] \storage[6] [1] \storage[6] [7:6] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1678
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:2] \source_fifo_rdport_dat_r [0] \source_fifo_rdport_dat_r [1] }
    connect \EN $memory\storage_1$wren[5][0][0]$y$676
    connect \Q { \storage_1[5] [8:2] \storage_1[5] [0] \storage_1[5] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1679
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
    connect \EN $memory\storage_1$wren[6][0][0]$y$684
    connect \Q \storage_1[6]
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1680
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$449.Y [2:1] $auto$alumacc.cc:485:replace_alu$449.X [0] }
    connect \EN \syncfifo0_do_read
    connect \Q \syncfifo0_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1681
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [0] \sink_payload_data [2] \sink_payload_data [7:3] \sink_eop \sink_payload_data [1] }
    connect \EN $memory\storage$wren[1][0][0]$y$539
    connect \Q { \storage[1] [0] \storage[1] [2] \storage[1] [7:3] \storage[1] [8] \storage[1] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1682
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
    connect \EN $memory\storage_1$wren[3][0][0]$y$660
    connect \Q \storage_1[3]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1683
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [4] \sink_payload_data [2] \sink_payload_data [7:5] \sink_payload_data [3] \sink_eop \sink_payload_data [0] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[0][0][0]$y$531
    connect \Q { \storage[0] [4] \storage[0] [2] \storage[0] [7:5] \storage[0] [3] \storage[0] [8] \storage[0] [0] \storage[0] [1] }
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1684
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 6'000000
    parameter \WIDTH 6
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$446.Y [2] $auto$alumacc.cc:485:replace_alu$440.Y [2] $auto$alumacc.cc:485:replace_alu$446.Y [1] $auto$alumacc.cc:485:replace_alu$446.X [0] $auto$alumacc.cc:485:replace_alu$440.X [0] $auto$alumacc.cc:485:replace_alu$440.Y [1] }
    connect \EN \source_fifo_do_read
    connect \Q { \syncfifo0_produce [2] \source_fifo_consume [2] \syncfifo0_produce [1:0] \source_fifo_consume [0] \source_fifo_consume [1] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1685
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D $auto$alumacc.cc:485:replace_alu$470.Y
    connect \EN \syncfifo1_do_read
    connect \Q \syncfifo1_level
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1686
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \source_fifo_rdport_dat_r [7:1] \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [0] }
    connect \EN $memory\storage_1$wren[0][0][0]$y$636
    connect \Q { \storage_1[0] [7:1] \storage_1[0] [8] \storage_1[0] [0] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1687
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [2] \sink_payload_data [7:3] \sink_payload_data [0] \sink_eop \sink_payload_data [1] }
    connect \EN $memory\storage$wren[3][0][0]$y$555
    connect \Q { \storage[3] [2] \storage[3] [7:3] \storage[3] [0] \storage[3] [8] \storage[3] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1688
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [6] \sink_payload_data [1] \sink_payload_data [3:2] \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [5] \sink_payload_data [0] \sink_eop }
    connect \EN $memory\storage$wren[5][0][0]$y$571
    connect \Q { \storage[5] [6] \storage[5] [1] \storage[5] [3:2] \storage[5] [7] \storage[5] [4] \storage[5] [5] \storage[5] [0] \storage[5] [8] }
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1689
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$443.Y [2] $auto$alumacc.cc:485:replace_alu$443.Y [3] $auto$alumacc.cc:485:replace_alu$443.X [0] $auto$alumacc.cc:485:replace_alu$443.Y [1] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$435
    connect \Q { \source_fifo_level [2] \source_fifo_level [3] \source_fifo_level [0] \source_fifo_level [1] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1690
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$437.Y [2:1] $auto$alumacc.cc:485:replace_alu$437.X [0] }
    connect \EN \source_fifo_wrport_we
    connect \Q \source_fifo_produce
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1691
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:2] \source_fifo_rdport_dat_r [0] \source_fifo_rdport_dat_r [1] }
    connect \EN $memory\storage_1$wren[1][0][0]$y$644
    connect \Q { \storage_1[1] [8:2] \storage_1[1] [0] \storage_1[1] [1] }
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1692
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D $auto$alumacc.cc:485:replace_alu$476.Y
    connect \EN \syncfifo3_do_read
    connect \Q \syncfifo3_level
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1693
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [2] \sink_payload_data [7:5] \sink_payload_data [0] \sink_payload_data [1] \sink_eop \sink_payload_data [3] \sink_payload_data [4] }
    connect \EN $memory\storage$wren[4][0][0]$y$565
    connect \Q { \storage[4] [2] \storage[4] [7:5] \storage[4] [0] \storage[4] [1] \storage[4] [8] \storage[4] [3] \storage[4] [4] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1694
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [2] \sink_payload_data [7] \sink_payload_data [5] \sink_payload_data [6] \sink_eop \sink_payload_data [1] \sink_payload_data [4:3] \sink_payload_data [0] }
    connect \EN $memory\storage$wren[7][0][0]$y$585
    connect \Q { \storage[7] [2] \storage[7] [7] \storage[7] [5] \storage[7] [6] \storage[7] [8] \storage[7] [1] \storage[7] [4:3] \storage[7] [0] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1695
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
    connect \EN $memory\storage_1$wren[4][0][0]$y$670
    connect \Q \storage_1[4]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$1696
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
    connect \EN $memory\storage_1$wren[2][0][0]$y$654
    connect \Q \storage_1[2]
  end
  attribute \src "stream_demux.v:408.1-501.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$1697
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D $auto$alumacc.cc:485:replace_alu$473.Y
    connect \EN \syncfifo2_do_read
    connect \Q \syncfifo2_level
    connect \SRST \sys_rst
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$813
    connect \A \source_fifo_do_read
    connect \B \syncfifo0_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$419
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$829
    connect \A $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$1519
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$421
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$832
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$419
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$421
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$423
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$834
    connect \A \source_fifo_wrport_we
    connect \B \source_fifo_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$431
  end
  attribute \src "stream_demux.v:229.41-229.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$848
    connect \A \source_fifo_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$1515
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$846 [1]
  end
  attribute \src "stream_demux.v:229.41-229.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$850
    connect \A $auto$simplemap.cc:117:simplemap_reduce$846 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$846 [1]
    connect \Y \source_fifo_syncfifo_writable
  end
  attribute \src "stream_demux.v:230.41-230.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$852
    connect \A \source_fifo_level [0]
    connect \B \source_fifo_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$846 [0]
  end
  attribute \src "stream_demux.v:230.41-230.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$853
    connect \A \source_fifo_level [2]
    connect \B \source_fifo_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$851 [1]
  end
  attribute \src "stream_demux.v:230.41-230.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$855
    connect \A $auto$simplemap.cc:117:simplemap_reduce$846 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$851 [1]
    connect \Y \source_fifo_syncfifo_readable
  end
  attribute \src "stream_demux.v:309.40-309.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$866
    connect \A \syncfifo0_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$1517
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$864 [1]
  end
  attribute \src "stream_demux.v:309.40-309.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$868
    connect \A $auto$simplemap.cc:117:simplemap_reduce$864 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$864 [1]
    connect \Y \source_fifo_syncfifo_re
  end
  attribute \src "stream_demux.v:310.40-310.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$870
    connect \A \syncfifo0_level [0]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$864 [0]
  end
  attribute \src "stream_demux.v:310.40-310.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$871
    connect \A \syncfifo0_level [2]
    connect \B \syncfifo0_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$869 [1]
  end
  attribute \src "stream_demux.v:310.40-310.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$873
    connect \A $auto$simplemap.cc:117:simplemap_reduce$864 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$869 [1]
    connect \Y \syncfifo0_syncfifo0_readable
  end
  attribute \src "stream_demux.v:342.40-342.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$877
    connect \A \syncfifo1_level [0]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$876 [0]
  end
  attribute \src "stream_demux.v:342.40-342.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$878
    connect \A \syncfifo1_level [2]
    connect \B \syncfifo1_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$876 [1]
  end
  attribute \src "stream_demux.v:342.40-342.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$880
    connect \A $auto$simplemap.cc:117:simplemap_reduce$876 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$876 [1]
    connect \Y \syncfifo1_syncfifo1_readable
  end
  attribute \src "stream_demux.v:374.40-374.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$883
    connect \A \syncfifo2_level [0]
    connect \B \syncfifo2_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$882 [0]
  end
  attribute \src "stream_demux.v:374.40-374.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$884
    connect \A \syncfifo2_level [2]
    connect \B \syncfifo2_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$882 [1]
  end
  attribute \src "stream_demux.v:374.40-374.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$886
    connect \A $auto$simplemap.cc:117:simplemap_reduce$882 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$882 [1]
    connect \Y \syncfifo2_syncfifo2_readable
  end
  attribute \src "stream_demux.v:406.40-406.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$890
    connect \A \syncfifo3_level [0]
    connect \B \syncfifo3_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$889 [0]
  end
  attribute \src "stream_demux.v:406.40-406.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$891
    connect \A \syncfifo3_level [2]
    connect \B \syncfifo3_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$889 [1]
  end
  attribute \src "stream_demux.v:406.40-406.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$893
    connect \A $auto$simplemap.cc:117:simplemap_reduce$889 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$889 [1]
    connect \Y \syncfifo3_syncfifo3_readable
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$911
    connect \A $auto$alumacc.cc:485:replace_alu$443.A [3]
    connect \B $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$433
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$913
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$431
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$433
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$435
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1001
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [0]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1002
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [1]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1003
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [2]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1004
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [3]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1005
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [4]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1006
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [5]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1007
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [6]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1008
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [7]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1009
    connect \A $memory\storage$rdmux[0][1][1]$a$506 [8]
    connect \B $memory\storage$rdmux[0][1][1]$b$507 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$501 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1012
    connect \A \storage[0] [0]
    connect \B \storage[1] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1013
    connect \A \storage[0] [1]
    connect \B \storage[1] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1014
    connect \A \storage[0] [2]
    connect \B \storage[1] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1015
    connect \A \storage[0] [3]
    connect \B \storage[1] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1016
    connect \A \storage[0] [4]
    connect \B \storage[1] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1017
    connect \A \storage[0] [5]
    connect \B \storage[1] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1018
    connect \A \storage[0] [6]
    connect \B \storage[1] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1019
    connect \A \storage[0] [7]
    connect \B \storage[1] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1020
    connect \A \storage[0] [8]
    connect \B \storage[1] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$503 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1031
    connect \A \storage_1[6] [0]
    connect \B \storage_1[7] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1032
    connect \A \storage_1[6] [1]
    connect \B \storage_1[7] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1033
    connect \A \storage_1[6] [2]
    connect \B \storage_1[7] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1034
    connect \A \storage_1[6] [3]
    connect \B \storage_1[7] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1035
    connect \A \storage_1[6] [4]
    connect \B \storage_1[7] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1036
    connect \A \storage_1[6] [5]
    connect \B \storage_1[7] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1037
    connect \A \storage_1[6] [6]
    connect \B \storage_1[7] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1038
    connect \A \storage_1[6] [7]
    connect \B \storage_1[7] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1039
    connect \A \storage_1[6] [8]
    connect \B \storage_1[7] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$612 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1040
    connect \A \storage_1[4] [0]
    connect \B \storage_1[5] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1041
    connect \A \storage_1[4] [1]
    connect \B \storage_1[5] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1042
    connect \A \storage_1[4] [2]
    connect \B \storage_1[5] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1043
    connect \A \storage_1[4] [3]
    connect \B \storage_1[5] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1044
    connect \A \storage_1[4] [4]
    connect \B \storage_1[5] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1045
    connect \A \storage_1[4] [5]
    connect \B \storage_1[5] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1046
    connect \A \storage_1[4] [6]
    connect \B \storage_1[5] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1047
    connect \A \storage_1[4] [7]
    connect \B \storage_1[5] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1048
    connect \A \storage_1[4] [8]
    connect \B \storage_1[5] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$611 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1049
    connect \A \storage_1[2] [0]
    connect \B \storage_1[3] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1050
    connect \A \storage_1[2] [1]
    connect \B \storage_1[3] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1051
    connect \A \storage_1[2] [2]
    connect \B \storage_1[3] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1052
    connect \A \storage_1[2] [3]
    connect \B \storage_1[3] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1053
    connect \A \storage_1[2] [4]
    connect \B \storage_1[3] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1054
    connect \A \storage_1[2] [5]
    connect \B \storage_1[3] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1055
    connect \A \storage_1[2] [6]
    connect \B \storage_1[3] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1056
    connect \A \storage_1[2] [7]
    connect \B \storage_1[3] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1057
    connect \A \storage_1[2] [8]
    connect \B \storage_1[3] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$609 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1059
    connect \A \storage_1[0] [0]
    connect \B \storage_1[1] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1060
    connect \A \storage_1[0] [1]
    connect \B \storage_1[1] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1061
    connect \A \storage_1[0] [2]
    connect \B \storage_1[1] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1062
    connect \A \storage_1[0] [3]
    connect \B \storage_1[1] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1063
    connect \A \storage_1[0] [4]
    connect \B \storage_1[1] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1064
    connect \A \storage_1[0] [5]
    connect \B \storage_1[1] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1065
    connect \A \storage_1[0] [6]
    connect \B \storage_1[1] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1066
    connect \A \storage_1[0] [7]
    connect \B \storage_1[1] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1067
    connect \A \storage_1[0] [8]
    connect \B \storage_1[1] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$608 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1086
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [0]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [0]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1087
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [1]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [1]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1088
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [2]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [2]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1089
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [3]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [3]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1090
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [4]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [4]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1091
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [5]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [5]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1092
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [6]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [6]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1093
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [7]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [7]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1094
    connect \A $memory\storage_1$rdmux[0][1][1]$a$611 [8]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$612 [8]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$606 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1095
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [0]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [0]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1096
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [1]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [1]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1097
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [2]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [2]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1098
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [3]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [3]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1099
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [4]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [4]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1100
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [5]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [5]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1101
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [6]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [6]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1102
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [7]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [7]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1103
    connect \A $memory\storage_1$rdmux[0][1][0]$a$608 [8]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$609 [8]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$605 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1104
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [0]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [0]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1105
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [1]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [1]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1106
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [2]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [2]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1107
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [3]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [3]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1108
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [4]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [4]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1109
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [5]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [5]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1110
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [6]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [6]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1111
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [7]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [7]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1112
    connect \A $memory\storage_1$rdmux[0][0][0]$a$605 [8]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$606 [8]
    connect \S \syncfifo0_consume [2]
    connect \Y \source_eop
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1233
    connect \A \storage[4] [0]
    connect \B \storage[5] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1234
    connect \A \storage[4] [1]
    connect \B \storage[5] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1235
    connect \A \storage[4] [2]
    connect \B \storage[5] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1236
    connect \A \storage[4] [3]
    connect \B \storage[5] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1237
    connect \A \storage[4] [4]
    connect \B \storage[5] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1238
    connect \A \storage[4] [5]
    connect \B \storage[5] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1239
    connect \A \storage[4] [6]
    connect \B \storage[5] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1240
    connect \A \storage[4] [7]
    connect \B \storage[5] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1241
    connect \A \storage[4] [8]
    connect \B \storage[5] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$506 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$803
    connect \A \storage[2] [0]
    connect \B \storage[3] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$804
    connect \A \storage[2] [1]
    connect \B \storage[3] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$805
    connect \A \storage[2] [2]
    connect \B \storage[3] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$806
    connect \A \storage[2] [3]
    connect \B \storage[3] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$807
    connect \A \storage[2] [4]
    connect \B \storage[3] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$808
    connect \A \storage[2] [5]
    connect \B \storage[3] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$809
    connect \A \storage[2] [6]
    connect \B \storage[3] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$810
    connect \A \storage[2] [7]
    connect \B \storage[3] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$811
    connect \A \storage[2] [8]
    connect \B \storage[3] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$504 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$814
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [0]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [0]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$815
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [1]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [1]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$816
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [2]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [2]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$817
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [3]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [3]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$818
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [4]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [4]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$819
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [5]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [5]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$820
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [6]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [6]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$821
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [7]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [7]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$822
    connect \A $memory\storage$rdmux[0][0][0]$a$500 [8]
    connect \B $memory\storage$rdmux[0][0][0]$b$501 [8]
    connect \S \source_fifo_consume [2]
    connect \Y \demux_endpoint0_source_eop
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$928
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [0]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$929
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [1]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$930
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [2]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$931
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [3]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$932
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [4]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$933
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [5]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$934
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [6]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$935
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [7]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$936
    connect \A $memory\storage$rdmux[0][1][0]$a$503 [8]
    connect \B $memory\storage$rdmux[0][1][0]$b$504 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$500 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$937
    connect \A \storage[6] [0]
    connect \B \storage[7] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$938
    connect \A \storage[6] [1]
    connect \B \storage[7] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$939
    connect \A \storage[6] [2]
    connect \B \storage[7] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$940
    connect \A \storage[6] [3]
    connect \B \storage[7] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$941
    connect \A \storage[6] [4]
    connect \B \storage[7] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$942
    connect \A \storage[6] [5]
    connect \B \storage[7] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$943
    connect \A \storage[6] [6]
    connect \B \storage[7] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$944
    connect \A \storage[6] [7]
    connect \B \storage[7] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$945
    connect \A \storage[6] [8]
    connect \B \storage[7] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$507 [8]
  end
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1272
    connect \A \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$440.X [0]
  end
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1317
    connect \A \syncfifo0_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$628
  end
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1318
    connect \A \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$630
  end
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1320
    connect \A \source_fifo_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$523
  end
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1321
    connect \A \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$525
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$1368
    connect \A \syncfifo0_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.X [0]
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1000
    connect \A $auto$rtlil.cc:2491:And$652
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[2][0][0]$y$654
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1010
    connect \A $auto$alumacc.cc:485:replace_alu$446.X [0]
    connect \B $auto$rtlil.cc:2491:And$650
    connect \Y $auto$rtlil.cc:2491:And$652
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1011
    connect \A \syncfifo0_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$630
    connect \Y $auto$rtlil.cc:2491:And$650
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1021
    connect \A $auto$rtlil.cc:2491:And$642
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[1][0][0]$y$644
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1022
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$632
    connect \Y $auto$rtlil.cc:2491:And$642
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1023
    connect \A $auto$rtlil.cc:2491:And$537
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[1][0][0]$y$539
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1024
    connect \A $auto$rtlil.cc:2491:And$634
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[0][0][0]$y$636
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1025
    connect \A $auto$alumacc.cc:485:replace_alu$446.X [0]
    connect \B $auto$rtlil.cc:2491:And$632
    connect \Y $auto$rtlil.cc:2491:And$634
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1026
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$527
    connect \Y $auto$rtlil.cc:2491:And$537
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1027
    connect \A $auto$rtlil.cc:2499:Eq$628
    connect \B $auto$rtlil.cc:2499:Eq$630
    connect \Y $auto$rtlil.cc:2491:And$632
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1058
    connect \A $auto$rtlil.cc:2491:And$529
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[0][0][0]$y$531
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1194
    connect \A $auto$rtlil.cc:2491:And$583
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[7][0][0]$y$585
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1195
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$575
    connect \Y $auto$rtlil.cc:2491:And$583
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1196
    connect \A $auto$rtlil.cc:2491:And$577
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[6][0][0]$y$579
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1197
    connect \A $auto$alumacc.cc:485:replace_alu$437.X [0]
    connect \B $auto$rtlil.cc:2491:And$575
    connect \Y $auto$rtlil.cc:2491:And$577
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1198
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$575
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1199
    connect \A $auto$rtlil.cc:2491:And$569
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[5][0][0]$y$571
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1200
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$561
    connect \Y $auto$rtlil.cc:2491:And$569
  end
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1243
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$446.Y [1]
  end
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1244
    connect \A \syncfifo0_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$446.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$446.Y [2]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1276
    connect \A $auto$alumacc.cc:485:replace_alu$443.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.lcu.G [1]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1277
    connect \A $auto$alumacc.cc:485:replace_alu$443.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.lcu.G [2]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1280
    connect \A $auto$alumacc.cc:485:replace_alu$443.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.X [1]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1281
    connect \A $auto$alumacc.cc:485:replace_alu$443.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.X [2]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1282
    connect \A $auto$alumacc.cc:485:replace_alu$443.A [3]
    connect \B \source_fifo_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.X [3]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1287
    connect \A $auto$alumacc.cc:485:replace_alu$443.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.Y [1]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1288
    connect \A $auto$alumacc.cc:485:replace_alu$443.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$443.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.Y [2]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1289
    connect \A $auto$alumacc.cc:485:replace_alu$443.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$443.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$443.Y [3]
  end
  attribute \src "stream_demux.v:428.25-428.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1298
    connect \A \syncfifo0_consume [1]
    connect \B \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$449.Y [1]
  end
  attribute \src "stream_demux.v:428.25-428.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1299
    connect \A \syncfifo0_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$449.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$449.Y [2]
  end
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1329
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$437.Y [1]
  end
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1330
    connect \A \source_fifo_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$437.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$437.Y [2]
  end
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1339
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$440.Y [1]
  end
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1340
    connect \A \source_fifo_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$440.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$440.Y [2]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1352
    connect \A $auto$alumacc.cc:485:replace_alu$452.X [1]
    connect \B \syncfifo0_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.Y [1]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1353
    connect \A $auto$alumacc.cc:485:replace_alu$452.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$452.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.Y [2]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1354
    connect \A $auto$alumacc.cc:485:replace_alu$452.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$452.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.Y [3]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1357
    connect \A $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.X [1]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1358
    connect \A $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \B \syncfifo0_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.X [2]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1359
    connect \A $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \B \syncfifo0_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.X [3]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1361
    connect \A $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.lcu.G [1]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1362
    connect \A $auto$alumacc.cc:485:replace_alu$452.A [3]
    connect \B \syncfifo0_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$452.lcu.G [2]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1373
    connect \A $auto$alumacc.cc:485:replace_alu$470.X [1]
    connect \B \syncfifo1_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.Y [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1374
    connect \A $auto$alumacc.cc:485:replace_alu$470.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$470.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.Y [2]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1375
    connect \A $auto$alumacc.cc:485:replace_alu$470.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$470.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$470.Y [3]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1394
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [1]
    connect \B \syncfifo2_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.Y [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1395
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$473.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.Y [2]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1396
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$473.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.Y [3]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1415
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [1]
    connect \B \syncfifo3_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.Y [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1416
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$476.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.Y [2]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$1417
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$476.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.Y [3]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1436
    connect \A $auto$alumacc.cc:485:replace_alu$443.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$443.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1440
    connect \A $auto$alumacc.cc:485:replace_alu$443.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$443.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$443.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1442
    connect \A $auto$alumacc.cc:485:replace_alu$443.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$443.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$443.CO [1]
  end
  attribute \src "stream_demux.v:417.26-417.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1445
    connect \A $auto$alumacc.cc:485:replace_alu$443.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$443.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$443.CO [2]
  end
  attribute \src "stream_demux.v:428.25-428.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1447
    connect \A \syncfifo0_consume [1]
    connect \B \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$449.CO [1]
  end
  attribute \src "stream_demux.v:425.25-425.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1453
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$446.CO [1]
  end
  attribute \src "stream_demux.v:413.27-413.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1459
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$440.CO [1]
  end
  attribute \src "stream_demux.v:410.27-410.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1465
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$437.CO [1]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1471
    connect \A $auto$alumacc.cc:485:replace_alu$452.X [1]
    connect \B \syncfifo0_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$452.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1475
    connect \A $auto$alumacc.cc:485:replace_alu$452.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$452.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$452.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1477
    connect \A $auto$alumacc.cc:485:replace_alu$452.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$452.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$452.CO [1]
  end
  attribute \src "stream_demux.v:432.24-432.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1480
    connect \A $auto$alumacc.cc:485:replace_alu$452.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$452.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$452.CO [2]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1482
    connect \A $auto$alumacc.cc:485:replace_alu$470.X [1]
    connect \B \syncfifo1_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$470.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1486
    connect \A $auto$alumacc.cc:485:replace_alu$470.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$470.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$470.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1488
    connect \A \syncfifo1_level [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$470.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$470.CO [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1491
    connect \A \syncfifo1_level [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$470.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$470.CO [2]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1493
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [1]
    connect \B \syncfifo2_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$473.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1497
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$473.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$473.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1499
    connect \A \syncfifo2_level [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$473.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$473.CO [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1502
    connect \A \syncfifo2_level [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$473.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$473.CO [2]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1504
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [1]
    connect \B \syncfifo3_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$476.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1508
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$476.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$476.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1510
    connect \A \syncfifo3_level [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$476.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$1260_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$476.CO [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$1513
    connect \A \syncfifo3_level [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$476.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$1269_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$476.CO [2]
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$800
    connect \A $auto$alumacc.cc:485:replace_alu$437.X [0]
    connect \B $auto$rtlil.cc:2491:And$545
    connect \Y $auto$rtlil.cc:2491:And$547
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$801
    connect \A $auto$rtlil.cc:2491:And$547
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[2][0][0]$y$549
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$802
    connect \A $auto$rtlil.cc:2491:And$563
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[4][0][0]$y$565
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$830
    connect \A $auto$alumacc.cc:485:replace_alu$437.X [0]
    connect \B $auto$rtlil.cc:2491:And$561
    connect \Y $auto$rtlil.cc:2491:And$563
  end
  attribute \src "stream_demux.v:225.33-225.112"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$837
    connect \A \sink_stb
    connect \B \source_fifo_syncfifo_writable
    connect \Y \source_fifo_wrport_we
  end
  attribute \src "stream_demux.v:226.31-226.86"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$838
    connect \A \source_fifo_syncfifo_readable
    connect \B \source_fifo_syncfifo_re
    connect \Y \source_fifo_do_read
  end
  attribute \src "stream_demux.v:306.29-306.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$856
    connect \A \syncfifo0_syncfifo0_readable
    connect \B \source_ack
    connect \Y \syncfifo0_do_read
  end
  attribute \src "stream_demux.v:338.29-338.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$874
    connect \A \syncfifo1_syncfifo1_readable
    connect \B \source_ack_1
    connect \Y \syncfifo1_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$875
    connect \A $auto$rtlil.cc:2491:And$553
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[3][0][0]$y$555
  end
  attribute \src "stream_demux.v:370.29-370.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$881
    connect \A \syncfifo2_syncfifo2_readable
    connect \B \source_ack_2
    connect \Y \syncfifo2_do_read
  end
  attribute \src "stream_demux.v:402.29-402.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$887
    connect \A \syncfifo3_syncfifo3_readable
    connect \B \source_ack_3
    connect \Y \syncfifo3_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$888
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$545
    connect \Y $auto$rtlil.cc:2491:And$553
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$899
    connect \A $auto$rtlil.cc:2499:Eq$523
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$561
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$955
    connect \A $auto$rtlil.cc:2491:And$688
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[7][0][0]$y$690
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$965
    connect \A $auto$alumacc.cc:485:replace_alu$437.X [0]
    connect \B $auto$rtlil.cc:2491:And$527
    connect \Y $auto$rtlil.cc:2491:And$529
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$966
    connect \A $auto$rtlil.cc:2499:Eq$523
    connect \B $auto$rtlil.cc:2499:Eq$525
    connect \Y $auto$rtlil.cc:2491:And$527
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$967
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$680
    connect \Y $auto$rtlil.cc:2491:And$688
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$970
    connect \A $auto$rtlil.cc:2491:And$682
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[6][0][0]$y$684
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$971
    connect \A $auto$alumacc.cc:485:replace_alu$446.X [0]
    connect \B $auto$rtlil.cc:2491:And$680
    connect \Y $auto$rtlil.cc:2491:And$682
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$972
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$680
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$973
    connect \A $auto$rtlil.cc:2491:And$674
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[5][0][0]$y$676
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$974
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$666
    connect \Y $auto$rtlil.cc:2491:And$674
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$975
    connect \A $auto$rtlil.cc:2491:And$668
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[4][0][0]$y$670
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$985
    connect \A $auto$alumacc.cc:485:replace_alu$446.X [0]
    connect \B $auto$rtlil.cc:2491:And$666
    connect \Y $auto$rtlil.cc:2491:And$668
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$986
    connect \A $auto$rtlil.cc:2499:Eq$628
    connect \B \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$666
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$997
    connect \A \source_fifo_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$525
    connect \Y $auto$rtlil.cc:2491:And$545
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$998
    connect \A $auto$rtlil.cc:2491:And$658
    connect \B \source_fifo_do_read
    connect \Y $memory\storage_1$wren[3][0][0]$y$660
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$999
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$650
    connect \Y $auto$rtlil.cc:2491:And$658
  end
  connect $auto$alumacc.cc:485:replace_alu$476.CO [0] \syncfifo3_level [0]
  connect $auto$alumacc.cc:485:replace_alu$470.X [0] \syncfifo1_level [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$869 [0] $auto$simplemap.cc:117:simplemap_reduce$864 [0]
  connect $auto$alumacc.cc:485:replace_alu$446.X [2:1] \syncfifo0_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$446.Y [0] $auto$alumacc.cc:485:replace_alu$446.X [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$851 [0] $auto$simplemap.cc:117:simplemap_reduce$846 [0]
  connect $auto$alumacc.cc:485:replace_alu$452.A [2:0] { $auto$alumacc.cc:485:replace_alu$452.A [3] $auto$alumacc.cc:485:replace_alu$452.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$440.X [2:1] \source_fifo_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$440.Y [0] $auto$alumacc.cc:485:replace_alu$440.X [0]
  connect $auto$alumacc.cc:485:replace_alu$446.CO [0] \syncfifo0_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$443.lcu.G [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$440.CO [0] \source_fifo_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$449.X [2:1] \syncfifo0_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$449.Y [0] $auto$alumacc.cc:485:replace_alu$449.X [0]
  connect $auto$alumacc.cc:485:replace_alu$452.Y [0] $auto$alumacc.cc:485:replace_alu$452.X [0]
  connect $auto$alumacc.cc:485:replace_alu$449.CO [0] \syncfifo0_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$470.CO [0] \syncfifo1_level [0]
  connect $auto$alumacc.cc:485:replace_alu$473.X [0] \syncfifo2_level [0]
  connect $auto$alumacc.cc:485:replace_alu$452.CO [0] \syncfifo0_level [0]
  connect $auto$alumacc.cc:485:replace_alu$437.X [2:1] \source_fifo_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$437.Y [0] $auto$alumacc.cc:485:replace_alu$437.X [0]
  connect $auto$alumacc.cc:485:replace_alu$443.A [2:0] { $auto$alumacc.cc:485:replace_alu$443.A [3] $auto$alumacc.cc:485:replace_alu$443.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$437.CO [0] \source_fifo_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$443.Y [0] $auto$alumacc.cc:485:replace_alu$443.X [0]
  connect $auto$alumacc.cc:485:replace_alu$476.X [0] \syncfifo3_level [0]
  connect $auto$alumacc.cc:485:replace_alu$443.CO [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$473.CO [0] \syncfifo2_level [0]
  connect $auto$alumacc.cc:485:replace_alu$452.lcu.G [0] \syncfifo0_level [0]
  connect \demux_endpoint0_source_ack \source_fifo_syncfifo_re
  connect \demux_endpoint0_source_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \demux_endpoint0_source_stb \source_fifo_syncfifo_readable
  connect \demux_endpoint1_source_eop 1'0
  connect \demux_endpoint1_source_payload_data 8'00000000
  connect \demux_endpoint1_source_stb 1'0
  connect \demux_endpoint2_source_eop 1'0
  connect \demux_endpoint2_source_payload_data 8'00000000
  connect \demux_endpoint2_source_stb 1'0
  connect \demux_endpoint3_source_eop 1'0
  connect \demux_endpoint3_source_payload_data 8'00000000
  connect \demux_endpoint3_source_stb 1'0
  connect \demux_sel 2'00
  connect \demux_sink_ack \source_fifo_syncfifo_re
  connect \demux_sink_eop \demux_endpoint0_source_eop
  connect \demux_sink_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \demux_sink_stb \source_fifo_syncfifo_readable
  connect \sink_ack \source_fifo_syncfifo_writable
  connect \source_eop_1 1'x
  connect \source_eop_2 1'x
  connect \source_eop_3 1'x
  connect \source_fifo_fifo_in_eop \sink_eop
  connect \source_fifo_fifo_in_payload_data \sink_payload_data
  connect \source_fifo_fifo_out_eop \demux_endpoint0_source_eop
  connect \source_fifo_fifo_out_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \source_fifo_rdport_adr \source_fifo_consume
  connect \source_fifo_rdport_dat_r [8] \demux_endpoint0_source_eop
  connect \source_fifo_replace 1'0
  connect \source_fifo_source_ack \source_fifo_syncfifo_re
  connect \source_fifo_source_eop \demux_endpoint0_source_eop
  connect \source_fifo_source_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \source_fifo_source_stb \source_fifo_syncfifo_readable
  connect \source_fifo_syncfifo_din { \sink_eop \sink_payload_data }
  connect \source_fifo_syncfifo_dout { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
  connect \source_fifo_syncfifo_we \sink_stb
  connect \source_fifo_wrport_adr \source_fifo_produce
  connect \source_fifo_wrport_dat_w { \sink_eop \sink_payload_data }
  connect \source_payload_data \syncfifo0_rdport_dat_r [7:0]
  connect \source_payload_data_1 8'x
  connect \source_payload_data_2 8'x
  connect \source_payload_data_3 8'x
  connect \source_stb \syncfifo0_syncfifo0_readable
  connect \source_stb_1 \syncfifo1_syncfifo1_readable
  connect \source_stb_2 \syncfifo2_syncfifo2_readable
  connect \source_stb_3 \syncfifo3_syncfifo3_readable
  connect \syncfifo0_fifo_in_eop \demux_endpoint0_source_eop
  connect \syncfifo0_fifo_in_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \syncfifo0_fifo_out_eop \source_eop
  connect \syncfifo0_fifo_out_payload_data \syncfifo0_rdport_dat_r [7:0]
  connect \syncfifo0_rdport_adr \syncfifo0_consume
  connect \syncfifo0_rdport_dat_r [8] \source_eop
  connect \syncfifo0_replace 1'0
  connect \syncfifo0_sink_ack \source_fifo_syncfifo_re
  connect \syncfifo0_sink_eop \demux_endpoint0_source_eop
  connect \syncfifo0_sink_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \syncfifo0_sink_stb \source_fifo_syncfifo_readable
  connect \syncfifo0_syncfifo0_din { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
  connect \syncfifo0_syncfifo0_dout { \source_eop \syncfifo0_rdport_dat_r [7:0] }
  connect \syncfifo0_syncfifo0_re \source_ack
  connect \syncfifo0_syncfifo0_we \source_fifo_syncfifo_readable
  connect \syncfifo0_syncfifo0_writable \source_fifo_syncfifo_re
  connect \syncfifo0_wrport_adr \syncfifo0_produce
  connect \syncfifo0_wrport_dat_w { \demux_endpoint0_source_eop \source_fifo_rdport_dat_r [7:0] }
  connect \syncfifo0_wrport_we \source_fifo_do_read
  connect \syncfifo1_fifo_in_eop 1'0
  connect \syncfifo1_fifo_in_payload_data 8'00000000
  connect \syncfifo1_fifo_out_eop 1'x
  connect \syncfifo1_fifo_out_payload_data 8'x
  connect \syncfifo1_rdport_dat_r 9'x
  connect \syncfifo1_replace 1'0
  connect \syncfifo1_sink_eop 1'0
  connect \syncfifo1_sink_payload_data 8'00000000
  connect \syncfifo1_sink_stb 1'0
  connect \syncfifo1_syncfifo1_din 9'000000000
  connect \syncfifo1_syncfifo1_dout 9'x
  connect \syncfifo1_syncfifo1_re \source_ack_1
  connect \syncfifo1_syncfifo1_we 1'0
  connect \syncfifo1_wrport_dat_w 9'000000000
  connect \syncfifo1_wrport_we 1'0
  connect \syncfifo2_fifo_in_eop 1'0
  connect \syncfifo2_fifo_in_payload_data 8'00000000
  connect \syncfifo2_fifo_out_eop 1'x
  connect \syncfifo2_fifo_out_payload_data 8'x
  connect \syncfifo2_rdport_dat_r 9'x
  connect \syncfifo2_replace 1'0
  connect \syncfifo2_sink_eop 1'0
  connect \syncfifo2_sink_payload_data 8'00000000
  connect \syncfifo2_sink_stb 1'0
  connect \syncfifo2_syncfifo2_din 9'000000000
  connect \syncfifo2_syncfifo2_dout 9'x
  connect \syncfifo2_syncfifo2_re \source_ack_2
  connect \syncfifo2_syncfifo2_we 1'0
  connect \syncfifo2_wrport_dat_w 9'000000000
  connect \syncfifo2_wrport_we 1'0
  connect \syncfifo3_fifo_in_eop 1'0
  connect \syncfifo3_fifo_in_payload_data 8'00000000
  connect \syncfifo3_fifo_out_eop 1'x
  connect \syncfifo3_fifo_out_payload_data 8'x
  connect \syncfifo3_rdport_dat_r 9'x
  connect \syncfifo3_replace 1'0
  connect \syncfifo3_sink_eop 1'0
  connect \syncfifo3_sink_payload_data 8'00000000
  connect \syncfifo3_sink_stb 1'0
  connect \syncfifo3_syncfifo3_din 9'000000000
  connect \syncfifo3_syncfifo3_dout 9'x
  connect \syncfifo3_syncfifo3_re \source_ack_3
  connect \syncfifo3_syncfifo3_we 1'0
  connect \syncfifo3_wrport_dat_w 9'000000000
  connect \syncfifo3_wrport_we 1'0
end
