\subsection{tb\+\_\+behave Architecture Reference}
\label{classtx__path__top__tb_1_1tb__behave}\index{tb\+\_\+behave@{tb\+\_\+behave}}


Collaboration diagram for tb\+\_\+behave\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=182pt]{dc/d5f/classtx__path__top__tb_1_1tb__behave__coll__graph}
\end{center}
\end{figure}
\subsubsection*{Processes}
 \begin{DoxyCompactItemize}
\item 
{\bf clock0}{\bfseries  (  )}
\item 
{\bf clock}{\bfseries  (  )}
\item 
{\bf clock2}{\bfseries  (  )}
\item 
{\bf res}{\bfseries  (  )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+560}{\bfseries  ( {\bfseries {\bfseries {\bf clk2}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+561}{\bfseries  ( {\bfseries {\bfseries {\bf clk2}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+562}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+563}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+564}{\bfseries  ( {\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\item 
{\bf P\+R\+O\+C\+E\+S\+S\+\_\+565}{\bfseries  ( {\bfseries {\bfseries {\bf clk1}} \textcolor{vhdlchar}{ }} , {\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} )}
\end{DoxyCompactItemize}
\subsubsection*{Constants}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk2\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+nr\+\_\+delay} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1030} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Types}
 \begin{DoxyCompactItemize}
\item 
{\bfseries {\bf my\+\_\+array}{\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+nr\+\_\+delay}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }}} 
\end{DoxyCompactItemize}
\subsubsection*{Signals}
 \begin{DoxyCompactItemize}
\item 
{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf clk2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf sample\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 11 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+sync\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+sync\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 03\+F\+C \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf txant\+\_\+cyc\+\_\+before\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf txant\+\_\+cyc\+\_\+after\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst0\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+in\+\_\+pct\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+in\+\_\+pct\+\_\+full} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+in\+\_\+pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+sample\+\_\+nr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rx\+\_\+sample\+\_\+nr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst1\+\_\+pct\+\_\+sync\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+pct\+\_\+sync\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf inst2\+\_\+wait\+\_\+cycles} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000186\+A \char`\"{}}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+pct} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf rd\+\_\+pct\+\_\+cnt\+\_\+max} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3072} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} 
\item 
{\bf smpl\+\_\+nr\+\_\+array} {\bfseries {\bfseries {\bf my\+\_\+array}} \textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}
\subsubsection*{Instantiations}
 \begin{DoxyCompactItemize}
\item 
{\bf fifo\+\_\+inst\+\_\+isnt0}  {\bfseries entity fifo\+\_\+inst}   
\item 
{\bf tx\+\_\+path\+\_\+top\+\_\+inst0}  {\bfseries entity tx\+\_\+path\+\_\+top}   
\item 
{\bf pulse\+\_\+gen\+\_\+inst2}  {\bfseries entity pulse\+\_\+gen}   
\end{DoxyCompactItemize}


\subsubsection{Detailed Description}


Definition at line {\bf 24} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Function Documentation}
\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock@{clock}}
\index{clock@{clock}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_af761a67e9d7ce9e23381088b6f2ae893}


Definition at line {\bf 91} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock0@{clock0}}
\index{clock0@{clock0}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock0}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock0 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_a0ffcf9b3fa89917ed2b73a96f170b7ae}


Definition at line {\bf 85} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clock2@{clock2}}
\index{clock2@{clock2}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clock2}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} clock2 ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_a46ea531876de9d1da551c5e56b5d7197}


Definition at line {\bf 97} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+560@{P\+R\+O\+C\+E\+S\+S\+\_\+560}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+560@{P\+R\+O\+C\+E\+S\+S\+\_\+560}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+560clk2,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+560(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk2}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_a53a41f506b7ec8bb42fc7d0278dd8704}


Definition at line {\bf 116} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+561@{P\+R\+O\+C\+E\+S\+S\+\_\+561}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+561@{P\+R\+O\+C\+E\+S\+S\+\_\+561}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+561clk2,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+561(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk2}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_acc957935ab3d0c918aeff0e7ec32c1b5}


Definition at line {\bf 132} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+562@{P\+R\+O\+C\+E\+S\+S\+\_\+562}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+562@{P\+R\+O\+C\+E\+S\+S\+\_\+562}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+562clk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+562(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_a14d37a1aa485a57fa0ba001f3976daf1}


Definition at line {\bf 148} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+563@{P\+R\+O\+C\+E\+S\+S\+\_\+563}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+563@{P\+R\+O\+C\+E\+S\+S\+\_\+563}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+563clk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+563(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_aceab31fcf36e7a4d811c34e788e4eaab}


Definition at line {\bf 165} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+564@{P\+R\+O\+C\+E\+S\+S\+\_\+564}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+564@{P\+R\+O\+C\+E\+S\+S\+\_\+564}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+564clk0,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} P\+R\+O\+C\+E\+S\+S\+\_\+564(
\begin{DoxyParamCaption}
\item[{}]{{\bfseries {\bfseries {\bf clk0}} \textcolor{vhdlchar}{ }} {\em } , }
\item[{}]{{\bfseries {\bfseries {\bf reset\+\_\+n}} \textcolor{vhdlchar}{ }} {\em }}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_a70f86f786c1cd27ca324d4b6802b1405}


Definition at line {\bf 183} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!P\+R\+O\+C\+E\+S\+S\+\_\+565@{P\+R\+O\+C\+E\+S\+S\+\_\+565}}
\index{P\+R\+O\+C\+E\+S\+S\+\_\+565@{P\+R\+O\+C\+E\+S\+S\+\_\+565}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{P\+R\+O\+C\+E\+S\+S\+\_\+565clk1,reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}P\+R\+O\+C\+E\+S\+S\+\_\+565 (
\begin{DoxyParamCaption}
\item[{}]{clk1, }
\item[{}]{reset\+\_\+n}
\end{DoxyParamCaption}
)}\label{classtx__path__top__tb_1_1tb__behave_ab2b116f26ca47a0606c20a3324caffd1}


Definition at line {\bf 240} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!res@{res}}
\index{res@{res}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{res}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries \textcolor{vhdlchar}{ }} res ( ) \hspace{0.3cm}{\ttfamily [Process]}}\label{classtx__path__top__tb_1_1tb__behave_ab0bd7560790c13b656fd58e17e35143e}


Definition at line {\bf 103} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.



\subsubsection{Member Data Documentation}
\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!ch\+\_\+en@{ch\+\_\+en}}
\index{ch\+\_\+en@{ch\+\_\+en}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{ch\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ch\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 11 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a1e134c20b9493590d25b7099d98704b4}


Definition at line {\bf 39} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk0@{clk0}}
\index{clk0@{clk0}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a693d72741b9413130fe2d67511b642be}


Definition at line {\bf 29} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk0\+\_\+period@{clk0\+\_\+period}}
\index{clk0\+\_\+period@{clk0\+\_\+period}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk0\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk0\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classtx__path__top__tb_1_1tb__behave_a40da32af185761373eed502b3aa6864b}


Definition at line {\bf 25} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk1@{clk1}}
\index{clk1@{clk1}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_ade95921e47b0e4d2d11e496794648550}


Definition at line {\bf 29} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk1\+\_\+period@{clk1\+\_\+period}}
\index{clk1\+\_\+period@{clk1\+\_\+period}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk1\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk1\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{10} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classtx__path__top__tb_1_1tb__behave_aed19b0dc48aba325370146bf0b89ab44}


Definition at line {\bf 26} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk2@{clk2}}
\index{clk2@{clk2}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk2} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a0b48daa67cfa50e3cc715424a8dd208d}


Definition at line {\bf 29} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!clk2\+\_\+period@{clk2\+\_\+period}}
\index{clk2\+\_\+period@{clk2\+\_\+period}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{clk2\+\_\+period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk2\+\_\+period} {\bfseries \textcolor{comment}{time}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{16} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ns}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classtx__path__top__tb_1_1tb__behave_afa4e3483f1613fda2184564b2959c1e4}


Definition at line {\bf 27} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!ddr\+\_\+en@{ddr\+\_\+en}}
\index{ddr\+\_\+en@{ddr\+\_\+en}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{ddr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ddr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_aef574b6f659414e5f08c0291f5adcdb7}


Definition at line {\bf 37} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!fidm@{fidm}}
\index{fidm@{fidm}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{fidm}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fidm} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a27aad795f222e246836ba19459564235}


Definition at line {\bf 40} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!fifo\+\_\+inst\+\_\+isnt0@{fifo\+\_\+inst\+\_\+isnt0}}
\index{fifo\+\_\+inst\+\_\+isnt0@{fifo\+\_\+inst\+\_\+isnt0}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{fifo\+\_\+inst\+\_\+isnt0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf fifo\+\_\+inst\+\_\+isnt0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{fifo\+\_\+inst}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top__tb_1_1tb__behave_ace528a0d31d5c58102df8d13fdebc199}


Definition at line {\bf 233} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}}
\index{inst0\+\_\+\+D\+IQ@{inst0\+\_\+\+D\+IQ}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+\+D\+IQ}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+\+D\+IQ} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{11} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a39b271ef163cdb205ce30c1d23910938}


Definition at line {\bf 47} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fifo\+\_\+wrreq@{inst0\+\_\+fifo\+\_\+wrreq}}
\index{inst0\+\_\+fifo\+\_\+wrreq@{inst0\+\_\+fifo\+\_\+wrreq}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fifo\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fifo\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a838f6eec202423e2c44778f9b58d48ac}


Definition at line {\bf 51} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+fsync@{inst0\+\_\+fsync}}
\index{inst0\+\_\+fsync@{inst0\+\_\+fsync}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+fsync}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+fsync} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a4a92f2c44f63032a7b0d3743309deafd}


Definition at line {\bf 48} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+q@{inst0\+\_\+q}}
\index{inst0\+\_\+q@{inst0\+\_\+q}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+q}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+q} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_aa368efa248945a07ad89e2f3661786b1}


Definition at line {\bf 54} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+rdempty@{inst0\+\_\+rdempty}}
\index{inst0\+\_\+rdempty@{inst0\+\_\+rdempty}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+rdempty}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+rdempty} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a70a3e53fe649edd88926d43f958c3856}


Definition at line {\bf 52} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst0\+\_\+rdreq@{inst0\+\_\+rdreq}}
\index{inst0\+\_\+rdreq@{inst0\+\_\+rdreq}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst0\+\_\+rdreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst0\+\_\+rdreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_af381b3cc57fc2d942f75316f141159f4}


Definition at line {\bf 53} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+in\+\_\+pct\+\_\+data@{inst1\+\_\+in\+\_\+pct\+\_\+data}}
\index{inst1\+\_\+in\+\_\+pct\+\_\+data@{inst1\+\_\+in\+\_\+pct\+\_\+data}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+in\+\_\+pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+in\+\_\+pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a75e85106216720c856df4c02031538d0}


Definition at line {\bf 59} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+in\+\_\+pct\+\_\+full@{inst1\+\_\+in\+\_\+pct\+\_\+full}}
\index{inst1\+\_\+in\+\_\+pct\+\_\+full@{inst1\+\_\+in\+\_\+pct\+\_\+full}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+in\+\_\+pct\+\_\+full}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+in\+\_\+pct\+\_\+full} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a1f6818ff326ee18aa1523c8b3ce8f4df}


Definition at line {\bf 58} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+in\+\_\+pct\+\_\+wrreq@{inst1\+\_\+in\+\_\+pct\+\_\+wrreq}}
\index{inst1\+\_\+in\+\_\+pct\+\_\+wrreq@{inst1\+\_\+in\+\_\+pct\+\_\+wrreq}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+in\+\_\+pct\+\_\+wrreq}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+in\+\_\+pct\+\_\+wrreq} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a9731bc07b6ba3cf9e413f49cfb926f06}


Definition at line {\bf 57} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+pct\+\_\+sync\+\_\+dis@{inst1\+\_\+pct\+\_\+sync\+\_\+dis}}
\index{inst1\+\_\+pct\+\_\+sync\+\_\+dis@{inst1\+\_\+pct\+\_\+sync\+\_\+dis}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+pct\+\_\+sync\+\_\+dis}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+sync\+\_\+dis} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a5bc49c4b5515a54c1d5684dad36eca03}


Definition at line {\bf 62} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+pct\+\_\+sync\+\_\+mode@{inst1\+\_\+pct\+\_\+sync\+\_\+mode}}
\index{inst1\+\_\+pct\+\_\+sync\+\_\+mode@{inst1\+\_\+pct\+\_\+sync\+\_\+mode}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+pct\+\_\+sync\+\_\+mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+sync\+\_\+mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a6c3f3deb80e9e7476466760f16e3cf1b}


Definition at line {\bf 41} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst1\+\_\+pct\+\_\+sync\+\_\+size@{inst1\+\_\+pct\+\_\+sync\+\_\+size}}
\index{inst1\+\_\+pct\+\_\+sync\+\_\+size@{inst1\+\_\+pct\+\_\+sync\+\_\+size}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst1\+\_\+pct\+\_\+sync\+\_\+size}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst1\+\_\+pct\+\_\+sync\+\_\+size} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 03\+F\+C \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_afe538f9304d65c872535eab2d88c4695}


Definition at line {\bf 42} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+pct\+\_\+sync\+\_\+pulse@{inst2\+\_\+pct\+\_\+sync\+\_\+pulse}}
\index{inst2\+\_\+pct\+\_\+sync\+\_\+pulse@{inst2\+\_\+pct\+\_\+sync\+\_\+pulse}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+pct\+\_\+sync\+\_\+pulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+pct\+\_\+sync\+\_\+pulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a30b6be5b4a310cb972046fd7f45333cf}


Definition at line {\bf 65} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!inst2\+\_\+wait\+\_\+cycles@{inst2\+\_\+wait\+\_\+cycles}}
\index{inst2\+\_\+wait\+\_\+cycles@{inst2\+\_\+wait\+\_\+cycles}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{inst2\+\_\+wait\+\_\+cycles}]{\setlength{\rightskip}{0pt plus 5cm}{\bf inst2\+\_\+wait\+\_\+cycles} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0000186\+A \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_afa7d2c45933944dfba3d674fa1178b4c}


Definition at line {\bf 66} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!mimo\+\_\+en@{mimo\+\_\+en}}
\index{mimo\+\_\+en@{mimo\+\_\+en}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{mimo\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mimo\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a7825de740f5caa8b64ff7a9d47994d6c}


Definition at line {\bf 38} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!mode@{mode}}
\index{mode@{mode}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{mode}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mode} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a17e49f609b30c62eb4c23aa4b7a08972}


Definition at line {\bf 35} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!my\+\_\+array@{my\+\_\+array}}
\index{my\+\_\+array@{my\+\_\+array}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{my\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf my\+\_\+array} {\bfseries \textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{to}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries {\bf smpl\+\_\+nr\+\_\+delay}} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Type]}}\label{classtx__path__top__tb_1_1tb__behave_abbf9dde3c0c9582f74a6648d8e300f25}


Definition at line {\bf 76} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!pct\+\_\+data@{pct\+\_\+data}}
\index{pct\+\_\+data@{pct\+\_\+data}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pct\+\_\+data}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pct\+\_\+data} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_ab3cdddc8a1ca8b409be537096e863e9d}


Definition at line {\bf 74} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!pulse\+\_\+gen\+\_\+inst2@{pulse\+\_\+gen\+\_\+inst2}}
\index{pulse\+\_\+gen\+\_\+inst2@{pulse\+\_\+gen\+\_\+inst2}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{pulse\+\_\+gen\+\_\+inst2}]{\setlength{\rightskip}{0pt plus 5cm}{\bf pulse\+\_\+gen\+\_\+inst2} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{pulse\+\_\+gen}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top__tb_1_1tb__behave_a4bfad8e5b9670fb84efcb7a6379f86ba}


Definition at line {\bf 302} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!rd\+\_\+pct@{rd\+\_\+pct}}
\index{rd\+\_\+pct@{rd\+\_\+pct}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{rd\+\_\+pct}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+pct} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a10a9fa0ffa7ee2034619b5a905b391b2}


Definition at line {\bf 71} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!rd\+\_\+pct\+\_\+cnt@{rd\+\_\+pct\+\_\+cnt}}
\index{rd\+\_\+pct\+\_\+cnt@{rd\+\_\+pct\+\_\+cnt}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{rd\+\_\+pct\+\_\+cnt}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+pct\+\_\+cnt} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a695d49b02c00936e7c8f66b8b37774db}


Definition at line {\bf 72} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!rd\+\_\+pct\+\_\+cnt\+\_\+max@{rd\+\_\+pct\+\_\+cnt\+\_\+max}}
\index{rd\+\_\+pct\+\_\+cnt\+\_\+max@{rd\+\_\+pct\+\_\+cnt\+\_\+max}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{rd\+\_\+pct\+\_\+cnt\+\_\+max}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rd\+\_\+pct\+\_\+cnt\+\_\+max} {\bfseries \textcolor{comment}{unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{31} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{to\+\_\+unsigned}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{3072} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{,}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a0ed66bb6a243072a6c1a96d9fc3e5a60}


Definition at line {\bf 73} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!reset\+\_\+n@{reset\+\_\+n}}
\index{reset\+\_\+n@{reset\+\_\+n}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{reset\+\_\+n}]{\setlength{\rightskip}{0pt plus 5cm}{\bf reset\+\_\+n} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a1f070fd63a3a7fa45c907335ea870c5b}


Definition at line {\bf 30} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!rx\+\_\+sample\+\_\+nr@{rx\+\_\+sample\+\_\+nr}}
\index{rx\+\_\+sample\+\_\+nr@{rx\+\_\+sample\+\_\+nr}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{rx\+\_\+sample\+\_\+nr}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+sample\+\_\+nr} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{63} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_ac8dd901adeee728beeca1fcbe4e9f252}


Definition at line {\bf 60} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!rx\+\_\+sample\+\_\+nr\+\_\+en@{rx\+\_\+sample\+\_\+nr\+\_\+en}}
\index{rx\+\_\+sample\+\_\+nr\+\_\+en@{rx\+\_\+sample\+\_\+nr\+\_\+en}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{rx\+\_\+sample\+\_\+nr\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rx\+\_\+sample\+\_\+nr\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a5a1dc3cd9afd401e72ff1823218a276c}


Definition at line {\bf 61} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!sample\+\_\+width@{sample\+\_\+width}}
\index{sample\+\_\+width@{sample\+\_\+width}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{sample\+\_\+width}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sample\+\_\+width} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 00 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a7044129d021c83445dd8eb15e0582528}


Definition at line {\bf 34} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+nr\+\_\+array@{smpl\+\_\+nr\+\_\+array}}
\index{smpl\+\_\+nr\+\_\+array@{smpl\+\_\+nr\+\_\+array}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+nr\+\_\+array}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+array} {\bfseries {\bfseries {\bf my\+\_\+array}} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a0e622cf025633cca28b05e19818305a6}


Definition at line {\bf 78} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!smpl\+\_\+nr\+\_\+delay@{smpl\+\_\+nr\+\_\+delay}}
\index{smpl\+\_\+nr\+\_\+delay@{smpl\+\_\+nr\+\_\+delay}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{smpl\+\_\+nr\+\_\+delay}]{\setlength{\rightskip}{0pt plus 5cm}{\bf smpl\+\_\+nr\+\_\+delay} {\bfseries \textcolor{comment}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1030} \textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Constant]}}\label{classtx__path__top__tb_1_1tb__behave_aa28d3190dc6aec2dcda815dc36c1d9b1}


Definition at line {\bf 32} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!trxiqpulse@{trxiqpulse}}
\index{trxiqpulse@{trxiqpulse}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{trxiqpulse}]{\setlength{\rightskip}{0pt plus 5cm}{\bf trxiqpulse} {\bfseries \textcolor{comment}{std\+\_\+logic}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\textquotesingle{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a5ed9664d889756b1c51f6a6b067e1a96}


Definition at line {\bf 36} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!tx\+\_\+path\+\_\+top\+\_\+inst0@{tx\+\_\+path\+\_\+top\+\_\+inst0}}
\index{tx\+\_\+path\+\_\+top\+\_\+inst0@{tx\+\_\+path\+\_\+top\+\_\+inst0}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{tx\+\_\+path\+\_\+top\+\_\+inst0}]{\setlength{\rightskip}{0pt plus 5cm}{\bf tx\+\_\+path\+\_\+top\+\_\+inst0} {\bfseries \textcolor{keywordflow}{entity}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{tx\+\_\+path\+\_\+top}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Instantiation]}}\label{classtx__path__top__tb_1_1tb__behave_ac50d96475c8b2ba4f2c67a14f68dacab}


Definition at line {\bf 294} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!txant\+\_\+cyc\+\_\+after\+\_\+en@{txant\+\_\+cyc\+\_\+after\+\_\+en}}
\index{txant\+\_\+cyc\+\_\+after\+\_\+en@{txant\+\_\+cyc\+\_\+after\+\_\+en}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{txant\+\_\+cyc\+\_\+after\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+cyc\+\_\+after\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a800e28660dbb95e57578bb026424075a}


Definition at line {\bf 44} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.

\index{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}!txant\+\_\+cyc\+\_\+before\+\_\+en@{txant\+\_\+cyc\+\_\+before\+\_\+en}}
\index{txant\+\_\+cyc\+\_\+before\+\_\+en@{txant\+\_\+cyc\+\_\+before\+\_\+en}!tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave@{tx\+\_\+path\+\_\+top\+\_\+tb\+::tb\+\_\+behave}}
\paragraph[{txant\+\_\+cyc\+\_\+before\+\_\+en}]{\setlength{\rightskip}{0pt plus 5cm}{\bf txant\+\_\+cyc\+\_\+before\+\_\+en} {\bfseries \textcolor{comment}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{15} \textcolor{vhdlchar}{ }\textcolor{keywordflow}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{x}\textcolor{vhdlchar}{ }\textcolor{keyword}{\char`\"{} 0001 \char`\"{}}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Signal]}}\label{classtx__path__top__tb_1_1tb__behave_a7602cfb2f9e734470454a52feb81557e}


Definition at line {\bf 43} of file {\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}.



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/git/dev/\+Lime\+S\+D\+R-\/\+U\+S\+B\+\_\+\+G\+W/src/tx\+\_\+path\+\_\+top/tx\+\_\+path/sim/{\bf tx\+\_\+path\+\_\+top\+\_\+tb.\+vhd}\end{DoxyCompactItemize}
