#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Dec 26 23:42:38 2016
# Process ID: 12200
# Current directory: C:/Users/ZYZ/Desktop/CCCCC/Clock
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15392 C:\Users\ZYZ\Desktop\CCCCC\Clock\Clock.xpr
# Log file: C:/Users/ZYZ/Desktop/CCCCC/Clock/vivado.log
# Journal file: C:/Users/ZYZ/Desktop/CCCCC/Clock\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.cache/ip'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.ip_user_files'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 747.688 ; gain = 114.078
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35ticpg236-1L
Top: CLOCK
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:01:05 ; elapsed = 00:03:31 . Memory (MB): peak = 780.605 ; gain = 571.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CLOCK' [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:22]
	Parameter frq bound to: 100000000 - type: integer 
	Parameter half bound to: 50000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:147]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:150]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:160]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:170]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:186]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:202]
INFO: [Synth 8-226] default block is never used [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:212]
INFO: [Synth 8-256] done synthesizing module 'CLOCK' (1#1) [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/sources_1/new/Clock.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:01:06 ; elapsed = 00:03:32 . Memory (MB): peak = 809.840 ; gain = 600.383
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:06 ; elapsed = 00:03:33 . Memory (MB): peak = 809.840 ; gain = 600.383
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35ticpg236-1L
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/constrs_1/new/Clock.xdc]
Finished Parsing XDC File [C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.srcs/constrs_1/new/Clock.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:01:27 ; elapsed = 00:03:56 . Memory (MB): peak = 1100.406 ; gain = 890.949
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:40 . Memory (MB): peak = 1100.406 ; gain = 348.344
write_schematic -format pdf -orientation portrait C:/Users/ZYZ/Desktop/schematic.pdf
C:/Users/ZYZ/Desktop/schematic.pdf
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2016.3
  **** Build date : Oct 10 2016-19:47:06
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1124.152 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183794968A
set_property PROGRAM.FILE {C:/Users/ZYZ/Desktop/CCCCC/Clock/Clock.runs/impl_1/CLOCK.bit} [lindex [get_hw_devices xc7a35t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
create_hw_cfgmem -hw_device [lindex [get_hw_devices] 0] -mem_dev [lindex [get_cfgmem_parts {s25fl032p-spi-x1_x2_x4}] 0]
set_property PROGRAM.FILE {D:/Xilinx/Vivado/2016.3/data/xicom/cfgmem/spi_xc7a35t_pullnone.bit} [lindex [get_hw_devices xc7a35t_0] 0]
ERROR: [Labtools 27-2149] File D:/Xilinx/Vivado/2016.3/data/xicom/cfgmem/spi_xc7a35t_pullnone.bit not found. Check file name and file permissions.
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 27 00:47:23 2016...
