

================================================================
== Vivado HLS Report for 'conv1_lif_top'
================================================================
* Date:           Thu Sep  4 01:18:07 2025

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        convSNN_hls
* Solution:       solution_conv1
* Product family: zynquplus
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.755 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                         |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |         Instance        |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |Matrix_Vector_Activa_U0  |Matrix_Vector_Activa  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |ConvolutionInputGene_U0  |ConvolutionInputGene  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |conv1_lif_top_entry3_U0  |conv1_lif_top_entry3  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        |Block_ZN8ap_fixedIL_U0   |Block_ZN8ap_fixedIL   |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +-------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      30|    -|
|FIFO             |        0|      -|      20|     148|    -|
|Instance         |       32|      -|    1113|    3206|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |       32|      0|    1139|    3420|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2160|   4272|  850560|  425280|   80|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        1|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Block_ZN8ap_fixedIL_U0   |Block_ZN8ap_fixedIL   |        0|      0|   26|    29|    0|
    |ConvolutionInputGene_U0  |ConvolutionInputGene  |        0|      0|  494|  1468|    0|
    |Matrix_Vector_Activa_U0  |Matrix_Vector_Activa  |       32|      0|  590|  1671|    0|
    |conv1_lif_top_entry3_U0  |conv1_lif_top_entry3  |        0|      0|    3|    38|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                    |                      |       32|      0| 1113|  3206|    0|
    +-------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +------------------------+---------+---+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |convInp_V_V_U           |        0|  5|   0|    -|     2|    3|        6|
    |numReps_c8_U            |        0|  5|   0|    -|     2|   32|       64|
    |numReps_c_U             |        0|  5|   0|    -|     2|   32|       64|
    |shl_ln124_loc_channe_U  |        0|  5|   0|    -|     2|   32|       64|
    +------------------------+---------+---+----+-----+------+-----+---------+
    |Total                   |        0| 20|   0|    0|     8|   99|      198|
    +------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |               Variable Name              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |ConvolutionInputGene_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv1_lif_top_entry3_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |ConvolutionInputGene_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                             |    and   |      0|  0|   2|           1|           1|
    |conv1_lif_top_entry3_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ConvolutionInputGene_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv1_lif_top_entry3_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                     |          |      0|  0|  30|          10|           8|
    +------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------+----+-----------+-----+-----------+
    |                     Name                     | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------+----+-----------+-----+-----------+
    |ConvolutionInputGene_U0_ap_ready_count        |   9|          2|    2|          4|
    |ap_sync_reg_ConvolutionInputGene_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv1_lif_top_entry3_U0_ap_ready  |   9|          2|    1|          2|
    |conv1_lif_top_entry3_U0_ap_ready_count        |   9|          2|    2|          4|
    +----------------------------------------------+----+-----------+-----+-----------+
    |Total                                         |  36|          8|    6|         12|
    +----------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------+---+----+-----+-----------+
    |                     Name                     | FF| LUT| Bits| Const Bits|
    +----------------------------------------------+---+----+-----+-----------+
    |ConvolutionInputGene_U0_ap_ready_count        |  2|   0|    2|          0|
    |ap_sync_reg_ConvolutionInputGene_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv1_lif_top_entry3_U0_ap_ready  |  1|   0|    1|          0|
    |conv1_lif_top_entry3_U0_ap_ready_count        |  2|   0|    2|          0|
    +----------------------------------------------+---+----+-----+-----------+
    |Total                                         |  6|   0|    6|          0|
    +----------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|in_V_V_dout     |  in |    3|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |     in_V_V    |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |     in_V_V    |    pointer   |
|out_V_V_din     | out |    8|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |    out_V_V    |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |    out_V_V    |    pointer   |
|numReps         |  in |   32|   ap_none  |    numReps    |    scalar    |
|ap_clk          |  in |    1| ap_ctrl_hs | conv1_lif_top | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | conv1_lif_top | return value |
|ap_start        |  in |    1| ap_ctrl_hs | conv1_lif_top | return value |
|ap_done         | out |    1| ap_ctrl_hs | conv1_lif_top | return value |
|ap_ready        | out |    1| ap_ctrl_hs | conv1_lif_top | return value |
|ap_idle         | out |    1| ap_ctrl_hs | conv1_lif_top | return value |
+----------------+-----+-----+------------+---------------+--------------+

