

================================================================
== Vitis HLS Report for 'node12'
================================================================
* Date:           Wed Sep 25 12:53:44 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.487 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8196|     8196|  27.293 us|  27.293 us|  8196|  8196|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop28_loop29  |     8194|     8194|         4|          1|          1|  8192|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      129|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       81|    -|
|Register             |        -|     -|       81|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       81|      210|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln328_1_fu_106_p2      |         +|   0|  0|  21|          14|           1|
    |add_ln328_fu_118_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln329_fu_168_p2        |         +|   0|  0|  15|           8|           1|
    |add_ln332_fu_162_p2        |         +|   0|  0|  20|          13|          13|
    |ap_condition_104           |       and|   0|  0|   2|           1|           1|
    |icmp_ln328_fu_100_p2       |      icmp|   0|  0|  22|          14|          15|
    |icmp_ln329_fu_124_p2       |      icmp|   0|  0|  16|           8|           9|
    |ap_block_pp0_stage0_01001  |        or|   0|  0|   2|           1|           1|
    |select_ln328_1_fu_138_p3   |    select|   0|  0|   7|           1|           7|
    |select_ln328_fu_130_p3     |    select|   0|  0|   8|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 129|          69|          52|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_v137_load            |   9|          2|    7|         14|
    |ap_sig_allocacmp_v138_load            |   9|          2|    8|         16|
    |indvar_flatten_fu_58                  |   9|          2|   14|         28|
    |v137_fu_54                            |   9|          2|    7|         14|
    |v138_fu_50                            |   9|          2|    8|         16|
    |v231_blk_n                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   61|        122|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln332_reg_218                 |  13|   0|   13|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |indvar_flatten_fu_58              |  14|   0|   14|          0|
    |v137_fu_54                        |   7|   0|    7|          0|
    |v138_fu_50                        |   8|   0|    8|          0|
    |v139_reg_228                      |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  81|   0|   81|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|        node12|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|        node12|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|        node12|  return value|
|v231_din             |  out|   32|     ap_fifo|          v231|       pointer|
|v231_num_data_valid  |   in|   14|     ap_fifo|          v231|       pointer|
|v231_fifo_cap        |   in|   14|     ap_fifo|          v231|       pointer|
|v231_full_n          |   in|    1|     ap_fifo|          v231|       pointer|
|v231_write           |  out|    1|     ap_fifo|          v231|       pointer|
|v212_address0        |  out|   13|   ap_memory|          v212|         array|
|v212_ce0             |  out|    1|   ap_memory|          v212|         array|
|v212_q0              |   in|   32|   ap_memory|          v212|         array|
+---------------------+-----+-----+------------+--------------+--------------+

