`timescale 1ns/1ps

module led_tb();
    reg     clk;
    reg     rst_n;
    reg     [2:0]   KEY,
    wire 	[3:0]   LED;
led led0(
    .CLK_50M(clk),
    .RST_n(rst_n),
    .KEY(KEY),
    .LED(LED)
);

initial begin
	clk = 0;
	rst_n = 0;
	#50;rst_n=1;
	#50;rst_n=0;
end

always #10 clk = ~clk;

endmodule
