strict digraph  {
"0 /nncf_model_input" [id=0, label="nncf_model_input_#0", scope="", style=filled, type=nncf_model_input];
"1 AsymmetricQuantizer/asymmetric_quantize" [color=green, id=1, label="AFQ_[B:8 M:A SGN:S PC:N]_#1_G3", scope=AsymmetricQuantizer, style=filled, type=asymmetric_quantize];
"2 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=2, label="WFQ_[B:8 M:S SGN:S PC:Y]_#2_G3", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d" [color=lightblue, id=3, label="conv2d_k3x3_PAD_#3", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]", style=filled, type=conv2d];
"4 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU" [id=4, label="RELU_#4", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]", style=filled, type=RELU];
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=5, label="AFQ_[B:8 M:A SGN:S PC:N]_#5_G4", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=6, label="WFQ_[B:8 M:S SGN:S PC:Y]_#6_G4", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d" [color=lightblue, id=7, label="conv2d_k3x3_PAD_#7", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]", style=filled, type=conv2d];
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU" [id=8, label="RELU_#8", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]", style=filled, type=RELU];
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" [color=red, id=9, label="AFQ_[B:4 M:S SGN:U PC:N]_#9_G5", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d" [id=10, label="max_pool2d_#10", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]", style=filled, type=max_pool2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=11, label="WFQ_[B:4 M:S SGN:S PC:Y]_#11_G5", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d" [color=lightblue, id=12, label="conv2d_k3x3_PAD_#12", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]", style=filled, type=conv2d];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU" [id=13, label="RELU_#13", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]", style=filled, type=RELU];
"14 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize" [color=red, id=14, label="AFQ_[B:4 M:S SGN:U PC:N]_#14_G6", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=15, label="WFQ_[B:4 M:S SGN:S PC:Y]_#15_G6", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d" [color=lightblue, id=16, label="conv2d_k3x3_PAD_#16", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]", style=filled, type=conv2d];
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU" [id=17, label="RELU_#17", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]", style=filled, type=RELU];
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize" [color=red, id=18, label="AFQ_[B:4 M:S SGN:U PC:N]_#18_G7", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"19 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d" [id=19, label="max_pool2d_#19", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]", style=filled, type=max_pool2d];
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=20, label="WFQ_[B:4 M:S SGN:S PC:Y]_#20_G7", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d" [color=lightblue, id=21, label="conv2d_k3x3_PAD_#21", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]", style=filled, type=conv2d];
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU" [id=22, label="RELU_#22", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]", style=filled, type=RELU];
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=23, label="AFQ_[B:8 M:A SGN:S PC:N]_#23_G8", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=24, label="WFQ_[B:8 M:S SGN:S PC:Y]_#24_G8", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d" [color=lightblue, id=25, label="conv2d_k3x3_PAD_#25", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]", style=filled, type=conv2d];
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU" [id=26, label="RELU_#26", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]", style=filled, type=RELU];
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=27, label="AFQ_[B:8 M:A SGN:S PC:N]_#27_G9", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=28, label="WFQ_[B:8 M:S SGN:S PC:Y]_#28_G9", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d" [color=lightblue, id=29, label="conv2d_k3x3_PAD_#29", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]", style=filled, type=conv2d];
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU" [id=30, label="RELU_#30", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]", style=filled, type=RELU];
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" [color=red, id=31, label="AFQ_[B:4 M:S SGN:U PC:N]_#31_G10", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"32 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d" [id=32, label="max_pool2d_#32", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]", style=filled, type=max_pool2d];
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=purple, id=33, label="WFQ_[B:2 M:S SGN:S PC:Y]_#33_G10", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d" [color=lightblue, id=34, label="conv2d_k3x3_PAD_#34", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]", style=filled, type=conv2d];
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU" [id=35, label="RELU_#35", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]", style=filled, type=RELU];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize" [color=red, id=36, label="AFQ_[B:4 M:S SGN:U PC:N]_#36_G11", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=37, label="WFQ_[B:4 M:S SGN:S PC:Y]_#37_G11", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d" [color=lightblue, id=38, label="conv2d_k3x3_PAD_#38", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]", style=filled, type=conv2d];
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU" [id=39, label="RELU_#39", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]", style=filled, type=RELU];
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=40, label="AFQ_[B:8 M:A SGN:S PC:N]_#40_G12", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=41, label="WFQ_[B:8 M:S SGN:S PC:Y]_#41_G12", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d" [color=lightblue, id=42, label="conv2d_k3x3_PAD_#42", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]", style=filled, type=conv2d];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU" [id=43, label="RELU_#43", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]", style=filled, type=RELU];
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=44, label="AFQ_[B:8 M:A SGN:S PC:N]_#44_G29", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"45 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d" [id=45, label="max_pool2d_#45", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]", style=filled, type=max_pool2d];
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=46, label="WFQ_[B:8 M:S SGN:S PC:Y]_#46_G29", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d" [color=lightblue, id=47, label="conv2d_k3x3_PAD_#47", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]", style=filled, type=conv2d];
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU" [id=48, label="RELU_#48", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]", style=filled, type=RELU];
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize" [color=red, id=49, label="AFQ_[B:4 M:S SGN:U PC:N]_#49_G13", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=50, label="WFQ_[B:4 M:S SGN:S PC:Y]_#50_G13", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d" [color=lightblue, id=51, label="conv2d_k3x3_PAD_#51", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]", style=filled, type=conv2d];
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU" [id=52, label="RELU_#52", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]", style=filled, type=RELU];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize" [color=red, id=53, label="AFQ_[B:4 M:S SGN:U PC:N]_#53_G14", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=54, label="WFQ_[B:4 M:S SGN:S PC:Y]_#54_G14", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d" [color=lightblue, id=55, label="conv2d_k3x3_PAD_#55", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]", style=filled, type=conv2d];
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU" [id=56, label="RELU_#56", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]", style=filled, type=RELU];
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize" [color=red, id=57, label="AFQ_[B:4 M:S SGN:U PC:N]_#57_G15", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"58 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d" [id=58, label="max_pool2d_#58", scope="SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]", style=filled, type=max_pool2d];
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=59, label="WFQ_[B:4 M:S SGN:S PC:Y]_#59_G15", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d" [color=lightblue, id=60, label="conv2d_k3x3_PAD_#60", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]", style=filled, type=conv2d];
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" [id=61, label="RELU_#61", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]", style=filled, type=RELU];
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize" [color=red, id=62, label="AFQ_[B:4 M:S SGN:U PC:N]_#62_G16", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=63, label="WFQ_[B:4 M:S SGN:S PC:Y]_#63_G16", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d" [color=lightblue, id=64, label="conv2d_k1x1_PAD_#64", scope="SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]", style=filled, type=conv2d];
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU" [id=65, label="RELU_#65", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]", style=filled, type=RELU];
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" [color=red, id=66, label="AFQ_[B:4 M:S SGN:U PC:N]_#66_G23", scope="SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"67 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow" [id=67, label="pow_#67", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=pow];
"68 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum" [id=68, label="sum_#68", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=sum];
"69 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=69, label="AFQ_[B:8 M:A SGN:S PC:N]_#69_G0", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"70 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt" [id=70, label="sqrt_#70", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=sqrt];
"71 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=71, label="AFQ_[B:8 M:A SGN:S PC:N]_#71_G1", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"72 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add__" [id=72, label="__add___#72", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=__add__];
"73 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=73, label="AFQ_[B:8 M:A SGN:S PC:N]_#73_G29", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"74 SSD_VGG/NNCFUserL2Norm[L2Norm]/div" [id=74, label="div_#74", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=div];
"75 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" [color=red, id=75, label="AFQ_[B:4 M:S SGN:U PC:N]_#75_G2", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"76 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul__" [id=76, label="__rmul___#76", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]", style=filled, type=__rmul__];
"77 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" [color=red, id=77, label="AFQ_[B:4 M:S SGN:U PC:N]_#77_G22", scope="SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"78 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=78, label="WFQ_[B:4 M:S SGN:S PC:Y]_#78_G23", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"79 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d" [color=lightblue, id=79, label="conv2d_k1x1_#79", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]", style=filled, type=conv2d];
"80 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU" [id=80, label="RELU_#80", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[1]", style=filled, type=RELU];
"81 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=81, label="AFQ_[B:8 M:A SGN:S PC:N]_#81_G17", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"82 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=82, label="WFQ_[B:8 M:S SGN:S PC:Y]_#82_G17", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d" [color=lightblue, id=83, label="conv2d_k1x1_PAD_#83", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]", style=filled, type=conv2d];
"84 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU" [id=84, label="RELU_#84", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[3]", style=filled, type=RELU];
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" [color=red, id=85, label="AFQ_[B:4 M:S SGN:U PC:N]_#85_G24", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"86 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=86, label="WFQ_[B:4 M:S SGN:S PC:Y]_#86_G24", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d" [color=lightblue, id=87, label="conv2d_k1x1_#87", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]", style=filled, type=conv2d];
"88 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" [id=88, label="RELU_#88", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]", style=filled, type=RELU];
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize" [color=red, id=89, label="AFQ_[B:4 M:S SGN:U PC:N]_#89_G18", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=90, label="WFQ_[B:4 M:S SGN:S PC:Y]_#90_G18", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d" [color=lightblue, id=91, label="conv2d_k1x1_PAD_#91", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]", style=filled, type=conv2d];
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU" [id=92, label="RELU_#92", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[7]", style=filled, type=RELU];
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" [color=red, id=93, label="AFQ_[B:4 M:S SGN:U PC:N]_#93_G25", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=purple, id=94, label="WFQ_[B:2 M:S SGN:S PC:Y]_#94_G25", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d" [color=lightblue, id=95, label="conv2d_k1x1_#95", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]", style=filled, type=conv2d];
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU" [id=96, label="RELU_#96", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[9]", style=filled, type=RELU];
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer/asymmetric_quantize" [color=green, id=97, label="AFQ_[B:8 M:A SGN:S PC:N]_#97_G19", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer", style=filled, type=asymmetric_quantize];
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=green, id=98, label="WFQ_[B:8 M:S SGN:S PC:Y]_#98_G19", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d" [color=lightblue, id=99, label="conv2d_k1x1_PAD_#99", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]", style=filled, type=conv2d];
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" [id=100, label="RELU_#100", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]", style=filled, type=RELU];
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" [color=red, id=101, label="AFQ_[B:4 M:S SGN:U PC:N]_#101_G26", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=102, label="WFQ_[B:4 M:S SGN:S PC:Y]_#102_G26", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d" [color=lightblue, id=103, label="conv2d_k1x1_#103", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]", style=filled, type=conv2d];
"104 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU" [id=104, label="RELU_#104", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[13]", style=filled, type=RELU];
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize" [color=red, id=105, label="AFQ_[B:4 M:S SGN:U PC:N]_#105_G20", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"106 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=106, label="WFQ_[B:4 M:S SGN:S PC:Y]_#106_G20", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d" [color=lightblue, id=107, label="conv2d_k1x1_PAD_#107", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]", style=filled, type=conv2d];
"108 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU" [id=108, label="RELU_#108", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[15]", style=filled, type=RELU];
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" [color=red, id=109, label="AFQ_[B:4 M:S SGN:U PC:N]_#109_G27", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"110 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=110, label="WFQ_[B:4 M:S SGN:S PC:Y]_#110_G27", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"111 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d" [color=lightblue, id=111, label="conv2d_k1x1_#111", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]", style=filled, type=conv2d];
"112 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" [id=112, label="RELU_#112", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]", style=filled, type=RELU];
"113 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize" [color=red, id=113, label="AFQ_[B:4 M:S SGN:U PC:N]_#113_G21", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"114 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=purple, id=114, label="WFQ_[B:2 M:S SGN:S PC:Y]_#114_G21", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d" [color=lightblue, id=115, label="conv2d_k4x4_PAD_#115", scope="SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]", style=filled, type=conv2d];
"116 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU" [id=116, label="RELU_#116", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[19]", style=filled, type=RELU];
"117 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize" [color=red, id=117, label="AFQ_[B:4 M:S SGN:U PC:N]_#117_G28", scope="SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer", style=filled, type=symmetric_quantize];
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=118, label="WFQ_[B:4 M:S SGN:S PC:Y]_#118_G22", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=119, label="conv2d_k3x3_PAD_#119", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]", style=filled, type=conv2d];
"120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=120, label="WFQ_[B:4 M:S SGN:S PC:Y]_#120_G22", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=121, label="conv2d_k3x3_PAD_#121", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]", style=filled, type=conv2d];
"122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=122, label="WFQ_[B:4 M:S SGN:S PC:Y]_#122_G23", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=123, label="conv2d_k3x3_PAD_#123", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]", style=filled, type=conv2d];
"124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=124, label="WFQ_[B:4 M:S SGN:S PC:Y]_#124_G23", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=125, label="conv2d_k3x3_PAD_#125", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]", style=filled, type=conv2d];
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=126, label="WFQ_[B:4 M:S SGN:S PC:Y]_#126_G24", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=127, label="conv2d_k3x3_PAD_#127", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]", style=filled, type=conv2d];
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=128, label="WFQ_[B:4 M:S SGN:S PC:Y]_#128_G24", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=129, label="conv2d_k3x3_PAD_#129", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]", style=filled, type=conv2d];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=purple, id=130, label="WFQ_[B:2 M:S SGN:S PC:Y]_#130_G25", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=131, label="conv2d_k3x3_PAD_#131", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]", style=filled, type=conv2d];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=132, label="WFQ_[B:4 M:S SGN:S PC:Y]_#132_G25", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=133, label="conv2d_k3x3_PAD_#133", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]", style=filled, type=conv2d];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=134, label="WFQ_[B:4 M:S SGN:S PC:Y]_#134_G26", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=135, label="conv2d_k3x3_PAD_#135", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]", style=filled, type=conv2d];
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=136, label="WFQ_[B:4 M:S SGN:S PC:Y]_#136_G26", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=137, label="conv2d_k3x3_PAD_#137", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]", style=filled, type=conv2d];
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=138, label="WFQ_[B:4 M:S SGN:S PC:Y]_#138_G27", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=139, label="conv2d_k3x3_PAD_#139", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]", style=filled, type=conv2d];
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=140, label="WFQ_[B:4 M:S SGN:S PC:Y]_#140_G27", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=141, label="conv2d_k3x3_PAD_#141", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]", style=filled, type=conv2d];
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=purple, id=142, label="WFQ_[B:2 M:S SGN:S PC:Y]_#142_G28", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d" [color=lightblue, id=143, label="conv2d_k3x3_PAD_#143", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]", style=filled, type=conv2d];
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" [color=red, id=144, label="WFQ_[B:4 M:S SGN:S PC:Y]_#144_G28", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]", style=filled, type=symmetric_quantize];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d" [color=lightblue, id=145, label="conv2d_k3x3_PAD_#145", scope="SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]", style=filled, type=conv2d];
"146 SSD_VGG/SSDDetectionOutput[detection_head]/cat" [id=146, label="cat_#146", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=cat];
"147 SSD_VGG/SSDDetectionOutput[detection_head]/cat" [id=147, label="cat_#147", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=cat];
"148 SSD_VGG/SSDDetectionOutput[detection_head]/softmax" [id=148, label="softmax_#148", scope="SSD_VGG/SSDDetectionOutput[detection_head]", style=filled, type=softmax];
"149 /nncf_model_output" [id=149, label="nncf_model_output_#149", scope="", style=filled, type=nncf_model_output];
"150 /nncf_model_output" [id=150, label="nncf_model_output_#150", scope="", style=filled, type=nncf_model_output];
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_apad" [color=yellow, label=adjust_padding_value, style=filled, type=""];
"0 /nncf_model_input" -> "1 AsymmetricQuantizer/asymmetric_quantize";
"1 AsymmetricQuantizer/asymmetric_quantize" -> "3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d";
"2 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d";
"3 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d" -> "4 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU";
"4 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/RELU" -> "5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize";
"5 SSD_VGG/MultiOutputSequential[basenet]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize" -> "7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d";
"6 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d";
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[2]/conv2d" -> "8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU";
"8 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/RELU" -> "9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize";
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d";
"10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[4]/max_pool2d" -> "12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d";
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d";
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d" -> "13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU";
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/RELU" -> "14 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize";
"14 SSD_VGG/MultiOutputSequential[basenet]/ReLU[6]/SymmetricQuantizer/symmetric_quantize" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d";
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d" -> "17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU";
"17 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/RELU" -> "18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize";
"18 SSD_VGG/MultiOutputSequential[basenet]/ReLU[8]/SymmetricQuantizer/symmetric_quantize" -> "19 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d";
"19 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[9]/max_pool2d" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d";
"20 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d" -> "22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU";
"22 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/RELU" -> "23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize";
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[11]/AsymmetricQuantizer/asymmetric_quantize" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d";
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d";
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[12]/conv2d" -> "26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU";
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/RELU" -> "27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize";
"27 SSD_VGG/MultiOutputSequential[basenet]/ReLU[13]/AsymmetricQuantizer/asymmetric_quantize" -> "29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d";
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d";
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d" -> "30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU";
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/RELU" -> "31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize";
"31 SSD_VGG/MultiOutputSequential[basenet]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "32 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d";
"32 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[16]/max_pool2d" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d";
"33 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d" -> "35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU";
"35 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/RELU" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize";
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[18]/SymmetricQuantizer/symmetric_quantize" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d";
"37 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d" -> "39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU";
"39 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/RELU" -> "40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer/asymmetric_quantize";
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[20]/AsymmetricQuantizer/asymmetric_quantize" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d";
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d";
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[21]/conv2d" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU";
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/RELU" -> "44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" -> "45 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" -> "67 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow";
"44 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/AsymmetricQuantizer/asymmetric_quantize" -> "74 SSD_VGG/NNCFUserL2Norm[L2Norm]/div";
"45 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d";
"46 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d";
"47 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d" -> "48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU";
"48 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/RELU" -> "49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize";
"49 SSD_VGG/MultiOutputSequential[basenet]/ReLU[25]/SymmetricQuantizer/symmetric_quantize" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d";
"50 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d" -> "52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU";
"52 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/RELU" -> "53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize";
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[27]/SymmetricQuantizer/symmetric_quantize" -> "55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d";
"54 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d";
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d" -> "56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU";
"56 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/RELU" -> "57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize";
"57 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/SymmetricQuantizer/symmetric_quantize" -> "58 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d";
"58 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[30]/max_pool2d" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d";
"59 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d" -> "61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU";
"61 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/RELU" -> "62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize";
"62 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/SymmetricQuantizer/symmetric_quantize" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d";
"63 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d" -> "65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU";
"65 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/RELU" -> "66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" -> "79 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" -> "123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"66 SSD_VGG/MultiOutputSequential[basenet]/ReLU[34]/SymmetricQuantizer/symmetric_quantize" -> "125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"67 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow" -> "68 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum";
"68 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum" -> "69 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize";
"69 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" -> "70 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt";
"70 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt" -> "71 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize";
"71 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" -> "72 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add__";
"72 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add__" -> "73 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize";
"73 SSD_VGG/NNCFUserL2Norm[L2Norm]/AsymmetricQuantizer/asymmetric_quantize" -> "74 SSD_VGG/NNCFUserL2Norm[L2Norm]/div";
"74 SSD_VGG/NNCFUserL2Norm[L2Norm]/div" -> "75 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize";
"75 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" -> "76 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul__";
"76 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul__" -> "77 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize";
"77 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" -> "119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"77 SSD_VGG/NNCFUserL2Norm[L2Norm]/SymmetricQuantizer/symmetric_quantize" -> "121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"78 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "79 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d";
"79 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d" -> "80 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU";
"80 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/RELU" -> "81 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize";
"81 SSD_VGG/MultiOutputSequential[extras]/ReLU[1]/AsymmetricQuantizer/asymmetric_quantize" -> "83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d";
"82 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d";
"83 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[2]/conv2d" -> "84 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU";
"84 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/RELU" -> "85 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize";
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d";
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"85 SSD_VGG/MultiOutputSequential[extras]/ReLU[3]/SymmetricQuantizer/symmetric_quantize" -> "129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"86 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d";
"87 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[4]/conv2d" -> "88 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU";
"88 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/RELU" -> "89 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize";
"89 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/SymmetricQuantizer/symmetric_quantize" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d";
"90 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d";
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d" -> "92 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU";
"92 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/RELU" -> "93 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" -> "131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"93 SSD_VGG/MultiOutputSequential[extras]/ReLU[7]/SymmetricQuantizer/symmetric_quantize" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"94 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d";
"95 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[8]/conv2d" -> "96 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU";
"96 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/RELU" -> "97 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer/asymmetric_quantize";
"97 SSD_VGG/MultiOutputSequential[extras]/ReLU[9]/AsymmetricQuantizer/asymmetric_quantize" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d";
"98 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d";
"99 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[10]/conv2d" -> "100 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU";
"100 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/RELU" -> "101 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" -> "103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"101 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/SymmetricQuantizer/symmetric_quantize" -> "137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"102 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d";
"103 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d" -> "104 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU";
"104 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/RELU" -> "105 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize";
"105 SSD_VGG/MultiOutputSequential[extras]/ReLU[13]/SymmetricQuantizer/symmetric_quantize" -> "107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d";
"106 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d";
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d" -> "108 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU";
"108 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/RELU" -> "109 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize";
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "111 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d";
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"109 SSD_VGG/MultiOutputSequential[extras]/ReLU[15]/SymmetricQuantizer/symmetric_quantize" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"110 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/ModuleDict[pre_ops]/UpdateWeight[0]/SymmetricQuantizer[op]/symmetric_quantize" -> "111 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d";
"111 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[16]/conv2d" -> "112 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU";
"112 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/RELU" -> "113 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize";
"113 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/SymmetricQuantizer/symmetric_quantize" -> "115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d";
"114 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d";
"115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d" -> "116 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU";
"116 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/RELU" -> "117 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize";
"117 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d";
"117 SSD_VGG/MultiOutputSequential[extras]/ReLU[19]/SymmetricQuantizer/symmetric_quantize" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d";
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"120 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"122 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"124 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"126 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"128 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"130 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"132 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"134 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"136 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"138 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"140 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"142 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d" -> "146 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"144 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/ModuleDict[pre_ops]/UpdateWeight[1]/SymmetricQuantizer[op]/symmetric_quantize" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d" -> "147 SSD_VGG/SSDDetectionOutput[detection_head]/cat";
"146 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "149 /nncf_model_output";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "148 SSD_VGG/SSDDetectionOutput[detection_head]/softmax";
"147 SSD_VGG/SSDDetectionOutput[detection_head]/cat" -> "150 /nncf_model_output";
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d_apad" -> "12 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[5]/conv2d";
"16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_apad" -> "16 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d";
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_apad" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d";
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_apad" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d";
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d_apad" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[19]/conv2d";
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d_apad" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[26]/conv2d";
"55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d_apad" -> "55 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[28]/conv2d";
"60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d_apad" -> "60 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[31]/conv2d";
"64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d_apad" -> "64 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[33]/conv2d";
"91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_apad" -> "91 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d";
"107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d_apad" -> "107 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[14]/conv2d";
"115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_apad" -> "115 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d";
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_apad" -> "119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d";
"121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_apad" -> "121 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d";
"123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_apad" -> "123 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d";
"125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_apad" -> "125 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d";
"127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_apad" -> "127 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d";
"129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_apad" -> "129 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d";
"131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_apad" -> "131 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d";
"133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_apad" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d";
"135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_apad" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d";
"137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_apad" -> "137 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d";
"139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_apad" -> "139 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d";
"141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_apad" -> "141 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d";
"143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d_apad" -> "143 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[loc]/conv2d";
"145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d_apad" -> "145 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[6]/NNCFConv2d[conf]/conv2d";
}
