<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/AMDGPUInstrInfo.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AMDGPUInstrInfo.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AMDGPUInstrInfo_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- AMDGPUInstrInfo.h - AMDGPU Instruction Information ------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span><span class="comment"></span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/// \file</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// Contains the definition of a TargetInstrInfo class that is common</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// to all AMD GPUs.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160; </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRINFO_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AMDGPU_AMDGPUINSTRINFO_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160; </div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUBaseInfo_8h.html">Utils/AMDGPUBaseInfo.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160; </div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160; </div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">class </span>GCNSubtarget;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">class </span>MachineMemOperand;</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160; </div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="classllvm_1_1AMDGPUInstrInfo.html">   25</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a> {</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a1d78e42099d8073dd59212fec34f7ce7">AMDGPUInstrInfo</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;st);</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;  <span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">isUniformMMO</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineMemOperand.html">MachineMemOperand</a> *MMO);</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;};</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160; </div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceAMDGPU.html">AMDGPU</a> {</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160; </div>
<div class="line"><a name="l00034"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">   34</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a> {</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a54cb38c8de8a4d028357eb1dd844fab0">   35</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a54cb38c8de8a4d028357eb1dd844fab0">Intr</a>;</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a10176381ae19f290f96e88b90da7e0de">   36</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a10176381ae19f290f96e88b90da7e0de">RsrcArg</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#ad7b8f270ab4300ebf1befec5932ce66f">   37</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#ad7b8f270ab4300ebf1befec5932ce66f">IsImage</a>;</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;};</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">RsrcIntrinsic</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">lookupRsrcIntrinsic</a>(<span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>);</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160; </div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">   41</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a> {</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html#aaf2ce795de5ce0cc077b6a4c4d9d1d4c">   42</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html#aaf2ce795de5ce0cc077b6a4c4d9d1d4c">Intr</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html#a867b78c5b63fa8631ab1321f6539a036">   43</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html#a867b78c5b63fa8631ab1321f6539a036">D16HelperIntr</a>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;};</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">D16ImageDimIntrinsic</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#aa0361671011b7602684b7ac66d0c7562">lookupD16ImageDimIntrinsic</a>(<span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>);</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160; </div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">   47</a></span>&#160;<span class="keyword">struct </span><a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> {</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a8c7d9cafc59c2fb892cb5d04cdc6b1f8">   48</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a8c7d9cafc59c2fb892cb5d04cdc6b1f8">Intr</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a1f61248ac876bb611a05aee7346d54e6">   49</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a1f61248ac876bb611a05aee7346d54e6">BaseOpcode</a>;</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a6982f1c42f1b75b2a6ed0cd5d0738e8e">   50</a></span>&#160;  MIMGDim <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a6982f1c42f1b75b2a6ed0cd5d0738e8e">Dim</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160; </div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a927618ea308e0440914d2611a195af76">   52</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a927618ea308e0440914d2611a195af76">NumOffsetArgs</a>;</div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a91c53b6a1976c724071eafc0400873ff">   53</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a91c53b6a1976c724071eafc0400873ff">NumBiasArgs</a>;</div>
<div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#aaee59bbdca999bf7e77b28d849843284">   54</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#aaee59bbdca999bf7e77b28d849843284">NumZCompareArgs</a>;</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad2823ce8b3af31f5775b2868e2773d77">   55</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad2823ce8b3af31f5775b2868e2773d77">NumGradients</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a11462984166eec5cf1a3c2dd35ace135">   56</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a11462984166eec5cf1a3c2dd35ace135">NumDmask</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a6c343232b1d19bbc9714d25f8329f4d4">   57</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a6c343232b1d19bbc9714d25f8329f4d4">NumData</a>;</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a057d849feff860943f90a0e8e0012e93">   58</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a057d849feff860943f90a0e8e0012e93">NumVAddrs</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#abb7934667bf442437101d637d0a8dcff">   59</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#abb7934667bf442437101d637d0a8dcff">NumArgs</a>;</div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#afe5fbadc77f54c7d03537484b374e52d">   61</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#afe5fbadc77f54c7d03537484b374e52d">DMaskIndex</a>;</div>
<div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#af38eeafc61d19839d3beafae2395776b">   62</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#af38eeafc61d19839d3beafae2395776b">VAddrStart</a>;</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a959bd1f4cbe911c5163e293c474e4303">   63</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a959bd1f4cbe911c5163e293c474e4303">OffsetIndex</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a9c2123200d7aaa8788be3dc92100af4e">   64</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a9c2123200d7aaa8788be3dc92100af4e">BiasIndex</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a4460ec65498ceba53e4cd08e9c186c7b">   65</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a4460ec65498ceba53e4cd08e9c186c7b">ZCompareIndex</a>;</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ac293c5b2a8dc63dc52c90978fd3f141b">   66</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ac293c5b2a8dc63dc52c90978fd3f141b">GradientStart</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ae03876722d50e94e3f7fea62d1a357f5">   67</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ae03876722d50e94e3f7fea62d1a357f5">CoordStart</a>;</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad37051abecb3682d0a80ac5505284bab">   68</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad37051abecb3682d0a80ac5505284bab">LodIndex</a>;</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ae27e01677d6f4b64698c446fb0860528">   69</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ae27e01677d6f4b64698c446fb0860528">MipIndex</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a30d38b0c21817d31cdda049b08e632e6">   70</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a30d38b0c21817d31cdda049b08e632e6">VAddrEnd</a>;</div>
<div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ac575538b1cf0c41ef8dfad306db9fa1c">   71</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ac575538b1cf0c41ef8dfad306db9fa1c">RsrcIndex</a>;</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad5ac2b59fab0be32abd73681e0f36cca">   72</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad5ac2b59fab0be32abd73681e0f36cca">SampIndex</a>;</div>
<div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#acde88d5d3c7dcdf9d2c3527d4160be40">   73</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#acde88d5d3c7dcdf9d2c3527d4160be40">UnormIndex</a>;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#aec219659adbdce18621d54f4f2b6e6fc">   74</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#aec219659adbdce18621d54f4f2b6e6fc">TexFailCtrlIndex</a>;</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a62f643778eb99bf836e79b53816334ed">   75</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a62f643778eb99bf836e79b53816334ed">CachePolicyIndex</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#af922544ee6ca8d81be9edc238a27bbfd">   77</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#af922544ee6ca8d81be9edc238a27bbfd">BiasTyArg</a>;</div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ab041b03f4d6c5bd4a1be8432f3af7d2b">   78</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ab041b03f4d6c5bd4a1be8432f3af7d2b">GradientTyArg</a>;</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a09b07af823c3c32e1644ffb9258738e7">   79</a></span>&#160;  uint8_t <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a09b07af823c3c32e1644ffb9258738e7">CoordTyArg</a>;</div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;};</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *<a class="code" href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">getImageDimIntrinsicInfo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a>);</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160; </div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">ImageDimIntrinsicInfo</a> *</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<a class="code" href="namespacellvm_1_1AMDGPU.html#ab3691c7772c5047c41a4a47d5fd61cb6">getImageDimIntrinsicByBaseOpcode</a>(<span class="keywordtype">unsigned</span> BaseOpcode, <span class="keywordtype">unsigned</span> Dim);</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160; </div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;} <span class="comment">// end AMDGPU namespace</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;} <span class="comment">// End llvm namespace</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160; </div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a057d849feff860943f90a0e8e0012e93"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a057d849feff860943f90a0e8e0012e93">llvm::AMDGPU::ImageDimIntrinsicInfo::NumVAddrs</a></div><div class="ttdeci">uint8_t NumVAddrs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00058">AMDGPUInstrInfo.h:58</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a09b07af823c3c32e1644ffb9258738e7"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a09b07af823c3c32e1644ffb9258738e7">llvm::AMDGPU::ImageDimIntrinsicInfo::CoordTyArg</a></div><div class="ttdeci">uint8_t CoordTyArg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00079">AMDGPUInstrInfo.h:79</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_abb7934667bf442437101d637d0a8dcff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#abb7934667bf442437101d637d0a8dcff">llvm::AMDGPU::ImageDimIntrinsicInfo::NumArgs</a></div><div class="ttdeci">uint8_t NumArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00059">AMDGPUInstrInfo.h:59</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html">llvm::AMDGPU::ImageDimIntrinsicInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00047">AMDGPUInstrInfo.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstrInfo_html_a1d78e42099d8073dd59212fec34f7ce7"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a1d78e42099d8073dd59212fec34f7ce7">llvm::AMDGPUInstrInfo::AMDGPUInstrInfo</a></div><div class="ttdeci">AMDGPUInstrInfo(const GCNSubtarget &amp;st)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00027">AMDGPUInstrInfo.cpp:27</a></div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstrInfo_html_aa510d94632f7a11fd571d2c2271fb2b5"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aa510d94632f7a11fd571d2c2271fb2b5">llvm::AMDGPUInstrInfo::isUniformMMO</a></div><div class="ttdeci">static bool isUniformMMO(const MachineMemOperand *MMO)</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00031">AMDGPUInstrInfo.cpp:31</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ac575538b1cf0c41ef8dfad306db9fa1c"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ac575538b1cf0c41ef8dfad306db9fa1c">llvm::AMDGPU::ImageDimIntrinsicInfo::RsrcIndex</a></div><div class="ttdeci">uint8_t RsrcIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00071">AMDGPUInstrInfo.h:71</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a959bd1f4cbe911c5163e293c474e4303"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a959bd1f4cbe911c5163e293c474e4303">llvm::AMDGPU::ImageDimIntrinsicInfo::OffsetIndex</a></div><div class="ttdeci">uint8_t OffsetIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00063">AMDGPUInstrInfo.h:63</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a91c53b6a1976c724071eafc0400873ff"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a91c53b6a1976c724071eafc0400873ff">llvm::AMDGPU::ImageDimIntrinsicInfo::NumBiasArgs</a></div><div class="ttdeci">uint8_t NumBiasArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00053">AMDGPUInstrInfo.h:53</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html">llvm::MachineMemOperand</a></div><div class="ttdoc">A description of a memory reference used in the backend.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00127">MachineMemOperand.h:127</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ab041b03f4d6c5bd4a1be8432f3af7d2b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ab041b03f4d6c5bd4a1be8432f3af7d2b">llvm::AMDGPU::ImageDimIntrinsicInfo::GradientTyArg</a></div><div class="ttdeci">uint8_t GradientTyArg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00078">AMDGPUInstrInfo.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1GCNSubtarget_html"><div class="ttname"><a href="classllvm_1_1GCNSubtarget.html">llvm::GCNSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="GCNSubtarget_8h_source.html#l00032">GCNSubtarget.h:32</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic_html_a867b78c5b63fa8631ab1321f6539a036"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html#a867b78c5b63fa8631ab1321f6539a036">llvm::AMDGPU::D16ImageDimIntrinsic::D16HelperIntr</a></div><div class="ttdeci">unsigned D16HelperIntr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00043">AMDGPUInstrInfo.h:43</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a1f61248ac876bb611a05aee7346d54e6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a1f61248ac876bb611a05aee7346d54e6">llvm::AMDGPU::ImageDimIntrinsicInfo::BaseOpcode</a></div><div class="ttdeci">unsigned BaseOpcode</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00049">AMDGPUInstrInfo.h:49</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a62f643778eb99bf836e79b53816334ed"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a62f643778eb99bf836e79b53816334ed">llvm::AMDGPU::ImageDimIntrinsicInfo::CachePolicyIndex</a></div><div class="ttdeci">uint8_t CachePolicyIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00075">AMDGPUInstrInfo.h:75</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a6982f1c42f1b75b2a6ed0cd5d0738e8e"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a6982f1c42f1b75b2a6ed0cd5d0738e8e">llvm::AMDGPU::ImageDimIntrinsicInfo::Dim</a></div><div class="ttdeci">MIMGDim Dim</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00050">AMDGPUInstrInfo.h:50</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a9c2123200d7aaa8788be3dc92100af4e"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a9c2123200d7aaa8788be3dc92100af4e">llvm::AMDGPU::ImageDimIntrinsicInfo::BiasIndex</a></div><div class="ttdeci">uint8_t BiasIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00064">AMDGPUInstrInfo.h:64</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8cpp_html_ad18f9973176b870e59d30b81d8a1091e"><div class="ttname"><a href="AMDGPUBaseInfo_8cpp.html#ad18f9973176b870e59d30b81d8a1091e">Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUBaseInfo_8cpp_source.html#l02664">AMDGPUBaseInfo.cpp:2664</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_af922544ee6ca8d81be9edc238a27bbfd"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#af922544ee6ca8d81be9edc238a27bbfd">llvm::AMDGPU::ImageDimIntrinsicInfo::BiasTyArg</a></div><div class="ttdeci">uint8_t BiasTyArg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00077">AMDGPUInstrInfo.h:77</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ae03876722d50e94e3f7fea62d1a357f5"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ae03876722d50e94e3f7fea62d1a357f5">llvm::AMDGPU::ImageDimIntrinsicInfo::CoordStart</a></div><div class="ttdeci">uint8_t CoordStart</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00067">AMDGPUInstrInfo.h:67</a></div></div>
<div class="ttc" id="anamespaceAMDGPU_html"><div class="ttname"><a href="namespaceAMDGPU.html">AMDGPU</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUReplaceLDSUseWithPointer_8cpp_source.html#l00114">AMDGPUReplaceLDSUseWithPointer.cpp:114</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_aaee59bbdca999bf7e77b28d849843284"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#aaee59bbdca999bf7e77b28d849843284">llvm::AMDGPU::ImageDimIntrinsicInfo::NumZCompareArgs</a></div><div class="ttdeci">uint8_t NumZCompareArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00054">AMDGPUInstrInfo.h:54</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic_html_aaf2ce795de5ce0cc077b6a4c4d9d1d4c"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html#aaf2ce795de5ce0cc077b6a4c4d9d1d4c">llvm::AMDGPU::D16ImageDimIntrinsic::Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00042">AMDGPUInstrInfo.h:42</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a8c7d9cafc59c2fb892cb5d04cdc6b1f8"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a8c7d9cafc59c2fb892cb5d04cdc6b1f8">llvm::AMDGPU::ImageDimIntrinsicInfo::Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html_a54cb38c8de8a4d028357eb1dd844fab0"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a54cb38c8de8a4d028357eb1dd844fab0">llvm::AMDGPU::RsrcIntrinsic::Intr</a></div><div class="ttdeci">unsigned Intr</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00035">AMDGPUInstrInfo.h:35</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ad5ac2b59fab0be32abd73681e0f36cca"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad5ac2b59fab0be32abd73681e0f36cca">llvm::AMDGPU::ImageDimIntrinsicInfo::SampIndex</a></div><div class="ttdeci">uint8_t SampIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00072">AMDGPUInstrInfo.h:72</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a11462984166eec5cf1a3c2dd35ace135"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a11462984166eec5cf1a3c2dd35ace135">llvm::AMDGPU::ImageDimIntrinsicInfo::NumDmask</a></div><div class="ttdeci">uint8_t NumDmask</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00056">AMDGPUInstrInfo.h:56</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_aec219659adbdce18621d54f4f2b6e6fc"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#aec219659adbdce18621d54f4f2b6e6fc">llvm::AMDGPU::ImageDimIntrinsicInfo::TexFailCtrlIndex</a></div><div class="ttdeci">uint8_t TexFailCtrlIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00074">AMDGPUInstrInfo.h:74</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ad37051abecb3682d0a80ac5505284bab"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad37051abecb3682d0a80ac5505284bab">llvm::AMDGPU::ImageDimIntrinsicInfo::LodIndex</a></div><div class="ttdeci">uint8_t LodIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00068">AMDGPUInstrInfo.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_ab3691c7772c5047c41a4a47d5fd61cb6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#ab3691c7772c5047c41a4a47d5fd61cb6">llvm::AMDGPU::getImageDimIntrinsicByBaseOpcode</a></div><div class="ttdeci">const ImageDimIntrinsicInfo * getImageDimIntrinsicByBaseOpcode(unsigned BaseOpcode, unsigned Dim)</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ae27e01677d6f4b64698c446fb0860528"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ae27e01677d6f4b64698c446fb0860528">llvm::AMDGPU::ImageDimIntrinsicInfo::MipIndex</a></div><div class="ttdeci">uint8_t MipIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00069">AMDGPUInstrInfo.h:69</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a30d38b0c21817d31cdda049b08e632e6"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a30d38b0c21817d31cdda049b08e632e6">llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrEnd</a></div><div class="ttdeci">uint8_t VAddrEnd</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00070">AMDGPUInstrInfo.h:70</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_af38eeafc61d19839d3beafae2395776b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#af38eeafc61d19839d3beafae2395776b">llvm::AMDGPU::ImageDimIntrinsicInfo::VAddrStart</a></div><div class="ttdeci">uint8_t VAddrStart</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00062">AMDGPUInstrInfo.h:62</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html_ad7b8f270ab4300ebf1befec5932ce66f"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#ad7b8f270ab4300ebf1befec5932ce66f">llvm::AMDGPU::RsrcIntrinsic::IsImage</a></div><div class="ttdeci">bool IsImage</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00037">AMDGPUInstrInfo.h:37</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_af98b3cfe3f57ebba50badc6b64d2ac83"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#af98b3cfe3f57ebba50badc6b64d2ac83">llvm::AMDGPU::lookupRsrcIntrinsic</a></div><div class="ttdeci">const RsrcIntrinsic * lookupRsrcIntrinsic(unsigned Intr)</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html_a10176381ae19f290f96e88b90da7e0de"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html#a10176381ae19f290f96e88b90da7e0de">llvm::AMDGPU::RsrcIntrinsic::RsrcArg</a></div><div class="ttdeci">uint8_t RsrcArg</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00036">AMDGPUInstrInfo.h:36</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_acde88d5d3c7dcdf9d2c3527d4160be40"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#acde88d5d3c7dcdf9d2c3527d4160be40">llvm::AMDGPU::ImageDimIntrinsicInfo::UnormIndex</a></div><div class="ttdeci">uint8_t UnormIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00073">AMDGPUInstrInfo.h:73</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a4460ec65498ceba53e4cd08e9c186c7b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a4460ec65498ceba53e4cd08e9c186c7b">llvm::AMDGPU::ImageDimIntrinsicInfo::ZCompareIndex</a></div><div class="ttdeci">uint8_t ZCompareIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00065">AMDGPUInstrInfo.h:65</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1D16ImageDimIntrinsic.html">llvm::AMDGPU::D16ImageDimIntrinsic</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00041">AMDGPUInstrInfo.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_a3f263a048bfe2f3f16b9bd70a01031f6"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a3f263a048bfe2f3f16b9bd70a01031f6">llvm::AMDGPU::getImageDimIntrinsicInfo</a></div><div class="ttdeci">const ImageDimIntrinsicInfo * getImageDimIntrinsicInfo(unsigned Intr)</div></div>
<div class="ttc" id="aclassllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00025">AMDGPUInstrInfo.h:25</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a927618ea308e0440914d2611a195af76"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a927618ea308e0440914d2611a195af76">llvm::AMDGPU::ImageDimIntrinsicInfo::NumOffsetArgs</a></div><div class="ttdeci">uint8_t NumOffsetArgs</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00052">AMDGPUInstrInfo.h:52</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ac293c5b2a8dc63dc52c90978fd3f141b"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ac293c5b2a8dc63dc52c90978fd3f141b">llvm::AMDGPU::ImageDimIntrinsicInfo::GradientStart</a></div><div class="ttdeci">uint8_t GradientStart</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00066">AMDGPUInstrInfo.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_html_aa0361671011b7602684b7ac66d0c7562"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#aa0361671011b7602684b7ac66d0c7562">llvm::AMDGPU::lookupD16ImageDimIntrinsic</a></div><div class="ttdeci">const D16ImageDimIntrinsic * lookupD16ImageDimIntrinsic(unsigned Intr)</div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_a6c343232b1d19bbc9714d25f8329f4d4"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#a6c343232b1d19bbc9714d25f8329f4d4">llvm::AMDGPU::ImageDimIntrinsicInfo::NumData</a></div><div class="ttdeci">uint8_t NumData</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00057">AMDGPUInstrInfo.h:57</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_afe5fbadc77f54c7d03537484b374e52d"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#afe5fbadc77f54c7d03537484b374e52d">llvm::AMDGPU::ImageDimIntrinsicInfo::DMaskIndex</a></div><div class="ttdeci">uint8_t DMaskIndex</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00061">AMDGPUInstrInfo.h:61</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1RsrcIntrinsic_html"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1RsrcIntrinsic.html">llvm::AMDGPU::RsrcIntrinsic</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00034">AMDGPUInstrInfo.h:34</a></div></div>
<div class="ttc" id="astructllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo_html_ad2823ce8b3af31f5775b2868e2773d77"><div class="ttname"><a href="structllvm_1_1AMDGPU_1_1ImageDimIntrinsicInfo.html#ad2823ce8b3af31f5775b2868e2773d77">llvm::AMDGPU::ImageDimIntrinsicInfo::NumGradients</a></div><div class="ttdeci">uint8_t NumGradients</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00055">AMDGPUInstrInfo.h:55</a></div></div>
<div class="ttc" id="aAMDGPUBaseInfo_8h_html"><div class="ttname"><a href="AMDGPUBaseInfo_8h.html">AMDGPUBaseInfo.h</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:09:05 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
