# MIPS-Processor-Design
Design of MIPS Single Cycle
1). First Created all the five stages using SystemVerilog and Perl. Also created all control logic Instruction Decoder and ALU Decoder. Then instantiated and connected all the module in mips file. top_mips is testbench for mips design.
