<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='14097' type='14082'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='21447'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='35901'/>
<use f='llvm/llvm/lib/Target/X86/MCTargetDesc/X86InstComments.cpp' l='1039' macro='1' c='_ZN4llvm22EmitAnyX86InstCommentsEPKNS_6MCInstERNS_11raw_ostreamERKNS_11MCInstrInfoE'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='1217'/>
<use f='llvm/build/lib/Target/X86/X86GenFastISel.inc' l='14232' u='r' c='_ZN12_GLOBAL__N_111X86FastISel35fastEmit_X86ISD_UNPCKL_MVT_v4i64_rrEN4llvm3MVTEjbjb'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='235908' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='235908' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='2828'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5036' c='_ZL17hasUndefRegUpdatejjb'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='6987'/>
