

================================================================
== Vitis HLS Report for 'TOP_Pipeline_VITIS_LOOP_492_5_VITIS_LOOP_493_6'
================================================================
* Date:           Wed May 25 23:55:16 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  30.00 ns|  5.476 ns|     8.10 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34|  1.020 us|  1.020 us|   34|   34|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_492_5_VITIS_LOOP_493_6  |       32|       32|         2|          1|          1|    32|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%HH_V_1 = alloca i32 1"   --->   Operation 8 'alloca' 'HH_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%HH_V_2 = alloca i32 1"   --->   Operation 9 'alloca' 'HH_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%HH_V_3 = alloca i32 1"   --->   Operation 10 'alloca' 'HH_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%HH_V_4 = alloca i32 1"   --->   Operation 11 'alloca' 'HH_V_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%HH_V_5 = alloca i32 1"   --->   Operation 12 'alloca' 'HH_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%HH_V_6 = alloca i32 1"   --->   Operation 13 'alloca' 'HH_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%HH_V_7 = alloca i32 1"   --->   Operation 14 'alloca' 'HH_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%HH_V_8 = alloca i32 1"   --->   Operation 15 'alloca' 'HH_V_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%HH_V_9 = alloca i32 1"   --->   Operation 16 'alloca' 'HH_V_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%HH_V_10 = alloca i32 1"   --->   Operation 17 'alloca' 'HH_V_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%HH_V_11 = alloca i32 1"   --->   Operation 18 'alloca' 'HH_V_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%HH_V_12 = alloca i32 1"   --->   Operation 19 'alloca' 'HH_V_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%HH_V_13 = alloca i32 1"   --->   Operation 20 'alloca' 'HH_V_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%HH_V_14 = alloca i32 1"   --->   Operation 21 'alloca' 'HH_V_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%HH_V_15 = alloca i32 1"   --->   Operation 22 'alloca' 'HH_V_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%HH_V_16 = alloca i32 1"   --->   Operation 23 'alloca' 'HH_V_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%HH_V_17 = alloca i32 1"   --->   Operation 24 'alloca' 'HH_V_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%HH_V_18 = alloca i32 1"   --->   Operation 25 'alloca' 'HH_V_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%HH_V_19 = alloca i32 1"   --->   Operation 26 'alloca' 'HH_V_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%HH_V_20 = alloca i32 1"   --->   Operation 27 'alloca' 'HH_V_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%HH_V_21 = alloca i32 1"   --->   Operation 28 'alloca' 'HH_V_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%HH_V_22 = alloca i32 1"   --->   Operation 29 'alloca' 'HH_V_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%HH_V_23 = alloca i32 1"   --->   Operation 30 'alloca' 'HH_V_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%HH_V_24 = alloca i32 1"   --->   Operation 31 'alloca' 'HH_V_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%HH_V_25 = alloca i32 1"   --->   Operation 32 'alloca' 'HH_V_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%HH_V_26 = alloca i32 1"   --->   Operation 33 'alloca' 'HH_V_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%HH_V_27 = alloca i32 1"   --->   Operation 34 'alloca' 'HH_V_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%HH_V_28 = alloca i32 1"   --->   Operation 35 'alloca' 'HH_V_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%HH_V_29 = alloca i32 1"   --->   Operation 36 'alloca' 'HH_V_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%HH_V_30 = alloca i32 1"   --->   Operation 37 'alloca' 'HH_V_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%HH_V_31 = alloca i32 1"   --->   Operation 38 'alloca' 'HH_V_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%HH_V_32 = alloca i32 1"   --->   Operation 39 'alloca' 'HH_V_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %indvar_flatten7"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %j"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 43 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i6 %indvar_flatten7" [src/QRD.cpp:492]   --->   Operation 44 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 45 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.78ns)   --->   "%icmp_ln492 = icmp_eq  i6 %indvar_flatten7_load, i6 32" [src/QRD.cpp:492]   --->   Operation 46 'icmp' 'icmp_ln492' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.78ns)   --->   "%add_ln492_1 = add i6 %indvar_flatten7_load, i6 1" [src/QRD.cpp:492]   --->   Operation 47 'add' 'add_ln492_1' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln492 = br i1 %icmp_ln492, void %.preheader, void %.exitStub" [src/QRD.cpp:492]   --->   Operation 48 'br' 'br_ln492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [src/QRD.cpp:493]   --->   Operation 49 'load' 'j_load' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i4 %i" [src/QRD.cpp:492]   --->   Operation 50 'load' 'i_load' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.79ns)   --->   "%add_ln492 = add i4 %i_load, i4 1" [src/QRD.cpp:492]   --->   Operation 51 'add' 'add_ln492' <Predicate = (!icmp_ln492)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln493 = icmp_eq  i3 %j_load, i3 4" [src/QRD.cpp:493]   --->   Operation 52 'icmp' 'icmp_ln493' <Predicate = (!icmp_ln492)> <Delay = 0.58> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.20ns)   --->   "%select_ln492 = select i1 %icmp_ln493, i3 0, i3 %j_load" [src/QRD.cpp:492]   --->   Operation 53 'select' 'select_ln492' <Predicate = (!icmp_ln492)> <Delay = 0.20> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.39ns)   --->   "%select_ln492_1 = select i1 %icmp_ln493, i4 %add_ln492, i4 %i_load" [src/QRD.cpp:492]   --->   Operation 54 'select' 'select_ln492_1' <Predicate = (!icmp_ln492)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%trunc_ln492 = trunc i4 %select_ln492_1" [src/QRD.cpp:492]   --->   Operation 55 'trunc' 'trunc_ln492' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln494 = trunc i3 %select_ln492" [src/QRD.cpp:494]   --->   Operation 56 'trunc' 'trunc_ln494' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i2.i1, i4 %select_ln492_1, i2 %trunc_ln494, i1 0" [src/QRD.cpp:494]   --->   Operation 57 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln494 = zext i7 %tmp_2" [src/QRD.cpp:494]   --->   Operation 58 'zext' 'zext_ln494' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%H_rvd_addr = getelementptr i64 %H_rvd, i64 0, i64 %zext_ln494" [src/QRD.cpp:494]   --->   Operation 59 'getelementptr' 'H_rvd_addr' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 60 [2/2] (1.23ns)   --->   "%LD = load i6 %H_rvd_addr" [src/QRD.cpp:494]   --->   Operation 60 'load' 'LD' <Predicate = (!icmp_ln492)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_1 : Operation 61 [1/1] (0.75ns)   --->   "%switch_ln494 = switch i3 %trunc_ln492, void %arrayidx632.case.7, i3 0, void %arrayidx632.case.0, i3 1, void %arrayidx632.case.1, i3 2, void %arrayidx632.case.2, i3 3, void %arrayidx632.case.3, i3 4, void %arrayidx632.case.4, i3 5, void %arrayidx632.case.5, i3 6, void %arrayidx632.case.6" [src/QRD.cpp:494]   --->   Operation 61 'switch' 'switch_ln494' <Predicate = (!icmp_ln492)> <Delay = 0.75>
ST_1 : Operation 62 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.343, i2 0, void %arrayidx632.case.6.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.6.arrayidx632.exit_crit_edge3, i2 2, void %arrayidx632.case.242" [src/QRD.cpp:494]   --->   Operation 62 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 6)> <Delay = 0.72>
ST_1 : Operation 63 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.337, i2 0, void %arrayidx632.case.5.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.5.arrayidx632.exit_crit_edge4, i2 2, void %arrayidx632.case.236" [src/QRD.cpp:494]   --->   Operation 63 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 5)> <Delay = 0.72>
ST_1 : Operation 64 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.331, i2 0, void %arrayidx632.case.4.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.4.arrayidx632.exit_crit_edge5, i2 2, void %arrayidx632.case.230" [src/QRD.cpp:494]   --->   Operation 64 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 4)> <Delay = 0.72>
ST_1 : Operation 65 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.325, i2 0, void %arrayidx632.case.3.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.3.arrayidx632.exit_crit_edge6, i2 2, void %arrayidx632.case.224" [src/QRD.cpp:494]   --->   Operation 65 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 3)> <Delay = 0.72>
ST_1 : Operation 66 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.319, i2 0, void %arrayidx632.case.2.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.2.arrayidx632.exit_crit_edge7, i2 2, void %arrayidx632.case.218" [src/QRD.cpp:494]   --->   Operation 66 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 2)> <Delay = 0.72>
ST_1 : Operation 67 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.313, i2 0, void %arrayidx632.case.1.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.1.arrayidx632.exit_crit_edge8, i2 2, void %arrayidx632.case.212" [src/QRD.cpp:494]   --->   Operation 67 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 1)> <Delay = 0.72>
ST_1 : Operation 68 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.37, i2 0, void %arrayidx632.case.0.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.0.arrayidx632.exit_crit_edge9, i2 2, void %arrayidx632.case.26" [src/QRD.cpp:494]   --->   Operation 68 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 0)> <Delay = 0.72>
ST_1 : Operation 69 [1/1] (0.72ns)   --->   "%switch_ln494 = switch i2 %trunc_ln494, void %arrayidx632.case.349, i2 0, void %arrayidx632.case.7.arrayidx632.exit_crit_edge, i2 1, void %arrayidx632.case.7.arrayidx632.exit_crit_edge2, i2 2, void %arrayidx632.case.248" [src/QRD.cpp:494]   --->   Operation 69 'switch' 'switch_ln494' <Predicate = (!icmp_ln492 & trunc_ln492 == 7)> <Delay = 0.72>
ST_1 : Operation 70 [1/1] (0.67ns)   --->   "%add_ln493 = add i3 %select_ln492, i3 1" [src/QRD.cpp:493]   --->   Operation 70 'add' 'add_ln493' <Predicate = (!icmp_ln492)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln492 = store i6 %add_ln492_1, i6 %indvar_flatten7" [src/QRD.cpp:492]   --->   Operation 71 'store' 'store_ln492' <Predicate = (!icmp_ln492)> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln492 = store i4 %select_ln492_1, i4 %i" [src/QRD.cpp:492]   --->   Operation 72 'store' 'store_ln492' <Predicate = (!icmp_ln492)> <Delay = 0.42>
ST_1 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln493 = store i3 %add_ln493, i3 %j" [src/QRD.cpp:493]   --->   Operation 73 'store' 'store_ln493' <Predicate = (!icmp_ln492)> <Delay = 0.42>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%HH_V_1_load = load i16 %HH_V_1"   --->   Operation 185 'load' 'HH_V_1_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns)   --->   "%HH_V_2_load = load i16 %HH_V_2"   --->   Operation 186 'load' 'HH_V_2_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns)   --->   "%HH_V_3_load = load i16 %HH_V_3"   --->   Operation 187 'load' 'HH_V_3_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%HH_V_4_load = load i16 %HH_V_4"   --->   Operation 188 'load' 'HH_V_4_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.00ns)   --->   "%HH_V_5_load = load i16 %HH_V_5"   --->   Operation 189 'load' 'HH_V_5_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 190 [1/1] (0.00ns)   --->   "%HH_V_6_load = load i16 %HH_V_6"   --->   Operation 190 'load' 'HH_V_6_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns)   --->   "%HH_V_7_load = load i16 %HH_V_7"   --->   Operation 191 'load' 'HH_V_7_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 192 [1/1] (0.00ns)   --->   "%HH_V_8_load = load i16 %HH_V_8"   --->   Operation 192 'load' 'HH_V_8_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 193 [1/1] (0.00ns)   --->   "%HH_V_9_load = load i16 %HH_V_9"   --->   Operation 193 'load' 'HH_V_9_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.00ns)   --->   "%HH_V_10_load = load i16 %HH_V_10"   --->   Operation 194 'load' 'HH_V_10_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%HH_V_11_load = load i16 %HH_V_11"   --->   Operation 195 'load' 'HH_V_11_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%HH_V_12_load = load i16 %HH_V_12"   --->   Operation 196 'load' 'HH_V_12_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%HH_V_13_load = load i16 %HH_V_13"   --->   Operation 197 'load' 'HH_V_13_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%HH_V_14_load = load i16 %HH_V_14"   --->   Operation 198 'load' 'HH_V_14_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%HH_V_15_load = load i16 %HH_V_15"   --->   Operation 199 'load' 'HH_V_15_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%HH_V_16_load = load i16 %HH_V_16"   --->   Operation 200 'load' 'HH_V_16_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns)   --->   "%HH_V_17_load = load i16 %HH_V_17"   --->   Operation 201 'load' 'HH_V_17_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%HH_V_18_load = load i16 %HH_V_18"   --->   Operation 202 'load' 'HH_V_18_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%HH_V_19_load = load i16 %HH_V_19"   --->   Operation 203 'load' 'HH_V_19_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.00ns)   --->   "%HH_V_20_load = load i16 %HH_V_20"   --->   Operation 204 'load' 'HH_V_20_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%HH_V_21_load = load i16 %HH_V_21"   --->   Operation 205 'load' 'HH_V_21_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns)   --->   "%HH_V_22_load = load i16 %HH_V_22"   --->   Operation 206 'load' 'HH_V_22_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%HH_V_23_load = load i16 %HH_V_23"   --->   Operation 207 'load' 'HH_V_23_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%HH_V_24_load = load i16 %HH_V_24"   --->   Operation 208 'load' 'HH_V_24_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%HH_V_25_load = load i16 %HH_V_25"   --->   Operation 209 'load' 'HH_V_25_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%HH_V_26_load = load i16 %HH_V_26"   --->   Operation 210 'load' 'HH_V_26_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%HH_V_27_load = load i16 %HH_V_27"   --->   Operation 211 'load' 'HH_V_27_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%HH_V_28_load = load i16 %HH_V_28"   --->   Operation 212 'load' 'HH_V_28_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%HH_V_29_load = load i16 %HH_V_29"   --->   Operation 213 'load' 'HH_V_29_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%HH_V_30_load = load i16 %HH_V_30"   --->   Operation 214 'load' 'HH_V_30_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.00ns)   --->   "%HH_V_31_load = load i16 %HH_V_31"   --->   Operation 215 'load' 'HH_V_31_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%HH_V_32_load = load i16 %HH_V_32"   --->   Operation 216 'load' 'HH_V_32_load' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_29_1_out, i16 %HH_V_32_load"   --->   Operation 217 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_28_1_out, i16 %HH_V_31_load"   --->   Operation 218 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_27_1_out, i16 %HH_V_30_load"   --->   Operation 219 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_26_1_out, i16 %HH_V_29_load"   --->   Operation 220 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_25_1_out, i16 %HH_V_28_load"   --->   Operation 221 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_24_1_out, i16 %HH_V_27_load"   --->   Operation 222 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 223 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_23_1_out, i16 %HH_V_26_load"   --->   Operation 223 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_22_1_out, i16 %HH_V_25_load"   --->   Operation 224 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_21_1_out, i16 %HH_V_24_load"   --->   Operation 225 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_20_1_out, i16 %HH_V_23_load"   --->   Operation 226 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_19_1_out, i16 %HH_V_22_load"   --->   Operation 227 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_18_1_out, i16 %HH_V_21_load"   --->   Operation 228 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_17_1_out, i16 %HH_V_20_load"   --->   Operation 229 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_16_1_out, i16 %HH_V_19_load"   --->   Operation 230 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_15_1_out, i16 %HH_V_18_load"   --->   Operation 231 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_14_1_out, i16 %HH_V_17_load"   --->   Operation 232 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_13_1_out, i16 %HH_V_16_load"   --->   Operation 233 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_12_1_out, i16 %HH_V_15_load"   --->   Operation 234 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_11_1_out, i16 %HH_V_14_load"   --->   Operation 235 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_10_1_out, i16 %HH_V_13_load"   --->   Operation 236 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_9_1_out, i16 %HH_V_12_load"   --->   Operation 237 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_8_1_out, i16 %HH_V_11_load"   --->   Operation 238 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_7_1_out, i16 %HH_V_10_load"   --->   Operation 239 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_6_1_out, i16 %HH_V_9_load"   --->   Operation 240 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_5_1_out, i16 %HH_V_8_load"   --->   Operation 241 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_4_1_out, i16 %HH_V_7_load"   --->   Operation 242 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_3_1_out, i16 %HH_V_6_load"   --->   Operation 243 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_2_1_out, i16 %HH_V_5_load"   --->   Operation 244 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_1_1_out, i16 %HH_V_4_load"   --->   Operation 245 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_141_out, i16 %HH_V_3_load"   --->   Operation 246 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_30_1_out, i16 %HH_V_2_load"   --->   Operation 247 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %HH_V_31_1_out, i16 %HH_V_1_load"   --->   Operation 248 'write' 'write_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 249 'ret' 'ret_ln0' <Predicate = (icmp_ln492)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.47>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_492_5_VITIS_LOOP_493_6_str"   --->   Operation 75 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32"   --->   Operation 76 'speclooptripcount' 'empty' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 77 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%specloopname_ln448 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20" [src/QRD.cpp:448]   --->   Operation 78 'specloopname' 'specloopname_ln448' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 79 [1/2] (1.23ns)   --->   "%LD = load i6 %H_rvd_addr" [src/QRD.cpp:494]   --->   Operation 79 'load' 'LD' <Predicate = (!icmp_ln492)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 64> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%ireg = bitcast i64 %LD"   --->   Operation 80 'bitcast' 'ireg' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln564 = trunc i64 %ireg"   --->   Operation 81 'trunc' 'trunc_ln564' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 82 'bitselect' 'p_Result_s' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%exp_tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %ireg, i32 52, i32 62"   --->   Operation 83 'partselect' 'exp_tmp' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%zext_ln501 = zext i11 %exp_tmp"   --->   Operation 84 'zext' 'zext_ln501' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln574 = trunc i64 %ireg"   --->   Operation 85 'trunc' 'trunc_ln574' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%p_Result_1 = bitconcatenate i53 @_ssdm_op_BitConcatenate.i53.i1.i52, i1 1, i52 %trunc_ln574"   --->   Operation 86 'bitconcatenate' 'p_Result_1' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln578 = zext i53 %p_Result_1"   --->   Operation 87 'zext' 'zext_ln578' <Predicate = (!icmp_ln492)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.10ns)   --->   "%man_V_1 = sub i54 0, i54 %zext_ln578"   --->   Operation 88 'sub' 'man_V_1' <Predicate = (!icmp_ln492)> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.40ns)   --->   "%man_V_2 = select i1 %p_Result_s, i54 %man_V_1, i54 %zext_ln578"   --->   Operation 89 'select' 'man_V_2' <Predicate = (!icmp_ln492)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (1.13ns)   --->   "%icmp_ln580 = icmp_eq  i63 %trunc_ln564, i63 0"   --->   Operation 90 'icmp' 'icmp_ln580' <Predicate = (!icmp_ln492)> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln580, void, void %ap_fixed_base.exit"   --->   Operation 91 'br' 'br_ln191' <Predicate = (!icmp_ln492)> <Delay = 0.57>
ST_2 : Operation 92 [1/1] (0.80ns)   --->   "%F2 = sub i12 1075, i12 %zext_ln501"   --->   Operation 92 'sub' 'F2' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.97ns)   --->   "%icmp_ln590 = icmp_sgt  i12 %F2, i12 8"   --->   Operation 93 'icmp' 'icmp_ln590' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.80ns)   --->   "%add_ln590 = add i12 %F2, i12 4088"   --->   Operation 94 'add' 'add_ln590' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.80ns)   --->   "%sub_ln590 = sub i12 8, i12 %F2"   --->   Operation 95 'sub' 'sub_ln590' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.37ns)   --->   "%sh_amt = select i1 %icmp_ln590, i12 %add_ln590, i12 %sub_ln590"   --->   Operation 96 'select' 'sh_amt' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln590 = sext i12 %sh_amt"   --->   Operation 97 'sext' 'sext_ln590' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.97ns)   --->   "%icmp_ln591 = icmp_eq  i12 %F2, i12 8"   --->   Operation 98 'icmp' 'icmp_ln591' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln591, void, void"   --->   Operation 99 'br' 'br_ln191' <Predicate = (!icmp_ln492 & !icmp_ln580)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln590, void, void"   --->   Operation 100 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln611 = trunc i54 %man_V_2"   --->   Operation 101 'trunc' 'trunc_ln611' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %sh_amt, i32 4, i32 11"   --->   Operation 102 'partselect' 'tmp' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] (0.84ns)   --->   "%icmp_ln612 = icmp_eq  i8 %tmp, i8 0"   --->   Operation 103 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.57ns)   --->   "%br_ln191 = br i1 %icmp_ln612, void %ap_fixed_base.exit, void"   --->   Operation 104 'br' 'br_ln191' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590)> <Delay = 0.57>
ST_2 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln590cast = trunc i31 %sext_ln590"   --->   Operation 105 'trunc' 'sext_ln590cast' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612)> <Delay = 0.00>
ST_2 : Operation 106 [1/1] (0.90ns)   --->   "%shl_ln613 = shl i16 %trunc_ln611, i16 %sext_ln590cast"   --->   Operation 106 'shl' 'shl_ln613' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612)> <Delay = 0.90> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit"   --->   Operation 107 'br' 'br_ln191' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & !icmp_ln590 & icmp_ln612)> <Delay = 0.57>
ST_2 : Operation 108 [1/1] (0.97ns)   --->   "%icmp_ln594 = icmp_ult  i12 %sh_amt, i12 54"   --->   Operation 108 'icmp' 'icmp_ln594' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln191 = br i1 %icmp_ln594, void, void"   --->   Operation 109 'br' 'br_ln191' <Predicate = (!icmp_ln580 & !icmp_ln591 & icmp_ln590)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %ireg, i32 63"   --->   Operation 110 'bitselect' 'tmp_1' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.17ns)   --->   "%select_ln597 = select i1 %tmp_1, i16 65535, i16 0"   --->   Operation 111 'select' 'select_ln597' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.57ns)   --->   "%br_ln0 = br void %ap_fixed_base.exit"   --->   Operation 112 'br' 'br_ln0' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & !icmp_ln594)> <Delay = 0.57>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln595 = trunc i12 %sh_amt"   --->   Operation 113 'trunc' 'trunc_ln595' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln595 = zext i6 %trunc_ln595"   --->   Operation 114 'zext' 'zext_ln595' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (1.50ns)   --->   "%ashr_ln595 = ashr i54 %man_V_2, i54 %zext_ln595"   --->   Operation 115 'ashr' 'ashr_ln595' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 1.50> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.50> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%trunc_ln595_1 = trunc i54 %ashr_ln595"   --->   Operation 116 'trunc' 'trunc_ln595_1' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit"   --->   Operation 117 'br' 'br_ln191' <Predicate = (!icmp_ln492 & !icmp_ln580 & !icmp_ln591 & icmp_ln590 & icmp_ln594)> <Delay = 0.57>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%trunc_ln592 = trunc i54 %man_V_2"   --->   Operation 118 'trunc' 'trunc_ln592' <Predicate = (!icmp_ln492 & !icmp_ln580 & icmp_ln591)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.57ns)   --->   "%br_ln191 = br void %ap_fixed_base.exit"   --->   Operation 119 'br' 'br_ln191' <Predicate = (!icmp_ln492 & !icmp_ln580 & icmp_ln591)> <Delay = 0.57>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%HH_V = phi i16 %trunc_ln592, void, i16 %select_ln597, void, i16 %trunc_ln595_1, void, i16 %shl_ln613, void, i16 0, void, i16 0, void %.preheader"   --->   Operation 120 'phi' 'HH_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_29" [src/QRD.cpp:494]   --->   Operation 121 'store' 'store_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 122 'br' 'br_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_28" [src/QRD.cpp:494]   --->   Operation 123 'store' 'store_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 124 'br' 'br_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_27" [src/QRD.cpp:494]   --->   Operation 125 'store' 'store_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 126 'br' 'br_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_30" [src/QRD.cpp:494]   --->   Operation 127 'store' 'store_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 128 'br' 'br_ln494' <Predicate = (trunc_ln492 == 6 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_25" [src/QRD.cpp:494]   --->   Operation 129 'store' 'store_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 130 'br' 'br_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_24" [src/QRD.cpp:494]   --->   Operation 131 'store' 'store_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 132 'br' 'br_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_23" [src/QRD.cpp:494]   --->   Operation 133 'store' 'store_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 134 'br' 'br_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_26" [src/QRD.cpp:494]   --->   Operation 135 'store' 'store_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 136 'br' 'br_ln494' <Predicate = (trunc_ln492 == 5 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_21" [src/QRD.cpp:494]   --->   Operation 137 'store' 'store_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 138 'br' 'br_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_20" [src/QRD.cpp:494]   --->   Operation 139 'store' 'store_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 140 'br' 'br_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_19" [src/QRD.cpp:494]   --->   Operation 141 'store' 'store_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 142 'br' 'br_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_22" [src/QRD.cpp:494]   --->   Operation 143 'store' 'store_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 144 'br' 'br_ln494' <Predicate = (trunc_ln492 == 4 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_17" [src/QRD.cpp:494]   --->   Operation 145 'store' 'store_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 146 'br' 'br_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_16" [src/QRD.cpp:494]   --->   Operation 147 'store' 'store_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 148 'br' 'br_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_15" [src/QRD.cpp:494]   --->   Operation 149 'store' 'store_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 150 'br' 'br_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_18" [src/QRD.cpp:494]   --->   Operation 151 'store' 'store_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 152 'br' 'br_ln494' <Predicate = (trunc_ln492 == 3 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_13" [src/QRD.cpp:494]   --->   Operation 153 'store' 'store_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 154 'br' 'br_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_12" [src/QRD.cpp:494]   --->   Operation 155 'store' 'store_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 156 'br' 'br_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_11" [src/QRD.cpp:494]   --->   Operation 157 'store' 'store_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 158 'br' 'br_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_14" [src/QRD.cpp:494]   --->   Operation 159 'store' 'store_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 160 'br' 'br_ln494' <Predicate = (trunc_ln492 == 2 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_9" [src/QRD.cpp:494]   --->   Operation 161 'store' 'store_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 162 'br' 'br_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_8" [src/QRD.cpp:494]   --->   Operation 163 'store' 'store_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 164 'br' 'br_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_7" [src/QRD.cpp:494]   --->   Operation 165 'store' 'store_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 166 'br' 'br_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_10" [src/QRD.cpp:494]   --->   Operation 167 'store' 'store_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 168 'br' 'br_ln494' <Predicate = (trunc_ln492 == 1 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_5" [src/QRD.cpp:494]   --->   Operation 169 'store' 'store_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 170 'br' 'br_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_4" [src/QRD.cpp:494]   --->   Operation 171 'store' 'store_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 172 'br' 'br_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_3" [src/QRD.cpp:494]   --->   Operation 173 'store' 'store_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 174 'br' 'br_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_6" [src/QRD.cpp:494]   --->   Operation 175 'store' 'store_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 176 'br' 'br_ln494' <Predicate = (trunc_ln492 == 0 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_2" [src/QRD.cpp:494]   --->   Operation 177 'store' 'store_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 178 'br' 'br_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 2)> <Delay = 0.00>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_32" [src/QRD.cpp:494]   --->   Operation 179 'store' 'store_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 180 'br' 'br_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 1)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_31" [src/QRD.cpp:494]   --->   Operation 181 'store' 'store_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 182 'br' 'br_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 0)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%store_ln494 = store i16 %HH_V, i16 %HH_V_1" [src/QRD.cpp:494]   --->   Operation 183 'store' 'store_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 3)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns)   --->   "%br_ln494 = br void %arrayidx632.exit" [src/QRD.cpp:494]   --->   Operation 184 'br' 'br_ln494' <Predicate = (trunc_ln492 == 7 & trunc_ln494 == 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	'alloca' operation ('i') [35]  (0 ns)
	'load' operation ('i_load', src/QRD.cpp:492) on local variable 'i' [81]  (0 ns)
	'add' operation ('add_ln492', src/QRD.cpp:492) [82]  (0.797 ns)
	'select' operation ('select_ln492_1', src/QRD.cpp:492) [87]  (0.391 ns)
	'getelementptr' operation ('H_rvd_addr', src/QRD.cpp:494) [94]  (0 ns)
	'load' operation ('v', src/QRD.cpp:494) on array 'H_rvd' [95]  (1.24 ns)

 <State 2>: 5.48ns
The critical path consists of the following:
	'load' operation ('v', src/QRD.cpp:494) on array 'H_rvd' [95]  (1.24 ns)
	'sub' operation ('F2') [109]  (0.809 ns)
	'icmp' operation ('icmp_ln590') [110]  (0.976 ns)
	'select' operation ('sh_amt') [113]  (0.375 ns)
	'ashr' operation ('ashr_ln595') [138]  (1.51 ns)
	multiplexor before 'phi' operation ('HH.V') with incoming values : ('shl_ln613') ('select_ln597') ('trunc_ln595_1') ('trunc_ln592') [145]  (0.574 ns)
	'phi' operation ('HH.V') with incoming values : ('shl_ln613') ('select_ln597') ('trunc_ln595_1') ('trunc_ln592') [145]  (0 ns)
	'store' operation ('store_ln494', src/QRD.cpp:494) of variable 'HH.V' on local variable 'HH.V' [159]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
