(pcb C:\Users\PootisMan\Documents\DataGeneralInfo\NovaFPGA\NovaFPGA\NovaFPGA.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.5)-3")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  357530 -178460  -23520 -178460  -23520 -38075  357530 -38075
            357530 -178460)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (place C1 107950 -93345 front 0 (PN .1uF))
      (place C4 306070 -100330 front 180 (PN .1uF))
      (place C5 29210 -126365 front 90 (PN .1uF))
      (place C7 306070 -125730 front 180 (PN .1uF))
      (place C8 255270 -74930 front 180 (PN .1uF))
      (place C12 306070 -151130 front 180 (PN .1uF))
      (place C14 255270 -100330 front 180 (PN .1uF))
      (place C16 255270 -125730 front 180 (PN .1uF))
      (place C18 78740 -151130 front 180 (PN .1uF))
      (place C20 80645 -60325 front 90 (PN .1uF))
      (place C21 80645 -81915 front 270 (PN .1uF))
    )
    (component Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm::1
      (place C2 110490 -118745 front 180 (PN .1uF))
      (place C3 306070 -74930 front 180 (PN .1uF))
      (place C6 29210 -139065 front 270 (PN .1uF))
      (place C9 29210 -131445 front 90 (PN .1uF))
      (place C10 29210 -136525 front 90 (PN .1uF))
      (place C11 59690 -150495 front 180 (PN .1uF))
      (place C13 280670 -74930 front 180 (PN .1uF))
      (place C15 280670 -100330 front 180 (PN .1uF))
      (place C17 280670 -125730 front 180 (PN .1uF))
      (place C19 277495 -140970 front 270 (PN .1uF))
      (place C22 86360 -107315 front 270 (PN .1uF))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical
      (place J1 139065 -55245 front 0 (PN Conn_02x32_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical::1
      (place J2 200025 -55245 front 0 (PN Conn_02x32_Odd_Even))
    )
    (component Connector_Card:SD_TE_2041021
      (place J3 111760 -52070 front 180 (PN SD_Card))
    )
    (component _library:portA_NovaMod
      (place J4 -2540 -173990 front 0 (PN Conn_02x50_Even_Odd))
    )
    (component _library:portB_NovaMod
      (place J5 187325 -173990 front 0 (PN Conn_02x50_Even_Odd))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (place J6 12700 -127635 front 270 (PN Conn_01x04))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (place J7 80010 -155575 front 270 (PN Conn_01x03))
      (place J13 300990 -160020 front 90 (PN Conn_01x03))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (place J8 10160 -138430 front 270 (PN Conn_01x02))
      (place JP1 265430 -157480 front 0 (PN Jumper))
      (place JP3 260350 -157480 front 0 (PN Jumper))
      (place JP7 118745 -76835 front 180 (PN Jumper))
      (place JP8 48260 -63500 front 180 (PN Jumper))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (place J9 152400 -146685 front 180 (PN Conn_01x01))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_2x38_P2.54mm_Vertical
      (place J10 231775 -146685 front 180 (PN Conn_02x38_Odd_Even))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (place J12 137160 -160655 front 270 (PN Conn_01x03))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (place J14 48260 -76835 front 0 (PN Conn_01x06_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical::1
      (place J15 86360 -89535 front 180 (PN Conn_01x06_Male))
    )
    (component Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (place JP2 270510 -157480 front 0 (PN Jumper))
      (place JP4 275590 -157480 front 0 (PN Jumper))
      (place JP5 46990 -111125 front 180 (PN Jumper))
      (place JP6 51435 -111125 front 180 (PN Jumper))
      (place JP9 42545 -63500 front 180 (PN Jumper))
      (place JP10 255270 -157480 front 0 (PN Jumper))
    )
    (component Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (place R1 116205 -124460 front 180 (PN 7k))
      (place R2 116205 -135890 front 180 (PN 7k))
      (place R3 116205 -147320 front 180 (PN 7k))
    )
    (component Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal::1
      (place R4 100965 -129540 front 0 (PN 13k))
      (place R5 100965 -140970 front 0 (PN 13k))
      (place R6 100965 -152400 front 0 (PN 13k))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (place U1 105410 -74295 front 0 (PN 74LS03))
      (place U2 105410 -99695 front 0 (PN 74LS03))
      (place U5 300990 -106680 front 0 (PN 74LS03))
      (place U13 275590 -55880 front 0 (PN 74LS03))
      (place U15 275590 -81280 front 0 (PN 74LS03))
      (place U17 275590 -106680 front 0 (PN 74LS03))
    )
    (component "Package_DIP:DIP-14_W7.62mm_Socket_LongPads::1"
      (place U3 300990 -55880 front 0 (PN 74LS03))
      (place U4 300990 -81280 front 0 (PN 74LS03))
      (place U6 300990 -132080 front 0 (PN 74LS03))
      (place U10 250190 -55880 front 0 (PN 74LS03))
      (place U14 250190 -81280 front 0 (PN 74LS03))
      (place U16 250190 -106680 front 0 (PN 74LS03))
      (place U12 73660 -131445 front 0 (PN 74LS02))
      (place U11 54610 -131445 front 0 (PN 74LS00))
    )
    (component "Package_SO:SSOP-48_7.5x15.9mm_P0.635mm"
      (place U7 66675 -83185 front 90 (PN 74LVCH16240))
      (place U8 66675 -57785 front 90 (PN 74LVCH16240))
    )
    (component "Package_SO:SSOP-48_7.5x15.9mm_P0.635mm::1"
      (place U9 66675 -108585 front 90 (PN 74LVCH16240))
      (place U18 263525 -142875 front 90 (PN 74LVCH16240))
    )
    (component "Package_TO_SOT_THT:TO-220-3_Horizontal_TabDown"
      (place U19 185420 -149860 front 90 (PN "LM1117-3.3"))
    )
    (component "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (place J11 35560 -123825 front 0 (PN MAX3223))
    )
  )
  (library
    (image Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm
      (outline (path signal 100  -450 1050  -450 -1050))
      (outline (path signal 100  -450 -1050  2950 -1050))
      (outline (path signal 100  2950 -1050  2950 1050))
      (outline (path signal 100  2950 1050  -450 1050))
      (outline (path signal 120  -570 1170  3070 1170))
      (outline (path signal 120  -570 -1170  3070 -1170))
      (outline (path signal 120  -570 1170  -570 925))
      (outline (path signal 120  -570 -925  -570 -1170))
      (outline (path signal 120  3070 1170  3070 925))
      (outline (path signal 120  3070 -925  3070 -1170))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 50  -1050 -1300  3550 -1300))
      (outline (path signal 50  3550 -1300  3550 1300))
      (outline (path signal 50  3550 1300  -1050 1300))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Round[A]Pad_1600_um 2 2500 0)
    )
    (image Capacitor_THT:C_Disc_D3.4mm_W2.1mm_P2.50mm::1
      (outline (path signal 50  3550 1300  -1050 1300))
      (outline (path signal 50  3550 -1300  3550 1300))
      (outline (path signal 50  -1050 -1300  3550 -1300))
      (outline (path signal 50  -1050 1300  -1050 -1300))
      (outline (path signal 120  3070 -925  3070 -1170))
      (outline (path signal 120  3070 1170  3070 925))
      (outline (path signal 120  -570 -925  -570 -1170))
      (outline (path signal 120  -570 1170  -570 925))
      (outline (path signal 120  -570 -1170  3070 -1170))
      (outline (path signal 120  -570 1170  3070 1170))
      (outline (path signal 100  2950 1050  -450 1050))
      (outline (path signal 100  2950 -1050  2950 1050))
      (outline (path signal 100  -450 -1050  2950 -1050))
      (outline (path signal 100  -450 1050  -450 -1050))
      (pin Round[A]Pad_1600_um 2 2500 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical
      (outline (path signal 50  4350 1800  -1800 1800))
      (outline (path signal 50  4350 -80550  4350 1800))
      (outline (path signal 50  -1800 -80550  4350 -80550))
      (outline (path signal 50  -1800 1800  -1800 -80550))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  3870 1330  3870 -80070))
      (outline (path signal 120  -1330 -1270  -1330 -80070))
      (outline (path signal 120  -1330 -80070  3870 -80070))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 100  -1270 -80010  -1270 0))
      (outline (path signal 100  3810 -80010  -1270 -80010))
      (outline (path signal 100  3810 1270  3810 -80010))
      (outline (path signal 100  0 1270  3810 1270))
      (pin Oval[A]Pad_1700x1700_um 64 2540 -78740)
      (pin Oval[A]Pad_1700x1700_um 63 0 -78740)
      (pin Oval[A]Pad_1700x1700_um 62 2540 -76200)
      (pin Oval[A]Pad_1700x1700_um 61 0 -76200)
      (pin Oval[A]Pad_1700x1700_um 60 2540 -73660)
      (pin Oval[A]Pad_1700x1700_um 59 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 58 2540 -71120)
      (pin Oval[A]Pad_1700x1700_um 57 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 56 2540 -68580)
      (pin Oval[A]Pad_1700x1700_um 55 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 54 2540 -66040)
      (pin Oval[A]Pad_1700x1700_um 53 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 52 2540 -63500)
      (pin Oval[A]Pad_1700x1700_um 51 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x32_P2.54mm_Vertical::1
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -80010))
      (outline (path signal 100  3810 -80010  -1270 -80010))
      (outline (path signal 100  -1270 -80010  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -80070  3870 -80070))
      (outline (path signal 120  -1330 -1270  -1330 -80070))
      (outline (path signal 120  3870 1330  3870 -80070))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -80550))
      (outline (path signal 50  -1800 -80550  4350 -80550))
      (outline (path signal 50  4350 -80550  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 51 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 52 2540 -63500)
      (pin Oval[A]Pad_1700x1700_um 53 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 54 2540 -66040)
      (pin Oval[A]Pad_1700x1700_um 55 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 56 2540 -68580)
      (pin Oval[A]Pad_1700x1700_um 57 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 58 2540 -71120)
      (pin Oval[A]Pad_1700x1700_um 59 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 60 2540 -73660)
      (pin Oval[A]Pad_1700x1700_um 61 0 -76200)
      (pin Oval[A]Pad_1700x1700_um 62 2540 -76200)
      (pin Oval[A]Pad_1700x1700_um 63 0 -78740)
      (pin Oval[A]Pad_1700x1700_um 64 2540 -78740)
    )
    (image Connector_Card:SD_TE_2041021
      (outline (path signal 100  10300 8075  -10670 8075))
      (outline (path signal 100  10300 -875  10300 8075))
      (outline (path signal 100  -10670 -875  10300 -875))
      (outline (path signal 100  -10670 8075  -10670 -875))
      (outline (path signal 100  11050 11575  -13250 11575))
      (outline (path signal 100  11050 6015  11050 11575))
      (outline (path signal 100  13350 3715  11050 6015))
      (outline (path signal 100  13350 -13425  13350 3715))
      (outline (path signal 100  -13250 -13425  13350 -13425))
      (outline (path signal 100  -13250 11575  -13250 -13425))
      (outline (path signal 120  13470 -13545  13470 -13125))
      (outline (path signal 120  -13370 -13545  13470 -13545))
      (outline (path signal 120  -13370 -13125  -13370 -13545))
      (outline (path signal 120  -13370 8375  -13370 -9525))
      (outline (path signal 120  13470 3775  13470 -9525))
      (outline (path signal 120  11170 6075  13470 3775))
      (outline (path signal 120  11170 8375  11170 6075))
      (outline (path signal 120  -7200 11695  -6500 11695))
      (outline (path signal 50  -14650 12980  14650 12980))
      (outline (path signal 50  -14650 12980  -14650 -13680))
      (outline (path signal 50  14650 -13680  14650 12980))
      (outline (path signal 50  14650 -13680  -14650 -13680))
      (outline (path signal 120  -4800 11695  -4000 11695))
      (outline (path signal 120  -2300 11695  -1500 11695))
      (outline (path signal 120  10200 11695  10400 11695))
      (outline (path signal 120  200 11695  1000 11695))
      (outline (path signal 120  2800 11695  3500 11695))
      (outline (path signal 120  5200 11695  6000 11695))
      (outline (path signal 120  7700 11695  8500 11695))
      (outline (path signal 100  -1720 8075  -10670 -875))
      (outline (path signal 100  280 8075  -8670 -875))
      (outline (path signal 100  2280 8075  -6670 -875))
      (outline (path signal 100  4280 8075  -4670 -875))
      (outline (path signal 100  6280 8075  -2670 -875))
      (outline (path signal 100  8280 8075  -670 -875))
      (outline (path signal 100  10280 8075  1330 -875))
      (outline (path signal 100  -3720 8075  -10670 1125))
      (outline (path signal 100  -5720 8075  -10670 3125))
      (outline (path signal 100  -7720 8075  -10670 5125))
      (outline (path signal 100  -9720 8075  -10670 7125))
      (outline (path signal 100  10300 6095  3330 -875))
      (outline (path signal 100  10300 4095  5330 -875))
      (outline (path signal 100  10300 2095  7330 -875))
      (outline (path signal 100  10300 95  9330 -875))
      (pin Rect[T]Pad_1000x1500_um 1 6875 11975)
      (pin Rect[T]Pad_1000x1500_um 2 4375 11975)
      (pin Rect[T]Pad_1000x1500_um 3 1875 11975)
      (pin Rect[T]Pad_1000x1500_um 4 -625 11975)
      (pin Rect[T]Pad_1000x1500_um 5 -3125 11975)
      (pin Rect[T]Pad_1000x1500_um 6 -5625 11975)
      (pin Rect[T]Pad_1000x1500_um 7 -8055 11975)
      (pin Rect[T]Pad_1000x1500_um 8 -9755 11975)
      (pin Rect[T]Pad_1000x1500_um 9 9375 11975)
      (pin Rect[T]Pad_700x1500_um 10 -11055 11975)
      (pin Rect[T]Pad_700x1500_um 11 -12255 11975)
      (pin Rect[T]Pad_1500x2800_um 12 11450 10175)
      (pin Rect[T]Pad_1500x2800_um 12@1 13650 -11325)
      (pin Rect[T]Pad_1500x2800_um 12@2 -13650 -11325)
      (pin Rect[T]Pad_1500x2800_um 12@3 -13650 10175)
      (keepout "" (circle F.Cu 1600 9500 9175))
      (keepout "" (circle B.Cu 1600 9500 9175))
      (keepout "" (circle F.Cu 1100 -11500 9175))
      (keepout "" (circle B.Cu 1100 -11500 9175))
    )
    (image _library:portA_NovaMod
      (pin Rect[T]Pad_1905x7620_um 1 0 0)
      (pin Rect[B]Pad_1905x7620_um 2 0 0)
      (pin Rect[T]Pad_1905x7620_um 3 3175 0)
      (pin Rect[B]Pad_1905x7620_um 4 3175 0)
      (pin Rect[T]Pad_1905x7620_um 5 6350 0)
      (pin Rect[B]Pad_1905x7620_um 6 6350 0)
      (pin Rect[T]Pad_1905x7620_um 7 9525 0)
      (pin Rect[B]Pad_1905x7620_um 8 9525 0)
      (pin Rect[T]Pad_1905x7620_um 9 12700 0)
      (pin Rect[B]Pad_1905x7620_um 10 12700 0)
      (pin Rect[T]Pad_1905x7620_um 11 15875 0)
      (pin Rect[B]Pad_1905x7620_um 12 15875 0)
      (pin Rect[T]Pad_1905x7620_um 13 19050 0)
      (pin Rect[B]Pad_1905x7620_um 14 19050 0)
      (pin Rect[T]Pad_1905x7620_um 15 22225 0)
      (pin Rect[B]Pad_1905x7620_um 16 22225 0)
      (pin Rect[T]Pad_1905x7620_um 17 25400 0)
      (pin Rect[B]Pad_1905x7620_um 18 25400 0)
      (pin Rect[T]Pad_1905x7620_um 19 28575 0)
      (pin Rect[B]Pad_1905x7620_um 20 28575 0)
      (pin Rect[T]Pad_1905x7620_um 21 31750 0)
      (pin Rect[B]Pad_1905x7620_um 22 31750 0)
      (pin Rect[T]Pad_1905x7620_um 23 34925 0)
      (pin Rect[B]Pad_1905x7620_um 24 34925 0)
      (pin Rect[T]Pad_1905x7620_um 25 38100 0)
      (pin Rect[B]Pad_1905x7620_um 26 38100 0)
      (pin Rect[T]Pad_1905x7620_um 27 41275 0)
      (pin Rect[B]Pad_1905x7620_um 28 41275 0)
      (pin Rect[T]Pad_1905x7620_um 29 44450 0)
      (pin Rect[B]Pad_1905x7620_um 30 44450 0)
      (pin Rect[T]Pad_1905x7620_um 31 47625 0)
      (pin Rect[B]Pad_1905x7620_um 32 47625 0)
      (pin Rect[T]Pad_1905x7620_um 33 50800 0)
      (pin Rect[B]Pad_1905x7620_um 34 50800 0)
      (pin Rect[T]Pad_1905x7620_um 35 53975 0)
      (pin Rect[B]Pad_1905x7620_um 36 53975 0)
      (pin Rect[T]Pad_1905x7620_um 37 57150 0)
      (pin Rect[B]Pad_1905x7620_um 38 57150 0)
      (pin Rect[T]Pad_1905x7620_um 39 60325 0)
      (pin Rect[B]Pad_1905x7620_um 40 60325 0)
      (pin Rect[T]Pad_1905x7620_um 41 63500 0)
      (pin Rect[B]Pad_1905x7620_um 42 63500 0)
      (pin Rect[T]Pad_1905x7620_um 43 66675 0)
      (pin Rect[B]Pad_1905x7620_um 44 66675 0)
      (pin Rect[T]Pad_1905x7620_um 45 69850 0)
      (pin Rect[B]Pad_1905x7620_um 46 69850 0)
      (pin Rect[T]Pad_1397x7620_um 47 72771 0)
      (pin Rect[B]Pad_1397x7620_um 48 72771 0)
      (pin Rect[T]Pad_1397x7620_um 49 76454 0)
      (pin Rect[B]Pad_1397x7620_um 50 76454 0)
      (pin Rect[T]Pad_1905x7620_um 51 79375 0)
      (pin Rect[B]Pad_1905x7620_um 52 79375 0)
      (pin Rect[T]Pad_1905x7620_um 53 82550 0)
      (pin Rect[B]Pad_1905x7620_um 54 82550 0)
      (pin Rect[T]Pad_1905x7620_um 55 85725 0)
      (pin Rect[B]Pad_1905x7620_um 56 85725 0)
      (pin Rect[T]Pad_1905x7620_um 57 88900 0)
      (pin Rect[B]Pad_1905x7620_um 58 88900 0)
      (pin Rect[T]Pad_1905x7620_um 59 92075 0)
      (pin Rect[B]Pad_1905x7620_um 60 92075 0)
      (pin Rect[T]Pad_1905x7620_um 61 95250 0)
      (pin Rect[B]Pad_1905x7620_um 62 95250 0)
      (pin Rect[T]Pad_1905x7620_um 63 98425 0)
      (pin Rect[B]Pad_1905x7620_um 64 98425 0)
      (pin Rect[T]Pad_1905x7620_um 65 101600 0)
      (pin Rect[B]Pad_1905x7620_um 66 101600 0)
      (pin Rect[T]Pad_1905x7620_um 67 104775 0)
      (pin Rect[B]Pad_1905x7620_um 68 104775 0)
      (pin Rect[T]Pad_1905x7620_um 69 107950 0)
      (pin Rect[B]Pad_1905x7620_um 70 107950 0)
      (pin Rect[T]Pad_1905x7620_um 71 111125 0)
      (pin Rect[B]Pad_1905x7620_um 72 111125 0)
      (pin Rect[T]Pad_1905x7620_um 73 114300 0)
      (pin Rect[B]Pad_1905x7620_um 74 114300 0)
      (pin Rect[T]Pad_1905x7620_um 75 117475 0)
      (pin Rect[B]Pad_1905x7620_um 76 117475 0)
      (pin Rect[T]Pad_1905x7620_um 77 120650 0)
      (pin Rect[B]Pad_1905x7620_um 78 120650 0)
      (pin Rect[T]Pad_1905x7620_um 79 123825 0)
      (pin Rect[B]Pad_1905x7620_um 80 123825 0)
      (pin Rect[T]Pad_1905x7620_um 81 127000 0)
      (pin Rect[B]Pad_1905x7620_um 82 127000 0)
      (pin Rect[T]Pad_1905x7620_um 83 130175 0)
      (pin Rect[B]Pad_1905x7620_um 84 130175 0)
      (pin Rect[T]Pad_1905x7620_um 85 133350 0)
      (pin Rect[B]Pad_1905x7620_um 86 133350 0)
      (pin Rect[T]Pad_1905x7620_um 87 136525 0)
      (pin Rect[B]Pad_1905x7620_um 88 136525 0)
      (pin Rect[T]Pad_1905x7620_um 89 139700 0)
      (pin Rect[B]Pad_1905x7620_um 90 139700 0)
      (pin Rect[T]Pad_1905x7620_um 91 142875 0)
      (pin Rect[B]Pad_1905x7620_um 92 142875 0)
      (pin Rect[T]Pad_1905x7620_um 93 146050 0)
      (pin Rect[B]Pad_1905x7620_um 94 146050 0)
      (pin Rect[T]Pad_1905x7620_um 95 149225 0)
      (pin Rect[B]Pad_1905x7620_um 96 149225 0)
      (pin Rect[T]Pad_1905x7620_um 97 152400 0)
      (pin Rect[B]Pad_1905x7620_um 98 152400 0)
      (pin Rect[T]Pad_1905x7620_um 99 155575 0)
      (pin Rect[B]Pad_1905x7620_um 100 155575 0)
    )
    (image _library:portB_NovaMod
      (pin Rect[T]Pad_1905x7620_um 1 0 0)
      (pin Rect[B]Pad_1905x7620_um 2 0 0)
      (pin Rect[T]Pad_1905x7620_um 3 3175 0)
      (pin Rect[B]Pad_1905x7620_um 4 3175 0)
      (pin Rect[T]Pad_1905x7620_um 5 6350 0)
      (pin Rect[B]Pad_1905x7620_um 6 6350 0)
      (pin Rect[T]Pad_1905x7620_um 7 9525 0)
      (pin Rect[B]Pad_1905x7620_um 8 9525 0)
      (pin Rect[T]Pad_1905x7620_um 9 12700 0)
      (pin Rect[B]Pad_1905x7620_um 10 12700 0)
      (pin Rect[T]Pad_1905x7620_um 11 15875 0)
      (pin Rect[B]Pad_1905x7620_um 12 15875 0)
      (pin Rect[T]Pad_1905x7620_um 13 19050 0)
      (pin Rect[B]Pad_1905x7620_um 14 19050 0)
      (pin Rect[T]Pad_1905x7620_um 15 22225 0)
      (pin Rect[B]Pad_1905x7620_um 16 22225 0)
      (pin Rect[T]Pad_1905x7620_um 17 25400 0)
      (pin Rect[B]Pad_1905x7620_um 18 25400 0)
      (pin Rect[T]Pad_1905x7620_um 19 28575 0)
      (pin Rect[B]Pad_1905x7620_um 20 28575 0)
      (pin Rect[T]Pad_1905x7620_um 21 31750 0)
      (pin Rect[B]Pad_1905x7620_um 22 31750 0)
      (pin Rect[T]Pad_1905x7620_um 23 34925 0)
      (pin Rect[B]Pad_1905x7620_um 24 34925 0)
      (pin Rect[T]Pad_1905x7620_um 25 38100 0)
      (pin Rect[B]Pad_1905x7620_um 26 38100 0)
      (pin Rect[T]Pad_1905x7620_um 27 41275 0)
      (pin Rect[B]Pad_1905x7620_um 28 41275 0)
      (pin Rect[T]Pad_1905x7620_um 29 44450 0)
      (pin Rect[B]Pad_1905x7620_um 30 44450 0)
      (pin Rect[T]Pad_1905x7620_um 31 47625 0)
      (pin Rect[B]Pad_1905x7620_um 32 47625 0)
      (pin Rect[T]Pad_1905x7620_um 33 50800 0)
      (pin Rect[B]Pad_1905x7620_um 34 50800 0)
      (pin Rect[T]Pad_1397x7620_um 35 53721 0)
      (pin Rect[B]Pad_1397x7620_um 36 53721 0)
      (pin Rect[T]Pad_1397x7620_um 37 57404 0)
      (pin Rect[B]Pad_1397x7620_um 38 57404 0)
      (pin Rect[T]Pad_1905x7620_um 39 60325 0)
      (pin Rect[B]Pad_1905x7620_um 40 60325 0)
      (pin Rect[T]Pad_1905x7620_um 41 63500 0)
      (pin Rect[B]Pad_1905x7620_um 42 63500 0)
      (pin Rect[T]Pad_1905x7620_um 43 66675 0)
      (pin Rect[B]Pad_1905x7620_um 44 66675 0)
      (pin Rect[T]Pad_1905x7620_um 45 69850 0)
      (pin Rect[B]Pad_1905x7620_um 46 69850 0)
      (pin Rect[T]Pad_1905x7620_um 47 73025 0)
      (pin Rect[B]Pad_1905x7620_um 48 73025 0)
      (pin Rect[T]Pad_1905x7620_um 49 76200 0)
      (pin Rect[B]Pad_1905x7620_um 50 76200 0)
      (pin Rect[T]Pad_1905x7620_um 51 79375 0)
      (pin Rect[B]Pad_1905x7620_um 52 79375 0)
      (pin Rect[T]Pad_1905x7620_um 53 82550 0)
      (pin Rect[B]Pad_1905x7620_um 54 82550 0)
      (pin Rect[T]Pad_1905x7620_um 55 85725 0)
      (pin Rect[B]Pad_1905x7620_um 56 85725 0)
      (pin Rect[T]Pad_1905x7620_um 57 88900 0)
      (pin Rect[B]Pad_1905x7620_um 58 88900 0)
      (pin Rect[T]Pad_1905x7620_um 59 92075 0)
      (pin Rect[B]Pad_1905x7620_um 60 92075 0)
      (pin Rect[T]Pad_1905x7620_um 61 95250 0)
      (pin Rect[B]Pad_1905x7620_um 62 95250 0)
      (pin Rect[T]Pad_1905x7620_um 63 98425 0)
      (pin Rect[B]Pad_1905x7620_um 64 98425 0)
      (pin Rect[T]Pad_1905x7620_um 65 101600 0)
      (pin Rect[B]Pad_1905x7620_um 66 101600 0)
      (pin Rect[T]Pad_1905x7620_um 67 104775 0)
      (pin Rect[B]Pad_1905x7620_um 68 104775 0)
      (pin Rect[T]Pad_1905x7620_um 69 107950 0)
      (pin Rect[B]Pad_1905x7620_um 70 107950 0)
      (pin Rect[T]Pad_1905x7620_um 71 111125 0)
      (pin Rect[B]Pad_1905x7620_um 72 111125 0)
      (pin Rect[T]Pad_1905x7620_um 73 114300 0)
      (pin Rect[B]Pad_1905x7620_um 74 114300 0)
      (pin Rect[T]Pad_1905x7620_um 75 117475 0)
      (pin Rect[B]Pad_1905x7620_um 76 117475 0)
      (pin Rect[T]Pad_1905x7620_um 77 120650 0)
      (pin Rect[B]Pad_1905x7620_um 78 120650 0)
      (pin Rect[T]Pad_1905x7620_um 79 123825 0)
      (pin Rect[B]Pad_1905x7620_um 80 123825 0)
      (pin Rect[T]Pad_1905x7620_um 81 127000 0)
      (pin Rect[B]Pad_1905x7620_um 82 127000 0)
      (pin Rect[T]Pad_1905x7620_um 83 130175 0)
      (pin Rect[B]Pad_1905x7620_um 84 130175 0)
      (pin Rect[T]Pad_1905x7620_um 85 133350 0)
      (pin Rect[B]Pad_1905x7620_um 86 133350 0)
      (pin Rect[T]Pad_1905x7620_um 87 136525 0)
      (pin Rect[B]Pad_1905x7620_um 88 136525 0)
      (pin Rect[T]Pad_1905x7620_um 89 139700 0)
      (pin Rect[B]Pad_1905x7620_um 90 139700 0)
      (pin Rect[T]Pad_1905x7620_um 91 142875 0)
      (pin Rect[B]Pad_1905x7620_um 92 142875 0)
      (pin Rect[T]Pad_1905x7620_um 93 146050 0)
      (pin Rect[B]Pad_1905x7620_um 94 146050 0)
      (pin Rect[T]Pad_1905x7620_um 95 149225 0)
      (pin Rect[B]Pad_1905x7620_um 96 149225 0)
      (pin Rect[T]Pad_1905x7620_um 97 152400 0)
      (pin Rect[B]Pad_1905x7620_um 98 152400 0)
      (pin Rect[T]Pad_1905x7620_um 99 155575 0)
      (pin Rect[B]Pad_1905x7620_um 100 155575 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x04_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x01_P2.54mm_Vertical
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -1270))
      (outline (path signal 100  1270 -1270  -1270 -1270))
      (outline (path signal 100  -1270 -1270  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -1330  1330 -1330))
      (outline (path signal 120  -1330 -1270  -1330 -1330))
      (outline (path signal 120  1330 -1270  1330 -1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -1800))
      (outline (path signal 50  -1800 -1800  1800 -1800))
      (outline (path signal 50  1800 -1800  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_2x38_P2.54mm_Vertical
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -95250))
      (outline (path signal 100  3810 -95250  -1270 -95250))
      (outline (path signal 100  -1270 -95250  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -95310  3870 -95310))
      (outline (path signal 120  -1330 -1270  -1330 -95310))
      (outline (path signal 120  3870 1330  3870 -95310))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -95750))
      (outline (path signal 50  -1800 -95750  4350 -95750))
      (outline (path signal 50  4350 -95750  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 2540 0)
      (pin Oval[A]Pad_1700x1700_um 3 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 4 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 5 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 6 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 7 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 8 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 9 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 10 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 11 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 12 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 13 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 14 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 15 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 17 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 19 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 21 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 23 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
      (pin Oval[A]Pad_1700x1700_um 27 0 -33020)
      (pin Oval[A]Pad_1700x1700_um 28 2540 -33020)
      (pin Oval[A]Pad_1700x1700_um 29 0 -35560)
      (pin Oval[A]Pad_1700x1700_um 30 2540 -35560)
      (pin Oval[A]Pad_1700x1700_um 31 0 -38100)
      (pin Oval[A]Pad_1700x1700_um 32 2540 -38100)
      (pin Oval[A]Pad_1700x1700_um 33 0 -40640)
      (pin Oval[A]Pad_1700x1700_um 34 2540 -40640)
      (pin Oval[A]Pad_1700x1700_um 35 0 -43180)
      (pin Oval[A]Pad_1700x1700_um 36 2540 -43180)
      (pin Oval[A]Pad_1700x1700_um 37 0 -45720)
      (pin Oval[A]Pad_1700x1700_um 38 2540 -45720)
      (pin Oval[A]Pad_1700x1700_um 39 0 -48260)
      (pin Oval[A]Pad_1700x1700_um 40 2540 -48260)
      (pin Oval[A]Pad_1700x1700_um 41 0 -50800)
      (pin Oval[A]Pad_1700x1700_um 42 2540 -50800)
      (pin Oval[A]Pad_1700x1700_um 43 0 -53340)
      (pin Oval[A]Pad_1700x1700_um 44 2540 -53340)
      (pin Oval[A]Pad_1700x1700_um 45 0 -55880)
      (pin Oval[A]Pad_1700x1700_um 46 2540 -55880)
      (pin Oval[A]Pad_1700x1700_um 47 0 -58420)
      (pin Oval[A]Pad_1700x1700_um 48 2540 -58420)
      (pin Oval[A]Pad_1700x1700_um 49 0 -60960)
      (pin Oval[A]Pad_1700x1700_um 50 2540 -60960)
      (pin Oval[A]Pad_1700x1700_um 51 0 -63500)
      (pin Oval[A]Pad_1700x1700_um 52 2540 -63500)
      (pin Oval[A]Pad_1700x1700_um 53 0 -66040)
      (pin Oval[A]Pad_1700x1700_um 54 2540 -66040)
      (pin Oval[A]Pad_1700x1700_um 55 0 -68580)
      (pin Oval[A]Pad_1700x1700_um 56 2540 -68580)
      (pin Oval[A]Pad_1700x1700_um 57 0 -71120)
      (pin Oval[A]Pad_1700x1700_um 58 2540 -71120)
      (pin Oval[A]Pad_1700x1700_um 59 0 -73660)
      (pin Oval[A]Pad_1700x1700_um 60 2540 -73660)
      (pin Oval[A]Pad_1700x1700_um 61 0 -76200)
      (pin Oval[A]Pad_1700x1700_um 62 2540 -76200)
      (pin Oval[A]Pad_1700x1700_um 63 0 -78740)
      (pin Oval[A]Pad_1700x1700_um 64 2540 -78740)
      (pin Oval[A]Pad_1700x1700_um 65 0 -81280)
      (pin Oval[A]Pad_1700x1700_um 66 2540 -81280)
      (pin Oval[A]Pad_1700x1700_um 67 0 -83820)
      (pin Oval[A]Pad_1700x1700_um 68 2540 -83820)
      (pin Oval[A]Pad_1700x1700_um 69 0 -86360)
      (pin Oval[A]Pad_1700x1700_um 70 2540 -86360)
      (pin Oval[A]Pad_1700x1700_um 71 0 -88900)
      (pin Oval[A]Pad_1700x1700_um 72 2540 -88900)
      (pin Oval[A]Pad_1700x1700_um 73 0 -91440)
      (pin Oval[A]Pad_1700x1700_um 74 2540 -91440)
      (pin Oval[A]Pad_1700x1700_um 75 0 -93980)
      (pin Oval[A]Pad_1700x1700_um 76 2540 -93980)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x03_P2.54mm_Vertical::1
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -6850  1800 1800))
      (outline (path signal 50  -1800 -6850  1800 -6850))
      (outline (path signal 50  -1800 1800  -1800 -6850))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -6410))
      (outline (path signal 120  -1330 -1270  -1330 -6410))
      (outline (path signal 120  -1330 -6410  1330 -6410))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -6350  -1270 635))
      (outline (path signal 100  1270 -6350  -1270 -6350))
      (outline (path signal 100  1270 1270  1270 -6350))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical
      (outline (path signal 50  1800 1800  -1800 1800))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  -635 1270  1270 1270))
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x06_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Connector_PinHeader_2.54mm:PinHeader_1x02_P2.54mm_Vertical::1
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -3810))
      (outline (path signal 100  1270 -3810  -1270 -3810))
      (outline (path signal 100  -1270 -3810  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -3870  1330 -3870))
      (outline (path signal 120  -1330 -1270  -1330 -3870))
      (outline (path signal 120  1330 -1270  1330 -3870))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -4350))
      (outline (path signal 50  -1800 -4350  1800 -4350))
      (outline (path signal 50  1800 -4350  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
    )
    (image Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal
      (outline (path signal 50  16290 1850  -1050 1850))
      (outline (path signal 50  16290 -1850  16290 1850))
      (outline (path signal 50  -1050 -1850  16290 -1850))
      (outline (path signal 50  -1050 1850  -1050 -1850))
      (outline (path signal 120  14200 0  12240 0))
      (outline (path signal 120  1040 0  3000 0))
      (outline (path signal 120  12240 1720  3000 1720))
      (outline (path signal 120  12240 -1720  12240 1720))
      (outline (path signal 120  3000 -1720  12240 -1720))
      (outline (path signal 120  3000 1720  3000 -1720))
      (outline (path signal 100  15240 0  12120 0))
      (outline (path signal 100  0 0  3120 0))
      (outline (path signal 100  12120 1600  3120 1600))
      (outline (path signal 100  12120 -1600  12120 1600))
      (outline (path signal 100  3120 -1600  12120 -1600))
      (outline (path signal 100  3120 1600  3120 -1600))
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
      (pin Round[A]Pad_1600_um 1 0 0)
    )
    (image Resistor_THT:R_Axial_DIN0309_L9.0mm_D3.2mm_P15.24mm_Horizontal::1
      (outline (path signal 100  3120 1600  3120 -1600))
      (outline (path signal 100  3120 -1600  12120 -1600))
      (outline (path signal 100  12120 -1600  12120 1600))
      (outline (path signal 100  12120 1600  3120 1600))
      (outline (path signal 100  0 0  3120 0))
      (outline (path signal 100  15240 0  12120 0))
      (outline (path signal 120  3000 1720  3000 -1720))
      (outline (path signal 120  3000 -1720  12240 -1720))
      (outline (path signal 120  12240 -1720  12240 1720))
      (outline (path signal 120  12240 1720  3000 1720))
      (outline (path signal 120  1040 0  3000 0))
      (outline (path signal 120  14200 0  12240 0))
      (outline (path signal 50  -1050 1850  -1050 -1850))
      (outline (path signal 50  -1050 -1850  16290 -1850))
      (outline (path signal 50  16290 -1850  16290 1850))
      (outline (path signal 50  16290 1850  -1050 1850))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 15240 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket_LongPads"
      (outline (path signal 50  9150 1600  -1550 1600))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 120  9060 -16630  9060 1390))
      (outline (path signal 120  -1440 -16630  9060 -16630))
      (outline (path signal 120  -1440 1390  -1440 -16630))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  1635 1270  6985 1270))
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
    )
    (image "Package_DIP:DIP-14_W7.62mm_Socket_LongPads::1"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -16510))
      (outline (path signal 100  6985 -16510  635 -16510))
      (outline (path signal 100  635 -16510  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -16570))
      (outline (path signal 100  -1270 -16570  8890 -16570))
      (outline (path signal 100  8890 -16570  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -16570))
      (outline (path signal 120  1560 -16570  6060 -16570))
      (outline (path signal 120  6060 -16570  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -16630))
      (outline (path signal 120  -1440 -16630  9060 -16630))
      (outline (path signal 120  9060 -16630  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -16850))
      (outline (path signal 50  -1550 -16850  9150 -16850))
      (outline (path signal 50  9150 -16850  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 8 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 9 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 10 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 14 7620 0)
    )
    (image "Package_SO:SSOP-48_7.5x15.9mm_P0.635mm"
      (outline (path signal 150  -2750 7950  3750 7950))
      (outline (path signal 150  3750 7950  3750 -7950))
      (outline (path signal 150  3750 -7950  -3750 -7950))
      (outline (path signal 150  -3750 -7950  -3750 6950))
      (outline (path signal 150  -3750 6950  -2750 7950))
      (outline (path signal 50  -5550 8250  -5550 -8250))
      (outline (path signal 50  5550 8250  5550 -8250))
      (outline (path signal 50  -5550 8250  5550 8250))
      (outline (path signal 50  -5550 -8250  5550 -8250))
      (outline (path signal 150  -3875 8075  -3875 7825))
      (outline (path signal 150  3875 8075  3875 7727.5))
      (outline (path signal 150  3875 -8075  3875 -7727.5))
      (outline (path signal 150  -3875 -8075  -3875 -7727.5))
      (outline (path signal 150  -3875 8075  3875 8075))
      (outline (path signal 150  -3875 -8075  3875 -8075))
      (outline (path signal 150  -3875 7825  -5300 7825))
      (pin Rect[T]Pad_1200x400_um 1 -4700 7302.5)
      (pin Rect[T]Pad_1200x400_um 2 -4700 6667.5)
      (pin Rect[T]Pad_1200x400_um 3 -4700 6032.5)
      (pin Rect[T]Pad_1200x400_um 4 -4700 5397.5)
      (pin Rect[T]Pad_1200x400_um 5 -4700 4762.5)
      (pin Rect[T]Pad_1200x400_um 6 -4700 4127.5)
      (pin Rect[T]Pad_1200x400_um 7 -4700 3492.5)
      (pin Rect[T]Pad_1200x400_um 8 -4700 2857.5)
      (pin Rect[T]Pad_1200x400_um 9 -4700 2222.5)
      (pin Rect[T]Pad_1200x400_um 10 -4700 1587.5)
      (pin Rect[T]Pad_1200x400_um 11 -4700 952.5)
      (pin Rect[T]Pad_1200x400_um 12 -4700 317.5)
      (pin Rect[T]Pad_1200x400_um 13 -4700 -317.5)
      (pin Rect[T]Pad_1200x400_um 14 -4700 -952.5)
      (pin Rect[T]Pad_1200x400_um 15 -4700 -1587.5)
      (pin Rect[T]Pad_1200x400_um 16 -4700 -2222.5)
      (pin Rect[T]Pad_1200x400_um 17 -4700 -2857.5)
      (pin Rect[T]Pad_1200x400_um 18 -4700 -3492.5)
      (pin Rect[T]Pad_1200x400_um 19 -4700 -4127.5)
      (pin Rect[T]Pad_1200x400_um 20 -4700 -4762.5)
      (pin Rect[T]Pad_1200x400_um 21 -4700 -5397.5)
      (pin Rect[T]Pad_1200x400_um 22 -4700 -6032.5)
      (pin Rect[T]Pad_1200x400_um 23 -4700 -6667.5)
      (pin Rect[T]Pad_1200x400_um 24 -4700 -7302.5)
      (pin Rect[T]Pad_1200x400_um 25 4700 -7302.5)
      (pin Rect[T]Pad_1200x400_um 26 4700 -6667.5)
      (pin Rect[T]Pad_1200x400_um 27 4700 -6032.5)
      (pin Rect[T]Pad_1200x400_um 28 4700 -5397.5)
      (pin Rect[T]Pad_1200x400_um 29 4700 -4762.5)
      (pin Rect[T]Pad_1200x400_um 30 4700 -4127.5)
      (pin Rect[T]Pad_1200x400_um 31 4700 -3492.5)
      (pin Rect[T]Pad_1200x400_um 32 4700 -2857.5)
      (pin Rect[T]Pad_1200x400_um 33 4700 -2222.5)
      (pin Rect[T]Pad_1200x400_um 34 4700 -1587.5)
      (pin Rect[T]Pad_1200x400_um 35 4700 -952.5)
      (pin Rect[T]Pad_1200x400_um 36 4700 -317.5)
      (pin Rect[T]Pad_1200x400_um 37 4700 317.5)
      (pin Rect[T]Pad_1200x400_um 38 4700 952.5)
      (pin Rect[T]Pad_1200x400_um 39 4700 1587.5)
      (pin Rect[T]Pad_1200x400_um 40 4700 2222.5)
      (pin Rect[T]Pad_1200x400_um 41 4700 2857.5)
      (pin Rect[T]Pad_1200x400_um 42 4700 3492.5)
      (pin Rect[T]Pad_1200x400_um 43 4700 4127.5)
      (pin Rect[T]Pad_1200x400_um 44 4700 4762.5)
      (pin Rect[T]Pad_1200x400_um 45 4700 5397.5)
      (pin Rect[T]Pad_1200x400_um 46 4700 6032.5)
      (pin Rect[T]Pad_1200x400_um 47 4700 6667.5)
      (pin Rect[T]Pad_1200x400_um 48 4700 7302.5)
    )
    (image "Package_SO:SSOP-48_7.5x15.9mm_P0.635mm::1"
      (outline (path signal 150  -3875 7825  -5300 7825))
      (outline (path signal 150  -3875 -8075  3875 -8075))
      (outline (path signal 150  -3875 8075  3875 8075))
      (outline (path signal 150  -3875 -8075  -3875 -7727.5))
      (outline (path signal 150  3875 -8075  3875 -7727.5))
      (outline (path signal 150  3875 8075  3875 7727.5))
      (outline (path signal 150  -3875 8075  -3875 7825))
      (outline (path signal 50  -5550 -8250  5550 -8250))
      (outline (path signal 50  -5550 8250  5550 8250))
      (outline (path signal 50  5550 8250  5550 -8250))
      (outline (path signal 50  -5550 8250  -5550 -8250))
      (outline (path signal 150  -3750 6950  -2750 7950))
      (outline (path signal 150  -3750 -7950  -3750 6950))
      (outline (path signal 150  3750 -7950  -3750 -7950))
      (outline (path signal 150  3750 7950  3750 -7950))
      (outline (path signal 150  -2750 7950  3750 7950))
      (pin Rect[T]Pad_1200x400_um 48 4700 7302.5)
      (pin Rect[T]Pad_1200x400_um 47 4700 6667.5)
      (pin Rect[T]Pad_1200x400_um 46 4700 6032.5)
      (pin Rect[T]Pad_1200x400_um 45 4700 5397.5)
      (pin Rect[T]Pad_1200x400_um 44 4700 4762.5)
      (pin Rect[T]Pad_1200x400_um 43 4700 4127.5)
      (pin Rect[T]Pad_1200x400_um 42 4700 3492.5)
      (pin Rect[T]Pad_1200x400_um 41 4700 2857.5)
      (pin Rect[T]Pad_1200x400_um 40 4700 2222.5)
      (pin Rect[T]Pad_1200x400_um 39 4700 1587.5)
      (pin Rect[T]Pad_1200x400_um 38 4700 952.5)
      (pin Rect[T]Pad_1200x400_um 37 4700 317.5)
      (pin Rect[T]Pad_1200x400_um 36 4700 -317.5)
      (pin Rect[T]Pad_1200x400_um 35 4700 -952.5)
      (pin Rect[T]Pad_1200x400_um 34 4700 -1587.5)
      (pin Rect[T]Pad_1200x400_um 33 4700 -2222.5)
      (pin Rect[T]Pad_1200x400_um 32 4700 -2857.5)
      (pin Rect[T]Pad_1200x400_um 31 4700 -3492.5)
      (pin Rect[T]Pad_1200x400_um 30 4700 -4127.5)
      (pin Rect[T]Pad_1200x400_um 29 4700 -4762.5)
      (pin Rect[T]Pad_1200x400_um 28 4700 -5397.5)
      (pin Rect[T]Pad_1200x400_um 27 4700 -6032.5)
      (pin Rect[T]Pad_1200x400_um 26 4700 -6667.5)
      (pin Rect[T]Pad_1200x400_um 25 4700 -7302.5)
      (pin Rect[T]Pad_1200x400_um 24 -4700 -7302.5)
      (pin Rect[T]Pad_1200x400_um 23 -4700 -6667.5)
      (pin Rect[T]Pad_1200x400_um 22 -4700 -6032.5)
      (pin Rect[T]Pad_1200x400_um 21 -4700 -5397.5)
      (pin Rect[T]Pad_1200x400_um 20 -4700 -4762.5)
      (pin Rect[T]Pad_1200x400_um 19 -4700 -4127.5)
      (pin Rect[T]Pad_1200x400_um 18 -4700 -3492.5)
      (pin Rect[T]Pad_1200x400_um 17 -4700 -2857.5)
      (pin Rect[T]Pad_1200x400_um 16 -4700 -2222.5)
      (pin Rect[T]Pad_1200x400_um 15 -4700 -1587.5)
      (pin Rect[T]Pad_1200x400_um 14 -4700 -952.5)
      (pin Rect[T]Pad_1200x400_um 13 -4700 -317.5)
      (pin Rect[T]Pad_1200x400_um 12 -4700 317.5)
      (pin Rect[T]Pad_1200x400_um 11 -4700 952.5)
      (pin Rect[T]Pad_1200x400_um 10 -4700 1587.5)
      (pin Rect[T]Pad_1200x400_um 9 -4700 2222.5)
      (pin Rect[T]Pad_1200x400_um 8 -4700 2857.5)
      (pin Rect[T]Pad_1200x400_um 7 -4700 3492.5)
      (pin Rect[T]Pad_1200x400_um 6 -4700 4127.5)
      (pin Rect[T]Pad_1200x400_um 5 -4700 4762.5)
      (pin Rect[T]Pad_1200x400_um 4 -4700 5397.5)
      (pin Rect[T]Pad_1200x400_um 3 -4700 6032.5)
      (pin Rect[T]Pad_1200x400_um 2 -4700 6667.5)
      (pin Rect[T]Pad_1200x400_um 1 -4700 7302.5)
    )
    (image "Package_TO_SOT_THT:TO-220-3_Horizontal_TabDown"
      (outline (path signal 100  4390 16660  4307.81 16114.7  4068.54 15617.9  3693.46 15213.6
            3215.88 14937.9  2678.25 14815.2  2128.34 14856.4  1615 15057.9
            1183.85 15401.7  873.208 15857.3  710.663 16384.3  710.663 16935.7
            873.208 17462.7  1183.85 17918.3  1615 18262.1  2128.34 18463.6
            2678.25 18504.8  3215.88 18382.1  3693.46 18106.4  4068.54 17702.1
            4307.81 17205.3  4390 16660))
      (outline (path signal 100  -2460 13060  -2460 19460))
      (outline (path signal 100  -2460 19460  7540 19460))
      (outline (path signal 100  7540 19460  7540 13060))
      (outline (path signal 100  7540 13060  -2460 13060))
      (outline (path signal 100  -2460 3810  -2460 13060))
      (outline (path signal 100  -2460 13060  7540 13060))
      (outline (path signal 100  7540 13060  7540 3810))
      (outline (path signal 100  7540 3810  -2460 3810))
      (outline (path signal 100  0 3810  0 0))
      (outline (path signal 100  2540 3810  2540 0))
      (outline (path signal 100  5080 3810  5080 0))
      (outline (path signal 120  -2580 3690  7660 3690))
      (outline (path signal 120  -2580 19580  7660 19580))
      (outline (path signal 120  -2580 19580  -2580 3690))
      (outline (path signal 120  7660 19580  7660 3690))
      (outline (path signal 120  0 3690  0 1150))
      (outline (path signal 120  2540 3690  2540 1150))
      (outline (path signal 120  5080 3690  5080 1150))
      (outline (path signal 50  -2710 19710  -2710 -1250))
      (outline (path signal 50  -2710 -1250  7790 -1250))
      (outline (path signal 50  7790 -1250  7790 19710))
      (outline (path signal 50  7790 19710  -2710 19710))
      (pin Oval[A]Pad_3500x3500_um @1 2540 16660)
      (pin Rect[A]Pad_1905x2000_um 1 0 0)
      (pin Oval[A]Pad_1905x2000_um 2 2540 0)
      (pin Oval[A]Pad_1905x2000_um 3 5080 0)
    )
    (image "Package_DIP:DIP-20_W7.62mm_Socket_LongPads"
      (outline (path signal 100  1635 1270  6985 1270))
      (outline (path signal 100  6985 1270  6985 -24130))
      (outline (path signal 100  6985 -24130  635 -24130))
      (outline (path signal 100  635 -24130  635 270))
      (outline (path signal 100  635 270  1635 1270))
      (outline (path signal 100  -1270 1330  -1270 -24190))
      (outline (path signal 100  -1270 -24190  8890 -24190))
      (outline (path signal 100  8890 -24190  8890 1330))
      (outline (path signal 100  8890 1330  -1270 1330))
      (outline (path signal 120  2810 1330  1560 1330))
      (outline (path signal 120  1560 1330  1560 -24190))
      (outline (path signal 120  1560 -24190  6060 -24190))
      (outline (path signal 120  6060 -24190  6060 1330))
      (outline (path signal 120  6060 1330  4810 1330))
      (outline (path signal 120  -1440 1390  -1440 -24250))
      (outline (path signal 120  -1440 -24250  9060 -24250))
      (outline (path signal 120  9060 -24250  9060 1390))
      (outline (path signal 120  9060 1390  -1440 1390))
      (outline (path signal 50  -1550 1600  -1550 -24450))
      (outline (path signal 50  -1550 -24450  9150 -24450))
      (outline (path signal 50  9150 -24450  9150 1600))
      (outline (path signal 50  9150 1600  -1550 1600))
      (pin Rect[A]Pad_2400x1600_um 1 0 0)
      (pin Oval[A]Pad_2400x1600_um 11 7620 -22860)
      (pin Oval[A]Pad_2400x1600_um 2 0 -2540)
      (pin Oval[A]Pad_2400x1600_um 12 7620 -20320)
      (pin Oval[A]Pad_2400x1600_um 3 0 -5080)
      (pin Oval[A]Pad_2400x1600_um 13 7620 -17780)
      (pin Oval[A]Pad_2400x1600_um 4 0 -7620)
      (pin Oval[A]Pad_2400x1600_um 14 7620 -15240)
      (pin Oval[A]Pad_2400x1600_um 5 0 -10160)
      (pin Oval[A]Pad_2400x1600_um 15 7620 -12700)
      (pin Oval[A]Pad_2400x1600_um 6 0 -12700)
      (pin Oval[A]Pad_2400x1600_um 16 7620 -10160)
      (pin Oval[A]Pad_2400x1600_um 7 0 -15240)
      (pin Oval[A]Pad_2400x1600_um 17 7620 -7620)
      (pin Oval[A]Pad_2400x1600_um 8 0 -17780)
      (pin Oval[A]Pad_2400x1600_um 18 7620 -5080)
      (pin Oval[A]Pad_2400x1600_um 9 0 -20320)
      (pin Oval[A]Pad_2400x1600_um 19 7620 -2540)
      (pin Oval[A]Pad_2400x1600_um 10 0 -22860)
      (pin Oval[A]Pad_2400x1600_um 20 7620 0)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_2400x1600_um
      (shape (path F.Cu 1600  -400 0  400 0))
      (shape (path B.Cu 1600  -400 0  400 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1905x2000_um
      (shape (path F.Cu 1905  0 -47.5  0 47.5))
      (shape (path B.Cu 1905  0 -47.5  0 47.5))
      (attach off)
    )
    (padstack Oval[A]Pad_3500x3500_um
      (shape (path F.Cu 3500  0 0  0 0))
      (shape (path B.Cu 3500  0 0  0 0))
      (attach off)
    )
    (padstack Rect[B]Pad_1397x7620_um
      (shape (rect B.Cu -698.5 -3810 698.5 3810))
      (attach off)
    )
    (padstack Rect[B]Pad_1905x7620_um
      (shape (rect B.Cu -952.5 -3810 952.5 3810))
      (attach off)
    )
    (padstack Rect[A]Pad_2400x1600_um
      (shape (rect F.Cu -1200 -800 1200 800))
      (shape (rect B.Cu -1200 -800 1200 800))
      (attach off)
    )
    (padstack Rect[T]Pad_700x1500_um
      (shape (rect F.Cu -350 -750 350 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1000x1500_um
      (shape (rect F.Cu -500 -750 500 750))
      (attach off)
    )
    (padstack Rect[T]Pad_1200x400_um
      (shape (rect F.Cu -600 -200 600 200))
      (attach off)
    )
    (padstack Rect[T]Pad_1397x7620_um
      (shape (rect F.Cu -698.5 -3810 698.5 3810))
      (attach off)
    )
    (padstack Rect[T]Pad_1500x2800_um
      (shape (rect F.Cu -750 -1400 750 1400))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack Rect[A]Pad_1905x2000_um
      (shape (rect F.Cu -952.5 -1000 952.5 1000))
      (shape (rect B.Cu -952.5 -1000 952.5 1000))
      (attach off)
    )
    (padstack Rect[T]Pad_1905x7620_um
      (shape (rect F.Cu -952.5 -3810 952.5 3810))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net "Net-(C1-Pad2)"
      (pins C1-2 C2-2 C3-2 C4-2 C7-2 C8-2 C11-2 C12-2 C13-2 C14-2 C15-2 C16-2 C17-2
        C18-2 C19-2 C20-2 C21-2 C22-2)
    )
    (net "Net-(C5-Pad1)"
      (pins C5-1 J11-3)
    )
    (net GND
      (pins C5-2 C6-2 J1-62 J1-61 J1-6 J1-5 J1-2 J1-1 J2-1 J2-2 J2-5 J2-6 J2-61 J2-62
        J3-4 J4-1 J4-2 J4-33 J4-34 J4-99 J4-100 J5-1 J5-2 J5-50 J5-99 J5-100 JP1-2
        JP2-2 JP3-2 JP4-2 JP7-1 JP8-1 JP9-1 R4-1 R5-1 R6-1 U1-7 U2-7 U3-7 U4-7 U5-7
        U6-7 U7-4 U7-10 U7-15 U7-21 U7-28 U7-34 U7-39 U7-45 U8-4 U8-10 U8-15 U8-21
        U8-28 U8-34 U8-39 U8-45 U9-45 U9-39 U9-34 U9-28 U9-21 U9-15 U9-10 U9-4 U18-45
        U18-39 U18-34 U18-28 U18-21 U18-15 U18-10 U18-4 U19-1 U10-7 U13-7 U14-7 U15-7
        U16-7 U17-7 U12-12 U12-7 U11-7 J11-1 J11-14 J11-18)
    )
    (net "Net-(C6-Pad1)"
      (pins C6-1 J11-7)
    )
    (net "Net-(C9-Pad2)"
      (pins C9-2 J11-2)
    )
    (net "Net-(C9-Pad1)"
      (pins C9-1 J11-4)
    )
    (net "Net-(C10-Pad2)"
      (pins C10-2 J11-5)
    )
    (net "Net-(C10-Pad1)"
      (pins C10-1 J11-6)
    )
    (net +5V
      (pins C1-1 C2-1 C3-1 C4-1 C7-1 C8-1 C11-1 C12-1 C13-1 C14-1 C15-1 C16-1 C17-1
        C18-1 J1-64 J1-63 J2-63 J2-64 J4-3 J4-4 J4-97 J4-98 J5-3 J5-4 J5-97 J5-98
        J7-3 U1-14 U2-14 U3-14 U4-14 U5-14 U6-14 U19-3 U10-14 U13-14 U14-14 U15-14
        U16-14 U17-14 U11-14)
    )
    (net /BANK0_IO_T9
      (pins J1-60 J10-74)
    )
    (net "Net-(J1-Pad59)"
      (pins J1-59 J10-72)
    )
    (net /BANK0_IO_M11
      (pins J1-58 J10-76)
    )
    (net "Net-(J1-Pad57)"
      (pins J1-57 J10-70)
    )
    (net /BANK0_IO_P11
      (pins J1-56 J9-1)
    )
    (net /INTR_OUT
      (pins J1-55 U2-12)
    )
    (net /BANK0_IO_M10
      (pins J1-54 JP6-1)
    )
    (net /SELB_OUT
      (pins J1-53 U2-9)
    )
    (net /BANK0_IO_M9
      (pins J1-52 JP5-1)
    )
    (net /SELD_OUT
      (pins J1-51 U2-4)
    )
    (net /MSKO_IN
      (pins J1-50 U7-14)
    )
    (net /DCHM1_OUT
      (pins J1-49 U2-1)
    )
    (net /~IOPLS_IN
      (pins J1-48 U9-22)
    )
    (net /DCHM0_OUT
      (pins J1-47 U1-12)
    )
    (net /~CLR_IN
      (pins J1-46 U9-20)
    )
    (net /DCHR_OUT
      (pins J1-45 U1-9)
    )
    (net /~STRT_IN
      (pins J1-44 U9-19)
    )
    (net /INTP_OUT
      (pins J1-43 U1-4)
    )
    (net /~IO_OUT
      (pins J1-42 R3-1 R6-2)
    )
    (net /DCHP_OUT
      (pins J1-41 U1-1)
    )
    (net /~IO_BorC
      (pins J1-40 R2-1 R5-2)
    )
    (net /DRIVE_DATA_OUT
      (pins J1-39 U3-2 U3-10 U3-5 U3-13 U4-2 U4-10 U4-5 U4-13 U5-13 U5-5 U5-10 U5-2
        U6-2 U6-10 U6-5 U6-13)
    )
    (net /~IO_AorB
      (pins J1-38 R1-1 R4-2)
    )
    (net /DATA_IN15
      (pins J1-37 U8-23)
    )
    (net /DS_IN5
      (pins J1-36 U9-9)
    )
    (net /DATA_IN14
      (pins J1-35 U8-22)
    )
    (net /DS_IN4
      (pins J1-34 U9-8)
    )
    (net /DATA_IN13
      (pins J1-33 U8-20)
    )
    (net /DS_IN3
      (pins J1-32 U9-6)
    )
    (net /DATA_IN12
      (pins J1-31 U8-19)
    )
    (net /DS_IN2
      (pins J1-30 U9-5)
    )
    (net /DATA_IN11
      (pins J1-29 U8-17)
    )
    (net /DS_IN1
      (pins J1-28 U9-3)
    )
    (net /DATA_IN10
      (pins J1-27 U8-16)
    )
    (net /DS_IN0
      (pins J1-26 U9-2)
    )
    (net /DATA_IN9
      (pins J1-25 U8-14)
    )
    (net /RQENB_IN
      (pins J1-24 U7-13)
    )
    (net /DATA_IN8
      (pins J1-23 U8-13)
    )
    (net /IORST_IN
      (pins J1-22 U7-12)
    )
    (net /DATA_IN7
      (pins J1-21 U8-12)
    )
    (net /~OVFLO_IN
      (pins J1-20 U7-11)
    )
    (net /DATA_IN6
      (pins J1-19 U8-11)
    )
    (net /DCHO_IN
      (pins J1-18 U7-9)
    )
    (net /DATA_IN5
      (pins J1-17 U8-9)
    )
    (net /DCHI_IN
      (pins J1-16 U7-8)
    )
    (net /DATA_IN4
      (pins J1-15 U8-8)
    )
    (net /DCHA_IN
      (pins J1-14 U7-6)
    )
    (net /DATA_IN3
      (pins J1-13 U8-6)
    )
    (net /~INTA_IN
      (pins J1-12 U7-5)
    )
    (net /DATA_IN2
      (pins J1-11 U8-5)
    )
    (net /INTP_IN
      (pins J1-10 U7-3)
    )
    (net /DATA_IN1
      (pins J1-9 U8-3)
    )
    (net /DCHP_IN
      (pins J1-8 U7-2)
    )
    (net /DATA_IN0
      (pins J1-7 U8-2)
    )
    (net "Net-(J1-Pad4)"
      (pins J1-4)
    )
    (net "Net-(J1-Pad3)"
      (pins J1-3)
    )
    (net +3V3
      (pins C19-1 C20-1 C21-1 C22-1 J2-3 J2-4 J3-3 J3-6 J7-1 JP10-2 U7-7 U7-18 U7-31
        U7-42 U8-7 U8-18 U8-31 U8-42 U9-42 U9-31 U9-18 U9-7 U18-42 U18-31 U18-18 U18-7
        U19-2 J11-19 J11-20)
    )
    (net /DATA_OUT0
      (pins J2-7 U3-1)
    )
    (net "Net-(J10-Pad68)"
      (pins J2-8 J10-68)
    )
    (net /DATA_OUT1
      (pins J2-9 U3-4)
    )
    (net "Net-(J10-Pad66)"
      (pins J2-10 J10-66)
    )
    (net /DATA_OUT2
      (pins J2-11 U3-9)
    )
    (net "Net-(J10-Pad64)"
      (pins J2-12 J10-64)
    )
    (net /DATA_OUT3
      (pins J2-13 U3-12)
    )
    (net "Net-(J10-Pad62)"
      (pins J2-14 J10-62)
    )
    (net /DATA_OUT4
      (pins J2-15 U4-1)
    )
    (net "Net-(J10-Pad60)"
      (pins J2-16 J10-60)
    )
    (net /DATA_OUT5
      (pins J2-17 U4-4)
    )
    (net "Net-(J10-Pad58)"
      (pins J2-18 J10-58)
    )
    (net /DATA_OUT6
      (pins J2-19 U4-9)
    )
    (net "Net-(J10-Pad56)"
      (pins J2-20 J10-56)
    )
    (net /DATA_OUT7
      (pins J2-21 U4-12)
    )
    (net "Net-(J10-Pad54)"
      (pins J2-22 J10-54)
    )
    (net /DATA_OUT8
      (pins J2-23 U5-1)
    )
    (net "Net-(J10-Pad52)"
      (pins J2-24 J10-52)
    )
    (net /DATA_OUT9
      (pins J2-25 U5-4)
    )
    (net "Net-(J10-Pad50)"
      (pins J2-26 J10-50)
    )
    (net /DATA_OUT10
      (pins J2-27 U5-9)
    )
    (net "Net-(J10-Pad48)"
      (pins J2-28 J10-48)
    )
    (net /DATA_OUT11
      (pins J2-29 U5-12)
    )
    (net "Net-(J10-Pad46)"
      (pins J2-30 J10-46)
    )
    (net /DATA_OUT12
      (pins J2-31 U6-1)
    )
    (net "Net-(J10-Pad44)"
      (pins J2-32 J10-44)
    )
    (net /DATA_OUT13
      (pins J2-33 U6-4)
    )
    (net "Net-(J10-Pad42)"
      (pins J2-34 J10-42)
    )
    (net /DATA_OUT14
      (pins J2-35 U6-9)
    )
    (net "Net-(J10-Pad40)"
      (pins J2-36 J10-40)
    )
    (net /DATA_OUT15
      (pins J2-37 U6-12)
    )
    (net "Net-(J10-Pad38)"
      (pins J2-38 J10-38)
    )
    (net "Net-(J2-Pad39)"
      (pins J2-39 J3-1)
    )
    (net "Net-(J10-Pad36)"
      (pins J2-40 J10-36)
    )
    (net "Net-(J2-Pad41)"
      (pins J2-41 J3-2)
    )
    (net "Net-(J10-Pad34)"
      (pins J2-42 J10-34)
    )
    (net "Net-(J2-Pad43)"
      (pins J2-43 J3-5)
    )
    (net "Net-(J10-Pad32)"
      (pins J2-44 J10-32)
    )
    (net "Net-(J2-Pad45)"
      (pins J2-45 J3-7)
    )
    (net "Net-(J10-Pad30)"
      (pins J2-46 J10-30)
    )
    (net "Net-(J10-Pad2)"
      (pins J2-47 J10-2)
    )
    (net "Net-(J10-Pad28)"
      (pins J2-48 J10-28)
    )
    (net "Net-(J10-Pad4)"
      (pins J2-49 J10-4)
    )
    (net "Net-(J10-Pad26)"
      (pins J2-50 J10-26)
    )
    (net "Net-(J10-Pad6)"
      (pins J2-51 J10-6)
    )
    (net "Net-(J10-Pad24)"
      (pins J2-52 J10-24)
    )
    (net "Net-(J10-Pad8)"
      (pins J2-53 J10-8)
    )
    (net "Net-(J10-Pad22)"
      (pins J2-54 J10-22)
    )
    (net "Net-(J10-Pad10)"
      (pins J2-55 J10-10)
    )
    (net "Net-(J10-Pad20)"
      (pins J2-56 J10-20)
    )
    (net "Net-(J10-Pad12)"
      (pins J2-57 J10-12)
    )
    (net "Net-(J10-Pad18)"
      (pins J2-58 J10-18)
    )
    (net "Net-(J10-Pad14)"
      (pins J2-59 J10-14)
    )
    (net "Net-(J10-Pad16)"
      (pins J2-60 J10-16)
    )
    (net "Net-(J3-Pad8)"
      (pins J3-8)
    )
    (net "Net-(J3-Pad9)"
      (pins J3-9)
    )
    (net "Net-(J3-Pad10)"
      (pins J3-10)
    )
    (net "Net-(J3-Pad11)"
      (pins J3-11)
    )
    (net "Net-(J3-Pad12)"
      (pins J3-12 J3-12@1 J3-12@2 J3-12@3)
    )
    (net /PWR_ON
      (pins J4-5)
    )
    (net -5V
      (pins J4-6)
    )
    (net "Net-(J4-Pad7)"
      (pins J4-7)
    )
    (net "Net-(J4-Pad8)"
      (pins J4-8)
    )
    (net "Net-(J4-Pad9)"
      (pins J4-9)
    )
    (net /+15v
      (pins J4-10)
    )
    (net "Net-(J4-Pad11)"
      (pins J4-11)
    )
    (net "Net-(J4-Pad12)"
      (pins J4-12)
    )
    (net "Net-(J4-Pad13)"
      (pins J4-13)
    )
    (net "Net-(J4-Pad14)"
      (pins J4-14)
    )
    (net "Net-(J4-Pad15)"
      (pins J4-15)
    )
    (net "Net-(J4-Pad16)"
      (pins J4-16)
    )
    (net "Net-(J4-Pad17)"
      (pins J4-17)
    )
    (net "Net-(J4-Pad18)"
      (pins J4-18)
    )
    (net "Net-(J4-Pad19)"
      (pins J4-19)
    )
    (net "Net-(J4-Pad20)"
      (pins J4-20)
    )
    (net "Net-(J4-Pad21)"
      (pins J4-21)
    )
    (net "Net-(J4-Pad22)"
      (pins J4-22)
    )
    (net "Net-(J4-Pad23)"
      (pins J4-23)
    )
    (net "Net-(J4-Pad24)"
      (pins J4-24)
    )
    (net "Net-(J4-Pad25)"
      (pins J4-25)
    )
    (net "Net-(J4-Pad26)"
      (pins J4-26)
    )
    (net "Net-(J4-Pad27)"
      (pins J4-27)
    )
    (net "Net-(J4-Pad28)"
      (pins J4-28)
    )
    (net "Net-(J4-Pad29)"
      (pins J4-29)
    )
    (net "Net-(J4-Pad30)"
      (pins J4-30)
    )
    (net "Net-(J4-Pad31)"
      (pins J4-31)
    )
    (net "Net-(J4-Pad32)"
      (pins J4-32)
    )
    (net /~MEM13
      (pins J4-35)
    )
    (net /~MEM12
      (pins J4-36)
    )
    (net /~MBO13
      (pins J4-37)
    )
    (net /~MSKO
      (pins J4-38 U7-35)
    )
    (net /~MBO12
      (pins J4-39)
    )
    (net /INTA
      (pins J4-40 U7-44)
    )
    (net /~MBO15
      (pins J4-41)
    )
    (net /DATIB
      (pins J4-42 U9-37)
    )
    (net /~MBO14
      (pins J4-43)
    )
    (net /DATIA
      (pins J4-44 U9-38)
    )
    (net /~MEM10
      (pins J4-45)
    )
    (net /~DS3
      (pins J4-46 U9-43)
    )
    (net "Net-(J4-Pad47)"
      (pins J4-47)
    )
    (net /DATOC
      (pins J4-48 U9-32)
    )
    (net /~SECTOR_PULSE
      (pins J4-49 U18-43)
    )
    (net /CLR
      (pins J4-50 U9-29)
    )
    (net /~MEM11
      (pins J4-51)
    )
    (net /STRT
      (pins J4-52 U9-30)
    )
    (net /~MEM9
      (pins J4-53)
    )
    (net /DATIC
      (pins J4-54 U9-36)
    )
    (net /~MEM8
      (pins J4-55)
    )
    (net /DATOB
      (pins J4-56 U9-33)
    )
    (net /~DISKETTE
      (pins J4-57 U18-44)
    )
    (net /DATOA
      (pins J4-58 U9-35)
    )
    (net /~READ_DATA
      (pins J4-59 JP9-2 U8-1 U8-24 U8-25 U8-48 U18-46)
    )
    (net /~DCHA
      (pins J4-60 U7-43)
    )
    (net /~READ_CLOCK
      (pins J4-61 U18-47)
    )
    (net /~DS4
      (pins J4-62 U9-41)
    )
    (net /~TA16
      (pins J4-63 U16-11)
    )
    (net /~DS5
      (pins J4-64 U9-40)
    )
    (net "Net-(J4-Pad65)"
      (pins J4-65)
    )
    (net /~DS2
      (pins J4-66 U9-44)
    )
    (net "Net-(J4-Pad67)"
      (pins J4-67)
    )
    (net /~DS1
      (pins J4-68 U9-46)
    )
    (net "Net-(J4-Pad69)"
      (pins J4-69)
    )
    (net /~IORST
      (pins J4-70 U7-37)
    )
    (net /~TA128
      (pins J4-71 U17-8)
    )
    (net /~DS0
      (pins J4-72 U9-47)
    )
    (net /~TA32
      (pins J4-73 U17-3)
    )
    (net /IOPLS
      (pins J4-74 U9-27)
    )
    (net /~LEFT_SEL
      (pins J4-75 U14-6)
    )
    (net /~ATTEN3
      (pins J4-76 U18-32)
    )
    (net /~RESTORE
      (pins J4-77 U10-8)
    )
    (net /~ATTEN2
      (pins J4-78 U18-33)
    )
    (net /~SEEK_ERROR
      (pins J4-79 U18-41)
    )
    (net /~SELD
      (pins J4-80 U2-6)
    )
    (net /~D0
      (pins J4-81 U14-8)
    )
    (net /~SELB
      (pins J4-82 U2-8)
    )
    (net /~HD1
      (pins J4-83 U15-3)
    )
    (net /~TA2
      (pins J4-84 U16-3)
    )
    (net "Net-(J12-Pad2)"
      (pins J4-85 J12-2)
    )
    (net /~TAS
      (pins J4-86 U15-8)
    )
    (net /~TA4
      (pins J4-87 U16-6)
    )
    (net "Net-(J4-Pad88)"
      (pins J4-88)
    )
    (net /~TA1
      (pins J4-89 U15-11)
    )
    (net "Net-(J4-Pad90)"
      (pins J4-90)
    )
    (net /~TA8
      (pins J4-91 U16-8)
    )
    (net "Net-(J4-Pad92)"
      (pins J4-92)
    )
    (net /~DCHP_OUT
      (pins J4-93 U1-3)
    )
    (net /~DCHP_IN
      (pins J4-94 U7-47)
    )
    (net /~INTP_OUT
      (pins J4-95 U1-6)
    )
    (net /~INTP_IN
      (pins J4-96 U7-46)
    )
    (net /~MBO11
      (pins J5-5)
    )
    (net /60Hz
      (pins J5-6)
    )
    (net /~MA_LOAD
      (pins J5-7)
    )
    (net /~MBO10
      (pins J5-8)
    )
    (net /~MBO9
      (pins J5-9)
    )
    (net "Net-(J5-Pad10)"
      (pins J5-10)
    )
    (net /~HD2
      (pins J5-11 U15-6)
    )
    (net /~MBO8
      (pins J5-12)
    )
    (net /~D1
      (pins J5-13 U14-11)
    )
    (net /~MBO7
      (pins J5-14)
    )
    (net /~READ_GATE
      (pins J5-15 U13-3)
    )
    (net /~MBO6
      (pins J5-16)
    )
    (net /~DCHM0
      (pins J5-17 U1-11)
    )
    (net /~MEM15
      (pins J5-18)
    )
    (net /~TA256
      (pins J5-19 U17-11)
    )
    (net /STROBE
      (pins J5-20)
    )
    (net /~DCHM1
      (pins J5-21 U2-3)
    )
    (net /~MEM6
      (pins J5-22)
    )
    (net /~WRITE_GATE
      (pins J5-23 U13-6)
    )
    (net /~MEM7
      (pins J5-24)
    )
    (net /~FINISH
      (pins J5-25 U13-8)
    )
    (net /~MEM5
      (pins J5-26)
    )
    (net /~WRITE_DATA_&_CLOCK
      (pins J5-27 U13-11)
    )
    (net /~MEM4
      (pins J5-28)
    )
    (net /~INTR
      (pins J5-29 U2-11)
    )
    (net /INHIBIT
      (pins J5-30)
    )
    (net /~TA64
      (pins J5-31 U17-6)
    )
    (net /~MBO5
      (pins J5-32)
    )
    (net /~DCHO
      (pins J5-33 U7-40)
    )
    (net /~DUR
      (pins J5-34 U18-40)
    )
    (net /~DCHR
      (pins J5-35 U1-8)
    )
    (net "Net-(J5-Pad36)"
      (pins J5-36)
    )
    (net /~DCHI
      (pins J5-37 U7-41)
    )
    (net /~SA1
      (pins J5-38 U18-30)
    )
    (net /OVFLO
      (pins J5-39 U7-38)
    )
    (net /~CPU_A_REQ
      (pins J5-40 U14-3)
    )
    (net /~RQENB
      (pins J5-41 U7-36)
    )
    (net /~MBO4
      (pins J5-42)
    )
    (net /~MBO3
      (pins J5-43)
    )
    (net /~MBO2
      (pins J5-44)
    )
    (net /~INH_TRANS
      (pins J5-45)
    )
    (net "Net-(J5-Pad46)"
      (pins J5-46)
    )
    (net /~MEM2
      (pins J5-47)
    )
    (net /~ATTEN0
      (pins J5-48 U18-36)
    )
    (net /~ATTEN1
      (pins J5-49 U18-35)
    )
    (net /~SA2
      (pins J5-51 U18-29)
    )
    (net "Net-(J5-Pad52)"
      (pins J5-52)
    )
    (net /~WRITE_CHECK
      (pins J5-53 U18-37)
    )
    (net /~CPU_A_SELECT
      (pins J5-54 U18-38)
    )
    (net /~DATA7
      (pins J5-55 U4-11 U8-37)
    )
    (net /~DATA14
      (pins J5-56 U6-8 U8-27)
    )
    (net /~DATA5
      (pins J5-57 U4-6 U8-40)
    )
    (net /~DATA11
      (pins J5-58 U5-11 U8-32)
    )
    (net /~DATA12
      (pins J5-59 U6-3 U8-30)
    )
    (net /~DATA8
      (pins J5-60 U5-3 U8-36)
    )
    (net /~DATA4
      (pins J5-61 U4-3 U8-41)
    )
    (net /~DATA0
      (pins J5-62 U3-3 U8-47)
    )
    (net /~DATA9
      (pins J5-63 U5-6 U8-35)
    )
    (net /~DATA13
      (pins J5-64 U6-6 U8-29)
    )
    (net /~DATA1
      (pins J5-65 U3-6 U8-46)
    )
    (net /~DATA15
      (pins J5-66 U6-11 U8-26)
    )
    (net /~SA8
      (pins J5-67 U18-26)
    )
    (net /~MEM3
      (pins J5-68)
    )
    (net "Net-(J13-Pad2)"
      (pins J5-69 J13-2)
    )
    (net /~MEM1
      (pins J5-70)
    )
    (net /~MEM0
      (pins J5-71)
    )
    (net /~RELOAD_DISABLE
      (pins J5-72)
    )
    (net /~DATA3
      (pins J5-73 U3-11 U8-43)
    )
    (net /MB_LOAD
      (pins J5-74)
    )
    (net /~DATA10
      (pins J5-75 U5-8 U8-33)
    )
    (net /~MEM14
      (pins J5-76)
    )
    (net /~MBO1
      (pins J5-77)
    )
    (net "Net-(J5-Pad78)"
      (pins J5-78)
    )
    (net /~MBO0
      (pins J5-79)
    )
    (net /~EXT_SELECT
      (pins J5-80)
    )
    (net "Net-(J5-Pad81)"
      (pins J5-81)
    )
    (net /~DATA2
      (pins J5-82 U3-8 U8-44)
    )
    (net /~READ_IO
      (pins J5-83)
    )
    (net "Net-(J5-Pad84)"
      (pins J5-84)
    )
    (net /~INHIBIT_SELECT
      (pins J5-85)
    )
    (net /~MB_CLEAR
      (pins J5-86)
    )
    (net /~READ_1
      (pins J5-87)
    )
    (net /~DRIVE_IO
      (pins J5-88)
    )
    (net "Net-(J5-Pad89)"
      (pins J5-89)
    )
    (net /~READ_2
      (pins J5-90)
    )
    (net "Net-(J5-Pad91)"
      (pins J5-91)
    )
    (net "Net-(J5-Pad92)"
      (pins J5-92)
    )
    (net "Net-(J5-Pad93)"
      (pins J5-93)
    )
    (net "Net-(J5-Pad94)"
      (pins J5-94)
    )
    (net /~DATA6
      (pins J5-95 U4-8 U8-38)
    )
    (net "Net-(J5-Pad96)"
      (pins J5-96)
    )
    (net "Net-(J6-Pad1)"
      (pins J6-1 U10-5)
    )
    (net "Net-(J6-Pad2)"
      (pins J6-2 U10-4)
    )
    (net "Net-(J6-Pad3)"
      (pins J6-3 U10-2)
    )
    (net "Net-(J6-Pad4)"
      (pins J6-4 U10-1)
    )
    (net "Net-(J7-Pad2)"
      (pins J7-2 U12-14)
    )
    (net "Net-(J8-Pad2)"
      (pins J8-2 U10-6)
    )
    (net "Net-(J8-Pad1)"
      (pins J8-1 U10-3)
    )
    (net /HD2
      (pins J10-1 U15-4)
    )
    (net /HD1
      (pins J10-3 U15-1)
    )
    (net /SA8
      (pins J10-5 U18-23)
    )
    (net /SA4
      (pins J10-7 U18-22)
    )
    (net /SA2
      (pins J10-9 U18-20)
    )
    (net /SA1
      (pins J10-11 U18-19)
    )
    (net /ATTEN3
      (pins J10-13 U18-17)
    )
    (net /ATTEN2
      (pins J10-15 U18-16)
    )
    (net /ATTEN1
      (pins J10-17 U18-14)
    )
    (net /ATTEN0
      (pins J10-19 U18-13)
    )
    (net /TA256
      (pins J10-21 U17-12)
    )
    (net /TA128
      (pins J10-23 U17-9)
    )
    (net /TA64
      (pins J10-25 U17-4)
    )
    (net /TA32
      (pins J10-27 U17-1)
    )
    (net /TA16
      (pins J10-29 U16-12)
    )
    (net /TA8
      (pins J10-31 U16-9)
    )
    (net /TA4
      (pins J10-33 U16-4)
    )
    (net /TA2
      (pins J10-35 U16-1)
    )
    (net /TA1
      (pins J10-37 U15-12)
    )
    (net /TAS
      (pins J10-39 U15-9)
    )
    (net /D1
      (pins J10-41 U14-12)
    )
    (net /D0
      (pins J10-43 U14-9)
    )
    (net /WRITE_CHECK
      (pins J10-45 U18-12)
    )
    (net /LEFT_SEL
      (pins J10-47 U14-4)
    )
    (net /CPU_A_SELECT
      (pins J10-49 U18-11)
    )
    (net /CPU_A_REQ
      (pins J10-51 U14-1)
    )
    (net /DUR
      (pins J10-53 U18-9)
    )
    (net /WRITE_DATA_&_CLOCK
      (pins J10-55 U13-12)
    )
    (net /FINISH
      (pins J10-57 U13-9)
    )
    (net /WRITE_GATE
      (pins J10-59 U13-4)
    )
    (net /READ_GATE
      (pins J10-61 U13-1)
    )
    (net /SEEK_ERROR
      (pins J10-63 U18-8)
    )
    (net /SECTOR_PULSE
      (pins J10-65 U18-6)
    )
    (net /DISKETTE
      (pins J10-67 U18-5)
    )
    (net /READ_DATA
      (pins J10-69 U18-3)
    )
    (net /READ_CLOCK
      (pins J10-71 U18-2)
    )
    (net /DISKETTE_RW
      (pins J10-73 U10-12)
    )
    (net /RESTORE
      (pins J10-75 U10-9)
    )
    (net /B_tx_1
      (pins J11-8)
    )
    (net /B_rx_1
      (pins J11-9)
    )
    (net /F_rx_1
      (pins J11-10)
    )
    (net "Net-(J11-Pad11)"
      (pins J11-11)
    )
    (net /F_tx_1
      (pins J11-12)
    )
    (net /F_tx_0
      (pins JP5-2 J11-13)
    )
    (net /F_rx_0
      (pins JP6-2 J11-15)
    )
    (net /B_rx_0
      (pins J13-1 J11-16)
    )
    (net /B_tx_0
      (pins J12-1 J11-17)
    )
    (net /~DISKETTE_RW
      (pins J12-3 U10-11)
    )
    (net /~SA4
      (pins J13-3 U18-27)
    )
    (net "Net-(J14-Pad6)"
      (pins J14-6 U7-23)
    )
    (net "Net-(J14-Pad5)"
      (pins J14-5 U7-22)
    )
    (net "Net-(J14-Pad4)"
      (pins J14-4 U7-20)
    )
    (net "Net-(J14-Pad3)"
      (pins J14-3 U7-19)
    )
    (net "Net-(J14-Pad2)"
      (pins J14-2 U7-17)
    )
    (net "Net-(J14-Pad1)"
      (pins J14-1 U7-16)
    )
    (net "Net-(J15-Pad1)"
      (pins J15-1 U7-26)
    )
    (net "Net-(J15-Pad2)"
      (pins J15-2 U7-27)
    )
    (net "Net-(J15-Pad3)"
      (pins J15-3 U7-29)
    )
    (net "Net-(J15-Pad4)"
      (pins J15-4 U7-30)
    )
    (net "Net-(J15-Pad5)"
      (pins J15-5 U7-32)
    )
    (net "Net-(J15-Pad6)"
      (pins J15-6 U7-33)
    )
    (net "Net-(JP1-Pad1)"
      (pins JP1-1 U18-1)
    )
    (net "Net-(JP2-Pad1)"
      (pins JP2-1 U18-48)
    )
    (net "Net-(JP3-Pad1)"
      (pins JP3-1 U18-25)
    )
    (net "Net-(JP4-Pad1)"
      (pins JP4-1 U18-24)
    )
    (net /DRIVE
      (pins JP7-2 U1-13 U1-5 U1-10 U1-2 U2-13 U2-5 U2-10 U2-2)
    )
    (net /~OBSERVE
      (pins JP8-2 U7-1 U7-24 U7-25 U7-48 U9-48 U9-25 U9-24 U9-1)
    )
    (net "Net-(JP10-Pad1)"
      (pins JP10-1 U10-10 U10-13 U13-13 U13-5 U13-10 U13-2 U14-2 U14-10 U14-5 U14-13
        U15-13 U15-5 U15-10 U15-2 U16-2 U16-10 U16-5 U16-13 U17-13 U17-5 U17-10 U17-2)
    )
    (net "Net-(R1-Pad2)"
      (pins R1-2 U12-1)
    )
    (net "Net-(R2-Pad2)"
      (pins R2-2 U12-4)
    )
    (net "Net-(R3-Pad2)"
      (pins R3-2 U12-10)
    )
    (net "Net-(U9-Pad26)"
      (pins U9-26)
    )
    (net "Net-(U9-Pad23)"
      (pins U9-23)
    )
    (net /~DATOC_IN
      (pins U9-17 U12-11 U11-10)
    )
    (net /~DATOB_IN
      (pins U9-16 U11-5 U11-13)
    )
    (net /~DATOA_IN
      (pins U9-14 U11-2 U11-12)
    )
    (net /~DATIC_IN
      (pins U9-13 U11-9)
    )
    (net /~DATIB_IN
      (pins U9-12 U11-4)
    )
    (net /~DATIA_IN
      (pins U9-11 U11-1)
    )
    (net "Net-(U11-Pad8)"
      (pins U12-6 U11-8)
    )
    (net "Net-(U11-Pad3)"
      (pins U12-2 U11-3)
    )
    (net "Net-(U11-Pad11)"
      (pins U12-8 U11-11)
    )
    (net "Net-(U11-Pad6)"
      (pins U12-3 U12-5 U11-6)
    )
    (net "Net-(U12-Pad13)"
      (pins U12-9 U12-13)
    )
    (class kicad_default "" /+15v /60Hz /ATTEN0 /ATTEN1 /ATTEN2 /ATTEN3 /BANK0_IO_M10
      /BANK0_IO_M11 /BANK0_IO_M9 /BANK0_IO_P11 /BANK0_IO_T9 /B_rx_0 /B_rx_1
      /B_tx_0 /B_tx_1 /CLR /CPU_A_REQ /CPU_A_SELECT /D0 /D1 /DATA_IN0 /DATA_IN1
      /DATA_IN10 /DATA_IN11 /DATA_IN12 /DATA_IN13 /DATA_IN14 /DATA_IN15 /DATA_IN2
      /DATA_IN3 /DATA_IN4 /DATA_IN5 /DATA_IN6 /DATA_IN7 /DATA_IN8 /DATA_IN9
      /DATA_OUT0 /DATA_OUT1 /DATA_OUT10 /DATA_OUT11 /DATA_OUT12 /DATA_OUT13
      /DATA_OUT14 /DATA_OUT15 /DATA_OUT2 /DATA_OUT3 /DATA_OUT4 /DATA_OUT5
      /DATA_OUT6 /DATA_OUT7 /DATA_OUT8 /DATA_OUT9 /DATIA /DATIB /DATIC /DATOA
      /DATOB /DATOC /DCHA_IN /DCHI_IN /DCHM0_OUT /DCHM1_OUT /DCHO_IN /DCHP_IN
      /DCHP_OUT /DCHR_OUT /DISKETTE /DISKETTE_RW /DRIVE /DRIVE_DATA_OUT /DS_IN0
      /DS_IN1 /DS_IN2 /DS_IN3 /DS_IN4 /DS_IN5 /DUR /FINISH /F_rx_0 /F_rx_1
      /F_tx_0 /F_tx_1 /HD1 /HD2 /INHIBIT /INTA /INTP_IN /INTP_OUT /INTR_OUT
      /IOPLS /IORST_IN /LEFT_SEL /MB_LOAD /MSKO_IN /OVFLO /PWR_ON /READ_CLOCK
      /READ_DATA /READ_GATE /RESTORE /RQENB_IN /SA1 /SA2 /SA4 /SA8 /SECTOR_PULSE
      /SEEK_ERROR /SELB_OUT /SELD_OUT /STROBE /STRT /TA1 /TA128 /TA16 /TA2
      /TA256 /TA32 /TA4 /TA64 /TA8 /TAS /WRITE_CHECK /WRITE_DATA_&_CLOCK /WRITE_GATE
      /~ATTEN0 /~ATTEN1 /~ATTEN2 /~ATTEN3 /~CLR_IN /~CPU_A_REQ /~CPU_A_SELECT
      /~D0 /~D1 /~DATA0 /~DATA1 /~DATA10 /~DATA11 /~DATA12 /~DATA13 /~DATA14
      /~DATA15 /~DATA2 /~DATA3 /~DATA4 /~DATA5 /~DATA6 /~DATA7 /~DATA8 /~DATA9
      /~DATIA_IN /~DATIB_IN /~DATIC_IN /~DATOA_IN /~DATOB_IN /~DATOC_IN /~DCHA
      /~DCHI /~DCHM0 /~DCHM1 /~DCHO /~DCHP_IN /~DCHP_OUT /~DCHR /~DISKETTE
      /~DISKETTE_RW /~DRIVE_IO /~DS0 /~DS1 /~DS2 /~DS3 /~DS4 /~DS5 /~DUR /~EXT_SELECT
      /~FINISH /~HD1 /~HD2 /~INHIBIT_SELECT /~INH_TRANS /~INTA_IN /~INTP_IN
      /~INTP_OUT /~INTR /~IOPLS_IN /~IORST /~IO_AorB /~IO_BorC /~IO_OUT /~LEFT_SEL
      /~MA_LOAD /~MBO0 /~MBO1 /~MBO10 /~MBO11 /~MBO12 /~MBO13 /~MBO14 /~MBO15
      /~MBO2 /~MBO3 /~MBO4 /~MBO5 /~MBO6 /~MBO7 /~MBO8 /~MBO9 /~MB_CLEAR /~MEM0
      /~MEM1 /~MEM10 /~MEM11 /~MEM12 /~MEM13 /~MEM14 /~MEM15 /~MEM2 /~MEM3
      /~MEM4 /~MEM5 /~MEM6 /~MEM7 /~MEM8 /~MEM9 /~MSKO /~OBSERVE /~OVFLO_IN
      /~READ_1 /~READ_2 /~READ_CLOCK /~READ_DATA /~READ_GATE /~READ_IO /~RELOAD_DISABLE
      /~RESTORE /~RQENB /~SA1 /~SA2 /~SA4 /~SA8 /~SECTOR_PULSE /~SEEK_ERROR
      /~SELB /~SELD /~STRT_IN /~TA1 /~TA128 /~TA16 /~TA2 /~TA256 /~TA32 /~TA4
      /~TA64 /~TA8 /~TAS /~WRITE_CHECK /~WRITE_DATA_&_CLOCK /~WRITE_GATE "Net-(C1-Pad1)"
      "Net-(C1-Pad2)" "Net-(C10-Pad1)" "Net-(C10-Pad2)" "Net-(C5-Pad1)" "Net-(C6-Pad1)"
      "Net-(C9-Pad1)" "Net-(C9-Pad2)" "Net-(J1-Pad3)" "Net-(J1-Pad4)" "Net-(J1-Pad57)"
      "Net-(J1-Pad59)" "Net-(J10-Pad10)" "Net-(J10-Pad12)" "Net-(J10-Pad14)"
      "Net-(J10-Pad16)" "Net-(J10-Pad18)" "Net-(J10-Pad2)" "Net-(J10-Pad20)"
      "Net-(J10-Pad22)" "Net-(J10-Pad24)" "Net-(J10-Pad26)" "Net-(J10-Pad28)"
      "Net-(J10-Pad30)" "Net-(J10-Pad32)" "Net-(J10-Pad34)" "Net-(J10-Pad36)"
      "Net-(J10-Pad38)" "Net-(J10-Pad4)" "Net-(J10-Pad40)" "Net-(J10-Pad42)"
      "Net-(J10-Pad44)" "Net-(J10-Pad46)" "Net-(J10-Pad48)" "Net-(J10-Pad50)"
      "Net-(J10-Pad52)" "Net-(J10-Pad54)" "Net-(J10-Pad56)" "Net-(J10-Pad58)"
      "Net-(J10-Pad6)" "Net-(J10-Pad60)" "Net-(J10-Pad62)" "Net-(J10-Pad64)"
      "Net-(J10-Pad66)" "Net-(J10-Pad68)" "Net-(J10-Pad8)" "Net-(J11-Pad11)"
      "Net-(J12-Pad2)" "Net-(J13-Pad2)" "Net-(J14-Pad1)" "Net-(J14-Pad2)"
      "Net-(J14-Pad3)" "Net-(J14-Pad4)" "Net-(J14-Pad5)" "Net-(J14-Pad6)"
      "Net-(J15-Pad1)" "Net-(J15-Pad2)" "Net-(J15-Pad3)" "Net-(J15-Pad4)"
      "Net-(J15-Pad5)" "Net-(J15-Pad6)" "Net-(J2-Pad39)" "Net-(J2-Pad41)"
      "Net-(J2-Pad43)" "Net-(J2-Pad45)" "Net-(J3-Pad10)" "Net-(J3-Pad11)"
      "Net-(J3-Pad12)" "Net-(J3-Pad8)" "Net-(J3-Pad9)" "Net-(J4-Pad11)" "Net-(J4-Pad12)"
      "Net-(J4-Pad13)" "Net-(J4-Pad14)" "Net-(J4-Pad15)" "Net-(J4-Pad16)"
      "Net-(J4-Pad17)" "Net-(J4-Pad18)" "Net-(J4-Pad19)" "Net-(J4-Pad20)"
      "Net-(J4-Pad21)" "Net-(J4-Pad22)" "Net-(J4-Pad23)" "Net-(J4-Pad24)"
      "Net-(J4-Pad25)" "Net-(J4-Pad26)" "Net-(J4-Pad27)" "Net-(J4-Pad28)"
      "Net-(J4-Pad29)" "Net-(J4-Pad30)" "Net-(J4-Pad31)" "Net-(J4-Pad32)"
      "Net-(J4-Pad47)" "Net-(J4-Pad65)" "Net-(J4-Pad67)" "Net-(J4-Pad69)"
      "Net-(J4-Pad7)" "Net-(J4-Pad8)" "Net-(J4-Pad88)" "Net-(J4-Pad9)" "Net-(J4-Pad90)"
      "Net-(J4-Pad92)" "Net-(J5-Pad10)" "Net-(J5-Pad36)" "Net-(J5-Pad46)"
      "Net-(J5-Pad52)" "Net-(J5-Pad78)" "Net-(J5-Pad81)" "Net-(J5-Pad84)"
      "Net-(J5-Pad89)" "Net-(J5-Pad91)" "Net-(J5-Pad92)" "Net-(J5-Pad93)"
      "Net-(J5-Pad94)" "Net-(J5-Pad96)" "Net-(J6-Pad1)" "Net-(J6-Pad2)" "Net-(J6-Pad3)"
      "Net-(J6-Pad4)" "Net-(J7-Pad2)" "Net-(J8-Pad1)" "Net-(J8-Pad2)" "Net-(JP1-Pad1)"
      "Net-(JP10-Pad1)" "Net-(JP2-Pad1)" "Net-(JP3-Pad1)" "Net-(JP4-Pad1)"
      "Net-(R1-Pad2)" "Net-(R2-Pad2)" "Net-(R3-Pad2)" "Net-(U11-Pad11)" "Net-(U11-Pad3)"
      "Net-(U11-Pad6)" "Net-(U11-Pad8)" "Net-(U12-Pad13)" "Net-(U9-Pad23)"
      "Net-(U9-Pad26)"
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
    (class PWR_GND +3V3 +5V -5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 350)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
