// Seed: 3013096659
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  id_4 :
  assert property (@(id_3) id_2) id_3 = -1;
endmodule
module module_2 (
    input supply1 id_0,
    input wire id_1,
    input supply0 id_2,
    input supply1 id_3,
    input wire id_4,
    output tri id_5,
    output tri1 id_6,
    input supply1 id_7,
    output wand id_8,
    output tri id_9,
    output supply1 id_10,
    output wor id_11
);
  wire id_13;
  wire id_14;
  wire id_15;
  always_latch $display(-1'h0);
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always id_6 = 1;
  wire id_16, id_17;
endmodule
