Release 14.3 - xst P.40xd (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xa6slx9-3-ftg256

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_1bit.vhf" into library work
Parsing entity <cmp_1bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/bus_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_bus_muxer>.
Parsing architecture <M16_1E_HXILINX_bus_muxer_V> of entity <m16_1e_hxilinx_bus_muxer>.
Parsing entity <bus_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/stepper.vhf" into library work
Parsing entity <CB4CE_HXILINX_stepper>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_stepper>.
Parsing entity <D3_8E_HXILINX_stepper>.
Parsing architecture <D3_8E_HXILINX_stepper_V> of entity <d3_8e_hxilinx_stepper>.
Parsing entity <stepper>.
Parsing architecture <BEHAVIORAL> of entity <stepper>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/lzero.vhf" into library work
Parsing entity <NOR8_HXILINX_lzero>.
Parsing architecture <NOR8_HXILINX_lzero_V> of entity <nor8_hxilinx_lzero>.
Parsing entity <lzero>.
Parsing architecture <BEHAVIORAL> of entity <lzero>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/freq_divider.vhf" into library work
Parsing entity <CB16CE_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_freq_divider>.
Parsing entity <FJKC_HXILINX_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_freq_divider>.
Parsing entity <AND8_HXILINX_freq_divider>.
Parsing architecture <AND8_HXILINX_freq_divider_V> of entity <and8_hxilinx_freq_divider>.
Parsing entity <freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/encoder8_3.vhf" into library work
Parsing entity <AND8_HXILINX_encoder8_3>.
Parsing architecture <AND8_HXILINX_encoder8_3_V> of entity <and8_hxilinx_encoder8_3>.
Parsing entity <encoder8_3>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cmp_8bit.vhf" into library work
Parsing entity <cmp_1bit_MUSER_cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cmp_8bit>.
Parsing entity <cmp_8bit>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu_output_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_alu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_alu_output_muxer_V> of entity <m16_1e_hxilinx_alu_output_muxer>.
Parsing entity <bus_muxer_MUSER_alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu_output_muxer>.
Parsing entity <alu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/reg_8bit.vhf" into library work
Parsing entity <LD8CE_HXILINX_reg_8bit>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_reg_8bit>.
Parsing entity <reg_8bit>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/ram_256bytes.vhf" into library work
Parsing entity <LD8_HXILINX_ram_256bytes>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_ram_256bytes>.
Parsing entity <ram_256bytes>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/pass_through_or_one.vhf" into library work
Parsing entity <M2_1_HXILINX_pass_through_or_one>.
Parsing architecture <M2_1_HXILINX_pass_through_or_one_V> of entity <m2_1_hxilinx_pass_through_or_one>.
Parsing entity <pass_through_or_one>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_output_muxer.vhf" into library work
Parsing entity <M16_1E_HXILINX_cpu_output_muxer>.
Parsing architecture <M16_1E_HXILINX_cpu_output_muxer_V> of entity <m16_1e_hxilinx_cpu_output_muxer>.
Parsing entity <AND8_HXILINX_cpu_output_muxer>.
Parsing architecture <AND8_HXILINX_cpu_output_muxer_V> of entity <and8_hxilinx_cpu_output_muxer>.
Parsing entity <bus_muxer_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu_output_muxer>.
Parsing entity <encoder8_3_MUSER_cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_output_muxer>.
Parsing entity <cpu_output_muxer>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_freq_divider.vhf" into library work
Parsing entity <M8_1E_HXILINX_cpu_freq_divider>.
Parsing architecture <M8_1E_HXILINX_cpu_freq_divider_V> of entity <m8_1e_hxilinx_cpu_freq_divider>.
Parsing entity <CB16CE_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu_freq_divider>.
Parsing entity <FJKC_HXILINX_cpu_freq_divider>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu_freq_divider>.
Parsing entity <AND8_HXILINX_cpu_freq_divider>.
Parsing architecture <AND8_HXILINX_cpu_freq_divider_V> of entity <and8_hxilinx_cpu_freq_divider>.
Parsing entity <freq_divider_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu_freq_divider>.
Parsing entity <encoder8_3_MUSER_cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu_freq_divider>.
Parsing entity <cpu_freq_divider>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu_control.vhf" into library work
Parsing entity <CB4CE_HXILINX_cpu_control>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu_control>.
Parsing entity <OR6_HXILINX_cpu_control>.
Parsing architecture <OR6_HXILINX_cpu_control_V> of entity <or6_hxilinx_cpu_control>.
Parsing entity <D3_8E_HXILINX_cpu_control>.
Parsing architecture <D3_8E_HXILINX_cpu_control_V> of entity <d3_8e_hxilinx_cpu_control>.
Parsing entity <D2_4E_HXILINX_cpu_control>.
Parsing architecture <D2_4E_HXILINX_cpu_control_V> of entity <d2_4e_hxilinx_cpu_control>.
Parsing entity <stepper_MUSER_cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu_control>.
Parsing entity <cpu_control>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/clk_generator.vhf" into library work
Parsing entity <FJKC_HXILINX_clk_generator>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_clk_generator>.
Parsing entity <clk_generator>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/buf_8bit.vhf" into library work
Parsing entity <buf_8bit>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/alu.vhf" into library work
Parsing entity <ADD8_HXILINX_alu>.
Parsing architecture <ADD8_HXILINX_alu_V> of entity <add8_hxilinx_alu>.
Parsing entity <NOR8_HXILINX_alu>.
Parsing architecture <NOR8_HXILINX_alu_V> of entity <nor8_hxilinx_alu>.
Parsing entity <INV8_HXILINX_alu>.
Parsing architecture <INV8_HXILINX_alu_V> of entity <inv8_hxilinx_alu>.
Parsing entity <D3_8E_HXILINX_alu>.
Parsing architecture <D3_8E_HXILINX_alu_V> of entity <d3_8e_hxilinx_alu>.
Parsing entity <M16_1E_HXILINX_alu>.
Parsing architecture <M16_1E_HXILINX_alu_V> of entity <m16_1e_hxilinx_alu>.
Parsing entity <bus_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_alu>.
Parsing entity <alu_output_muxer_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_alu>.
Parsing entity <lzero_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_alu>.
Parsing entity <cmp_1bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_alu>.
Parsing entity <cmp_8bit_MUSER_alu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_alu>.
Parsing entity <alu>.
Parsing architecture <BEHAVIORAL> of entity <alu>.
Parsing VHDL file "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" into library work
Parsing entity <LD8CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8ce_hxilinx_cpu>.
Parsing entity <CB4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb4ce_hxilinx_cpu>.
Parsing entity <LD8_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld8_hxilinx_cpu>.
Parsing entity <ADD8_HXILINX_cpu>.
Parsing architecture <ADD8_HXILINX_cpu_V> of entity <add8_hxilinx_cpu>.
Parsing entity <M8_1E_HXILINX_cpu>.
Parsing architecture <M8_1E_HXILINX_cpu_V> of entity <m8_1e_hxilinx_cpu>.
Parsing entity <NOR8_HXILINX_cpu>.
Parsing architecture <NOR8_HXILINX_cpu_V> of entity <nor8_hxilinx_cpu>.
Parsing entity <INV8_HXILINX_cpu>.
Parsing architecture <INV8_HXILINX_cpu_V> of entity <inv8_hxilinx_cpu>.
Parsing entity <OR6_HXILINX_cpu>.
Parsing architecture <OR6_HXILINX_cpu_V> of entity <or6_hxilinx_cpu>.
Parsing entity <LD4CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <ld4ce_hxilinx_cpu>.
Parsing entity <CB16CE_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <cb16ce_hxilinx_cpu>.
Parsing entity <D3_8E_HXILINX_cpu>.
Parsing architecture <D3_8E_HXILINX_cpu_V> of entity <d3_8e_hxilinx_cpu>.
Parsing entity <M16_1E_HXILINX_cpu>.
Parsing architecture <M16_1E_HXILINX_cpu_V> of entity <m16_1e_hxilinx_cpu>.
Parsing entity <FJKC_HXILINX_cpu>.
Parsing architecture <Behavioral> of entity <fjkc_hxilinx_cpu>.
Parsing entity <D2_4E_HXILINX_cpu>.
Parsing architecture <D2_4E_HXILINX_cpu_V> of entity <d2_4e_hxilinx_cpu>.
Parsing entity <M2_1_HXILINX_cpu>.
Parsing architecture <M2_1_HXILINX_cpu_V> of entity <m2_1_hxilinx_cpu>.
Parsing entity <AND8_HXILINX_cpu>.
Parsing architecture <AND8_HXILINX_cpu_V> of entity <and8_hxilinx_cpu>.
Parsing entity <buf_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <buf_8bit_muser_cpu>.
Parsing entity <freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <freq_divider_muser_cpu>.
Parsing entity <encoder8_3_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <encoder8_3_muser_cpu>.
Parsing entity <cpu_freq_divider_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_freq_divider_muser_cpu>.
Parsing entity <clk_generator_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <clk_generator_muser_cpu>.
Parsing entity <bus_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <bus_muxer_muser_cpu>.
Parsing entity <cpu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_output_muxer_muser_cpu>.
Parsing entity <reg_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <reg_8bit_muser_cpu>.
Parsing entity <pass_through_or_one_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <pass_through_or_one_muser_cpu>.
Parsing entity <ram_256bytes_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <ram_256bytes_muser_cpu>.
Parsing entity <stepper_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <stepper_muser_cpu>.
Parsing entity <cpu_control_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu_control_muser_cpu>.
Parsing entity <alu_output_muxer_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_output_muxer_muser_cpu>.
Parsing entity <lzero_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <lzero_muser_cpu>.
Parsing entity <cmp_1bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_1bit_muser_cpu>.
Parsing entity <cmp_8bit_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <cmp_8bit_muser_cpu>.
Parsing entity <alu_MUSER_cpu>.
Parsing architecture <BEHAVIORAL> of entity <alu_muser_cpu>.
Parsing entity <cpu>.
Parsing architecture <BEHAVIORAL> of entity <cpu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <alu_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <D3_8E_HXILINX_cpu> (architecture <D3_8E_HXILINX_cpu_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 401. Case statement is complete. others clause is never selected

Elaborating entity <ADD8_HXILINX_cpu> (architecture <ADD8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <INV8_HXILINX_cpu> (architecture <INV8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <cmp_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <cmp_1bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <lzero_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <NOR8_HXILINX_cpu> (architecture <NOR8_HXILINX_cpu_V>) from library <work>.

Elaborating entity <alu_output_muxer_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <bus_muxer_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M16_1E_HXILINX_cpu> (architecture <M16_1E_HXILINX_cpu_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 476. Case statement is complete. others clause is never selected
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1449: Net <XLXN_54> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1450: Net <XLXN_55> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1451: Net <XLXN_56> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1452: Net <XLXN_57> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1453: Net <XLXN_58> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1454: Net <XLXN_59> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1455: Net <XLXN_60> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1456: Net <XLXN_61> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1457: Net <XLXN_70> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1458: Net <XLXN_71> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1459: Net <XLXN_72> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1460: Net <XLXN_73> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1461: Net <XLXN_74> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1462: Net <XLXN_75> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1463: Net <XLXN_76> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1464: Net <XLXN_77> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1465: Net <XLXN_86> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1466: Net <XLXN_87> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1467: Net <XLXN_88> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1468: Net <XLXN_89> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1469: Net <XLXN_90> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1470: Net <XLXN_91> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1471: Net <XLXN_92> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1472: Net <XLXN_93> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1473: Net <XLXN_102> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1474: Net <XLXN_103> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1475: Net <XLXN_104> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1476: Net <XLXN_105> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1477: Net <XLXN_106> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1478: Net <XLXN_107> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1479: Net <XLXN_108> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1480: Net <XLXN_109> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1481: Net <XLXN_118> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1482: Net <XLXN_119> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1483: Net <XLXN_120> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1484: Net <XLXN_121> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1485: Net <XLXN_122> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1486: Net <XLXN_123> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1487: Net <XLXN_124> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1488: Net <XLXN_125> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1489: Net <XLXN_134> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1490: Net <XLXN_135> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1491: Net <XLXN_136> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1492: Net <XLXN_137> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1493: Net <XLXN_138> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1494: Net <XLXN_139> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1495: Net <XLXN_140> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1496: Net <XLXN_141> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1497: Net <XLXN_150> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1498: Net <XLXN_151> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1499: Net <XLXN_152> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1500: Net <XLXN_153> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1501: Net <XLXN_154> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1502: Net <XLXN_155> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1503: Net <XLXN_156> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1504: Net <XLXN_157> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1505: Net <XLXN_166> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1506: Net <XLXN_167> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1507: Net <XLXN_168> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1508: Net <XLXN_169> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1509: Net <XLXN_170> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1510: Net <XLXN_171> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1511: Net <XLXN_172> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1512: Net <XLXN_173> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3326: Net <XLXI_14_dev7_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3327: Net <XLXI_14_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3328: Net <XLXI_14_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3329: Net <XLXI_14_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3330: Net <XLXI_14_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3331: Net <XLXI_14_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3332: Net <XLXI_14_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3333: Net <XLXI_14_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 3334: Net <XLXI_14_dev15_openSignal[7]> does not have a driver.

Elaborating entity <clk_generator_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <FJKC_HXILINX_cpu> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <cpu_control_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <stepper_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB4CE_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <D2_4E_HXILINX_cpu> (architecture <D2_4E_HXILINX_cpu_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 563. Case statement is complete. others clause is never selected

Elaborating entity <OR6_HXILINX_cpu> (architecture <OR6_HXILINX_cpu_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 2531: Net <XLXI_556_I0_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 2532: Net <XLXI_556_I1_openSignal> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 2533: Net <XLXI_556_I2_openSignal> does not have a driver.

Elaborating entity <pass_through_or_one_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <M2_1_HXILINX_cpu> (architecture <M2_1_HXILINX_cpu_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 597. Case statement is complete. others clause is never selected

Elaborating entity <ram_256bytes_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <LD4CE_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <reg_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <LD8CE_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <cpu_output_muxer_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <encoder8_3_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <AND8_HXILINX_cpu> (architecture <AND8_HXILINX_cpu_V>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1815: Net <XLXI_1_dev8_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1816: Net <XLXI_1_dev9_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1817: Net <XLXI_1_dev10_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1818: Net <XLXI_1_dev11_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1819: Net <XLXI_1_dev12_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1820: Net <XLXI_1_dev13_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1821: Net <XLXI_1_dev14_openSignal[7]> does not have a driver.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 1822: Net <XLXI_1_dev15_openSignal[7]> does not have a driver.

Elaborating entity <cpu_freq_divider_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <freq_divider_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <CB16CE_HXILINX_cpu> (architecture <Behavioral>) from library <work>.

Elaborating entity <M8_1E_HXILINX_cpu> (architecture <M8_1E_HXILINX_cpu_V>) from library <work>.
INFO:HDLCompiler:679 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 201. Case statement is complete. others clause is never selected

Elaborating entity <buf_8bit_MUSER_cpu> (architecture <BEHAVIORAL>) from library <work>.
WARNING:HDLCompiler:634 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" Line 4272: Net <XLXI_173_external_clk_in_openSignal> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_87_39" for instance <XLXI_87>.
    Set property "HU_SET = XLXI_104_40" for instance <XLXI_104>.
    Set property "HU_SET = XLXI_571_41" for instance <XLXI_571>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 4525: Output port <ground> of the instance <cpu_ctl> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 4709: Output port <g> of the instance <XLXI_130> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 4729: Output port <G> of the instance <XLXI_136> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_173_external_clk_in_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu> synthesized.

Synthesizing Unit <alu_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_1_36" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_37" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_102_38" for instance <XLXI_102>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3809: Output port <D3> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3809: Output port <D4> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3809: Output port <D5> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3809: Output port <D6> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3809: Output port <D7> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3823: Output port <OFL> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <alu_MUSER_cpu> synthesized.

Synthesizing Unit <D3_8E_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D3_8E_HXILINX_cpu> synthesized.

Synthesizing Unit <ADD8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Found 9-bit adder for signal <n0022> created at line 153.
    Found 9-bit adder for signal <adder_tmp> created at line 153.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <ADD8_HXILINX_cpu> synthesized.

Synthesizing Unit <INV8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <INV8_HXILINX_cpu> synthesized.

Synthesizing Unit <cmp_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <cmp_8bit_MUSER_cpu> synthesized.

Synthesizing Unit <cmp_1bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <cmp_1bit_MUSER_cpu> synthesized.

Synthesizing Unit <lzero_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_1_35" for instance <XLXI_1>.
    Summary:
	no macro.
Unit <lzero_MUSER_cpu> synthesized.

Synthesizing Unit <NOR8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <NOR8_HXILINX_cpu> synthesized.

Synthesizing Unit <alu_output_muxer_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
WARNING:Xst:653 - Signal <XLXI_14_dev7_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_14_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <alu_output_muxer_MUSER_cpu> synthesized.

Synthesizing Unit <bus_muxer_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_1_11" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_10" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_12_12" for instance <XLXI_12>.
    Set property "HU_SET = XLXI_13_13" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_14_14" for instance <XLXI_14>.
    Set property "HU_SET = XLXI_15_15" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_16_16" for instance <XLXI_16>.
    Set property "HU_SET = XLXI_17_17" for instance <XLXI_17>.
WARNING:Xst:647 - Input <dev8> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev9> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev10> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev11> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev12> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev13> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev14> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dev15> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:653 - Signal <XLXN_54> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_55> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_56> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_57> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_58> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_59> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_60> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_61> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_70> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_71> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_72> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_73> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_74> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_75> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_76> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_77> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_86> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_87> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_88> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_89> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_90> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_91> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_92> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_93> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_102> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_103> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_104> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_105> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_106> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_107> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_108> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_109> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_118> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_119> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_120> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_121> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_122> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_123> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_124> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_125> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_134> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_135> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_136> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_137> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_138> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_139> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_140> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_141> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_150> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_151> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_152> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_153> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_154> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_155> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_156> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_157> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_166> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_167> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_168> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_169> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_170> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_171> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_172> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXN_173> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <bus_muxer_MUSER_cpu> synthesized.

Synthesizing Unit <M16_1E_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Found 1-bit 16-to-1 multiplexer for signal <S3_D15_Mux_0_o> created at line 459.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M16_1E_HXILINX_cpu> synthesized.

Synthesizing Unit <clk_generator_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_4_9" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <clk_generator_MUSER_cpu> synthesized.

Synthesizing Unit <FJKC_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
        INIT = '0'
    Found 1-bit register for signal <q_tmp>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_cpu> synthesized.

Synthesizing Unit <cpu_control_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_39_32" for instance <XLXI_39>.
    Set property "HU_SET = XLXI_47_30" for instance <XLXI_47>.
    Set property "HU_SET = XLXI_48_31" for instance <XLXI_48>.
    Set property "HU_SET = XLXI_252_33" for instance <XLXI_252>.
    Set property "HU_SET = XLXI_577_34" for instance <XLXI_577>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 3219: Output port <O> of the instance <XLXI_556> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <XLXI_556_I0_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_556_I1_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_556_I2_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_control_MUSER_cpu> synthesized.

Synthesizing Unit <stepper_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_24_28" for instance <XLXI_24>.
    Set property "HU_SET = XLXI_25_29" for instance <XLXI_25>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 2321: Output port <CEO> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 2321: Output port <Q3> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 2321: Output port <TC> of the instance <XLXI_24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 2332: Output port <D7> of the instance <XLXI_25> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <stepper_MUSER_cpu> synthesized.

Synthesizing Unit <CB4CE_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Found 4-bit register for signal <COUNT>.
    Found 4-bit adder for signal <COUNT[3]_GND_23_o_add_0_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   4 D-type flip-flop(s).
Unit <CB4CE_HXILINX_cpu> synthesized.

Synthesizing Unit <D2_4E_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D2_4E_HXILINX_cpu> synthesized.

Synthesizing Unit <OR6_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <OR6_HXILINX_cpu> synthesized.

Synthesizing Unit <pass_through_or_one_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_1_19" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_20" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_21" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_5_22" for instance <XLXI_5>.
    Set property "HU_SET = XLXI_6_23" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_24" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_8_25" for instance <XLXI_8>.
    Set property "HU_SET = XLXI_13_26" for instance <XLXI_13>.
    Summary:
	no macro.
Unit <pass_through_or_one_MUSER_cpu> synthesized.

Synthesizing Unit <M2_1_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	inferred   1 Multiplexer(s).
Unit <M2_1_HXILINX_cpu> synthesized.

Synthesizing Unit <ram_256bytes_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000072" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_15_27" for instance <XLXI_15>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000000" for instance <XLXI_17>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000901" for instance <XLXI_18>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000040" for instance <XLXI_19>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000020" for instance <XLXI_20>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000205" for instance <XLXI_21>.
    Set property "INIT = 00000000000000000000000000000000000000000000000000000000000006A0" for instance <XLXI_22>.
    Set property "INIT = 0000000000000000000000000000000000000000000000000000000000000010" for instance <XLXI_23>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 2244: Output port <O> of the instance <XLXI_42> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <ram_256bytes_MUSER_cpu> synthesized.

Synthesizing Unit <LD8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8_HXILINX_cpu> synthesized.

Synthesizing Unit <LD4CE_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <LD4CE_HXILINX_cpu> synthesized.

Synthesizing Unit <reg_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_5_18" for instance <XLXI_5>.
WARNING:Xst:647 - Input <r> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <reg_8bit_MUSER_cpu> synthesized.

Synthesizing Unit <LD8CE_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
WARNING:Xst:737 - Found 1-bit latch for signal <Q<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Q<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   8 Latch(s).
Unit <LD8CE_HXILINX_cpu> synthesized.

Synthesizing Unit <cpu_output_muxer_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
WARNING:Xst:653 - Signal <XLXI_1_dev8_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev9_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev10_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev11_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev12_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev13_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev14_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <XLXI_1_dev15_openSignal> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <cpu_output_muxer_MUSER_cpu> synthesized.

Synthesizing Unit <encoder8_3_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_4_7" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <encoder8_3_MUSER_cpu> synthesized.

Synthesizing Unit <AND8_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <AND8_HXILINX_cpu> synthesized.

Synthesizing Unit <cpu_freq_divider_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_4_8" for instance <XLXI_4>.
    Summary:
	no macro.
Unit <cpu_freq_divider_MUSER_cpu> synthesized.

Synthesizing Unit <freq_divider_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Set property "HU_SET = XLXI_1_1" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_0" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_123_2" for instance <XLXI_123>.
    Set property "HU_SET = XLXI_124_3" for instance <XLXI_124>.
    Set property "HU_SET = XLXI_128_6" for instance <XLXI_128>.
    Set property "HU_SET = XLXI_149_4" for instance <XLXI_149>.
    Set property "HU_SET = XLXI_150_5" for instance <XLXI_150>.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 807: Output port <TC> of the instance <XLXI_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 815: Output port <CEO> of the instance <XLXI_2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf" line 815: Output port <TC> of the instance <XLXI_2> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <freq_divider_MUSER_cpu> synthesized.

Synthesizing Unit <CB16CE_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Found 16-bit register for signal <COUNT>.
    Found 16-bit adder for signal <COUNT[15]_GND_58_o_add_0_OUT> created at line 347.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  16 D-type flip-flop(s).
Unit <CB16CE_HXILINX_cpu> synthesized.

Synthesizing Unit <M8_1E_HXILINX_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Found 1-bit 8-to-1 multiplexer for signal <S2_D7_Mux_0_o> created at line 192.
    Summary:
	inferred   2 Multiplexer(s).
Unit <M8_1E_HXILINX_cpu> synthesized.

Synthesizing Unit <buf_8bit_MUSER_cpu>.
    Related source file is "/home/s0lid/Sources/edu.fpga.xilinx.cpu.8bit/cpu/cpu.vhf".
    Summary:
	no macro.
Unit <buf_8bit_MUSER_cpu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 16-bit adder                                          : 2
 4-bit adder                                           : 1
 9-bit adder                                           : 2
# Registers                                            : 5
 1-bit register                                        : 2
 16-bit register                                       : 2
 4-bit register                                        : 1
# Latches                                              : 92
 1-bit latch                                           : 92
# Multiplexers                                         : 53
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 30
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <CB16CE_HXILINX_cpu>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB16CE_HXILINX_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <CB4CE_HXILINX_cpu>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
Unit <CB4CE_HXILINX_cpu> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 9-bit adder carry in                                  : 1
# Counters                                             : 3
 16-bit up counter                                     : 2
 4-bit up counter                                      : 1
# Registers                                            : 3
 Flip-Flops                                            : 3
# Multiplexers                                         : 44
 1-bit 16-to-1 multiplexer                             : 16
 1-bit 2-to-1 multiplexer                              : 21
 1-bit 8-to-1 multiplexer                              : 1
 4-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <cpu> ...

Optimizing unit <LD8CE_HXILINX_cpu> ...

Optimizing unit <cpu_freq_divider_MUSER_cpu> ...

Optimizing unit <freq_divider_MUSER_cpu> ...

Optimizing unit <encoder8_3_MUSER_cpu> ...

Optimizing unit <cpu_output_muxer_MUSER_cpu> ...

Optimizing unit <bus_muxer_MUSER_cpu> ...

Optimizing unit <pass_through_or_one_MUSER_cpu> ...

Optimizing unit <alu_MUSER_cpu> ...

Optimizing unit <cmp_8bit_MUSER_cpu> ...

Optimizing unit <ram_256bytes_MUSER_cpu> ...

Optimizing unit <LD8_HXILINX_cpu> ...

Optimizing unit <buf_8bit_MUSER_cpu> ...

Optimizing unit <cpu_control_MUSER_cpu> ...

Optimizing unit <LD4CE_HXILINX_cpu> ...

Optimizing unit <CB16CE_HXILINX_cpu> ...

Optimizing unit <FJKC_HXILINX_cpu> ...

Optimizing unit <AND8_HXILINX_cpu> ...

Optimizing unit <M8_1E_HXILINX_cpu> ...

Optimizing unit <M2_1_HXILINX_cpu> ...

Optimizing unit <M16_1E_HXILINX_cpu> ...

Optimizing unit <ADD8_HXILINX_cpu> ...

Optimizing unit <INV8_HXILINX_cpu> ...

Optimizing unit <NOR8_HXILINX_cpu> ...

Optimizing unit <D3_8E_HXILINX_cpu> ...

Optimizing unit <CB4CE_HXILINX_cpu> ...

Optimizing unit <D2_4E_HXILINX_cpu> ...

Optimizing unit <OR6_HXILINX_cpu> ...
WARNING:Xst:2677 - Node <COUNT_3> of sequential type is unconnected in block <cpu_ctl/stp/XLXI_24>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : cpu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 731
#      AND2                        : 108
#      AND2B1                      : 1
#      AND3                        : 1
#      AND3B1                      : 4
#      AND4                        : 1
#      BUF                         : 174
#      GND                         : 19
#      INV                         : 53
#      LUT1                        : 29
#      LUT2                        : 35
#      LUT3                        : 20
#      LUT4                        : 16
#      LUT6                        : 44
#      MUXCY                       : 38
#      MUXF7                       : 16
#      MUXF8                       : 16
#      OR2                         : 51
#      OR3                         : 4
#      OR4                         : 14
#      OR5                         : 4
#      VCC                         : 3
#      XNOR2                       : 40
#      XORCY                       : 40
# FlipFlops/Latches                : 130
#      FDC                         : 1
#      FDC_1                       : 1
#      FDCE                        : 36
#      LD                          : 16
#      LDCE                        : 76
# RAMS                             : 8
#      RAM256X1S                   : 8
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 171
#      IBUF                        : 34
#      OBUF                        : 137
# Others                           : 5
#      PULLDOWN                    : 1
#      PULLUP                      : 4

Device utilization summary:
---------------------------

Selected Device : xa6slx9ftg256-3 


Slice Logic Utilization: 
 Number of Slice Registers:             130  out of  11440     1%  
 Number of Slice LUTs:                  229  out of   5720     4%  
    Number used as Logic:               197  out of   5720     3%  
    Number used as Memory:               32  out of   1440     2%  
       Number used as RAM:               32

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    359
   Number with an unused Flip Flop:     229  out of    359    63%  
   Number with an unused LUT:           130  out of    359    36%  
   Number of fully used LUT-FF pairs:     0  out of    359     0%  
   Number of unique control sets:        18

IO Utilization: 
 Number of IOs:                         171
 Number of bonded IOBs:                 171  out of    186    91%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------+----------------------------------------+-------+
Clock Signal                                  | Clock buffer(FF name)                  | Load  |
----------------------------------------------+----------------------------------------+-------+
clkr(clck_gen/XLXI_9:O)                       | NONE(*)(XLXI_102)                      | 1     |
XLXI_121/XLXN_2                               | NONE(XLXI_121/XLXI_5/Q_6)              | 76    |
clk                                           | IBUF+BUFG                              | 32    |
XLXI_173/XLXI_1/eq(XLXI_173/XLXI_1/XLXI_152:O)| NONE(*)(XLXI_173/XLXI_1/XLXI_128/q_tmp)| 1     |
XLXI_173/XLXI_4/O(XLXI_173/XLXI_4/Mmux_O1:O)  | NONE(*)(clck_gen/XLXI_4/q_tmp)         | 1     |
clkw(clck_gen/XLXI_10:O)                      | NONE(*)(XLXI_9/XLXI_23)                | 8     |
ram_a_w(XLXI_568:O)                           | NONE(*)(XLXI_9/XLXI_15/Q_6)            | 8     |
cc_r0_w(cpu_ctl/XLXI_80:O)                    | NONE(*)(XLXI_104/Q_6)                  | 8     |
clck_gen/XLXI_4/q_tmp                         | NONE(cpu_ctl/stp/XLXI_24/COUNT_0)      | 3     |
----------------------------------------------+----------------------------------------+-------+
(*) These 6 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.515ns (Maximum Frequency: 133.063MHz)
   Minimum input arrival time before clock: 17.425ns
   Maximum output required time after clock: 31.626ns
   Maximum combinational path delay: 31.502ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.515ns (frequency: 133.063MHz)
  Total number of paths / destination ports: 1552 / 80
-------------------------------------------------------------------------
Delay:               7.515ns (Levels of Logic = 7)
  Source:            XLXI_173/XLXI_1/XLXI_1/COUNT_13 (FF)
  Destination:       XLXI_173/XLXI_1/XLXI_2/COUNT_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_173/XLXI_1/XLXI_1/COUNT_13 to XLXI_173/XLXI_1/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             3   0.447   0.995  COUNT_13 (COUNT_13)
     end scope: 'XLXI_173/XLXI_1/XLXI_1:Q<13>'
     XNOR2:I1->O           1   0.223   0.808  XLXI_173/XLXI_1/XLXI_121 (XLXI_173/XLXI_1/XLXN_63)
     begin scope: 'XLXI_173/XLXI_1/XLXI_124:I2'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.827  O (O)
     end scope: 'XLXI_173/XLXI_1/XLXI_124:O'
     AND4:I2->O            2   0.320   0.981  XLXI_173/XLXI_1/XLXI_152 (XLXI_173/XLXI_1/eq)
     OR2:I0->O            32   0.203   1.291  XLXI_173/XLXI_1/XLXI_155 (XLXI_173/XLXI_1/clr)
     begin scope: 'XLXI_173/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.515ns (2.033ns logic, 5.482ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_173/XLXI_1/eq'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_173/XLXI_1/XLXI_128/q_tmp (FF)
  Destination:       XLXI_173/XLXI_1/XLXI_128/q_tmp (FF)
  Source Clock:      XLXI_173/XLXI_1/eq rising
  Destination Clock: XLXI_173/XLXI_1/eq rising

  Data Path: XLXI_173/XLXI_1/XLXI_128/q_tmp to XLXI_173/XLXI_1/XLXI_128/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  q_tmp (q_tmp)
     INV:I->O              1   0.206   0.579  Mmux_q_tmp_q_tmp_MUX_34_o11_INV_0 (q_tmp_q_tmp_MUX_34_o)
     FDC:D                     0.102          q_tmp
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_173/XLXI_4/O'
  Clock period: 1.469ns (frequency: 680.735MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.469ns (Levels of Logic = 1)
  Source:            clck_gen/XLXI_4/q_tmp (FF)
  Destination:       clck_gen/XLXI_4/q_tmp (FF)
  Source Clock:      XLXI_173/XLXI_4/O falling
  Destination Clock: XLXI_173/XLXI_4/O falling

  Data Path: clck_gen/XLXI_4/q_tmp to clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   0.715  q_tmp (q_tmp)
     LUT3:I2->O            1   0.205   0.000  Mmux_q_tmp_q_tmp_MUX_34_o11 (q_tmp_q_tmp_MUX_34_o)
     FDCE:D                    0.102          q_tmp
    ----------------------------------------
    Total                      1.469ns (0.754ns logic, 0.715ns route)
                                       (51.3% logic, 48.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clck_gen/XLXI_4/q_tmp'
  Clock period: 2.790ns (frequency: 358.423MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               2.790ns (Levels of Logic = 3)
  Source:            cpu_ctl/stp/XLXI_24/COUNT_1 (FF)
  Destination:       cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Source Clock:      clck_gen/XLXI_4/q_tmp falling
  Destination Clock: clck_gen/XLXI_4/q_tmp falling

  Data Path: cpu_ctl/stp/XLXI_24/COUNT_1 to cpu_ctl/stp/XLXI_24/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             9   0.447   1.058  COUNT_1 (COUNT_1)
     end scope: 'cpu_ctl/stp/XLXI_24:Q1'
     begin scope: 'cpu_ctl/stp/XLXI_25:A1'
     LUT3:I0->O            3   0.205   0.650  Mmux_d_tmp71 (D6)
     end scope: 'cpu_ctl/stp/XLXI_25:D6'
     begin scope: 'cpu_ctl/stp/XLXI_24:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      2.790ns (1.082ns logic, 1.708ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.671ns (Levels of Logic = 3)
  Source:            rst_in (PAD)
  Destination:       XLXI_102 (FF)
  Destination Clock: clkr falling

  Data Path: rst_in to XLXI_102
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_in_IBUF (rst_in_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_116 (XLXN_233)
     INV:I->O             77   0.568   1.725  XLXI_117 (rst)
     FDC_1:CLR                 0.430          XLXI_102
    ----------------------------------------
    Total                      5.671ns (2.788ns logic, 2.883ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              7.530ns (Levels of Logic = 5)
  Source:            rst_in (PAD)
  Destination:       XLXI_173/XLXI_1/XLXI_2/COUNT_0 (FF)
  Destination Clock: clk rising

  Data Path: rst_in to XLXI_173/XLXI_1/XLXI_2/COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_in_IBUF (rst_in_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_116 (XLXN_233)
     INV:I->O             77   0.568   2.070  XLXI_117 (rst)
     OR2:I1->O            32   0.223   1.291  XLXI_173/XLXI_1/XLXI_155 (XLXI_173/XLXI_1/clr)
     begin scope: 'XLXI_173/XLXI_1/XLXI_2:CLR'
     FDCE:CLR                  0.430          COUNT_0
    ----------------------------------------
    Total                      7.530ns (3.011ns logic, 4.519ns route)
                                       (40.0% logic, 60.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_173/XLXI_1/eq'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.671ns (Levels of Logic = 4)
  Source:            rst_in (PAD)
  Destination:       XLXI_173/XLXI_1/XLXI_128/q_tmp (FF)
  Destination Clock: XLXI_173/XLXI_1/eq rising

  Data Path: rst_in to XLXI_173/XLXI_1/XLXI_128/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_in_IBUF (rst_in_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_116 (XLXN_233)
     INV:I->O             77   0.568   1.725  XLXI_117 (rst)
     begin scope: 'XLXI_173/XLXI_1/XLXI_128:CLR'
     FDC:CLR                   0.430          q_tmp
    ----------------------------------------
    Total                      5.671ns (2.788ns logic, 2.883ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_173/XLXI_4/O'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              5.671ns (Levels of Logic = 4)
  Source:            rst_in (PAD)
  Destination:       clck_gen/XLXI_4/q_tmp (FF)
  Destination Clock: XLXI_173/XLXI_4/O falling

  Data Path: rst_in to clck_gen/XLXI_4/q_tmp
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  rst_in_IBUF (rst_in_IBUF)
     BUF:I->O              1   0.568   0.579  XLXI_116 (XLXN_233)
     INV:I->O             77   0.568   1.725  XLXI_117 (rst)
     begin scope: 'clck_gen/XLXI_4:CLR'
     FDCE:CLR                  0.430          q_tmp
    ----------------------------------------
    Total                      5.671ns (2.788ns logic, 2.883ns route)
                                       (49.2% logic, 50.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkw'
  Total number of paths / destination ports: 1280 / 16
-------------------------------------------------------------------------
Offset:              17.388ns (Levels of Logic = 17)
  Source:            manual_clk_in (PAD)
  Destination:       XLXI_9/XLXI_23 (RAM)
  Destination Clock: clkw rising

  Data Path: manual_clk_in to XLXI_9/XLXI_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  manual_clk_in_IBUF (manual_clk_in_IBUF)
     begin scope: 'XLXI_173/XLXI_4:D2'
     LUT6:I2->O            4   0.203   1.028  Mmux_O1 (O)
     end scope: 'XLXI_173/XLXI_4:O'
     OR2:I1->O            12   0.223   0.908  clck_gen/XLXI_9 (clkr)
     INV:I->O              2   0.568   0.981  XLXI_212 (sysbus_released_OBUF)
     AND3:I0->O            9   0.203   1.194  XLXI_326 (can_read_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_545 (manual_acc_r)
     OR2:I0->O             2   0.203   0.616  XLXI_546 (acc_r)
     BUF:I->O              2   0.568   0.616  XLXI_130/XLXI_4 (XLXI_130/i<1>)
     INV:I->O              1   0.568   0.808  XLXI_130/XLXI_2/XLXI_6 (XLXI_130/XLXI_2/XLXN_2)
     begin scope: 'XLXI_130/XLXI_2/XLXI_4:I6'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_130/XLXI_2/XLXI_4:O'
     INV:I->O              8   0.568   0.907  XLXI_130/XLXI_21 (XLXI_130/XLXN_73)
     begin scope: 'XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             21   0.568   1.113  XLXI_130/XLXI_1/XLXI_21 (sysbus_3_OBUF)
     RAM256X1S:D               0.000          XLXI_9/XLXI_19
    ----------------------------------------
    Total                     17.388ns (5.710ns logic, 11.678ns route)
                                       (32.8% logic, 67.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'ram_a_w'
  Total number of paths / destination ports: 1248 / 8
-------------------------------------------------------------------------
Offset:              17.425ns (Levels of Logic = 18)
  Source:            manual_clk_in (PAD)
  Destination:       XLXI_9/XLXI_15/Q_6 (LATCH)
  Destination Clock: ram_a_w falling

  Data Path: manual_clk_in to XLXI_9/XLXI_15/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  manual_clk_in_IBUF (manual_clk_in_IBUF)
     begin scope: 'XLXI_173/XLXI_4:D2'
     LUT6:I2->O            4   0.203   1.028  Mmux_O1 (O)
     end scope: 'XLXI_173/XLXI_4:O'
     OR2:I1->O            12   0.223   0.908  clck_gen/XLXI_9 (clkr)
     INV:I->O              2   0.568   0.981  XLXI_212 (sysbus_released_OBUF)
     AND3:I0->O            9   0.203   1.194  XLXI_326 (can_read_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_545 (manual_acc_r)
     OR2:I0->O             2   0.203   0.616  XLXI_546 (acc_r)
     BUF:I->O              2   0.568   0.616  XLXI_130/XLXI_4 (XLXI_130/i<1>)
     INV:I->O              1   0.568   0.808  XLXI_130/XLXI_2/XLXI_6 (XLXI_130/XLXI_2/XLXN_2)
     begin scope: 'XLXI_130/XLXI_2/XLXI_4:I6'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_130/XLXI_2/XLXI_4:O'
     INV:I->O              8   0.568   0.907  XLXI_130/XLXI_21 (XLXI_130/XLXN_73)
     begin scope: 'XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             21   0.568   1.113  XLXI_130/XLXI_1/XLXI_21 (sysbus_3_OBUF)
     begin scope: 'XLXI_9/XLXI_15:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     17.425ns (5.747ns logic, 11.678ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'cc_r0_w'
  Total number of paths / destination ports: 1248 / 8
-------------------------------------------------------------------------
Offset:              17.425ns (Levels of Logic = 18)
  Source:            manual_clk_in (PAD)
  Destination:       XLXI_104/Q_6 (LATCH)
  Destination Clock: cc_r0_w falling

  Data Path: manual_clk_in to XLXI_104/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  manual_clk_in_IBUF (manual_clk_in_IBUF)
     begin scope: 'XLXI_173/XLXI_4:D2'
     LUT6:I2->O            4   0.203   1.028  Mmux_O1 (O)
     end scope: 'XLXI_173/XLXI_4:O'
     OR2:I1->O            12   0.223   0.908  clck_gen/XLXI_9 (clkr)
     INV:I->O              2   0.568   0.981  XLXI_212 (sysbus_released_OBUF)
     AND3:I0->O            9   0.203   1.194  XLXI_326 (can_read_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_545 (manual_acc_r)
     OR2:I0->O             2   0.203   0.616  XLXI_546 (acc_r)
     BUF:I->O              2   0.568   0.616  XLXI_130/XLXI_4 (XLXI_130/i<1>)
     INV:I->O              1   0.568   0.808  XLXI_130/XLXI_2/XLXI_6 (XLXI_130/XLXI_2/XLXN_2)
     begin scope: 'XLXI_130/XLXI_2/XLXI_4:I6'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_130/XLXI_2/XLXI_4:O'
     INV:I->O              8   0.568   0.907  XLXI_130/XLXI_21 (XLXI_130/XLXN_73)
     begin scope: 'XLXI_130/XLXI_1/XLXI_17:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_17:O'
     BUF:I->O             21   0.568   1.113  XLXI_130/XLXI_1/XLXI_21 (sysbus_3_OBUF)
     begin scope: 'XLXI_104:D<3>'
     LD:D                      0.037          Q_3
    ----------------------------------------
    Total                     17.425ns (5.747ns logic, 11.678ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkr'
  Total number of paths / destination ports: 13 / 11
-------------------------------------------------------------------------
Offset:              9.668ns (Levels of Logic = 9)
  Source:            XLXI_102 (FF)
  Destination:       cpu_alu_x<7> (PAD)
  Source Clock:      clkr falling

  Data Path: XLXI_102 to cpu_alu_x<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC_1:C->Q            2   0.447   0.981  XLXI_102 (alu_C_out_flipflop_o)
     AND2:I0->O            4   0.203   0.683  XLXI_89 (alu_C_in)
     BUF:I->O              1   0.568   0.827  alu_inst/XLXI_98 (alu_inst/rsh_o<7>)
     begin scope: 'alu_inst/XLXI_138/XLXI_14/XLXI_16:D2'
     LUT6:I2->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_6 (Mmux_S3_D15_Mux_0_o_6)
     MUXF7:I0->O           1   0.131   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.579  Mmux_S3_D15_Mux_0_o_2_f8 (O)
     end scope: 'alu_inst/XLXI_138/XLXI_14/XLXI_16:O'
     BUF:I->O              2   0.568   0.616  alu_inst/XLXI_138/XLXI_14/XLXI_26 (alu_x<7>)
     BUF:I->O              1   0.568   0.579  XLXI_675/XLXI_83 (cpu_alu_x_7_OBUF)
     OBUF:I->O                 2.571          cpu_alu_x_7_OBUF (cpu_alu_x<7>)
    ----------------------------------------
    Total                      9.668ns (5.403ns logic, 4.265ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_173/XLXI_4/O'
  Total number of paths / destination ports: 8530 / 56
-------------------------------------------------------------------------
Offset:              29.729ns (Levels of Logic = 26)
  Source:            clck_gen/XLXI_4/q_tmp (FF)
  Destination:       cpu_alu_eq (PAD)
  Source Clock:      XLXI_173/XLXI_4/O falling

  Data Path: clck_gen/XLXI_4/q_tmp to cpu_alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.447   1.079  q_tmp (q_tmp)
     end scope: 'clck_gen/XLXI_4:Q'
     OR2:I0->O            12   0.203   0.908  clck_gen/XLXI_9 (clkr)
     INV:I->O              2   0.568   0.981  XLXI_212 (sysbus_released_OBUF)
     AND3:I0->O            9   0.203   1.194  XLXI_326 (can_read_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_545 (manual_acc_r)
     OR2:I0->O             2   0.203   0.616  XLXI_546 (acc_r)
     BUF:I->O              2   0.568   0.616  XLXI_130/XLXI_4 (XLXI_130/i<1>)
     INV:I->O              1   0.568   0.808  XLXI_130/XLXI_2/XLXI_6 (XLXI_130/XLXI_2/XLXN_2)
     begin scope: 'XLXI_130/XLXI_2/XLXI_4:I6'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_130/XLXI_2/XLXI_4:O'
     INV:I->O              8   0.568   0.907  XLXI_130/XLXI_21 (XLXI_130/XLXN_73)
     begin scope: 'XLXI_130/XLXI_1/XLXI_1:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_1:O'
     BUF:I->O             21   0.568   1.458  XLXI_130/XLXI_1/XLXI_18 (sysbus_0_OBUF)
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            2   0.223   0.616  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq)
     BUF:I->O              1   0.568   0.579  XLXI_666 (cpu_alu_eq_OBUF)
     OBUF:I->O                 2.571          cpu_alu_eq_OBUF (cpu_alu_eq)
    ----------------------------------------
    Total                     29.729ns (9.838ns logic, 19.891ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_173/XLXI_1/eq'
  Total number of paths / destination ports: 8530 / 56
-------------------------------------------------------------------------
Offset:              30.520ns (Levels of Logic = 28)
  Source:            XLXI_173/XLXI_1/XLXI_128/q_tmp (FF)
  Destination:       cpu_alu_eq (PAD)
  Source Clock:      XLXI_173/XLXI_1/eq rising

  Data Path: XLXI_173/XLXI_1/XLXI_128/q_tmp to cpu_alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.617  q_tmp (q_tmp)
     end scope: 'XLXI_173/XLXI_1/XLXI_128:Q'
     begin scope: 'XLXI_173/XLXI_4:D1'
     LUT6:I5->O            4   0.205   1.028  Mmux_O1 (O)
     end scope: 'XLXI_173/XLXI_4:O'
     OR2:I1->O            12   0.223   0.908  clck_gen/XLXI_9 (clkr)
     INV:I->O              2   0.568   0.981  XLXI_212 (sysbus_released_OBUF)
     AND3:I0->O            9   0.203   1.194  XLXI_326 (can_read_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_545 (manual_acc_r)
     OR2:I0->O             2   0.203   0.616  XLXI_546 (acc_r)
     BUF:I->O              2   0.568   0.616  XLXI_130/XLXI_4 (XLXI_130/i<1>)
     INV:I->O              1   0.568   0.808  XLXI_130/XLXI_2/XLXI_6 (XLXI_130/XLXI_2/XLXN_2)
     begin scope: 'XLXI_130/XLXI_2/XLXI_4:I6'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_130/XLXI_2/XLXI_4:O'
     INV:I->O              8   0.568   0.907  XLXI_130/XLXI_21 (XLXI_130/XLXN_73)
     begin scope: 'XLXI_130/XLXI_1/XLXI_1:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_1:O'
     BUF:I->O             21   0.568   1.458  XLXI_130/XLXI_1/XLXI_18 (sysbus_0_OBUF)
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            2   0.223   0.616  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq)
     BUF:I->O              1   0.568   0.579  XLXI_666 (cpu_alu_eq_OBUF)
     OBUF:I->O                 2.571          cpu_alu_eq_OBUF (cpu_alu_eq)
    ----------------------------------------
    Total                     30.520ns (10.063ns logic, 20.457ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clck_gen/XLXI_4/q_tmp'
  Total number of paths / destination ports: 55434 / 56
-------------------------------------------------------------------------
Offset:              31.626ns (Levels of Logic = 29)
  Source:            cpu_ctl/stp/XLXI_24/COUNT_0 (FF)
  Destination:       cpu_alu_eq (PAD)
  Source Clock:      clck_gen/XLXI_4/q_tmp falling

  Data Path: cpu_ctl/stp/XLXI_24/COUNT_0 to cpu_alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.447   1.085  COUNT_0 (COUNT_0)
     end scope: 'cpu_ctl/stp/XLXI_24:Q0'
     begin scope: 'cpu_ctl/stp/XLXI_25:A0'
     LUT3:I0->O           11   0.205   1.227  Mmux_d_tmp51 (D4)
     end scope: 'cpu_ctl/stp/XLXI_25:D4'
     AND2:I1->O            2   0.223   0.961  cpu_ctl/XLXI_255 (cpu_ctl/ls_ldst_s4)
     OR3:I1->O             4   0.223   1.028  cpu_ctl/XLXI_399 (cpu_ctl/rb_int)
     AND2:I1->O            1   0.223   0.924  cpu_ctl/XLXI_400 (cpu_ctl/rb0_r)
     OR2:I1->O             1   0.223   0.924  cpu_ctl/XLXI_407 (cpu_ctl/XLXN_811)
     AND2:I1->O            1   0.223   0.924  cpu_ctl/XLXI_138 (cc_r0_r)
     OR2:I1->O             2   0.223   0.616  XLXI_218 (r0_r)
     BUF:I->O              3   0.568   0.995  XLXI_130/XLXI_6 (XLXI_130/i<3>)
     OR4:I1->O             1   0.223   0.579  XLXI_130/XLXI_2/XLXI_2 (XLXI_130/enc_o<1>)
     BUF:I->O             16   0.568   1.369  XLXI_130/XLXI_15 (XLXI_130/a<1>)
     begin scope: 'XLXI_130/XLXI_1/XLXI_1:S1'
     LUT6:I0->O            1   0.203   0.000  Mmux_S3_D15_Mux_0_o_51 (Mmux_S3_D15_Mux_0_o_51)
     MUXF7:I1->O           1   0.140   0.000  Mmux_S3_D15_Mux_0_o_4_f7 (Mmux_S3_D15_Mux_0_o_4_f7)
     MUXF8:I0->O           1   0.144   0.580  Mmux_S3_D15_Mux_0_o_2_f8 (S3_D15_Mux_0_o)
     LUT2:I1->O            1   0.205   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_1:O'
     BUF:I->O             21   0.568   1.458  XLXI_130/XLXI_1/XLXI_18 (sysbus_0_OBUF)
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            2   0.223   0.616  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq)
     BUF:I->O              1   0.568   0.579  XLXI_666 (cpu_alu_eq_OBUF)
     OBUF:I->O                 2.571          cpu_alu_eq_OBUF (cpu_alu_eq)
    ----------------------------------------
    Total                     31.626ns (9.735ns logic, 21.891ns route)
                                       (30.8% logic, 69.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'ram_a_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              5.045ns (Levels of Logic = 3)
  Source:            XLXI_9/XLXI_15/Q_7 (LATCH)
  Destination:       cpu_ram_a_o<7> (PAD)
  Source Clock:      ram_a_w falling

  Data Path: XLXI_9/XLXI_15/Q_7 to cpu_ram_a_o<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               9   0.498   0.829  Q_7 (Q_7)
     end scope: 'XLXI_9/XLXI_15:Q<7>'
     BUF:I->O              1   0.568   0.579  XLXI_799/XLXI_83 (cpu_ram_a_o_7_OBUF)
     OBUF:I->O                 2.571          cpu_ram_a_o_7_OBUF (cpu_ram_a_o<7>)
    ----------------------------------------
    Total                      5.045ns (3.637ns logic, 1.408ns route)
                                       (72.1% logic, 27.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'cc_r0_w'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.648ns (Levels of Logic = 2)
  Source:            XLXI_104/Q_7 (LATCH)
  Destination:       monitor<7> (PAD)
  Source Clock:      cc_r0_w falling

  Data Path: XLXI_104/Q_7 to monitor<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.579  Q_7 (Q_7)
     end scope: 'XLXI_104:Q<7>'
     OBUF:I->O                 2.571          monitor_7_OBUF (monitor<7>)
    ----------------------------------------
    Total                      3.648ns (3.069ns logic, 0.579ns route)
                                       (84.1% logic, 15.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 26680 / 60
-------------------------------------------------------------------------
Delay:               31.502ns (Levels of Logic = 28)
  Source:            manual_clk_in (PAD)
  Destination:       cpu_alu_eq (PAD)

  Data Path: manual_clk_in to cpu_alu_eq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.827  manual_clk_in_IBUF (manual_clk_in_IBUF)
     begin scope: 'XLXI_173/XLXI_4:D2'
     LUT6:I2->O            4   0.203   1.028  Mmux_O1 (O)
     end scope: 'XLXI_173/XLXI_4:O'
     OR2:I1->O            12   0.223   0.908  clck_gen/XLXI_9 (clkr)
     INV:I->O              2   0.568   0.981  XLXI_212 (sysbus_released_OBUF)
     AND3:I0->O            9   0.203   1.194  XLXI_326 (can_read_OBUF)
     AND2:I0->O            1   0.203   0.944  XLXI_545 (manual_acc_r)
     OR2:I0->O             2   0.203   0.616  XLXI_546 (acc_r)
     BUF:I->O              2   0.568   0.616  XLXI_130/XLXI_4 (XLXI_130/i<1>)
     INV:I->O              1   0.568   0.808  XLXI_130/XLXI_2/XLXI_6 (XLXI_130/XLXI_2/XLXN_2)
     begin scope: 'XLXI_130/XLXI_2/XLXI_4:I6'
     LUT3:I0->O            1   0.205   0.580  O_SW0 (N01)
     LUT6:I5->O            1   0.205   0.579  O (O)
     end scope: 'XLXI_130/XLXI_2/XLXI_4:O'
     INV:I->O              8   0.568   0.907  XLXI_130/XLXI_21 (XLXI_130/XLXN_73)
     begin scope: 'XLXI_130/XLXI_1/XLXI_1:E'
     LUT2:I0->O            1   0.203   0.579  Mmux_O11 (O)
     end scope: 'XLXI_130/XLXI_1/XLXI_1:O'
     BUF:I->O             21   0.568   1.458  XLXI_130/XLXI_1/XLXI_18 (sysbus_0_OBUF)
     XNOR2:I1->O           2   0.223   0.981  alu_inst/XLXI_135/XLXI_9/XLXI_1 (alu_inst/XLXI_135/XLXI_9/XLXN_3)
     AND2:I0->O            1   0.203   0.924  alu_inst/XLXI_135/XLXI_9/XLXI_2 (alu_inst/XLXI_135/XLXN_56)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_8/XLXI_2 (alu_inst/XLXI_135/XLXN_54)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_7/XLXI_2 (alu_inst/XLXI_135/XLXN_48)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_6/XLXI_2 (alu_inst/XLXI_135/XLXN_52)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_5/XLXI_2 (alu_inst/XLXI_135/XLXN_46)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_4/XLXI_2 (alu_inst/XLXI_135/XLXN_44)
     AND2:I1->O            1   0.223   0.924  alu_inst/XLXI_135/XLXI_3/XLXI_2 (alu_inst/XLXI_135/XLXN_42)
     AND2:I1->O            2   0.223   0.616  alu_inst/XLXI_135/XLXI_2/XLXI_2 (alu_eq)
     BUF:I->O              1   0.568   0.579  XLXI_666 (cpu_alu_eq_OBUF)
     OBUF:I->O                 2.571          cpu_alu_eq_OBUF (cpu_alu_eq)
    ----------------------------------------
    Total                     31.502ns (10.836ns logic, 20.666ns route)
                                       (34.4% logic, 65.6% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_173/XLXI_1/eq
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
XLXI_173/XLXI_1/eq|    1.950|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_173/XLXI_4/O
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
XLXI_173/XLXI_4/O|         |         |    1.469|         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock cc_r0_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_173/XLXI_1/eq   |         |         |   16.443|         |
XLXI_173/XLXI_4/O    |         |         |   15.652|         |
clck_gen/XLXI_4/q_tmp|         |         |   17.549|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clck_gen/XLXI_4/q_tmp
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
clck_gen/XLXI_4/q_tmp|         |         |    2.790|         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.515|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkw
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_173/XLXI_1/eq   |   16.406|         |         |         |
XLXI_173/XLXI_4/O    |         |   15.615|         |         |
clck_gen/XLXI_4/q_tmp|         |   17.512|         |         |
ram_a_w              |         |    1.327|         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock ram_a_w
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_173/XLXI_1/eq   |         |         |   16.443|         |
XLXI_173/XLXI_4/O    |         |         |   15.652|         |
clck_gen/XLXI_4/q_tmp|         |         |   17.549|         |
---------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 8.00 secs
Total CPU time to Xst completion: 6.86 secs
 
--> 


Total memory usage is 612220 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  200 (   0 filtered)
Number of infos    :   19 (   0 filtered)

