// (c) Copyright 1995-2025 Xilinx, Inc. All rights reserved.
// 
// This file contains confidential and proprietary information
// of Xilinx, Inc. and is protected under U.S. and
// international copyright and other intellectual property
// laws.
// 
// DISCLAIMER
// This disclaimer is not a license and does not grant any
// rights to the materials distributed herewith. Except as
// otherwise provided in a valid license issued to you by
// Xilinx, and to the maximum extent permitted by applicable
// law: (1) THESE MATERIALS ARE MADE AVAILABLE "AS IS" AND
// WITH ALL FAULTS, AND XILINX HEREBY DISCLAIMS ALL WARRANTIES
// AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING
// BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-
// INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and
// (2) Xilinx shall not be liable (whether in contract or tort,
// including negligence, or under any other theory of
// liability) for any loss or damage of any kind or nature
// related to, arising under or in connection with these
// materials, including for any direct, or any indirect,
// special, incidental, or consequential loss or damage
// (including loss of data, profits, goodwill, or any type of
// loss or damage suffered as a result of any action brought
// by a third party) even if such damage or loss was
// reasonably foreseeable or Xilinx had been advised of the
// possibility of the same.
// 
// CRITICAL APPLICATIONS
// Xilinx products are not designed or intended to be fail-
// safe, or for use in any application requiring fail-safe
// performance, such as life-support or safety devices or
// systems, Class III medical devices, nuclear facilities,
// applications related to the deployment of airbags, or any
// other applications that could lead to death, personal
// injury, or severe property or environmental damage
// (individually and collectively, "Critical
// Applications"). Customer assumes the sole risk and
// liability of any use of Xilinx products in Critical
// Applications, subject only to applicable laws and
// regulations governing limitations on product liability.
// 
// THIS COPYRIGHT NOTICE AND DISCLAIMER MUST BE RETAINED AS
// PART OF THIS FILE AT ALL TIMES.
// 
// DO NOT MODIFY THIS FILE.


// IP VLNV: xilinx.com:module_ref:vco_interface:1.0
// IP Revision: 1

(* X_CORE_INFO = "vco_interface,Vivado 2021.2" *)
(* CHECK_LICENSE_TYPE = "design_1_vco_interface_0_0,vco_interface,{}" *)
(* CORE_GENERATION_INFO = "design_1_vco_interface_0_0,vco_interface,{x_ipProduct=Vivado 2021.2,x_ipVendor=xilinx.com,x_ipLibrary=module_ref,x_ipName=vco_interface,x_ipVersion=1.0,x_ipCoreRevision=1,x_ipLanguage=VERILOG,x_ipSimLanguage=MIXED,P_VCO_REG_COUNT=46,P_VCO_FREQ_COUNT_DOWN=61,P_VCO_FREQ_COUNT_UP=348,P_VCO_REG_WAIT_TIME=10,P_VCO_FREQ_WAIT_TIME=300000}" *)
(* IP_DEFINITION_SOURCE = "module_ref" *)
(* DowngradeIPIdentifiedWarnings = "yes" *)
module design_1_vco_interface_0_0 (
  i_vco_clk,
  i_vco_start,
  reset,
  i_next_freq_req,
  o_vco_le,
  o_vco_clk,
  o_vco_data,
  o_vco_prog_done,
  o_vco_freq
);

(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME i_vco_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 i_vco_clk CLK" *)
input wire i_vco_clk;
input wire i_vco_start;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 reset RST" *)
input wire reset;
input wire i_next_freq_req;
output wire o_vco_le;
(* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME o_vco_clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN design_1_vco_interface_0_0_o_vco_clk, INSERT_VIP 0" *)
(* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 o_vco_clk CLK" *)
output wire o_vco_clk;
output wire o_vco_data;
output wire o_vco_prog_done;
output wire [12 : 0] o_vco_freq;

  vco_interface #(
    .P_VCO_REG_COUNT(46),
    .P_VCO_FREQ_COUNT_DOWN(61),
    .P_VCO_FREQ_COUNT_UP(348),
    .P_VCO_REG_WAIT_TIME(10),
    .P_VCO_FREQ_WAIT_TIME(300000)
  ) inst (
    .i_vco_clk(i_vco_clk),
    .i_vco_start(i_vco_start),
    .reset(reset),
    .i_next_freq_req(i_next_freq_req),
    .o_vco_le(o_vco_le),
    .o_vco_clk(o_vco_clk),
    .o_vco_data(o_vco_data),
    .o_vco_prog_done(o_vco_prog_done),
    .o_vco_freq(o_vco_freq)
  );
endmodule
