// Seed: 1214013330
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  inout wire id_1;
  final $display(id_1, id_1, id_1);
  id_3 :
  assert property (@(posedge id_1 ^ 1'h0) 1)
  else $display;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output wand id_0,
    output wand id_1,
    input  tri  id_2
);
  assign id_0 = {id_2 * id_2{1}};
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_3
  );
endmodule
