srcscan starts
=============== Using precompilesrcscan exits with return value 0

INFO: The Verilog library search path for library "std" is now "E:/VIVADO2023/Vivado/2023.2/data/precomp_hsv/sv/std" (VERI-1509)
INFO: The Verilog library search path for library "uvm" is now "E:/VIVADO2023/Vivado/2023.2/data/precomp_hsv/sv/uvm" (VERI-1509)
INFO: analyzing module get_dna (VERI-9002)
INFO: analyzing module pcie_7x_0 (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_rx (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_rx_null_gen (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_rx_pipeline (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_top (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_tx (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_tx_pipeline (VERI-9002)
INFO: analyzing module pcie_7x_0_axi_basic_tx_thrtl_ctl (VERI-9002)
INFO: analyzing module pcie_7x_0_core_top (VERI-9002)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(118): WARNING: literal value 'h100 truncated to fit in 8 bits (VERI-1208)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(1193): ERROR: 'BAR0' is not declared (VERI-1128)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(1194): ERROR: 'BAR1' is not declared (VERI-1128)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(1195): ERROR: 'BAR2' is not declared (VERI-1128)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(1196): ERROR: 'BAR3' is not declared (VERI-1128)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(1197): ERROR: 'BAR4' is not declared (VERI-1128)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist14583727546656610302.tmp(1198): ERROR: 'BAR5' is not declared (VERI-1128)
INFO: analyzing module pcie_7x_0_gt_common (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_rx_valid_filter_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_top (VERI-9002)
INFO: analyzing module pcie_7x_0_gt_wrapper (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_cpllpd_ovrd (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_pipe_drp (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_pipe_rate (VERI-9002)
INFO: analyzing module pcie_7x_0_gtp_pipe_reset (VERI-9002)
INFO: analyzing module pcie_7x_0_gtx_cpllpd_ovrd (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie2_top (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_bram_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_bram_top_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_brams_7x (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_pipe_lane (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_pipe_misc (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_pipe_pipeline (VERI-9002)
INFO: analyzing module pcie_7x_0_pcie_top (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_clock (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_drp (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_eq (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_rate (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_reset (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_sync (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_user (VERI-9002)
INFO: analyzing module pcie_7x_0_pipe_wrapper (VERI-9002)
INFO: analyzing module pcie_7x_0_qpll_drp (VERI-9002)
INFO: analyzing module pcie_7x_0_qpll_reset (VERI-9002)
INFO: analyzing module pcie_7x_0_qpll_wrapper (VERI-9002)
INFO: analyzing module pcie_7x_0_rxeq_scan (VERI-9002)
INFO: analyzing module pcileech_com (VERI-9002)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv(12): INFO: Compiling verilog file "D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 12. (VERI-9003)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv(12): INFO: back to file 'D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_fifo.sv' (VERI-2320)
INFO: analyzing module pcileech_fifo (VERI-9002)
INFO: analyzing module pcileech_ft601 (VERI-9002)
INFO: analyzing module pcileech_mux (VERI-9002)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist9530055542231237712.tmp(11): INFO: Compiling verilog file "D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist9530055542231237712.tmp(11): INFO: back to file 'C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist9530055542231237712.tmp' (VERI-2320)
INFO: analyzing module pcileech_pcie_a7 (VERI-9002)
INFO: analyzing module pcileech_tlps128_dst64 (VERI-9002)
INFO: analyzing module pcileech_tlps128_src64 (VERI-9002)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv(11): INFO: Compiling verilog file "D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv(11): INFO: back to file 'D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_cfg_a7.sv' (VERI-2320)
INFO: analyzing module pcileech_pcie_cfg_a7 (VERI-9002)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(11): INFO: Compiling verilog file "D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv(11): INFO: back to file 'D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_pcie_tlp_a7.sv' (VERI-2320)
INFO: analyzing module pcileech_pcie_tlp_a7 (VERI-9002)
INFO: analyzing module pcileech_tlps128_dst_fifo (VERI-9002)
INFO: analyzing module pcileech_tlps128_filter (VERI-9002)
INFO: analyzing module pcileech_tlps128_src_fifo (VERI-9002)
INFO: analyzing module pcileech_tlps128_sink_mux1 (VERI-9002)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist12608083277439934886.tmp(40): INFO: Compiling verilog file "D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 40. (VERI-9003)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist12608083277439934886.tmp(40): INFO: back to file 'C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist12608083277439934886.tmp' (VERI-2320)
INFO: analyzing module pcileech_tlps128_bar_controller (VERI-9002)
INFO: analyzing module pcileech_tlps128_bar_wrengine (VERI-9002)
INFO: analyzing module pcileech_tlps128_bar_rdengine (VERI-9002)
INFO: analyzing module pcileech_bar_impl_none (VERI-9002)
INFO: analyzing module pcileech_bar_impl_loopaddr (VERI-9002)
INFO: analyzing module pcileech_bar_impl_zerowrite4k (VERI-9002)
INFO: analyzing module pcileech_bar_impl_ar9287_wifi (VERI-9002)
C:/Users/10726/AppData/Local/Temp/VivadoEditorAssist12608083277439934886.tmp(1401): WARNING: case statement must have case items (VERI-1707)
INFO: analyzing module pcileech_tlps128_cfgspace_shadow (VERI-9002)
INFO: analyzing module pcileech_cfgspace_pcie_tx (VERI-9002)
INFO: analyzing module pcileech_mem_wrap (VERI-9002)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(11): INFO: Compiling verilog file "D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_header.svh" included at line 11. (VERI-9003)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(11): INFO: back to file 'D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv' (VERI-2320)
INFO: analyzing module pcileech_enigma_x1_top (VERI-9002)
D:/PCILEECH_EMUS/V2/diviner-full-emu-v2-main/FULLCFG_VGK/pcileech_enigma_x1.srcs/sources_1/imports/diviner-full-emu-v2-main/src/pcileech_enigma_x1_top.sv(40): WARNING: non-net output port 'pcie_wake_n' cannot be initialized at declaration in SystemVerilog mode (VERI-2522)
srcscan exits with return value 0
