$date
	Sun Apr 23 17:34:55 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test_bloco_logico $end
$var wire 1 ! set $end
$var wire 1 " reset $end
$var reg 1 # clearn $end
$var reg 1 $ door_closed $end
$var reg 1 % startn $end
$var reg 1 & stopn $end
$var reg 1 ' timer_done $end
$scope module dut $end
$var wire 1 # clearn $end
$var wire 1 $ door_closed $end
$var wire 1 " reset $end
$var wire 1 ! set $end
$var wire 1 % startn $end
$var wire 1 & stopn $end
$var wire 1 ' timer_done $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0'
0&
1%
0$
0#
1"
0!
$end
#5
1$
#10
1&
#15
0&
#20
1'
#25
0'
0$
#30
1'
1$
1#
#35
0'
0#
#40
1'
1#
1&
#45
0%
#50
1"
0'
0$
0#
0&
