Accel-Sim [build accelsim-commit-2260456ea5e6a1420f5734f145a4b7d8ab1d4737_modified_1.0]

        *** GPGPU-Sim Simulator Version 4.2.0  [build gpgpu-sim_git-commit-948c0e1a_modified_5.0] ***


GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,21 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          2,2,2,2,8,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           2 # Interconnection network mode
-inter_config_file                   mesh # Interconnection network config file
-icnt_in_buffer_limit                  512 # in_buffer_limit
-icnt_out_buffer_limit                  512 # out_buffer_limit
-icnt_subnets                           2 # subnets
-icnt_arbiter_algo                      1 # arbiter_algo
-icnt_verbose                           0 # inct_verbose
-icnt_grant_cycles                      1 # grant_cycles
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:4:128:256,L:R:m:N:L,T:512:8,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:T:m:L:L,A:512:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_l1_cache_write_ratio                   25 # L1D write ratio
-gpgpu_l1_banks                         4 # The number of L1 cache banks
-gpgpu_l1_banks_byte_interleaving                   32 # l1 banks byte interleaving granularity
-gpgpu_l1_banks_hashing_function                    0 # l1 banks hashing function
-gpgpu_l1_latency                      20 # L1 Hit Latency
-gpgpu_smem_latency                    20 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_gmem_skip_L1D                    0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    1 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                65536 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 32)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      80 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                65536 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_option       0,8,16,32,64,96 # Option list of shared memory sizes
-gpgpu_unified_l1d_size                  128 # Size of unified data cache(L1D + shared memory) in KB
-gpgpu_adaptive_cache_config                    1 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_mem_unit_ports                    1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_sub_core_model                    1 # Sub Core Volta/Pascal model (default = off)
-gpgpu_enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   70 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      lrr # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-gpgpu_perfect_inst_const_cache                    1 # perfect inst and const cache mode, so all inst and const hits in the cache(default = disabled)
-gpgpu_inst_fetch_throughput                    4 # the number of fetched intruction per warp each cycle
-gpgpu_reg_file_port_throughput                    2 # the number ports of the register file
-specialized_unit_1         1,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_2       1,4,200,4,4,TEX # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_3      1,4,8,4,4,TENSOR # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_4         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_5         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_6         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_7         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-specialized_unit_8         0,4,4,4,4,BRA # specialized unit config {<enabled>,<num_units>:<latency>:<initiation>,<ID_OC_SPEC>:<OC_EX_SPEC>,<NAME>}
-gpgpu_perf_sim_memcpy                    1 # Fill the L2 cache on memcpy
-gpgpu_simple_dram_model                    0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:P,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           32 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-gpgpu_l2_rop_latency                  160 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dram_dual_bus_interface                    1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-dram_seperate_write_queue_enable                    0 # Seperate_Write_Queue_Enable
-dram_write_queue_size             32:28:16 # Write_Queue_Size
-dram_elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpgpu_memory_partition_indexing                    2 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-accelwattch_xml_file accelwattch_sass_sim.xml # AccelWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-hw_perf_file_name            hw_perf.csv # Hardware Performance Statistics file
-hw_perf_bench_name                       # Kernel Name in Hardware Performance Statistics file
-power_simulation_mode                    0 # Switch performance counter input for power simulation (0=Sim, 1=HW, 2=HW-Sim Hybrid)
-dvfs_enabled                           0 # Turn on DVFS for power model
-aggregate_power_stats                    0 # Accumulate power across all kernels
-accelwattch_hybrid_perfsim_L1_RH                    0 # Get L1 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_RM                    0 # Get L1 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WH                    0 # Get L1 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L1_WM                    0 # Get L1 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RH                    0 # Get L2 Read Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_RM                    0 # Get L2 Read Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WH                    0 # Get L2 Write Hits for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_L2_WM                    0 # Get L2 Write Misses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CC_ACC                    0 # Get Constant Cache Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_SHARED_ACC                    0 # Get Shared Memory Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_RD                    0 # Get DRAM Reads for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_DRAM_WR                    0 # Get DRAM Writes for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NOC                    0 # Get Interconnect Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_PIPE_DUTY                    0 # Get Pipeline Duty Cycle Acesses for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_NUM_SM_IDLE                    0 # Get Number of Idle SMs for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_CYCLES                    0 # Get Executed Cycles for Accelwattch-Hybrid from Accel-Sim
-accelwattch_hybrid_perfsim_VOLTAGE                    0 # Get Chip Voltage for Accelwattch-Hybrid from Accel-Sim
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1447.0:1447.0:1447.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                  128 # maximum kernels that can run concurrently on GPU, set this value according to max resident grids for your compute capability
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                 5000 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-gpgpu_TB_launch_latency                    0 # thread block launch latency in cycles. Default: 0
-trace               ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernelslist.g # traces kernel filetraces kernel file directory
-trace_opcode_latency_initiation_int                  2,2 # Opcode latencies and initiation for integers in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sp                  2,2 # Opcode latencies and initiation for sp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_dp                  8,4 # Opcode latencies and initiation for dp in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_sfu                 20,8 # Opcode latencies and initiation for sfu in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_tensor                  2,2 # Opcode latencies and initiation for tensor in trace driven mode <latency,initiation>
-trace_opcode_latency_initiation_spec_op_1                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_2                200,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_3                  2,2 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_4                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_5                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_6                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_7                  4,4 # specialized unit config <latency,initiation>
-trace_opcode_latency_initiation_spec_op_8                  4,4 # specialized unit config <latency,initiation>
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 64
addr_dec_mask[CHIP]  = 0000000000001f00 	high:13 low:8
addr_dec_mask[BK]    = 00000000000e2000 	high:20 low:13
addr_dec_mask[ROW]   = 00000001fff00000 	high:33 low:20
addr_dec_mask[COL]   = 000000000001c0ff 	high:17 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000002000
GPGPU-Sim uArch: clock freqs: 1447000000.000000:1447000000.000000:1447000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000069108500346:0.00000000069108500346:0.00000000069108500346:0.00000000117647058824
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: performance model initialization complete.
launching memcpy command : MemcpyHtoD,0x00007fe033700000,16384
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-1.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 1
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 48
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-1.traceg
launching kernel name: _Z12lud_diagonalPfii uid: 1
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z12lud_diagonalPfii'
GPGPU-Sim uArch: CTA/core = 32, limited by: cta_limit
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 1: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 1 
gpu_sim_cycle = 21224
gpu_sim_insn = 19673
gpu_sim_insn_fp = 2440
gpu_bytes_leidos = 1984
gpu_bytes_leidos_Desde_MemFetch = 8704
gpu_arithmetic_intensity = 1.22983870967742
gpu_gflops = 0.166353
gpu_ipc =       0.9269
gpu_tot_sim_cycle = 21224
gpu_tot_sim_insn = 19673
gpu_tot_ipc =       0.9269
gpu_tot_issued_cta = 1
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0128
partiton_level_parallism_total  =       0.0128
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       0.5934 GB/Sec
L2_BW_total  =       0.5934 GB/Sec
gpu_total_sim_rate=2810

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 272
	L1D_total_cache_misses = 32
	L1D_total_cache_miss_rate = 0.1176
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240

Total_core_cache_fail_stats:
ctas_completed 1, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 19673
gpgpu_n_tot_w_icount = 4462
gpgpu_n_stall_shd_mem = 504
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 32
gpgpu_n_mem_write_global = 240
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 256
gpgpu_n_store_insn = 240
gpgpu_n_shmem_insn = 4696
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 504
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:230	W0_Idle:48860	W0_Scoreboard:11565	W1:1710	W2:292	W3:274	W4:256	W5:238	W6:220	W7:202	W8:184	W9:166	W10:148	W11:130	W12:112	W13:94	W14:76	W15:57	W16:78	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:0
single_issue_nums: WS0:4462	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 256 {8:32,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9600 {40:240,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1280 {40:32,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1920 {8:240,}
maxmflatency = 345 
max_icnt2mem_latency = 31 
maxmrqlatency = 23 
max_icnt2sh_latency = 4 
averagemflatency = 205 
avg_icnt2mem_latency = 24 
avg_mrq_latency = 11 
avg_icnt2sh_latency = 2 
mrq_lat_table:6 	10 	0 	0 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	240 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	272 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	270 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	15 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 32/16 = 2.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 32
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1835    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1833    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        336    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1832    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1834    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1839    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1833    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1833    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1833    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1837    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1837    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1839    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1839    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:          0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12467 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 12467i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 12467 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 12467 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12467 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=12467 n_nop=12464 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0001604
n_activity=40 dram_eff=0.05
bk0: 2a 12454i bk1: 0a 12467i bk2: 0a 12467i bk3: 0a 12467i bk4: 0a 12467i bk5: 0a 12467i bk6: 0a 12467i bk7: 0a 12467i bk8: 0a 12467i bk9: 0a 12467i bk10: 0a 12467i bk11: 0a 12467i bk12: 0a 12467i bk13: 0a 12467i bk14: 0a 12467i bk15: 0a 12467i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000160 
total_CMD = 12467 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 12452 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 12467 
n_nop = 12464 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000160 
Either_Row_CoL_Bus_Util = 0.000241 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000963 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000962541

========= L2 cache stats =========
L2_cache_bank[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 2, Miss = 2, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 18, Miss = 2, Miss_rate = 0.111, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 272
L2_total_cache_misses = 32
L2_total_cache_miss_rate = 0.1176
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 240
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 32
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 240
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=272
icnt_total_pkts_simt_to_mem=272
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 272
Req_Network_cycles = 21224
Req_Network_injected_packets_per_cycle =       0.0128 
Req_Network_conflicts_per_cycle =       0.0000
Req_Network_conflicts_per_cycle_util =       0.0000
Req_Bank_Level_Parallism =       1.0000
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0000
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0002

Reply_Network_injected_packets_num = 272
Reply_Network_cycles = 21224
Reply_Network_injected_packets_per_cycle =        0.0128
Reply_Network_conflicts_per_cycle =        0.0006
Reply_Network_conflicts_per_cycle_util =       0.0441
Reply_Bank_Level_Parallism =       1.0000
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0000
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0002
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 7 sec (7 sec)
gpgpu_simulation_rate = 2810 (inst/sec)
gpgpu_simulation_rate = 3032 (cycle/sec)
gpgpu_silicon_slowdown = 477242x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-2.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 2
-grid dim = (3,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 166
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-2.traceg
launching kernel name: _Z13lud_perimeterPfii uid: 2
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13lud_perimeterPfii'
thread block = 2,0,0
Destroy streams for kernel 2: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 2 
gpu_sim_cycle = 9071
gpu_sim_insn = 48240
gpu_sim_insn_fp = 21640
gpu_bytes_leidos = 17152
gpu_bytes_leidos_Desde_MemFetch = 23872
gpu_arithmetic_intensity = 1.26166044776119
gpu_gflops = 3.451999
gpu_ipc =       5.3180
gpu_tot_sim_cycle = 30295
gpu_tot_sim_insn = 67913
gpu_tot_ipc =       2.2417
gpu_tot_issued_cta = 4
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 1.5625% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0523
partiton_level_parallism_total  =       0.0246
partiton_level_parallism_util =       1.8884
partiton_level_parallism_util_total  =       1.4264
L2_BW  =       2.4196 GB/Sec
L2_BW_total  =       1.1402 GB/Sec
gpu_total_sim_rate=6791

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 746
	L1D_total_cache_misses = 320
	L1D_total_cache_miss_rate = 0.4290
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 27
	L1D_cache_data_port_util = 0.015
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 27
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 176
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 27
ctas_completed 4, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 67913
gpgpu_n_tot_w_icount = 7543
gpgpu_n_stall_shd_mem = 945
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 320
gpgpu_n_mem_write_global = 426
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 2560
gpgpu_n_store_insn = 1728
gpgpu_n_shmem_insn = 13960
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 945
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:374	W0_Idle:86048	W0_Scoreboard:20023	W1:1710	W2:292	W3:274	W4:256	W5:238	W6:220	W7:202	W8:184	W9:166	W10:148	W11:130	W12:112	W13:94	W14:76	W15:57	W16:3027	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:33
single_issue_nums: WS0:7543	WS1:0	WS2:0	WS3:0	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2560 {8:320,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17040 {40:426,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12800 {40:320,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3408 {8:426,}
maxmflatency = 380 
max_icnt2mem_latency = 46 
maxmrqlatency = 24 
max_icnt2sh_latency = 21 
averagemflatency = 242 
avg_icnt2mem_latency = 32 
avg_mrq_latency = 8 
avg_icnt2sh_latency = 3 
mrq_lat_table:31 	74 	43 	20 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	522 	224 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	579 	167 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	668 	27 	35 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  2.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 224/64 = 3.500000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         2         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 224
min_bank_accesses = 0!
chip skew: 10/4 = 2.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        554       562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        555       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        555       563    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        556       564    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        530       525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        542       547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        541       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        541       546    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        557       565    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        558       554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        559       555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        560       556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        549       557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        550       558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        551       559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        552       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:        984       550    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:        985       551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:        986       551    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:        988       552    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:        464       525    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:        979       545    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:        980       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:        980       544    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:        998       554    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1000       555    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1003       556    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1002       557    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:        987       558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:        989       559    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:        992       560    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:        997       561    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       339         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17781i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134862
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17781i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134862
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17781i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134862
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17782i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722222
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001236 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00123623
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17781i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134862
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17781i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134862
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17781i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001349 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00134862
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17782i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722222
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140481
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17781i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101146
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17781i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101146
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17781i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101146
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17781i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.777778
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101146
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17782i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722222
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112385
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17782i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722222
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001124 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112385
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17782i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722222
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001011 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101146
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17790 n_act=2 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002248
n_activity=43 dram_eff=0.09302
bk0: 2a 17783i bk1: 2a 17782i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.500000
Row_Buffer_Locality_read = 0.500000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.722222
Bank_Level_Parallism_Col = 1.647059
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.647059 

BW Util details:
bwutil = 0.000225 
total_CMD = 17796 
util_bw = 4 
Wasted_Col = 14 
Wasted_Row = 0 
Idle = 17778 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 2 
rwq = 0 
CCDLc_limit_alone = 2 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17790 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 4 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000225 
Either_Row_CoL_Bus_Util = 0.000337 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000899 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000899078
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00191054
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00191054
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001911 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00191054
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00185435
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179816
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179816
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179816
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179816
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00174196
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168577
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168577
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168577
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179816
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001798 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00179816
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001742 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00174196
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=17796 n_nop=17784 n_act=2 n_pre=0 n_ref_event=0 n_req=10 n_rd=10 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0005619
n_activity=103 dram_eff=0.09709
bk0: 8a 17778i bk1: 2a 17783i bk2: 0a 17796i bk3: 0a 17796i bk4: 0a 17796i bk5: 0a 17796i bk6: 0a 17796i bk7: 0a 17796i bk8: 0a 17796i bk9: 0a 17796i bk10: 0a 17796i bk11: 0a 17796i bk12: 0a 17796i bk13: 0a 17796i bk14: 0a 17796i bk15: 0a 17796i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.800000
Row_Buffer_Locality_read = 0.800000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000562 
total_CMD = 17796 
util_bw = 10 
Wasted_Col = 31 
Wasted_Row = 0 
Idle = 17755 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 7 
rwq = 0 
CCDLc_limit_alone = 7 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 17796 
n_nop = 17784 
Read = 10 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 10 
total_req = 10 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 10 
Row_Bus_Util =  0.000112 
CoL_Bus_Util = 0.000562 
Either_Row_CoL_Bus_Util = 0.000674 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001686 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168577

========= L2 cache stats =========
L2_cache_bank[0]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 14, Miss = 8, Miss_rate = 0.571, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 4, Miss = 2, Miss_rate = 0.500, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 36, Miss = 8, Miss_rate = 0.222, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 746
L2_total_cache_misses = 224
L2_total_cache_miss_rate = 0.3003
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 96
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 80
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 144
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 426
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 320
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 426
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=746
icnt_total_pkts_simt_to_mem=746
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 746
Req_Network_cycles = 30295
Req_Network_injected_packets_per_cycle =       0.0246 
Req_Network_conflicts_per_cycle =       0.0031
Req_Network_conflicts_per_cycle_util =       0.1797
Req_Bank_Level_Parallism =       1.4264
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0004
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0004

Reply_Network_injected_packets_num = 746
Reply_Network_cycles = 30295
Reply_Network_injected_packets_per_cycle =        0.0246
Reply_Network_conflicts_per_cycle =        0.0209
Reply_Network_conflicts_per_cycle_util =       1.1467
Reply_Bank_Level_Parallism =       1.3514
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0004
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0003
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 6791 (inst/sec)
gpgpu_simulation_rate = 3029 (cycle/sec)
gpgpu_silicon_slowdown = 477715x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-3.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 3
-grid dim = (3,3,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 27
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-3.traceg
launching kernel name: _Z12lud_internalPfii uid: 3
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z12lud_internalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,0,0
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,1,0
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,1,0
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 0,2,0
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 1,2,0
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z12lud_internalPfii'
thread block = 2,2,0
Destroy streams for kernel 3: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 3 
gpu_sim_cycle = 5992
gpu_sim_insn = 156672
gpu_sim_insn_fp = 60808
gpu_bytes_leidos = 54016
gpu_bytes_leidos_Desde_MemFetch = 60736
gpu_arithmetic_intensity = 1.12574052132701
gpu_gflops = 14.684442
gpu_ipc =      26.1469
gpu_tot_sim_cycle = 36287
gpu_tot_sim_insn = 224585
gpu_tot_ipc =       6.1891
gpu_tot_issued_cta = 13
gpu_occupancy = 12.2611% 
gpu_tot_occupancy = 4.0921% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.1923
partiton_level_parallism_total  =       0.0523
partiton_level_parallism_util =       4.3308
partiton_level_parallism_util_total  =       2.4056
L2_BW  =       8.9022 GB/Sec
L2_BW_total  =       2.4219 GB/Sec
gpu_total_sim_rate=18715

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1898
	L1D_total_cache_misses = 1184
	L1D_total_cache_miss_rate = 0.6238
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 418
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.032
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 656
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 714
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 714

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 418
ctas_completed 13, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 224585
gpgpu_n_tot_w_icount = 12511
gpgpu_n_stall_shd_mem = 1233
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1184
gpgpu_n_mem_write_global = 714
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9472
gpgpu_n_store_insn = 4032
gpgpu_n_shmem_insn = 64648
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 945
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3358	W0_Idle:93693	W0_Scoreboard:39726	W1:1710	W2:292	W3:274	W4:256	W5:238	W6:220	W7:202	W8:184	W9:166	W10:148	W11:130	W12:112	W13:94	W14:76	W15:57	W16:3027	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4929
single_issue_nums: WS0:8785	WS1:1242	WS2:1242	WS3:1242	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9472 {8:1184,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 28560 {40:714,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 47360 {40:1184,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5712 {8:714,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 249 
avg_icnt2mem_latency = 72 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 5 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	945 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	954 	444 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1406 	265 	195 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        729       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        723       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        736       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        729       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        730       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        731       745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        718       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        714       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        749       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        752       749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        745       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        748       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:        727       742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:        725       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:        739       753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:        740       751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518       724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659       749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=73 dram_eff=0.2192
bk0: 8a 21300i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 21280 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131357
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=73 dram_eff=0.2192
bk0: 8a 21300i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 21280 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001314 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00131357
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=71 dram_eff=0.2254
bk0: 8a 21298i bk1: 8a 21295i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 21282 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173579
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=69 dram_eff=0.2319
bk0: 8a 21298i bk1: 8a 21296i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 21284 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001079 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.001079
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=79 dram_eff=0.2025
bk0: 8a 21297i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 21277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173579
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=78 dram_eff=0.2051
bk0: 8a 21299i bk1: 8a 21296i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 21277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173579
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=76 dram_eff=0.2105
bk0: 8a 21302i bk1: 8a 21299i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 21283 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001173 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00117283
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=76 dram_eff=0.2105
bk0: 8a 21302i bk1: 8a 21300i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 21283 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001220 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00121974
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=77 dram_eff=0.2078
bk0: 8a 21300i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 21280 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001126 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00112591
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=77 dram_eff=0.2078
bk0: 8a 21297i bk1: 8a 21300i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 21279 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00126665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=76 dram_eff=0.2105
bk0: 8a 21296i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 21284 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000844 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000844436
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=76 dram_eff=0.2105
bk0: 8a 21297i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 21283 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000985175
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=78 dram_eff=0.2051
bk0: 8a 21299i bk1: 8a 21297i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 21277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136048
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=77 dram_eff=0.2078
bk0: 8a 21299i bk1: 8a 21297i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 21277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001267 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00126665
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=81 dram_eff=0.1975
bk0: 8a 21299i bk1: 8a 21297i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 21277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00145431
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=81 dram_eff=0.1975
bk0: 8a 21299i bk1: 8a 21297i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 21277 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001360 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00136048
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21299i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173579
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00187652
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=131 dram_eff=0.1221
bk0: 8a 21298i bk1: 8a 21300i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159505
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=131 dram_eff=0.1221
bk0: 8a 21298i bk1: 8a 21300i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154813
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=129 dram_eff=0.124
bk0: 8a 21298i bk1: 8a 21299i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154813
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=129 dram_eff=0.124
bk0: 8a 21298i bk1: 8a 21299i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001548 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00154813
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00197035
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001970 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00197035
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00187652
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001689 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00168887
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=128 dram_eff=0.125
bk0: 8a 21298i bk1: 8a 21300i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140739
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=128 dram_eff=0.125
bk0: 8a 21298i bk1: 8a 21300i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 21266 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001407 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00140739
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=129 dram_eff=0.124
bk0: 8a 21298i bk1: 8a 21299i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164196
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=129 dram_eff=0.124
bk0: 8a 21298i bk1: 8a 21299i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 21265 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001642 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00164196
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001736 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00173579
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=21316 n_nop=21298 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0007506
n_activity=126 dram_eff=0.127
bk0: 8a 21298i bk1: 8a 21298i bk2: 0a 21316i bk3: 0a 21316i bk4: 0a 21316i bk5: 0a 21316i bk6: 0a 21316i bk7: 0a 21316i bk8: 0a 21316i bk9: 0a 21316i bk10: 0a 21316i bk11: 0a 21316i bk12: 0a 21316i bk13: 0a 21316i bk14: 0a 21316i bk15: 0a 21316i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000751 
total_CMD = 21316 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 21264 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 21316 
n_nop = 21298 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000094 
CoL_Bus_Util = 0.000751 
Either_Row_CoL_Bus_Util = 0.000844 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001595 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00159505

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1898
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.2698
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 714
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1184
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 714
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=1898
icnt_total_pkts_simt_to_mem=1898
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 1898
Req_Network_cycles = 36287
Req_Network_injected_packets_per_cycle =       0.0523 
Req_Network_conflicts_per_cycle =       0.0246
Req_Network_conflicts_per_cycle_util =       1.1305
Req_Bank_Level_Parallism =       2.4056
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0130
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0008

Reply_Network_injected_packets_num = 1898
Reply_Network_cycles = 36287
Reply_Network_injected_packets_per_cycle =        0.0523
Reply_Network_conflicts_per_cycle =        0.0443
Reply_Network_conflicts_per_cycle_util =       1.9316
Reply_Bank_Level_Parallism =       2.2785
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0014
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0007
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 18715 (inst/sec)
gpgpu_simulation_rate = 3023 (cycle/sec)
gpgpu_silicon_slowdown = 478663x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-4.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 4
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 48
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-4.traceg
launching kernel name: _Z12lud_diagonalPfii uid: 4
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z12lud_diagonalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 4: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 4 
gpu_sim_cycle = 20923
gpu_sim_insn = 19673
gpu_sim_insn_fp = 63248
gpu_bytes_leidos = 56000
gpu_bytes_leidos_Desde_MemFetch = 69440
gpu_arithmetic_intensity = 1.12942857142857
gpu_gflops = 4.374127
gpu_ipc =       0.9403
gpu_tot_sim_cycle = 57210
gpu_tot_sim_insn = 244258
gpu_tot_ipc =       4.2695
gpu_tot_issued_cta = 14
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 3.3341% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0130
partiton_level_parallism_total  =       0.0379
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       2.0452
L2_BW  =       0.6020 GB/Sec
L2_BW_total  =       1.7563 GB/Sec
gpu_total_sim_rate=12855

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2170
	L1D_total_cache_misses = 1216
	L1D_total_cache_miss_rate = 0.5604
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 418
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 544
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 954
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 954

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 418
ctas_completed 14, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 244258
gpgpu_n_tot_w_icount = 16973
gpgpu_n_stall_shd_mem = 1737
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1216
gpgpu_n_mem_write_global = 954
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 9728
gpgpu_n_store_insn = 4272
gpgpu_n_shmem_insn = 69344
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1449
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3588	W0_Idle:141650	W0_Scoreboard:50990	W1:3420	W2:584	W3:548	W4:512	W5:476	W6:440	W7:404	W8:368	W9:332	W10:296	W11:260	W12:224	W13:188	W14:152	W15:114	W16:3105	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4929
single_issue_nums: WS0:13247	WS1:1242	WS2:1242	WS3:1242	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 9728 {8:1216,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38160 {40:954,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 48640 {40:1216,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7632 {8:954,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 245 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1217 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1226 	444 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1678 	265 	195 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	36 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1150       731    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1144       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1157       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1150       734    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        777       746    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1152       745    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1138       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1135       723    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1172       754    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1173       749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1166       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1169       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1148       742    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1147       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1161       753    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1162       751    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445       722    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485       732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467       727    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518       724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497       718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653       741    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674       743    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543       738    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659       749    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669       747    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=73 dram_eff=0.2192
bk0: 8a 33590i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 33570 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000833185
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=73 dram_eff=0.2192
bk0: 8a 33590i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 33570 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000833 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000833185
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=71 dram_eff=0.2254
bk0: 8a 33588i bk1: 8a 33585i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 33572 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110099
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=69 dram_eff=0.2319
bk0: 8a 33588i bk1: 8a 33586i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 33574 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000684 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000684402
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=79 dram_eff=0.2025
bk0: 8a 33587i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 33567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110099
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=78 dram_eff=0.2051
bk0: 8a 33589i bk1: 8a 33586i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 33567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110099
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=76 dram_eff=0.2105
bk0: 8a 33592i bk1: 8a 33589i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 33573 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000744 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000743915
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=76 dram_eff=0.2105
bk0: 8a 33592i bk1: 8a 33590i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 33573 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000773671
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=77 dram_eff=0.2078
bk0: 8a 33590i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 33570 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000714 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000714158
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=77 dram_eff=0.2078
bk0: 8a 33587i bk1: 8a 33590i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 33569 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000803428
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=76 dram_eff=0.2105
bk0: 8a 33586i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 33574 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000536 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000535619
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=76 dram_eff=0.2105
bk0: 8a 33587i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 33573 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000625 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000624888
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=78 dram_eff=0.2051
bk0: 8a 33589i bk1: 8a 33587i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 33567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000862941
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=77 dram_eff=0.2078
bk0: 8a 33589i bk1: 8a 33587i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 33567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000803428
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=81 dram_eff=0.1975
bk0: 8a 33589i bk1: 8a 33587i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 33567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000922454
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=81 dram_eff=0.1975
bk0: 8a 33589i bk1: 8a 33587i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 33567 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000863 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000862941
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33589i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 33555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110099
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119026
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=131 dram_eff=0.1221
bk0: 8a 33588i bk1: 8a 33590i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 33556 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101172
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=131 dram_eff=0.1221
bk0: 8a 33588i bk1: 8a 33590i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 33556 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000981968
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=129 dram_eff=0.124
bk0: 8a 33588i bk1: 8a 33589i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 33555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000981968
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=129 dram_eff=0.124
bk0: 8a 33588i bk1: 8a 33589i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 33555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000982 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000981968
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124978
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001250 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00124978
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001190 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00119026
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001071 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00107124
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=128 dram_eff=0.125
bk0: 8a 33588i bk1: 8a 33590i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 33556 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000892698
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=128 dram_eff=0.125
bk0: 8a 33588i bk1: 8a 33590i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 33556 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000892698
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=129 dram_eff=0.124
bk0: 8a 33588i bk1: 8a 33589i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 33555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104148
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=129 dram_eff=0.124
bk0: 8a 33588i bk1: 8a 33589i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 33555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001041 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00104148
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00110099
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=33606 n_nop=33588 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004761
n_activity=126 dram_eff=0.127
bk0: 8a 33588i bk1: 8a 33588i bk2: 0a 33606i bk3: 0a 33606i bk4: 0a 33606i bk5: 0a 33606i bk6: 0a 33606i bk7: 0a 33606i bk8: 0a 33606i bk9: 0a 33606i bk10: 0a 33606i bk11: 0a 33606i bk12: 0a 33606i bk13: 0a 33606i bk14: 0a 33606i bk15: 0a 33606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000476 
total_CMD = 33606 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 33554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 33606 
n_nop = 33588 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000060 
CoL_Bus_Util = 0.000476 
Either_Row_CoL_Bus_Util = 0.000536 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001012 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00101172

========= L2 cache stats =========
L2_cache_bank[0]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 24, Miss = 8, Miss_rate = 0.333, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 22, Miss = 8, Miss_rate = 0.364, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2170
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.2359
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 704
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 954
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 954
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2170
icnt_total_pkts_simt_to_mem=2170
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2170
Req_Network_cycles = 57210
Req_Network_injected_packets_per_cycle =       0.0379 
Req_Network_conflicts_per_cycle =       0.0156
Req_Network_conflicts_per_cycle_util =       0.8407
Req_Bank_Level_Parallism =       2.0452
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0083
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 2170
Reply_Network_cycles = 57210
Reply_Network_injected_packets_per_cycle =        0.0379
Reply_Network_conflicts_per_cycle =        0.0281
Reply_Network_conflicts_per_cycle_util =       1.4561
Reply_Bank_Level_Parallism =       1.9638
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 19 sec (19 sec)
gpgpu_simulation_rate = 12855 (inst/sec)
gpgpu_simulation_rate = 3011 (cycle/sec)
gpgpu_silicon_slowdown = 480571x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-5.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 5
-grid dim = (2,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 166
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-5.traceg
launching kernel name: _Z13lud_perimeterPfii uid: 5
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z13lud_perimeterPfii'
thread block = 1,0,0
Destroy streams for kernel 5: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 5 
gpu_sim_cycle = 8786
gpu_sim_insn = 32160
gpu_sim_insn_fp = 76048
gpu_bytes_leidos = 66112
gpu_bytes_leidos_Desde_MemFetch = 79552
gpu_arithmetic_intensity = 1.15029041626331
gpu_gflops = 12.524636
gpu_ipc =       3.6604
gpu_tot_sim_cycle = 65996
gpu_tot_sim_insn = 276418
gpu_tot_ipc =       4.1884
gpu_tot_issued_cta = 16
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 3.1137% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0360
partiton_level_parallism_total  =       0.0377
partiton_level_parallism_util =       1.4364
partiton_level_parallism_util_total  =       1.9407
L2_BW  =       1.6654 GB/Sec
L2_BW_total  =       1.7442 GB/Sec
gpu_total_sim_rate=13162

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2486
	L1D_total_cache_misses = 1408
	L1D_total_cache_miss_rate = 0.5664
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 436
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 640
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 436
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1078
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 436
ctas_completed 16, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 276418
gpgpu_n_tot_w_icount = 19027
gpgpu_n_stall_shd_mem = 2031
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1408
gpgpu_n_mem_write_global = 1078
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 11264
gpgpu_n_store_insn = 5264
gpgpu_n_shmem_insn = 75520
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1743
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 288
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3684	W0_Idle:164708	W0_Scoreboard:56052	W1:3420	W2:584	W3:548	W4:512	W5:476	W6:440	W7:404	W8:368	W9:332	W10:296	W11:260	W12:224	W13:188	W14:152	W15:114	W16:5071	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:4951
single_issue_nums: WS0:15301	WS1:1242	WS2:1242	WS3:1242	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11264 {8:1408,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 43120 {40:1078,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 56320 {40:1408,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8624 {8:1078,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 240 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1533 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1456 	530 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	1990 	269 	195 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1434       828    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1430       824    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1441       839    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1437       833    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        965       840    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1435       841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1421       823    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1417       819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1461       854    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1465       849    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1459       848    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1460       848    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1432       841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1432       838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1447       853    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1452       851    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445       819    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424       815    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485       830    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467       827    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119       835    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518       820    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497       814    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653       841    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688       843    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674       844    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562       837    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543       838    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659       848    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669       847    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=73 dram_eff=0.2192
bk0: 8a 38751i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 38731 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000722264
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=73 dram_eff=0.2192
bk0: 8a 38751i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 38731 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000722 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000722264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=71 dram_eff=0.2254
bk0: 8a 38749i bk1: 8a 38746i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 38733 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00095442
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=69 dram_eff=0.2319
bk0: 8a 38749i bk1: 8a 38747i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 38735 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000593288
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=79 dram_eff=0.2025
bk0: 8a 38748i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 38728 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00095442
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=78 dram_eff=0.2051
bk0: 8a 38750i bk1: 8a 38747i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 38728 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00095442
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=76 dram_eff=0.2105
bk0: 8a 38753i bk1: 8a 38750i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 38734 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000644878
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=76 dram_eff=0.2105
bk0: 8a 38753i bk1: 8a 38751i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 38734 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000670674
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=77 dram_eff=0.2078
bk0: 8a 38751i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 38731 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000619 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000619083
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=77 dram_eff=0.2078
bk0: 8a 38748i bk1: 8a 38751i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 38730 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000696469
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=76 dram_eff=0.2105
bk0: 8a 38747i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 38735 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000464 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464312
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=76 dram_eff=0.2105
bk0: 8a 38748i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 38734 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000542 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000541698
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=78 dram_eff=0.2051
bk0: 8a 38750i bk1: 8a 38748i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 38728 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748059
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=77 dram_eff=0.2078
bk0: 8a 38750i bk1: 8a 38748i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 38728 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000696 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000696469
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=81 dram_eff=0.1975
bk0: 8a 38750i bk1: 8a 38748i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 38728 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000800 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000799649
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=81 dram_eff=0.1975
bk0: 8a 38750i bk1: 8a 38748i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 38728 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000748059
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38750i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 38716 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00095442
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103181
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=131 dram_eff=0.1221
bk0: 8a 38749i bk1: 8a 38751i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 38717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877035
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=131 dram_eff=0.1221
bk0: 8a 38749i bk1: 8a 38751i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 38717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000851239
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=129 dram_eff=0.124
bk0: 8a 38749i bk1: 8a 38750i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 38716 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000851239
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=129 dram_eff=0.124
bk0: 8a 38749i bk1: 8a 38750i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 38716 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000851 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000851239
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010834
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0010834
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00103181
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000929 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000928625
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=128 dram_eff=0.125
bk0: 8a 38749i bk1: 8a 38751i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 38717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000773854
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=128 dram_eff=0.125
bk0: 8a 38749i bk1: 8a 38751i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 38717 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000774 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000773854
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=129 dram_eff=0.124
bk0: 8a 38749i bk1: 8a 38750i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 38716 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00090283
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=129 dram_eff=0.124
bk0: 8a 38749i bk1: 8a 38750i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 38716 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000903 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00090283
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000954 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00095442
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=38767 n_nop=38749 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0004127
n_activity=126 dram_eff=0.127
bk0: 8a 38749i bk1: 8a 38749i bk2: 0a 38767i bk3: 0a 38767i bk4: 0a 38767i bk5: 0a 38767i bk6: 0a 38767i bk7: 0a 38767i bk8: 0a 38767i bk9: 0a 38767i bk10: 0a 38767i bk11: 0a 38767i bk12: 0a 38767i bk13: 0a 38767i bk14: 0a 38767i bk15: 0a 38767i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000413 
total_CMD = 38767 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 38715 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 38767 
n_nop = 38749 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000052 
CoL_Bus_Util = 0.000413 
Either_Row_CoL_Bus_Util = 0.000464 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877035

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 52, Miss = 8, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 26, Miss = 8, Miss_rate = 0.308, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2486
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.2060
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 896
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1078
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1078
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2486
icnt_total_pkts_simt_to_mem=2486
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2486
Req_Network_cycles = 65996
Req_Network_injected_packets_per_cycle =       0.0377 
Req_Network_conflicts_per_cycle =       0.0146
Req_Network_conflicts_per_cycle_util =       0.7502
Req_Bank_Level_Parallism =       1.9407
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0072
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 2486
Reply_Network_cycles = 65996
Reply_Network_injected_packets_per_cycle =        0.0377
Reply_Network_conflicts_per_cycle =        0.0246
Reply_Network_conflicts_per_cycle_util =       1.2242
Reply_Bank_Level_Parallism =       1.8762
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0008
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 21 sec (21 sec)
gpgpu_simulation_rate = 13162 (inst/sec)
gpgpu_simulation_rate = 3142 (cycle/sec)
gpgpu_silicon_slowdown = 460534x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-6.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 6
-grid dim = (2,2,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 27
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-6.traceg
launching kernel name: _Z12lud_internalPfii uid: 6
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z12lud_internalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 1,0,0
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 0,1,0
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z12lud_internalPfii'
thread block = 1,1,0
Destroy streams for kernel 6: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 6 
gpu_sim_cycle = 5790
gpu_sim_insn = 69632
gpu_sim_insn_fp = 93456
gpu_bytes_leidos = 82496
gpu_bytes_leidos_Desde_MemFetch = 95936
gpu_arithmetic_intensity = 1.13285492629946
gpu_gflops = 23.355930
gpu_ipc =      12.0263
gpu_tot_sim_cycle = 71786
gpu_tot_sim_insn = 346050
gpu_tot_ipc =       4.8206
gpu_tot_issued_cta = 20
gpu_occupancy = 12.2027% 
gpu_tot_occupancy = 3.5613% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0884
partiton_level_parallism_total  =       0.0418
partiton_level_parallism_util =       3.5310
partiton_level_parallism_util_total  =       2.1024
L2_BW  =       4.0946 GB/Sec
L2_BW_total  =       1.9338 GB/Sec
gpu_total_sim_rate=15045

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2998
	L1D_total_cache_misses = 1792
	L1D_total_cache_miss_rate = 0.5977
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 570
	L1D_cache_data_port_util = 0.019
	L1D_cache_fill_port_util = 0.028
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 832
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 960
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1206

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 570
ctas_completed 20, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 346050
gpgpu_n_tot_w_icount = 21235
gpgpu_n_stall_shd_mem = 2159
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1792
gpgpu_n_mem_write_global = 1206
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14336
gpgpu_n_store_insn = 6288
gpgpu_n_shmem_insn = 98048
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 1743
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4988	W0_Idle:168116	W0_Scoreboard:61752	W1:3420	W2:584	W3:548	W4:512	W5:476	W6:440	W7:404	W8:368	W9:332	W10:296	W11:260	W12:224	W13:188	W14:152	W15:114	W16:5071	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7127
single_issue_nums: WS0:15853	WS1:1794	WS2:1794	WS3:1794	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14336 {8:1792,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 48240 {40:1206,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71680 {40:1792,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9648 {8:1206,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 235 
avg_icnt2mem_latency = 47 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2045 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1674 	824 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2315 	401 	246 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	42 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1628      1122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1621      1117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1638      1134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1632      1126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1178      1145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1649      1145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1616      1112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1611      1106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1671      1157    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1675      1152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1669      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1674      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1630      1141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1629      1137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1659      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1666      1151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445      1114    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424      1107    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485      1125    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467      1121    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119      1141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638      1148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518      1112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497      1106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652      1151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653      1148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688      1148    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674      1149    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562      1140    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543      1136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669      1150    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=73 dram_eff=0.2192
bk0: 8a 42153i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 42133 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000663995
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=73 dram_eff=0.2192
bk0: 8a 42153i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 42133 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000664 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000663995
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=71 dram_eff=0.2254
bk0: 8a 42151i bk1: 8a 42148i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 42135 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877422
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=69 dram_eff=0.2319
bk0: 8a 42151i bk1: 8a 42149i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 42137 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000545 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000545424
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=79 dram_eff=0.2025
bk0: 8a 42150i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 42130 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877422
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=78 dram_eff=0.2051
bk0: 8a 42152i bk1: 8a 42149i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 42130 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877422
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=76 dram_eff=0.2105
bk0: 8a 42155i bk1: 8a 42152i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 42136 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000593 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000592853
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=76 dram_eff=0.2105
bk0: 8a 42155i bk1: 8a 42153i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 42136 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000617 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000616567
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=77 dram_eff=0.2078
bk0: 8a 42153i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 42133 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000569138
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=77 dram_eff=0.2078
bk0: 8a 42150i bk1: 8a 42153i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 42132 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000640281
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=76 dram_eff=0.2105
bk0: 8a 42149i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 42137 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000427 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000426854
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=76 dram_eff=0.2105
bk0: 8a 42150i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 42136 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000498 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000497996
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=78 dram_eff=0.2051
bk0: 8a 42152i bk1: 8a 42150i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 42130 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000687709
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=77 dram_eff=0.2078
bk0: 8a 42152i bk1: 8a 42150i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 42130 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000640 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000640281
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=81 dram_eff=0.1975
bk0: 8a 42152i bk1: 8a 42150i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 42130 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000735 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000735137
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=81 dram_eff=0.1975
bk0: 8a 42152i bk1: 8a 42150i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 42130 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000688 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000687709
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42152i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 42118 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877422
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000948564
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=131 dram_eff=0.1221
bk0: 8a 42151i bk1: 8a 42153i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 42119 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000806279
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=131 dram_eff=0.1221
bk0: 8a 42151i bk1: 8a 42153i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 42119 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000782565
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=129 dram_eff=0.124
bk0: 8a 42151i bk1: 8a 42152i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 42118 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000782565
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=129 dram_eff=0.124
bk0: 8a 42151i bk1: 8a 42152i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 42118 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000783 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000782565
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000995992
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000996 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000995992
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000949 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000948564
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000854 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000853708
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=128 dram_eff=0.125
bk0: 8a 42151i bk1: 8a 42153i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 42119 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000711423
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=128 dram_eff=0.125
bk0: 8a 42151i bk1: 8a 42153i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 42119 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000711 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000711423
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=129 dram_eff=0.124
bk0: 8a 42151i bk1: 8a 42152i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 42118 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000829994
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=129 dram_eff=0.124
bk0: 8a 42151i bk1: 8a 42152i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 42118 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000830 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000829994
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000877422
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=42169 n_nop=42151 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003794
n_activity=126 dram_eff=0.127
bk0: 8a 42151i bk1: 8a 42151i bk2: 0a 42169i bk3: 0a 42169i bk4: 0a 42169i bk5: 0a 42169i bk6: 0a 42169i bk7: 0a 42169i bk8: 0a 42169i bk9: 0a 42169i bk10: 0a 42169i bk11: 0a 42169i bk12: 0a 42169i bk13: 0a 42169i bk14: 0a 42169i bk15: 0a 42169i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000379 
total_CMD = 42169 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 42117 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 42169 
n_nop = 42151 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000047 
CoL_Bus_Util = 0.000379 
Either_Row_CoL_Bus_Util = 0.000427 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000806279

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 2998
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1708
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1280
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1206
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1792
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1206
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=2998
icnt_total_pkts_simt_to_mem=2998
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 2998
Req_Network_cycles = 71786
Req_Network_injected_packets_per_cycle =       0.0418 
Req_Network_conflicts_per_cycle =       0.0139
Req_Network_conflicts_per_cycle_util =       0.7020
Req_Bank_Level_Parallism =       2.1024
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0067
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0007

Reply_Network_injected_packets_num = 2998
Reply_Network_cycles = 71786
Reply_Network_injected_packets_per_cycle =        0.0418
Reply_Network_conflicts_per_cycle =        0.0297
Reply_Network_conflicts_per_cycle_util =       1.4426
Reply_Bank_Level_Parallism =       2.0257
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0009
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0005
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 23 sec (23 sec)
gpgpu_simulation_rate = 15045 (inst/sec)
gpgpu_simulation_rate = 3121 (cycle/sec)
gpgpu_silicon_slowdown = 463633x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-7.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 7
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 48
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-7.traceg
launching kernel name: _Z12lud_diagonalPfii uid: 7
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z12lud_diagonalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 7: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 7 
gpu_sim_cycle = 20923
gpu_sim_insn = 19673
gpu_sim_insn_fp = 95896
gpu_bytes_leidos = 84480
gpu_bytes_leidos_Desde_MemFetch = 104640
gpu_arithmetic_intensity = 1.13513257575758
gpu_gflops = 6.632008
gpu_ipc =       0.9403
gpu_tot_sim_cycle = 92709
gpu_tot_sim_insn = 365723
gpu_tot_ipc =       3.9448
gpu_tot_issued_cta = 21
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 3.1622% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0130
partiton_level_parallism_total  =       0.0353
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.9258
L2_BW  =       0.6020 GB/Sec
L2_BW_total  =       1.6332 GB/Sec
gpu_total_sim_rate=12190

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3270
	L1D_total_cache_misses = 1824
	L1D_total_cache_miss_rate = 0.5578
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 570
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 848
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 570
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 976
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1446
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 570
ctas_completed 21, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 365723
gpgpu_n_tot_w_icount = 25697
gpgpu_n_stall_shd_mem = 2663
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1824
gpgpu_n_mem_write_global = 1446
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 14592
gpgpu_n_store_insn = 6528
gpgpu_n_shmem_insn = 102744
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2247
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5218	W0_Idle:216073	W0_Scoreboard:73016	W1:5130	W2:876	W3:822	W4:768	W5:714	W6:660	W7:606	W8:552	W9:498	W10:444	W11:390	W12:336	W13:282	W14:228	W15:171	W16:5149	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7127
single_issue_nums: WS0:20315	WS1:1794	WS2:1794	WS3:1794	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14592 {8:1824,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 57840 {40:1446,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 72960 {40:1824,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 11568 {8:1446,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 228 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2317 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	1946 	824 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2587 	401 	246 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	60 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1628      1122    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1621      1117    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1638      1134    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1632      1126    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1178      1145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1649      1145    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1616      1112    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1611      1106    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1671      1157    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1675      1152    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1669      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1674      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1630      1141    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1629      1137    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1659      1154    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1666      1151    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445      1535    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424      1528    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485      1547    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467      1543    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119      1188    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638      1568    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518      1532    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497      1527    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653      1569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688      1569    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674      1570    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562      1562    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543      1558    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659      1576    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669      1573    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=73 dram_eff=0.2192
bk0: 8a 54443i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000514148
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=73 dram_eff=0.2192
bk0: 8a 54443i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000514148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=71 dram_eff=0.2254
bk0: 8a 54441i bk1: 8a 54438i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 54425 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00067941
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=69 dram_eff=0.2319
bk0: 8a 54441i bk1: 8a 54439i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 54427 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000422336
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=79 dram_eff=0.2025
bk0: 8a 54440i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00067941
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=78 dram_eff=0.2051
bk0: 8a 54442i bk1: 8a 54439i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00067941
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=76 dram_eff=0.2105
bk0: 8a 54445i bk1: 8a 54442i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 54426 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000459 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000459061
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=76 dram_eff=0.2105
bk0: 8a 54445i bk1: 8a 54443i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 54426 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000477 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000477423
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=77 dram_eff=0.2078
bk0: 8a 54443i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 54423 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000441 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000440698
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=77 dram_eff=0.2078
bk0: 8a 54440i bk1: 8a 54443i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 54422 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000495786
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=76 dram_eff=0.2105
bk0: 8a 54439i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 54427 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000331 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000330524
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=76 dram_eff=0.2105
bk0: 8a 54440i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 54426 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000385611
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=78 dram_eff=0.2051
bk0: 8a 54442i bk1: 8a 54440i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000532511
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=77 dram_eff=0.2078
bk0: 8a 54442i bk1: 8a 54440i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000496 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000495786
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=81 dram_eff=0.1975
bk0: 8a 54442i bk1: 8a 54440i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000569 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000569236
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=81 dram_eff=0.1975
bk0: 8a 54442i bk1: 8a 54440i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 54420 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000533 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000532511
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54442i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54408 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00067941
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000734498
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=131 dram_eff=0.1221
bk0: 8a 54441i bk1: 8a 54443i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 54409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000624323
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=131 dram_eff=0.1221
bk0: 8a 54441i bk1: 8a 54443i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 54409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00060596
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=129 dram_eff=0.124
bk0: 8a 54441i bk1: 8a 54442i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54408 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00060596
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=129 dram_eff=0.124
bk0: 8a 54441i bk1: 8a 54442i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54408 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000606 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00060596
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000771222
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000771 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000771222
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000734 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000734498
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000661 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000661048
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=128 dram_eff=0.125
bk0: 8a 54441i bk1: 8a 54443i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 54409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000550873
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=128 dram_eff=0.125
bk0: 8a 54441i bk1: 8a 54443i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 54409 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000551 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000550873
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=129 dram_eff=0.124
bk0: 8a 54441i bk1: 8a 54442i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54408 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642685
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=129 dram_eff=0.124
bk0: 8a 54441i bk1: 8a 54442i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 54408 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000643 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000642685
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000679 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00067941
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=54459 n_nop=54441 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002938
n_activity=126 dram_eff=0.127
bk0: 8a 54441i bk1: 8a 54441i bk2: 0a 54459i bk3: 0a 54459i bk4: 0a 54459i bk5: 0a 54459i bk6: 0a 54459i bk7: 0a 54459i bk8: 0a 54459i bk9: 0a 54459i bk10: 0a 54459i bk11: 0a 54459i bk12: 0a 54459i bk13: 0a 54459i bk14: 0a 54459i bk15: 0a 54459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000294 
total_CMD = 54459 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 54407 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 54459 
n_nop = 54441 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000037 
CoL_Bus_Util = 0.000294 
Either_Row_CoL_Bus_Util = 0.000331 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000624 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000624323

========= L2 cache stats =========
L2_cache_bank[0]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 38, Miss = 8, Miss_rate = 0.211, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 56, Miss = 8, Miss_rate = 0.143, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3270
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1566
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1312
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1446
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1824
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1446
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3270
icnt_total_pkts_simt_to_mem=3270
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3270
Req_Network_cycles = 92709
Req_Network_injected_packets_per_cycle =       0.0353 
Req_Network_conflicts_per_cycle =       0.0108
Req_Network_conflicts_per_cycle_util =       0.5895
Req_Bank_Level_Parallism =       1.9258
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0052
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0006

Reply_Network_injected_packets_num = 3270
Reply_Network_cycles = 92709
Reply_Network_injected_packets_per_cycle =        0.0353
Reply_Network_conflicts_per_cycle =        0.0230
Reply_Network_conflicts_per_cycle_util =       1.2186
Reply_Bank_Level_Parallism =       1.8664
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 30 sec (30 sec)
gpgpu_simulation_rate = 12190 (inst/sec)
gpgpu_simulation_rate = 3090 (cycle/sec)
gpgpu_silicon_slowdown = 468284x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-8.traceg
-kernel name = _Z13lud_perimeterPfii
-kernel id = 8
-grid dim = (1,1,1)
-block dim = (32,1,1)
-shmem = 3072
-nregs = 166
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-8.traceg
launching kernel name: _Z13lud_perimeterPfii uid: 8
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z13lud_perimeterPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 8: size 0
kernel_name = _Z13lud_perimeterPfii 
kernel_launch_uid = 8 
gpu_sim_cycle = 8760
gpu_sim_insn = 16080
gpu_sim_insn_fp = 102296
gpu_bytes_leidos = 89536
gpu_bytes_leidos_Desde_MemFetch = 109696
gpu_arithmetic_intensity = 1.14251250893495
gpu_gflops = 16.897524
gpu_ipc =       1.8356
gpu_tot_sim_cycle = 101469
gpu_tot_sim_insn = 381803
gpu_tot_ipc =       3.7628
gpu_tot_issued_cta = 22
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 3.0902% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0180
partiton_level_parallism_total  =       0.0338
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.8470
L2_BW  =       0.8352 GB/Sec
L2_BW_total  =       1.5643 GB/Sec
gpu_total_sim_rate=11569

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3428
	L1D_total_cache_misses = 1920
	L1D_total_cache_miss_rate = 0.5601
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 579
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.023
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 880
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 579
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1040
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1508

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 579
ctas_completed 22, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 381803
gpgpu_n_tot_w_icount = 26724
gpgpu_n_stall_shd_mem = 2810
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1920
gpgpu_n_mem_write_global = 1508
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 15360
gpgpu_n_store_insn = 7024
gpgpu_n_shmem_insn = 105832
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2394
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 416
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5266	W0_Idle:227553	W0_Scoreboard:75530	W1:5130	W2:876	W3:822	W4:768	W5:714	W6:660	W7:606	W8:552	W9:498	W10:444	W11:390	W12:336	W13:282	W14:228	W15:171	W16:6132	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7138
single_issue_nums: WS0:21342	WS1:1794	WS2:1794	WS3:1794	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 15360 {8:1920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 60320 {40:1508,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 76800 {40:1920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12064 {8:1508,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 227 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2475 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2067 	861 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2745 	401 	246 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1628      1219    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1621      1214    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1638      1232    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1632      1225    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1178      1239    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1649      1241    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1616      1208    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1611      1202    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1671      1258    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1675      1252    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1669      1254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1674      1255    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1630      1240    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1629      1237    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1659      1254    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1666      1251    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445      1677    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424      1669    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485      1688    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467      1684    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119      1282    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638      1709    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518      1673    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497      1668    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652      1717    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653      1713    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688      1714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674      1714    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562      1703    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543      1700    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659      1718    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=73 dram_eff=0.2192
bk0: 8a 59589i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 59569 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000469759
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=73 dram_eff=0.2192
bk0: 8a 59589i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 59569 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000469759
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=71 dram_eff=0.2254
bk0: 8a 59587i bk1: 8a 59584i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 59571 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620753
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=69 dram_eff=0.2319
bk0: 8a 59587i bk1: 8a 59585i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 59573 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000385874
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=79 dram_eff=0.2025
bk0: 8a 59586i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 59566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620753
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=78 dram_eff=0.2051
bk0: 8a 59588i bk1: 8a 59585i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 59566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620753
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=76 dram_eff=0.2105
bk0: 8a 59591i bk1: 8a 59588i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 59572 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000419428
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=76 dram_eff=0.2105
bk0: 8a 59591i bk1: 8a 59589i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 59572 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000436 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000436205
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=77 dram_eff=0.2078
bk0: 8a 59589i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 59569 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000403 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000402651
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=77 dram_eff=0.2078
bk0: 8a 59586i bk1: 8a 59589i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 59568 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000452982
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=76 dram_eff=0.2105
bk0: 8a 59585i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 59573 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000302 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000301988
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=76 dram_eff=0.2105
bk0: 8a 59586i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 59572 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000352 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000352319
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=78 dram_eff=0.2051
bk0: 8a 59588i bk1: 8a 59586i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 59566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000486536
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=77 dram_eff=0.2078
bk0: 8a 59588i bk1: 8a 59586i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 59566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000452982
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=81 dram_eff=0.1975
bk0: 8a 59588i bk1: 8a 59586i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 59566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000520 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000520091
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=81 dram_eff=0.1975
bk0: 8a 59588i bk1: 8a 59586i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 59566 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000487 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000486536
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59588i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 59554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620753
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000671085
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=131 dram_eff=0.1221
bk0: 8a 59587i bk1: 8a 59589i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000570422
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=131 dram_eff=0.1221
bk0: 8a 59587i bk1: 8a 59589i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000553645
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=129 dram_eff=0.124
bk0: 8a 59587i bk1: 8a 59588i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 59554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000553645
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=129 dram_eff=0.124
bk0: 8a 59587i bk1: 8a 59588i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 59554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000554 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000553645
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000704639
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000705 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000704639
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000671 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000671085
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000604 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000603976
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=128 dram_eff=0.125
bk0: 8a 59587i bk1: 8a 59589i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000503313
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=128 dram_eff=0.125
bk0: 8a 59587i bk1: 8a 59589i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 59555 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000503 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000503313
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=129 dram_eff=0.124
bk0: 8a 59587i bk1: 8a 59588i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 59554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587199
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=129 dram_eff=0.124
bk0: 8a 59587i bk1: 8a 59588i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 59554 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587199
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000621 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000620753
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=59605 n_nop=59587 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002684
n_activity=126 dram_eff=0.127
bk0: 8a 59587i bk1: 8a 59587i bk2: 0a 59605i bk3: 0a 59605i bk4: 0a 59605i bk5: 0a 59605i bk6: 0a 59605i bk7: 0a 59605i bk8: 0a 59605i bk9: 0a 59605i bk10: 0a 59605i bk11: 0a 59605i bk12: 0a 59605i bk13: 0a 59605i bk14: 0a 59605i bk15: 0a 59605i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000268 
total_CMD = 59605 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 59553 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 59605 
n_nop = 59587 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000034 
CoL_Bus_Util = 0.000268 
Either_Row_CoL_Bus_Util = 0.000302 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000570 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000570422

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 42, Miss = 8, Miss_rate = 0.190, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 44, Miss = 8, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 62, Miss = 8, Miss_rate = 0.129, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3428
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1494
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1408
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1508
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1920
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1508
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3428
icnt_total_pkts_simt_to_mem=3428
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3428
Req_Network_cycles = 101469
Req_Network_injected_packets_per_cycle =       0.0338 
Req_Network_conflicts_per_cycle =       0.0099
Req_Network_conflicts_per_cycle_util =       0.5393
Req_Bank_Level_Parallism =       1.8470
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0047
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 3428
Reply_Network_cycles = 101469
Reply_Network_injected_packets_per_cycle =        0.0338
Reply_Network_conflicts_per_cycle =        0.0210
Reply_Network_conflicts_per_cycle_util =       1.1178
Reply_Bank_Level_Parallism =       1.7948
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0007
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 11569 (inst/sec)
gpgpu_simulation_rate = 3074 (cycle/sec)
gpgpu_silicon_slowdown = 470722x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-9.traceg
-kernel name = _Z12lud_internalPfii
-kernel id = 9
-grid dim = (1,1,1)
-block dim = (16,16,1)
-shmem = 2048
-nregs = 27
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-9.traceg
launching kernel name: _Z12lud_internalPfii uid: 9
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z12lud_internalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 9: size 0
kernel_name = _Z12lud_internalPfii 
kernel_launch_uid = 9 
gpu_sim_cycle = 5782
gpu_sim_insn = 17408
gpu_sim_insn_fp = 106648
gpu_bytes_leidos = 93632
gpu_bytes_leidos_Desde_MemFetch = 113792
gpu_arithmetic_intensity = 1.13901230348599
gpu_gflops = 26.689667
gpu_ipc =       3.0107
gpu_tot_sim_cycle = 107251
gpu_tot_sim_insn = 399211
gpu_tot_ipc =       3.7222
gpu_tot_issued_cta = 23
gpu_occupancy = 12.2035% 
gpu_tot_occupancy = 3.1746% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0221
partiton_level_parallism_total  =       0.0332
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.7923
L2_BW  =       1.0251 GB/Sec
L2_BW_total  =       1.5352 GB/Sec
gpu_total_sim_rate=11741

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3556
	L1D_total_cache_misses = 2016
	L1D_total_cache_miss_rate = 0.5669
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 635
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 912
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1104
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 635
ctas_completed 23, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 399211
gpgpu_n_tot_w_icount = 27276
gpgpu_n_stall_shd_mem = 2842
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2016
gpgpu_n_mem_write_global = 1540
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16128
gpgpu_n_store_insn = 7280
gpgpu_n_shmem_insn = 111464
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2394
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5593	W0_Idle:228395	W0_Scoreboard:76941	W1:5130	W2:876	W3:822	W4:768	W5:714	W6:660	W7:606	W8:552	W9:498	W10:444	W11:390	W12:336	W13:282	W14:228	W15:171	W16:6132	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7682
single_issue_nums: WS0:21480	WS1:1932	WS2:1932	WS3:1932	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16128 {8:2016,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61600 {40:1540,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 80640 {40:2016,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 12320 {8:1540,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 226 
avg_icnt2mem_latency = 41 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2603 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2132 	924 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	2873 	401 	246 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1628      1362    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1621      1357    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1638      1377    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1632      1369    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1178      1387    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1649      1388    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1616      1354    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1611      1347    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1671      1408    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1675      1402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1669      1402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1674      1402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1630      1386    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1629      1383    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1659      1402    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1666      1398    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445      1724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485      1735    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467      1732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119      1336    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638      1763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518      1721    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652      1771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653      1767    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688      1770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674      1770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543      1748    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659      1774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669      1771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=73 dram_eff=0.2192
bk0: 8a 62986i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 62966 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00044443
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=73 dram_eff=0.2192
bk0: 8a 62986i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 62966 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000444 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00044443
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=71 dram_eff=0.2254
bk0: 8a 62984i bk1: 8a 62981i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 62968 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587283
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=69 dram_eff=0.2319
bk0: 8a 62984i bk1: 8a 62982i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 62970 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000365 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000365068
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=79 dram_eff=0.2025
bk0: 8a 62983i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 62963 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587283
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=78 dram_eff=0.2051
bk0: 8a 62985i bk1: 8a 62982i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 62963 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587283
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=76 dram_eff=0.2105
bk0: 8a 62988i bk1: 8a 62985i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 62969 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000396813
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=76 dram_eff=0.2105
bk0: 8a 62988i bk1: 8a 62986i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 62969 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000413 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000412685
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=77 dram_eff=0.2078
bk0: 8a 62986i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 62966 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000381 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00038094
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=77 dram_eff=0.2078
bk0: 8a 62983i bk1: 8a 62986i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 62965 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000428558
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=76 dram_eff=0.2105
bk0: 8a 62982i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 62970 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000285705
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=76 dram_eff=0.2105
bk0: 8a 62983i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 62969 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000333 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000333323
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=78 dram_eff=0.2051
bk0: 8a 62985i bk1: 8a 62983i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 62963 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000460303
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=77 dram_eff=0.2078
bk0: 8a 62985i bk1: 8a 62983i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 62963 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000429 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000428558
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=81 dram_eff=0.1975
bk0: 8a 62985i bk1: 8a 62983i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 62963 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000492 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000492048
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=81 dram_eff=0.1975
bk0: 8a 62985i bk1: 8a 62983i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 62963 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000460303
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62985i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 62951 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587283
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0006349
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=131 dram_eff=0.1221
bk0: 8a 62984i bk1: 8a 62986i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 62952 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000539665
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=131 dram_eff=0.1221
bk0: 8a 62984i bk1: 8a 62986i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 62952 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000523793
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=129 dram_eff=0.124
bk0: 8a 62984i bk1: 8a 62985i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 62951 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000523793
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=129 dram_eff=0.124
bk0: 8a 62984i bk1: 8a 62985i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 62951 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000524 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000523793
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000666646
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000667 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000666646
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000635 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0006349
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00057141
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=128 dram_eff=0.125
bk0: 8a 62984i bk1: 8a 62986i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 62952 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000476175
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=128 dram_eff=0.125
bk0: 8a 62984i bk1: 8a 62986i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 62952 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000476175
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=129 dram_eff=0.124
bk0: 8a 62984i bk1: 8a 62985i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 62951 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000555538
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=129 dram_eff=0.124
bk0: 8a 62984i bk1: 8a 62985i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 62951 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000556 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000555538
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000587 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000587283
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=63002 n_nop=62984 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000254
n_activity=126 dram_eff=0.127
bk0: 8a 62984i bk1: 8a 62984i bk2: 0a 63002i bk3: 0a 63002i bk4: 0a 63002i bk5: 0a 63002i bk6: 0a 63002i bk7: 0a 63002i bk8: 0a 63002i bk9: 0a 63002i bk10: 0a 63002i bk11: 0a 63002i bk12: 0a 63002i bk13: 0a 63002i bk14: 0a 63002i bk15: 0a 63002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000254 
total_CMD = 63002 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 62950 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 63002 
n_nop = 62984 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000032 
CoL_Bus_Util = 0.000254 
Either_Row_CoL_Bus_Util = 0.000286 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000540 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000539665

========= L2 cache stats =========
L2_cache_bank[0]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 48, Miss = 8, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 8, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3556
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1440
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1504
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1540
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2016
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1540
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3556
icnt_total_pkts_simt_to_mem=3556
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3556
Req_Network_cycles = 107251
Req_Network_injected_packets_per_cycle =       0.0332 
Req_Network_conflicts_per_cycle =       0.0093
Req_Network_conflicts_per_cycle_util =       0.5045
Req_Bank_Level_Parallism =       1.7923
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0045
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 3556
Reply_Network_cycles = 107251
Reply_Network_injected_packets_per_cycle =        0.0332
Reply_Network_conflicts_per_cycle =        0.0199
Reply_Network_conflicts_per_cycle_util =       1.0476
Reply_Bank_Level_Parallism =       1.7448
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0006
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 11741 (inst/sec)
gpgpu_simulation_rate = 3154 (cycle/sec)
gpgpu_silicon_slowdown = 458782x
Processing kernel ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-10.traceg
-kernel name = _Z12lud_diagonalPfii
-kernel id = 10
-grid dim = (1,1,1)
-block dim = (16,1,1)
-shmem = 1024
-nregs = 48
-binary version = 70
-cuda stream id = 0
Header info loaded for kernel command : ./hw_run/rodinia_2.0-ft/9.1/lud-rodinia-2.0-ft/_v__b__i___data_64_dat/traces/kernel-10.traceg
launching kernel name: _Z12lud_diagonalPfii uid: 10
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z12lud_diagonalPfii'
GPGPU-Sim: Reconfigure L1 cache to 120KB
thread block = 0,0,0
Destroy streams for kernel 10: size 0
kernel_name = _Z12lud_diagonalPfii 
kernel_launch_uid = 10 
gpu_sim_cycle = 20923
gpu_sim_insn = 19673
gpu_sim_insn_fp = 109088
gpu_bytes_leidos = 95616
gpu_bytes_leidos_Desde_MemFetch = 122496
gpu_arithmetic_intensity = 1.14089692101740
gpu_gflops = 7.544345
gpu_ipc =       0.9403
gpu_tot_sim_cycle = 128174
gpu_tot_sim_insn = 418884
gpu_tot_ipc =       3.2681
gpu_tot_issued_cta = 24
gpu_occupancy = 1.5625% 
gpu_tot_occupancy = 2.9184% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0130
partiton_level_parallism_total  =       0.0299
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.6968
L2_BW  =       0.6020 GB/Sec
L2_BW_total  =       1.3829 GB/Sec
gpu_total_sim_rate=10216

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 0
	L1I_total_cache_misses = 0
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[2]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[3]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[4]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[5]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[6]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[7]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[8]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[9]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[10]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 55
	L1D_cache_core[11]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[12]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[13]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[15]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[16]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 48
	L1D_cache_core[17]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 19
	L1D_cache_core[18]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 47
	L1D_cache_core[19]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 20
	L1D_cache_core[20]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 158, Miss = 96, Miss_rate = 0.608, Pending_hits = 0, Reservation_fails = 9
	L1D_cache_core[22]: Access = 128, Miss = 96, Miss_rate = 0.750, Pending_hits = 0, Reservation_fails = 56
	L1D_cache_core[23]: Access = 272, Miss = 32, Miss_rate = 0.118, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[40]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[41]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[42]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[43]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[44]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[45]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[46]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[47]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[48]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[49]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[50]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[51]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[52]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[53]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[54]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[55]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[56]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[57]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[58]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[59]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[60]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[61]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[62]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[63]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[64]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[65]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[66]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[67]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[68]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[69]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[70]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[71]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[72]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[73]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[74]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[75]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[76]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[77]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[78]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[79]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 3828
	L1D_total_cache_misses = 2048
	L1D_total_cache_miss_rate = 0.5350
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 635
	L1D_cache_data_port_util = 0.018
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 0
	L1C_total_cache_misses = 0
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 928
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1780
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1780

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[GLOBAL_ACC_R][MISS_QUEUE_FULL] = 635
ctas_completed 24, Shader 0 warp_id issue ditsribution:
warp_id:
0, 
distro:
4462, 
gpgpu_n_tot_thrd_icount = 418884
gpgpu_n_tot_w_icount = 31738
gpgpu_n_stall_shd_mem = 3346
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2048
gpgpu_n_mem_write_global = 1780
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 0
gpgpu_n_load_insn  = 16384
gpgpu_n_store_insn = 7520
gpgpu_n_shmem_insn = 116160
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 0
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 2898
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 448
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5823	W0_Idle:276352	W0_Scoreboard:88205	W1:6840	W2:1168	W3:1096	W4:1024	W5:952	W6:880	W7:808	W8:736	W9:664	W10:592	W11:520	W12:448	W13:376	W14:304	W15:228	W16:6210	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:7682
single_issue_nums: WS0:25942	WS1:1932	WS2:1932	WS3:1932	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16384 {8:2048,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 71200 {40:1780,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 81920 {40:2048,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 14240 {8:1780,}
maxmflatency = 380 
max_icnt2mem_latency = 139 
maxmrqlatency = 24 
max_icnt2sh_latency = 22 
averagemflatency = 222 
avg_icnt2mem_latency = 39 
avg_mrq_latency = 5 
avg_icnt2sh_latency = 3 
mrq_lat_table:82 	237 	111 	26 	56 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2875 	953 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	0 	2404 	924 	446 	54 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	3145 	401 	246 	36 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	84 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      5476      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      5478      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      5449      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:      5471      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      5473      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      5473      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5480      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      5483      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      5485      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:      5478      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:      5450      5476         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:      5455      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:      5457      5478         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:      5458      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:      5332      5447         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:      5337      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:      5446      5473         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:      5448      5475         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:      5468      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:      5691      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:      5690      5481         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:      5693      5483         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:      5460      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:      5462      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:      5465      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:      5467      5480         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[24]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[25]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[26]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[27]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[28]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[29]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[30]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[31]:  8.000000  8.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 512/64 = 8.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         8         8         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 512
min_bank_accesses = 0!
chip skew: 16/16 = 1.00
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[24]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[25]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[26]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[27]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[28]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[29]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[30]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[31]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1628      1784    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:       1621      1778    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:       1638      1798    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       1632      1791    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       1178      1434    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:       1649      1809    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:       1616      1775    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:       1611      1768    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:       1671      1831    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:       1675      1823    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:       1669      1823    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:       1674      1823    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:       1630      1808    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:       1629      1805    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:       1659      1824    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:       1666      1821    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:       1445      1724    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:       1424      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:       1485      1735    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:       1467      1732    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:       1119      1336    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:       1638      1763    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:       1518      1721    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:       1497      1716    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[24]:       1652      1771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[25]:       1653      1767    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[26]:       1688      1770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[27]:       1674      1770    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[28]:       1562      1752    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[29]:       1543      1748    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[30]:       1659      1774    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[31]:       1669      1771    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        372       380         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        344       347         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        355       360         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        356       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        368       376         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        368       364         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[12]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[13]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[14]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[15]:        364       372         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[16]:        341       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[17]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[18]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[19]:        340       369         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[20]:        338       340         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[21]:        338       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[22]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[23]:        340       361         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[24]:        345       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[25]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[26]:        339       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[27]:        338       365         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[28]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[29]:        342       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[30]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
dram[31]:        345       373         0         0         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=73 dram_eff=0.2192
bk0: 8a 75276i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 75256 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000371885
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=73 dram_eff=0.2192
bk0: 8a 75276i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 75256 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000372 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000371885
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=71 dram_eff=0.2254
bk0: 8a 75274i bk1: 8a 75271i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.617647
Bank_Level_Parallism_Col = 1.545455
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.545455 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 18 
Wasted_Row = 0 
Idle = 75258 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 6 
rwq = 0 
CCDLc_limit_alone = 6 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00049142
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=69 dram_eff=0.2319
bk0: 8a 75274i bk1: 8a 75272i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.645161
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.645161 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 75260 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000305477
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=79 dram_eff=0.2025
bk0: 8a 75273i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00049142
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=78 dram_eff=0.2051
bk0: 8a 75275i bk1: 8a 75272i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.358974
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00049142
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=76 dram_eff=0.2105
bk0: 8a 75278i bk1: 8a 75275i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.424242
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 75259 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000332041
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=76 dram_eff=0.2105
bk0: 8a 75278i bk1: 8a 75276i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.393939
Bank_Level_Parallism_Col = 1.343750
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.343750 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 75259 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000345322
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=77 dram_eff=0.2078
bk0: 8a 75276i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.388889
Bank_Level_Parallism_Col = 1.314286
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.314286 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 20 
Wasted_Row = 0 
Idle = 75256 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 8 
rwq = 0 
CCDLc_limit_alone = 8 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000319 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000318759
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=77 dram_eff=0.2078
bk0: 8a 75273i bk1: 8a 75276i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.378378
Bank_Level_Parallism_Col = 1.305556
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.305556 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 21 
Wasted_Row = 0 
Idle = 75255 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 9 
rwq = 0 
CCDLc_limit_alone = 9 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000358604
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=76 dram_eff=0.2105
bk0: 8a 75272i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.687500
Bank_Level_Parallism_Col = 1.612903
Bank_Level_Parallism_Ready = 1.062500
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.612903 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 16 
Wasted_Row = 0 
Idle = 75260 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 4 
rwq = 0 
CCDLc_limit_alone = 4 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000239 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000239069
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=76 dram_eff=0.2105
bk0: 8a 75273i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.606061
Bank_Level_Parallism_Col = 1.531250
Bank_Level_Parallism_Ready = 1.125000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.531250 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 17 
Wasted_Row = 0 
Idle = 75259 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 5 
rwq = 0 
CCDLc_limit_alone = 5 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000279 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000278914
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=78 dram_eff=0.2051
bk0: 8a 75275i bk1: 8a 75273i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000385167
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=77 dram_eff=0.2078
bk0: 8a 75275i bk1: 8a 75273i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000359 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000358604
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=81 dram_eff=0.1975
bk0: 8a 75275i bk1: 8a 75273i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000412 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00041173
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=81 dram_eff=0.1975
bk0: 8a 75275i bk1: 8a 75273i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.333333
Bank_Level_Parallism_Col = 1.289474
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.289474 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 23 
Wasted_Row = 0 
Idle = 75253 

BW Util Bottlenecks: 
RCDc_limit = 22 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000385 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000385167
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75275i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75241 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00049142
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000531265
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=131 dram_eff=0.1221
bk0: 8a 75274i bk1: 8a 75276i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 75242 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000451575
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=131 dram_eff=0.1221
bk0: 8a 75274i bk1: 8a 75276i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 75242 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438294
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=129 dram_eff=0.124
bk0: 8a 75274i bk1: 8a 75275i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75241 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438294
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=129 dram_eff=0.124
bk0: 8a 75274i bk1: 8a 75275i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75241 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000438 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438294
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000557828
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000558 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000557828
Memory Partition 24: 
Cache L2_bank_048:
MSHR contents

Cache L2_bank_049:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[24]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000531265
Memory Partition 25: 
Cache L2_bank_050:
MSHR contents

Cache L2_bank_051:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[25]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000478138
Memory Partition 26: 
Cache L2_bank_052:
MSHR contents

Cache L2_bank_053:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[26]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=128 dram_eff=0.125
bk0: 8a 75274i bk1: 8a 75276i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 75242 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000398449
Memory Partition 27: 
Cache L2_bank_054:
MSHR contents

Cache L2_bank_055:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[27]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=128 dram_eff=0.125
bk0: 8a 75274i bk1: 8a 75276i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 34 
Wasted_Row = 0 
Idle = 75242 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 10 
rwq = 0 
CCDLc_limit_alone = 10 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000398 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000398449
Memory Partition 28: 
Cache L2_bank_056:
MSHR contents

Cache L2_bank_057:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[28]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=129 dram_eff=0.124
bk0: 8a 75274i bk1: 8a 75275i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75241 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464857
Memory Partition 29: 
Cache L2_bank_058:
MSHR contents

Cache L2_bank_059:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[29]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=129 dram_eff=0.124
bk0: 8a 75274i bk1: 8a 75275i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 35 
Wasted_Row = 0 
Idle = 75241 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 11 
rwq = 0 
CCDLc_limit_alone = 11 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000465 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000464857
Memory Partition 30: 
Cache L2_bank_060:
MSHR contents

Cache L2_bank_061:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[30]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000491 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00049142
Memory Partition 31: 
Cache L2_bank_062:
MSHR contents

Cache L2_bank_063:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[31]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=75292 n_nop=75274 n_act=2 n_pre=0 n_ref_event=0 n_req=16 n_rd=16 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0002125
n_activity=126 dram_eff=0.127
bk0: 8a 75274i bk1: 8a 75274i bk2: 0a 75292i bk3: 0a 75292i bk4: 0a 75292i bk5: 0a 75292i bk6: 0a 75292i bk7: 0a 75292i bk8: 0a 75292i bk9: 0a 75292i bk10: 0a 75292i bk11: 0a 75292i bk12: 0a 75292i bk13: 0a 75292i bk14: 0a 75292i bk15: 0a 75292i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.875000
Row_Buffer_Locality_read = 0.875000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000213 
total_CMD = 75292 
util_bw = 16 
Wasted_Col = 36 
Wasted_Row = 0 
Idle = 75240 

BW Util Bottlenecks: 
RCDc_limit = 24 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 12 
rwq = 0 
CCDLc_limit_alone = 12 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75292 
n_nop = 75274 
Read = 16 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 16 
total_req = 16 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 16 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000213 
Either_Row_CoL_Bus_Util = 0.000239 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.000452 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000451575

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 50, Miss = 8, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 8, Miss_rate = 0.200, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 66, Miss = 8, Miss_rate = 0.121, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 60, Miss = 8, Miss_rate = 0.133, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 46, Miss = 8, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 32, Miss = 8, Miss_rate = 0.250, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[48]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[49]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[50]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[51]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[52]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[53]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[54]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[55]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[56]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[57]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[58]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[59]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[60]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[61]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[62]: Access = 64, Miss = 8, Miss_rate = 0.125, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[63]: Access = 54, Miss = 8, Miss_rate = 0.148, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3828
L2_total_cache_misses = 512
L2_total_cache_miss_rate = 0.1338
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 128
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 384
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1780
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MSHR_HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MSHR_HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2048
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1780
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=3828
icnt_total_pkts_simt_to_mem=3828
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Req_Network_injected_packets_num = 3828
Req_Network_cycles = 128174
Req_Network_injected_packets_per_cycle =       0.0299 
Req_Network_conflicts_per_cycle =       0.0078
Req_Network_conflicts_per_cycle_util =       0.4437
Req_Bank_Level_Parallism =       1.6968
Req_Network_in_buffer_full_per_cycle =       0.0000
Req_Network_in_buffer_avg_util =       0.0038
Req_Network_out_buffer_full_per_cycle =       0.0000
Req_Network_out_buffer_avg_util =       0.0005

Reply_Network_injected_packets_num = 3828
Reply_Network_cycles = 128174
Reply_Network_injected_packets_per_cycle =        0.0299
Reply_Network_conflicts_per_cycle =        0.0167
Reply_Network_conflicts_per_cycle_util =       0.9242
Reply_Bank_Level_Parallism =       1.6571
Reply_Network_in_buffer_full_per_cycle =       0.0000
Reply_Network_in_buffer_avg_util =       0.0005
Reply_Network_out_buffer_full_per_cycle =       0.0000
Reply_Network_out_buffer_avg_util =       0.0004
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 41 sec (41 sec)
gpgpu_simulation_rate = 10216 (inst/sec)
gpgpu_simulation_rate = 3126 (cycle/sec)
gpgpu_silicon_slowdown = 462891x
GPGPU-Sim: *** simulation thread exiting ***
GPGPU-Sim: *** exit detected ***
