{"vcs1":{"timestamp_begin":1747362055.482430645, "rt":4.51, "ut":4.64, "st":0.26}}
{"vcselab":{"timestamp_begin":1747362060.043738681, "rt":0.20, "ut":0.12, "st":0.04}}
{"link":{"timestamp_begin":1747362060.278788700, "rt":0.28, "ut":0.20, "st":0.09}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747362055.128576794}
{"VCS_COMP_START_TIME": 1747362055.128576794}
{"VCS_COMP_END_TIME": 1747362060.648565274}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm-1.2 -debug_access+all -kdb -timescale=1ns/100ps -Mdir=./build/csrc -o ./build/simv -l ./build/comp.log ./rtl/adder.v ./tb/tb_adder.sv"}
{"vcs1": {"peak_mem": 450224}}
{"vcselab": {"peak_mem": 161872}}
