
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 c98cde88, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `../../../yscripts/sail.ys' --

1. Executing Verilog-2005 frontend: verilog/adder.v
Parsing Verilog input from `verilog/adder.v' to AST representation.
Generating RTLIL representation for module `\adder'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: verilog/cpu.v
Parsing Verilog input from `verilog/cpu.v' to AST representation.
Generating RTLIL representation for module `\cpu'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: verilog/mux2to1.v
Parsing Verilog input from `verilog/mux2to1.v' to AST representation.
Generating RTLIL representation for module `\mux2to1'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: verilog/alu_control.v
Parsing Verilog input from `verilog/alu_control.v' to AST representation.
Generating RTLIL representation for module `\ALUControl'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: verilog/pipeline_registers.v
Parsing Verilog input from `verilog/pipeline_registers.v' to AST representation.
Generating RTLIL representation for module `\if_id'.
Generating RTLIL representation for module `\id_ex'.
Generating RTLIL representation for module `\ex_mem'.
Generating RTLIL representation for module `\mem_wb'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: verilog/alu.v
Parsing Verilog input from `verilog/alu.v' to AST representation.
Generating RTLIL representation for module `\alu'.
Note: Assuming pure combinatorial block at verilog/alu.v:85.2-156.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Note: Assuming pure combinatorial block at verilog/alu.v:158.2-169.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: verilog/program_counter.v
Parsing Verilog input from `verilog/program_counter.v' to AST representation.
Generating RTLIL representation for module `\program_counter'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: verilog/branch_decide.v
Parsing Verilog input from `verilog/branch_decide.v' to AST representation.
Generating RTLIL representation for module `\branch_decision'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: verilog/forwarding_unit.v
Parsing Verilog input from `verilog/forwarding_unit.v' to AST representation.
Generating RTLIL representation for module `\ForwardingUnit'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: verilog/branch_predictor.v
Parsing Verilog input from `verilog/branch_predictor.v' to AST representation.
Generating RTLIL representation for module `\branch_predictor'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: verilog/imm_gen.v
Parsing Verilog input from `verilog/imm_gen.v' to AST representation.
Generating RTLIL representation for module `\imm_gen'.
Note: Assuming pure combinatorial block at verilog/imm_gen.v:54.2-72.5 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: verilog/control_unit.v
Parsing Verilog input from `verilog/control_unit.v' to AST representation.
Generating RTLIL representation for module `\control'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: verilog/instruction_mem.v
Parsing Verilog input from `verilog/instruction_mem.v' to AST representation.
Generating RTLIL representation for module `\instruction_memory'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: verilog/data_mem.v
Parsing Verilog input from `verilog/data_mem.v' to AST representation.
Generating RTLIL representation for module `\data_mem'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: verilog/register_file.v
Parsing Verilog input from `verilog/register_file.v' to AST representation.
Generating RTLIL representation for module `\regfile'.
Successfully finished Verilog frontend.

16. Executing Verilog-2005 frontend: verilog/CSR.v
Parsing Verilog input from `verilog/CSR.v' to AST representation.
Generating RTLIL representation for module `\csr_file'.
Successfully finished Verilog frontend.

17. Executing Verilog-2005 frontend: verilog/dataMem_mask_gen.v
Parsing Verilog input from `verilog/dataMem_mask_gen.v' to AST representation.
Generating RTLIL representation for module `\sign_mask_gen'.
Successfully finished Verilog frontend.

18. Executing Verilog-2005 frontend: toplevel.v
Parsing Verilog input from `toplevel.v' to AST representation.
Generating RTLIL representation for module `\top'.
Successfully finished Verilog frontend.

19. Executing SYNTH_ICE40 pass.

19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

19.2. Executing HIERARCHY pass (managing design hierarchy).

19.2.1. Finding top of design hierarchy..
root of   2 design levels: top                 
root of   0 design levels: sign_mask_gen       
root of   0 design levels: csr_file            
root of   0 design levels: regfile             
root of   0 design levels: data_mem            
root of   0 design levels: instruction_memory  
root of   0 design levels: control             
root of   0 design levels: imm_gen             
root of   0 design levels: branch_predictor    
root of   0 design levels: ForwardingUnit      
root of   0 design levels: branch_decision     
root of   0 design levels: program_counter     
root of   0 design levels: alu                 
root of   0 design levels: mem_wb              
root of   0 design levels: ex_mem              
root of   0 design levels: id_ex               
root of   0 design levels: if_id               
root of   0 design levels: ALUControl          
root of   0 design levels: mux2to1             
root of   1 design levels: cpu                 
root of   0 design levels: adder               
Automatically selected top as design top module.

19.2.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter

19.2.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \mux2to1
Used module:         \branch_predictor
Used module:         \ForwardingUnit
Used module:         \mem_wb
Used module:         \branch_decision
Used module:         \ex_mem
Used module:         \alu
Used module:         \adder
Used module:         \id_ex
Used module:         \csr_file
Used module:         \sign_mask_gen
Used module:         \ALUControl
Used module:         \imm_gen
Used module:         \regfile
Used module:         \control
Used module:         \if_id
Used module:         \program_counter
Removed 0 unused modules.

19.3. Executing PROC pass (convert processes to netlists).

19.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `regfile.$proc$verilog/register_file.v:0$286'.
Removing empty process `instruction_memory.$proc$verilog/instruction_mem.v:0$177'.
Cleaned up 0 empty switches.

19.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$verilog/dataMem_mask_gen.v:58$294 in module sign_mask_gen.
Marked 1 switch rules as full_case in process $proc$verilog/data_mem.v:240$247 in module data_mem.
Marked 1 switch rules as full_case in process $proc$verilog/imm_gen.v:54$116 in module imm_gen.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:158$34 in module alu.
Marked 1 switch rules as full_case in process $proc$verilog/alu.v:85$22 in module alu.
Removed 5 dead cases from process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Marked 10 switch rules as full_case in process $proc$verilog/alu_control.v:82$8 in module ALUControl.
Removed a total of 5 dead cases.

19.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 34 assignments to connections.

19.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\data_mem.$proc$verilog/data_mem.v:0$262'.
  Set init value: \clk_stall = 1'0
Found init rule in `\data_mem.$proc$verilog/data_mem.v:60$261'.
  Set init value: \state = 0
Found init rule in `\imm_gen.$proc$verilog/imm_gen.v:0$117'.
  Set init value: \imm = 0
Found init rule in `\branch_predictor.$proc$verilog/branch_predictor.v:0$115'.
  Set init value: \s = 2'00
  Set init value: \branch_mem_sig_reg = 1'0
Found init rule in `\program_counter.$proc$verilog/program_counter.v:0$56'.
  Set init value: \outAddr = 0
Found init rule in `\alu.$proc$verilog/alu.v:0$54'.
  Set init value: \ALUOut = 0
  Set init value: \Branch_Enable = 1'0
Found init rule in `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
  Set init value: \data_out = 117'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
  Set init value: \data_out = 155'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
  Set init value: \data_out = 178'0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
  Set init value: \data_out = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\ALUControl.$proc$verilog/alu_control.v:0$9'.
  Set init value: \ALUCtl = 7'0000000

19.3.5. Executing PROC_ARST pass (detect async resets in processes).

19.3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$toplevel.v:52$298'.
Creating decoders for process `\top.$proc$toplevel.v:51$297'.
Creating decoders for process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$294'.
     1/1: $1\mask[2:0]
Creating decoders for process `\csr_file.$proc$verilog/CSR.v:57$288'.
     1/3: $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291
     2/3: $0$memwr$\csr_file$verilog/CSR.v:59$287_DATA[31:0]$290
     3/3: $0$memwr$\csr_file$verilog/CSR.v:59$287_ADDR[11:0]$289
Creating decoders for process `\regfile.$proc$verilog/register_file.v:95$265'.
     1/3: $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268
     2/3: $0$memwr$\regfile$verilog/register_file.v:97$264_DATA[31:0]$267
     3/3: $0$memwr$\regfile$verilog/register_file.v:97$264_ADDR[4:0]$266
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:0$262'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:60$261'.
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:240$247'.
     1/12: $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250
     2/12: $0$memwr$\data_block$verilog/data_mem.v:283$178_DATA[31:0]$249
     3/12: $0$memwr$\data_block$verilog/data_mem.v:283$178_ADDR[31:0]$248
     4/12: $0\sign_mask_buf[3:0]
     5/12: $0\addr_buf[31:0]
     6/12: $0\write_data_buffer[31:0]
     7/12: $0\memwrite_buf[0:0]
     8/12: $0\memread_buf[0:0]
     9/12: $0\word_buf[31:0]
    10/12: $0\state[31:0]
    11/12: $0\clk_stall[0:0]
    12/12: $0\read_data[31:0]
Creating decoders for process `\data_mem.$proc$verilog/data_mem.v:231$243'.
     1/1: $0\led_reg[31:0]
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:0$117'.
Creating decoders for process `\imm_gen.$proc$verilog/imm_gen.v:54$116'.
     1/1: $1\imm[31:0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:0$115'.
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
     1/2: $0\s[1:0] [1]
     2/2: $0\s[1:0] [0]
Creating decoders for process `\branch_predictor.$proc$verilog/branch_predictor.v:92$99'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:0$56'.
Creating decoders for process `\program_counter.$proc$verilog/program_counter.v:65$55'.
Creating decoders for process `\alu.$proc$verilog/alu.v:0$54'.
Creating decoders for process `\alu.$proc$verilog/alu.v:158$34'.
     1/1: $1\Branch_Enable[0:0]
Creating decoders for process `\alu.$proc$verilog/alu.v:85$22'.
     1/1: $1\ALUOut[31:0]
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Creating decoders for process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Creating decoders for process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Creating decoders for process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:0$11'.
Creating decoders for process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:0$9'.
Creating decoders for process `\ALUControl.$proc$verilog/alu_control.v:82$8'.
     1/10: $10\ALUCtl[6:0]
     2/10: $9\ALUCtl[6:0]
     3/10: $8\ALUCtl[6:0]
     4/10: $7\ALUCtl[6:0]
     5/10: $6\ALUCtl[6:0]
     6/10: $5\ALUCtl[6:0]
     7/10: $4\ALUCtl[6:0]
     8/10: $3\ALUCtl[6:0]
     9/10: $2\ALUCtl[6:0]
    10/10: $1\ALUCtl[6:0]

19.3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\CLKHF_POWERUP' from process `\top.$proc$toplevel.v:52$298'.
No latch inferred for signal `\top.\ENCLKHF' from process `\top.$proc$toplevel.v:51$297'.
No latch inferred for signal `\sign_mask_gen.\mask' from process `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$294'.
No latch inferred for signal `\imm_gen.\imm' from process `\imm_gen.$proc$verilog/imm_gen.v:54$116'.
No latch inferred for signal `\alu.\Branch_Enable' from process `\alu.$proc$verilog/alu.v:158$34'.
No latch inferred for signal `\alu.\ALUOut' from process `\alu.$proc$verilog/alu.v:85$22'.
No latch inferred for signal `\ALUControl.\ALUCtl' from process `\ALUControl.$proc$verilog/alu_control.v:82$8'.

19.3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\csr_file.\rdVal_CSR' using process `\csr_file.$proc$verilog/CSR.v:57$288'.
  created $dff cell `$procdff$871' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$287_ADDR' using process `\csr_file.$proc$verilog/CSR.v:57$288'.
  created $dff cell `$procdff$872' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$287_DATA' using process `\csr_file.$proc$verilog/CSR.v:57$288'.
  created $dff cell `$procdff$873' with positive edge clock.
Creating register for signal `\csr_file.$memwr$\csr_file$verilog/CSR.v:59$287_EN' using process `\csr_file.$proc$verilog/CSR.v:57$288'.
  created $dff cell `$procdff$874' with positive edge clock.
Creating register for signal `\regfile.\rdAddrA_buf' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$875' with positive edge clock.
Creating register for signal `\regfile.\rdAddrB_buf' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$876' with positive edge clock.
Creating register for signal `\regfile.\regDatA' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$877' with positive edge clock.
Creating register for signal `\regfile.\regDatB' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$878' with positive edge clock.
Creating register for signal `\regfile.\wrAddr_buf' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$879' with positive edge clock.
Creating register for signal `\regfile.\wrData_buf' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$880' with positive edge clock.
Creating register for signal `\regfile.\write_buf' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$881' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$264_ADDR' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$882' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$264_DATA' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$883' with positive edge clock.
Creating register for signal `\regfile.$memwr$\regfile$verilog/register_file.v:97$264_EN' using process `\regfile.$proc$verilog/register_file.v:95$265'.
  created $dff cell `$procdff$884' with positive edge clock.
Creating register for signal `\data_mem.\read_data' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$885' with positive edge clock.
Creating register for signal `\data_mem.\clk_stall' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$886' with positive edge clock.
Creating register for signal `\data_mem.\state' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$887' with positive edge clock.
Creating register for signal `\data_mem.\word_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$888' with positive edge clock.
Creating register for signal `\data_mem.\memread_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$889' with positive edge clock.
Creating register for signal `\data_mem.\memwrite_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$890' with positive edge clock.
Creating register for signal `\data_mem.\write_data_buffer' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$891' with positive edge clock.
Creating register for signal `\data_mem.\addr_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$892' with positive edge clock.
Creating register for signal `\data_mem.\sign_mask_buf' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$893' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_ADDR' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$894' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_DATA' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$895' with positive edge clock.
Creating register for signal `\data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_EN' using process `\data_mem.$proc$verilog/data_mem.v:240$247'.
  created $dff cell `$procdff$896' with positive edge clock.
Creating register for signal `\data_mem.\led_reg' using process `\data_mem.$proc$verilog/data_mem.v:231$243'.
  created $dff cell `$procdff$897' with positive edge clock.
Creating register for signal `\branch_predictor.\s' using process `\branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
  created $dff cell `$procdff$898' with positive edge clock.
Creating register for signal `\branch_predictor.\branch_mem_sig_reg' using process `\branch_predictor.$proc$verilog/branch_predictor.v:92$99'.
  created $dff cell `$procdff$899' with negative edge clock.
Creating register for signal `\program_counter.\outAddr' using process `\program_counter.$proc$verilog/program_counter.v:65$55'.
  created $dff cell `$procdff$900' with positive edge clock.
Creating register for signal `\mem_wb.\data_out' using process `\mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
  created $dff cell `$procdff$901' with positive edge clock.
Creating register for signal `\ex_mem.\data_out' using process `\ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
  created $dff cell `$procdff$902' with positive edge clock.
Creating register for signal `\id_ex.\data_out' using process `\id_ex.$proc$verilog/pipeline_registers.v:91$12'.
  created $dff cell `$procdff$903' with positive edge clock.
Creating register for signal `\if_id.\data_out' using process `\if_id.$proc$verilog/pipeline_registers.v:64$10'.
  created $dff cell `$procdff$904' with positive edge clock.

19.3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$toplevel.v:52$298'.
Removing empty process `top.$proc$toplevel.v:51$297'.
Found and cleaned up 1 empty switch in `\sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$294'.
Removing empty process `sign_mask_gen.$proc$verilog/dataMem_mask_gen.v:58$294'.
Found and cleaned up 1 empty switch in `\csr_file.$proc$verilog/CSR.v:57$288'.
Removing empty process `csr_file.$proc$verilog/CSR.v:57$288'.
Found and cleaned up 1 empty switch in `\regfile.$proc$verilog/register_file.v:95$265'.
Removing empty process `regfile.$proc$verilog/register_file.v:95$265'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:0$262'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:60$261'.
Found and cleaned up 4 empty switches in `\data_mem.$proc$verilog/data_mem.v:240$247'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:240$247'.
Found and cleaned up 1 empty switch in `\data_mem.$proc$verilog/data_mem.v:231$243'.
Removing empty process `data_mem.$proc$verilog/data_mem.v:231$243'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:0$117'.
Found and cleaned up 1 empty switch in `\imm_gen.$proc$verilog/imm_gen.v:54$116'.
Removing empty process `imm_gen.$proc$verilog/imm_gen.v:54$116'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:0$115'.
Found and cleaned up 1 empty switch in `\branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:101$100'.
Removing empty process `branch_predictor.$proc$verilog/branch_predictor.v:92$99'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:0$56'.
Removing empty process `program_counter.$proc$verilog/program_counter.v:65$55'.
Removing empty process `alu.$proc$verilog/alu.v:0$54'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:158$34'.
Removing empty process `alu.$proc$verilog/alu.v:158$34'.
Found and cleaned up 1 empty switch in `\alu.$proc$verilog/alu.v:85$22'.
Removing empty process `alu.$proc$verilog/alu.v:85$22'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:0$17'.
Removing empty process `mem_wb.$proc$verilog/pipeline_registers.v:145$16'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:0$15'.
Removing empty process `ex_mem.$proc$verilog/pipeline_registers.v:118$14'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:0$13'.
Removing empty process `id_ex.$proc$verilog/pipeline_registers.v:91$12'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:0$11'.
Removing empty process `if_id.$proc$verilog/pipeline_registers.v:64$10'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:0$9'.
Found and cleaned up 10 empty switches in `\ALUControl.$proc$verilog/alu_control.v:82$8'.
Removing empty process `ALUControl.$proc$verilog/alu_control.v:82$8'.
Cleaned up 22 empty switches.

19.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
Optimizing module sign_mask_gen.
<suppressed ~1 debug messages>
Optimizing module csr_file.
Optimizing module regfile.
<suppressed ~4 debug messages>
Optimizing module data_mem.
<suppressed ~24 debug messages>
Optimizing module instruction_memory.
<suppressed ~1 debug messages>
Optimizing module control.
Optimizing module imm_gen.
Optimizing module branch_predictor.
Optimizing module ForwardingUnit.
<suppressed ~8 debug messages>
Optimizing module branch_decision.
Optimizing module program_counter.
Optimizing module alu.
<suppressed ~7 debug messages>
Optimizing module mem_wb.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module ALUControl.
<suppressed ~9 debug messages>
Optimizing module mux2to1.
Optimizing module cpu.
Optimizing module adder.

19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \adder..
Removed 0 unused cells and 173 unused wires.
<suppressed ~23 debug messages>

19.6. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
checking module ForwardingUnit..
checking module adder..
checking module alu..
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 0 problems.

19.7. Executing OPT pass (performing simple optimizations).

19.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~108 debug messages>
Finding identical cells in module `\ForwardingUnit'.
<suppressed ~9 debug messages>
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~24 debug messages>
Finding identical cells in module `\branch_decision'.
<suppressed ~6 debug messages>
Finding identical cells in module `\branch_predictor'.
<suppressed ~6 debug messages>
Finding identical cells in module `\control'.
<suppressed ~60 debug messages>
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~72 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~3 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 96 cells.

19.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$763.
    dead port 2/2 on $mux $procmux$765.
    dead port 2/2 on $mux $procmux$779.
    dead port 2/2 on $mux $procmux$818.
    dead port 2/2 on $mux $procmux$781.
    dead port 2/2 on $mux $procmux$829.
    dead port 2/2 on $mux $procmux$843.
    dead port 2/2 on $mux $procmux$794.
    dead port 2/2 on $mux $procmux$754.
    dead port 2/2 on $mux $procmux$859.
    dead port 2/2 on $mux $procmux$802.
    dead port 2/2 on $mux $procmux$804.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 12 multiplexer ports.
<suppressed ~34 debug messages>

19.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    New ctrl vector for $pmux cell $procmux$785: { $procmux$780_CMP $procmux$792_CMP $auto$opt_reduce.cc:134:opt_mux$906 $procmux$789_CMP $procmux$764_CMP $procmux$787_CMP $procmux$786_CMP }
    New ctrl vector for $pmux cell $procmux$837: $auto$opt_reduce.cc:134:opt_mux$908
    New ctrl vector for $pmux cell $procmux$862: { $auto$opt_reduce.cc:134:opt_mux$910 $procmux$860_CMP $procmux$844_CMP $procmux$830_CMP $procmux$805_CMP $procmux$766_CMP $procmux$755_CMP }
    New ctrl vector for $pmux cell $procmux$825: $auto$opt_reduce.cc:134:opt_mux$912
    New ctrl vector for $pmux cell $procmux$809: { $procmux$780_CMP $auto$opt_reduce.cc:134:opt_mux$914 $procmux$789_CMP $procmux$787_CMP $procmux$786_CMP $procmux$792_CMP $procmux$764_CMP }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
    New ctrl vector for $pmux cell $procmux$735: { $procmux$747_CMP $auto$opt_reduce.cc:134:opt_mux$918 $procmux$743_CMP $procmux$742_CMP $procmux$741_CMP $procmux$740_CMP $procmux$739_CMP $procmux$738_CMP $auto$opt_reduce.cc:134:opt_mux$916 $procmux$736_CMP }
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
    Consolidated identical input bits for $mux cell $procmux$644:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291
      New ports: A=1'0, B=1'1, Y=$0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0]
      New connections: $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [31:1] = { $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] $0$memwr$\csr_file$verilog/CSR.v:59$287_EN[31:0]$291 [0] }
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $procmux$656:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0]
      New connections: $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [31:1] = { $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] $0$memwr$\data_block$verilog/data_mem.v:283$178_EN[31:0]$250 [0] }
    New ctrl vector for $pmux cell $procmux$691: { $procmux$666_CMP $procmux$690_CMP $auto$opt_reduce.cc:134:opt_mux$920 }
    New ctrl vector for $pmux cell $procmux$703: { $procmux$666_CMP $auto$opt_reduce.cc:134:opt_mux$922 }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
    New ctrl vector for $pmux cell $procmux$715: { $procmux$721_CMP $procmux$720_CMP $auto$opt_reduce.cc:134:opt_mux$924 $procmux$717_CMP $procmux$716_CMP }
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
    Consolidated identical input bits for $mux cell $procmux$650:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268
      New ports: A=1'0, B=1'1, Y=$0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0]
      New connections: $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [31:1] = { $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] $0$memwr$\regfile$verilog/register_file.v:97$264_EN[31:0]$268 [0] }
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 12 changes.

19.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~3 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.7.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 111 unused wires.
<suppressed ~8 debug messages>

19.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.9. Rerunning OPT passes. (Maybe there is more to do..)

19.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

19.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.7.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.7.16. Finished OPT passes. (There is nothing left to do.)

19.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$750 ($pmux).
Removed top 1 bits (of 2) from port B of cell ALUControl.$procmux$753_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$766_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$776 ($pmux).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$790_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ALUControl.$procmux$791_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ALUControl.$procmux$792_CMP0 ($eq).
Removed top 4 bits (of 7) from mux cell ALUControl.$procmux$799 ($pmux).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$805_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$809 ($pmux).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$825 ($mux).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$830_CMP0 ($eq).
Removed top 3 bits (of 7) from mux cell ALUControl.$procmux$837 ($mux).
Removed top 5 bits (of 7) from port B of cell ALUControl.$procmux$844_CMP0 ($eq).
Removed top 2 bits (of 7) from port B of cell ALUControl.$procmux$869_CMP0 ($eq).
Removed top 1 bits (of 7) from port B of cell ALUControl.$procmux$870_CMP0 ($eq).
Removed top 4 bits (of 7) from wire ALUControl.$10\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$3\ALUCtl[6:0].
Removed top 3 bits (of 7) from wire ALUControl.$4\ALUCtl[6:0].
Removed top 1 bits (of 4) from port B of cell alu.$eq$verilog/alu.v:79$18 ($eq).
Removed top 31 bits (of 32) from mux cell alu.$ternary$verilog/alu.v:114$26 ($mux).
Removed top 31 bits (of 32) from port Y of cell alu.$and$verilog/alu.v:164$40 ($and).
Removed top 31 bits (of 32) from port A of cell alu.$not$verilog/alu.v:164$42 ($not).
Removed top 31 bits (of 32) from port Y of cell alu.$or$verilog/alu.v:164$43 ($or).
Removed top 31 bits (of 32) from port B of cell alu.$and$verilog/alu.v:164$44 ($and).
Removed top 31 bits (of 32) from port A of cell alu.$or$verilog/alu.v:164$45 ($or).
Removed top 31 bits (of 32) from port B of cell alu.$eq$verilog/alu.v:164$46 ($eq).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$731_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell alu.$procmux$732_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell alu.$procmux$733_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$740_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$741_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$742_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell alu.$procmux$743_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell alu.$procmux$745_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell alu.$procmux$746_CMP0 ($eq).
Removed top 31 bits (of 32) from wire alu.$and$verilog/alu.v:164$40_Y.
Removed top 31 bits (of 32) from wire alu.$or$verilog/alu.v:164$43_Y.
Removed top 31 bits (of 32) from wire alu.$ternary$verilog/alu.v:114$26_Y.
Removed top 2 address bits (of 12) from memory read port csr_file.$memrd$\csr_file$verilog/CSR.v:61$292 (csr_file).
Removed top 2 address bits (of 12) from memory write port csr_file.$memwr$\csr_file$verilog/CSR.v:0$293 (csr_file).
Removed cell csr_file.$procmux$646 ($mux).
Removed cell csr_file.$procmux$648 ($mux).
Removed top 2 bits (of 12) from FF cell csr_file.$procdff$872 ($dff).
Removed top 31 bits (of 32) from FF cell csr_file.$procdff$874 ($dff).
Removed top 2 bits (of 12) from wire csr_file.$memwr$\csr_file$verilog/CSR.v:59$287_ADDR.
Removed top 22 address bits (of 32) from memory init port data_mem.$meminit$\data_block$verilog/data_mem.v:0$259 (data_block).
Removed top 22 address bits (of 32) from memory read port data_mem.$memrd$\data_block$verilog/data_mem.v:261$254 (data_block).
Removed top 22 address bits (of 32) from memory write port data_mem.$memwr$\data_block$verilog/data_mem.v:0$260 (data_block).
Removed top 18 bits (of 32) from port B of cell data_mem.$eq$verilog/data_mem.v:232$245 ($eq).
Removed top 19 bits (of 32) from port B of cell data_mem.$sub$verilog/data_mem.v:261$255 ($sub).
Removed top 18 bits (of 32) from port Y of cell data_mem.$sub$verilog/data_mem.v:261$255 ($sub).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$657_CMP0 ($eq).
Removed cell data_mem.$procmux$658 ($mux).
Removed cell data_mem.$procmux$660 ($mux).
Removed top 31 bits (of 32) from port B of cell data_mem.$procmux$690_CMP0 ($eq).
Removed top 30 bits (of 32) from port B of cell data_mem.$procmux$693_CMP0 ($eq).
Removed top 18 bits (of 32) from FF cell data_mem.$procdff$894 ($dff).
Removed top 31 bits (of 32) from FF cell data_mem.$procdff$896 ($dff).
Removed top 4 bits (of 14) from FF cell data_mem.$procdff$894 ($dff).
Removed top 4 bits (of 14) from port Y of cell data_mem.$sub$verilog/data_mem.v:261$255 ($sub).
Removed top 12 bits (of 13) from port B of cell data_mem.$sub$verilog/data_mem.v:261$255 ($sub).
Removed top 22 bits (of 32) from wire data_mem.$0$memwr$\data_block$verilog/data_mem.v:283$178_ADDR[31:0]$248.
Removed top 22 bits (of 32) from wire data_mem.$memwr$\data_block$verilog/data_mem.v:283$178_ADDR.
Removed top 22 bits (of 32) from wire data_mem.$sub$verilog/data_mem.v:261$255_Y.
Removed top 1 bits (of 32) from mux cell imm_gen.$procmux$715 ($pmux).
Removed top 3 bits (of 4) from port B of cell imm_gen.$procmux$718_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$719_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell imm_gen.$procmux$720_CMP0 ($eq).
Removed top 20 address bits (of 32) from memory init port instruction_memory.$meminit$\instruction_memory$verilog/instruction_mem.v:0$176 (instruction_memory).
Removed top 20 address bits (of 32) from memory read port instruction_memory.$memrd$\instruction_memory$verilog/instruction_mem.v:77$174 (instruction_memory).
Removed top 27 address bits (of 32) from memory init port regfile.$meminit$\regfile$verilog/register_file.v:0$284 (regfile).
Removed cell regfile.$procmux$652 ($mux).
Removed cell regfile.$procmux$654 ($mux).
Removed top 27 bits (of 32) from FF cell regfile.$procdff$879 ($dff).
Removed top 31 bits (of 32) from FF cell regfile.$procdff$884 ($dff).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:108$274 ($eq).
Removed top 27 bits (of 32) from port A of cell regfile.$eq$verilog/register_file.v:109$279 ($eq).
Removed top 27 bits (of 32) from wire regfile.wrAddr_buf.
Removed top 1 bits (of 2) from port B of cell sign_mask_gen.$procmux$642_CMP0 ($eq).

19.9. Executing PEEPOPT pass (run peephole optimizers).

19.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 17 unused wires.
<suppressed ~5 debug messages>

19.11. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module alu that may be considered for resource sharing.
  Analyzing resource sharing options for $sshr$verilog/alu.v:124$28 ($sshr):
    Found 1 activation_patterns using ctrl signal $procmux$741_CMP.
    No candidates found.
  Analyzing resource sharing options for $shr$verilog/alu.v:119$27 ($shr):
    Found 1 activation_patterns using ctrl signal $procmux$742_CMP.
    No candidates found.
  Analyzing resource sharing options for $shl$verilog/alu.v:129$29 ($shl):
    Found 1 activation_patterns using ctrl signal $procmux$740_CMP.
    No candidates found.

19.12. Executing TECHMAP pass (map to technology primitives).

19.12.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

19.12.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~30 debug messages>

19.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~1 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

19.15. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ALUControl:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ForwardingUnit:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module adder:
  creating $macc model for $add$verilog/adder.v:53$1 ($add).
  creating $alu model for $macc $add$verilog/adder.v:53$1.
  creating $alu cell for $add$verilog/adder.v:53$1: $auto$alumacc.cc:485:replace_alu$936
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module alu:
  creating $macc model for $add$verilog/alu.v:83$20 ($add).
  creating $alu model for $macc $add$verilog/alu.v:83$20.
  creating $alu model for $lt$verilog/alu.v:114$25 ($lt): new $alu
  creating $alu cell for $lt$verilog/alu.v:114$25: $auto$alumacc.cc:485:replace_alu$940
  creating $alu cell for $add$verilog/alu.v:83$20: $auto$alumacc.cc:485:replace_alu$947
  created 2 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_decision:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module branch_predictor:
  creating $macc model for $add$verilog/branch_predictor.v:108$113 ($add).
  creating $alu model for $macc $add$verilog/branch_predictor.v:108$113.
  creating $alu cell for $add$verilog/branch_predictor.v:108$113: $auto$alumacc.cc:485:replace_alu$950
  created 1 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module control:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module cpu:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module csr_file:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module data_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module ex_mem:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module id_ex:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module if_id:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module imm_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module instruction_memory:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mem_wb:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module mux2to1:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module program_counter:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module regfile:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module sign_mask_gen:
  created 0 $alu and 0 $macc cells.
Extracting $alu and $macc cells in module top:
  created 0 $alu and 0 $macc cells.

19.16. Executing OPT pass (performing simple optimizations).

19.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~6 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

19.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.6. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

19.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.9. Rerunning OPT passes. (Maybe there is more to do..)

19.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

19.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.16.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.16.16. Finished OPT passes. (There is nothing left to do.)

19.17. Executing FSM pass (extract and optimize FSM).

19.17.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking data_mem.state as FSM state register:
    Register has an initialization value.

19.17.2. Executing FSM_EXTRACT pass (extracting FSM from design).

19.17.3. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.17.5. Executing FSM_OPT pass (simple optimizations of FSMs).

19.17.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

19.17.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

19.17.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

19.18. Executing OPT pass (performing simple optimizations).

19.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.18.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.18.5. Finished fast OPT passes.

19.19. Executing MEMORY pass.

19.19.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

19.19.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memwr$\csr_file$verilog/CSR.v:0$293' in module `\csr_file': merged $dff to cell.
Checking cell `$memrd$\csr_file$verilog/CSR.v:61$292' in module `\csr_file': merged data $dff to cell.
Checking cell `$memwr$\data_block$verilog/data_mem.v:0$260' in module `\data_mem': merged $dff to cell.
Checking cell `$memrd$\data_block$verilog/data_mem.v:261$254' in module `\data_mem': merged data $dff with rd enable to cell.
Checking cell `$memrd$\instruction_memory$verilog/instruction_mem.v:77$174' in module `\instruction_memory': no (compatible) $dff found.
Checking cell `$memwr$\regfile$verilog/register_file.v:0$285' in module `\regfile': merged $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:104$272' in module `\regfile': merged data $dff to cell.
Checking cell `$memrd$\regfile$verilog/register_file.v:105$273' in module `\regfile': merged data $dff to cell.

19.19.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 12 unused cells and 16 unused wires.
<suppressed ~15 debug messages>

19.19.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

19.19.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.19.6. Executing MEMORY_COLLECT pass (generating $mem cells).
Collecting $memrd, $memwr and $meminit for memory `\csr_file' in module `\csr_file':
  $memwr$\csr_file$verilog/CSR.v:0$293 ($memwr)
  $memrd$\csr_file$verilog/CSR.v:61$292 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\data_block' in module `\data_mem':
  $meminit$\data_block$verilog/data_mem.v:0$259 ($meminit)
  $memwr$\data_block$verilog/data_mem.v:0$260 ($memwr)
  $memrd$\data_block$verilog/data_mem.v:261$254 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\instruction_memory' in module `\instruction_memory':
  $meminit$\instruction_memory$verilog/instruction_mem.v:0$176 ($meminit)
  $memrd$\instruction_memory$verilog/instruction_mem.v:77$174 ($memrd)
Collecting $memrd, $memwr and $meminit for memory `\regfile' in module `\regfile':
  $meminit$\regfile$verilog/register_file.v:0$284 ($meminit)
  $memwr$\regfile$verilog/register_file.v:0$285 ($memwr)
  $memrd$\regfile$verilog/register_file.v:104$272 ($memrd)
  $memrd$\regfile$verilog/register_file.v:105$273 ($memrd)

19.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.21. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing csr_file.csr_file:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: csr_file.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: csr_file.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: csr_file.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: csr_file.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: csr_file.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: csr_file.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: csr_file.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: csr_file.7.0.0
Processing data_mem.data_block:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1024 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=50, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=8, acells=2
    Efficiency for rule 1.1: efficiency=100, cells=8, acells=4
    Selected rule 4.2 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_block.0.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: data_block.1.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: data_block.2.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: data_block.3.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <4 0 0>: data_block.4.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <5 0 0>: data_block.5.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <6 0 0>: data_block.6.0.0
      Creating $__ICE40_RAM4K_M123 cell at grid position <7 0 0>: data_block.7.0.0
Processing instruction_memory.instruction_memory:
  Properties: ports=1 bits=131072 rports=1 wports=0 dbits=32 abits=12 words=4096
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  No acceptable bram resources found.
Processing regfile.regfile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7168 efficiency=6
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=224 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7680 efficiency=3
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=992 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=7936 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 rejected: requirement 'min efficiency 2' not met.
    Mapping to bram type $__ICE40_RAM4K_M123 failed.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=480 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2016 dwaste=0 bwaste=4032 waste=4032 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 2 rules:
    Efficiency for rule 4.1: efficiency=3, cells=8, acells=1
    Efficiency for rule 1.1: efficiency=6, cells=4, acells=1
    Selected rule 1.1 with efficiency 6.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \clk.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \clk.
        Mapped to bram port A1.2.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: regfile.0.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 1>: regfile.0.0.1
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: regfile.1.0.0
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 1>: regfile.1.0.1

19.22. Executing TECHMAP pass (map to technology primitives).

19.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

19.22.2. Continuing TECHMAP pass.
Using template $paramod$7c01128c47821c00041f4149da79e5374eeb90af\$__ICE40_RAM4K_M0 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$960485841f660243af450c42d6b4560e3d9823f2\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=10\CFG_DBITS=4\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e960588dacff89b8f882c5a0277b8c8d527c9965\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$ab2bf1ac17224e15f2055f911eecc521283dcc27\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a35a7348b9b4ad205a4cc5072b2a8c31f1df7b5b\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$09e926e3467f97309503de50620fbd9575875911\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$a6b46c286ddd11abb9cec4702a2793c56e4fde5d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$1434e1ad9f5afa60c3d737fd1f5b645a9bb4acf0\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$2983f92fd13625c771964d0ba2d7e0858efd2487\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$6fac2a6155ca4ac6b61f74e6e1428864a006c02f\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$e0af3bb0f311cacbcaf54e5fa3dc894f7a10f0d3\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$696e9c9606d9bfcfe8d92435b9a0de923efe6e76\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$aba35ddd80a73b32c66f984cf4b51fce945840d1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$6fa635f02b646dcdb1a6e784bec3190125507a6e\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5b555553df310ec58dc83a8ca590be1af234dc15\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$23ceff872714b8871c8d48b1a5ee8c5f3debdb34\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$5e4b160946b162d1696d80c52f91e3df9d1fa710\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4c62c3b6c47463fe441c394d0b46c3f4b31ee0a8\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$50758e1362d3bb69ae6978615b0eeb58ea239f71\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~714 debug messages>

19.23. Executing ICE40_BRAMINIT pass.

19.24. Executing OPT pass (performing simple optimizations).

19.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~4 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~22 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
<suppressed ~67 debug messages>
Optimizing module data_mem.
<suppressed ~65 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
<suppressed ~18 debug messages>
Optimizing module sign_mask_gen.
Optimizing module top.

19.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
<suppressed ~9 debug messages>
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 3 cells.

19.24.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 497 unused wires.
<suppressed ~7 debug messages>

19.24.5. Finished fast OPT passes.

19.25. Executing MEMORY_MAP pass (converting $mem cells to logic and flip-flops).
Mapping memory cell \instruction_memory in module \instruction_memory:
  created 4096 $dff cells and 0 static cells of width 32.
  read interface: 0 $dff and 4095 $mux cells.
  write interface: 0 write mux blocks.

19.26. Executing OPT pass (performing simple optimizations).

19.26.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
<suppressed ~1 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

19.26.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
    Consolidated identical input bits for $mux cell $procmux$776:
      Old ports: A=3'010, B=3'110, Y=$8\ALUCtl[6:0] [2:0]
      New ports: A=1'0, B=1'1, Y=$8\ALUCtl[6:0] [2]
      New connections: $8\ALUCtl[6:0] [1:0] = 2'10
    Consolidated identical input bits for $pmux cell $procmux$785:
      Old ports: A={ 4'0000 $8\ALUCtl[6:0] [2:0] }, B={ 25'0000101000011100010000000 $6\ALUCtl[6:0] [2:0] 14'00000010000000 }, Y=$7\ALUCtl[6:0]
      New ports: A={ 1'0 $8\ALUCtl[6:0] [2:0] }, B={ 13'0101011110000 $6\ALUCtl[6:0] [2:0] 8'00010000 }, Y=$7\ALUCtl[6:0] [3:0]
      New connections: $7\ALUCtl[6:0] [6:4] = 3'000
    Consolidated identical input bits for $mux cell $procmux$799:
      Old ports: A=3'011, B=3'100, Y=$6\ALUCtl[6:0] [2:0]
      New ports: A=2'01, B=2'10, Y={ $6\ALUCtl[6:0] [2] $6\ALUCtl[6:0] [0] }
      New connections: $6\ALUCtl[6:0] [1] = $6\ALUCtl[6:0] [0]
    Consolidated identical input bits for $mux cell $procmux$825:
      Old ports: A=4'1111, B=4'0010, Y=$4\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$4\ALUCtl[6:0] [0]
      New connections: $4\ALUCtl[6:0] [3:1] = { $4\ALUCtl[6:0] [0] $4\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $mux cell $procmux$837:
      Old ports: A=4'1111, B=4'0010, Y=$3\ALUCtl[6:0]
      New ports: A=1'1, B=1'0, Y=$3\ALUCtl[6:0] [0]
      New connections: $3\ALUCtl[6:0] [3:1] = { $3\ALUCtl[6:0] [0] $3\ALUCtl[6:0] [0] 1'1 }
    Consolidated identical input bits for $pmux cell $procmux$852:
      Old ports: A=7'0001111, B=42'001011001001100110110100011010101101100110, Y=$2\ALUCtl[6:0]
      New ports: A=4'0001, B=24'001001000110100010101100, Y={ $2\ALUCtl[6:0] [6:4] $2\ALUCtl[6:0] [0] }
      New connections: $2\ALUCtl[6:0] [3:1] = { $2\ALUCtl[6:0] [0] 2'11 }
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$225:
      Old ports: A={ 24'000000000000000000000000 \word_buf [15:8] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:8] }, Y=$ternary$verilog/data_mem.v:204$225_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:204$225_Y [8]
      New connections: { $ternary$verilog/data_mem.v:204$225_Y [31:9] $ternary$verilog/data_mem.v:204$225_Y [7:0] } = { $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] $ternary$verilog/data_mem.v:204$225_Y [8] \word_buf [15:8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$227:
      Old ports: A={ 24'000000000000000000000000 \word_buf [7:0] }, B={ \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7] \word_buf [7:0] }, Y=$ternary$verilog/data_mem.v:204$227_Y
      New ports: A=1'0, B=\word_buf [7], Y=$ternary$verilog/data_mem.v:204$227_Y [8]
      New connections: { $ternary$verilog/data_mem.v:204$227_Y [31:9] $ternary$verilog/data_mem.v:204$227_Y [7:0] } = { $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] $ternary$verilog/data_mem.v:204$227_Y [8] \word_buf [7:0] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$230:
      Old ports: A={ 24'000000000000000000000000 \word_buf [31:24] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:24] }, Y=$ternary$verilog/data_mem.v:205$230_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:205$230_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$230_Y [31:9] $ternary$verilog/data_mem.v:205$230_Y [7:0] } = { $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] $ternary$verilog/data_mem.v:205$230_Y [8] \word_buf [31:24] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$232:
      Old ports: A={ 24'000000000000000000000000 \word_buf [23:16] }, B={ \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23] \word_buf [23:16] }, Y=$ternary$verilog/data_mem.v:205$232_Y
      New ports: A=1'0, B=\word_buf [23], Y=$ternary$verilog/data_mem.v:205$232_Y [8]
      New connections: { $ternary$verilog/data_mem.v:205$232_Y [31:9] $ternary$verilog/data_mem.v:205$232_Y [7:0] } = { $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] $ternary$verilog/data_mem.v:205$232_Y [8] \word_buf [23:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$235:
      Old ports: A={ 16'0000000000000000 \word_buf [31:16] }, B={ \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31] \word_buf [31:16] }, Y=$ternary$verilog/data_mem.v:206$235_Y
      New ports: A=1'0, B=\word_buf [31], Y=$ternary$verilog/data_mem.v:206$235_Y [16]
      New connections: { $ternary$verilog/data_mem.v:206$235_Y [31:17] $ternary$verilog/data_mem.v:206$235_Y [15:0] } = { $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] $ternary$verilog/data_mem.v:206$235_Y [16] \word_buf [31:16] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$237:
      Old ports: A={ 16'0000000000000000 \word_buf [15:0] }, B={ \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15] \word_buf [15:0] }, Y=$ternary$verilog/data_mem.v:206$237_Y
      New ports: A=1'0, B=\word_buf [15], Y=$ternary$verilog/data_mem.v:206$237_Y [16]
      New connections: { $ternary$verilog/data_mem.v:206$237_Y [31:17] $ternary$verilog/data_mem.v:206$237_Y [15:0] } = { $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] $ternary$verilog/data_mem.v:206$237_Y [16] \word_buf [15:0] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:204$228:
      Old ports: A=$ternary$verilog/data_mem.v:204$227_Y, B=$ternary$verilog/data_mem.v:204$225_Y, Y=\out1
      New ports: A={ $ternary$verilog/data_mem.v:204$227_Y [8] \word_buf [7:0] }, B={ $ternary$verilog/data_mem.v:204$225_Y [8] \word_buf [15:8] }, Y=\out1 [8:0]
      New connections: \out1 [31:9] = { \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] \out1 [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:205$233:
      Old ports: A=$ternary$verilog/data_mem.v:205$232_Y, B=$ternary$verilog/data_mem.v:205$230_Y, Y=\out2
      New ports: A={ $ternary$verilog/data_mem.v:205$232_Y [8] \word_buf [23:16] }, B={ $ternary$verilog/data_mem.v:205$230_Y [8] \word_buf [31:24] }, Y=\out2 [8:0]
      New connections: \out2 [31:9] = { \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] \out2 [8] }
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:206$238:
      Old ports: A=$ternary$verilog/data_mem.v:206$237_Y, B=$ternary$verilog/data_mem.v:206$235_Y, Y=\out3
      New ports: A={ $ternary$verilog/data_mem.v:206$237_Y [16] \word_buf [15:0] }, B={ $ternary$verilog/data_mem.v:206$235_Y [16] \word_buf [31:16] }, Y=\out3 [16:0]
      New connections: \out3 [31:17] = { \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] \out3 [16] }
  Optimizing cells in module \data_mem.
    Consolidated identical input bits for $mux cell $ternary$verilog/data_mem.v:209$240:
      Old ports: A=\out1, B=\out2, Y=\out5
      New ports: A=\out1 [8:0], B=\out2 [8:0], Y=\out5 [8:0]
      New connections: \out5 [31:9] = { \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] \out5 [8] }
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 16 changes.

19.26.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~6 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 2 cells.

19.26.6. Executing OPT_RMDFF pass (remove dff with constant values).
Removing $memory\instruction_memory[4095]$9244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4094]$9242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4093]$9240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4092]$9238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4091]$9236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4090]$9234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4089]$9232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4088]$9230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4087]$9228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4086]$9226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4085]$9224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4084]$9222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4083]$9220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4082]$9218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4081]$9216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4080]$9214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4079]$9212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4078]$9210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4077]$9208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4076]$9206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4075]$9204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4074]$9202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4073]$9200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4072]$9198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4071]$9196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4070]$9194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4069]$9192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4068]$9190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4067]$9188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4066]$9186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4065]$9184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4064]$9182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4063]$9180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4062]$9178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4061]$9176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4060]$9174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4059]$9172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4058]$9170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4057]$9168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4056]$9166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4055]$9164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4054]$9162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4053]$9160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4052]$9158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4051]$9156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4050]$9154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4049]$9152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4048]$9150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4047]$9148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4046]$9146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4045]$9144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4044]$9142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4043]$9140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4042]$9138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4041]$9136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4040]$9134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4039]$9132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4038]$9130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4037]$9128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4036]$9126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4035]$9124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4034]$9122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4033]$9120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4032]$9118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4031]$9116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4030]$9114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4029]$9112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4028]$9110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4027]$9108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4026]$9106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4025]$9104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4024]$9102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4023]$9100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4022]$9098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4021]$9096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4020]$9094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4019]$9092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4018]$9090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4017]$9088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4016]$9086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4015]$9084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4014]$9082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4013]$9080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4012]$9078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4011]$9076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4010]$9074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4009]$9072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4008]$9070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4007]$9068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4006]$9066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4005]$9064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4004]$9062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4003]$9060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4002]$9058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4001]$9056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4000]$9054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3999]$9052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3998]$9050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3997]$9048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3996]$9046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3995]$9044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3994]$9042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3993]$9040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3992]$9038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3991]$9036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3990]$9034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3989]$9032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3988]$9030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3987]$9028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3986]$9026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3985]$9024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3984]$9022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3983]$9020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3982]$9018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3981]$9016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3980]$9014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3979]$9012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3978]$9010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3977]$9008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3976]$9006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3975]$9004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3974]$9002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3973]$9000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3972]$8998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3971]$8996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3970]$8994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3969]$8992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3968]$8990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3967]$8988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3966]$8986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3965]$8984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3964]$8982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3963]$8980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3962]$8978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3961]$8976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3960]$8974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3959]$8972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3958]$8970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3957]$8968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3956]$8966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3955]$8964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3954]$8962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3953]$8960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3952]$8958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3951]$8956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3950]$8954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3949]$8952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3948]$8950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3947]$8948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3946]$8946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3945]$8944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3944]$8942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3943]$8940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3942]$8938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3941]$8936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3940]$8934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3939]$8932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3938]$8930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3937]$8928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3936]$8926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3935]$8924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3934]$8922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3933]$8920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3932]$8918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3931]$8916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3930]$8914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3929]$8912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3928]$8910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3927]$8908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3926]$8906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3925]$8904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3924]$8902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3923]$8900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3922]$8898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3921]$8896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3920]$8894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3919]$8892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3918]$8890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3917]$8888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3916]$8886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3915]$8884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3914]$8882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3913]$8880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3912]$8878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3911]$8876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3910]$8874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3909]$8872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3908]$8870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3907]$8868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3906]$8866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3905]$8864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3904]$8862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3903]$8860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3902]$8858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3901]$8856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3900]$8854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3899]$8852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3898]$8850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3897]$8848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3896]$8846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3895]$8844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3894]$8842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3893]$8840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3892]$8838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3891]$8836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3890]$8834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3889]$8832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3888]$8830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3887]$8828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3886]$8826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3885]$8824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3884]$8822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3883]$8820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3882]$8818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3881]$8816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3880]$8814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3879]$8812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3878]$8810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3877]$8808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3876]$8806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3875]$8804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3874]$8802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3873]$8800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3872]$8798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3871]$8796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3870]$8794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3869]$8792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3868]$8790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3867]$8788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3866]$8786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3865]$8784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3864]$8782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3863]$8780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3862]$8778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3861]$8776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3860]$8774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3859]$8772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3858]$8770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3857]$8768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3856]$8766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3855]$8764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3854]$8762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3853]$8760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3852]$8758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3851]$8756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3850]$8754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3849]$8752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3848]$8750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3847]$8748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3846]$8746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3845]$8744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3844]$8742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3843]$8740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3842]$8738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3841]$8736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3840]$8734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3839]$8732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3838]$8730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3837]$8728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3836]$8726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3835]$8724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3834]$8722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3833]$8720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3832]$8718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3831]$8716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3830]$8714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3829]$8712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3828]$8710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3827]$8708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3826]$8706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3825]$8704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3824]$8702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3823]$8700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3822]$8698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3821]$8696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3820]$8694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3819]$8692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3818]$8690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3817]$8688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3816]$8686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3815]$8684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3814]$8682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3813]$8680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3812]$8678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3811]$8676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3810]$8674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3809]$8672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3808]$8670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3807]$8668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3806]$8666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3805]$8664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3804]$8662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3803]$8660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3802]$8658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3801]$8656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3800]$8654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3799]$8652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3798]$8650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3797]$8648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3796]$8646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3795]$8644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3794]$8642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3793]$8640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3792]$8638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3791]$8636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3790]$8634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3789]$8632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3788]$8630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3787]$8628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3786]$8626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3785]$8624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3784]$8622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3783]$8620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3782]$8618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3781]$8616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3780]$8614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3779]$8612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3778]$8610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3777]$8608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3776]$8606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3775]$8604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3774]$8602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3773]$8600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3772]$8598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3771]$8596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3770]$8594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3769]$8592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3768]$8590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3767]$8588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3766]$8586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3765]$8584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3764]$8582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3763]$8580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3762]$8578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3761]$8576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3760]$8574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3759]$8572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3758]$8570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3757]$8568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3756]$8566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3755]$8564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3754]$8562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3753]$8560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3752]$8558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3751]$8556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3750]$8554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3749]$8552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3748]$8550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3747]$8548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3746]$8546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3745]$8544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3744]$8542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3743]$8540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3742]$8538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3741]$8536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3740]$8534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3739]$8532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3738]$8530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3737]$8528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3736]$8526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3735]$8524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3734]$8522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3733]$8520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3732]$8518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3731]$8516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3730]$8514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3729]$8512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3728]$8510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3727]$8508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3726]$8506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3725]$8504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3724]$8502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3723]$8500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3722]$8498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3721]$8496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3720]$8494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3719]$8492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3718]$8490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3717]$8488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3716]$8486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3715]$8484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3714]$8482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3713]$8480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3712]$8478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3711]$8476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3710]$8474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3709]$8472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3708]$8470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3707]$8468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3706]$8466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3705]$8464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3704]$8462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3703]$8460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3702]$8458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3701]$8456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3700]$8454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3699]$8452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3698]$8450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3697]$8448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3696]$8446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3695]$8444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3694]$8442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3693]$8440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3692]$8438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3691]$8436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3690]$8434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3689]$8432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3688]$8430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3687]$8428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3686]$8426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3685]$8424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3684]$8422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3683]$8420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3682]$8418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3681]$8416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3680]$8414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3679]$8412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3678]$8410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3677]$8408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3676]$8406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3675]$8404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3674]$8402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3673]$8400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3672]$8398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3671]$8396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3670]$8394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3669]$8392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3668]$8390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3667]$8388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3666]$8386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3665]$8384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3664]$8382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3663]$8380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3662]$8378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3661]$8376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3660]$8374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3659]$8372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3658]$8370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3657]$8368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3656]$8366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3655]$8364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3654]$8362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3653]$8360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3652]$8358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3651]$8356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3650]$8354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3649]$8352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3648]$8350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3647]$8348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3646]$8346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3645]$8344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3644]$8342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3643]$8340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3642]$8338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3641]$8336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3640]$8334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3639]$8332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3638]$8330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3637]$8328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3636]$8326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3635]$8324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3634]$8322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3633]$8320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3632]$8318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3631]$8316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3630]$8314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3629]$8312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3628]$8310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3627]$8308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3626]$8306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3625]$8304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3624]$8302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3623]$8300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3622]$8298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3621]$8296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3620]$8294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3619]$8292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3618]$8290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3617]$8288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3616]$8286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3615]$8284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3614]$8282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3613]$8280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3612]$8278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3611]$8276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3610]$8274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3609]$8272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3608]$8270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3607]$8268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3606]$8266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3605]$8264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3604]$8262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3603]$8260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3602]$8258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3601]$8256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3600]$8254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3599]$8252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3598]$8250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3597]$8248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3596]$8246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3595]$8244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3594]$8242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3593]$8240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3592]$8238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3591]$8236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3590]$8234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3589]$8232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3588]$8230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3587]$8228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3586]$8226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3585]$8224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3584]$8222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3583]$8220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3582]$8218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3581]$8216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3580]$8214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3579]$8212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3578]$8210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3577]$8208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3576]$8206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3575]$8204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3574]$8202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3573]$8200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3572]$8198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3571]$8196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3570]$8194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3569]$8192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3568]$8190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3567]$8188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3566]$8186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3565]$8184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3564]$8182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3563]$8180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3562]$8178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3561]$8176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3560]$8174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3559]$8172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3558]$8170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3557]$8168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3556]$8166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3555]$8164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3554]$8162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3553]$8160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3552]$8158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3551]$8156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3550]$8154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3549]$8152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3548]$8150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3547]$8148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3546]$8146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3545]$8144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3544]$8142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3543]$8140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3542]$8138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3541]$8136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3540]$8134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3539]$8132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3538]$8130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3537]$8128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3536]$8126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3535]$8124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3534]$8122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3533]$8120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3532]$8118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3531]$8116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3530]$8114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3529]$8112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3528]$8110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3527]$8108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3526]$8106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3525]$8104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3524]$8102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3523]$8100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3522]$8098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3521]$8096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3520]$8094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3519]$8092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3518]$8090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3517]$8088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3516]$8086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3515]$8084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3514]$8082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3513]$8080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3512]$8078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3511]$8076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3510]$8074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3509]$8072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3508]$8070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3507]$8068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3506]$8066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3505]$8064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3504]$8062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3503]$8060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3502]$8058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3501]$8056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3500]$8054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3499]$8052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3498]$8050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3497]$8048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3496]$8046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3495]$8044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3494]$8042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3493]$8040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3492]$8038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3491]$8036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3490]$8034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3489]$8032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3488]$8030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3487]$8028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3486]$8026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3485]$8024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3484]$8022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3483]$8020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3482]$8018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3481]$8016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3480]$8014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3479]$8012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3478]$8010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3477]$8008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3476]$8006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3475]$8004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3474]$8002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3473]$8000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3472]$7998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3471]$7996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3470]$7994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3469]$7992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3468]$7990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3467]$7988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3466]$7986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3465]$7984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3464]$7982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3463]$7980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3462]$7978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3461]$7976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3460]$7974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3459]$7972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3458]$7970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3457]$7968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3456]$7966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3455]$7964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3454]$7962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3453]$7960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3452]$7958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3451]$7956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3450]$7954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3449]$7952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3448]$7950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3447]$7948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3446]$7946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3445]$7944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3444]$7942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3443]$7940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3442]$7938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3441]$7936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3440]$7934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3439]$7932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3438]$7930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3437]$7928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3436]$7926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3435]$7924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3434]$7922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3433]$7920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3432]$7918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3431]$7916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3430]$7914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3429]$7912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3428]$7910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3427]$7908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3426]$7906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3425]$7904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3424]$7902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3423]$7900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3422]$7898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3421]$7896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3420]$7894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3419]$7892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3418]$7890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3417]$7888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3416]$7886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3415]$7884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3414]$7882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3413]$7880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3412]$7878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3411]$7876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3410]$7874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3409]$7872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3408]$7870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3407]$7868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3406]$7866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3405]$7864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3404]$7862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3403]$7860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3402]$7858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3401]$7856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3400]$7854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3399]$7852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3398]$7850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3397]$7848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3396]$7846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3395]$7844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3394]$7842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3393]$7840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3392]$7838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3391]$7836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3390]$7834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3389]$7832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3388]$7830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3387]$7828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3386]$7826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3385]$7824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3384]$7822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3383]$7820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3382]$7818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3381]$7816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3380]$7814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3379]$7812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3378]$7810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3377]$7808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3376]$7806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3375]$7804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3374]$7802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3373]$7800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3372]$7798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3371]$7796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3370]$7794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3369]$7792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3368]$7790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3367]$7788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3366]$7786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3365]$7784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3364]$7782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3363]$7780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3362]$7778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3361]$7776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3360]$7774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3359]$7772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3358]$7770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3357]$7768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3356]$7766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3355]$7764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3354]$7762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3353]$7760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3352]$7758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3351]$7756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3350]$7754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3349]$7752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3348]$7750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3347]$7748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3346]$7746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3345]$7744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3344]$7742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3343]$7740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3342]$7738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3341]$7736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3340]$7734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3339]$7732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3338]$7730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3337]$7728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3336]$7726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3335]$7724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3334]$7722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3333]$7720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3332]$7718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3331]$7716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3330]$7714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3329]$7712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3328]$7710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3327]$7708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3326]$7706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3325]$7704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3324]$7702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3323]$7700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3322]$7698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3321]$7696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3320]$7694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3319]$7692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3318]$7690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3317]$7688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3316]$7686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3315]$7684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3314]$7682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3313]$7680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3312]$7678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3311]$7676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3310]$7674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3309]$7672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3308]$7670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3307]$7668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3306]$7666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3305]$7664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3304]$7662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3303]$7660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3302]$7658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3301]$7656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3300]$7654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3299]$7652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3298]$7650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3297]$7648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3296]$7646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3295]$7644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3294]$7642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3293]$7640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3292]$7638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3291]$7636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3290]$7634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3289]$7632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3288]$7630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3287]$7628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3286]$7626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3285]$7624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3284]$7622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3283]$7620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3282]$7618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3281]$7616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3280]$7614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3279]$7612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3278]$7610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3277]$7608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3276]$7606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3275]$7604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3274]$7602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3273]$7600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3272]$7598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3271]$7596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3270]$7594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3269]$7592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3268]$7590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3267]$7588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3266]$7586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3265]$7584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3264]$7582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3263]$7580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3262]$7578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3261]$7576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3260]$7574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3259]$7572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3258]$7570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3257]$7568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3256]$7566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3255]$7564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3254]$7562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3253]$7560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3252]$7558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3251]$7556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3250]$7554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3249]$7552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3248]$7550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3247]$7548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3246]$7546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3245]$7544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3244]$7542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3243]$7540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3242]$7538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3241]$7536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3240]$7534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3239]$7532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3238]$7530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3237]$7528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3236]$7526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3235]$7524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3234]$7522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3233]$7520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3232]$7518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3231]$7516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3230]$7514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3229]$7512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3228]$7510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3227]$7508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3226]$7506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3225]$7504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3224]$7502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3223]$7500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3222]$7498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3221]$7496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3220]$7494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3219]$7492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3218]$7490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3217]$7488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3216]$7486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3215]$7484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3214]$7482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3213]$7480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3212]$7478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3211]$7476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3210]$7474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3209]$7472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3208]$7470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3207]$7468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3206]$7466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3205]$7464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3204]$7462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3203]$7460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3202]$7458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3201]$7456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3200]$7454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3199]$7452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3198]$7450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3197]$7448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3196]$7446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3195]$7444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3194]$7442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3193]$7440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3192]$7438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3191]$7436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3190]$7434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3189]$7432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3188]$7430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3187]$7428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3186]$7426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3185]$7424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3184]$7422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3183]$7420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3182]$7418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3181]$7416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3180]$7414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3179]$7412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3178]$7410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3177]$7408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3176]$7406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3175]$7404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3174]$7402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3173]$7400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3172]$7398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3171]$7396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3170]$7394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3169]$7392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3168]$7390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3167]$7388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3166]$7386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3165]$7384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3164]$7382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3163]$7380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3162]$7378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3161]$7376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3160]$7374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3159]$7372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3158]$7370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3157]$7368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3156]$7366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3155]$7364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3154]$7362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3153]$7360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3152]$7358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3151]$7356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3150]$7354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3149]$7352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3148]$7350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3147]$7348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3146]$7346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3145]$7344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3144]$7342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3143]$7340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3142]$7338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3141]$7336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3140]$7334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3139]$7332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3138]$7330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3137]$7328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3136]$7326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3135]$7324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3134]$7322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3133]$7320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3132]$7318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3131]$7316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3130]$7314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3129]$7312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3128]$7310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3127]$7308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3126]$7306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3125]$7304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3124]$7302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3123]$7300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3122]$7298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3121]$7296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3120]$7294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3119]$7292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3118]$7290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3117]$7288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3116]$7286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3115]$7284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3114]$7282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3113]$7280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3112]$7278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3111]$7276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3110]$7274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3109]$7272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3108]$7270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3107]$7268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3106]$7266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3105]$7264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3104]$7262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3103]$7260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3102]$7258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3101]$7256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3100]$7254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3099]$7252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3098]$7250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3097]$7248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3096]$7246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3095]$7244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3094]$7242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3093]$7240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3092]$7238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3091]$7236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3090]$7234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3089]$7232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3088]$7230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3087]$7228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3086]$7226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3085]$7224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3084]$7222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3083]$7220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3082]$7218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3081]$7216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3080]$7214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3079]$7212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3078]$7210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3077]$7208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3076]$7206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3075]$7204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3074]$7202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3073]$7200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3072]$7198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3071]$7196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3070]$7194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3069]$7192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3068]$7190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3067]$7188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3066]$7186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3065]$7184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3064]$7182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3063]$7180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3062]$7178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3061]$7176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3060]$7174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3059]$7172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3058]$7170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3057]$7168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3056]$7166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3055]$7164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3054]$7162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3053]$7160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3052]$7158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3051]$7156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3050]$7154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3049]$7152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3048]$7150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3047]$7148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3046]$7146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3045]$7144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3044]$7142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3043]$7140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3042]$7138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3041]$7136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3040]$7134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3039]$7132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3038]$7130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3037]$7128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3036]$7126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3035]$7124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3034]$7122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3033]$7120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3032]$7118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3031]$7116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3030]$7114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3029]$7112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3028]$7110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3027]$7108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3026]$7106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3025]$7104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3024]$7102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3023]$7100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3022]$7098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3021]$7096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3020]$7094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3019]$7092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3018]$7090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3017]$7088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3016]$7086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3015]$7084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3014]$7082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3013]$7080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3012]$7078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3011]$7076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3010]$7074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3009]$7072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3008]$7070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3007]$7068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3006]$7066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3005]$7064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3004]$7062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3003]$7060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3002]$7058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3001]$7056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3000]$7054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2999]$7052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2998]$7050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2997]$7048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2996]$7046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2995]$7044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2994]$7042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2993]$7040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2992]$7038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2991]$7036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2990]$7034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2989]$7032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2988]$7030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2987]$7028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2986]$7026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2985]$7024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2984]$7022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2983]$7020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2982]$7018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2981]$7016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2980]$7014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2979]$7012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2978]$7010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2977]$7008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2976]$7006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2975]$7004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2974]$7002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2973]$7000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2972]$6998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2971]$6996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2970]$6994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2969]$6992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2968]$6990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2967]$6988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2966]$6986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2965]$6984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2964]$6982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2963]$6980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2962]$6978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2961]$6976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2960]$6974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2959]$6972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2958]$6970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2957]$6968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2956]$6966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2955]$6964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2954]$6962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2953]$6960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2952]$6958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2951]$6956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2950]$6954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2949]$6952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2948]$6950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2947]$6948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2946]$6946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2945]$6944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2944]$6942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2943]$6940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2942]$6938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2941]$6936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2940]$6934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2939]$6932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2938]$6930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2937]$6928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2936]$6926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2935]$6924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2934]$6922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2933]$6920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2932]$6918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2931]$6916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2930]$6914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2929]$6912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2928]$6910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2927]$6908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2926]$6906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2925]$6904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2924]$6902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2923]$6900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2922]$6898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2921]$6896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2920]$6894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2919]$6892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2918]$6890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2917]$6888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2916]$6886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2915]$6884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2914]$6882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2913]$6880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2912]$6878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2911]$6876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2910]$6874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2909]$6872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2908]$6870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2907]$6868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2906]$6866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2905]$6864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2904]$6862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2903]$6860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2902]$6858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2901]$6856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2900]$6854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2899]$6852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2898]$6850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2897]$6848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2896]$6846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2895]$6844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2894]$6842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2893]$6840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2892]$6838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2891]$6836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2890]$6834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2889]$6832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2888]$6830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2887]$6828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2886]$6826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2885]$6824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2884]$6822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2883]$6820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2882]$6818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2881]$6816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2880]$6814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2879]$6812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2878]$6810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2877]$6808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2876]$6806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2875]$6804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2874]$6802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2873]$6800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2872]$6798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2871]$6796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2870]$6794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2869]$6792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2868]$6790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2867]$6788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2866]$6786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2865]$6784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2864]$6782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2863]$6780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2862]$6778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2861]$6776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2860]$6774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2859]$6772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2858]$6770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2857]$6768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2856]$6766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2855]$6764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2854]$6762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2853]$6760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2852]$6758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2851]$6756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2850]$6754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2849]$6752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2848]$6750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2847]$6748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2846]$6746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2845]$6744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2844]$6742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2843]$6740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2842]$6738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2841]$6736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2840]$6734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2839]$6732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2838]$6730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2837]$6728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2836]$6726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2835]$6724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2834]$6722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2833]$6720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2832]$6718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2831]$6716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2830]$6714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2829]$6712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2828]$6710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2827]$6708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2826]$6706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2825]$6704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2824]$6702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2823]$6700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2822]$6698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2821]$6696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2820]$6694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2819]$6692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2818]$6690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2817]$6688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2816]$6686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2815]$6684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2814]$6682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2813]$6680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2812]$6678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2811]$6676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2810]$6674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2809]$6672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2808]$6670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2807]$6668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2806]$6666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2805]$6664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2804]$6662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2803]$6660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2802]$6658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2801]$6656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2800]$6654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2799]$6652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2798]$6650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2797]$6648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2796]$6646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2795]$6644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2794]$6642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2793]$6640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2792]$6638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2791]$6636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2790]$6634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2789]$6632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2788]$6630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2787]$6628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2786]$6626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2785]$6624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2784]$6622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2783]$6620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2782]$6618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2781]$6616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2780]$6614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2779]$6612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2778]$6610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2777]$6608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2776]$6606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2775]$6604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2774]$6602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2773]$6600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2772]$6598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2771]$6596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2770]$6594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2769]$6592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2768]$6590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2767]$6588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2766]$6586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2765]$6584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2764]$6582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2763]$6580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2762]$6578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2761]$6576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2760]$6574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2759]$6572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2758]$6570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2757]$6568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2756]$6566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2755]$6564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2754]$6562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2753]$6560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2752]$6558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2751]$6556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2750]$6554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2749]$6552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2748]$6550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2747]$6548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2746]$6546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2745]$6544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2744]$6542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2743]$6540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2742]$6538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2741]$6536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2740]$6534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2739]$6532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2738]$6530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2737]$6528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2736]$6526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2735]$6524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2734]$6522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2733]$6520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2732]$6518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2731]$6516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2730]$6514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2729]$6512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2728]$6510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2727]$6508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2726]$6506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2725]$6504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2724]$6502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2723]$6500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2722]$6498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2721]$6496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2720]$6494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2719]$6492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2718]$6490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2717]$6488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2716]$6486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2715]$6484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2714]$6482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2713]$6480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2712]$6478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2711]$6476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2710]$6474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2709]$6472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2708]$6470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2707]$6468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2706]$6466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2705]$6464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2704]$6462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2703]$6460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2702]$6458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2701]$6456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2700]$6454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2699]$6452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2698]$6450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2697]$6448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2696]$6446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2695]$6444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2694]$6442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2693]$6440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2692]$6438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2691]$6436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2690]$6434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2689]$6432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2688]$6430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2687]$6428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2686]$6426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2685]$6424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2684]$6422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2683]$6420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2682]$6418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2681]$6416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2680]$6414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2679]$6412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2678]$6410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2677]$6408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2676]$6406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2675]$6404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2674]$6402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2673]$6400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2672]$6398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2671]$6396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2670]$6394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2669]$6392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2668]$6390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2667]$6388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2666]$6386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2665]$6384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2664]$6382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2663]$6380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2662]$6378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2661]$6376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2660]$6374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2659]$6372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2658]$6370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2657]$6368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2656]$6366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2655]$6364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2654]$6362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2653]$6360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2652]$6358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2651]$6356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2650]$6354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2649]$6352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2648]$6350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2647]$6348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2646]$6346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2645]$6344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2644]$6342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2643]$6340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2642]$6338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2641]$6336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2640]$6334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2639]$6332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2638]$6330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2637]$6328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2636]$6326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2635]$6324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2634]$6322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2633]$6320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2632]$6318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2631]$6316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2630]$6314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2629]$6312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2628]$6310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2627]$6308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2626]$6306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2625]$6304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2624]$6302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2623]$6300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2622]$6298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2621]$6296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2620]$6294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2619]$6292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2618]$6290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2617]$6288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2616]$6286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2615]$6284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2614]$6282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2613]$6280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2612]$6278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2611]$6276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2610]$6274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2609]$6272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2608]$6270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2607]$6268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2606]$6266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2605]$6264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2604]$6262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2603]$6260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2602]$6258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2601]$6256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2600]$6254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2599]$6252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2598]$6250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2597]$6248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2596]$6246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2595]$6244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2594]$6242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2593]$6240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2592]$6238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2591]$6236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2590]$6234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2589]$6232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2588]$6230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2587]$6228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2586]$6226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2585]$6224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2584]$6222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2583]$6220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2582]$6218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2581]$6216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2580]$6214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2579]$6212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2578]$6210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2577]$6208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2576]$6206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2575]$6204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2574]$6202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2573]$6200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2572]$6198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2571]$6196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2570]$6194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2569]$6192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2568]$6190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2567]$6188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2566]$6186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2565]$6184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2564]$6182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2563]$6180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2562]$6178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2561]$6176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2560]$6174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2559]$6172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2558]$6170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2557]$6168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2556]$6166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2555]$6164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2554]$6162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2553]$6160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2552]$6158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2551]$6156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2550]$6154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2549]$6152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2548]$6150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2547]$6148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2546]$6146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2545]$6144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2544]$6142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2543]$6140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2542]$6138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2541]$6136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2540]$6134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2539]$6132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2538]$6130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2537]$6128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2536]$6126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2535]$6124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2534]$6122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2533]$6120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2532]$6118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2531]$6116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2530]$6114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2529]$6112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2528]$6110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2527]$6108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2526]$6106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2525]$6104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2524]$6102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2523]$6100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2522]$6098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2521]$6096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2520]$6094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2519]$6092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2518]$6090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2517]$6088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2516]$6086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2515]$6084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2514]$6082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2513]$6080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2512]$6078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2511]$6076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2510]$6074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2509]$6072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2508]$6070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2507]$6068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2506]$6066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2505]$6064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2504]$6062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2503]$6060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2502]$6058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2501]$6056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2500]$6054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2499]$6052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2498]$6050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2497]$6048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2496]$6046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2495]$6044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2494]$6042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2493]$6040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2492]$6038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2491]$6036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2490]$6034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2489]$6032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2488]$6030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2487]$6028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2486]$6026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2485]$6024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2484]$6022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2483]$6020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2482]$6018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2481]$6016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2480]$6014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2479]$6012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2478]$6010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2477]$6008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2476]$6006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2475]$6004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2474]$6002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2473]$6000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2472]$5998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2471]$5996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2470]$5994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2469]$5992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2468]$5990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2467]$5988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2466]$5986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2465]$5984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2464]$5982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2463]$5980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2462]$5978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2461]$5976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2460]$5974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2459]$5972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2458]$5970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2457]$5968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2456]$5966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2455]$5964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2454]$5962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2453]$5960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2452]$5958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2451]$5956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2450]$5954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2449]$5952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2448]$5950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2447]$5948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2446]$5946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2445]$5944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2444]$5942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2443]$5940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2442]$5938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2441]$5936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2440]$5934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2439]$5932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2438]$5930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2437]$5928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2436]$5926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2435]$5924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2434]$5922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2433]$5920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2432]$5918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2431]$5916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2430]$5914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2429]$5912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2428]$5910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2427]$5908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2426]$5906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2425]$5904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2424]$5902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2423]$5900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2422]$5898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2421]$5896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2420]$5894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2419]$5892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2418]$5890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2417]$5888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2416]$5886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2415]$5884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2414]$5882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2413]$5880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2412]$5878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2411]$5876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2410]$5874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2409]$5872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2408]$5870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2407]$5868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2406]$5866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2405]$5864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2404]$5862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2403]$5860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2402]$5858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2401]$5856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2400]$5854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2399]$5852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2398]$5850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2397]$5848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2396]$5846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2395]$5844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2394]$5842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2393]$5840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2392]$5838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2391]$5836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2390]$5834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2389]$5832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2388]$5830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2387]$5828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2386]$5826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2385]$5824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2384]$5822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2383]$5820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2382]$5818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2381]$5816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2380]$5814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2379]$5812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2378]$5810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2377]$5808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2376]$5806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2375]$5804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2374]$5802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2373]$5800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2372]$5798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2371]$5796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2370]$5794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2369]$5792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2368]$5790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2367]$5788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2366]$5786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2365]$5784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2364]$5782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2363]$5780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2362]$5778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2361]$5776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2360]$5774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2359]$5772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2358]$5770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2357]$5768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2356]$5766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2355]$5764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2354]$5762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2353]$5760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2352]$5758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2351]$5756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2350]$5754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2349]$5752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2348]$5750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2347]$5748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2346]$5746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2345]$5744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2344]$5742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2343]$5740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2342]$5738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2341]$5736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2340]$5734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2339]$5732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2338]$5730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2337]$5728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2336]$5726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2335]$5724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2334]$5722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2333]$5720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2332]$5718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2331]$5716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2330]$5714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2329]$5712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2328]$5710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2327]$5708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2326]$5706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2325]$5704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2324]$5702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2323]$5700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2322]$5698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2321]$5696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2320]$5694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2319]$5692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2318]$5690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2317]$5688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2316]$5686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2315]$5684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2314]$5682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2313]$5680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2312]$5678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2311]$5676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2310]$5674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2309]$5672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2308]$5670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2307]$5668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2306]$5666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2305]$5664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2304]$5662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2303]$5660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2302]$5658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2301]$5656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2300]$5654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2299]$5652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2298]$5650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2297]$5648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2296]$5646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2295]$5644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2294]$5642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2293]$5640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2292]$5638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2291]$5636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2290]$5634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2289]$5632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2288]$5630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2287]$5628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2286]$5626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2285]$5624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2284]$5622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2283]$5620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2282]$5618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2281]$5616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2280]$5614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2279]$5612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2278]$5610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2277]$5608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2276]$5606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2275]$5604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2274]$5602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2273]$5600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2272]$5598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2271]$5596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2270]$5594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2269]$5592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2268]$5590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2267]$5588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2266]$5586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2265]$5584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2264]$5582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2263]$5580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2262]$5578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2261]$5576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2260]$5574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2259]$5572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2258]$5570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2257]$5568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2256]$5566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2255]$5564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2254]$5562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2253]$5560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2252]$5558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2251]$5556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2250]$5554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2249]$5552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2248]$5550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2247]$5548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2246]$5546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2245]$5544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2244]$5542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2243]$5540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2242]$5538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2241]$5536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2240]$5534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2239]$5532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2238]$5530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2237]$5528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2236]$5526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2235]$5524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2234]$5522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2233]$5520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2232]$5518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2231]$5516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2230]$5514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2229]$5512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2228]$5510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2227]$5508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2226]$5506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2225]$5504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2224]$5502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2223]$5500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2222]$5498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2221]$5496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2220]$5494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2219]$5492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2218]$5490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2217]$5488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2216]$5486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2215]$5484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2214]$5482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2213]$5480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2212]$5478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2211]$5476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2210]$5474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2209]$5472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2208]$5470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2207]$5468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2206]$5466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2205]$5464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2204]$5462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2203]$5460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2202]$5458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2201]$5456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2200]$5454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2199]$5452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2198]$5450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2197]$5448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2196]$5446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2195]$5444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2194]$5442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2193]$5440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2192]$5438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2191]$5436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2190]$5434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2189]$5432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2188]$5430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2187]$5428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2186]$5426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2185]$5424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2184]$5422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2183]$5420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2182]$5418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2181]$5416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2180]$5414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2179]$5412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2178]$5410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2177]$5408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2176]$5406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2175]$5404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2174]$5402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2173]$5400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2172]$5398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2171]$5396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2170]$5394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2169]$5392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2168]$5390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2167]$5388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2166]$5386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2165]$5384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2164]$5382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2163]$5380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2162]$5378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2161]$5376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2160]$5374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2159]$5372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2158]$5370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2157]$5368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2156]$5366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2155]$5364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2154]$5362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2153]$5360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2152]$5358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2151]$5356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2150]$5354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2149]$5352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2148]$5350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2147]$5348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2146]$5346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2145]$5344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2144]$5342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2143]$5340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2142]$5338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2141]$5336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2140]$5334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2139]$5332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2138]$5330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2137]$5328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2136]$5326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2135]$5324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2134]$5322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2133]$5320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2132]$5318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2131]$5316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2130]$5314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2129]$5312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2128]$5310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2127]$5308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2126]$5306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2125]$5304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2124]$5302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2123]$5300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2122]$5298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2121]$5296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2120]$5294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2119]$5292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2118]$5290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2117]$5288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2116]$5286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2115]$5284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2114]$5282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2113]$5280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2112]$5278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2111]$5276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2110]$5274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2109]$5272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2108]$5270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2107]$5268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2106]$5266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2105]$5264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2104]$5262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2103]$5260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2102]$5258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2101]$5256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2100]$5254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2099]$5252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2098]$5250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2097]$5248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2096]$5246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2095]$5244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2094]$5242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2093]$5240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2092]$5238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2091]$5236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2090]$5234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2089]$5232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2088]$5230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2087]$5228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2086]$5226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2085]$5224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2084]$5222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2083]$5220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2082]$5218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2081]$5216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2080]$5214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2079]$5212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2078]$5210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2077]$5208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2076]$5206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2075]$5204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2074]$5202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2073]$5200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2072]$5198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2071]$5196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2070]$5194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2069]$5192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2068]$5190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2067]$5188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2066]$5186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2065]$5184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2064]$5182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2063]$5180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2062]$5178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2061]$5176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2060]$5174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2059]$5172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2058]$5170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2057]$5168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2056]$5166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2055]$5164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2054]$5162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2053]$5160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2052]$5158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2051]$5156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2050]$5154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2049]$5152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2048]$5150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2047]$5148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2046]$5146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2045]$5144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2044]$5142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2043]$5140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2042]$5138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2041]$5136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2040]$5134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2039]$5132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2038]$5130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2037]$5128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2036]$5126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2035]$5124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2034]$5122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2033]$5120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2032]$5118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2031]$5116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2030]$5114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2029]$5112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2028]$5110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2027]$5108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2026]$5106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2025]$5104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2024]$5102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2023]$5100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2022]$5098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2021]$5096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2020]$5094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2019]$5092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2018]$5090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2017]$5088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2016]$5086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2015]$5084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2014]$5082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2013]$5080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2012]$5078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2011]$5076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2010]$5074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2009]$5072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2008]$5070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2007]$5068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2006]$5066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2005]$5064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2004]$5062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2003]$5060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2002]$5058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2001]$5056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2000]$5054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1999]$5052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1998]$5050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1997]$5048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1996]$5046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1995]$5044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1994]$5042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1993]$5040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1992]$5038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1991]$5036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1990]$5034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1989]$5032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1988]$5030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1987]$5028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1986]$5026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1985]$5024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1984]$5022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1983]$5020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1982]$5018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1981]$5016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1980]$5014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1979]$5012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1978]$5010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1977]$5008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1976]$5006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1975]$5004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1974]$5002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1973]$5000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1972]$4998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1971]$4996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1970]$4994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1969]$4992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1968]$4990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1967]$4988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1966]$4986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1965]$4984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1964]$4982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1963]$4980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1962]$4978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1961]$4976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1960]$4974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1959]$4972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1958]$4970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1957]$4968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1956]$4966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1955]$4964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1954]$4962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1953]$4960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1952]$4958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1951]$4956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1950]$4954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1949]$4952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1948]$4950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1947]$4948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1946]$4946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1945]$4944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1944]$4942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1943]$4940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1942]$4938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1941]$4936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1940]$4934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1939]$4932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1938]$4930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1937]$4928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1936]$4926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1935]$4924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1934]$4922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1933]$4920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1932]$4918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1931]$4916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1930]$4914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1929]$4912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1928]$4910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1927]$4908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1926]$4906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1925]$4904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1924]$4902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1923]$4900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1922]$4898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1921]$4896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1920]$4894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1919]$4892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1918]$4890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1917]$4888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1916]$4886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1915]$4884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1914]$4882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1913]$4880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1912]$4878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1911]$4876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1910]$4874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1909]$4872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1908]$4870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1907]$4868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1906]$4866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1905]$4864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1904]$4862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1903]$4860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1902]$4858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1901]$4856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1900]$4854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1899]$4852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1898]$4850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1897]$4848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1896]$4846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1895]$4844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1894]$4842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1893]$4840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1892]$4838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1891]$4836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1890]$4834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1889]$4832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1888]$4830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1887]$4828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1886]$4826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1885]$4824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1884]$4822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1883]$4820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1882]$4818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1881]$4816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1880]$4814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1879]$4812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1878]$4810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1877]$4808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1876]$4806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1875]$4804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1874]$4802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1873]$4800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1872]$4798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1871]$4796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1870]$4794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1869]$4792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1868]$4790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1867]$4788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1866]$4786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1865]$4784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1864]$4782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1863]$4780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1862]$4778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1861]$4776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1860]$4774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1859]$4772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1858]$4770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1857]$4768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1856]$4766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1855]$4764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1854]$4762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1853]$4760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1852]$4758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1851]$4756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1850]$4754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1849]$4752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1848]$4750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1847]$4748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1846]$4746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1845]$4744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1844]$4742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1843]$4740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1842]$4738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1841]$4736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1840]$4734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1839]$4732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1838]$4730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1837]$4728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1836]$4726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1835]$4724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1834]$4722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1833]$4720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1832]$4718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1831]$4716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1830]$4714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1829]$4712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1828]$4710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1827]$4708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1826]$4706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1825]$4704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1824]$4702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1823]$4700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1822]$4698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1821]$4696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1820]$4694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1819]$4692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1818]$4690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1817]$4688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1816]$4686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1815]$4684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1814]$4682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1813]$4680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1812]$4678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1811]$4676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1810]$4674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1809]$4672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1808]$4670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1807]$4668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1806]$4666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1805]$4664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1804]$4662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1803]$4660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1802]$4658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1801]$4656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1800]$4654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1799]$4652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1798]$4650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1797]$4648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1796]$4646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1795]$4644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1794]$4642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1793]$4640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1792]$4638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1791]$4636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1790]$4634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1789]$4632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1788]$4630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1787]$4628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1786]$4626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1785]$4624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1784]$4622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1783]$4620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1782]$4618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1781]$4616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1780]$4614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1779]$4612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1778]$4610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1777]$4608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1776]$4606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1775]$4604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1774]$4602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1773]$4600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1772]$4598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1771]$4596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1770]$4594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1769]$4592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1768]$4590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1767]$4588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1766]$4586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1765]$4584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1764]$4582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1763]$4580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1762]$4578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1761]$4576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1760]$4574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1759]$4572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1758]$4570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1757]$4568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1756]$4566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1755]$4564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1754]$4562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1753]$4560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1752]$4558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1751]$4556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1750]$4554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1749]$4552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1748]$4550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1747]$4548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1746]$4546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1745]$4544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1744]$4542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1743]$4540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1742]$4538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1741]$4536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1740]$4534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1739]$4532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1738]$4530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1737]$4528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1736]$4526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1735]$4524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1734]$4522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1733]$4520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1732]$4518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1731]$4516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1730]$4514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1729]$4512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1728]$4510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1727]$4508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1726]$4506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1725]$4504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1724]$4502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1723]$4500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1722]$4498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1721]$4496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1720]$4494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1719]$4492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1718]$4490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1717]$4488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1716]$4486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1715]$4484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1714]$4482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1713]$4480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1712]$4478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1711]$4476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1710]$4474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1709]$4472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1708]$4470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1707]$4468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1706]$4466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1705]$4464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1704]$4462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1703]$4460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1702]$4458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1701]$4456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1700]$4454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1699]$4452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1698]$4450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1697]$4448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1696]$4446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1695]$4444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1694]$4442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1693]$4440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1692]$4438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1691]$4436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1690]$4434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1689]$4432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1688]$4430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1687]$4428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1686]$4426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1685]$4424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1684]$4422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1683]$4420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1682]$4418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1681]$4416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1680]$4414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1679]$4412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1678]$4410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1677]$4408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1676]$4406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1675]$4404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1674]$4402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1673]$4400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1672]$4398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1671]$4396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1670]$4394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1669]$4392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1668]$4390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1667]$4388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1666]$4386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1665]$4384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1664]$4382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1663]$4380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1662]$4378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1661]$4376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1660]$4374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1659]$4372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1658]$4370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1657]$4368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1656]$4366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1655]$4364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1654]$4362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1653]$4360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1652]$4358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1651]$4356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1650]$4354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1649]$4352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1648]$4350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1647]$4348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1646]$4346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1645]$4344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1644]$4342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1643]$4340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1642]$4338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1641]$4336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1640]$4334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1639]$4332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1638]$4330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1637]$4328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1636]$4326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1635]$4324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1634]$4322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1633]$4320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1632]$4318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1631]$4316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1630]$4314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1629]$4312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1628]$4310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1627]$4308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1626]$4306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1625]$4304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1624]$4302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1623]$4300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1622]$4298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1621]$4296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1620]$4294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1619]$4292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1618]$4290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1617]$4288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1616]$4286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1615]$4284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1614]$4282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1613]$4280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1612]$4278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1611]$4276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1610]$4274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1609]$4272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1608]$4270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1607]$4268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1606]$4266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1605]$4264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1604]$4262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1603]$4260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1602]$4258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1601]$4256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1600]$4254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1599]$4252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1598]$4250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1597]$4248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1596]$4246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1595]$4244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1594]$4242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1593]$4240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1592]$4238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1591]$4236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1590]$4234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1589]$4232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1588]$4230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1587]$4228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1586]$4226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1585]$4224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1584]$4222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1583]$4220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1582]$4218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1581]$4216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1580]$4214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1579]$4212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1578]$4210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1577]$4208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1576]$4206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1575]$4204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1574]$4202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1573]$4200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1572]$4198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1571]$4196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1570]$4194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1569]$4192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1568]$4190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1567]$4188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1566]$4186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1565]$4184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1564]$4182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1563]$4180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1562]$4178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1561]$4176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1560]$4174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1559]$4172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1558]$4170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1557]$4168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1556]$4166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1555]$4164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1554]$4162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1553]$4160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1552]$4158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1551]$4156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1550]$4154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1549]$4152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1548]$4150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1547]$4148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1546]$4146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1545]$4144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1544]$4142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1543]$4140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1542]$4138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1541]$4136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1540]$4134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1539]$4132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1538]$4130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1537]$4128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1536]$4126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1535]$4124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1534]$4122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1533]$4120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1532]$4118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1531]$4116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1530]$4114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1529]$4112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1528]$4110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1527]$4108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1526]$4106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1525]$4104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1524]$4102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1523]$4100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1522]$4098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1521]$4096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1520]$4094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1519]$4092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1518]$4090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1517]$4088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1516]$4086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1515]$4084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1514]$4082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1513]$4080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1512]$4078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1511]$4076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1510]$4074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1509]$4072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1508]$4070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1507]$4068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1506]$4066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1505]$4064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1504]$4062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1503]$4060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1502]$4058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1501]$4056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1500]$4054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1499]$4052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1498]$4050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1497]$4048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1496]$4046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1495]$4044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1494]$4042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1493]$4040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1492]$4038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1491]$4036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1490]$4034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1489]$4032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1488]$4030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1487]$4028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1486]$4026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1485]$4024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1484]$4022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1483]$4020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1482]$4018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1481]$4016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1480]$4014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1479]$4012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1478]$4010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1477]$4008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1476]$4006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1475]$4004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1474]$4002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1473]$4000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1472]$3998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1471]$3996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1470]$3994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1469]$3992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1468]$3990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1467]$3988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1466]$3986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1465]$3984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1464]$3982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1463]$3980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1462]$3978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1461]$3976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1460]$3974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1459]$3972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1458]$3970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1457]$3968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1456]$3966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1455]$3964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1454]$3962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1453]$3960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1452]$3958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1451]$3956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1450]$3954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1449]$3952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1448]$3950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1447]$3948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1446]$3946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1445]$3944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1444]$3942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1443]$3940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1442]$3938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1441]$3936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1440]$3934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1439]$3932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1438]$3930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1437]$3928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1436]$3926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1435]$3924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1434]$3922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1433]$3920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1432]$3918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1431]$3916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1430]$3914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1429]$3912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1428]$3910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1427]$3908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1426]$3906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1425]$3904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1424]$3902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1423]$3900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1422]$3898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1421]$3896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1420]$3894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1419]$3892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1418]$3890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1417]$3888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1416]$3886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1415]$3884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1414]$3882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1413]$3880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1412]$3878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1411]$3876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1410]$3874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1409]$3872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1408]$3870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1407]$3868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1406]$3866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1405]$3864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1404]$3862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1403]$3860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1402]$3858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1401]$3856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1400]$3854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1399]$3852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1398]$3850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1397]$3848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1396]$3846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1395]$3844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1394]$3842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1393]$3840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1392]$3838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1391]$3836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1390]$3834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1389]$3832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1388]$3830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1387]$3828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1386]$3826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1385]$3824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1384]$3822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1383]$3820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1382]$3818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1381]$3816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1380]$3814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1379]$3812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1378]$3810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1377]$3808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1376]$3806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1375]$3804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1374]$3802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1373]$3800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1372]$3798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1371]$3796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1370]$3794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1369]$3792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1368]$3790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1367]$3788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1366]$3786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1365]$3784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1364]$3782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1363]$3780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1362]$3778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1361]$3776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1360]$3774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1359]$3772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1358]$3770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1357]$3768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1356]$3766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1355]$3764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1354]$3762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1353]$3760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1352]$3758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1351]$3756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1350]$3754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1349]$3752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1348]$3750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1347]$3748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1346]$3746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1345]$3744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1344]$3742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1343]$3740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1342]$3738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1341]$3736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1340]$3734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1339]$3732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1338]$3730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1337]$3728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1336]$3726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1335]$3724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1334]$3722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1333]$3720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1332]$3718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1331]$3716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1330]$3714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1329]$3712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1328]$3710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1327]$3708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1326]$3706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1325]$3704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1324]$3702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1323]$3700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1322]$3698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1321]$3696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1320]$3694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1319]$3692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1318]$3690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1317]$3688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1316]$3686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1315]$3684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1314]$3682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1313]$3680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1312]$3678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1311]$3676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1310]$3674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1309]$3672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1308]$3670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1307]$3668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1306]$3666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1305]$3664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1304]$3662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1303]$3660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1302]$3658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1301]$3656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1300]$3654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1299]$3652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1298]$3650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1297]$3648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1296]$3646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1295]$3644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1294]$3642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1293]$3640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1292]$3638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1291]$3636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1290]$3634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1289]$3632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1288]$3630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1287]$3628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1286]$3626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1285]$3624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1284]$3622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1283]$3620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1282]$3618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1281]$3616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1280]$3614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1279]$3612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1278]$3610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1277]$3608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1276]$3606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1275]$3604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1274]$3602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1273]$3600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1272]$3598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1271]$3596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1270]$3594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1269]$3592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1268]$3590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1267]$3588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1266]$3586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1265]$3584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1264]$3582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1263]$3580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1262]$3578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1261]$3576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1260]$3574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1259]$3572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1258]$3570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1257]$3568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1256]$3566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1255]$3564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1254]$3562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1253]$3560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1252]$3558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1251]$3556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1250]$3554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1249]$3552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1248]$3550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1247]$3548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1246]$3546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1245]$3544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1244]$3542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1243]$3540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1242]$3538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1241]$3536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1240]$3534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1239]$3532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1238]$3530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1237]$3528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1236]$3526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1235]$3524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1234]$3522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1233]$3520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1232]$3518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1231]$3516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1230]$3514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1229]$3512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1228]$3510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1227]$3508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1226]$3506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1225]$3504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1224]$3502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1223]$3500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1222]$3498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1221]$3496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1220]$3494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1219]$3492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1218]$3490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1217]$3488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1216]$3486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1215]$3484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1214]$3482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1213]$3480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1212]$3478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1211]$3476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1210]$3474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1209]$3472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1208]$3470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1207]$3468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1206]$3466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1205]$3464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1204]$3462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1203]$3460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1202]$3458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1201]$3456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1200]$3454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1199]$3452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1198]$3450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1197]$3448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1196]$3446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1195]$3444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1194]$3442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1193]$3440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1192]$3438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1191]$3436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1190]$3434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1189]$3432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1188]$3430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1187]$3428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1186]$3426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1185]$3424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1184]$3422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1183]$3420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1182]$3418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1181]$3416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1180]$3414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1179]$3412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1178]$3410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1177]$3408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1176]$3406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1175]$3404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1174]$3402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1173]$3400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1172]$3398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1171]$3396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1170]$3394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1169]$3392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1168]$3390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1167]$3388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1166]$3386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1165]$3384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1164]$3382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1163]$3380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1162]$3378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1161]$3376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1160]$3374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1159]$3372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1158]$3370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1157]$3368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1156]$3366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1155]$3364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1154]$3362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1153]$3360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1152]$3358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1151]$3356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1150]$3354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1149]$3352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1148]$3350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1147]$3348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1146]$3346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1145]$3344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1144]$3342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1143]$3340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1142]$3338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1141]$3336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1140]$3334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1139]$3332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1138]$3330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1137]$3328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1136]$3326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1135]$3324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1134]$3322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1133]$3320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1132]$3318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1131]$3316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1130]$3314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1129]$3312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1128]$3310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1127]$3308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1126]$3306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1125]$3304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1124]$3302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1123]$3300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1122]$3298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1121]$3296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1120]$3294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1119]$3292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1118]$3290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1117]$3288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1116]$3286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1115]$3284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1114]$3282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1113]$3280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1112]$3278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1111]$3276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1110]$3274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1109]$3272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1108]$3270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1107]$3268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1106]$3266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1105]$3264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1104]$3262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1103]$3260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1102]$3258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1101]$3256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1100]$3254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1099]$3252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1098]$3250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1097]$3248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1096]$3246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1095]$3244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1094]$3242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1093]$3240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1092]$3238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1091]$3236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1090]$3234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1089]$3232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1088]$3230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1087]$3228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1086]$3226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1085]$3224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1084]$3222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1083]$3220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1082]$3218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1081]$3216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1080]$3214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1079]$3212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1078]$3210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1077]$3208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1076]$3206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1075]$3204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1074]$3202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1073]$3200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1072]$3198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1071]$3196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1070]$3194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1069]$3192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1068]$3190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1067]$3188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1066]$3186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1065]$3184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1064]$3182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1063]$3180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1062]$3178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1061]$3176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1060]$3174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1059]$3172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1058]$3170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1057]$3168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1056]$3166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1055]$3164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1054]$3162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1053]$3160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1052]$3158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1051]$3156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1050]$3154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1049]$3152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1048]$3150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1047]$3148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1046]$3146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1045]$3144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1044]$3142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1043]$3140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1042]$3138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1041]$3136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1040]$3134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1039]$3132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1038]$3130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1037]$3128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1036]$3126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1035]$3124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1034]$3122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1033]$3120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1032]$3118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1031]$3116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1030]$3114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1029]$3112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1028]$3110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1027]$3108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1026]$3106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1025]$3104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1024]$3102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1023]$3100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1022]$3098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1021]$3096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1020]$3094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1019]$3092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1018]$3090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1017]$3088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1016]$3086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1015]$3084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1014]$3082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1013]$3080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1012]$3078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1011]$3076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1010]$3074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1009]$3072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1008]$3070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1007]$3068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1006]$3066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1005]$3064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1004]$3062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1003]$3060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1002]$3058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1001]$3056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1000]$3054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[999]$3052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[998]$3050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[997]$3048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[996]$3046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[995]$3044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[994]$3042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[993]$3040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[992]$3038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[991]$3036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[990]$3034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[989]$3032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[988]$3030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[987]$3028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[986]$3026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[985]$3024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[984]$3022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[983]$3020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[982]$3018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[981]$3016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[980]$3014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[979]$3012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[978]$3010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[977]$3008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[976]$3006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[975]$3004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[974]$3002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[973]$3000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[972]$2998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[971]$2996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[970]$2994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[969]$2992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[968]$2990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[967]$2988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[966]$2986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[965]$2984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[964]$2982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[963]$2980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[962]$2978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[961]$2976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[960]$2974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[959]$2972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[958]$2970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[957]$2968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[956]$2966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[955]$2964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[954]$2962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[953]$2960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[952]$2958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[951]$2956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[950]$2954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[949]$2952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[948]$2950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[947]$2948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[946]$2946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[945]$2944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[944]$2942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[943]$2940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[942]$2938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[941]$2936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[940]$2934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[939]$2932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[938]$2930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[937]$2928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[936]$2926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[935]$2924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[934]$2922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[933]$2920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[932]$2918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[931]$2916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[930]$2914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[929]$2912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[928]$2910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[927]$2908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[926]$2906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[925]$2904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[924]$2902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[923]$2900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[922]$2898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[921]$2896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[920]$2894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[919]$2892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[918]$2890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[917]$2888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[916]$2886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[915]$2884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[914]$2882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[913]$2880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[912]$2878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[911]$2876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[910]$2874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[909]$2872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[908]$2870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[907]$2868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[906]$2866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[905]$2864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[904]$2862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[903]$2860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[902]$2858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[901]$2856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[900]$2854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[899]$2852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[898]$2850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[897]$2848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[896]$2846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[895]$2844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[894]$2842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[893]$2840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[892]$2838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[891]$2836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[890]$2834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[889]$2832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[888]$2830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[887]$2828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[886]$2826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[885]$2824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[884]$2822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[883]$2820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[882]$2818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[881]$2816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[880]$2814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[879]$2812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[878]$2810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[877]$2808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[876]$2806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[875]$2804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[874]$2802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[873]$2800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[872]$2798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[871]$2796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[870]$2794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[869]$2792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[868]$2790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[867]$2788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[866]$2786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[865]$2784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[864]$2782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[863]$2780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[862]$2778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[861]$2776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[860]$2774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[859]$2772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[858]$2770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[857]$2768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[856]$2766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[855]$2764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[854]$2762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[853]$2760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[852]$2758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[851]$2756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[850]$2754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[849]$2752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[848]$2750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[847]$2748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[846]$2746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[845]$2744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[844]$2742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[843]$2740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[842]$2738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[841]$2736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[840]$2734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[839]$2732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[838]$2730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[837]$2728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[836]$2726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[835]$2724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[834]$2722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[833]$2720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[832]$2718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[831]$2716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[830]$2714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[829]$2712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[828]$2710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[827]$2708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[826]$2706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[825]$2704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[824]$2702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[823]$2700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[822]$2698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[821]$2696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[820]$2694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[819]$2692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[818]$2690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[817]$2688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[816]$2686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[815]$2684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[814]$2682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[813]$2680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[812]$2678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[811]$2676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[810]$2674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[809]$2672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[808]$2670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[807]$2668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[806]$2666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[805]$2664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[804]$2662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[803]$2660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[802]$2658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[801]$2656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[800]$2654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[799]$2652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[798]$2650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[797]$2648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[796]$2646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[795]$2644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[794]$2642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[793]$2640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[792]$2638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[791]$2636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[790]$2634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[789]$2632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[788]$2630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[787]$2628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[786]$2626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[785]$2624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[784]$2622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[783]$2620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[782]$2618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[781]$2616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[780]$2614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[779]$2612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[778]$2610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[777]$2608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[776]$2606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[775]$2604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[774]$2602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[773]$2600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[772]$2598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[771]$2596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[770]$2594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[769]$2592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[768]$2590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[767]$2588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[766]$2586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[765]$2584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[764]$2582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[763]$2580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[762]$2578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[761]$2576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[760]$2574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[759]$2572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[758]$2570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[757]$2568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[756]$2566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[755]$2564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[754]$2562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[753]$2560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[752]$2558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[751]$2556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[750]$2554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[749]$2552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[748]$2550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[747]$2548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[746]$2546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[745]$2544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[744]$2542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[743]$2540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[742]$2538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[741]$2536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[740]$2534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[739]$2532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[738]$2530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[737]$2528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[736]$2526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[735]$2524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[734]$2522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[733]$2520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[732]$2518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[731]$2516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[730]$2514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[729]$2512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[728]$2510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[727]$2508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[726]$2506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[725]$2504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[724]$2502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[723]$2500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[722]$2498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[721]$2496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[720]$2494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[719]$2492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[718]$2490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[717]$2488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[716]$2486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[715]$2484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[714]$2482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[713]$2480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[712]$2478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[711]$2476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[710]$2474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[709]$2472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[708]$2470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[707]$2468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[706]$2466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[705]$2464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[704]$2462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[703]$2460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[702]$2458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[701]$2456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[700]$2454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[699]$2452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[698]$2450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[697]$2448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[696]$2446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[695]$2444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[694]$2442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[693]$2440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[692]$2438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[691]$2436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[690]$2434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[689]$2432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[688]$2430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[687]$2428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[686]$2426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[685]$2424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[684]$2422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[683]$2420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[682]$2418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[681]$2416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[680]$2414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[679]$2412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[678]$2410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[677]$2408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[676]$2406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[675]$2404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[674]$2402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[673]$2400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[672]$2398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[671]$2396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[670]$2394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[669]$2392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[668]$2390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[667]$2388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[666]$2386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[665]$2384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[664]$2382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[663]$2380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[662]$2378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[661]$2376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[660]$2374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[659]$2372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[658]$2370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[657]$2368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[656]$2366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[655]$2364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[654]$2362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[653]$2360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[652]$2358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[651]$2356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[650]$2354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[649]$2352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[648]$2350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[647]$2348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[646]$2346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[645]$2344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[644]$2342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[643]$2340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[642]$2338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[641]$2336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[640]$2334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[639]$2332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[638]$2330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[637]$2328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[636]$2326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[635]$2324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[634]$2322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[633]$2320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[632]$2318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[631]$2316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[630]$2314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[629]$2312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[628]$2310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[627]$2308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[626]$2306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[625]$2304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[624]$2302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[623]$2300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[622]$2298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[621]$2296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[620]$2294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[619]$2292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[618]$2290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[617]$2288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[616]$2286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[615]$2284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[614]$2282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[613]$2280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[612]$2278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[611]$2276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[610]$2274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[609]$2272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[608]$2270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[607]$2268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[606]$2266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[605]$2264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[604]$2262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[603]$2260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[602]$2258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[601]$2256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[600]$2254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[599]$2252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[598]$2250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[597]$2248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[596]$2246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[595]$2244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[594]$2242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[593]$2240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[592]$2238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[591]$2236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[590]$2234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[589]$2232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[588]$2230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[587]$2228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[586]$2226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[585]$2224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[584]$2222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[583]$2220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[582]$2218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[581]$2216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[580]$2214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[579]$2212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[578]$2210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[577]$2208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[576]$2206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[575]$2204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[574]$2202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[573]$2200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[572]$2198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[571]$2196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[570]$2194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[569]$2192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[568]$2190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[567]$2188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[566]$2186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[565]$2184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[564]$2182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[563]$2180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[562]$2178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[561]$2176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[560]$2174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[559]$2172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[558]$2170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[557]$2168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[556]$2166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[555]$2164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[554]$2162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[553]$2160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[552]$2158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[551]$2156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[550]$2154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[549]$2152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[548]$2150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[547]$2148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[546]$2146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[545]$2144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[544]$2142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[543]$2140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[542]$2138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[541]$2136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[540]$2134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[539]$2132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[538]$2130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[537]$2128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[536]$2126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[535]$2124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[534]$2122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[533]$2120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[532]$2118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[531]$2116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[530]$2114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[529]$2112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[528]$2110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[527]$2108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[526]$2106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[525]$2104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[524]$2102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[523]$2100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[522]$2098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[521]$2096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[520]$2094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[519]$2092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[518]$2090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[517]$2088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[516]$2086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[515]$2084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[514]$2082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[513]$2080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[512]$2078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[511]$2076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[510]$2074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[509]$2072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[508]$2070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[507]$2068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[506]$2066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[505]$2064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[504]$2062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[503]$2060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[502]$2058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[501]$2056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[500]$2054 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[499]$2052 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[498]$2050 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[497]$2048 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[496]$2046 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[495]$2044 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[494]$2042 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[493]$2040 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[492]$2038 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[491]$2036 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[490]$2034 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[489]$2032 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[488]$2030 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[487]$2028 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[486]$2026 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[485]$2024 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[484]$2022 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[483]$2020 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[482]$2018 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[481]$2016 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[480]$2014 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[479]$2012 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[478]$2010 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[477]$2008 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[476]$2006 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[475]$2004 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[474]$2002 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[473]$2000 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[472]$1998 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[471]$1996 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[470]$1994 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[469]$1992 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[468]$1990 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[467]$1988 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[466]$1986 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[465]$1984 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[464]$1982 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[463]$1980 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[462]$1978 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[461]$1976 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[460]$1974 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[459]$1972 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[458]$1970 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[457]$1968 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[456]$1966 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[455]$1964 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[454]$1962 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[453]$1960 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[452]$1958 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[451]$1956 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[450]$1954 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[449]$1952 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[448]$1950 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[447]$1948 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[446]$1946 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[445]$1944 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[444]$1942 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[443]$1940 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[442]$1938 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[441]$1936 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[440]$1934 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[439]$1932 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[438]$1930 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[437]$1928 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[436]$1926 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[435]$1924 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[434]$1922 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[433]$1920 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[432]$1918 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[431]$1916 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[430]$1914 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[429]$1912 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[428]$1910 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[427]$1908 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[426]$1906 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[425]$1904 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[424]$1902 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[423]$1900 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[422]$1898 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[421]$1896 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[420]$1894 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[419]$1892 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[418]$1890 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[417]$1888 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[416]$1886 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[415]$1884 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[414]$1882 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[413]$1880 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[412]$1878 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[411]$1876 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[410]$1874 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[409]$1872 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[408]$1870 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[407]$1868 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[406]$1866 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[405]$1864 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[404]$1862 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[403]$1860 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[402]$1858 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[401]$1856 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[400]$1854 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[399]$1852 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[398]$1850 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[397]$1848 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[396]$1846 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[395]$1844 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[394]$1842 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[393]$1840 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[392]$1838 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[391]$1836 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[390]$1834 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[389]$1832 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[388]$1830 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[387]$1828 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[386]$1826 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[385]$1824 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[384]$1822 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[383]$1820 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[382]$1818 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[381]$1816 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[380]$1814 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[379]$1812 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[378]$1810 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[377]$1808 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[376]$1806 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[375]$1804 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[374]$1802 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[373]$1800 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[372]$1798 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[371]$1796 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[370]$1794 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[369]$1792 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[368]$1790 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[367]$1788 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[366]$1786 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[365]$1784 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[364]$1782 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[363]$1780 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[362]$1778 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[361]$1776 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[360]$1774 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[359]$1772 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[358]$1770 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[357]$1768 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[356]$1766 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[355]$1764 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[354]$1762 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[353]$1760 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[352]$1758 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[351]$1756 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[350]$1754 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[349]$1752 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[348]$1750 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[347]$1748 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[346]$1746 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[345]$1744 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[344]$1742 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[343]$1740 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[342]$1738 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[341]$1736 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[340]$1734 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[339]$1732 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[338]$1730 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[337]$1728 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[336]$1726 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[335]$1724 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[334]$1722 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[333]$1720 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[332]$1718 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[331]$1716 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[330]$1714 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[329]$1712 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[328]$1710 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[327]$1708 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[326]$1706 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[325]$1704 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[324]$1702 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[323]$1700 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[322]$1698 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[321]$1696 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[320]$1694 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[319]$1692 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[318]$1690 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[317]$1688 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[316]$1686 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[315]$1684 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[314]$1682 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[313]$1680 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[312]$1678 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[311]$1676 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[310]$1674 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[309]$1672 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[308]$1670 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[307]$1668 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[306]$1666 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[305]$1664 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[304]$1662 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[303]$1660 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[302]$1658 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[301]$1656 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[300]$1654 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[299]$1652 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[298]$1650 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[297]$1648 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[296]$1646 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[295]$1644 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[294]$1642 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[293]$1640 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[292]$1638 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[291]$1636 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[290]$1634 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[289]$1632 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[288]$1630 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[287]$1628 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[286]$1626 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[285]$1624 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[284]$1622 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[283]$1620 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[282]$1618 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[281]$1616 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[280]$1614 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[279]$1612 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[278]$1610 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[277]$1608 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[276]$1606 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[275]$1604 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[274]$1602 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[273]$1600 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[272]$1598 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[271]$1596 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[270]$1594 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[269]$1592 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[268]$1590 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[267]$1588 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[266]$1586 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[265]$1584 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[264]$1582 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[263]$1580 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[262]$1578 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[261]$1576 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[260]$1574 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[259]$1572 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[258]$1570 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[257]$1568 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[256]$1566 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[255]$1564 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[254]$1562 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[253]$1560 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[252]$1558 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[251]$1556 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[250]$1554 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[249]$1552 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[248]$1550 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[247]$1548 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[246]$1546 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[245]$1544 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[244]$1542 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[243]$1540 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[242]$1538 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[241]$1536 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[240]$1534 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[239]$1532 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[238]$1530 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[237]$1528 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[236]$1526 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[235]$1524 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[234]$1522 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[233]$1520 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[232]$1518 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[231]$1516 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[230]$1514 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[229]$1512 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[228]$1510 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[227]$1508 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[226]$1506 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[225]$1504 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[224]$1502 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[223]$1500 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[222]$1498 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[221]$1496 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[220]$1494 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[219]$1492 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[218]$1490 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[217]$1488 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[216]$1486 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[215]$1484 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[214]$1482 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[213]$1480 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[212]$1478 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[211]$1476 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[210]$1474 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[209]$1472 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[208]$1470 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[207]$1468 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[206]$1466 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[205]$1464 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[204]$1462 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[203]$1460 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[202]$1458 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[201]$1456 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[200]$1454 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[199]$1452 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[198]$1450 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[197]$1448 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[196]$1446 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[195]$1444 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[194]$1442 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[193]$1440 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[192]$1438 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[191]$1436 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[190]$1434 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[189]$1432 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[188]$1430 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[187]$1428 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[186]$1426 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[185]$1424 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[184]$1422 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[183]$1420 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[182]$1418 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[181]$1416 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[180]$1414 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[179]$1412 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[178]$1410 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[177]$1408 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[176]$1406 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[175]$1404 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[174]$1402 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[173]$1400 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[172]$1398 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[171]$1396 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[170]$1394 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[169]$1392 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[168]$1390 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[167]$1388 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[166]$1386 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[165]$1384 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[164]$1382 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[163]$1380 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[162]$1378 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[161]$1376 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[160]$1374 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[159]$1372 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[158]$1370 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[157]$1368 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[156]$1366 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[155]$1364 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[154]$1362 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[153]$1360 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[152]$1358 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[151]$1356 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[150]$1354 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[149]$1352 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[148]$1350 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[147]$1348 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[146]$1346 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[145]$1344 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[144]$1342 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[143]$1340 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[142]$1338 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[141]$1336 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[140]$1334 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[139]$1332 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[138]$1330 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[137]$1328 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[136]$1326 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[135]$1324 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[134]$1322 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[133]$1320 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[132]$1318 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[131]$1316 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[130]$1314 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[129]$1312 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[128]$1310 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[127]$1308 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[126]$1306 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[125]$1304 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[124]$1302 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[123]$1300 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[122]$1298 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[121]$1296 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[120]$1294 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[119]$1292 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[118]$1290 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[117]$1288 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[116]$1286 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[115]$1284 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[114]$1282 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[113]$1280 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[112]$1278 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[111]$1276 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[110]$1274 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[109]$1272 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[108]$1270 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[107]$1268 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[106]$1266 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[105]$1264 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[104]$1262 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[103]$1260 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[102]$1258 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[101]$1256 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[100]$1254 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[99]$1252 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[98]$1250 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[97]$1248 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[96]$1246 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[95]$1244 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[94]$1242 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[93]$1240 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[92]$1238 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[91]$1236 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[90]$1234 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[89]$1232 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[88]$1230 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[87]$1228 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[86]$1226 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[85]$1224 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[84]$1222 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[83]$1220 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[82]$1218 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[81]$1216 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[80]$1214 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[79]$1212 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[78]$1210 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[77]$1208 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[76]$1206 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[75]$1204 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[74]$1202 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[73]$1200 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[72]$1198 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[71]$1196 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[70]$1194 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[69]$1192 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[68]$1190 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[67]$1188 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[66]$1186 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[65]$1184 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[64]$1182 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[63]$1180 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[62]$1178 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[61]$1176 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[60]$1174 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[59]$1172 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[58]$1170 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[57]$1168 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[56]$1166 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[55]$1164 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[54]$1162 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[53]$1160 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[52]$1158 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[51]$1156 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[50]$1154 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[49]$1152 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[48]$1150 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[47]$1148 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[46]$1146 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[45]$1144 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[44]$1142 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[43]$1140 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[42]$1138 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[41]$1136 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[40]$1134 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[39]$1132 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[38]$1130 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[37]$1128 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[36]$1126 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[35]$1124 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[34]$1122 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[33]$1120 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[32]$1118 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[31]$1116 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[30]$1114 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[29]$1112 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[28]$1110 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[27]$1108 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[26]$1106 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[25]$1104 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[24]$1102 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[23]$1100 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[22]$1098 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[21]$1096 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[20]$1094 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[19]$1092 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[18]$1090 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[17]$1088 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[16]$1086 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[15]$1084 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[14]$1082 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[13]$1080 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[12]$1078 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[11]$1076 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[10]$1074 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[9]$1072 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[8]$1070 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[7]$1068 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[6]$1066 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[5]$1064 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[4]$1062 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[3]$1060 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[2]$1058 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[1]$1056 ($dff) from module instruction_memory.
Removing $memory\instruction_memory[0]$1054 ($dff) from module instruction_memory.
Replaced 4096 DFF cells.

19.26.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 8195 unused wires.
<suppressed ~3 debug messages>

19.26.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~3399 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.9. Rerunning OPT passes. (Maybe there is more to do..)

19.26.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

19.26.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][284]$16239:
      Old ports: A=32'11111110100111111111000001101111, B=32'11111111000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][142]$a$12742
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][142]$a$12742 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$a$12742 [31:5] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [3] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [1:0] } = { 7'1111111 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] 1'1 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] 3'000 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [4] 1'0 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][332]$16383:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][166]$a$12814
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$a$12814 [31:5] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [3] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] 2'00 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] 1'0 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][165]$15882:
      Old ports: A=499747, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][82]$b$12563
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][82]$b$12563 [15] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$b$12563 [31:16] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [14:10] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [8:0] } = { $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] 7'0000001 $memory\instruction_memory$rdmux[0][10][82]$b$12563 [15] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [15] 4'0100 $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][282]$16233:
      Old ports: A=460051, B=32871, Y=$memory\instruction_memory$rdmux[0][10][141]$a$12739
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$a$12739 [31:5] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [3] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12739 [2] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][190]$15957:
      Old ports: A=32'11011110110111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12601
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][95]$a$12601 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$a$12601 [31:5] $memory\instruction_memory$rdmux[0][10][95]$a$12601 [2:0] } = { 2'11 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] 4'1111 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] 2'11 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][153]$15846:
      Old ports: A=501507, B=32'11111100100001000010011010000011, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12545
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][76]$b$12545 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$b$12545 [31:9] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [6:0] } = { $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] 2'00 $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][76]$b$12545 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [8] 13'0100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][200]$15987:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][100]$a$12616
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [26] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31:27] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [25:8] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [6:0] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [26] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][150]$15837:
      Old ports: A=32'11111110000001000010000000100011, B=58720367, Y=$memory\instruction_memory$rdmux[0][10][75]$a$12541
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$a$12541 [31:14] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [12:3] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [1:0] } = { $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12541 [2] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] 10'0000000000 $memory\instruction_memory$rdmux[0][10][75]$a$12541 [2] 2'10 $memory\instruction_memory$rdmux[0][10][75]$a$12541 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][265]$16182:
      Old ports: A=464483, B=32'11111100100111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][132]$b$12713
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][132]$b$12713 [9] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$b$12713 [31:10] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [8:3] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [1:0] } = { $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] 2'00 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] 3'111 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] 2'10 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [9] 5'00110 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][20]$15447:
      Old ports: A=501635, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][10]$a$12346
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$a$12346 [31:8] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [6] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [4:0] } = { $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] 1'0 $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] 2'01 $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] 5'01001 $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][223]$16056:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][111]$b$12650
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$b$12650 [31:25] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [23:6] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [4:0] } = { $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] 2'01 $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][238]$16101:
      Old ports: A=32'11111101100001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][119]$a$12673
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$a$12673 [31:8] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [6] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [4:0] } = { $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] 1'0 $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][119]$a$12673 [5] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [5] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][251]$16140:
      Old ports: A=17174115, B=67540579, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12692
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][125]$b$12692 [12:11]
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$b$12692 [31:13] $memory\instruction_memory$rdmux[0][10][125]$b$12692 [10:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][125]$b$12692 [12] 1'0 $memory\instruction_memory$rdmux[0][10][125]$b$12692 [11] 8'00000110 $memory\instruction_memory$rdmux[0][10][125]$b$12692 [12] 13'0011001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][281]$16230:
      Old ports: A=1088423219, B=32'11111110000001111001000011100011, Y=$memory\instruction_memory$rdmux[0][10][140]$b$12737
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$b$12737 [31:7] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [5] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [3:0] } = { $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] 2'00 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 2'00 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][296]$16275:
      Old ports: A=1171, B=1939, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12760
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][148]$a$12760 [8]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$a$12760 [31:9] $memory\instruction_memory$rdmux[0][10][148]$a$12760 [7:0] } = { 22'0000000000000000000001 $memory\instruction_memory$rdmux[0][10][148]$a$12760 [8] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][309]$16314:
      Old ports: A=157288339, B=32'11110110111001111101100011100011, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12779
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][154]$b$12779 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$b$12779 [31:6] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [3:0] } = { $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] 1'0 $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5:4] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [4] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][324]$16359:
      Old ports: A=9720851, B=267876243, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12802
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][162]$a$12802 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$a$12802 [31:8] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [6:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 3'101 $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 2'01 $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 3'101 $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][338]$16401:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][169]$a$12823
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][169]$a$12823 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$a$12823 [31:16] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [14:3] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][169]$a$12823 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [15] 2'00 $memory\instruction_memory$rdmux[0][10][169]$a$12823 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][169]$a$12823 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][277]$16218:
      Old ports: A=1299, B=32871, Y=$memory\instruction_memory$rdmux[0][10][138]$b$12731
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][138]$b$12731 [4] $memory\instruction_memory$rdmux[0][10][138]$b$12731 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$b$12731 [31:5] $memory\instruction_memory$rdmux[0][10][138]$b$12731 [3] $memory\instruction_memory$rdmux[0][10][138]$b$12731 [1:0] } = { 16'0000000000000000 $memory\instruction_memory$rdmux[0][10][138]$b$12731 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][138]$b$12731 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12731 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12731 [2] $memory\instruction_memory$rdmux[0][10][138]$b$12731 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][16]$15435:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][8]$a$12340
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][8]$a$12340 [13] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$a$12340 [31:14] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [12:5] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][8]$a$12340 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][46]$15525:
      Old ports: A=32'11111100111101000010110000100011, B=32'11111100100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][23]$a$12385
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][23]$a$12385 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$a$12385 [31:8] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [6] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [4:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][23]$a$12385 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [5] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][23]$a$12385 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$a$12385 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][48]$15531:
      Old ports: A=32'11111100010001000010011110000011, B=545761155, Y=$memory\instruction_memory$rdmux[0][10][24]$a$12388
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$a$12388 [31:23] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [21:16] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [14:0] } = { $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] 1'1 $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] 2'00 $memory\instruction_memory$rdmux[0][10][24]$a$12388 [15] 4'0001 $memory\instruction_memory$rdmux[0][10][24]$a$12388 [15] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][49]$15534:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][24]$b$12389
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][24]$b$12389 [31:21] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [19:10] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [8:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] 19'0100001000000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][313]$16326:
      Old ports: A=13915187, B=15742899, Y=$memory\instruction_memory$rdmux[0][10][156]$b$12785
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][156]$b$12785 [14] $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$b$12785 [31:15] $memory\instruction_memory$rdmux[0][10][156]$b$12785 [13:8] $memory\instruction_memory$rdmux[0][10][156]$b$12785 [6:0] } = { 10'0000000011 $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] 2'10 $memory\instruction_memory$rdmux[0][10][156]$b$12785 [14] 3'000 $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] 3'101 $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][270]$16197:
      Old ports: A=8390199, B=24467219, Y=$memory\instruction_memory$rdmux[0][10][135]$a$12721
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$a$12721 [31:9] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [7:3] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [2] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] 5'01100 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][56]$15555:
      Old ports: A=32'11111110100001111010011110000011, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][28]$a$12400
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$a$12400 [31:8] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [6] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][28]$a$12400 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [5] 2'01 $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] 6'010011 $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][254]$16149:
      Old ports: A=32871, B=2098451, Y=$memory\instruction_memory$rdmux[0][10][127]$a$12697
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][127]$a$12697 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12697 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$a$12697 [31:5] $memory\instruction_memory$rdmux[0][10][127]$a$12697 [3] $memory\instruction_memory$rdmux[0][10][127]$a$12697 [1:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [4] 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [2] $memory\instruction_memory$rdmux[0][10][127]$a$12697 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][185]$15942:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][92]$b$12593
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$b$12593 [15] $memory\instruction_memory$rdmux[0][10][92]$b$12593 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$b$12593 [31:16] $memory\instruction_memory$rdmux[0][10][92]$b$12593 [14:8] $memory\instruction_memory$rdmux[0][10][92]$b$12593 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][204]$15999:
      Old ports: A=492819, B=32'10101100100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][102]$a$12622
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][102]$a$12622 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$a$12622 [31:5] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [3] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [1:0] } = { $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 2'00 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [4] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][212]$16023:
      Old ports: A=32'11111110111101000010001000100011, B=134217839, Y=$memory\instruction_memory$rdmux[0][10][106]$a$12634
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$a$12634 [31:10] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [8:3] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [1:0] } = { $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] 1'0 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [2] 2'10 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][171]$15900:
      Old ports: A=32'11111110000001000010010000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][85]$b$12572
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$b$12572 [31:11] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [9:3] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [1:0] } = { $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] 4'0000 $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][85]$b$12572 [2] 2'10 $memory\instruction_memory$rdmux[0][10][85]$b$12572 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][69]$15594:
      Old ports: A=32871, B=32'11111101000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][34]$b$12419
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$b$12419 [31:5] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [3] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [1:0] } = { $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12419 [2] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][236]$16095:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][118]$a$12670
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][118]$a$12670 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$a$12670 [31:9] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [7:6] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][118]$a$12670 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][341]$16410:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][170]$b$12827
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$b$12827 [31:5] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [3] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 2'00 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 1'0 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][304]$16299:
      Old ports: A=32806035, B=9790771, Y=$memory\instruction_memory$rdmux[0][10][152]$a$12772
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$a$12772 [31:8] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [6] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] 4'1010 $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] 3'010 $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][61]$15570:
      Old ports: A=32'11111110110001000010010100000011, B=1870659823, Y=$memory\instruction_memory$rdmux[0][10][30]$b$12407
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$b$12407 [31:9] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [7:3] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [1:0] } = { $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 2'11 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 3'111 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] 1'1 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 3'000 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 2'00 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][291]$16260:
      Old ports: A=149408867, B=8390291, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12752
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][145]$b$12752 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$b$12752 [31:6] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] 4'0001 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] 1'1 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [4] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][79]$15624:
      Old ports: A=501635, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][39]$b$12434
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$b$12434 [31:8] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [6] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [4:0] } = { $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] 1'0 $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] 2'01 $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] 4'0100 $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][103]$15696:
      Old ports: A=15179811, B=6071, Y=$memory\instruction_memory$rdmux[0][10][51]$b$12470
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$b$12470 [31:14] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [12:3] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] 2'00 $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] 1'0 $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] 2'01 $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][13]$15426:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][6]$b$12335
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][6]$b$12335 [13] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$b$12335 [31:14] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [12:5] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][6]$b$12335 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][105]$15702:
      Old ports: A=805799827, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][52]$b$12473
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$b$12473 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$b$12473 [31:16] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [14:6] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [4:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][52]$b$12473 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] 18'011100001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][127]$15768:
      Old ports: A=50331759, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][63]$b$12506
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$b$12506 [31:8] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [6:3] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [1:0] } = { $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] 1'1 $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] 2'00 $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] 1'0 $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][137]$15798:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111110000001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][68]$b$12521
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$b$12521 [25] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$b$12521 [31:26] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [24:11] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [9:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] 8'01000010 $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] 10'1000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][191]$15960:
      Old ports: A=449283987, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][95]$b$12602
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][95]$b$12602 [31:25] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [23:8] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [6:0] } = { $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] 2'11 $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] 1'1 $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][54]$15549:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][27]$a$12397
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$a$12397 [31:14] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [12:5] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [3:0] } = { $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] 2'00 $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] 3'001 $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][92]$15663:
      Old ports: A=32871, B=32'11111101000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][46]$a$12454
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$a$12454 [31:5] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [3] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [1:0] } = { $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12454 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][306]$16305:
      Old ports: A=32871, B=1084228659, Y=$memory\instruction_memory$rdmux[0][10][153]$a$12775
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] $memory\instruction_memory$rdmux[0][10][153]$a$12775 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$a$12775 [31:5] $memory\instruction_memory$rdmux[0][10][153]$a$12775 [3] $memory\instruction_memory$rdmux[0][10][153]$a$12775 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] 3'000 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][95]$15672:
      Old ports: A=32'11111100101001000010111000100011, B=32'11111100101101000010110000100011, Y=$memory\instruction_memory$rdmux[0][10][47]$b$12458
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][47]$b$12458 [20] $memory\instruction_memory$rdmux[0][10][47]$b$12458 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$b$12458 [31:21] $memory\instruction_memory$rdmux[0][10][47]$b$12458 [19:10] $memory\instruction_memory$rdmux[0][10][47]$b$12458 [8:0] } = 30'111111001010100001011000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][340]$16407:
      Old ports: A=345347, B=8390419, Y=$memory\instruction_memory$rdmux[0][10][170]$a$12826
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][170]$a$12826 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12826 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][170]$a$12826 [31:15] $memory\instruction_memory$rdmux[0][10][170]$a$12826 [13:5] $memory\instruction_memory$rdmux[0][10][170]$a$12826 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][170]$a$12826 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][170]$a$12826 [14] 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12826 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][170]$a$12826 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][255]$16152:
      Old ports: A=32'11111110000001111001110011100011, B=32'11111110000001101000001011100011, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12698
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][127]$b$12698 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][127]$b$12698 [31:11] $memory\instruction_memory$rdmux[0][10][127]$b$12698 [8:0] } = { 15'111111100000011 $memory\instruction_memory$rdmux[0][10][127]$b$12698 [10] 3'100 $memory\instruction_memory$rdmux[0][10][127]$b$12698 [10] $memory\instruction_memory$rdmux[0][10][127]$b$12698 [10] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][91]$15660:
      Old ports: A=42017795, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][45]$b$12452
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][45]$b$12452 [10] $memory\instruction_memory$rdmux[0][10][45]$b$12452 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$b$12452 [31:11] $memory\instruction_memory$rdmux[0][10][45]$b$12452 [9:5] $memory\instruction_memory$rdmux[0][10][45]$b$12452 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][45]$b$12452 [4] $memory\instruction_memory$rdmux[0][10][45]$b$12452 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][45]$b$12452 [10] 3'000 $memory\instruction_memory$rdmux[0][10][45]$b$12452 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][24]$15459:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][12]$a$12352
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][12]$a$12352 [22] $memory\instruction_memory$rdmux[0][10][12]$a$12352 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$a$12352 [31:23] $memory\instruction_memory$rdmux[0][10][12]$a$12352 [21:8] $memory\instruction_memory$rdmux[0][10][12]$a$12352 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][231]$16080:
      Old ports: A=103810963, B=15193187, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12662
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][115]$b$12662 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$b$12662 [31:6] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] 1'1 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] 1'0 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] 2'01 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][271]$16200:
      Old ports: A=32'11111111111101100000011110010011, B=267876115, Y=$memory\instruction_memory$rdmux[0][10][135]$b$12722
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][135]$b$12722 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][135]$b$12722 [31:13] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [11:8] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [6:0] } = { $memory\instruction_memory$rdmux[0][10][135]$b$12722 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [7] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [7] 11'11111111011 $memory\instruction_memory$rdmux[0][10][135]$b$12722 [12] 1'0 $memory\instruction_memory$rdmux[0][10][135]$b$12722 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [12] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][214]$16029:
      Old ports: A=49748579, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][107]$a$12637
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][107]$a$12637 [6] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$a$12637 [31:7] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [5:3] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [1:0] } = { $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 3'111 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [6] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][59]$15564:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][29]$b$12404
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][29]$b$12404 [8] $memory\instruction_memory$rdmux[0][10][29]$b$12404 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$b$12404 [31:9] $memory\instruction_memory$rdmux[0][10][29]$b$12404 [7:6] $memory\instruction_memory$rdmux[0][10][29]$b$12404 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][29]$b$12404 [5] 1'1 $memory\instruction_memory$rdmux[0][10][29]$b$12404 [5] $memory\instruction_memory$rdmux[0][10][29]$b$12404 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][29]$b$12404 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][88]$15651:
      Old ports: A=32'11111000111001111101011011100011, B=32'11111110110001000010010100000011, Y=$memory\instruction_memory$rdmux[0][10][44]$a$12448
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][44]$a$12448 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$a$12448 [31:9] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [7:6] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [4:0] } = { 5'11111 $memory\instruction_memory$rdmux[0][10][44]$a$12448 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [8] 3'011 $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] 3'001 $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] 2'01 $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][71]$15600:
      Old ports: A=50398227, B=32'11111100101001000010111000100011, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12422
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][35]$b$12422 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$b$12422 [31:6] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [3:0] } = { $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5:4] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [4] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 2'00 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [4] 2'00 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 1'1 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][157]$15858:
      Old ports: A=32'11111110111101000010000000100011, B=32'11111110000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][78]$b$12551
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][78]$b$12551 [8] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$b$12551 [31:9] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [7:6] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][78]$b$12551 [8] $memory\instruction_memory$rdmux[0][10][78]$b$12551 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][252]$16143:
      Old ports: A=33952355, B=34050147, Y=$memory\instruction_memory$rdmux[0][10][126]$a$12694
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][126]$a$12694 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12694 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$a$12694 [31:16] $memory\instruction_memory$rdmux[0][10][126]$a$12694 [14:10] $memory\instruction_memory$rdmux[0][10][126]$a$12694 [8:0] } = { 15'000000100000011 $memory\instruction_memory$rdmux[0][10][126]$a$12694 [15] 14'00100001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][86]$15645:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12445
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][43]$a$12445 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$a$12445 [31:6] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [3:0] } = { $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] 3'101 $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] 3'001 $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][278]$16221:
      Old ports: A=156239251, B=13035187, Y=$memory\instruction_memory$rdmux[0][10][139]$a$12733
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][139]$a$12733 [8] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$a$12733 [31:9] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [7:6] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [8] 2'00 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [8] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] 2'10 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [8] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] 3'001 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][72]$15603:
      Old ports: A=32'11111110000001000010011000100011, B=32'11111110000001000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12424
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][36]$a$12424 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$a$12424 [31:10] $memory\instruction_memory$rdmux[0][10][36]$a$12424 [8:0] } = 31'1111111000000100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][38]$15501:
      Old ports: A=34680355, B=42019875, Y=$memory\instruction_memory$rdmux[0][10][19]$a$12373
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][19]$a$12373 [23] $memory\instruction_memory$rdmux[0][10][19]$a$12373 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$a$12373 [31:24] $memory\instruction_memory$rdmux[0][10][19]$a$12373 [22:10] $memory\instruction_memory$rdmux[0][10][19]$a$12373 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][19]$a$12373 [9] 19'0001001011000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][334]$16389:
      Old ports: A=8738067, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][167]$a$12817
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][167]$a$12817 [12] $memory\instruction_memory$rdmux[0][10][167]$a$12817 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$a$12817 [31:13] $memory\instruction_memory$rdmux[0][10][167]$a$12817 [11:6] $memory\instruction_memory$rdmux[0][10][167]$a$12817 [4:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][167]$a$12817 [5] $memory\instruction_memory$rdmux[0][10][167]$a$12817 [5] $memory\instruction_memory$rdmux[0][10][167]$a$12817 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][167]$a$12817 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][263]$16176:
      Old ports: A=13027427, B=32'11111101000101111110100011100011, Y=$memory\instruction_memory$rdmux[0][10][131]$b$12710
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][131]$b$12710 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$b$12710 [31:23] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [21:8] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [6:0] } = { $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] 1'0 $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [22] 1'0 $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] 3'011 $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] 2'11 $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] 12'010001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][299]$16284:
      Old ports: A=32'10000000100000000000010100110111, B=32'11111111111101010000010100010011, Y=$memory\instruction_memory$rdmux[0][10][149]$b$12764
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$b$12764 [31:17] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [15:3] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] 1'1 $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] 1'0 $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] 11'00000010100 $memory\instruction_memory$rdmux[0][10][149]$b$12764 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][243]$16116:
      Old ports: A=32'11111101100001000010011110000011, B=267388691, Y=$memory\instruction_memory$rdmux[0][10][121]$b$12680
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$b$12680 [31:8] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [6:5] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [3:0] } = { $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] 1'0 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] 11'00111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][257]$16158:
      Old ports: A=112656483, B=1049875, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12701
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][128]$b$12701 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$b$12701 [31:6] $memory\instruction_memory$rdmux[0][10][128]$b$12701 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] 2'10 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][186]$15945:
      Old ports: A=32'11100000110111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12595
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][93]$a$12595 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$a$12595 [31:5] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [2:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] 2'11 $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12595 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][315]$16332:
      Old ports: A=10999395, B=32'11111111101101010000011110010011, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12788
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][157]$b$12788 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$b$12788 [31:6] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [3:0] } = { $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] 3'101 $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] 2'01 $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5] 1'1 $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5] 1'0 $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5] 3'011 $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][158]$15861:
      Old ports: A=133171091, B=32'11111100111001111101001011100011, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12553
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][79]$a$12553 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$a$12553 [31:6] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [3:0] } = { $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] 3'111 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][124]$15759:
      Old ports: A=42020387, B=67175443, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12502
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][62]$a$12502 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$a$12502 [31:6] $memory\instruction_memory$rdmux[0][10][62]$a$12502 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][62]$a$12502 [4] $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] 1'0 $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] 1'0 $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] 1'1 $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][188]$15951:
      Old ports: A=16189235, B=32'10011100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][94]$a$12598
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$a$12598 [31:8] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [6] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [4:0] } = { $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] 2'00 $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] 2'01 $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] 14'00000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][229]$16074:
      Old ports: A=32'11111110010001000010011110000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][114]$b$12659
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$b$12659 [31:14] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [12:5] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [3:0] } = { $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] 1'1 $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] 2'01 $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] 9'000011110 $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][311]$16320:
      Old ports: A=28641171, B=5244563, Y=$memory\instruction_memory$rdmux[0][10][155]$b$12782
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][155]$b$12782 [22] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$b$12782 [31:23] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [21:9] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [7:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] 2'10 $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] 15'000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][199]$15984:
      Old ports: A=16188979, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12614
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][99]$b$12614 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$b$12614 [31:3] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [1:0] } = { $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] 3'111 $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] 3'011 $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][78]$15621:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][39]$a$12433
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][39]$a$12433 [12] $memory\instruction_memory$rdmux[0][10][39]$a$12433 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][39]$a$12433 [31:13] $memory\instruction_memory$rdmux[0][10][39]$a$12433 [11:6] $memory\instruction_memory$rdmux[0][10][39]$a$12433 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][39]$a$12433 [5] $memory\instruction_memory$rdmux[0][10][39]$a$12433 [5] 1'1 $memory\instruction_memory$rdmux[0][10][39]$a$12433 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][39]$a$12433 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][181]$15930:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][90]$b$12587
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][90]$b$12587 [15] $memory\instruction_memory$rdmux[0][10][90]$b$12587 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$b$12587 [31:16] $memory\instruction_memory$rdmux[0][10][90]$b$12587 [14:8] $memory\instruction_memory$rdmux[0][10][90]$b$12587 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][196]$15975:
      Old ports: A=32'11111101000001000010010100000011, B=738197743, Y=$memory\instruction_memory$rdmux[0][10][98]$a$12610
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$a$12610 [31:9] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [7:3] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] 1'1 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] 3'110 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] 5'00000 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] 2'00 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][201]$15990:
      Old ports: A=16189235, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12617
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][100]$b$12617 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][100]$b$12617 [31:3] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [1:0] } = { $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] 3'111 $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] 4'0111 $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][233]$16086:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12665
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][116]$b$12665 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$b$12665 [31:6] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] 3'111 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] 2'00 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][285]$16242:
      Old ports: A=1123875, B=8463395, Y=$memory\instruction_memory$rdmux[0][10][142]$b$12743
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][142]$b$12743 [23] $memory\instruction_memory$rdmux[0][10][142]$b$12743 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][142]$b$12743 [31:24] $memory\instruction_memory$rdmux[0][10][142]$b$12743 [22:10] $memory\instruction_memory$rdmux[0][10][142]$b$12743 [8:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][142]$b$12743 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][336]$16395:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][168]$a$12820
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$a$12820 [31:5] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [3] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] 2'00 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] 1'0 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][109]$15714:
      Old ports: A=1350566127, B=329619, Y=$memory\instruction_memory$rdmux[0][10][54]$b$12479
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$b$12479 [31:5] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [3] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][58]$15561:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][29]$a$12403
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][29]$a$12403 [31:14] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [12:5] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [3:0] } = { $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] 2'00 $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] 1'0 $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] 2'01 $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][320]$16347:
      Old ports: A=12029539, B=4621971, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12796
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][160]$a$12796 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$a$12796 [31:6] $memory\instruction_memory$rdmux[0][10][160]$a$12796 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5:4] $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] 3'011 $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] 4'1000 $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] 3'110 $memory\instruction_memory$rdmux[0][10][160]$a$12796 [4] $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][32]$15483:
      Old ports: A=552051235, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][16]$a$12364
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$a$12364 [31:8] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [6] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [4:0] } = { $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [5] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [5] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][180]$15927:
      Old ports: A=32'10111100110001000000011100010011, B=32'11011100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][90]$a$12586
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][90]$a$12586 [29] $memory\instruction_memory$rdmux[0][10][90]$a$12586 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][90]$a$12586 [31:30] $memory\instruction_memory$rdmux[0][10][90]$a$12586 [28:8] $memory\instruction_memory$rdmux[0][10][90]$a$12586 [6:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][90]$a$12586 [7] 28'1110011000100000001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][143]$15816:
      Old ports: A=32'11111101110001000010011100000011, B=1088849715, Y=$memory\instruction_memory$rdmux[0][10][71]$b$12530
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$b$12530 [31:14] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [12:5] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [3:0] } = { $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] 2'11 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] 3'001 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] 8'00011100 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][273]$16206:
      Old ports: A=32855955, B=15072867, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12725
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][136]$b$12725 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$b$12725 [31:6] $memory\instruction_memory$rdmux[0][10][136]$b$12725 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [4] 3'111 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [4] 4'0101 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [5] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [5] 1'1 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [5] 2'11 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12725 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12725 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][328]$16371:
      Old ports: A=83194979, B=267388819, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12808
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][164]$a$12808 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$a$12808 [31:6] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] 1'1 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] 5'11110 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] 2'01 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][138]$15801:
      Old ports: A=88080495, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][69]$a$12523
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$a$12523 [31:8] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [6:3] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [1:0] } = { $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] 1'1 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [2] 5'01000 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] 2'00 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [2] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [2] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][17]$15438:
      Old ports: A=32'11111110100001000010011100000011, B=15195747, Y=$memory\instruction_memory$rdmux[0][10][8]$b$12341
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][8]$b$12341 [31:9] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [7:6] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [4:0] } = { $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] 2'01 $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] 3'001 $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] 3'110 $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][82]$15633:
      Old ports: A=32'11111101110001000010011110000011, B=549955459, Y=$memory\instruction_memory$rdmux[0][10][41]$a$12439
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$a$12439 [31:25] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [23:16] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [14:0] } = { $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] 1'1 $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] 7'0110001 $memory\instruction_memory$rdmux[0][10][41]$a$12439 [15] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][178]$15921:
      Old ports: A=2110228371, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][89]$a$12583
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][89]$a$12583 [25] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$a$12583 [31:26] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [24:8] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [6:0] } = { $memory\instruction_memory$rdmux[0][10][89]$a$12583 [25] 6'111111 $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][232]$16083:
      Old ports: A=32'11111100000001000010101000100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][116]$a$12664
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][116]$a$12664 [31:8] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [6] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] 11'00001000010 $memory\instruction_memory$rdmux[0][10][116]$a$12664 [5] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][62]$15573:
      Old ports: A=329619, B=492947, Y=$memory\instruction_memory$rdmux[0][10][31]$a$12409
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][31]$a$12409 [15] $memory\instruction_memory$rdmux[0][10][31]$a$12409 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$a$12409 [31:16] $memory\instruction_memory$rdmux[0][10][31]$a$12409 [14:10] $memory\instruction_memory$rdmux[0][10][31]$a$12409 [8:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][31]$a$12409 [15] 15'100001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][193]$15966:
      Old ports: A=2110228371, B=32'11111111000001000000011010010011, Y=$memory\instruction_memory$rdmux[0][10][96]$b$12605
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][96]$b$12605 [25] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$b$12605 [31:26] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [24:9] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [7:0] } = { $memory\instruction_memory$rdmux[0][10][96]$b$12605 [25] 6'111111 $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][22]$15453:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][11]$a$12349
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][11]$a$12349 [8] $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$a$12349 [31:9] $memory\instruction_memory$rdmux[0][10][11]$a$12349 [7:6] $memory\instruction_memory$rdmux[0][10][11]$a$12349 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][11]$a$12349 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][31]$15480:
      Old ports: A=32'11111100110001000010011110000011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][15]$b$12362
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][15]$b$12362 [25] $memory\instruction_memory$rdmux[0][10][15]$b$12362 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$b$12362 [31:26] $memory\instruction_memory$rdmux[0][10][15]$b$12362 [24:8] $memory\instruction_memory$rdmux[0][10][15]$b$12362 [6:0] } = { 8'11111101 $memory\instruction_memory$rdmux[0][10][15]$b$12362 [7] 21'000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][262]$16173:
      Old ports: A=32'11111100101101110001111011100011, B=32'11111100110101100100110011100011, Y=$memory\instruction_memory$rdmux[0][10][131]$a$12709
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][131]$a$12709 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12709 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][131]$a$12709 [31:15] $memory\instruction_memory$rdmux[0][10][131]$a$12709 [13:10] $memory\instruction_memory$rdmux[0][10][131]$a$12709 [8:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][131]$a$12709 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12709 [9] 4'1011 $memory\instruction_memory$rdmux[0][10][131]$a$12709 [9] 2'00 $memory\instruction_memory$rdmux[0][10][131]$a$12709 [9] 11'11011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][327]$16368:
      Old ports: A=32'11110001010111111111000001101111, B=67511, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12806
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][163]$b$12806 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$b$12806 [31:5] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [2:0] } = { $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] 3'000 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] 1'0 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4:3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][8]$15411:
      Old ports: A=32'11111100110001000010011100000011, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][4]$a$12328
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$a$12328 [23] $memory\instruction_memory$rdmux[0][10][4]$a$12328 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$a$12328 [31:24] $memory\instruction_memory$rdmux[0][10][4]$a$12328 [22:8] $memory\instruction_memory$rdmux[0][10][4]$a$12328 [6:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][4]$a$12328 [7] 23'01000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][97]$15678:
      Old ports: A=32'11111110000001000010011000100011, B=180355183, Y=$memory\instruction_memory$rdmux[0][10][48]$b$12461
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$b$12461 [31:10] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [8:3] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [1:0] } = { $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] 3'000 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] 2'00 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] 2'10 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][50]$15537:
      Old ports: A=79691887, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][25]$a$12391
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$a$12391 [31:8] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [6:3] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [1:0] } = { $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [2] 4'1000 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 2'00 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [2] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [2] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][207]$16008:
      Old ports: A=32'11111111111111111111011110110111, B=1556580243, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12626
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][103]$b$12626 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$b$12626 [31:3] $memory\instruction_memory$rdmux[0][10][103]$b$12626 [1:0] } = { $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 3'111 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 2'11 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][101]$15690:
      Old ports: A=2528915, B=268896019, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12467
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][50]$b$12467 [8:7]
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$b$12467 [31:9] $memory\instruction_memory$rdmux[0][10][50]$b$12467 [6:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][50]$b$12467 [8] 6'000000 $memory\instruction_memory$rdmux[0][10][50]$b$12467 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][50]$b$12467 [8:7] 2'00 $memory\instruction_memory$rdmux[0][10][50]$b$12467 [7] 10'0110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][290]$16257:
      Old ports: A=1084720947, B=157288339, Y=$memory\instruction_memory$rdmux[0][10][145]$a$12751
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][145]$a$12751 [31:8] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [6] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] 2'00 $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] 3'100 $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][242]$16113:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12679
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][121]$a$12679 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][121]$a$12679 [31:6] $memory\instruction_memory$rdmux[0][10][121]$a$12679 [3:0] } = { $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 2'11 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [4] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 3'011 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [4] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][302]$16293:
      Old ports: A=16082227, B=8746291, Y=$memory\instruction_memory$rdmux[0][10][151]$a$12769
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][151]$a$12769 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12769 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$a$12769 [31:21] $memory\instruction_memory$rdmux[0][10][151]$a$12769 [19:13] $memory\instruction_memory$rdmux[0][10][151]$a$12769 [11:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][151]$a$12769 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12769 [20] 19'0101011010100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][116]$15735:
      Old ports: A=1291845871, B=329619, Y=$memory\instruction_memory$rdmux[0][10][58]$a$12490
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$a$12490 [31:5] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [3] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] 2'00 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][217]$16038:
      Old ports: A=32'10110110010111111111000011101111, B=329619, Y=$memory\instruction_memory$rdmux[0][10][108]$b$12641
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][108]$b$12641 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$b$12641 [31:5] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [3] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [1:0] } = { $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 2'00 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [4] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][67]$15588:
      Old ports: A=492819, B=62988419, Y=$memory\instruction_memory$rdmux[0][10][33]$b$12416
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$b$12416 [31:8] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [6:5] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] 3'000 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] 2'00 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][129]$15774:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][64]$b$12509
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$b$12509 [13] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$b$12509 [31:14] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [12:5] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][64]$b$12509 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][107]$15708:
      Old ports: A=2594707, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][53]$b$12476
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$b$12476 [31:14] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [12:5] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [3:0] } = { $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] 3'001 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][283]$16236:
      Old ports: A=32'11110110101001110000011100010011, B=15111987, Y=$memory\instruction_memory$rdmux[0][10][141]$b$12740
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][141]$b$12740 [31:17] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [15:6] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [4:0] } = { $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] 1'0 $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] 2'01 $memory\instruction_memory$rdmux[0][10][141]$b$12740 [5] 5'10011 $memory\instruction_memory$rdmux[0][10][141]$b$12740 [5] 2'00 $memory\instruction_memory$rdmux[0][10][141]$b$12740 [5] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][182]$15933:
      Old ports: A=32'11010011010111111111000011101111, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12589
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][91]$a$12589 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$a$12589 [31:5] $memory\instruction_memory$rdmux[0][10][91]$a$12589 [2:0] } = { 2'11 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 2'11 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 10'1111111110 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][220]$16047:
      Old ports: A=71303279, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][110]$a$12646
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$a$12646 [31:9] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [7:3] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [1:0] } = { $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] 3'100 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] 4'1000 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] 2'00 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [2] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [2] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][26]$15465:
      Old ports: A=32'11111110110001000010011100000011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][13]$a$12355
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][13]$a$12355 [22] $memory\instruction_memory$rdmux[0][10][13]$a$12355 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$a$12355 [31:23] $memory\instruction_memory$rdmux[0][10][13]$a$12355 [21:8] $memory\instruction_memory$rdmux[0][10][13]$a$12355 [6:0] } = 30'111111101000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][303]$16296:
      Old ports: A=12656771, B=8463363, Y=$memory\instruction_memory$rdmux[0][10][151]$b$12770
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][151]$b$12770 [10] $memory\instruction_memory$rdmux[0][10][151]$b$12770 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][151]$b$12770 [31:11] $memory\instruction_memory$rdmux[0][10][151]$b$12770 [9:8] $memory\instruction_memory$rdmux[0][10][151]$b$12770 [6:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][10][151]$b$12770 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][104]$15699:
      Old ports: A=32'11111110110001000010011100000011, B=2561811, Y=$memory\instruction_memory$rdmux[0][10][52]$a$12472
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][52]$a$12472 [31:14] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [12:5] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [3:0] } = { $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] 3'001 $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][94]$15669:
      Old ports: A=43065891, B=50398227, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12457
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][47]$a$12457 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][47]$a$12457 [31:6] $memory\instruction_memory$rdmux[0][10][47]$a$12457 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][47]$a$12457 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5] 2'00 $memory\instruction_memory$rdmux[0][10][47]$a$12457 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][142]$15813:
      Old ports: A=32'11111100110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][71]$a$12529
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][71]$a$12529 [31:14] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [12:5] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [3:0] } = { $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] 4'0011 $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] 2'01 $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] 1'0 $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][326]$16365:
      Old ports: A=32'11111111111101010000010100010011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][163]$a$12805
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][163]$a$12805 [31:9] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [7:6] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [4:0] } = { $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 3'010 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [5] 10'0100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][40]$15507:
      Old ports: A=32'11111100101101000010010000100011, B=32'11111100110001000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12376
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][20]$a$12376 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$a$12376 [31:11] $memory\instruction_memory$rdmux[0][10][20]$a$12376 [8:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][20]$a$12376 [9] $memory\instruction_memory$rdmux[0][10][20]$a$12376 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12376 [10] 18'010000100000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][57]$15558:
      Old ports: A=32'11111110010001000010011110000011, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][28]$b$12401
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][28]$b$12401 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][28]$b$12401 [31:8] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [6] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][28]$b$12401 [5] 1'1 $memory\instruction_memory$rdmux[0][10][28]$b$12401 [5] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][28]$b$12401 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][246]$16125:
      Old ports: A=32'11111111111101111000011110010011, B=24499731, Y=$memory\instruction_memory$rdmux[0][10][123]$a$12685
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$a$12685 [12] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$a$12685 [31:13] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [11:8] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [6:0] } = { $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] 1'1 $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] 5'11101 $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] 2'11 $memory\instruction_memory$rdmux[0][10][123]$a$12685 [12] 4'0011 $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][47]$15528:
      Old ports: A=545761155, B=32'11111100111101000010111000100011, Y=$memory\instruction_memory$rdmux[0][10][23]$b$12386
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][23]$b$12386 [31:8] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [6] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [4:0] } = { $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] 3'001 $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] 2'01 $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] 3'010 $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] 2'11 $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][39]$15504:
      Old ports: A=67175443, B=32'11111100101001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12374
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][19]$b$12374 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][19]$b$12374 [31:6] $memory\instruction_memory$rdmux[0][10][19]$b$12374 [3:0] } = { $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 3'100 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 2'00 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [4] 2'00 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 3'001 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][208]$16011:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][104]$a$12628
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$a$12628 [31:25] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [23:6] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [4:0] } = { $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] 2'01 $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][25]$15462:
      Old ports: A=1089931187, B=32'11111110111101000010000000100011, Y=$memory\instruction_memory$rdmux[0][10][12]$b$12353
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][12]$b$12353 [31:14] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [12:5] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [3:0] } = { $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] 7'0111101 $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][27]$15468:
      Old ports: A=16189363, B=33019667, Y=$memory\instruction_memory$rdmux[0][10][13]$b$12356
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][13]$b$12356 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12356 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][13]$b$12356 [31:13] $memory\instruction_memory$rdmux[0][10][13]$b$12356 [11:6] $memory\instruction_memory$rdmux[0][10][13]$b$12356 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][13]$b$12356 [12] 8'11110111 $memory\instruction_memory$rdmux[0][10][13]$b$12356 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12356 [12] 5'00111 $memory\instruction_memory$rdmux[0][10][13]$b$12356 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][307]$16308:
      Old ports: A=263443, B=167772399, Y=$memory\instruction_memory$rdmux[0][10][153]$b$12776
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][153]$b$12776 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][153]$b$12776 [31:5] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [3] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][153]$b$12776 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][153]$b$12776 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$b$12776 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][333]$16386:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][166]$b$12815
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][166]$b$12815 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][166]$b$12815 [31:16] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [14:3] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][166]$b$12815 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [15] 2'00 $memory\instruction_memory$rdmux[0][10][166]$b$12815 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][166]$b$12815 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][43]$15516:
      Old ports: A=32'11111100100001000010010100000011, B=32'11101011010111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][21]$b$12380
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$b$12380 [31:9] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [7:3] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][162]$15873:
      Old ports: A=2122392611, B=2130773011, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12559
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][81]$a$12559 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$a$12559 [31:6] $memory\instruction_memory$rdmux[0][10][81]$a$12559 [3:0] } = { 7'0111111 $memory\instruction_memory$rdmux[0][10][81]$a$12559 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12559 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][81]$a$12559 [5] 11'00100000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][99]$15684:
      Old ports: A=32'11111101100001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][49]$b$12464
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$b$12464 [31:14] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [12:5] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [3:0] } = { $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] 1'1 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] 2'01 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][70]$15597:
      Old ports: A=34678307, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][35]$a$12421
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][35]$a$12421 [23] $memory\instruction_memory$rdmux[0][10][35]$a$12421 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][35]$a$12421 [31:24] $memory\instruction_memory$rdmux[0][10][35]$a$12421 [22:10] $memory\instruction_memory$rdmux[0][10][35]$a$12421 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][35]$a$12421 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][113]$15726:
      Old ports: A=501379, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][56]$b$12485
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$b$12485 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$b$12485 [31:16] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [14:9] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [7:0] } = { $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] 1'0 $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][56]$b$12485 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [15] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][30]$15477:
      Old ports: A=32'11111110110001000010011100000011, B=552050723, Y=$memory\instruction_memory$rdmux[0][10][15]$a$12361
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][15]$a$12361 [31:9] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [7:6] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [4:0] } = { $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] 1'1 $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] 3'011 $memory\instruction_memory$rdmux[0][10][15]$a$12361 [5] 3'001 $memory\instruction_memory$rdmux[0][10][15]$a$12361 [5] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [5] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][42]$15513:
      Old ports: A=32'11111100110001000010010100000011, B=32'11101011110111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][21]$a$12379
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][21]$a$12379 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][21]$a$12379 [31:9] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [7:3] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [8] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] 3'110 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] 1'1 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [8] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] 1'0 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][112]$15723:
      Old ports: A=1342670739, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][56]$a$12484
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][56]$a$12484 [15] $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][56]$a$12484 [31:16] $memory\instruction_memory$rdmux[0][10][56]$a$12484 [14:6] $memory\instruction_memory$rdmux[0][10][56]$a$12484 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12484 [15] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12484 [15] 4'0000 $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] 18'011100001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][65]$15582:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][32]$b$12413
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$b$12413 [31:14] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [12:5] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [3:0] } = { $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] 1'0 $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] 2'00 $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] 2'01 $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][247]$16128:
      Old ports: A=267843219, B=267388947, Y=$memory\instruction_memory$rdmux[0][10][123]$b$12686
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][123]$b$12686 [11] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][123]$b$12686 [31:12] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [10:8] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [6:0] } = { 13'0000111111110 $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] 1'0 $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] 8'00010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][259]$16164:
      Old ports: A=32871, B=2098451, Y=$memory\instruction_memory$rdmux[0][10][129]$b$12704
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][129]$b$12704 [4] $memory\instruction_memory$rdmux[0][10][129]$b$12704 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$b$12704 [31:5] $memory\instruction_memory$rdmux[0][10][129]$b$12704 [3] $memory\instruction_memory$rdmux[0][10][129]$b$12704 [1:0] } = { 10'0000000000 $memory\instruction_memory$rdmux[0][10][129]$b$12704 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][129]$b$12704 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][129]$b$12704 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12704 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$b$12704 [2] $memory\instruction_memory$rdmux[0][10][129]$b$12704 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][239]$16104:
      Old ports: A=32'11111100000001000010111000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][119]$b$12674
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][119]$b$12674 [31:10] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [8:3] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [1:0] } = { $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] 2'00 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [2] 2'10 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][160]$15867:
      Old ports: A=67174675, B=32871, Y=$memory\instruction_memory$rdmux[0][10][80]$a$12556
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$a$12556 [31:5] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [3] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12556 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][253]$16146:
      Old ports: A=1299, B=34115683, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12695
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][126]$b$12695 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][126]$b$12695 [31:6] $memory\instruction_memory$rdmux[0][10][126]$b$12695 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 3'000 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 2'00 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [4] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][184]$15939:
      Old ports: A=16189235, B=32'10111100110001000000011110010011, Y=$memory\instruction_memory$rdmux[0][10][92]$a$12592
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][92]$a$12592 [31:8] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [6] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [4:0] } = { $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] 1'0 $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] 4'0011 $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] 14'00000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][119]$15744:
      Old ports: A=32'11111110110001000010011100000011, B=133171091, Y=$memory\instruction_memory$rdmux[0][10][59]$b$12494
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$b$12494 [31:14] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [12:5] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [3:0] } = { $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] 2'11 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] 2'11 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][7]$15408:
      Old ports: A=32'11111110000001000010001000100011, B=125829231, Y=$memory\instruction_memory$rdmux[0][10][3]$b$12326
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$b$12326 [31:10] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [8:3] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [1:0] } = { $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] 2'11 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] 2'10 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][316]$16335:
      Old ports: A=15995955, B=32'11111100000000000000011000110111, Y=$memory\instruction_memory$rdmux[0][10][158]$a$12790
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$a$12790 [31:13] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [11:3] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [1:0] } = { $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] 2'00 $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] 7'0000001 $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] 8'00011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][100]$15687:
      Old ports: A=5943, B=32'11111110110001000010011010000011, Y=$memory\instruction_memory$rdmux[0][10][50]$a$12466
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][50]$a$12466 [31:8] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [6:3] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [1:0] } = { $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] 3'000 $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] 3'011 $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] 1'0 $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][73]$15606:
      Old ports: A=117440623, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][36]$b$12425
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][36]$b$12425 [31:9] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [7:3] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [1:0] } = { $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] 3'000 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] 2'00 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] 1'0 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][77]$15618:
      Old ports: A=1542035, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][38]$b$12431
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$b$12431 [31:14] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [12:5] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [3:0] } = { $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] 2'01 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] 6'000111 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][102]$15693:
      Old ports: A=15107891, B=468739, Y=$memory\instruction_memory$rdmux[0][10][51]$a$12469
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][51]$a$12469 [13] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][51]$a$12469 [31:14] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [12:5] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] 4'0011 $memory\instruction_memory$rdmux[0][10][51]$a$12469 [13] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] 8'00011100 $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][240]$16107:
      Old ports: A=32'11111101110001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][120]$a$12676
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$a$12676 [31:14] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [12:5] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [3:0] } = { $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] 1'0 $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] 1'0 $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] 2'01 $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][170]$15897:
      Old ports: A=267388691, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12571
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][85]$a$12571 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][85]$a$12571 [31:6] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] 3'111 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5] 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5] 2'00 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][133]$15786:
      Old ports: A=32'11111110100001000010011100000011, B=133171091, Y=$memory\instruction_memory$rdmux[0][10][66]$b$12515
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$b$12515 [31:14] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [12:5] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [3:0] } = { $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] 2'11 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] 1'1 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][45]$15522:
      Old ports: A=32'11111100110001000010011110000011, B=545761155, Y=$memory\instruction_memory$rdmux[0][10][22]$b$12383
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$b$12383 [31:23] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [21:16] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [14:0] } = { $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] 1'1 $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] 7'0010001 $memory\instruction_memory$rdmux[0][10][22]$b$12383 [15] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][140]$15807:
      Old ports: A=16189363, B=501379, Y=$memory\instruction_memory$rdmux[0][10][70]$a$12526
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][70]$a$12526 [13] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$a$12526 [31:14] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [12:5] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [13] 5'00011 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][132]$15783:
      Old ports: A=1542035, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12514
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][66]$a$12514 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][66]$a$12514 [31:6] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [3:0] } = { $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] 3'101 $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] 3'001 $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][110]$15717:
      Old ports: A=16031779, B=6071, Y=$memory\instruction_memory$rdmux[0][10][55]$a$12481
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$a$12481 [31:14] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [12:3] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] 2'00 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] 2'01 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][226]$16065:
      Old ports: A=369098991, B=329619, Y=$memory\instruction_memory$rdmux[0][10][113]$a$12655
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$a$12655 [31:5] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [3] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] 1'0 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][256]$16155:
      Old ports: A=41943151, B=67667555, Y=$memory\instruction_memory$rdmux[0][10][128]$a$12700
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12700 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][128]$a$12700 [31:10] $memory\instruction_memory$rdmux[0][10][128]$a$12700 [8:3] $memory\instruction_memory$rdmux[0][10][128]$a$12700 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12700 [2] 1'0 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [2] 3'000 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] 3'000 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] 5'00110 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][272]$16203:
      Old ports: A=132122003, B=11007667, Y=$memory\instruction_memory$rdmux[0][10][136]$a$12724
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][136]$a$12724 [31:9] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [7:6] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [4:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] 1'1 $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] 3'100 $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] 2'01 $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][29]$15474:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][14]$b$12359
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][14]$b$12359 [7] $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$b$12359 [31:8] $memory\instruction_memory$rdmux[0][10][14]$b$12359 [6] $memory\instruction_memory$rdmux[0][10][14]$b$12359 [4:0] } = { 10'1111110011 $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] 2'11 $memory\instruction_memory$rdmux[0][10][14]$b$12359 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][318]$16341:
      Old ports: A=12875443, B=34047075, Y=$memory\instruction_memory$rdmux[0][10][159]$a$12793
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][159]$a$12793 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$a$12793 [31:7] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [5] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [6] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] 4'0001 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [6] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] 2'01 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][28]$15471:
      Old ports: A=16189363, B=1075304339, Y=$memory\instruction_memory$rdmux[0][10][14]$a$12358
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][14]$a$12358 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][14]$a$12358 [31:13] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [11:6] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][14]$a$12358 [12] 6'000000 $memory\instruction_memory$rdmux[0][10][14]$a$12358 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [5] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [5] 5'10111 $memory\instruction_memory$rdmux[0][10][14]$a$12358 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [12] 12'001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][115]$15732:
      Old ports: A=16188595, B=427283, Y=$memory\instruction_memory$rdmux[0][10][57]$b$12488
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$b$12488 [8] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$b$12488 [31:9] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [7:6] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] 3'011 $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [8] 6'000010 $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][155]$15852:
      Old ports: A=16156595, B=15179811, Y=$memory\instruction_memory$rdmux[0][10][77]$b$12548
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][77]$b$12548 [13] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$b$12548 [31:14] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [12:5] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [3:0] } = { 11'00000000111 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] 3'011 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [13] 4'1000 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][118]$15741:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12493
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][59]$a$12493 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][59]$a$12493 [31:6] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [3:0] } = { $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] 3'101 $memory\instruction_memory$rdmux[0][10][59]$a$12493 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [4] 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][59]$a$12493 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][205]$16002:
      Old ports: A=32'11111100101001000010011000100011, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][102]$b$12623
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][102]$b$12623 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12623 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][102]$b$12623 [31:9] $memory\instruction_memory$rdmux[0][10][102]$b$12623 [7:6] $memory\instruction_memory$rdmux[0][10][102]$b$12623 [4:0] } = { 9'111111001 $memory\instruction_memory$rdmux[0][10][102]$b$12623 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12623 [5] 19'0010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][163]$15876:
      Old ports: A=32'10011000000000010000000100010011, B=10167, Y=$memory\instruction_memory$rdmux[0][10][81]$b$12560
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][81]$b$12560 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][81]$b$12560 [31:17] $memory\instruction_memory$rdmux[0][10][81]$b$12560 [15:3] $memory\instruction_memory$rdmux[0][10][81]$b$12560 [1:0] } = { $memory\instruction_memory$rdmux[0][10][81]$b$12560 [16] 2'00 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12560 [16] 12'000000000000 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] 2'00 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] 1'0 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][34]$15489:
      Old ports: A=32'11111100110001000010011110000011, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][17]$a$12367
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][17]$a$12367 [24] $memory\instruction_memory$rdmux[0][10][17]$a$12367 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$a$12367 [31:25] $memory\instruction_memory$rdmux[0][10][17]$a$12367 [23:8] $memory\instruction_memory$rdmux[0][10][17]$a$12367 [6:0] } = 30'111111011000100001001110000011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][130]$15777:
      Old ports: A=32'11111110110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][65]$a$12511
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$a$12511 [31:14] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [12:5] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [3:0] } = { $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] 3'011 $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] 2'01 $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] 1'0 $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][123]$15756:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][61]$b$12500
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$b$12500 [31:5] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [3] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [1:0] } = { $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12500 [2] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][168]$15891:
      Old ports: A=32'11111110110001000010011100000011, B=1047529363, Y=$memory\instruction_memory$rdmux[0][10][84]$a$12568
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$a$12568 [31:14] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [12:5] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [3:0] } = { $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] 6'111110 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][166]$15885:
      Old ports: A=16777327, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][83]$a$12565
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$a$12565 [31:8] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [6:3] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [1:0] } = { $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] 3'000 $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] 4'0000 $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] 2'00 $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][125]$15762:
      Old ports: A=32'11111100101001000010011000100011, B=32'11111100101101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][62]$b$12503
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][62]$b$12503 [20] $memory\instruction_memory$rdmux[0][10][62]$b$12503 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][62]$b$12503 [31:21] $memory\instruction_memory$rdmux[0][10][62]$b$12503 [19:10] $memory\instruction_memory$rdmux[0][10][62]$b$12503 [8:0] } = 30'111111001010100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][172]$15903:
      Old ports: A=32'11111110100001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][86]$a$12574
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$a$12574 [31:14] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [12:5] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [3:0] } = { $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] 1'0 $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] 2'00 $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] 2'01 $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][173]$15906:
      Old ports: A=32'11111110111101000010010000100011, B=32'11111110100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][86]$b$12575
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][86]$b$12575 [8] $memory\instruction_memory$rdmux[0][10][86]$b$12575 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][86]$b$12575 [31:9] $memory\instruction_memory$rdmux[0][10][86]$b$12575 [7:6] $memory\instruction_memory$rdmux[0][10][86]$b$12575 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][86]$b$12575 [5] $memory\instruction_memory$rdmux[0][10][86]$b$12575 [5] $memory\instruction_memory$rdmux[0][10][86]$b$12575 [5] 10'0100001001 $memory\instruction_memory$rdmux[0][10][86]$b$12575 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][147]$15828:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][73]$b$12536
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$b$12536 [31:14] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [12:5] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [3:0] } = { $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] 2'00 $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] 2'01 $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][12]$15423:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][6]$a$12334
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][6]$a$12334 [31:14] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [12:5] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [3:0] } = { $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] 2'00 $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] 3'001 $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][179]$15924:
      Old ports: A=16189107, B=32'10011100110001000000011000010011, Y=$memory\instruction_memory$rdmux[0][10][89]$b$12584
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][89]$b$12584 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][89]$b$12584 [31:27] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [25:6] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [4:0] } = { $memory\instruction_memory$rdmux[0][10][89]$b$12584 [26] 2'00 $memory\instruction_memory$rdmux[0][10][89]$b$12584 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [26] 4'0011 $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] 2'01 $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] 8'00000110 $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][131]$15780:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][65]$b$12512
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][65]$b$12512 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][65]$b$12512 [31:8] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [6] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][65]$b$12512 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [5] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][65]$b$12512 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][183]$15936:
      Old ports: A=1556580243, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][91]$b$12590
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][91]$b$12590 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][91]$b$12590 [31:25] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [23:8] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [6:0] } = { $memory\instruction_memory$rdmux[0][10][91]$b$12590 [24] 1'1 $memory\instruction_memory$rdmux[0][10][91]$b$12590 [24] 3'111 $memory\instruction_memory$rdmux[0][10][91]$b$12590 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][146]$15825:
      Old ports: A=16189363, B=499747, Y=$memory\instruction_memory$rdmux[0][10][73]$a$12535
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][73]$a$12535 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][73]$a$12535 [31:14] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [12:5] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][73]$a$12535 [13] 3'000 $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][136]$15795:
      Old ports: A=16189363, B=1081595795, Y=$memory\instruction_memory$rdmux[0][10][68]$a$12520
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][68]$a$12520 [12] $memory\instruction_memory$rdmux[0][10][68]$a$12520 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][68]$a$12520 [31:13] $memory\instruction_memory$rdmux[0][10][68]$a$12520 [11:6] $memory\instruction_memory$rdmux[0][10][68]$a$12520 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12520 [12] 6'000000 $memory\instruction_memory$rdmux[0][10][68]$a$12520 [5] 7'1110111 $memory\instruction_memory$rdmux[0][10][68]$a$12520 [12] $memory\instruction_memory$rdmux[0][10][68]$a$12520 [12] 12'001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][331]$16380:
      Old ports: A=16057651, B=345347, Y=$memory\instruction_memory$rdmux[0][10][165]$b$12812
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][165]$b$12812 [14] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$b$12812 [31:15] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [13:5] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] 13'0101000010100 $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][194]$15969:
      Old ports: A=16156595, B=460179, Y=$memory\instruction_memory$rdmux[0][10][97]$a$12607
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][97]$a$12607 [16] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$a$12607 [31:17] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [15:6] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] 3'011 $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] 5'00001 $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][4]$15399:
      Old ports: A=32'11111100110001000010011110000011, B=501635, Y=$memory\instruction_memory$rdmux[0][10][2]$a$12322
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$a$12322 [31:23] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [21:16] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [14:0] } = { $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] 2'00 $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] 4'0001 $memory\instruction_memory$rdmux[0][10][2]$a$12322 [15] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][342]$16413:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][171]$a$12829
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][171]$a$12829 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$a$12829 [31:16] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [14:3] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][171]$a$12829 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [15] 2'00 $memory\instruction_memory$rdmux[0][10][171]$a$12829 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][171]$a$12829 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][128]$15771:
      Old ports: A=2594707, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][64]$a$12508
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][64]$a$12508 [31:14] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [12:5] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [3:0] } = { $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] 2'00 $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] 3'001 $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][84]$15639:
      Old ports: A=32'11111110110001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][42]$a$12442
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$a$12442 [31:14] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [12:5] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [3:0] } = { $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] 1'0 $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] 2'01 $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][211]$16020:
      Old ports: A=494928111, B=329619, Y=$memory\instruction_memory$rdmux[0][10][105]$b$12632
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$b$12632 [31:5] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [3] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][225]$16062:
      Old ports: A=329619, B=492819, Y=$memory\instruction_memory$rdmux[0][10][112]$b$12653
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][112]$b$12653 [15] $memory\instruction_memory$rdmux[0][10][112]$b$12653 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$b$12653 [31:16] $memory\instruction_memory$rdmux[0][10][112]$b$12653 [14:8] $memory\instruction_memory$rdmux[0][10][112]$b$12653 [6:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][112]$b$12653 [15] 6'100001 $memory\instruction_memory$rdmux[0][10][112]$b$12653 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][234]$16089:
      Old ports: A=32'11111110000001000010000000100011, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][117]$a$12667
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$a$12667 [31:14] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [12:3] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [1:0] } = { $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] 10'0000000000 $memory\instruction_memory$rdmux[0][10][117]$a$12667 [2] 2'10 $memory\instruction_memory$rdmux[0][10][117]$a$12667 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][249]$16134:
      Old ports: A=12056499, B=267810323, Y=$memory\instruction_memory$rdmux[0][10][124]$b$12689
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$b$12689 [31:23] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [21:6] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] 6'111011 $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] 6'111011 $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][264]$16179:
      Old ports: A=1299, B=32'11111010111110001111011011100011, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12712
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][132]$a$12712 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][132]$a$12712 [31:6] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [3:0] } = { $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] 3'000 $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] 2'01 $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5:4] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][276]$16215:
      Old ports: A=10978611, B=32871, Y=$memory\instruction_memory$rdmux[0][10][138]$a$12730
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12730 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][138]$a$12730 [31:5] $memory\instruction_memory$rdmux[0][10][138]$a$12730 [3] $memory\instruction_memory$rdmux[0][10][138]$a$12730 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] 2'00 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] 5'10000 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] 1'0 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][287]$16248:
      Old ports: A=328723, B=32855187, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12746
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][143]$b$12746 [7]
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$b$12746 [31:8] $memory\instruction_memory$rdmux[0][10][143]$b$12746 [6:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] 5'01010 $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] 1'0 $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] 11'01000010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][149]$15834:
      Old ports: A=133171091, B=32'11111010111001111101010011100011, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12539
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][74]$b$12539 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$b$12539 [31:6] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [3:0] } = { $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] 3'111 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] 1'0 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] 1'0 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] 2'01 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][312]$16323:
      Old ports: A=15996851, B=1084655283, Y=$memory\instruction_memory$rdmux[0][10][156]$a$12784
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][156]$a$12784 [15] $memory\instruction_memory$rdmux[0][10][156]$a$12784 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][156]$a$12784 [31:16] $memory\instruction_memory$rdmux[0][10][156]$a$12784 [14:9] $memory\instruction_memory$rdmux[0][10][156]$a$12784 [7:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [15] 7'0000001 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [8] 1'1 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [8] 2'01 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [15] 3'000 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [8] 11'01110110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][325]$16362:
      Old ports: A=32'11110010010111111111000001101111, B=8389943, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12803
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][162]$b$12803 [4:3]
      New connections: { $memory\instruction_memory$rdmux[0][10][162]$b$12803 [31:5] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [2:0] } = { $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] 2'00 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [4:3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] 4'1111 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][335]$16392:
      Old ports: A=345347, B=25167635, Y=$memory\instruction_memory$rdmux[0][10][167]$b$12818
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][167]$b$12818 [14] $memory\instruction_memory$rdmux[0][10][167]$b$12818 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][167]$b$12818 [31:15] $memory\instruction_memory$rdmux[0][10][167]$b$12818 [13:5] $memory\instruction_memory$rdmux[0][10][167]$b$12818 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][167]$b$12818 [4] $memory\instruction_memory$rdmux[0][10][167]$b$12818 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][167]$b$12818 [14] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12818 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][167]$b$12818 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][152]$15843:
      Old ports: A=32'11111100110001000010011100000011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][76]$a$12544
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][76]$a$12544 [31:14] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [12:5] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [3:0] } = { $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] 4'0011 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] 2'01 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] 7'0000111 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][154]$15849:
      Old ports: A=32'11111110000001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][77]$a$12547
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][77]$a$12547 [31:14] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [12:5] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [3:0] } = { $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] 3'000 $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] 3'001 $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][41]$15510:
      Old ports: A=32'11111100110101000010000000100011, B=32'11111110000001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][20]$b$12377
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][20]$b$12377 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][20]$b$12377 [31:21] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [19:10] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [8:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][20]$b$12377 [9] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12377 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [20] 10'0010000100 $memory\instruction_memory$rdmux[0][10][20]$b$12377 [9] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][89]$15654:
      Old ports: A=1639973103, B=329619, Y=$memory\instruction_memory$rdmux[0][10][44]$b$12449
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][44]$b$12449 [31:5] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [3] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] 3'000 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][15]$15432:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][7]$b$12338
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$b$12338 [31:14] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [12:5] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [3:0] } = { $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] 2'00 $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] 3'001 $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] 1'0 $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][177]$15918:
      Old ports: A=32'11111100111101000010100000100011, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][88]$b$12581
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][88]$b$12581 [11] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$b$12581 [31:12] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [10:3] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [1:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] 2'01 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][344]$16419:
      Old ports: A=345347, B=16779027, Y=$memory\instruction_memory$rdmux[0][10][172]$a$12832
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$a$12832 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12832 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$a$12832 [31:15] $memory\instruction_memory$rdmux[0][10][172]$a$12832 [13:5] $memory\instruction_memory$rdmux[0][10][172]$a$12832 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][172]$a$12832 [4] 5'00000 $memory\instruction_memory$rdmux[0][10][172]$a$12832 [14] 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12832 [14] 5'00001 $memory\instruction_memory$rdmux[0][10][172]$a$12832 [4] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][14]$15429:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][7]$a$12337
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][7]$a$12337 [8] $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][7]$a$12337 [31:9] $memory\instruction_memory$rdmux[0][10][7]$a$12337 [7:6] $memory\instruction_memory$rdmux[0][10][7]$a$12337 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] 3'011 $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] 18'010000100110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][213]$16026:
      Old ports: A=32'11111100110001000010011100000011, B=2099091, Y=$memory\instruction_memory$rdmux[0][10][106]$b$12635
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][106]$b$12635 [31:14] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [12:5] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [3:0] } = { $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [4] 2'00 $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][106]$b$12635 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][286]$16245:
      Old ports: A=9511459, B=67438179, Y=$memory\instruction_memory$rdmux[0][10][143]$a$12745
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][143]$a$12745 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12745 [6] }
      New connections: { $memory\instruction_memory$rdmux[0][10][143]$a$12745 [31:14] $memory\instruction_memory$rdmux[0][10][143]$a$12745 [12:7] $memory\instruction_memory$rdmux[0][10][143]$a$12745 [5:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][143]$a$12745 [6] 2'00 $memory\instruction_memory$rdmux[0][10][143]$a$12745 [13] 2'00 $memory\instruction_memory$rdmux[0][10][143]$a$12745 [13] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12745 [6] 6'010000 $memory\instruction_memory$rdmux[0][10][143]$a$12745 [6] 9'100100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][96]$15675:
      Old ports: A=32'11111100110001000010101000100011, B=32'11111100110101000010100000100011, Y=$memory\instruction_memory$rdmux[0][10][48]$a$12460
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][48]$a$12460 [20] $memory\instruction_memory$rdmux[0][10][48]$a$12460 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][48]$a$12460 [31:21] $memory\instruction_memory$rdmux[0][10][48]$a$12460 [19:10] $memory\instruction_memory$rdmux[0][10][48]$a$12460 [8:0] } = 30'111111001100100001010000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][135]$15792:
      Old ports: A=1106761491, B=133658387, Y=$memory\instruction_memory$rdmux[0][10][67]$b$12518
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][67]$b$12518 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [13] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$b$12518 [31:16] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [14] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [12:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][67]$b$12518 [15] 3'000 $memory\instruction_memory$rdmux[0][10][67]$b$12518 [13] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [13] 23'11111011111011100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][210]$16017:
      Old ports: A=329619, B=492819, Y=$memory\instruction_memory$rdmux[0][10][105]$a$12631
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][105]$a$12631 [15] $memory\instruction_memory$rdmux[0][10][105]$a$12631 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][105]$a$12631 [31:16] $memory\instruction_memory$rdmux[0][10][105]$a$12631 [14:8] $memory\instruction_memory$rdmux[0][10][105]$a$12631 [6:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][105]$a$12631 [15] 6'100001 $memory\instruction_memory$rdmux[0][10][105]$a$12631 [7] 8'10010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][329]$16374:
      Old ports: A=33556243, B=11005539, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12809
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][164]$b$12809 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][164]$b$12809 [31:6] $memory\instruction_memory$rdmux[0][10][164]$b$12809 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 2'00 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 2'11 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [4] 1'0 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][159]$15864:
      Old ports: A=19, B=62989315, Y=$memory\instruction_memory$rdmux[0][10][79]$b$12554
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][79]$b$12554 [31:11] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [9:5] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] 5'00000 $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] 2'00 $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] 11'00000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][64]$15579:
      Old ports: A=329619, B=514147, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12412
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][32]$a$12412 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][32]$a$12412 [31:6] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [3:0] } = { 14'00000000000001 $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5] 1'1 $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5:4] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][3]$15396:
      Old ports: A=67175443, B=32'11111100101001000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12320
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$b$12320 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$b$12320 [31:6] $memory\instruction_memory$rdmux[0][10][1]$b$12320 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 3'100 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 2'00 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [4] 2'00 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 3'001 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][261]$16170:
      Old ports: A=398435, B=32'11111110000001111000000011100011, Y=$memory\instruction_memory$rdmux[0][10][130]$b$12707
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][130]$b$12707 [10] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$b$12707 [31:11] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [9:8] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [6:0] } = { $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] 8'00000011 $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] 2'00 $memory\instruction_memory$rdmux[0][10][130]$b$12707 [10] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][68]$15591:
      Old ports: A=58795011, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][34]$a$12418
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][34]$a$12418 [31:11] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [9:5] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][34]$a$12418 [4] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] 9'000000100 $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] 3'000 $memory\instruction_memory$rdmux[0][10][34]$a$12418 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][6]$15405:
      Old ports: A=501635, B=32'11111110111101000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][3]$a$12325
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][3]$a$12325 [31:8] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [6] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [4:0] } = { $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] 1'0 $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] 2'01 $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] 5'01001 $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][266]$16185:
      Old ports: A=32'11111100000001011000001011100011, B=1049875, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12715
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][133]$a$12715 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$a$12715 [31:6] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [3:0] } = { $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][133]$a$12715 [4] 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][133]$a$12715 [4] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5:4] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][322]$16353:
      Old ports: A=166725523, B=13039283, Y=$memory\instruction_memory$rdmux[0][10][161]$a$12799
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$a$12799 [31:9] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [7:6] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] 2'00 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] 2'11 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] 10'0111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][2]$15393:
      Old ports: A=32'11111100000000010000000100010011, B=42020387, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12319
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][1]$a$12319 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][1]$a$12319 [31:6] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [3:0] } = { $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5] 9'000000100 $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5] 1'0 $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][293]$16266:
      Old ports: A=32'11111111100001010000010100010011, B=8390455, Y=$memory\instruction_memory$rdmux[0][10][146]$b$12755
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$b$12755 [31:17] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [15:3] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [1:0] } = { $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] 5'10000 $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] 7'0000001 $memory\instruction_memory$rdmux[0][10][146]$b$12755 [2] 3'100 $memory\instruction_memory$rdmux[0][10][146]$b$12755 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][321]$16350:
      Old ports: A=5674899, B=514147, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12797
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][160]$b$12797 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][160]$b$12797 [31:6] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [3:0] } = { 9'000000000 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] 3'011 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [5] 2'01 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [5:4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][134]$15789:
      Old ports: A=32'11111100111001111101011011100011, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][67]$a$12517
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][67]$a$12517 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][67]$a$12517 [31:9] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [7:6] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][67]$a$12517 [8] 3'011 $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] 3'001 $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][60]$15567:
      Old ports: A=2099091, B=32'11111010111001111101100011100011, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12406
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][30]$a$12406 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][30]$a$12406 [31:6] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [3:0] } = { $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 3'100 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5:4] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [4] $memory\instruction_memory$rdmux[0][10][30]$a$12406 [4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][85]$15642:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][42]$b$12443
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][42]$b$12443 [7] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][42]$b$12443 [31:8] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [6] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][42]$b$12443 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][90]$15657:
      Old ports: A=492819, B=46211203, Y=$memory\instruction_memory$rdmux[0][10][45]$a$12451
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][45]$a$12451 [31:8] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [6:5] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] 3'000 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] 1'1 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] 2'00 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][206]$16005:
      Old ports: A=1050515, B=49748579, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12625
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][103]$a$12625 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][103]$a$12625 [31:6] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] 1'0 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] 2'10 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] 3'000 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [4] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [4] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][269]$16194:
      Old ports: A=1683, B=32'11111100110111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][134]$b$12719
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][134]$b$12719 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][134]$b$12719 [31:5] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [3] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [1:0] } = { $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] 2'00 $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12719 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [4] 1'0 $memory\instruction_memory$rdmux[0][10][134]$b$12719 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][156]$15855:
      Old ports: A=32'11111110000001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][78]$a$12550
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][78]$a$12550 [31:14] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [12:5] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [3:0] } = { $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] 4'0000 $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] 2'01 $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][98]$15681:
      Old ports: A=32'11111110110001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][49]$a$12463
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][49]$a$12463 [31:14] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [12:5] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [3:0] } = { $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] 3'001 $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][343]$16416:
      Old ports: A=17126675, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][171]$b$12830
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][171]$b$12830 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][171]$b$12830 [31:13] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [11:6] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][171]$b$12830 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][171]$b$12830 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][297]$16278:
      Old ports: A=1043, B=8389943, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12761
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][148]$b$12761 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][148]$b$12761 [31:3] $memory\instruction_memory$rdmux[0][10][148]$b$12761 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][148]$b$12761 [2] 14'00000000000010 $memory\instruction_memory$rdmux[0][10][148]$b$12761 [2] 2'00 $memory\instruction_memory$rdmux[0][10][148]$b$12761 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][114]$15729:
      Old ports: A=2594707, B=32'11111101000001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][57]$a$12487
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][57]$a$12487 [31:14] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [12:5] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [3:0] } = { $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] 2'00 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] 3'001 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][121]$15750:
      Old ports: A=46211203, B=42017795, Y=$memory\instruction_memory$rdmux[0][10][60]$b$12497
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][60]$b$12497 [10] $memory\instruction_memory$rdmux[0][10][60]$b$12497 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$b$12497 [31:11] $memory\instruction_memory$rdmux[0][10][60]$b$12497 [9:8] $memory\instruction_memory$rdmux[0][10][60]$b$12497 [6:0] } = { 9'000000101 $memory\instruction_memory$rdmux[0][10][60]$b$12497 [7] 20'00000100100000000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][310]$16317:
      Old ports: A=160434067, B=48746595, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12781
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][155]$a$12781 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][155]$a$12781 [31:6] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] 1'0 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [4] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][195]$15972:
      Old ports: A=492819, B=32'11011100000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][97]$b$12608
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][97]$b$12608 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][97]$b$12608 [31:5] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [3] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [1:0] } = { $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12608 [4] 1'0 $memory\instruction_memory$rdmux[0][10][97]$b$12608 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][174]$15909:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12577
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][87]$a$12577 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$a$12577 [31:6] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [3:0] } = { $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 2'11 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [4] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 3'011 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [4] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][197]$15978:
      Old ports: A=329363, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12611
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][98]$b$12611 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][98]$b$12611 [31:3] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [1:0] } = { $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 3'011 $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 2'10 $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][83]$15636:
      Old ports: A=32'11111110000001000010011100000011, B=16210019, Y=$memory\instruction_memory$rdmux[0][10][41]$b$12440
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][41]$b$12440 [31:9] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [7:6] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [4:0] } = { $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] 2'01 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][176]$15915:
      Old ports: A=32'11111100000001000010101000100011, B=1050515, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12580
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][88]$a$12580 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][88]$a$12580 [31:6] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [3:0] } = { $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [4] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] 4'0000 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [4] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][145]$15822:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][72]$b$12533
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$b$12533 [31:14] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [12:5] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [3:0] } = { $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] 2'00 $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] 3'001 $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][108]$15711:
      Old ports: A=16188595, B=427283, Y=$memory\instruction_memory$rdmux[0][10][54]$a$12478
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][54]$a$12478 [8] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][54]$a$12478 [31:9] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [7:6] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] 3'011 $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [8] 6'000010 $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][235]$16092:
      Old ports: A=32'11111110000001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][117]$b$12668
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][117]$b$12668 [31:14] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [12:5] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [3:0] } = { $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] 4'0000 $memory\instruction_memory$rdmux[0][10][117]$b$12668 [4] 2'01 $memory\instruction_memory$rdmux[0][10][117]$b$12668 [4] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [4] $memory\instruction_memory$rdmux[0][10][117]$b$12668 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][167]$15888:
      Old ports: A=1542035, B=32'11111110111101000010011000100011, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12566
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][83]$b$12566 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][83]$b$12566 [31:6] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [3:0] } = { $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] 3'101 $memory\instruction_memory$rdmux[0][10][83]$b$12566 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [4] 1'0 $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] 4'0011 $memory\instruction_memory$rdmux[0][10][83]$b$12566 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][209]$16014:
      Old ports: A=492819, B=32'10111010000111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][104]$b$12629
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][104]$b$12629 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][104]$b$12629 [31:5] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [3] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [1:0] } = { $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [4] 1'0 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][216]$16035:
      Old ports: A=16189363, B=492819, Y=$memory\instruction_memory$rdmux[0][10][108]$a$12640
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][108]$a$12640 [15] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][108]$a$12640 [31:16] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [14:6] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] 9'011100001 $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] 1'1 $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][222]$16053:
      Old ports: A=32'11111111111111111111011110110111, B=449283987, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12649
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][111]$a$12649 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][111]$a$12649 [31:3] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [1:0] } = { $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 1'1 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][230]$16077:
      Old ports: A=32'11111100111101000010101000100011, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][115]$a$12661
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][115]$a$12661 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][115]$a$12661 [31:9] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [7:6] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][115]$a$12661 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] 1'1 $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][237]$16098:
      Old ports: A=1047529363, B=32'11111110111001111101011011100011, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12671
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][118]$b$12671 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][118]$b$12671 [31:6] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [3:0] } = { $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] 6'111110 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] 2'11 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [4] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] 1'0 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] 3'011 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [4] 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][244]$16119:
      Old ports: A=15179811, B=32'11111111010111111111000001101111, Y=$memory\instruction_memory$rdmux[0][10][122]$a$12682
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$a$12682 [21] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$a$12682 [31:22] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [20:3] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [1:0] } = { $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [21] 1'1 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] 1'1 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][250]$16137:
      Old ports: A=32888211, B=84313187, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12691
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][125]$a$12691 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][125]$a$12691 [31:6] $memory\instruction_memory$rdmux[0][10][125]$a$12691 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [5] 2'01 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] 2'01 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] 1'0 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] 3'010 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] $memory\instruction_memory$rdmux[0][10][125]$a$12691 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][260]$16167:
      Old ports: A=67670627, B=47582307, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12706
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][130]$a$12706 [10:9]
      New connections: { $memory\instruction_memory$rdmux[0][10][130]$a$12706 [31:11] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [8:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][130]$a$12706 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10:9] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$a$12706 [9] 2'00 $memory\instruction_memory$rdmux[0][10][130]$a$12706 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][267]$16188:
      Old ports: A=32871, B=32'11111100000001111000101011100011, Y=$memory\instruction_memory$rdmux[0][10][133]$b$12716
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][133]$b$12716 [31:8] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [6:3] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [1:0] } = { $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] 7'0000000 $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] 4'1000 $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] 1'0 $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][274]$16209:
      Old ports: A=164627859, B=15072867, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12727
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][137]$a$12727 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$a$12727 [31:6] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [4] 2'00 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [4] 2'11 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] 1'0 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] 1'1 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5:4] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][280]$16227:
      Old ports: A=1088816947, B=15128371, Y=$memory\instruction_memory$rdmux[0][10][140]$a$12736
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][140]$a$12736 [30] $memory\instruction_memory$rdmux[0][10][140]$a$12736 [12] }
      New connections: { $memory\instruction_memory$rdmux[0][10][140]$a$12736 [31] $memory\instruction_memory$rdmux[0][10][140]$a$12736 [29:13] $memory\instruction_memory$rdmux[0][10][140]$a$12736 [11:0] } = { 15'000000011100110 $memory\instruction_memory$rdmux[0][10][140]$a$12736 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12736 [12] 13'0011100110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][289]$16254:
      Old ports: A=322961647, B=165676947, Y=$memory\instruction_memory$rdmux[0][10][144]$b$12749
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$b$12749 [31:5] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [3] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] 10'0000000000 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][295]$16272:
      Old ports: A=14971955, B=16777327, Y=$memory\instruction_memory$rdmux[0][10][147]$b$12758
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$b$12758 [31:5] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [3] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] 2'00 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] 1'0 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] 3'000 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [2] 1'1 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][301]$16290:
      Old ports: A=32'10000000000000000000010000110111, B=32'11111111111101000100010000010011, Y=$memory\instruction_memory$rdmux[0][10][150]$b$12767
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$b$12767 [31:15] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [13:3] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] 1'0 $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] 11'00000010000 $memory\instruction_memory$rdmux[0][10][150]$b$12767 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][308]$16311:
      Old ports: A=165676947, B=1084720947, Y=$memory\instruction_memory$rdmux[0][10][154]$a$12778
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][154]$a$12778 [7] $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][154]$a$12778 [31:8] $memory\instruction_memory$rdmux[0][10][154]$a$12778 [6] $memory\instruction_memory$rdmux[0][10][154]$a$12778 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [7] 2'00 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [7] 1'1 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [7] 3'100 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][317]$16338:
      Old ports: A=32'11111111111101100000011000010011, B=7632787, Y=$memory\instruction_memory$rdmux[0][10][158]$b$12791
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][158]$b$12791 [31:18] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [16:8] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [6:0] } = { $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] 7'1110100 $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] 3'011 $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][323]$16356:
      Old ports: A=1084720947, B=6722579, Y=$memory\instruction_memory$rdmux[0][10][161]$b$12800
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][161]$b$12800 [12] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][161]$b$12800 [31:13] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [11:6] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] 6'000000 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [12] 5'10011 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] 5'10001 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][330]$16377:
      Old ports: A=6071, B=493459, Y=$memory\instruction_memory$rdmux[0][10][165]$a$12811
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][165]$a$12811 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12811 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][165]$a$12811 [31:16] $memory\instruction_memory$rdmux[0][10][165]$a$12811 [14:3] $memory\instruction_memory$rdmux[0][10][165]$a$12811 [1:0] } = { 13'0000000000000 $memory\instruction_memory$rdmux[0][10][165]$a$12811 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12811 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12811 [15] 2'00 $memory\instruction_memory$rdmux[0][10][165]$a$12811 [2] 6'011110 $memory\instruction_memory$rdmux[0][10][165]$a$12811 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][337]$16398:
      Old ports: A=16779191, B=49635939, Y=$memory\instruction_memory$rdmux[0][10][168]$b$12821
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][168]$b$12821 [31:7] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [5:3] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] 2'00 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][345]$16422:
      Old ports: A=1084687667, B=32871, Y=$memory\instruction_memory$rdmux[0][10][172]$b$12833
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][172]$b$12833 [31:5] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [3] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 6'000000 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 2'00 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [2] 4'0000 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 1'0 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][141]$15810:
      Old ports: A=32'11111110010001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][70]$b$12527
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][70]$b$12527 [31:14] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [12:5] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [3:0] } = { $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] 2'00 $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] 3'001 $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] 1'0 $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][314]$16329:
      Old ports: A=16016435, B=5244819, Y=$memory\instruction_memory$rdmux[0][10][157]$a$12787
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][157]$a$12787 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][157]$a$12787 [31:8] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [6] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] 1'1 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] 2'10 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] 3'000 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] 3'001 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [7] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][55]$15552:
      Old ports: A=32'11111111000001000000011100010011, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][27]$b$12398
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][27]$b$12398 [31:25] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [23:6] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [4:0] } = { $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] 2'01 $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] 8'00000111 $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][44]$15519:
      Old ports: A=32'11111100010001000010010100000011, B=32'11101010110111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][22]$a$12382
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][22]$a$12382 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][22]$a$12382 [31:9] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [7:3] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [8] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 2'10 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [8] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][292]$16263:
      Old ports: A=267876243, B=279368803, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12754
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][146]$a$12754 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][146]$a$12754 [31:6] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [5:4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] 3'011 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [5] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] 3'101 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][21]$15450:
      Old ports: A=32'11111110010001000010011110000011, B=1542035, Y=$memory\instruction_memory$rdmux[0][10][10]$b$12347
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][10]$b$12347 [31:14] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [12:5] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [3:0] } = { $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] 2'00 $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] 1'0 $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] 2'01 $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] 13'0001111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][18]$15441:
      Old ports: A=32'11111100110001000010011100000011, B=32'11111110010001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][9]$a$12343
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$a$12343 [23] $memory\instruction_memory$rdmux[0][10][9]$a$12343 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$a$12343 [31:24] $memory\instruction_memory$rdmux[0][10][9]$a$12343 [22:8] $memory\instruction_memory$rdmux[0][10][9]$a$12343 [6:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][9]$a$12343 [7] 23'01000100001001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][51]$15540:
      Old ports: A=2594707, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][25]$b$12392
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][25]$b$12392 [31:25] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [23:8] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [6:0] } = { $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] 3'001 $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][298]$16281:
      Old ports: A=32'11111111111101010000010100010011, B=10777651, Y=$memory\instruction_memory$rdmux[0][10][149]$a$12763
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][149]$a$12763 [31:9] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [7:6] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [4:0] } = { $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] 3'010 $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] 1'0 $memory\instruction_memory$rdmux[0][10][149]$a$12763 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [5] 10'0100010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][111]$15720:
      Old ports: A=32'11111110110001000010011100000011, B=2561811, Y=$memory\instruction_memory$rdmux[0][10][55]$b$12482
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][55]$b$12482 [31:14] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [12:5] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [3:0] } = { $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] 3'001 $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] 2'00 $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] 11'01110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][53]$15546:
      Old ports: A=32'11111110110001000010011100000011, B=49762915, Y=$memory\instruction_memory$rdmux[0][10][26]$b$12395
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$b$12395 [31:9] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [7:6] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [4:0] } = { $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] 4'1011 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] 2'01 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] 2'10 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][52]$15543:
      Old ports: A=16189363, B=32'11111110100001111010011110000011, Y=$memory\instruction_memory$rdmux[0][10][26]$a$12394
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][26]$a$12394 [31:14] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [12:5] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [3:0] } = { $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] 2'01 $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][33]$15486:
      Old ports: A=32'11111110000001000010011100000011, B=552051747, Y=$memory\instruction_memory$rdmux[0][10][16]$b$12365
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][16]$b$12365 [31:9] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [7:6] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [4:0] } = { $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] 1'0 $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] 3'001 $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] 5'01001 $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][161]$15870:
      Old ports: A=32'10000001000000010000000100010011, B=2115053091, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12557
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][80]$b$12557 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][80]$b$12557 [31:6] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [3:0] } = { $memory\instruction_memory$rdmux[0][10][80]$b$12557 [4] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5:4] 3'000 $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] 6'000100 $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] 2'00 $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5:4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][218]$16041:
      Old ports: A=492819, B=432013551, Y=$memory\instruction_memory$rdmux[0][10][109]$a$12643
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$a$12643 [31:5] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [3] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] 2'00 $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] 3'000 $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] 4'0000 $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] 1'0 $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][275]$16212:
      Old ports: A=32'10000000000000000000010100110111, B=32'11111111111101010100010100010011, Y=$memory\instruction_memory$rdmux[0][10][137]$b$12728
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][137]$b$12728 [31:15] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [13:3] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [1:0] } = { 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] 1'0 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] 9'000010100 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][245]$16122:
      Old ports: A=24467091, B=8390583, Y=$memory\instruction_memory$rdmux[0][10][122]$b$12683
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][122]$b$12683 [31:13] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [11:3] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] 4'0011 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][258]$16161:
      Old ports: A=32'11111110000001110000000011100011, B=32'11111111111100000000010100010011, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12703
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][129]$a$12703 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][129]$a$12703 [31:6] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [3:0] } = { 7'1111111 $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] 1'0 $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][10]$15417:
      Old ports: A=501635, B=32'11111110110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][5]$a$12331
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$a$12331 [31:23] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [21:8] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [6:0] } = { $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] 1'0 $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] 4'0001 $memory\instruction_memory$rdmux[0][10][5]$a$12331 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [7] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [7] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][189]$15954:
      Old ports: A=460179, B=492819, Y=$memory\instruction_memory$rdmux[0][10][94]$b$12599
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][94]$b$12599 [15] $memory\instruction_memory$rdmux[0][10][94]$b$12599 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][94]$b$12599 [31:16] $memory\instruction_memory$rdmux[0][10][94]$b$12599 [14:8] $memory\instruction_memory$rdmux[0][10][94]$b$12599 [6:0] } = 30'000000000000011100001010010011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][198]$15981:
      Old ports: A=449283987, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][99]$a$12613
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][99]$a$12613 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][99]$a$12613 [31:25] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [23:8] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [6:0] } = { $memory\instruction_memory$rdmux[0][10][99]$a$12613 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [24] 2'11 $memory\instruction_memory$rdmux[0][10][99]$a$12613 [24] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][144]$15819:
      Old ports: A=15179811, B=32'11111100100001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][72]$a$12532
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][72]$a$12532 [31:9] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [7:6] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [4:0] } = { $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] 3'001 $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] 3'001 $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][227]$16068:
      Old ports: A=32'11111110111101000010001000100011, B=8388719, Y=$memory\instruction_memory$rdmux[0][10][113]$b$12656
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][113]$b$12656 [31:10] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [8:3] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [1:0] } = { $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] 2'01 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] 1'0 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] 4'0000 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] 5'00000 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [2] 2'10 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][294]$16269:
      Old ports: A=10753075, B=32'11111111111101110000011100010011, Y=$memory\instruction_memory$rdmux[0][10][147]$a$12757
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][147]$a$12757 [31:9] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [7:6] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [4:0] } = { $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] 1'1 $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] 1'1 $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] 2'01 $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] 3'000 $memory\instruction_memory$rdmux[0][10][147]$a$12757 [5] 2'01 $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][74]$15609:
      Old ports: A=32'11111110100001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][37]$a$12427
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$a$12427 [31:14] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [12:5] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [3:0] } = { $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] 3'001 $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][76]$15615:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][38]$a$12430
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][38]$a$12430 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][38]$a$12430 [31:8] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [6] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [4:0] } = { 9'111111101 $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][38]$a$12430 [7] 1'1 $memory\instruction_memory$rdmux[0][10][38]$a$12430 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][66]$15585:
      Old ports: A=8388719, B=1939, Y=$memory\instruction_memory$rdmux[0][10][33]$a$12415
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][33]$a$12415 [31:5] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [3] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] 12'000000000000 $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][221]$16050:
      Old ports: A=3147667, B=49748579, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12647
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][110]$b$12647 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][110]$b$12647 [31:6] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 3'110 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 3'000 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][75]$15612:
      Old ports: A=16189363, B=501635, Y=$memory\instruction_memory$rdmux[0][10][37]$b$12428
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][37]$b$12428 [13] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][37]$b$12428 [31:14] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [12:5] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][37]$b$12428 [13] 8'00011110 $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][117]$15738:
      Old ports: A=16031779, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][58]$b$12491
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][58]$b$12491 [31:8] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [6] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [4:0] } = { $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] 3'011 $memory\instruction_memory$rdmux[0][10][58]$b$12491 [5] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][58]$b$12491 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][81]$15630:
      Old ports: A=32'11111110010001000010011100000011, B=48746595, Y=$memory\instruction_memory$rdmux[0][10][40]$b$12437
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$b$12437 [31:9] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [7:6] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [4:0] } = { $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] 2'10 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] 1'1 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] 3'001 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][120]$15747:
      Old ports: A=32'11110100111001111101100011100011, B=19, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12496
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][60]$a$12496 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][60]$a$12496 [31:6] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [3:0] } = { $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 1'0 $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 3'000 $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][300]$16287:
      Old ports: A=10777907, B=24614803, Y=$memory\instruction_memory$rdmux[0][10][150]$a$12766
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][150]$a$12766 [31:8] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [6] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] 2'01 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] 3'101 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] 7'1010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][87]$15648:
      Old ports: A=32'11111110100001000010011100000011, B=132122515, Y=$memory\instruction_memory$rdmux[0][10][43]$b$12446
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][43]$b$12446 [31:14] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [12:5] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [3:0] } = { $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] 2'11 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] 2'00 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] 9'000000111 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][187]$15948:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][93]$b$12596
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][93]$b$12596 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][93]$b$12596 [31:27] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [25:8] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [6:0] } = { $memory\instruction_memory$rdmux[0][10][93]$b$12596 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][106]$15705:
      Old ports: A=501379, B=32'11111110110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][53]$a$12475
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][53]$a$12475 [15] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][10][53]$a$12475 [31:16] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [14:9] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [7:0] } = { $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] 4'0001 $memory\instruction_memory$rdmux[0][10][53]$a$12475 [15] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [15] 14'01001110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][1]$15390:
      Old ports: A=1073807635, B=1337983087, Y=$memory\instruction_memory$rdmux[0][10][0]$b$12317
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [31:5] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [3] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [1:0] } = { 4'0100 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] 5'00000 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [4] 7'0000000 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][241]$16110:
      Old ports: A=32'11111100111101000010111000100011, B=32'11111101110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][120]$b$12677
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][120]$b$12677 [8] $memory\instruction_memory$rdmux[0][10][120]$b$12677 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][120]$b$12677 [31:9] $memory\instruction_memory$rdmux[0][10][120]$b$12677 [7:6] $memory\instruction_memory$rdmux[0][10][120]$b$12677 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][120]$b$12677 [8] 2'11 $memory\instruction_memory$rdmux[0][10][120]$b$12677 [5] $memory\instruction_memory$rdmux[0][10][120]$b$12677 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][120]$b$12677 [5] 9'110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][279]$16224:
      Old ports: A=48611427, B=157287955, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12734
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][139]$b$12734 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][139]$b$12734 [31:6] $memory\instruction_memory$rdmux[0][10][139]$b$12734 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [4] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5:4] $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] 4'1100 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] 1'0 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] 3'000 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [4] $memory\instruction_memory$rdmux[0][10][139]$b$12734 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][305]$16302:
      Old ports: A=4269187, B=16843027, Y=$memory\instruction_memory$rdmux[0][10][152]$b$12773
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] $memory\instruction_memory$rdmux[0][10][152]$b$12773 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][152]$b$12773 [31:8] $memory\instruction_memory$rdmux[0][10][152]$b$12773 [6:5] $memory\instruction_memory$rdmux[0][10][152]$b$12773 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [4] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] 8'00000100 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] 2'00 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][126]$15765:
      Old ports: A=32'11111110000001000010011000100011, B=32'11111110000001000010010000100011, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12505
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][63]$a$12505 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][63]$a$12505 [31:10] $memory\instruction_memory$rdmux[0][10][63]$a$12505 [8:0] } = 31'1111111000000100001001000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][175]$15912:
      Old ports: A=32'11111101100001000010011110000011, B=499747, Y=$memory\instruction_memory$rdmux[0][10][87]$b$12578
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][87]$b$12578 [31:8] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [6] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [4:0] } = { $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] 1'0 $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] 5'00001 $memory\instruction_memory$rdmux[0][10][87]$b$12578 [5] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [5] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [5] 4'0100 $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][215]$16032:
      Old ports: A=1002932115, B=32'11111111000001000000011100010011, Y=$memory\instruction_memory$rdmux[0][10][107]$b$12638
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][107]$b$12638 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][10][107]$b$12638 [31:27] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [25:8] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [6:0] } = { $memory\instruction_memory$rdmux[0][10][107]$b$12638 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [26] 5'11111 $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] 4'0001 $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][37]$15498:
      Old ports: A=32871, B=32'11111100000000010000000100010011, Y=$memory\instruction_memory$rdmux[0][10][18]$b$12371
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$b$12371 [31:5] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [3] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [1:0] } = { $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] 9'000000000 $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [2] 6'000000 $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12371 [2] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][248]$16131:
      Old ports: A=11008179, B=32855827, Y=$memory\instruction_memory$rdmux[0][10][124]$a$12688
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][124]$a$12688 [31:9] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [7:6] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] 2'01 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][9]$15414:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][4]$b$12329
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][4]$b$12329 [12] $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][4]$b$12329 [31:13] $memory\instruction_memory$rdmux[0][10][4]$b$12329 [11:6] $memory\instruction_memory$rdmux[0][10][4]$b$12329 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][4]$b$12329 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][36]$15495:
      Old ports: A=62989315, B=67174675, Y=$memory\instruction_memory$rdmux[0][10][18]$a$12370
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][18]$a$12370 [31:11] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [9:5] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][10][18]$a$12370 [4] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] 8'00000100 $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] 3'000 $memory\instruction_memory$rdmux[0][10][18]$a$12370 [4] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][202]$15993:
      Old ports: A=1556580243, B=32'11111111000001000000010110010011, Y=$memory\instruction_memory$rdmux[0][10][101]$a$12619
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$a$12619 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$a$12619 [31:25] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [23:10] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [8:0] } = { $memory\instruction_memory$rdmux[0][10][101]$a$12619 [24] 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12619 [24] 3'111 $memory\instruction_memory$rdmux[0][10][101]$a$12619 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] 4'0001 $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] 14'00001110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][5]$15402:
      Old ports: A=32'11111110111101000010011000100011, B=32'11111100110001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][2]$b$12323
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][2]$b$12323 [7] $memory\instruction_memory$rdmux[0][10][2]$b$12323 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][2]$b$12323 [31:8] $memory\instruction_memory$rdmux[0][10][2]$b$12323 [6] $memory\instruction_memory$rdmux[0][10][2]$b$12323 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][2]$b$12323 [5] 3'011 $memory\instruction_memory$rdmux[0][10][2]$b$12323 [5] $memory\instruction_memory$rdmux[0][10][2]$b$12323 [5] 11'01000010011 $memory\instruction_memory$rdmux[0][10][2]$b$12323 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][0]$15387:
      Old ports: A=19, B=4407, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12316
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][0]$a$12316 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][0]$a$12316 [31:3] $memory\instruction_memory$rdmux[0][10][0]$a$12316 [1:0] } = { 19'0000000000000000000 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [2] 3'000 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [2] 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][23]$15456:
      Old ports: A=133171091, B=32'11111000111001111101001011100011, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12350
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][11]$b$12350 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][11]$b$12350 [31:6] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [3:0] } = { $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5:4] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] 3'111 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][164]$15879:
      Old ports: A=32'11111100111101000010110000100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][82]$a$12562
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][82]$a$12562 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][82]$a$12562 [31:8] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [6] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [4:0] } = { 7'1111110 $memory\instruction_memory$rdmux[0][10][82]$a$12562 [7] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] 8'01000010 $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12562 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][63]$15576:
      Old ports: A=32'11111100000001000010010100000011, B=1522532591, Y=$memory\instruction_memory$rdmux[0][10][31]$b$12410
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][31]$b$12410 [31:9] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [7:3] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [1:0] } = { $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] 1'1 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] 2'11 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] 3'000 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] 4'0000 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] 2'00 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][11]$15420:
      Old ports: A=16211555, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][5]$b$12332
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][5]$b$12332 [31:9] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [7:6] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [4:0] } = { $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] 4'0011 $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] 2'01 $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] 3'110 $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][288]$16251:
      Old ports: A=134564451, B=263443, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12748
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][144]$a$12748 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][144]$a$12748 [31:6] $memory\instruction_memory$rdmux[0][10][144]$a$12748 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5] 10'0000000010 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5] 2'00 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5:4] $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][35]$15492:
      Old ports: A=552052259, B=19, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12368
      New ports: A=2'10, B=2'01, Y=$memory\instruction_memory$rdmux[0][10][17]$b$12368 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][17]$b$12368 [31:6] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [3:0] } = { 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] 5'00000 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][169]$15894:
      Old ports: A=32'11111110111001111101011011100011, B=32'11111101100001000010011110000011, Y=$memory\instruction_memory$rdmux[0][10][84]$b$12569
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][84]$b$12569 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][84]$b$12569 [31:9] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [7:6] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [8] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] 3'001 $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][224]$16059:
      Old ports: A=492819, B=32'10110010100111111111000011101111, Y=$memory\instruction_memory$rdmux[0][10][112]$a$12652
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][112]$a$12652 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][10][112]$a$12652 [31:5] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [3] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [1:0] } = { $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 2'00 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [4] 1'0 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][192]$15963:
      Old ports: A=16189235, B=32'11111111111111111111011110110111, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12604
      New ports: A=1'0, B=1'1, Y=$memory\instruction_memory$rdmux[0][10][96]$a$12604 [2]
      New connections: { $memory\instruction_memory$rdmux[0][10][96]$a$12604 [31:3] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [1:0] } = { $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] 4'1111 $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] 3'111 $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] 4'0111 $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] 6'011011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][80]$15627:
      Old ports: A=32'11111101110001000010011110000011, B=549955459, Y=$memory\instruction_memory$rdmux[0][10][40]$a$12436
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][10][40]$a$12436 [31:25] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [23:16] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [14:0] } = { $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] 1'1 $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] 7'0110001 $memory\instruction_memory$rdmux[0][10][40]$a$12436 [15] $memory\instruction_memory$rdmux[0][10][40]$a$12436 [15] 15'010011110000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][319]$16344:
      Old ports: A=16021395, B=4195731, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12794
      New ports: A=1'1, B=1'0, Y=$memory\instruction_memory$rdmux[0][10][159]$b$12794 [9]
      New connections: { $memory\instruction_memory$rdmux[0][10][159]$b$12794 [31:10] $memory\instruction_memory$rdmux[0][10][159]$b$12794 [8:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] 1'1 $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] 1'0 $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] 3'000 $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] 11'01110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][339]$16404:
      Old ports: A=25515283, B=16057651, Y=$memory\instruction_memory$rdmux[0][10][169]$b$12824
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][169]$b$12824 [12] $memory\instruction_memory$rdmux[0][10][169]$b$12824 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][169]$b$12824 [31:13] $memory\instruction_memory$rdmux[0][10][169]$b$12824 [11:6] $memory\instruction_memory$rdmux[0][10][169]$b$12824 [4:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][10][169]$b$12824 [12] 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12824 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12824 [5] $memory\instruction_memory$rdmux[0][10][169]$b$12824 [5] 5'01010 $memory\instruction_memory$rdmux[0][10][169]$b$12824 [12] 12'001010010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][228]$16071:
      Old ports: A=32'11111110000001000010001000100011, B=32'11111101010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][114]$a$12658
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][114]$a$12658 [8] $memory\instruction_memory$rdmux[0][10][114]$a$12658 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][114]$a$12658 [31:9] $memory\instruction_memory$rdmux[0][10][114]$a$12658 [7:6] $memory\instruction_memory$rdmux[0][10][114]$a$12658 [4:0] } = { 6'111111 $memory\instruction_memory$rdmux[0][10][114]$a$12658 [5] $memory\instruction_memory$rdmux[0][10][114]$a$12658 [8] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12658 [8] 11'00010000100 $memory\instruction_memory$rdmux[0][10][114]$a$12658 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][148]$15831:
      Old ports: A=32'11111110111101000010001000100011, B=32'11111110010001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][74]$a$12538
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][74]$a$12538 [8] $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][74]$a$12538 [31:9] $memory\instruction_memory$rdmux[0][10][74]$a$12538 [7:6] $memory\instruction_memory$rdmux[0][10][74]$a$12538 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] 9'010000100 $memory\instruction_memory$rdmux[0][10][74]$a$12538 [8] 8'10000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][93]$15666:
      Old ports: A=34678307, B=42017827, Y=$memory\instruction_memory$rdmux[0][10][46]$b$12455
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][46]$b$12455 [23] $memory\instruction_memory$rdmux[0][10][46]$b$12455 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][10][46]$b$12455 [31:24] $memory\instruction_memory$rdmux[0][10][46]$b$12455 [22:10] $memory\instruction_memory$rdmux[0][10][46]$b$12455 [8:0] } = { 10'0000001000 $memory\instruction_memory$rdmux[0][10][46]$b$12455 [9] 19'0001001001000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][122]$15753:
      Old ports: A=37823619, B=50397459, Y=$memory\instruction_memory$rdmux[0][10][61]$a$12499
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][61]$a$12499 [7] $memory\instruction_memory$rdmux[0][10][61]$a$12499 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][61]$a$12499 [31:8] $memory\instruction_memory$rdmux[0][10][61]$a$12499 [6:5] $memory\instruction_memory$rdmux[0][10][61]$a$12499 [3:0] } = { 7'0000001 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [7] 8'00000100 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [7] 2'00 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [7] 1'0 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][151]$15840:
      Old ports: A=32'11111110000001000010011110000011, B=2594707, Y=$memory\instruction_memory$rdmux[0][10][75]$b$12542
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][75]$b$12542 [31:14] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [12:5] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [3:0] } = { $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] 3'000 $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] 3'001 $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] 1'0 $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] 11'01111000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][139]$15804:
      Old ports: A=2594707, B=32'11111100110001000010011100000011, Y=$memory\instruction_memory$rdmux[0][10][69]$b$12524
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][10][69]$b$12524 [31:14] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [12:5] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [3:0] } = { $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] 2'00 $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] 3'001 $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] 4'0111 $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][19]$15444:
      Old ports: A=2594707, B=16189363, Y=$memory\instruction_memory$rdmux[0][10][9]$b$12344
      New ports: A=2'10, B=2'01, Y={ $memory\instruction_memory$rdmux[0][10][9]$b$12344 [12] $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][9]$b$12344 [31:13] $memory\instruction_memory$rdmux[0][10][9]$b$12344 [11:6] $memory\instruction_memory$rdmux[0][10][9]$b$12344 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][9]$b$12344 [12] 13'0001111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][203]$15996:
      Old ports: A=16091059, B=460179, Y=$memory\instruction_memory$rdmux[0][10][101]$b$12620
      New ports: A=2'01, B=2'10, Y={ $memory\instruction_memory$rdmux[0][10][101]$b$12620 [17] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][10][101]$b$12620 [31:18] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [16:6] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [4:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] 3'011 $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] 5'00001 $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] 8'11010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][11][219]$16044:
      Old ports: A=329619, B=32'11111110111101000010001000100011, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12644
      New ports: A=2'01, B=2'10, Y=$memory\instruction_memory$rdmux[0][10][109]$b$12644 [5:4]
      New connections: { $memory\instruction_memory$rdmux[0][10][109]$b$12644 [31:6] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [3:0] } = { $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] 1'0 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] 3'010 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [4] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] 2'00 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [4] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [4] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [4] 5'00011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12528:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][71]$a$12529, B=$memory\instruction_memory$rdmux[0][10][71]$b$12530, Y=$memory\instruction_memory$rdmux[0][9][35]$b$10886
      New ports: A={ $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] 2'00 $memory\instruction_memory$rdmux[0][10][71]$a$12529 [13] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] $memory\instruction_memory$rdmux[0][10][71]$a$12529 [4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] $memory\instruction_memory$rdmux[0][10][71]$b$12530 [13] 1'0 $memory\instruction_memory$rdmux[0][10][71]$b$12530 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10886 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10886 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [29:25] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [23:16] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [14] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [12:8] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [6:5] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] 3'011 $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [7] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [7] 7'0001110 $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12660:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][115]$a$12661, B=$memory\instruction_memory$rdmux[0][10][115]$b$12662, Y=$memory\instruction_memory$rdmux[0][9][57]$b$10952
      New ports: A={ $memory\instruction_memory$rdmux[0][10][115]$a$12661 [8] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] 2'11 $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] $memory\instruction_memory$rdmux[0][10][115]$a$12661 [8] 1'1 $memory\instruction_memory$rdmux[0][10][115]$a$12661 [8] 1'0 $memory\instruction_memory$rdmux[0][10][115]$a$12661 [5] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] 3'001 $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [4] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5] $memory\instruction_memory$rdmux[0][10][115]$b$12662 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10952 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [11:8] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$b$10952 [31:25] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [23:22] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [19] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [17:14] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [12] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [7] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [3:0] } = { $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [9] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [5] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [18] 1'0 $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12345:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][10]$a$12346, B=$memory\instruction_memory$rdmux[0][10][10]$b$12347, Y=$memory\instruction_memory$rdmux[0][9][5]$a$10795
      New ports: A={ $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] 1'1 $memory\instruction_memory$rdmux[0][10][10]$a$12346 [7] $memory\instruction_memory$rdmux[0][10][10]$a$12346 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] $memory\instruction_memory$rdmux[0][10][10]$b$12347 [13] 2'10 $memory\instruction_memory$rdmux[0][10][10]$b$12347 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [20] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$a$10795 [31:23] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [21] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [19:16] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [14] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [12:8] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [6] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [3:0] } = { $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [5] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [5] 2'01 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][145]$12750:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][145]$a$12751, B=$memory\instruction_memory$rdmux[0][10][145]$b$12752, Y=$memory\instruction_memory$rdmux[0][9][72]$b$10997
      New ports: A={ $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] 2'11 $memory\instruction_memory$rdmux[0][10][145]$a$12751 [7] 1'0 $memory\instruction_memory$rdmux[0][10][145]$a$12751 [5] 1'1 }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] 1'0 $memory\instruction_memory$rdmux[0][10][145]$b$12752 [4] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5] $memory\instruction_memory$rdmux[0][10][145]$b$12752 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$b$10997 [30] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [24:21] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$b$10997 [31] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [29:25] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [20:9] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][72]$b$10997 [22] 4'0000 $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [6] 2'00 $memory\instruction_memory$rdmux[0][9][72]$b$10997 [6] 1'1 $memory\instruction_memory$rdmux[0][9][72]$b$10997 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][168]$12819:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][168]$a$12820, B=$memory\instruction_memory$rdmux[0][10][168]$b$12821, Y=$memory\instruction_memory$rdmux[0][9][84]$a$11032
      New ports: A={ $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [2] 3'000 $memory\instruction_memory$rdmux[0][10][168]$a$12820 [2] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [4] $memory\instruction_memory$rdmux[0][10][168]$a$12820 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] 1'0 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] 1'1 $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [6] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] $memory\instruction_memory$rdmux[0][10][168]$b$12821 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][84]$a$11032 [17:15] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [9] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [7:6] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$a$11032 [31:18] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [14] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [12:10] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [8] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [5] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [3] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11032 [17] 4'0000 $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11032 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] 2'00 $memory\instruction_memory$rdmux[0][9][84]$a$11032 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [4] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][146]$12753:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][146]$a$12754, B=$memory\instruction_memory$rdmux[0][10][146]$b$12755, Y=$memory\instruction_memory$rdmux[0][9][73]$a$10999
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [5] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] 1'1 $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [4] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [5] $memory\instruction_memory$rdmux[0][10][146]$a$12754 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] $memory\instruction_memory$rdmux[0][10][146]$b$12755 [16] 1'0 $memory\instruction_memory$rdmux[0][10][146]$b$12755 [2] 2'00 $memory\instruction_memory$rdmux[0][10][146]$b$12755 [2] 1'1 $memory\instruction_memory$rdmux[0][10][146]$b$12755 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$a$10999 [29:28] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [18] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [9] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7:4] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$a$10999 [31:30] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [27:19] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [17] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [15:13] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [11:10] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [8] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [3] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [1:0] } = { $memory\instruction_memory$rdmux[0][9][73]$a$10999 [29] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [29] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] 1'1 $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7] 1'0 $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [6] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7] 2'01 $memory\instruction_memory$rdmux[0][9][73]$a$10999 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12462:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][49]$a$12463, B=$memory\instruction_memory$rdmux[0][10][49]$b$12464, Y=$memory\instruction_memory$rdmux[0][9][24]$b$10853
      New ports: A={ $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [13] $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] 2'10 $memory\instruction_memory$rdmux[0][10][49]$a$12463 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] 1'1 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [13] 1'0 $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] $memory\instruction_memory$rdmux[0][10][49]$b$12464 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10853 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13:12] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10853 [31:26] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [21:14] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [11:8] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [6] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [3:0] } = { $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [5] 2'01 $memory\instruction_memory$rdmux[0][9][24]$b$10853 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [4] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12438:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][41]$a$12439, B=$memory\instruction_memory$rdmux[0][10][41]$b$12440, Y=$memory\instruction_memory$rdmux[0][9][20]$b$10841
      New ports: A={ $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] 1'0 $memory\instruction_memory$rdmux[0][10][41]$a$12439 [24] 1'1 $memory\instruction_memory$rdmux[0][10][41]$a$12439 [15] $memory\instruction_memory$rdmux[0][10][41]$a$12439 [15] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [8] 1'0 $memory\instruction_memory$rdmux[0][10][41]$b$12440 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10841 [26:24] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [8:7] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10841 [31:27] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21:17] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [14:9] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [6] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [4:0] } = { $memory\instruction_memory$rdmux[0][9][20]$b$10841 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [26] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] 2'01 $memory\instruction_memory$rdmux[0][9][20]$b$10841 [16] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [8] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][86]$12573:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][86]$a$12574, B=$memory\instruction_memory$rdmux[0][10][86]$b$12575, Y=$memory\instruction_memory$rdmux[0][9][43]$a$10909
      New ports: A={ $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] $memory\instruction_memory$rdmux[0][10][86]$a$12574 [13] 3'110 $memory\instruction_memory$rdmux[0][10][86]$a$12574 [4] }, B={ $memory\instruction_memory$rdmux[0][10][86]$b$12575 [5] 1'1 $memory\instruction_memory$rdmux[0][10][86]$b$12575 [8] 1'0 $memory\instruction_memory$rdmux[0][10][86]$b$12575 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$a$10909 [20] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [8:7] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$a$10909 [31:21] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [19:14] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [12:9] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [6] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [5] 2'01 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [4] 4'0001 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12486:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][57]$a$12487, B=$memory\instruction_memory$rdmux[0][10][57]$b$12488, Y=$memory\instruction_memory$rdmux[0][9][28]$b$10865
      New ports: A={ $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [13] $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] 2'11 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] 1'0 $memory\instruction_memory$rdmux[0][10][57]$a$12487 [4] }, B={ $memory\instruction_memory$rdmux[0][10][57]$b$12488 [8] 3'000 $memory\instruction_memory$rdmux[0][10][57]$b$12488 [8] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] $memory\instruction_memory$rdmux[0][10][57]$b$12488 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10865 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13:12] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [9:7] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$b$10865 [31:16] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [14] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [11:10] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [6] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [3:0] } = { $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [5] 2'01 $memory\instruction_memory$rdmux[0][9][28]$b$10865 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [7] 8'00100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12330:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][5]$a$12331, B=$memory\instruction_memory$rdmux[0][10][5]$b$12332, Y=$memory\instruction_memory$rdmux[0][9][2]$b$10787
      New ports: A={ $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [22] $memory\instruction_memory$rdmux[0][10][5]$a$12331 [7] 1'1 $memory\instruction_memory$rdmux[0][10][5]$a$12331 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] 2'01 $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] $memory\instruction_memory$rdmux[0][10][5]$b$12332 [8] 1'0 $memory\instruction_memory$rdmux[0][10][5]$b$12332 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26:25] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [8:7] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10787 [31:27] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [24:23] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [21:17] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [15:9] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [6] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [4:0] } = { $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26] 1'0 $memory\instruction_memory$rdmux[0][9][2]$b$10787 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] 2'01 $memory\instruction_memory$rdmux[0][9][2]$b$10787 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] 2'11 $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][80]$12555:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][80]$a$12556, B=$memory\instruction_memory$rdmux[0][10][80]$b$12557, Y=$memory\instruction_memory$rdmux[0][9][40]$a$10900
      New ports: A={ $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] 1'0 $memory\instruction_memory$rdmux[0][10][80]$a$12556 [2] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [4] $memory\instruction_memory$rdmux[0][10][80]$a$12556 [2] }, B={ $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5] $memory\instruction_memory$rdmux[0][10][80]$b$12557 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][40]$a$10900 [26] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [5:4] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$a$10900 [31:27] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [25] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [23:17] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [15:10] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [8:6] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [3] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$a$10900 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] 3'000 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] 3'000 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] 2'00 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][96]$12603:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][96]$a$12604, B=$memory\instruction_memory$rdmux[0][10][96]$b$12605, Y=$memory\instruction_memory$rdmux[0][9][48]$a$10924
      New ports: A={ $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] 1'1 $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] 1'1 $memory\instruction_memory$rdmux[0][10][96]$a$12604 [2] }, B={ $memory\instruction_memory$rdmux[0][10][96]$b$12605 [25] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] $memory\instruction_memory$rdmux[0][10][96]$b$12605 [8] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][48]$a$10924 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [15] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8:7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$a$10924 [31:26] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [24:16] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [14:9] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [6] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [4:3] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [1:0] } = { $memory\instruction_memory$rdmux[0][9][48]$a$10924 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [2] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [2] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [2] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12471:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][52]$a$12472, B=$memory\instruction_memory$rdmux[0][10][52]$b$12473, Y=$memory\instruction_memory$rdmux[0][9][26]$a$10858
      New ports: A={ $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] 1'0 $memory\instruction_memory$rdmux[0][10][52]$a$12472 [13] $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] 2'00 $memory\instruction_memory$rdmux[0][10][52]$a$12472 [4] }, B={ $memory\instruction_memory$rdmux[0][10][52]$b$12473 [15] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] $memory\instruction_memory$rdmux[0][10][52]$b$12473 [15] 3'001 $memory\instruction_memory$rdmux[0][10][52]$b$12473 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10858 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [22:21] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13:12] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10858 [31:29] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [27:23] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [20:16] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [14] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [11:8] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [6] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [3:0] } = { $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10858 [22] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [5] 2'01 $memory\instruction_memory$rdmux[0][9][26]$a$10858 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [4] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12681:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][122]$a$12682, B=$memory\instruction_memory$rdmux[0][10][122]$b$12683, Y=$memory\instruction_memory$rdmux[0][9][61]$a$10963
      New ports: A={ $memory\instruction_memory$rdmux[0][10][122]$a$12682 [21] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [21] 2'11 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] 3'010 $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] $memory\instruction_memory$rdmux[0][10][122]$a$12682 [2] }, B={ $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] 1'0 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [12] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] 2'10 $memory\instruction_memory$rdmux[0][10][122]$b$12683 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10963 [23] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [13:12] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$10963 [31:24] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [22] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [20:17] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [15:14] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [11:9] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [7:6] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [1:0] } = { $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [12] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [12] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [13] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$10963 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][113]$12654:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][113]$a$12655, B=$memory\instruction_memory$rdmux[0][10][113]$b$12656, Y=$memory\instruction_memory$rdmux[0][9][56]$b$10949
      New ports: A={ $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] 2'00 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] 1'1 $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [4] $memory\instruction_memory$rdmux[0][10][113]$a$12655 [2] }, B={ $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] 1'1 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] $memory\instruction_memory$rdmux[0][10][113]$b$12656 [9] 3'010 $memory\instruction_memory$rdmux[0][10][113]$b$12656 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][56]$b$10949 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [23] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [7] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$b$10949 [31:26] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [24] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [22:14] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [12:10] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [8] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [6] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [3] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [25] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10949 [9] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10949 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][56]$b$10949 [4] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [4] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [2] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][128]$12699:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][128]$a$12700, B=$memory\instruction_memory$rdmux[0][10][128]$b$12701, Y=$memory\instruction_memory$rdmux[0][9][64]$a$10972
      New ports: A={ $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12700 [2] 2'00 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] $memory\instruction_memory$rdmux[0][10][128]$a$12700 [9] 2'10 $memory\instruction_memory$rdmux[0][10][128]$a$12700 [2] }, B={ $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5] 1'1 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][128]$b$12701 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][64]$a$10972 [26] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [23] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [20] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [10:9] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [5:4] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$a$10972 [31:27] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [25:24] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [22:21] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [19:17] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [15:11] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [8:6] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [3] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [23] 2'00 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [9] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [9] 4'0000 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [5] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12738:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][141]$a$12739, B=$memory\instruction_memory$rdmux[0][10][141]$b$12740, Y=$memory\instruction_memory$rdmux[0][9][70]$b$10991
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] 2'00 $memory\instruction_memory$rdmux[0][10][141]$a$12739 [2] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [4] $memory\instruction_memory$rdmux[0][10][141]$a$12739 [2] }, B={ $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [16] $memory\instruction_memory$rdmux[0][10][141]$b$12740 [5] 1'1 $memory\instruction_memory$rdmux[0][10][141]$b$12740 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [9] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [5:4] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$b$10991 [31:26] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [24:17] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [15:13] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [11:10] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [8:6] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [3] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [1:0] } = { $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [9] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [9] 2'00 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [5] 3'000 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [4] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][157]$12786:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][157]$a$12787, B=$memory\instruction_memory$rdmux[0][10][157]$b$12788, Y=$memory\instruction_memory$rdmux[0][9][78]$b$11015
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] 1'0 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [7] $memory\instruction_memory$rdmux[0][10][157]$a$12787 [7] 1'0 $memory\instruction_memory$rdmux[0][10][157]$a$12787 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] 5'01101 $memory\instruction_memory$rdmux[0][10][157]$b$12788 [4] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5] $memory\instruction_memory$rdmux[0][10][157]$b$12788 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [22] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [16] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [13] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [9] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$b$11015 [31:25] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [23] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [21:19] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [17] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [15:14] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [12:10] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [8] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [3:0] } = { $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [4] 1'0 $memory\instruction_memory$rdmux[0][9][78]$b$11015 [6] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [6:5] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [6] 2'01 $memory\instruction_memory$rdmux[0][9][78]$b$11015 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12825:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][170]$a$12826, B=$memory\instruction_memory$rdmux[0][10][170]$b$12827, Y=$memory\instruction_memory$rdmux[0][9][85]$a$11035
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][170]$a$12826 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12826 [14] $memory\instruction_memory$rdmux[0][10][170]$a$12826 [4] 2'10 $memory\instruction_memory$rdmux[0][10][170]$a$12826 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 2'00 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] 1'1 $memory\instruction_memory$rdmux[0][10][170]$b$12827 [4] $memory\instruction_memory$rdmux[0][10][170]$b$12827 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11035 [17:16] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [9:8] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [5:4] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$a$11035 [31:18] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [15] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [13:10] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [7:6] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [3] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [17] 6'000000 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [4] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [17] 2'00 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [16] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [2] 3'000 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [8] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12348:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][11]$a$12349, B=$memory\instruction_memory$rdmux[0][10][11]$b$12350, Y=$memory\instruction_memory$rdmux[0][9][5]$b$10796
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] 2'11 $memory\instruction_memory$rdmux[0][10][11]$a$12349 [8] 2'00 $memory\instruction_memory$rdmux[0][10][11]$a$12349 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] 1'0 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [4] 1'1 $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5] $memory\instruction_memory$rdmux[0][10][11]$b$12350 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10796 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [21:20] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][5]$b$10796 [31:26] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [24:22] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [19] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [17:14] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [12:9] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [3:0] } = { $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [4] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [21] 2'10 $memory\instruction_memory$rdmux[0][9][5]$b$10796 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [6] 1'0 $memory\instruction_memory$rdmux[0][9][5]$b$10796 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][169]$12822:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][169]$a$12823, B=$memory\instruction_memory$rdmux[0][10][169]$b$12824, Y=$memory\instruction_memory$rdmux[0][9][84]$b$11033
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][169]$a$12823 [15] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [15] 1'0 $memory\instruction_memory$rdmux[0][10][169]$a$12823 [2] 1'1 $memory\instruction_memory$rdmux[0][10][169]$a$12823 [2] $memory\instruction_memory$rdmux[0][10][169]$a$12823 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][169]$b$12824 [5] 2'10 $memory\instruction_memory$rdmux[0][10][169]$b$12824 [12] $memory\instruction_memory$rdmux[0][10][169]$b$12824 [12] 1'0 $memory\instruction_memory$rdmux[0][10][169]$b$12824 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][84]$b$11033 [23] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [16:14] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [12] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [7] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [5] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][84]$b$11033 [31:24] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [22:21] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [19:17] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [13] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [11:8] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [6] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [4:3] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [20] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [16:15] 3'001 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][23]$12384:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][23]$a$12385, B=$memory\instruction_memory$rdmux[0][10][23]$b$12386, Y=$memory\instruction_memory$rdmux[0][9][11]$b$10814
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][23]$a$12385 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [7] $memory\instruction_memory$rdmux[0][10][23]$a$12385 [5] }, B={ $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] 1'1 $memory\instruction_memory$rdmux[0][10][23]$b$12386 [7] $memory\instruction_memory$rdmux[0][10][23]$b$12386 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$b$10814 [31:27] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [25:16] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [14:10] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [8] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [6] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [4:0] } = { $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] 3'001 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] 2'01 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [15] 3'010 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][26]$12393:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][26]$a$12394, B=$memory\instruction_memory$rdmux[0][10][26]$b$12395, Y=$memory\instruction_memory$rdmux[0][9][13]$a$10819
      New ports: A={ $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] 1'1 $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [13] 3'110 $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] $memory\instruction_memory$rdmux[0][10][26]$a$12394 [4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [8] 1'0 $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] $memory\instruction_memory$rdmux[0][10][26]$b$12395 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$a$10819 [25] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [16:15] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$a$10819 [31:26] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [24:23] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [21:17] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [14] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [12:9] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [3:0] } = { $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10819 [5] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [5] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10819 [16] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [6] 1'0 $memory\instruction_memory$rdmux[0][9][13]$a$10819 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][31]$12408:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][31]$a$12409, B=$memory\instruction_memory$rdmux[0][10][31]$b$12410, Y=$memory\instruction_memory$rdmux[0][9][15]$b$10826
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][31]$a$12409 [15] 1'0 $memory\instruction_memory$rdmux[0][10][31]$a$12409 [9] 4'1110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [8] $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] 1'0 $memory\instruction_memory$rdmux[0][10][31]$b$12410 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$b$10826 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [9:7] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$b$10826 [31:28] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [26:16] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [14] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [12:10] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [6:5] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [3] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] 3'000 $memory\instruction_memory$rdmux[0][9][15]$b$10826 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [4] 3'000 $memory\instruction_memory$rdmux[0][9][15]$b$10826 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12618:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][101]$a$12619, B=$memory\instruction_memory$rdmux[0][10][101]$b$12620, Y=$memory\instruction_memory$rdmux[0][9][50]$b$10931
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][101]$a$12619 [24] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] $memory\instruction_memory$rdmux[0][10][101]$a$12619 [9] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][101]$b$12620 [17] 1'1 $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] $memory\instruction_memory$rdmux[0][10][101]$b$12620 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10931 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$b$10931 [31:27] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [25] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [23:18] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [15:10] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [8:6] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [4:0] } = { $memory\instruction_memory$rdmux[0][9][50]$b$10931 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [5] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [5] 2'01 $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] 13'0000111010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][29]$12402:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][29]$a$12403, B=$memory\instruction_memory$rdmux[0][10][29]$b$12404, Y=$memory\instruction_memory$rdmux[0][9][14]$b$10823
      New ports: A={ $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] $memory\instruction_memory$rdmux[0][10][29]$a$12403 [13] 3'110 $memory\instruction_memory$rdmux[0][10][29]$a$12403 [4] }, B={ $memory\instruction_memory$rdmux[0][10][29]$b$12404 [5] 1'1 $memory\instruction_memory$rdmux[0][10][29]$b$12404 [8] 1'0 $memory\instruction_memory$rdmux[0][10][29]$b$12404 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][14]$b$10823 [20] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$b$10823 [31:21] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [19:14] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [12:9] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [6] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [3:0] } = { $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] 1'0 $memory\instruction_memory$rdmux[0][9][14]$b$10823 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [5] 2'01 $memory\instruction_memory$rdmux[0][9][14]$b$10823 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [4] 3'000 $memory\instruction_memory$rdmux[0][9][14]$b$10823 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][36]$12423:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][36]$a$12424, B=$memory\instruction_memory$rdmux[0][10][36]$b$12425, Y=$memory\instruction_memory$rdmux[0][9][18]$a$10834
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][36]$a$12424 [9] 3'010 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [8] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] $memory\instruction_memory$rdmux[0][10][36]$b$12425 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$a$10834 [24] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10:8] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$a$10834 [31:25] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [23:11] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [7:6] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [4:3] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [1:0] } = { $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [8] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] 4'0000 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [2] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12324:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][3]$a$12325, B=$memory\instruction_memory$rdmux[0][10][3]$b$12326, Y=$memory\instruction_memory$rdmux[0][9][1]$b$10784
      New ports: A={ $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] 2'11 $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [7] $memory\instruction_memory$rdmux[0][10][3]$a$12325 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] 1'0 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] 1'0 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [9] 2'01 $memory\instruction_memory$rdmux[0][10][3]$b$12326 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10784 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10784 [31:28] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [26:24] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [22:21] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [19:14] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [12:11] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [8] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [6] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [4:3] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [1:0] } = { $memory\instruction_memory$rdmux[0][9][1]$b$10784 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [2] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [20] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10784 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] 3'000 $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [2] 1'0 $memory\instruction_memory$rdmux[0][9][1]$b$10784 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][78]$12549:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][78]$a$12550, B=$memory\instruction_memory$rdmux[0][10][78]$b$12551, Y=$memory\instruction_memory$rdmux[0][9][39]$a$10897
      New ports: A={ $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] $memory\instruction_memory$rdmux[0][10][78]$a$12550 [13] 3'110 $memory\instruction_memory$rdmux[0][10][78]$a$12550 [4] }, B={ $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] 1'1 $memory\instruction_memory$rdmux[0][10][78]$b$12551 [8] 1'0 $memory\instruction_memory$rdmux[0][10][78]$b$12551 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$a$10897 [20] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [8:7] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$a$10897 [31:21] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [19:14] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [12:9] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [6] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [3:0] } = { $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5] 2'01 $memory\instruction_memory$rdmux[0][9][39]$a$10897 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [4] 3'000 $memory\instruction_memory$rdmux[0][9][39]$a$10897 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12579:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][88]$a$12580, B=$memory\instruction_memory$rdmux[0][10][88]$b$12581, Y=$memory\instruction_memory$rdmux[0][9][44]$a$10912
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [4] $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5] 1'1 $memory\instruction_memory$rdmux[0][10][88]$a$12580 [5:4] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [11] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] 1'1 $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] $memory\instruction_memory$rdmux[0][10][88]$b$12581 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10912 [21:20] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5:4] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$a$10912 [31:22] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [19:12] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [8:6] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [3] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [1:0] } = { $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][136]$12723:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][136]$a$12724, B=$memory\instruction_memory$rdmux[0][10][136]$b$12725, Y=$memory\instruction_memory$rdmux[0][9][68]$a$10984
      New ports: A={ $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] $memory\instruction_memory$rdmux[0][10][136]$a$12724 [8] 1'0 $memory\instruction_memory$rdmux[0][10][136]$a$12724 [5] 1'1 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [4] 2'01 $memory\instruction_memory$rdmux[0][10][136]$b$12725 [4] $memory\instruction_memory$rdmux[0][10][136]$b$12725 [5] $memory\instruction_memory$rdmux[0][10][136]$b$12725 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$a$10984 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [22] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [20] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [17] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9:8] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$a$10984 [31:26] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [24:23] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [21] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [19:18] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [16:10] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [7] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][68]$a$10984 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [8] 3'110 $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [6] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10984 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12396:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][27]$a$12397, B=$memory\instruction_memory$rdmux[0][10][27]$b$12398, Y=$memory\instruction_memory$rdmux[0][9][13]$b$10820
      New ports: A={ $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] 1'0 $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [13] $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] 2'10 $memory\instruction_memory$rdmux[0][10][27]$a$12397 [4] }, B={ $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [24] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] 2'00 $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] $memory\instruction_memory$rdmux[0][10][27]$b$12398 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25:24] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [13:12] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10820 [31:26] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [21:17] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [15:14] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [11:8] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [6] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [3:0] } = { $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [5] 2'01 $memory\instruction_memory$rdmux[0][9][13]$b$10820 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][149]$12762:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][149]$a$12763, B=$memory\instruction_memory$rdmux[0][10][149]$b$12764, Y=$memory\instruction_memory$rdmux[0][9][74]$b$11003
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [5] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [8] $memory\instruction_memory$rdmux[0][10][149]$a$12763 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [16] 2'01 $memory\instruction_memory$rdmux[0][10][149]$b$12764 [2] $memory\instruction_memory$rdmux[0][10][149]$b$12764 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$b$11003 [18] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [12] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [8] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [5] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$b$11003 [31:19] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [17] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [15:13] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [11:9] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [7:6] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [4:3] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [1:0] } = { $memory\instruction_memory$rdmux[0][9][74]$b$11003 [8] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [18] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] 3'000 $memory\instruction_memory$rdmux[0][9][74]$b$11003 [12] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [12] 9'010001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][59]$12492:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][59]$a$12493, B=$memory\instruction_memory$rdmux[0][10][59]$b$12494, Y=$memory\instruction_memory$rdmux[0][9][29]$b$10868
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5] 2'11 $memory\instruction_memory$rdmux[0][10][59]$a$12493 [4] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5:4] $memory\instruction_memory$rdmux[0][10][59]$a$12493 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] 1'1 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] 1'0 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [13] 2'10 $memory\instruction_memory$rdmux[0][10][59]$b$12494 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][29]$b$10868 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22:20] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [18] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [8] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$b$10868 [31:25] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [23] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [19] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [17:16] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [14] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [12:9] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [7:6] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [3:0] } = { $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22] 1'0 $memory\instruction_memory$rdmux[0][9][29]$b$10868 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [15] 5'00011 $memory\instruction_memory$rdmux[0][9][29]$b$10868 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][62]$12501:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][62]$a$12502, B=$memory\instruction_memory$rdmux[0][10][62]$b$12503, Y=$memory\instruction_memory$rdmux[0][9][31]$a$10873
      New ports: A={ $memory\instruction_memory$rdmux[0][10][62]$a$12502 [4] 3'001 $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5] $memory\instruction_memory$rdmux[0][10][62]$a$12502 [5:4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][62]$b$12503 [20] 3'100 $memory\instruction_memory$rdmux[0][10][62]$b$12503 [9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][31]$a$10873 [26] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [20] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [16] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [11] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [9] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$a$10873 [31:27] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [25:21] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [19] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [17] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [15:12] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [10] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [8:6] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [3:0] } = { $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [11] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10873 [5] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$a$10873 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][42]$12441:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][42]$a$12442, B=$memory\instruction_memory$rdmux[0][10][42]$b$12443, Y=$memory\instruction_memory$rdmux[0][9][21]$a$10843
      New ports: A={ $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] $memory\instruction_memory$rdmux[0][10][42]$a$12442 [13] 2'10 $memory\instruction_memory$rdmux[0][10][42]$a$12442 [4] }, B={ $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] 1'1 $memory\instruction_memory$rdmux[0][10][42]$b$12443 [7] $memory\instruction_memory$rdmux[0][10][42]$b$12443 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][21]$a$10843 [22] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [20] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$a$10843 [31:23] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [21] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [19:14] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [12:8] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [6] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [5] 2'01 $memory\instruction_memory$rdmux[0][9][21]$a$10843 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [4] 5'00011 $memory\instruction_memory$rdmux[0][9][21]$a$10843 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12765:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][150]$a$12766, B=$memory\instruction_memory$rdmux[0][10][150]$b$12767, Y=$memory\instruction_memory$rdmux[0][9][75]$a$11005
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] 1'1 $memory\instruction_memory$rdmux[0][10][150]$a$12766 [7] $memory\instruction_memory$rdmux[0][10][150]$a$12766 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [14] 3'000 $memory\instruction_memory$rdmux[0][10][150]$b$12767 [2] $memory\instruction_memory$rdmux[0][10][150]$b$12767 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$11005 [31] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [18] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [14:13] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [8:7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [5] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$11005 [30:26] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [24:21] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [19] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [17:15] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [12:9] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [6] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [4:3] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [1:0] } = { $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [14] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [18] 1'0 $memory\instruction_memory$rdmux[0][9][75]$a$11005 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [8] 2'01 $memory\instruction_memory$rdmux[0][9][75]$a$11005 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][32]$12411:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][32]$a$12412, B=$memory\instruction_memory$rdmux[0][10][32]$b$12413, Y=$memory\instruction_memory$rdmux[0][9][16]$a$10828
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5] 1'0 $memory\instruction_memory$rdmux[0][10][32]$a$12412 [4] $memory\instruction_memory$rdmux[0][10][32]$a$12412 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] $memory\instruction_memory$rdmux[0][10][32]$b$12413 [13] 2'10 $memory\instruction_memory$rdmux[0][10][32]$b$12413 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][16]$a$10828 [20] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$a$10828 [31:21] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [19:17] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [14] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [12:8] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [6] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [3:0] } = { $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] 4'0001 $memory\instruction_memory$rdmux[0][9][16]$a$10828 [15] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12600:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][95]$a$12601, B=$memory\instruction_memory$rdmux[0][10][95]$b$12602, Y=$memory\instruction_memory$rdmux[0][9][47]$b$10922
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4] 1'1 $memory\instruction_memory$rdmux[0][10][95]$a$12601 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] $memory\instruction_memory$rdmux[0][10][95]$b$12602 [24] 1'0 $memory\instruction_memory$rdmux[0][10][95]$b$12602 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][47]$b$10922 [26] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [24] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [21] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$b$10922 [31:27] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [25] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [23:22] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [20:8] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [6:5] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [1:0] } = { $memory\instruction_memory$rdmux[0][9][47]$b$10922 [26] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [26] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [24] 3'111 $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [2] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [2] 1'0 $memory\instruction_memory$rdmux[0][9][47]$b$10922 [4] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [4] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12390:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][25]$a$12391, B=$memory\instruction_memory$rdmux[0][10][25]$b$12392, Y=$memory\instruction_memory$rdmux[0][9][12]$b$10817
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 2'01 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] $memory\instruction_memory$rdmux[0][10][25]$a$12391 [7] 1'0 $memory\instruction_memory$rdmux[0][10][25]$a$12391 [2] }, B={ $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] $memory\instruction_memory$rdmux[0][10][25]$b$12392 [24] 2'00 $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] 1'1 $memory\instruction_memory$rdmux[0][10][25]$b$12392 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10817 [26:24] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [13:12] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8:7] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$b$10817 [31:27] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [23] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [21:14] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [11:9] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [6:5] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [3] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [1:0] } = { $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [12] 2'00 $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][43]$12444:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][43]$a$12445, B=$memory\instruction_memory$rdmux[0][10][43]$b$12446, Y=$memory\instruction_memory$rdmux[0][9][21]$b$10844
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5] 2'11 $memory\instruction_memory$rdmux[0][10][43]$a$12445 [4] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5:4] $memory\instruction_memory$rdmux[0][10][43]$a$12445 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] 1'1 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] 1'0 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [13] 2'10 $memory\instruction_memory$rdmux[0][10][43]$b$12446 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][21]$b$10844 [24:23] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [21:20] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [18] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][21]$b$10844 [31:25] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [22] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [19] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [17:16] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [14] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [12:9] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [7:6] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [3:0] } = { $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [23] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [23] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [21] 1'0 $memory\instruction_memory$rdmux[0][9][21]$b$10844 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][21]$b$10844 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12666:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][117]$a$12667, B=$memory\instruction_memory$rdmux[0][10][117]$b$12668, Y=$memory\instruction_memory$rdmux[0][9][58]$b$10955
      New ports: A={ $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] $memory\instruction_memory$rdmux[0][10][117]$a$12667 [13] 3'010 $memory\instruction_memory$rdmux[0][10][117]$a$12667 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][117]$b$12668 [13] 2'10 $memory\instruction_memory$rdmux[0][10][117]$b$12668 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10955 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [5:4] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$b$10955 [31:19] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [17:14] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [12:8] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [6] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [3] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [1:0] } = { $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [2] 3'000 $memory\instruction_memory$rdmux[0][9][58]$b$10955 [4] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10955 [4] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [4] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [4] 3'000 $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [2] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][13]$12354:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][13]$a$12355, B=$memory\instruction_memory$rdmux[0][10][13]$b$12356, Y=$memory\instruction_memory$rdmux[0][9][6]$b$10799
      New ports: A={ $memory\instruction_memory$rdmux[0][10][13]$a$12355 [22] 2'10 $memory\instruction_memory$rdmux[0][10][13]$a$12355 [7] 2'00 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][13]$b$12356 [12] $memory\instruction_memory$rdmux[0][10][13]$b$12356 [5] $memory\instruction_memory$rdmux[0][10][13]$b$12356 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][6]$b$10799 [22] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13:12] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$b$10799 [31:23] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [21:14] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [11:8] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [6] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10799 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [4] 2'01 $memory\instruction_memory$rdmux[0][9][6]$b$10799 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [12] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [12] 9'011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][166]$12813:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][166]$a$12814, B=$memory\instruction_memory$rdmux[0][10][166]$b$12815, Y=$memory\instruction_memory$rdmux[0][9][83]$a$11029
      New ports: A={ $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [2] 2'00 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$a$12814 [4] $memory\instruction_memory$rdmux[0][10][166]$a$12814 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][166]$b$12815 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [15] $memory\instruction_memory$rdmux[0][10][166]$b$12815 [2] 2'10 $memory\instruction_memory$rdmux[0][10][166]$b$12815 [2] 1'1 $memory\instruction_memory$rdmux[0][10][166]$b$12815 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$a$11029 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [16:15] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [7:4] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$a$11029 [31:22] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [20:17] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [14:13] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [11:8] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [3] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [21] 6'000000 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [21] 3'000 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [16] 3'000 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [7] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12771:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][152]$a$12772, B=$memory\instruction_memory$rdmux[0][10][152]$b$12773, Y=$memory\instruction_memory$rdmux[0][9][76]$a$11008
      New ports: A={ $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] 1'1 $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [7] $memory\instruction_memory$rdmux[0][10][152]$a$12772 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][152]$b$12773 [4] 2'01 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] $memory\instruction_memory$rdmux[0][10][152]$b$12773 [4] $memory\instruction_memory$rdmux[0][10][152]$b$12773 [7] 1'0 $memory\instruction_memory$rdmux[0][10][152]$b$12773 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$11008 [24] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [13:12] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [8:7] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$11008 [31:25] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [23:19] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [17] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [15:14] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [11] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [9] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [6] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][76]$a$11008 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [7] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [18] 2'00 $memory\instruction_memory$rdmux[0][9][76]$a$11008 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [5] 7'0000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12378:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][21]$a$12379, B=$memory\instruction_memory$rdmux[0][10][21]$b$12380, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10811
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][21]$a$12379 [8] $memory\instruction_memory$rdmux[0][10][21]$a$12379 [2] }, B={ $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [8] $memory\instruction_memory$rdmux[0][10][21]$b$12380 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10811 [23:22] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10811 [31:24] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [21:9] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [7:3] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] 1'1 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][34]$12417:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][34]$a$12418, B=$memory\instruction_memory$rdmux[0][10][34]$b$12419, Y=$memory\instruction_memory$rdmux[0][9][17]$a$10831
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] 1'1 $memory\instruction_memory$rdmux[0][10][34]$a$12418 [10] $memory\instruction_memory$rdmux[0][10][34]$a$12418 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] 1'0 $memory\instruction_memory$rdmux[0][10][34]$b$12419 [4] $memory\instruction_memory$rdmux[0][10][34]$b$12419 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$a$10831 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [24] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [16] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$a$10831 [31:28] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [26:25] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [23:17] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [15:11] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [9:5] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [3] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [1:0] } = { $memory\instruction_memory$rdmux[0][9][17]$a$10831 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] 6'000000 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [2] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] 3'000 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [4] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12780:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][155]$a$12781, B=$memory\instruction_memory$rdmux[0][10][155]$b$12782, Y=$memory\instruction_memory$rdmux[0][9][77]$b$11012
      New ports: A={ $memory\instruction_memory$rdmux[0][10][155]$a$12781 [4] 1'1 $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5:4] $memory\instruction_memory$rdmux[0][10][155]$a$12781 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [22] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] $memory\instruction_memory$rdmux[0][10][155]$b$12782 [8] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$11012 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [23:22] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$11012 [31:28] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [26:24] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [21:17] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [15:9] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [7:6] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [4] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11012 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11012 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][97]$12606:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][97]$a$12607, B=$memory\instruction_memory$rdmux[0][10][97]$b$12608, Y=$memory\instruction_memory$rdmux[0][9][48]$b$10925
      New ports: A={ $memory\instruction_memory$rdmux[0][10][97]$a$12607 [16] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] 1'1 $memory\instruction_memory$rdmux[0][10][97]$a$12607 [5] 2'10 }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [4] $memory\instruction_memory$rdmux[0][10][97]$b$12608 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][48]$b$10925 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [7] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][48]$b$10925 [31:17] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [14:10] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [8] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [6] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [3] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [1:0] } = { $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] 2'00 $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [5] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] 2'11 $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] 1'0 $memory\instruction_memory$rdmux[0][9][48]$b$10925 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][153]$12774:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][153]$a$12775, B=$memory\instruction_memory$rdmux[0][10][153]$b$12776, Y=$memory\instruction_memory$rdmux[0][9][76]$b$11009
      New ports: A={ $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] $memory\instruction_memory$rdmux[0][10][153]$a$12775 [2] 2'01 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [4] 1'0 $memory\instruction_memory$rdmux[0][10][153]$a$12775 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][153]$b$12776 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [4] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] $memory\instruction_memory$rdmux[0][10][153]$b$12776 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$b$11009 [21] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [15] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [8] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$b$11009 [31:22] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [20:16] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [14:9] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [7:6] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [21] 2'00 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [3] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [3] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [21] 3'000 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [8] 6'000000 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [4] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12687:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][124]$a$12688, B=$memory\instruction_memory$rdmux[0][10][124]$b$12689, Y=$memory\instruction_memory$rdmux[0][9][62]$a$10966
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] 1'1 $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [8] $memory\instruction_memory$rdmux[0][10][124]$a$12688 [5] }, B={ $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [22] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] 3'101 $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] $memory\instruction_memory$rdmux[0][10][124]$b$12689 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10966 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [22] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [13] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [9:8] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$10966 [31:26] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [24:23] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [21:17] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [15:14] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [12] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [10] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [7:6] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [4:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][62]$a$10966 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [22] 2'11 $memory\instruction_memory$rdmux[0][9][62]$a$10966 [9] 2'01 $memory\instruction_memory$rdmux[0][9][62]$a$10966 [13] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [5] 2'11 $memory\instruction_memory$rdmux[0][9][62]$a$10966 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [5] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12477:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][54]$a$12478, B=$memory\instruction_memory$rdmux[0][10][54]$b$12479, Y=$memory\instruction_memory$rdmux[0][9][27]$a$10861
      New ports: A={ $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] 1'1 $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [8] 1'0 $memory\instruction_memory$rdmux[0][10][54]$a$12478 [8] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] $memory\instruction_memory$rdmux[0][10][54]$a$12478 [5] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] 1'0 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] 1'1 $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [4] $memory\instruction_memory$rdmux[0][10][54]$b$12479 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10861 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [5:4] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10861 [31:21] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [19:18] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [14:10] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [6] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [3] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [5] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [20] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12483:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][56]$a$12484, B=$memory\instruction_memory$rdmux[0][10][56]$b$12485, Y=$memory\instruction_memory$rdmux[0][9][28]$a$10864
      New ports: A={ $memory\instruction_memory$rdmux[0][10][56]$a$12484 [15] 1'0 $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] 1'1 $memory\instruction_memory$rdmux[0][10][56]$a$12484 [15] 2'01 $memory\instruction_memory$rdmux[0][10][56]$a$12484 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [15] $memory\instruction_memory$rdmux[0][10][56]$b$12485 [15] 1'1 $memory\instruction_memory$rdmux[0][10][56]$b$12485 [8] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10864 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [16:15] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10864 [31:29] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [27:26] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [24:23] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [21:17] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [14] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [12:9] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [7:6] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [3:0] } = { $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10864 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [5] 2'01 $memory\instruction_memory$rdmux[0][9][28]$a$10864 [16] 11'00011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][159]$12792:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][159]$a$12793, B=$memory\instruction_memory$rdmux[0][10][159]$b$12794, Y=$memory\instruction_memory$rdmux[0][9][79]$b$11018
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] 1'0 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [6] 1'1 $memory\instruction_memory$rdmux[0][10][159]$a$12793 [4] }, B={ $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] $memory\instruction_memory$rdmux[0][10][159]$b$12794 [9] 4'1001 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$b$11018 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [18] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9:8] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$b$11018 [31:21] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [19] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [17:10] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [7] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [20] 1'0 $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] 2'01 $memory\instruction_memory$rdmux[0][9][79]$b$11018 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][77]$12546:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][77]$a$12547, B=$memory\instruction_memory$rdmux[0][10][77]$b$12548, Y=$memory\instruction_memory$rdmux[0][9][38]$b$10895
      New ports: A={ $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] 1'0 $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [13] $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] 2'10 $memory\instruction_memory$rdmux[0][10][77]$a$12547 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] $memory\instruction_memory$rdmux[0][10][77]$b$12548 [13] 1'1 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [13] 1'0 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] 1'1 $memory\instruction_memory$rdmux[0][10][77]$b$12548 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [20] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [16:15] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [13:12] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$b$10895 [31:26] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [24:21] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [19:17] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [14] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [11:8] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [6] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [3:0] } = { $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] 1'0 $memory\instruction_memory$rdmux[0][9][38]$b$10895 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [15] 2'01 $memory\instruction_memory$rdmux[0][9][38]$b$10895 [15] 2'00 $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][37]$12426:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][37]$a$12427, B=$memory\instruction_memory$rdmux[0][10][37]$b$12428, Y=$memory\instruction_memory$rdmux[0][9][18]$b$10835
      New ports: A={ $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [13] $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] 1'0 $memory\instruction_memory$rdmux[0][10][37]$a$12427 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] 1'1 $memory\instruction_memory$rdmux[0][10][37]$b$12428 [13] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [13] 1'0 $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] $memory\instruction_memory$rdmux[0][10][37]$b$12428 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [23] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [16:15] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [13:12] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][18]$b$10835 [31:26] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [24] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [22:17] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [14] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [11:6] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [3:0] } = { $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10835 [5:4] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [5] 2'01 $memory\instruction_memory$rdmux[0][9][18]$b$10835 [16] 11'00111100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12432:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][39]$a$12433, B=$memory\instruction_memory$rdmux[0][10][39]$b$12434, Y=$memory\instruction_memory$rdmux[0][9][19]$b$10838
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][39]$a$12433 [12] 1'0 $memory\instruction_memory$rdmux[0][10][39]$a$12433 [12] 1'1 $memory\instruction_memory$rdmux[0][10][39]$a$12433 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] 2'10 $memory\instruction_memory$rdmux[0][10][39]$b$12434 [7] $memory\instruction_memory$rdmux[0][10][39]$b$12434 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10838 [31:26] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [24:22] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [20:16] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [14] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [11:8] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [6] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [3:0] } = { $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] 1'0 $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5] 2'01 $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] 2'00 $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12447:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][44]$a$12448, B=$memory\instruction_memory$rdmux[0][10][44]$b$12449, Y=$memory\instruction_memory$rdmux[0][9][22]$a$10846
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][44]$a$12448 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] 1'1 $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [8] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] $memory\instruction_memory$rdmux[0][10][44]$a$12448 [5] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] 2'00 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] 1'1 $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [4] $memory\instruction_memory$rdmux[0][10][44]$b$12449 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10846 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [13:12] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [10:7] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [5:4] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10846 [31:28] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [26:23] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [21:14] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [11] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [6] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [3] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [1:0] } = { $memory\instruction_memory$rdmux[0][9][22]$a$10846 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [2] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [12] 2'00 $memory\instruction_memory$rdmux[0][9][22]$a$10846 [10] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [9] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [12] 1'0 $memory\instruction_memory$rdmux[0][9][22]$a$10846 [5] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][4]$12327:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][4]$a$12328, B=$memory\instruction_memory$rdmux[0][10][4]$b$12329, Y=$memory\instruction_memory$rdmux[0][9][2]$a$10786
      New ports: A={ $memory\instruction_memory$rdmux[0][10][4]$a$12328 [7] $memory\instruction_memory$rdmux[0][10][4]$a$12328 [23] 3'110 $memory\instruction_memory$rdmux[0][10][4]$a$12328 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] 1'0 $memory\instruction_memory$rdmux[0][10][4]$b$12329 [12] 1'1 $memory\instruction_memory$rdmux[0][10][4]$b$12329 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][2]$a$10786 [25] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [23:22] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13:12] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [7] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$a$10786 [31:26] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [24] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [21:14] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [11:8] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [6] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [3:0] } = { $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10786 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [5] 2'01 $memory\instruction_memory$rdmux[0][9][2]$a$10786 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][147]$12756:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][147]$a$12757, B=$memory\instruction_memory$rdmux[0][10][147]$b$12758, Y=$memory\instruction_memory$rdmux[0][9][73]$b$11000
      New ports: A={ $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] 1'0 $memory\instruction_memory$rdmux[0][10][147]$a$12757 [5] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [8] $memory\instruction_memory$rdmux[0][10][147]$a$12757 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][147]$b$12758 [2] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] 2'01 $memory\instruction_memory$rdmux[0][10][147]$b$12758 [4] $memory\instruction_memory$rdmux[0][10][147]$b$12758 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][73]$b$11000 [24] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [22] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [13:12] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][73]$b$11000 [31:25] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [23] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [21:14] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [11:9] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [7:6] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [3] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [1:0] } = { $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11000 [13] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11000 [2] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][103]$12624:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][103]$a$12625, B=$memory\instruction_memory$rdmux[0][10][103]$b$12626, Y=$memory\instruction_memory$rdmux[0][9][51]$b$10934
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] 1'0 $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5] $memory\instruction_memory$rdmux[0][10][103]$a$12625 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 3'110 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] 1'1 $memory\instruction_memory$rdmux[0][10][103]$b$12626 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][51]$b$10934 [20] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16:15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [6:4] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$b$10934 [31:21] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [19:17] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [14:7] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [3] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [1:0] } = { $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [6] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$10934 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12627:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][104]$a$12628, B=$memory\instruction_memory$rdmux[0][10][104]$b$12629, Y=$memory\instruction_memory$rdmux[0][9][52]$a$10936
      New ports: A={ $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [24] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] 2'01 $memory\instruction_memory$rdmux[0][10][104]$a$12628 [5] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] 5'00110 $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [4] $memory\instruction_memory$rdmux[0][10][104]$b$12629 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [16:15] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [5:4] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$a$10936 [31:26] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [23:22] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [20:17] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [14:10] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [8:6] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [3] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [1:0] } = { $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [5] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] 1'1 $memory\instruction_memory$rdmux[0][9][52]$a$10936 [16] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$a$10936 [4] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [4] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [5] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][109]$12642:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][109]$a$12643, B=$memory\instruction_memory$rdmux[0][10][109]$b$12644, Y=$memory\instruction_memory$rdmux[0][9][54]$b$10943
      New ports: A={ $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] 2'00 $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [4] $memory\instruction_memory$rdmux[0][10][109]$a$12643 [2] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5] 1'1 $memory\instruction_memory$rdmux[0][10][109]$b$12644 [4] $memory\instruction_memory$rdmux[0][10][109]$b$12644 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][54]$b$10943 [18] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [9] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [7] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5:4] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$b$10943 [31:19] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [17:16] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [14] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [12:10] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [8] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [6] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [3] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [2] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10943 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [4] 3'000 $memory\instruction_memory$rdmux[0][9][54]$b$10943 [4] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [4] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [2] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][51]$12468:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][51]$a$12469, B=$memory\instruction_memory$rdmux[0][10][51]$b$12470, Y=$memory\instruction_memory$rdmux[0][9][25]$b$10856
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [13] 1'1 $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] $memory\instruction_memory$rdmux[0][10][51]$a$12469 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [13] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] 1'1 $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] $memory\instruction_memory$rdmux[0][10][51]$b$12470 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][25]$b$10856 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [5:4] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$b$10856 [31:18] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [16] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [14] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [12:9] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [7:6] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [3] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][25]$b$10856 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [15] 2'00 $memory\instruction_memory$rdmux[0][9][25]$b$10856 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [13] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10856 [2] 1'0 $memory\instruction_memory$rdmux[0][9][25]$b$10856 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][60]$12495:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][60]$a$12496, B=$memory\instruction_memory$rdmux[0][10][60]$b$12497, Y=$memory\instruction_memory$rdmux[0][9][30]$a$10870
      New ports: A={ $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] 2'00 $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5] $memory\instruction_memory$rdmux[0][10][60]$a$12496 [5:4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][60]$b$12497 [10] $memory\instruction_memory$rdmux[0][10][60]$b$12497 [7] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][30]$a$10870 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [13] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [10] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$a$10870 [31:17] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [15:14] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [12:11] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [9:8] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [6] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [3:0] } = { $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [13] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] 2'00 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][111]$12648:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][111]$a$12649, B=$memory\instruction_memory$rdmux[0][10][111]$b$12650, Y=$memory\instruction_memory$rdmux[0][9][55]$b$10946
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] 2'11 $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] $memory\instruction_memory$rdmux[0][10][111]$a$12649 [2] }, B={ $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [24] 1'0 $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] $memory\instruction_memory$rdmux[0][10][111]$b$12650 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$b$10946 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [15] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$b$10946 [31:26] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [23:16] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [14:8] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [6] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [4:3] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$b$10946 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [25] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [5] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] 1'1 $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] 9'011101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][67]$12516:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][67]$a$12517, B=$memory\instruction_memory$rdmux[0][10][67]$b$12518, Y=$memory\instruction_memory$rdmux[0][9][33]$b$10880
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [8] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] $memory\instruction_memory$rdmux[0][10][67]$a$12517 [8] 1'1 $memory\instruction_memory$rdmux[0][10][67]$a$12517 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][67]$b$12518 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [13] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [15] $memory\instruction_memory$rdmux[0][10][67]$b$12518 [13] 5'11001 }, Y={ $memory\instruction_memory$rdmux[0][9][33]$b$10880 [30] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [26] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [15] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [13:12] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$b$10880 [31] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [29:27] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [25:16] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [14] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [11:9] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [6] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [3:0] } = { $memory\instruction_memory$rdmux[0][9][33]$b$10880 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [13] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [4] 2'11 $memory\instruction_memory$rdmux[0][9][33]$b$10880 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [4] 2'01 $memory\instruction_memory$rdmux[0][9][33]$b$10880 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [12] 3'011 $memory\instruction_memory$rdmux[0][9][33]$b$10880 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12414:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][33]$a$12415, B=$memory\instruction_memory$rdmux[0][10][33]$b$12416, Y=$memory\instruction_memory$rdmux[0][9][16]$b$10829
      New ports: A={ $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] 3'000 $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [4] $memory\instruction_memory$rdmux[0][10][33]$a$12415 [2] }, B={ $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] 1'1 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] 1'0 $memory\instruction_memory$rdmux[0][10][33]$b$12416 [7] $memory\instruction_memory$rdmux[0][10][33]$b$12416 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10829 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [16:15] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][16]$b$10829 [31:24] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [22:17] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [14] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [12:10] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [8] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [6:5] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [3] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][16]$b$10829 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [13] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [13] 3'000 $memory\instruction_memory$rdmux[0][9][16]$b$10829 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [15] 3'000 $memory\instruction_memory$rdmux[0][9][16]$b$10829 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][6]$12333:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][6]$a$12334, B=$memory\instruction_memory$rdmux[0][10][6]$b$12335, Y=$memory\instruction_memory$rdmux[0][9][3]$a$10789
      New ports: A={ $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [13] $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] 1'0 $memory\instruction_memory$rdmux[0][10][6]$a$12334 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] 1'1 $memory\instruction_memory$rdmux[0][10][6]$b$12335 [13] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [13] 1'0 $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] $memory\instruction_memory$rdmux[0][10][6]$b$12335 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [22] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [16:15] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [13:12] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$a$10789 [31:26] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [24:23] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [21:17] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [14] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [11:6] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [3:0] } = { $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] 1'0 $memory\instruction_memory$rdmux[0][9][3]$a$10789 [5:4] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [5] 2'01 $memory\instruction_memory$rdmux[0][9][3]$a$10789 [16] 11'00111100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][72]$12531:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][72]$a$12532, B=$memory\instruction_memory$rdmux[0][10][72]$b$12533, Y=$memory\instruction_memory$rdmux[0][9][36]$a$10888
      New ports: A={ $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] 2'01 $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] 1'1 $memory\instruction_memory$rdmux[0][10][72]$a$12532 [8] 1'0 $memory\instruction_memory$rdmux[0][10][72]$a$12532 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] 1'0 $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] $memory\instruction_memory$rdmux[0][10][72]$b$12533 [13] 3'110 $memory\instruction_memory$rdmux[0][10][72]$b$12533 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26:25] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [23:22] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [13] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [8:7] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$a$10888 [31:27] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [24] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [21:16] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [14] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [12:9] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [6] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [3:0] } = { $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] 3'001 $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10888 [4] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10888 [8] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12732:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][139]$a$12733, B=$memory\instruction_memory$rdmux[0][10][139]$b$12734, Y=$memory\instruction_memory$rdmux[0][9][69]$b$10988
      New ports: A={ $memory\instruction_memory$rdmux[0][10][139]$a$12733 [8] 1'0 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] $memory\instruction_memory$rdmux[0][10][139]$a$12733 [8] 2'10 $memory\instruction_memory$rdmux[0][10][139]$a$12733 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][139]$b$12734 [4] 2'10 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [4] 2'00 $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5] $memory\instruction_memory$rdmux[0][10][139]$b$12734 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10988 [24] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$b$10988 [31:25] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [23:22] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [20:14] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [12:10] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][69]$b$10988 [24] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10988 [6:5] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$10988 [8] 1'0 $memory\instruction_memory$rdmux[0][9][69]$b$10988 [5] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [6:5] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [5] 2'00 $memory\instruction_memory$rdmux[0][9][69]$b$10988 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][15]$12360:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][15]$a$12361, B=$memory\instruction_memory$rdmux[0][10][15]$b$12362, Y=$memory\instruction_memory$rdmux[0][9][7]$b$10802
      New ports: A={ $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] 1'1 $memory\instruction_memory$rdmux[0][10][15]$a$12361 [8] 1'0 $memory\instruction_memory$rdmux[0][10][15]$a$12361 [5] }, B={ $memory\instruction_memory$rdmux[0][10][15]$b$12362 [25] $memory\instruction_memory$rdmux[0][10][15]$b$12362 [7] 1'1 $memory\instruction_memory$rdmux[0][10][15]$b$12362 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$b$10802 [25] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [22] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$b$10802 [31:26] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [24:23] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [21:9] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [6] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [4:0] } = { $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] 2'01 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] 3'001 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] 4'0100 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][7]$12336:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][7]$a$12337, B=$memory\instruction_memory$rdmux[0][10][7]$b$12338, Y=$memory\instruction_memory$rdmux[0][9][3]$b$10790
      New ports: A={ $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] 1'1 $memory\instruction_memory$rdmux[0][10][7]$a$12337 [8] 1'0 $memory\instruction_memory$rdmux[0][10][7]$a$12337 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] 1'0 $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] $memory\instruction_memory$rdmux[0][10][7]$b$12338 [13] 3'110 $memory\instruction_memory$rdmux[0][10][7]$b$12338 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][3]$b$10790 [25] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [23] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [21] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [8:7] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][3]$b$10790 [31:26] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [24] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [22] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [20:14] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [12:9] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [6] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [3:0] } = { $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [5] 2'01 $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] 1'0 $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][45]$12450:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][45]$a$12451, B=$memory\instruction_memory$rdmux[0][10][45]$b$12452, Y=$memory\instruction_memory$rdmux[0][9][22]$b$10847
      New ports: A={ $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] 1'0 $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [7] $memory\instruction_memory$rdmux[0][10][45]$a$12451 [4] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][45]$b$12452 [4] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12452 [10] $memory\instruction_memory$rdmux[0][10][45]$b$12452 [10] 1'0 $memory\instruction_memory$rdmux[0][10][45]$b$12452 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$b$10847 [25:24] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [10] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [7] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$b$10847 [31:26] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [23:16] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [14] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [12:11] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [9:8] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [6:5] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [7] 3'000 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [15] 5'10000 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [4] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12564:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][83]$a$12565, B=$memory\instruction_memory$rdmux[0][10][83]$b$12566, Y=$memory\instruction_memory$rdmux[0][9][41]$b$10904
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [7] $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] 1'0 $memory\instruction_memory$rdmux[0][10][83]$a$12565 [2] }, B={ $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] 1'1 $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5] 1'1 $memory\instruction_memory$rdmux[0][10][83]$b$12566 [4] $memory\instruction_memory$rdmux[0][10][83]$b$12566 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10904 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [5:4] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$b$10904 [31:22] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [19:14] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [12:10] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [6] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [3] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [1:0] } = { $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10904 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [4] 3'000 $memory\instruction_memory$rdmux[0][9][41]$b$10904 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12420:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][35]$a$12421, B=$memory\instruction_memory$rdmux[0][10][35]$b$12422, Y=$memory\instruction_memory$rdmux[0][9][17]$b$10832
      New ports: A={ $memory\instruction_memory$rdmux[0][10][35]$a$12421 [23] $memory\instruction_memory$rdmux[0][10][35]$a$12421 [9] 2'10 $memory\instruction_memory$rdmux[0][10][35]$a$12421 [9] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] 1'0 $memory\instruction_memory$rdmux[0][10][35]$b$12422 [4] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5] $memory\instruction_memory$rdmux[0][10][35]$b$12422 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10832 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][17]$b$10832 [31:24] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [22:21] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [19:17] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [15:12] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [10] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [8:6] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [3:0] } = { $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [4] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] 3'000 $memory\instruction_memory$rdmux[0][9][17]$b$10832 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][85]$12570:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][85]$a$12571, B=$memory\instruction_memory$rdmux[0][10][85]$b$12572, Y=$memory\instruction_memory$rdmux[0][9][42]$b$10907
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [4] 1'1 $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5:4] $memory\instruction_memory$rdmux[0][10][85]$a$12571 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [2] 2'00 $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] $memory\instruction_memory$rdmux[0][10][85]$b$12572 [10] 2'10 $memory\instruction_memory$rdmux[0][10][85]$b$12572 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][42]$b$10907 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [24] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$b$10907 [31:29] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [27:25] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [23:22] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [20:16] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [14] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [12:11] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [9:6] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [3] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [1:0] } = { $memory\instruction_memory$rdmux[0][9][42]$b$10907 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10907 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [15] 3'000 $memory\instruction_memory$rdmux[0][9][42]$b$10907 [4] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10907 [2] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][100]$12615:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][100]$a$12616, B=$memory\instruction_memory$rdmux[0][10][100]$b$12617, Y=$memory\instruction_memory$rdmux[0][9][50]$a$10930
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [26] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [7] 2'00 }, B={ $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] 1'1 $memory\instruction_memory$rdmux[0][10][100]$b$12617 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$a$10930 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][50]$a$10930 [31:27] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [25] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [23:17] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [15:8] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [6] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [4:3] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [1:0] } = { $memory\instruction_memory$rdmux[0][9][50]$a$10930 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [2] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [2] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [2] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [2] 9'011101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12372:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][19]$a$12373, B=$memory\instruction_memory$rdmux[0][10][19]$b$12374, Y=$memory\instruction_memory$rdmux[0][9][9]$b$10808
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][19]$a$12373 [23] $memory\instruction_memory$rdmux[0][10][19]$a$12373 [9] 3'011 $memory\instruction_memory$rdmux[0][10][19]$a$12373 [9] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5:4] 1'0 $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5] $memory\instruction_memory$rdmux[0][10][19]$b$12374 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10808 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [23] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$b$10808 [31:27] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [25:24] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [22:21] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [19] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [17] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [15:12] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [10] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [8:6] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [3:0] } = { $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [11] 2'00 $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] 4'0000 $memory\instruction_memory$rdmux[0][9][9]$b$10808 [5] 9'010000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][90]$12585:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][90]$a$12586, B=$memory\instruction_memory$rdmux[0][10][90]$b$12587, Y=$memory\instruction_memory$rdmux[0][9][45]$a$10915
      New ports: A={ $memory\instruction_memory$rdmux[0][10][90]$a$12586 [7] $memory\instruction_memory$rdmux[0][10][90]$a$12586 [29] 3'001 $memory\instruction_memory$rdmux[0][10][90]$a$12586 [7] }, B={ 3'001 $memory\instruction_memory$rdmux[0][10][90]$b$12587 [15] 1'0 $memory\instruction_memory$rdmux[0][10][90]$b$12587 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][45]$a$10915 [30:29] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [16:15] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$a$10915 [31] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [28:17] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [14:10] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [8] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [6:0] } = { $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] 2'00 $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] 4'0001 $memory\instruction_memory$rdmux[0][9][45]$a$10915 [16] 13'0000110010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12759:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][148]$a$12760, B=$memory\instruction_memory$rdmux[0][10][148]$b$12761, Y=$memory\instruction_memory$rdmux[0][9][74]$a$11002
      New ports: A={ $memory\instruction_memory$rdmux[0][10][148]$a$12760 [8] $memory\instruction_memory$rdmux[0][10][148]$a$12760 [8] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12761 [2] 1'0 $memory\instruction_memory$rdmux[0][10][148]$b$12761 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$11002 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][74]$a$11002 [31:10] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [6:3] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][74]$a$11002 [2] 14'00000000000010 $memory\instruction_memory$rdmux[0][9][74]$a$11002 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][160]$12795:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][160]$a$12796, B=$memory\instruction_memory$rdmux[0][10][160]$b$12797, Y=$memory\instruction_memory$rdmux[0][9][80]$a$11020
      New ports: A={ $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5] 4'0010 $memory\instruction_memory$rdmux[0][10][160]$a$12796 [5:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [5] 1'1 $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [4] $memory\instruction_memory$rdmux[0][10][160]$b$12797 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$a$11020 [21:20] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [14] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [12] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$a$11020 [31:22] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [19:15] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [13] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [11:10] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [7:6] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [3:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][80]$a$11020 [21] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [4] 3'011 $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5] 2'10 $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][99]$12612:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][99]$a$12613, B=$memory\instruction_memory$rdmux[0][10][99]$b$12614, Y=$memory\instruction_memory$rdmux[0][9][49]$b$10928
      New ports: A={ $memory\instruction_memory$rdmux[0][10][99]$a$12613 [24] $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] 1'1 $memory\instruction_memory$rdmux[0][10][99]$a$12613 [7] 2'00 }, B={ $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] 1'1 $memory\instruction_memory$rdmux[0][10][99]$b$12614 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8:7] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$b$10928 [31:25] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [23:17] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [15:9] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [6] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [4:3] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$10928 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [7] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12399:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][28]$a$12400, B=$memory\instruction_memory$rdmux[0][10][28]$b$12401, Y=$memory\instruction_memory$rdmux[0][9][14]$a$10822
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12400 [5] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] 1'1 $memory\instruction_memory$rdmux[0][10][28]$a$12400 [7] $memory\instruction_memory$rdmux[0][10][28]$a$12400 [5] }, B={ $memory\instruction_memory$rdmux[0][10][28]$b$12401 [5] 2'10 $memory\instruction_memory$rdmux[0][10][28]$b$12401 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [7] $memory\instruction_memory$rdmux[0][10][28]$b$12401 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10822 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [15] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10822 [31:24] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [21:16] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [14:10] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [6] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [4:0] } = { 8'11111110 $memory\instruction_memory$rdmux[0][9][14]$a$10822 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [5] 2'01 $memory\instruction_memory$rdmux[0][9][14]$a$10822 [15] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [15] 5'01001 $memory\instruction_memory$rdmux[0][9][14]$a$10822 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12789:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][158]$a$12790, B=$memory\instruction_memory$rdmux[0][10][158]$b$12791, Y=$memory\instruction_memory$rdmux[0][9][79]$a$11017
      New ports: A={ $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] 1'0 $memory\instruction_memory$rdmux[0][10][158]$a$12790 [12] $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] 2'01 $memory\instruction_memory$rdmux[0][10][158]$a$12790 [2] }, B={ $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12791 [17] $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] 1'1 $memory\instruction_memory$rdmux[0][10][158]$b$12791 [7] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [23] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18:17] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][79]$a$11017 [31:27] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [25:24] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [22:19] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [16:13] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [11:10] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [8] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [6] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [4:3] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [1:0] } = { $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18] 3'000 $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] 2'01 $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12507:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][64]$a$12508, B=$memory\instruction_memory$rdmux[0][10][64]$b$12509, Y=$memory\instruction_memory$rdmux[0][9][32]$a$10876
      New ports: A={ $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [13] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] 1'0 $memory\instruction_memory$rdmux[0][10][64]$a$12508 [4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [13] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [13] 2'01 $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] $memory\instruction_memory$rdmux[0][10][64]$b$12509 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [13:12] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10876 [31:27] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [25:23] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [21:16] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [14] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [11:8] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [6] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] 2'00 $memory\instruction_memory$rdmux[0][9][32]$a$10876 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [4] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [5] 2'01 $memory\instruction_memory$rdmux[0][9][32]$a$10876 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [7] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][107]$12636:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][107]$a$12637, B=$memory\instruction_memory$rdmux[0][10][107]$b$12638, Y=$memory\instruction_memory$rdmux[0][9][53]$b$10940
      New ports: A={ $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [6] 1'1 $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] $memory\instruction_memory$rdmux[0][10][107]$a$12637 [2] }, B={ $memory\instruction_memory$rdmux[0][10][107]$b$12638 [26] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] $memory\instruction_memory$rdmux[0][10][107]$b$12638 [7] 4'0010 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$b$10940 [26] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [7:4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$b$10940 [31:27] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [25:17] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [15:8] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [3] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$b$10940 [26] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [26] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [7] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [6] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12582:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][89]$a$12583, B=$memory\instruction_memory$rdmux[0][10][89]$b$12584, Y=$memory\instruction_memory$rdmux[0][9][44]$b$10913
      New ports: A={ $memory\instruction_memory$rdmux[0][10][89]$a$12583 [25] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12583 [25] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] 1'1 $memory\instruction_memory$rdmux[0][10][89]$a$12583 [7] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][89]$b$12584 [26] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [26] 4'0100 $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] $memory\instruction_memory$rdmux[0][10][89]$b$12584 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10913 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [26:25] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8:7] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10913 [30:27] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [24:23] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [21:16] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [14:9] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [6] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [4:0] } = { $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [26] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [26] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [5] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [5] 2'01 $memory\instruction_memory$rdmux[0][9][44]$b$10913 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [7] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][12]$12351:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][12]$a$12352, B=$memory\instruction_memory$rdmux[0][10][12]$b$12353, Y=$memory\instruction_memory$rdmux[0][9][6]$a$10798
      New ports: A={ $memory\instruction_memory$rdmux[0][10][12]$a$12352 [22] 2'11 $memory\instruction_memory$rdmux[0][10][12]$a$12352 [7] 2'00 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12353 [13] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] 1'1 $memory\instruction_memory$rdmux[0][10][12]$b$12353 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][6]$a$10798 [22] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][6]$a$10798 [31:23] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [21:14] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [12:9] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [6] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [3:0] } = { $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10798 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [5] 2'01 $memory\instruction_memory$rdmux[0][9][6]$a$10798 [4] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][6]$a$10798 [8] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12741:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][142]$a$12742, B=$memory\instruction_memory$rdmux[0][10][142]$b$12743, Y=$memory\instruction_memory$rdmux[0][9][71]$a$10993
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] 2'00 $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [4] $memory\instruction_memory$rdmux[0][10][142]$a$12742 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][142]$b$12743 [23] $memory\instruction_memory$rdmux[0][10][142]$b$12743 [9] 1'1 $memory\instruction_memory$rdmux[0][10][142]$b$12743 [9] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [20] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [5:4] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$a$10993 [31:26] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [24] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [22:21] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [19:11] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [8:6] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [3] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [1:0] } = { $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [4] 2'00 $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] 1'1 $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [5] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10993 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][132]$12711:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][132]$a$12712, B=$memory\instruction_memory$rdmux[0][10][132]$b$12713, Y=$memory\instruction_memory$rdmux[0][9][66]$a$10978
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] 1'1 $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5] $memory\instruction_memory$rdmux[0][10][132]$a$12712 [5:4] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [9] $memory\instruction_memory$rdmux[0][10][132]$b$12713 [9] 3'010 $memory\instruction_memory$rdmux[0][10][132]$b$12713 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$a$10978 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [10:9] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [5:4] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$a$10978 [31:17] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [15:14] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [12:11] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [8] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [6] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [3] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [1:0] } = { $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [2] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [7] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [5] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$10978 [4] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [5] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][92]$12591:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][92]$a$12592, B=$memory\instruction_memory$rdmux[0][10][92]$b$12593, Y=$memory\instruction_memory$rdmux[0][9][46]$a$10918
      New ports: A={ $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] 2'01 $memory\instruction_memory$rdmux[0][10][92]$a$12592 [7] $memory\instruction_memory$rdmux[0][10][92]$a$12592 [5] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][92]$b$12593 [15] 1'0 $memory\instruction_memory$rdmux[0][10][92]$b$12593 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [7] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$a$10918 [31:27] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [25:17] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [14:10] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [8] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [6] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [4:0] } = { $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] 2'00 $memory\instruction_memory$rdmux[0][9][46]$a$10918 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [5] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [5] 2'01 $memory\instruction_memory$rdmux[0][9][46]$a$10918 [16] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][82]$12561:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][82]$a$12562, B=$memory\instruction_memory$rdmux[0][10][82]$b$12563, Y=$memory\instruction_memory$rdmux[0][9][41]$a$10903
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] 1'1 $memory\instruction_memory$rdmux[0][10][82]$a$12562 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [7] $memory\instruction_memory$rdmux[0][10][82]$a$12562 [5] }, B={ $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12563 [15] 1'0 $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] $memory\instruction_memory$rdmux[0][10][82]$b$12563 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$a$10903 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [15] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11:9] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][41]$a$10903 [31:26] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [24] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [22:16] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [14:12] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [8] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [6] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [4:0] } = { $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11] 2'01 $memory\instruction_memory$rdmux[0][9][41]$a$10903 [15] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [15] 3'010 $memory\instruction_memory$rdmux[0][9][41]$a$10903 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12645:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][110]$a$12646, B=$memory\instruction_memory$rdmux[0][10][110]$b$12647, Y=$memory\instruction_memory$rdmux[0][9][55]$a$10945
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [8] $memory\instruction_memory$rdmux[0][10][110]$a$12646 [2] 1'0 $memory\instruction_memory$rdmux[0][10][110]$a$12646 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 1'0 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5] 1'1 $memory\instruction_memory$rdmux[0][10][110]$b$12647 [4] $memory\instruction_memory$rdmux[0][10][110]$b$12647 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10945 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [22] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [20] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [9:8] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [5:4] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][55]$a$10945 [31:27] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [25:23] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [21] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [19] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [17:14] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [12] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [7:6] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [3] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [1:0] } = { $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10945 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [20] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] 2'00 $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [8] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [5] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][98]$12609:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][98]$a$12610, B=$memory\instruction_memory$rdmux[0][10][98]$b$12611, Y=$memory\instruction_memory$rdmux[0][9][49]$a$10927
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [8] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] 1'0 $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] $memory\instruction_memory$rdmux[0][10][98]$a$12610 [2] }, B={ $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 1'1 $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] 3'110 $memory\instruction_memory$rdmux[0][10][98]$b$12611 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][49]$a$10927 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8:7] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][49]$a$10927 [31:27] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [25:13] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [11] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [9] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [6:5] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [1:0] } = { $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] 1'0 $memory\instruction_memory$rdmux[0][9][49]$a$10927 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][30]$12405:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][30]$a$12406, B=$memory\instruction_memory$rdmux[0][10][30]$b$12407, Y=$memory\instruction_memory$rdmux[0][9][15]$a$10825
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5] 1'0 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5:4] 1'1 $memory\instruction_memory$rdmux[0][10][30]$a$12406 [5:4] 1'0 }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [8] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] 1'0 $memory\instruction_memory$rdmux[0][10][30]$b$12407 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][15]$a$10825 [26] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [8:7] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [5:4] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][15]$a$10825 [31:27] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [25:24] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [22] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [20:19] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [17:14] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [12] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [10:9] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [6] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [3] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [1:0] } = { $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [2] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] 2'00 $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [8] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [4] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [5] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][121]$12678:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][121]$a$12679, B=$memory\instruction_memory$rdmux[0][10][121]$b$12680, Y=$memory\instruction_memory$rdmux[0][9][60]$b$10961
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5] 1'0 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [4] 1'1 $memory\instruction_memory$rdmux[0][10][121]$a$12679 [5:4] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] 1'1 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [7] 1'0 $memory\instruction_memory$rdmux[0][10][121]$b$12680 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][60]$b$10961 [24:23] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [13] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$b$10961 [31:25] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [22] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [20:19] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [17:14] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [12:9] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [6] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [3:0] } = { $memory\instruction_memory$rdmux[0][9][60]$b$10961 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [7] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [7] 2'11 $memory\instruction_memory$rdmux[0][9][60]$b$10961 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [4] 1'0 $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] 3'011 $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12729:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][138]$a$12730, B=$memory\instruction_memory$rdmux[0][10][138]$b$12731, Y=$memory\instruction_memory$rdmux[0][9][69]$a$10987
      New ports: A={ $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] 1'1 $memory\instruction_memory$rdmux[0][10][138]$a$12730 [4] $memory\instruction_memory$rdmux[0][10][138]$a$12730 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][138]$b$12731 [2] $memory\instruction_memory$rdmux[0][10][138]$b$12731 [4] $memory\instruction_memory$rdmux[0][10][138]$b$12731 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [5:4] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$10987 [31:17] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [15:6] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [3] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] 2'00 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [5] 4'0000 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12693:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][126]$a$12694, B=$memory\instruction_memory$rdmux[0][10][126]$b$12695, Y=$memory\instruction_memory$rdmux[0][9][63]$a$10969
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][126]$a$12694 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12694 [15] $memory\instruction_memory$rdmux[0][10][126]$a$12694 [9] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 2'00 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5] 1'0 $memory\instruction_memory$rdmux[0][10][126]$b$12695 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10969 [19] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [17:15] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [9] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$a$10969 [31:20] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [18] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [14:10] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [8:6] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5] 5'00000 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [17] 2'00 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12387:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][24]$a$12388, B=$memory\instruction_memory$rdmux[0][10][24]$b$12389, Y=$memory\instruction_memory$rdmux[0][9][12]$a$10816
      New ports: A={ $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [15] $memory\instruction_memory$rdmux[0][10][24]$a$12388 [22] 1'0 $memory\instruction_memory$rdmux[0][10][24]$a$12388 [15] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] $memory\instruction_memory$rdmux[0][10][24]$b$12389 [20] 1'0 $memory\instruction_memory$rdmux[0][10][24]$b$12389 [9] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [23:22] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [20] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [15] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][12]$a$10816 [31:27] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [25:24] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [21] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [19:16] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [14:10] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [8] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [6] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [4:0] } = { $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [5] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [20] 2'01 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [15] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [15] 4'0100 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][84]$12567:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][84]$a$12568, B=$memory\instruction_memory$rdmux[0][10][84]$b$12569, Y=$memory\instruction_memory$rdmux[0][9][42]$a$10906
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] $memory\instruction_memory$rdmux[0][10][84]$a$12568 [13] 1'1 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] 1'0 $memory\instruction_memory$rdmux[0][10][84]$a$12568 [4] }, B={ $memory\instruction_memory$rdmux[0][10][84]$b$12569 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12569 [8] $memory\instruction_memory$rdmux[0][10][84]$b$12569 [8] 1'1 $memory\instruction_memory$rdmux[0][10][84]$b$12569 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][42]$a$10906 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [22:21] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [13] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [8:7] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][42]$a$10906 [31:25] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [23] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [20:19] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [17:14] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [12:9] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [6] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [3:0] } = { $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] 4'1111 $memory\instruction_memory$rdmux[0][9][42]$a$10906 [22] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] 3'011 $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12726:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][137]$a$12727, B=$memory\instruction_memory$rdmux[0][10][137]$b$12728, Y=$memory\instruction_memory$rdmux[0][9][68]$b$10985
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][137]$a$12727 [4] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5:4] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5] $memory\instruction_memory$rdmux[0][10][137]$a$12727 [5:4] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] $memory\instruction_memory$rdmux[0][10][137]$b$12728 [14] 2'00 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [2] 1'1 $memory\instruction_memory$rdmux[0][10][137]$b$12728 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10985 [31] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [7:4] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][68]$b$10985 [30:26] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [24:23] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [21] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [19:15] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [13:8] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [3] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [1:0] } = { $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10985 [14] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10985 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] 1'1 $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][133]$12714:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][133]$a$12715, B=$memory\instruction_memory$rdmux[0][10][133]$b$12716, Y=$memory\instruction_memory$rdmux[0][9][66]$b$10979
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5] $memory\instruction_memory$rdmux[0][10][133]$a$12715 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] $memory\instruction_memory$rdmux[0][10][133]$b$12716 [7] 2'10 $memory\instruction_memory$rdmux[0][10][133]$b$12716 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][66]$b$10979 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [5:4] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][66]$b$10979 [31:12] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [10:8] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [6] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [3] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [1:0] } = { $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] 5'00000 $memory\instruction_memory$rdmux[0][9][66]$b$10979 [4] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [5] 3'000 $memory\instruction_memory$rdmux[0][9][66]$b$10979 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12429:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][38]$a$12430, B=$memory\instruction_memory$rdmux[0][10][38]$b$12431, Y=$memory\instruction_memory$rdmux[0][9][19]$a$10837
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] 1'1 $memory\instruction_memory$rdmux[0][10][38]$a$12430 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [7] $memory\instruction_memory$rdmux[0][10][38]$a$12430 [5] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] $memory\instruction_memory$rdmux[0][10][38]$b$12431 [13] 1'1 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] 1'0 $memory\instruction_memory$rdmux[0][10][38]$b$12431 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10837 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [8:7] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$a$10837 [31:26] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [23] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [19:14] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [12:9] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [6] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [3:0] } = { $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [5] 2'01 $memory\instruction_memory$rdmux[0][9][19]$a$10837 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [4] 3'000 $memory\instruction_memory$rdmux[0][9][19]$a$10837 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12489:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][58]$a$12490, B=$memory\instruction_memory$rdmux[0][10][58]$b$12491, Y=$memory\instruction_memory$rdmux[0][9][29]$a$10867
      New ports: A={ $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] 1'0 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] 2'00 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] 1'1 $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [4] $memory\instruction_memory$rdmux[0][10][58]$a$12490 [2] }, B={ $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] 1'1 $memory\instruction_memory$rdmux[0][10][58]$b$12491 [5] 1'1 $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [7] $memory\instruction_memory$rdmux[0][10][58]$b$12491 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10867 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [8:7] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [5:4] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10867 [31:27] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [24:19] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [17:16] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [14] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [12:9] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [6] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [3] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [1:0] } = { $memory\instruction_memory$rdmux[0][9][29]$a$10867 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [26] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [15] 2'00 $memory\instruction_memory$rdmux[0][9][29]$a$10867 [4] 3'000 $memory\instruction_memory$rdmux[0][9][29]$a$10867 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12381:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][22]$a$12382, B=$memory\instruction_memory$rdmux[0][10][22]$b$12383, Y=$memory\instruction_memory$rdmux[0][9][11]$a$10813
      New ports: A={ $memory\instruction_memory$rdmux[0][10][22]$a$12382 [8] 1'1 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] 1'0 $memory\instruction_memory$rdmux[0][10][22]$a$12382 [8] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] $memory\instruction_memory$rdmux[0][10][22]$a$12382 [2] }, B={ $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [22] $memory\instruction_memory$rdmux[0][10][22]$b$12383 [15] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10813 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [9:7] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10813 [31:27] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [25:23] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [21:16] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [14:10] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [6:3] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [1:0] } = { $memory\instruction_memory$rdmux[0][9][11]$a$10813 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [22] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [7] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [15] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] 1'1 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12318:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][1]$a$12319, B=$memory\instruction_memory$rdmux[0][10][1]$b$12320, Y=$memory\instruction_memory$rdmux[0][9][0]$b$10781
      New ports: A={ $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [4] 2'01 $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5:4] $memory\instruction_memory$rdmux[0][10][1]$a$12319 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5] 1'1 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5:4] 3'010 $memory\instruction_memory$rdmux[0][10][1]$b$12320 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27:26] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [18] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [11:10] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10781 [31:28] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [25:19] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [17] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [15:12] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [9] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [7:6] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [3:0] } = { $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [11] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10781 [18] 5'00000 $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][116]$12663:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][116]$a$12664, B=$memory\instruction_memory$rdmux[0][10][116]$b$12665, Y=$memory\instruction_memory$rdmux[0][9][58]$a$10954
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] 3'001 $memory\instruction_memory$rdmux[0][10][116]$a$12664 [5] 1'1 $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [7] $memory\instruction_memory$rdmux[0][10][116]$a$12664 [5] 1'0 }, B={ 3'011 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] $memory\instruction_memory$rdmux[0][10][116]$b$12665 [4] 1'0 $memory\instruction_memory$rdmux[0][10][116]$b$12665 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][58]$a$10954 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [23] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [21] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [15] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [11] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [9:7] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][58]$a$10954 [31:29] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [27:24] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [22] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [20:16] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [14] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [12] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [10] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [6] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [3:0] } = { $memory\instruction_memory$rdmux[0][9][58]$a$10954 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [9] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [9] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [21] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [4] 1'0 $memory\instruction_memory$rdmux[0][9][58]$a$10954 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [15] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [15] 2'00 $memory\instruction_memory$rdmux[0][9][58]$a$10954 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12684:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][123]$a$12685, B=$memory\instruction_memory$rdmux[0][10][123]$b$12686, Y=$memory\instruction_memory$rdmux[0][9][61]$b$10964
      New ports: A={ $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] 2'10 $memory\instruction_memory$rdmux[0][10][123]$a$12685 [12] 2'01 $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] $memory\instruction_memory$rdmux[0][10][123]$a$12685 [7] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [11] $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] 1'0 $memory\instruction_memory$rdmux[0][10][123]$b$12686 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10964 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [13:11] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$b$10964 [31:24] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [22:17] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [15:14] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [10] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [6:0] } = { $memory\instruction_memory$rdmux[0][9][61]$b$10964 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [23] 5'11110 $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [7] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [12] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9] 7'0010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12672:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][119]$a$12673, B=$memory\instruction_memory$rdmux[0][10][119]$b$12674, Y=$memory\instruction_memory$rdmux[0][9][59]$b$10958
      New ports: A={ $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [5] 2'10 $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [7] $memory\instruction_memory$rdmux[0][10][119]$a$12673 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][119]$b$12674 [2] 1'0 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] $memory\instruction_memory$rdmux[0][10][119]$b$12674 [9] 2'01 $memory\instruction_memory$rdmux[0][10][119]$b$12674 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10958 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [13] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$b$10958 [31:25] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [23:16] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [14] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [12] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [10] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [8] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [6] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [4:3] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [1:0] } = { $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [7] 4'0000 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [13] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [15] 2'00 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [2] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][171]$12828:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][171]$a$12829, B=$memory\instruction_memory$rdmux[0][10][171]$b$12830, Y=$memory\instruction_memory$rdmux[0][9][85]$b$11036
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12829 [15] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [15] 1'0 $memory\instruction_memory$rdmux[0][10][171]$a$12829 [2] 1'1 $memory\instruction_memory$rdmux[0][10][171]$a$12829 [2] $memory\instruction_memory$rdmux[0][10][171]$a$12829 [2] }, B={ $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] 2'10 $memory\instruction_memory$rdmux[0][10][171]$b$12830 [12] $memory\instruction_memory$rdmux[0][10][171]$b$12830 [12] 1'0 $memory\instruction_memory$rdmux[0][10][171]$b$12830 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [16:14] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [12] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [7] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [5] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][85]$b$11036 [31:21] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [19:17] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [13] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [11:8] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [6] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [4:3] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [1:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [14] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [16:15] 3'001 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [7] 6'101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12810:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][165]$a$12811, B=$memory\instruction_memory$rdmux[0][10][165]$b$12812, Y=$memory\instruction_memory$rdmux[0][9][82]$b$11027
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][165]$a$12811 [15] $memory\instruction_memory$rdmux[0][10][165]$a$12811 [15] 2'01 $memory\instruction_memory$rdmux[0][10][165]$a$12811 [2] 1'1 $memory\instruction_memory$rdmux[0][10][165]$a$12811 [2] }, B={ $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] 2'10 $memory\instruction_memory$rdmux[0][10][165]$b$12812 [14] 1'0 $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] $memory\instruction_memory$rdmux[0][10][165]$b$12812 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11027 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [16:14] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [7] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$b$11027 [31:21] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [19:17] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [13:8] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [6] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [3] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [1:0] } = { 8'00000000 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [20] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [2] 2'01 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [7] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12639:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][108]$a$12640, B=$memory\instruction_memory$rdmux[0][10][108]$b$12641, Y=$memory\instruction_memory$rdmux[0][9][54]$a$10942
      New ports: A={ $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] 1'1 $memory\instruction_memory$rdmux[0][10][108]$a$12640 [15] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] $memory\instruction_memory$rdmux[0][10][108]$a$12640 [5] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [4] 1'1 $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [4] $memory\instruction_memory$rdmux[0][10][108]$b$12641 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10942 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [17] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [5:4] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][54]$a$10942 [31:22] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [20:18] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [16] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [14:10] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [8] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [6] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [3] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [1:0] } = { $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [5] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [5] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 2'11 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [4] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [4] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][131]$12708:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][131]$a$12709, B=$memory\instruction_memory$rdmux[0][10][131]$b$12710, Y=$memory\instruction_memory$rdmux[0][9][65]$b$10976
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][131]$a$12709 [14] $memory\instruction_memory$rdmux[0][10][131]$a$12709 [9] 1'0 $memory\instruction_memory$rdmux[0][10][131]$a$12709 [14] 2'01 $memory\instruction_memory$rdmux[0][10][131]$a$12709 [9] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][131]$b$12710 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [22] $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] 2'11 $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] 2'00 $memory\instruction_memory$rdmux[0][10][131]$b$12710 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][65]$b$10976 [23:22] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [16:13] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [10:9] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$b$10976 [31:24] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [21:17] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [12:11] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [8] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [6:0] } = { $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$10976 [13] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] 3'011 $memory\instruction_memory$rdmux[0][9][65]$b$10976 [9] 9'101100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][144]$12747:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][144]$a$12748, B=$memory\instruction_memory$rdmux[0][10][144]$b$12749, Y=$memory\instruction_memory$rdmux[0][9][72]$a$10996
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5] $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5] 1'0 $memory\instruction_memory$rdmux[0][10][144]$a$12748 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] 2'00 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] 1'1 $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [4] $memory\instruction_memory$rdmux[0][10][144]$b$12749 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][72]$a$10996 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [18] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [11] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [5:4] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][72]$a$10996 [31:22] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [20:19] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [17:12] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [10] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [8] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [6] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [3] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [9] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [2] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [7] 3'000 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [11] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [11] 2'00 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [5] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][154]$12777:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][154]$a$12778, B=$memory\instruction_memory$rdmux[0][10][154]$b$12779, Y=$memory\instruction_memory$rdmux[0][9][77]$a$11011
      New ports: A={ $memory\instruction_memory$rdmux[0][10][154]$a$12778 [7] 1'1 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [7] 1'0 $memory\instruction_memory$rdmux[0][10][154]$a$12778 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][154]$b$12779 [4] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] 1'1 $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5] $memory\instruction_memory$rdmux[0][10][154]$b$12779 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][77]$a$11011 [24:23] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$a$11011 [31:25] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [22:8] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [3:0] } = { $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6:5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [24] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [7] 3'100 $memory\instruction_memory$rdmux[0][9][77]$a$11011 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] 1'0 $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [4] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [4] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12816:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][167]$a$12817, B=$memory\instruction_memory$rdmux[0][10][167]$b$12818, Y=$memory\instruction_memory$rdmux[0][9][83]$b$11030
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][167]$a$12817 [12] $memory\instruction_memory$rdmux[0][10][167]$a$12817 [12] 1'0 $memory\instruction_memory$rdmux[0][10][167]$a$12817 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][167]$b$12818 [14] $memory\instruction_memory$rdmux[0][10][167]$b$12818 [14] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12818 [4] 1'0 $memory\instruction_memory$rdmux[0][10][167]$b$12818 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11030 [16] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][83]$b$11030 [31:17] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [15] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [13] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [11:10] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [8:6] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [3:0] } = { 7'0000000 $memory\instruction_memory$rdmux[0][9][83]$b$11030 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [4] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11030 [16] 12'000011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][17]$12366:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][17]$a$12367, B=$memory\instruction_memory$rdmux[0][10][17]$b$12368, Y=$memory\instruction_memory$rdmux[0][9][8]$b$10805
      New ports: A={ $memory\instruction_memory$rdmux[0][10][17]$a$12367 [24] 2'11 $memory\instruction_memory$rdmux[0][10][17]$a$12367 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5] 2'00 $memory\instruction_memory$rdmux[0][10][17]$b$12368 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$b$10805 [24] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9:7] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$b$10805 [31:25] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [23:10] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [6] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [3:0] } = { $memory\instruction_memory$rdmux[0][9][8]$b$10805 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9:8] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [8] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [8] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [5] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [5] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [5] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [5] 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] 2'00 $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][18]$12369:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][18]$a$12370, B=$memory\instruction_memory$rdmux[0][10][18]$b$12371, Y=$memory\instruction_memory$rdmux[0][9][9]$a$10807
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][18]$a$12370 [10] $memory\instruction_memory$rdmux[0][10][18]$a$12370 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] 1'0 $memory\instruction_memory$rdmux[0][10][18]$b$12371 [4] $memory\instruction_memory$rdmux[0][10][18]$b$12371 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$a$10807 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][9]$a$10807 [31:28] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [26:17] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [15:11] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [9:5] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [3] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [1:0] } = { $memory\instruction_memory$rdmux[0][9][9]$a$10807 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] 5'00000 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [2] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] 3'000 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [4] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][130]$12705:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][130]$a$12706, B=$memory\instruction_memory$rdmux[0][10][130]$b$12707, Y=$memory\instruction_memory$rdmux[0][9][65]$a$10975
      New ports: A={ $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10:9] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [9] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10] $memory\instruction_memory$rdmux[0][10][130]$a$12706 [10:9] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] 1'1 $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] $memory\instruction_memory$rdmux[0][10][130]$b$12707 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12707 [10] 1'0 $memory\instruction_memory$rdmux[0][10][130]$b$12707 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][65]$a$10975 [25] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [15] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [12:9] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][65]$a$10975 [31:26] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [24:18] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [16] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [14:13] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [8] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [6:0] } = { $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [15] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$10975 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [11] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$10975 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [9] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] 10'0001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12435:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][40]$a$12436, B=$memory\instruction_memory$rdmux[0][10][40]$b$12437, Y=$memory\instruction_memory$rdmux[0][9][20]$a$10840
      New ports: A={ $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] 1'0 $memory\instruction_memory$rdmux[0][10][40]$a$12436 [24] 1'1 $memory\instruction_memory$rdmux[0][10][40]$a$12436 [15] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] 2'10 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] $memory\instruction_memory$rdmux[0][10][40]$b$12437 [8] 1'0 $memory\instruction_memory$rdmux[0][10][40]$b$12437 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10840 [26:23] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [8:7] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10840 [31:27] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [22:16] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [14:9] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [6] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [4:0] } = { $memory\instruction_memory$rdmux[0][9][20]$a$10840 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [26] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [26] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [5] 3'001 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [5] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [5] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [8] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][46]$12453:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][46]$a$12454, B=$memory\instruction_memory$rdmux[0][10][46]$b$12455, Y=$memory\instruction_memory$rdmux[0][9][23]$a$10849
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] 2'00 $memory\instruction_memory$rdmux[0][10][46]$a$12454 [2] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [4] $memory\instruction_memory$rdmux[0][10][46]$a$12454 [2] }, B={ $memory\instruction_memory$rdmux[0][10][46]$b$12455 [23] 2'11 $memory\instruction_memory$rdmux[0][10][46]$b$12455 [9] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$a$10849 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [10:9] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [5:4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$a$10849 [31:24] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [22:17] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [15:11] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [8:6] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [3] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [1:0] } = { $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [10] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] 2'00 $memory\instruction_memory$rdmux[0][9][23]$a$10849 [9] 3'000 $memory\instruction_memory$rdmux[0][9][23]$a$10849 [2] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10849 [10] 2'00 $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10849 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12465:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][50]$a$12466, B=$memory\instruction_memory$rdmux[0][10][50]$b$12467, Y=$memory\instruction_memory$rdmux[0][9][25]$a$10855
      New ports: A={ $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] 3'000 $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [7] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] $memory\instruction_memory$rdmux[0][10][50]$a$12466 [2] }, B={ $memory\instruction_memory$rdmux[0][10][50]$b$12467 [8] 2'11 $memory\instruction_memory$rdmux[0][10][50]$b$12467 [8:7] 1'0 $memory\instruction_memory$rdmux[0][10][50]$b$12467 [7] $memory\instruction_memory$rdmux[0][10][50]$b$12467 [8:7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10855 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [18:15] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13:12] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10855 [31:29] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [27:19] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [14] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [11:9] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [6:5] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [3] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [1:0] } = { $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] 1'0 $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [15] 7'0000110 $memory\instruction_memory$rdmux[0][9][25]$a$10855 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][162]$12801:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][162]$a$12802, B=$memory\instruction_memory$rdmux[0][10][162]$b$12803, Y=$memory\instruction_memory$rdmux[0][9][81]$a$11023
      New ports: A={ $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 1'1 $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] $memory\instruction_memory$rdmux[0][10][162]$a$12802 [7] 3'100 }, B={ $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [3] $memory\instruction_memory$rdmux[0][10][162]$b$12803 [4] 1'0 $memory\instruction_memory$rdmux[0][10][162]$b$12803 [4:3] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13:12] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [8:7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$a$11023 [31:14] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [11:9] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [6:5] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [1:0] } = { $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [12] 1'0 $memory\instruction_memory$rdmux[0][9][81]$a$11023 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12537:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][74]$a$12538, B=$memory\instruction_memory$rdmux[0][10][74]$b$12539, Y=$memory\instruction_memory$rdmux[0][9][37]$a$10891
      New ports: A={ $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] 2'11 $memory\instruction_memory$rdmux[0][10][74]$a$12538 [8] 1'1 $memory\instruction_memory$rdmux[0][10][74]$a$12538 [8] 2'00 $memory\instruction_memory$rdmux[0][10][74]$a$12538 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] 2'01 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [4] 1'1 $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5] $memory\instruction_memory$rdmux[0][10][74]$b$12539 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10891 [21:20] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$a$10891 [31:22] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [19] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [17:14] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [12:11] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [3:0] } = { $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [9] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10891 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [21] 2'10 $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12522:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][69]$a$12523, B=$memory\instruction_memory$rdmux[0][10][69]$b$12524, Y=$memory\instruction_memory$rdmux[0][9][34]$b$10883
      New ports: A={ $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] 2'01 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] $memory\instruction_memory$rdmux[0][10][69]$a$12523 [7] 1'0 $memory\instruction_memory$rdmux[0][10][69]$a$12523 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [13] 1'1 $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] $memory\instruction_memory$rdmux[0][10][69]$b$12524 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10883 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [23:22] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8:7] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$b$10883 [31:26] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [24] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [21:14] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [12:9] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [6:5] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [3] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [1:0] } = { $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [22] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] 2'00 $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][73]$12534:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][73]$a$12535, B=$memory\instruction_memory$rdmux[0][10][73]$b$12536, Y=$memory\instruction_memory$rdmux[0][9][36]$b$10889
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] 1'1 $memory\instruction_memory$rdmux[0][10][73]$a$12535 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [13] $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] 1'1 $memory\instruction_memory$rdmux[0][10][73]$a$12535 [4] }, B={ $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] 1'0 $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] $memory\instruction_memory$rdmux[0][10][73]$b$12536 [13] 2'10 $memory\instruction_memory$rdmux[0][10][73]$b$12536 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [22:21] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [16:15] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [13] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][36]$b$10889 [31:26] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [24:23] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [20:17] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [14] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [12:8] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [6] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [3:0] } = { $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10889 [21] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [4] 2'01 $memory\instruction_memory$rdmux[0][9][36]$b$10889 [16] 3'000 $memory\instruction_memory$rdmux[0][9][36]$b$10889 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12720:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][135]$a$12721, B=$memory\instruction_memory$rdmux[0][10][135]$b$12722, Y=$memory\instruction_memory$rdmux[0][9][67]$b$10982
      New ports: A={ $memory\instruction_memory$rdmux[0][10][135]$a$12721 [2] 2'00 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] $memory\instruction_memory$rdmux[0][10][135]$a$12721 [8] 1'0 $memory\instruction_memory$rdmux[0][10][135]$a$12721 [2] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][135]$b$12722 [12] $memory\instruction_memory$rdmux[0][10][135]$b$12722 [12] 1'1 $memory\instruction_memory$rdmux[0][10][135]$b$12722 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10982 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [13:12] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8:7] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$b$10982 [31:24] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [22:18] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [16:14] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [11:9] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [6:3] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$b$10982 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [12] 1'0 $memory\instruction_memory$rdmux[0][9][67]$b$10982 [12] 4'0110 $memory\instruction_memory$rdmux[0][9][67]$b$10982 [2] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12588:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][91]$a$12589, B=$memory\instruction_memory$rdmux[0][10][91]$b$12590, Y=$memory\instruction_memory$rdmux[0][9][45]$b$10916
      New ports: A={ $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4] 1'1 $memory\instruction_memory$rdmux[0][10][91]$a$12589 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][91]$b$12590 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [24] $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] 1'0 $memory\instruction_memory$rdmux[0][10][91]$b$12590 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10916 [29] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [24:23] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][45]$b$10916 [31:30] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [28:25] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [22] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [20:8] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [6:5] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [1:0] } = { $memory\instruction_memory$rdmux[0][9][45]$b$10916 [24] 2'11 $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [24] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [2] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [2] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [2] 1'0 $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][61]$12498:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][61]$a$12499, B=$memory\instruction_memory$rdmux[0][10][61]$b$12500, Y=$memory\instruction_memory$rdmux[0][9][30]$b$10871
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [4] 1'1 $memory\instruction_memory$rdmux[0][10][61]$a$12499 [7] $memory\instruction_memory$rdmux[0][10][61]$a$12499 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] 2'00 $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] 1'0 $memory\instruction_memory$rdmux[0][10][61]$b$12500 [4] $memory\instruction_memory$rdmux[0][10][61]$b$12500 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26:24] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [16] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][30]$b$10871 [31:27] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [23:17] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [15:8] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [6:5] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [3] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [1:0] } = { $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] 5'00000 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [2] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] 2'00 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][0]$12315:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][0]$a$12316, B=$memory\instruction_memory$rdmux[0][10][0]$b$12317, Y=$memory\instruction_memory$rdmux[0][9][0]$a$10780
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [2] $memory\instruction_memory$rdmux[0][10][0]$a$12316 [2] 2'10 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [4] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [4] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$a$10780 [30] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [12] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$a$10780 [31] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [29:17] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [15:13] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [11:9] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [7:5] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] 12'000000000000 $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][48]$12459:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][48]$a$12460, B=$memory\instruction_memory$rdmux[0][10][48]$b$12461, Y=$memory\instruction_memory$rdmux[0][9][24]$a$10852
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][48]$a$12460 [20] 3'110 $memory\instruction_memory$rdmux[0][10][48]$a$12460 [9] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] 1'0 $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [9] $memory\instruction_memory$rdmux[0][10][48]$b$12461 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$a$10852 [25] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [11:9] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$a$10852 [31:26] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [24:23] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [21] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [19:14] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [12] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [8:3] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [1:0] } = { $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] 1'1 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [22] 2'00 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] 7'0000000 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [2] 2'10 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][53]$12474:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][53]$a$12475, B=$memory\instruction_memory$rdmux[0][10][53]$b$12476, Y=$memory\instruction_memory$rdmux[0][9][26]$b$10859
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] $memory\instruction_memory$rdmux[0][10][53]$a$12475 [15] 1'1 $memory\instruction_memory$rdmux[0][10][53]$a$12475 [8] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] 1'0 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [13] 1'1 $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] $memory\instruction_memory$rdmux[0][10][53]$b$12476 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][26]$b$10859 [24:22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [8:7] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$b$10859 [31:25] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [21:16] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [14] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [12:9] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [6:5] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [3:0] } = { $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [23] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [4] 3'001 $memory\instruction_memory$rdmux[0][9][26]$b$10859 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [15] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10859 [4] 9'011000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][70]$12525:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][70]$a$12526, B=$memory\instruction_memory$rdmux[0][10][70]$b$12527, Y=$memory\instruction_memory$rdmux[0][9][35]$a$10885
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] 1'1 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [13] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [13] 1'0 $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] $memory\instruction_memory$rdmux[0][10][70]$a$12526 [4] }, B={ $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [13] $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] 2'10 $memory\instruction_memory$rdmux[0][10][70]$b$12527 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [16:15] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [13:12] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [8] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$a$10885 [31:26] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [24:23] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [21:17] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [14] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [11:9] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [7:6] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [3:0] } = { $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10885 [5:4] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [5] 2'01 $memory\instruction_memory$rdmux[0][9][35]$a$10885 [16] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12690:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][125]$a$12691, B=$memory\instruction_memory$rdmux[0][10][125]$b$12692, Y=$memory\instruction_memory$rdmux[0][9][62]$b$10967
      New ports: A={ $memory\instruction_memory$rdmux[0][10][125]$a$12691 [5] 2'11 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [4] 2'00 $memory\instruction_memory$rdmux[0][10][125]$a$12691 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][125]$b$12692 [12:11] $memory\instruction_memory$rdmux[0][10][125]$b$12692 [12] $memory\instruction_memory$rdmux[0][10][125]$b$12692 [12:11] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10967 [26] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [15] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$b$10967 [31:27] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [25] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [23:16] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [14:13] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [10] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [8:6] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [3:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] 2'01 $memory\instruction_memory$rdmux[0][9][62]$b$10967 [5:4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] 2'01 $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][66]$12513:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][66]$a$12514, B=$memory\instruction_memory$rdmux[0][10][66]$b$12515, Y=$memory\instruction_memory$rdmux[0][9][33]$a$10879
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5] 2'11 $memory\instruction_memory$rdmux[0][10][66]$a$12514 [4] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5:4] $memory\instruction_memory$rdmux[0][10][66]$a$12514 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] 1'1 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] 1'0 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [13] 2'10 $memory\instruction_memory$rdmux[0][10][66]$b$12515 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][33]$a$10879 [24:23] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [21:20] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [18] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][33]$a$10879 [31:25] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [22] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [19] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [17:16] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [14] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [12:9] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [7:6] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [3:0] } = { $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [21] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10879 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [15] 4'0001 $memory\instruction_memory$rdmux[0][9][33]$a$10879 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12540:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][75]$a$12541, B=$memory\instruction_memory$rdmux[0][10][75]$b$12542, Y=$memory\instruction_memory$rdmux[0][9][37]$b$10892
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] $memory\instruction_memory$rdmux[0][10][75]$a$12541 [13] 3'010 $memory\instruction_memory$rdmux[0][10][75]$a$12541 [2] }, B={ $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] 1'1 $memory\instruction_memory$rdmux[0][10][75]$b$12542 [13] 2'10 $memory\instruction_memory$rdmux[0][10][75]$b$12542 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10892 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [5:4] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][37]$b$10892 [31:26] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [24:19] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [17:14] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [12:8] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [6] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [3] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [1:0] } = { $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] 2'00 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12543:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][76]$a$12544, B=$memory\instruction_memory$rdmux[0][10][76]$b$12545, Y=$memory\instruction_memory$rdmux[0][9][38]$a$10894
      New ports: A={ $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] 2'11 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] 1'0 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [13] 1'1 $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] $memory\instruction_memory$rdmux[0][10][76]$a$12544 [4] }, B={ $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [7] 1'0 $memory\instruction_memory$rdmux[0][10][76]$b$12545 [8] $memory\instruction_memory$rdmux[0][10][76]$b$12545 [8] 1'1 $memory\instruction_memory$rdmux[0][10][76]$b$12545 [8:7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [16:15] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][38]$a$10894 [31:27] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [25:24] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [21:17] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [14] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [12:9] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [6:5] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [3:0] } = { $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] 2'00 $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10894 [16] 6'000110 $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][102]$12621:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][102]$a$12622, B=$memory\instruction_memory$rdmux[0][10][102]$b$12623, Y=$memory\instruction_memory$rdmux[0][9][51]$a$10933
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [4] 1'0 $memory\instruction_memory$rdmux[0][10][102]$a$12622 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [4] $memory\instruction_memory$rdmux[0][10][102]$a$12622 [2] }, B={ $memory\instruction_memory$rdmux[0][10][102]$b$12623 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12623 [5] 4'0111 $memory\instruction_memory$rdmux[0][10][102]$b$12623 [8] $memory\instruction_memory$rdmux[0][10][102]$b$12623 [5] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][51]$a$10933 [22:21] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [10:8] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [5:4] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][51]$a$10933 [31:23] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [20:16] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [14] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [12:11] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [7:6] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [3] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [1:0] } = { $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$10933 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12480:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][55]$a$12481, B=$memory\instruction_memory$rdmux[0][10][55]$b$12482, Y=$memory\instruction_memory$rdmux[0][9][27]$b$10862
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] 1'0 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [13] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] 1'1 $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] $memory\instruction_memory$rdmux[0][10][55]$a$12481 [2] }, B={ $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] 1'1 $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] 1'0 $memory\instruction_memory$rdmux[0][10][55]$b$12482 [13] 2'10 $memory\instruction_memory$rdmux[0][10][55]$b$12482 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [18] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [16:15] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [5:4] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10862 [31:26] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [24:22] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [20:19] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [17] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [14] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [12:9] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [7:6] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [3] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [1:0] } = { $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10862 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [15] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10862 [16] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10862 [4] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10862 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][81]$12558:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][81]$a$12559, B=$memory\instruction_memory$rdmux[0][10][81]$b$12560, Y=$memory\instruction_memory$rdmux[0][9][40]$b$10901
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][81]$a$12559 [4] $memory\instruction_memory$rdmux[0][10][81]$a$12559 [5] 3'110 $memory\instruction_memory$rdmux[0][10][81]$a$12559 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][81]$b$12560 [16] 3'000 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [16] $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] 1'1 $memory\instruction_memory$rdmux[0][10][81]$b$12560 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][40]$b$10901 [31] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [25:23] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [5:4] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][40]$b$10901 [30:26] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [22:17] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [15:11] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [9] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [7:6] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [3] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [1:0] } = { $memory\instruction_memory$rdmux[0][9][40]$b$10901 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [25] 8'00000000 $memory\instruction_memory$rdmux[0][9][40]$b$10901 [5] 2'00 $memory\instruction_memory$rdmux[0][9][40]$b$10901 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [2] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][87]$12576:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][87]$a$12577, B=$memory\instruction_memory$rdmux[0][10][87]$b$12578, Y=$memory\instruction_memory$rdmux[0][9][43]$b$10910
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] 1'0 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [4] 1'1 $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5] $memory\instruction_memory$rdmux[0][10][87]$a$12577 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] 3'011 $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] $memory\instruction_memory$rdmux[0][10][87]$b$12578 [7] 1'0 $memory\instruction_memory$rdmux[0][10][87]$b$12578 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][43]$b$10910 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [18] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [13] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][43]$b$10910 [31:25] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [22] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [20:19] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [17:14] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [12:9] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [3:0] } = { $memory\instruction_memory$rdmux[0][9][43]$b$10910 [23] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [23] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [4] 1'0 $memory\instruction_memory$rdmux[0][9][43]$b$10910 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [6] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [6] 1'0 $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][8]$12339:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][8]$a$12340, B=$memory\instruction_memory$rdmux[0][10][8]$b$12341, Y=$memory\instruction_memory$rdmux[0][9][4]$a$10792
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] 1'1 $memory\instruction_memory$rdmux[0][10][8]$a$12340 [13] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [13] 3'110 $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] $memory\instruction_memory$rdmux[0][10][8]$a$12340 [4] }, B={ $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] 1'1 $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [8] 1'0 $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] $memory\instruction_memory$rdmux[0][10][8]$b$12341 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [23] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [16:15] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$a$10792 [31:26] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [24] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [22:17] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [14] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [12:9] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [3:0] } = { $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] 1'0 $memory\instruction_memory$rdmux[0][9][4]$a$10792 [5] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [5:4] 2'01 $memory\instruction_memory$rdmux[0][9][4]$a$10792 [16] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][47]$12456:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][47]$a$12457, B=$memory\instruction_memory$rdmux[0][10][47]$b$12458, Y=$memory\instruction_memory$rdmux[0][9][23]$b$10850
      New ports: A={ $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5] 2'10 $memory\instruction_memory$rdmux[0][10][47]$a$12457 [4] $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5] $memory\instruction_memory$rdmux[0][10][47]$a$12457 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][47]$b$12458 [20] 3'011 $memory\instruction_memory$rdmux[0][10][47]$b$12458 [9] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][23]$b$10850 [20] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11:9] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][23]$b$10850 [31:21] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [19:17] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [15:12] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [8:6] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [3:0] } = { $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [4] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [5] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] 3'000 $memory\instruction_memory$rdmux[0][9][23]$b$10850 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][63]$12504:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][63]$a$12505, B=$memory\instruction_memory$rdmux[0][10][63]$b$12506, Y=$memory\instruction_memory$rdmux[0][9][31]$b$10874
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][63]$a$12505 [9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [7] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] $memory\instruction_memory$rdmux[0][10][63]$b$12506 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10:9] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [5] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][31]$b$10874 [31:11] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [8] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [6] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [4:3] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [1:0] } = { $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] 1'1 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [2] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [7] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] 4'0000 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] 2'00 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [2] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][151]$12768:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][151]$a$12769, B=$memory\instruction_memory$rdmux[0][10][151]$b$12770, Y=$memory\instruction_memory$rdmux[0][9][75]$b$11006
      New ports: A={ $memory\instruction_memory$rdmux[0][10][151]$a$12769 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12769 [20] $memory\instruction_memory$rdmux[0][10][151]$a$12769 [12] 3'101 }, B={ $memory\instruction_memory$rdmux[0][10][151]$b$12770 [7] 2'00 $memory\instruction_memory$rdmux[0][10][151]$b$12770 [10] $memory\instruction_memory$rdmux[0][10][151]$b$12770 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][75]$b$11006 [22] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [20] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [12] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [10] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [7] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$b$11006 [31:23] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [21] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [19:13] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [11] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [9:8] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [6:5] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [3:0] } = { 9'000000001 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [20] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 3'010 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 3'100 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12669:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][118]$a$12670, B=$memory\instruction_memory$rdmux[0][10][118]$b$12671, Y=$memory\instruction_memory$rdmux[0][9][59]$a$10957
      New ports: A={ $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] 2'11 $memory\instruction_memory$rdmux[0][10][118]$a$12670 [8] $memory\instruction_memory$rdmux[0][10][118]$a$12670 [8] 2'00 $memory\instruction_memory$rdmux[0][10][118]$a$12670 [5] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [4] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] 2'01 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [4] 1'1 $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5] $memory\instruction_memory$rdmux[0][10][118]$b$12671 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10957 [21:20] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [18] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][59]$a$10957 [31:22] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [19] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [17:14] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [12:10] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [3:0] } = { $memory\instruction_memory$rdmux[0][9][59]$a$10957 [18] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [18] 6'111110 $memory\instruction_memory$rdmux[0][9][59]$a$10957 [5] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [21] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$10957 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][143]$12744:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][143]$a$12745, B=$memory\instruction_memory$rdmux[0][10][143]$b$12746, Y=$memory\instruction_memory$rdmux[0][9][71]$b$10994
      New ports: A={ $memory\instruction_memory$rdmux[0][10][143]$a$12745 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12745 [13] $memory\instruction_memory$rdmux[0][10][143]$a$12745 [6] 1'0 $memory\instruction_memory$rdmux[0][10][143]$a$12745 [6] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] 2'01 $memory\instruction_memory$rdmux[0][10][143]$b$12746 [7] 3'001 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$b$10994 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [13] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [10] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][71]$b$10994 [31:21] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [19:14] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [12:11] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [9:8] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [3:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [6] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [10] 3'010 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][161]$12798:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][161]$a$12799, B=$memory\instruction_memory$rdmux[0][10][161]$b$12800, Y=$memory\instruction_memory$rdmux[0][9][80]$b$11021
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] 1'0 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [8] 1'1 $memory\instruction_memory$rdmux[0][10][161]$a$12799 [5] }, B={ $memory\instruction_memory$rdmux[0][10][161]$b$12800 [12] 2'10 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] 2'10 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [12] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] 1'0 $memory\instruction_memory$rdmux[0][10][161]$b$12800 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][80]$b$11021 [22:20] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [16:15] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [13:12] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [9:7] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][80]$b$11021 [31:23] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [19:17] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [14] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [11:10] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [6] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [4:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11021 [16] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11021 [20] 2'00 $memory\instruction_memory$rdmux[0][9][80]$b$11021 [20] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [9] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11021 [15] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [15] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [13] 8'01010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][129]$12702:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][129]$a$12703, B=$memory\instruction_memory$rdmux[0][10][129]$b$12704, Y=$memory\instruction_memory$rdmux[0][9][64]$b$10973
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][129]$a$12703 [4] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5] $memory\instruction_memory$rdmux[0][10][129]$a$12703 [5:4] 1'0 }, B={ 3'000 $memory\instruction_memory$rdmux[0][10][129]$b$12704 [2] $memory\instruction_memory$rdmux[0][10][129]$b$12704 [4] $memory\instruction_memory$rdmux[0][10][129]$b$12704 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [5:4] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][64]$b$10973 [31:26] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [24:21] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [19:8] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [6] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [3] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [1:0] } = { $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10973 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][64]$b$10973 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10973 [4] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][105]$12630:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][105]$a$12631, B=$memory\instruction_memory$rdmux[0][10][105]$b$12632, Y=$memory\instruction_memory$rdmux[0][9][52]$b$10937
      New ports: A={ $memory\instruction_memory$rdmux[0][10][105]$a$12631 [15] $memory\instruction_memory$rdmux[0][10][105]$a$12631 [7] $memory\instruction_memory$rdmux[0][10][105]$a$12631 [7] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] 1'1 $memory\instruction_memory$rdmux[0][10][105]$b$12632 [4] $memory\instruction_memory$rdmux[0][10][105]$b$12632 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$b$10937 [15] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [9] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][52]$b$10937 [31:16] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [14:10] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [8] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [6:5] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [3] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [15] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][172]$12831:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][172]$a$12832, B=$memory\instruction_memory$rdmux[0][10][172]$b$12833, Y=$memory\instruction_memory$rdmux[0][9][86]$a$11038
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][172]$a$12832 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12832 [14] $memory\instruction_memory$rdmux[0][10][172]$a$12832 [4] 2'10 $memory\instruction_memory$rdmux[0][10][172]$a$12832 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 2'00 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] 1'1 $memory\instruction_memory$rdmux[0][10][172]$b$12833 [4] $memory\instruction_memory$rdmux[0][10][172]$b$12833 [2] }, Y={ $memory\instruction_memory$rdmux[0][9][86]$a$11038 [17:16] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [5:4] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][86]$a$11038 [31:18] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [15] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [13:10] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [7:6] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [3] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11038 [17] 5'00000 $memory\instruction_memory$rdmux[0][9][86]$a$11038 [9] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [17] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11038 [17] 2'00 $memory\instruction_memory$rdmux[0][9][86]$a$11038 [16] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [2] 3'000 $memory\instruction_memory$rdmux[0][9][86]$a$11038 [8] 1'0 $memory\instruction_memory$rdmux[0][9][86]$a$11038 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12519:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][68]$a$12520, B=$memory\instruction_memory$rdmux[0][10][68]$b$12521, Y=$memory\instruction_memory$rdmux[0][9][34]$a$10882
      New ports: A={ $memory\instruction_memory$rdmux[0][10][68]$a$12520 [12] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12520 [5] 1'0 $memory\instruction_memory$rdmux[0][10][68]$a$12520 [12] 2'01 $memory\instruction_memory$rdmux[0][10][68]$a$12520 [5] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][68]$b$12521 [25] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] 2'10 $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] $memory\instruction_memory$rdmux[0][10][68]$b$12521 [10] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10882 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13:10] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][34]$a$10882 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [29:26] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [24] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [22:14] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [9:6] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [3:0] } = { $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13] 1'0 $memory\instruction_memory$rdmux[0][9][34]$a$10882 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [10] 2'01 $memory\instruction_memory$rdmux[0][9][34]$a$10882 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [12] 1'1 $memory\instruction_memory$rdmux[0][9][34]$a$10882 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [4] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][2]$12321:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][2]$a$12322, B=$memory\instruction_memory$rdmux[0][10][2]$b$12323, Y=$memory\instruction_memory$rdmux[0][9][1]$a$10783
      New ports: A={ $memory\instruction_memory$rdmux[0][10][2]$a$12322 [22] $memory\instruction_memory$rdmux[0][10][2]$a$12322 [15] 2'10 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][2]$b$12323 [7] $memory\instruction_memory$rdmux[0][10][2]$b$12323 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$a$10783 [31:23] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [21:16] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [14:8] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [6] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [4:0] } = { $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [5] 1'0 $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [5] 2'01 $memory\instruction_memory$rdmux[0][9][1]$a$10783 [15] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [15] 6'010011 $memory\instruction_memory$rdmux[0][9][1]$a$10783 [7] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][65]$12510:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][65]$a$12511, B=$memory\instruction_memory$rdmux[0][10][65]$b$12512, Y=$memory\instruction_memory$rdmux[0][9][32]$b$10877
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12511 [13] 1'1 $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] $memory\instruction_memory$rdmux[0][10][65]$a$12511 [4] }, B={ $memory\instruction_memory$rdmux[0][10][65]$b$12512 [5] 1'1 $memory\instruction_memory$rdmux[0][10][65]$b$12512 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [7] $memory\instruction_memory$rdmux[0][10][65]$b$12512 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][32]$b$10877 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$b$10877 [31:23] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [21:14] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [12:9] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [6] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [3:0] } = { $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] 2'01 $memory\instruction_memory$rdmux[0][9][32]$b$10877 [5] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [5] 2'01 $memory\instruction_memory$rdmux[0][9][32]$b$10877 [4] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [4] 11'00001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][9]$12342:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][9]$a$12343, B=$memory\instruction_memory$rdmux[0][10][9]$b$12344, Y=$memory\instruction_memory$rdmux[0][9][4]$b$10793
      New ports: A={ $memory\instruction_memory$rdmux[0][10][9]$a$12343 [7] $memory\instruction_memory$rdmux[0][10][9]$a$12343 [23] 3'110 $memory\instruction_memory$rdmux[0][10][9]$a$12343 [7] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] 1'0 $memory\instruction_memory$rdmux[0][10][9]$b$12344 [12] 1'1 $memory\instruction_memory$rdmux[0][10][9]$b$12344 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][4]$b$10793 [25] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [23:22] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13:12] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [7] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][4]$b$10793 [31:26] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [24] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [21:14] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [11:8] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [6] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [3:0] } = { $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10793 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [5] 2'01 $memory\instruction_memory$rdmux[0][9][4]$b$10793 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [12] 10'0011100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][93]$12594:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][93]$a$12595, B=$memory\instruction_memory$rdmux[0][10][93]$b$12596, Y=$memory\instruction_memory$rdmux[0][9][46]$b$10919
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4] 1'1 $memory\instruction_memory$rdmux[0][10][93]$a$12595 [4:3] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][93]$b$12596 [26] $memory\instruction_memory$rdmux[0][10][93]$b$12596 [26] 1'0 $memory\instruction_memory$rdmux[0][10][93]$b$12596 [7] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10919 [30] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][46]$b$10919 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [29:27] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [25:22] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [20:8] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [6:5] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [1:0] } = { $memory\instruction_memory$rdmux[0][9][46]$b$10919 [30] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [2] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [2] 1'0 $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12552:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][79]$a$12553, B=$memory\instruction_memory$rdmux[0][10][79]$b$12554, Y=$memory\instruction_memory$rdmux[0][9][39]$b$10898
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5] 1'0 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] $memory\instruction_memory$rdmux[0][10][79]$a$12553 [4] 1'1 $memory\instruction_memory$rdmux[0][10][79]$a$12553 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] $memory\instruction_memory$rdmux[0][10][79]$b$12554 [10] 3'000 $memory\instruction_memory$rdmux[0][10][79]$b$12554 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10898 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [8:7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10898 [31:23] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [21:17] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [15:14] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [12:11] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [9] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [6] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [3:0] } = { $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [8] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] 1'0 $memory\instruction_memory$rdmux[0][9][39]$b$10898 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][114]$12657:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][114]$a$12658, B=$memory\instruction_memory$rdmux[0][10][114]$b$12659, Y=$memory\instruction_memory$rdmux[0][9][57]$a$10951
      New ports: A={ $memory\instruction_memory$rdmux[0][10][114]$a$12658 [5] $memory\instruction_memory$rdmux[0][10][114]$a$12658 [8] 1'1 $memory\instruction_memory$rdmux[0][10][114]$a$12658 [8] 1'0 $memory\instruction_memory$rdmux[0][10][114]$a$12658 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] 1'0 $memory\instruction_memory$rdmux[0][10][114]$b$12659 [13] 2'11 $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] $memory\instruction_memory$rdmux[0][10][114]$b$12659 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$a$10951 [25:24] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [8:7] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][57]$a$10951 [31:26] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [23:14] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [12:9] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [6] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [3:0] } = { $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [8] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] 2'01 $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] 4'0000 $memory\instruction_memory$rdmux[0][9][57]$a$10951 [8] 6'100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12375:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][20]$a$12376, B=$memory\instruction_memory$rdmux[0][10][20]$b$12377, Y=$memory\instruction_memory$rdmux[0][9][10]$a$10810
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][20]$a$12376 [9] $memory\instruction_memory$rdmux[0][10][20]$a$12376 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12376 [10] $memory\instruction_memory$rdmux[0][10][20]$a$12376 [10:9] }, B={ $memory\instruction_memory$rdmux[0][10][20]$b$12377 [9] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [20] 1'0 $memory\instruction_memory$rdmux[0][10][20]$b$12377 [20] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [9] $memory\instruction_memory$rdmux[0][10][20]$b$12377 [9] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10810 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [10:9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10810 [31:26] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [24] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [19:11] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [8:0] } = 25'1111110010000100000100011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][164]$12807:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][164]$a$12808, B=$memory\instruction_memory$rdmux[0][10][164]$b$12809, Y=$memory\instruction_memory$rdmux[0][9][82]$a$11026
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5] 1'0 $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [4] $memory\instruction_memory$rdmux[0][10][164]$a$12808 [5:4] }, B={ $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 2'00 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5] 2'10 $memory\instruction_memory$rdmux[0][10][164]$b$12809 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][9][82]$a$11026 [21:20] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [12:11] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [9] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][82]$a$11026 [31:22] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [19:13] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [10] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [8] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [6] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][9][82]$a$11026 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [21:20] 1'0 $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] 1'1 $memory\instruction_memory$rdmux[0][9][82]$a$11026 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][94]$12597:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][94]$a$12598, B=$memory\instruction_memory$rdmux[0][10][94]$b$12599, Y=$memory\instruction_memory$rdmux[0][9][47]$a$10921
      New ports: A={ $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] 2'01 $memory\instruction_memory$rdmux[0][10][94]$a$12598 [7] $memory\instruction_memory$rdmux[0][10][94]$a$12598 [5] }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][94]$b$12599 [15] 1'0 $memory\instruction_memory$rdmux[0][10][94]$b$12599 [7] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][47]$a$10921 [26] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [16:15] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [7] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][47]$a$10921 [31:27] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [25:17] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [14:10] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [8] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [6] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [4:0] } = { $memory\instruction_memory$rdmux[0][9][47]$a$10921 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$10921 [26] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$10921 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [5] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [5] 2'01 $memory\instruction_memory$rdmux[0][9][47]$a$10921 [16] 12'000011010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12633:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][106]$a$12634, B=$memory\instruction_memory$rdmux[0][10][106]$b$12635, Y=$memory\instruction_memory$rdmux[0][9][53]$a$10939
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] $memory\instruction_memory$rdmux[0][10][106]$a$12634 [9] 3'010 $memory\instruction_memory$rdmux[0][10][106]$a$12634 [2] }, B={ $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] $memory\instruction_memory$rdmux[0][10][106]$b$12635 [4] 1'0 $memory\instruction_memory$rdmux[0][10][106]$b$12635 [13] 3'110 $memory\instruction_memory$rdmux[0][10][106]$b$12635 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10939 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [21:20] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [9:8] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [5:4] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][53]$a$10939 [31:28] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [26:22] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [19:14] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [12:10] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [7:6] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [3] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [1:0] } = { $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [20] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] 6'000000 $memory\instruction_memory$rdmux[0][9][53]$a$10939 [8] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [4] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [2] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][112]$12651:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][112]$a$12652, B=$memory\instruction_memory$rdmux[0][10][112]$b$12653, Y=$memory\instruction_memory$rdmux[0][9][56]$a$10948
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [4] $memory\instruction_memory$rdmux[0][10][112]$a$12652 [2] }, B={ $memory\instruction_memory$rdmux[0][10][112]$b$12653 [15] $memory\instruction_memory$rdmux[0][10][112]$b$12653 [7] $memory\instruction_memory$rdmux[0][10][112]$b$12653 [7] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][56]$a$10948 [15] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [9] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][56]$a$10948 [31:16] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [14:10] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [8] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [6:5] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [3] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [1:0] } = { $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 2'00 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 2'00 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 1'1 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [15] 1'1 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][120]$12675:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][120]$a$12676, B=$memory\instruction_memory$rdmux[0][10][120]$b$12677, Y=$memory\instruction_memory$rdmux[0][9][60]$a$10960
      New ports: A={ $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] $memory\instruction_memory$rdmux[0][10][120]$a$12676 [13] 3'110 $memory\instruction_memory$rdmux[0][10][120]$a$12676 [4] }, B={ $memory\instruction_memory$rdmux[0][10][120]$b$12677 [8] $memory\instruction_memory$rdmux[0][10][120]$b$12677 [5] 1'1 $memory\instruction_memory$rdmux[0][10][120]$b$12677 [8] 1'0 $memory\instruction_memory$rdmux[0][10][120]$b$12677 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][60]$a$10960 [24] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [20] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [8:7] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][60]$a$10960 [31:25] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [23:21] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [19:14] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [12:9] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [6] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [3:0] } = { $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [5] 2'01 $memory\instruction_memory$rdmux[0][9][60]$a$10960 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [4] 2'00 $memory\instruction_memory$rdmux[0][9][60]$a$10960 [5] 7'1100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][127]$12696:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][127]$a$12697, B=$memory\instruction_memory$rdmux[0][10][127]$b$12698, Y=$memory\instruction_memory$rdmux[0][9][63]$b$10970
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [4] 2'00 $memory\instruction_memory$rdmux[0][10][127]$a$12697 [2] $memory\instruction_memory$rdmux[0][10][127]$a$12697 [4] $memory\instruction_memory$rdmux[0][10][127]$a$12697 [2] }, B={ $memory\instruction_memory$rdmux[0][10][127]$b$12698 [10] $memory\instruction_memory$rdmux[0][10][127]$b$12698 [10:9] 4'1100 }, Y={ $memory\instruction_memory$rdmux[0][9][63]$b$10970 [11:9] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [5:4] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][63]$b$10970 [31:12] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [8] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [6] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [3] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [1:0] } = { $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] 3'000 $memory\instruction_memory$rdmux[0][9][63]$b$10970 [4] 2'00 $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [5] 2'00 $memory\instruction_memory$rdmux[0][9][63]$b$10970 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [4] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][134]$12717:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][134]$a$12718, B=$memory\instruction_memory$rdmux[0][10][134]$b$12719, Y=$memory\instruction_memory$rdmux[0][9][67]$a$10981
      New ports: A=3'001, B={ $memory\instruction_memory$rdmux[0][10][134]$b$12719 [4] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] $memory\instruction_memory$rdmux[0][10][134]$b$12719 [2] }, Y=$memory\instruction_memory$rdmux[0][9][67]$a$10981 [4:2]
      New connections: { $memory\instruction_memory$rdmux[0][9][67]$a$10981 [31:5] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [1:0] } = { $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] 2'00 $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3:2] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10981 [4] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [4] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10981 [4] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [2] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][140]$12735:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][140]$a$12736, B=$memory\instruction_memory$rdmux[0][10][140]$b$12737, Y=$memory\instruction_memory$rdmux[0][9][70]$a$10990
      New ports: A={ $memory\instruction_memory$rdmux[0][10][140]$a$12736 [30] 1'1 $memory\instruction_memory$rdmux[0][10][140]$a$12736 [12] $memory\instruction_memory$rdmux[0][10][140]$a$12736 [12] 3'101 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] 1'0 $memory\instruction_memory$rdmux[0][10][140]$b$12737 [6] $memory\instruction_memory$rdmux[0][10][140]$b$12737 [4] }, Y={ $memory\instruction_memory$rdmux[0][9][70]$a$10990 [30] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [17] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [14] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [9] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][70]$a$10990 [31] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [29:18] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [16:15] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [13] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [11:10] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [8:7] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [5] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [3:0] } = { $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] 1'0 $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] 2'00 $memory\instruction_memory$rdmux[0][9][70]$a$10990 [17] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [12] 2'00 $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12357:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][14]$a$12358, B=$memory\instruction_memory$rdmux[0][10][14]$b$12359, Y=$memory\instruction_memory$rdmux[0][9][7]$a$10801
      New ports: A={ $memory\instruction_memory$rdmux[0][10][14]$a$12358 [12] $memory\instruction_memory$rdmux[0][10][14]$a$12358 [5] 2'10 $memory\instruction_memory$rdmux[0][10][14]$a$12358 [12] 2'01 $memory\instruction_memory$rdmux[0][10][14]$a$12358 [5] 1'1 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] 2'10 $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] $memory\instruction_memory$rdmux[0][10][14]$b$12359 [7] $memory\instruction_memory$rdmux[0][10][14]$b$12359 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10801 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13:11] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][7]$a$10801 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [29:23] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [19:14] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [10:8] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [6] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [3:0] } = { $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13] 2'00 $memory\instruction_memory$rdmux[0][9][7]$a$10801 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [5] 2'01 $memory\instruction_memory$rdmux[0][9][7]$a$10801 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [12] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [12] 2'11 $memory\instruction_memory$rdmux[0][9][7]$a$10801 [7] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][156]$12783:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][156]$a$12784, B=$memory\instruction_memory$rdmux[0][10][156]$b$12785, Y=$memory\instruction_memory$rdmux[0][9][78]$a$11014
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [15] 2'00 $memory\instruction_memory$rdmux[0][10][156]$a$12784 [8] $memory\instruction_memory$rdmux[0][10][156]$a$12784 [8] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][156]$b$12785 [14] 1'0 $memory\instruction_memory$rdmux[0][10][156]$b$12785 [14] $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] 1'1 $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] $memory\instruction_memory$rdmux[0][10][156]$b$12785 [7] }, Y={ $memory\instruction_memory$rdmux[0][9][78]$a$11014 [18] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [15:12] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [8:7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][78]$a$11014 [31:19] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [17:16] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [11:9] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [6:0] } = { 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11014 [15] 7'0000001 $memory\instruction_memory$rdmux[0][9][78]$a$11014 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [12] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11014 [15] 3'001 $memory\instruction_memory$rdmux[0][9][78]$a$11014 [7] 7'0110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][163]$12804:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][163]$a$12805, B=$memory\instruction_memory$rdmux[0][10][163]$b$12806, Y=$memory\instruction_memory$rdmux[0][9][81]$b$11024
      New ports: A={ $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 1'1 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [5] $memory\instruction_memory$rdmux[0][10][163]$a$12805 [8] 1'0 $memory\instruction_memory$rdmux[0][10][163]$a$12805 [5] 3'100 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [3] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4] $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4] 1'1 $memory\instruction_memory$rdmux[0][10][163]$b$12806 [4:3] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][81]$b$11024 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [18] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [16] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [8:7] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][81]$b$11024 [31:26] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [24:22] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [19] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [17] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [15:13] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [11:9] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [6] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [1:0] } = { $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [12] 1'0 $memory\instruction_memory$rdmux[0][9][81]$b$11024 [4] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [7] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][16]$12363:
      Old ports: A=$memory\instruction_memory$rdmux[0][10][16]$a$12364, B=$memory\instruction_memory$rdmux[0][10][16]$b$12365, Y=$memory\instruction_memory$rdmux[0][9][8]$a$10804
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] 1'1 $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [7] $memory\instruction_memory$rdmux[0][10][16]$a$12364 [5] }, B={ $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] 1'1 $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] $memory\instruction_memory$rdmux[0][10][16]$b$12365 [8] 1'0 $memory\instruction_memory$rdmux[0][10][16]$b$12365 [5] }, Y={ $memory\instruction_memory$rdmux[0][9][8]$a$10804 [25] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [22] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [10:7] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][8]$a$10804 [31:26] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [24:23] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [21:11] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [6] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [4:0] } = { $memory\instruction_memory$rdmux[0][9][8]$a$10804 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [8] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10804 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [8] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [8] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10804 [22] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [5] 3'001 $memory\instruction_memory$rdmux[0][9][8]$a$10804 [5] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [5] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [5] 10'0100000011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][0]$10779:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][0]$a$10780, B=$memory\instruction_memory$rdmux[0][9][0]$b$10781, Y=$memory\instruction_memory$rdmux[0][8][0]$a$10012
      New ports: A={ $memory\instruction_memory$rdmux[0][9][0]$a$10780 [30] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [3] 1'0 $memory\instruction_memory$rdmux[0][9][0]$a$10780 [16] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [12] 3'000 $memory\instruction_memory$rdmux[0][9][0]$a$10780 [8] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [2] $memory\instruction_memory$rdmux[0][9][0]$a$10780 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [27:26] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [11] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [18] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [16] 1'0 $memory\instruction_memory$rdmux[0][9][0]$b$10781 [11:10] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [5:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][8][0]$a$10012 [30] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [28:25] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [23] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [18] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [16] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [12:8] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$a$10012 [31] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [29] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [24] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [22:19] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [17] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [15:13] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [7:6] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$a$10012 [28] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [28] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [3] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [3] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [18] 5'00000 $memory\instruction_memory$rdmux[0][8][0]$a$10012 [9] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10012 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][10]$10809:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][10]$a$10810, B=$memory\instruction_memory$rdmux[0][9][10]$b$10811, Y=$memory\instruction_memory$rdmux[0][8][5]$a$10027
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][10]$a$10810 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [10:9] 3'010 }, B={ $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [23:22] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] 1'0 $memory\instruction_memory$rdmux[0][9][10]$b$10811 [8] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][5]$a$10027 [26:25] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [23:20] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [10:8] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$a$10027 [31:27] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [24] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [19:11] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [7:6] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [4:3] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [1:0] } = { 3'111 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [26] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][11]$10812:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][11]$a$10813, B=$memory\instruction_memory$rdmux[0][9][11]$b$10814, Y=$memory\instruction_memory$rdmux[0][8][5]$b$10028
      New ports: A={ $memory\instruction_memory$rdmux[0][9][11]$a$10813 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [26] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [7] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [22] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [15] 1'0 $memory\instruction_memory$rdmux[0][9][11]$a$10813 [8] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [9:7] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [2] }, B={ $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [26] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [15] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] 1'1 $memory\instruction_memory$rdmux[0][9][11]$b$10814 [9] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [7] $memory\instruction_memory$rdmux[0][9][11]$b$10814 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][5]$b$10028 [27:26] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [23:22] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [11:7] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][5]$b$10028 [31:28] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [25:24] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [21:16] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [14:12] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [6] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [4:3] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [1:0] } = { $memory\instruction_memory$rdmux[0][8][5]$b$10028 [27] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [27] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10028 [26] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10028 [11] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10028 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] 1'1 $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][12]$10815:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][12]$a$10816, B=$memory\instruction_memory$rdmux[0][9][12]$b$10817, Y=$memory\instruction_memory$rdmux[0][8][6]$a$10030
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [26] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [5] 1'0 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [23:22] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [20] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [20] 1'1 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [15] 2'10 $memory\instruction_memory$rdmux[0][9][12]$a$10816 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [7] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [5] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [25] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [26:24] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [12] 1'0 $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [12] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [13:12] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [8:7] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$a$10030 [29] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [27:20] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [18] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [13:12] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [9:7] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [5:4] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$a$10030 [31:30] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [28] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [19] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [17:16] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [14] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [11:10] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [6] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [3] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [1:0] } = { $memory\instruction_memory$rdmux[0][8][6]$a$10030 [27] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [27] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [27] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10030 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [15] 2'00 $memory\instruction_memory$rdmux[0][8][6]$a$10030 [8] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [2] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][13]$10818:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][13]$a$10819, B=$memory\instruction_memory$rdmux[0][9][13]$b$10820, Y=$memory\instruction_memory$rdmux[0][8][6]$b$10031
      New ports: A={ $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [25] 2'01 $memory\instruction_memory$rdmux[0][9][13]$a$10819 [22] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [5] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [16:15] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [13] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [6] $memory\instruction_memory$rdmux[0][9][13]$a$10819 [8:4] }, B={ $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [25:24] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [5] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [16] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [12] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][13]$b$10820 [7] 1'0 $memory\instruction_memory$rdmux[0][9][13]$b$10820 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26:21] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [16:15] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [13:12] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][6]$b$10031 [31:27] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [20:17] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [14] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [11:9] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [3:0] } = { $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [5] 2'01 $memory\instruction_memory$rdmux[0][8][6]$b$10031 [16] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [6] 1'0 $memory\instruction_memory$rdmux[0][8][6]$b$10031 [8] 5'10011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][14]$10821:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][14]$a$10822, B=$memory\instruction_memory$rdmux[0][9][14]$b$10823, Y=$memory\instruction_memory$rdmux[0][8][7]$a$10033
      New ports: A={ $memory\instruction_memory$rdmux[0][9][14]$a$10822 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [5] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [15] 2'11 $memory\instruction_memory$rdmux[0][9][14]$a$10822 [9] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [7] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][14]$b$10823 [5] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [20] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [4] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [13] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [8] 1'1 $memory\instruction_memory$rdmux[0][9][14]$b$10823 [8:7] $memory\instruction_memory$rdmux[0][9][14]$b$10823 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$a$10033 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [20] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [10:7] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$a$10033 [31:24] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [21] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [19:16] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [14] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [12:11] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [6] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [3:0] } = { $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10033 [5] 2'01 $memory\instruction_memory$rdmux[0][8][7]$a$10033 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [15] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][15]$10824:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][15]$a$10825, B=$memory\instruction_memory$rdmux[0][9][15]$b$10826, Y=$memory\instruction_memory$rdmux[0][8][7]$b$10034
      New ports: A={ $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [26] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [2] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [23] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [21] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [18] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [13] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [11] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [4] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [8:7] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [5:4] $memory\instruction_memory$rdmux[0][9][15]$a$10825 [2] }, B={ $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [27] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10826 [8] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [15] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [13] 1'0 $memory\instruction_memory$rdmux[0][9][15]$b$10826 [9:7] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [4] $memory\instruction_memory$rdmux[0][9][15]$b$10826 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][7]$b$10034 [31] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [29:26] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [24:21] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [18] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [16:15] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [13] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [9:7] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [5:4] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][7]$b$10034 [30] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [25] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [20:19] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [17] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [14] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [12] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [10] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [6] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [3] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [1:0] } = { $memory\instruction_memory$rdmux[0][8][7]$b$10034 [27] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [23] 2'00 $memory\instruction_memory$rdmux[0][8][7]$b$10034 [15] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [8] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [5] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][16]$10827:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][16]$a$10828, B=$memory\instruction_memory$rdmux[0][9][16]$b$10829, Y=$memory\instruction_memory$rdmux[0][8][8]$a$10036
      New ports: A={ $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$a$10828 [20] 1'1 $memory\instruction_memory$rdmux[0][9][16]$a$10828 [16:15] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [13] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [7] $memory\instruction_memory$rdmux[0][9][16]$a$10828 [5:4] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10829 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10829 [15] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [16:15] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [13] 1'0 $memory\instruction_memory$rdmux[0][9][16]$b$10829 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [2] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [4] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [23:22] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [20] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [18] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [16:15] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [9:7] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [5:4] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$a$10036 [31:27] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [25:24] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [21] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [19] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [17] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [14] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [12] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [10] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [6] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [3] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [22] 2'00 $memory\instruction_memory$rdmux[0][8][8]$a$10036 [15] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [8] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [5] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][17]$10830:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][17]$a$10831, B=$memory\instruction_memory$rdmux[0][9][17]$b$10832, Y=$memory\instruction_memory$rdmux[0][8][8]$b$10037
      New ports: A={ $memory\instruction_memory$rdmux[0][9][17]$a$10831 [27] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [24] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [16] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [10] 1'0 $memory\instruction_memory$rdmux[0][9][17]$a$10831 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [2] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [4] $memory\instruction_memory$rdmux[0][9][17]$a$10831 [2] }, B={ $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [4] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [16] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [5] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [11] 1'1 $memory\instruction_memory$rdmux[0][9][17]$b$10832 [9] 1'0 $memory\instruction_memory$rdmux[0][9][17]$b$10832 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][8]$b$10037 [27:23] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [16] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [13] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [11:8] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [5:4] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][8]$b$10037 [31:28] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [22:21] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [19:17] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [15:14] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [12] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [7:6] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [3] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [1:0] } = { $memory\instruction_memory$rdmux[0][8][8]$b$10037 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [27] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [27] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [2] 3'000 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][18]$10833:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][18]$a$10834, B=$memory\instruction_memory$rdmux[0][9][18]$b$10835, Y=$memory\instruction_memory$rdmux[0][8][9]$a$10039
      New ports: A={ $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] 1'1 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [5] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [24] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [8] $memory\instruction_memory$rdmux[0][9][18]$a$10834 [8] 3'000 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [10:8] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [5] 1'0 $memory\instruction_memory$rdmux[0][9][18]$a$10834 [2] }, B={ $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [25] 1'0 $memory\instruction_memory$rdmux[0][9][18]$b$10835 [23] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [5] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [16:15] $memory\instruction_memory$rdmux[0][9][18]$b$10835 [13:12] 4'1111 $memory\instruction_memory$rdmux[0][9][18]$b$10835 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][9]$a$10039 [27:22] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [13:12] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [10:7] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [5:4] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$a$10039 [31:28] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [21] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [19:17] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [14] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [11] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [6] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [3] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [1:0] } = { $memory\instruction_memory$rdmux[0][8][9]$a$10039 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [27] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [4] 1'0 $memory\instruction_memory$rdmux[0][8][9]$a$10039 [10] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [16] 2'00 $memory\instruction_memory$rdmux[0][8][9]$a$10039 [2] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][19]$10836:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][19]$a$10837, B=$memory\instruction_memory$rdmux[0][9][19]$b$10838, Y=$memory\instruction_memory$rdmux[0][8][9]$b$10040
      New ports: A={ $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [5] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [4] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [13] 2'01 $memory\instruction_memory$rdmux[0][9][19]$a$10837 [8:7] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [25] 1'0 $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [7] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26:20] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [16:15] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [13:12] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [9:7] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][9]$b$10040 [31:27] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [19:17] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [14] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [11:10] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [6] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [3:0] } = { $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26] 2'01 $memory\instruction_memory$rdmux[0][8][9]$b$10040 [16] 2'00 $memory\instruction_memory$rdmux[0][8][9]$b$10040 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][1]$10782:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][1]$a$10783, B=$memory\instruction_memory$rdmux[0][9][1]$b$10784, Y=$memory\instruction_memory$rdmux[0][8][0]$b$10013
      New ports: A={ $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [22] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [5] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [15] 3'111 $memory\instruction_memory$rdmux[0][9][1]$a$10783 [7] $memory\instruction_memory$rdmux[0][9][1]$a$10783 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][1]$b$10784 [27] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [20] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [13] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [7] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [5] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27:26] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [23:22] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [20] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [13] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [10:9] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [5] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][0]$b$10013 [31:28] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [25:24] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [21] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [19:16] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [14] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [12:11] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [8] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [6] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [4:3] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [1:0] } = { $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [5] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [2] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [20] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$10013 [13] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [15] 3'000 $memory\instruction_memory$rdmux[0][8][0]$b$10013 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [2] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$10013 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10839:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][20]$a$10840, B=$memory\instruction_memory$rdmux[0][9][20]$b$10841, Y=$memory\instruction_memory$rdmux[0][8][10]$a$10042
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10840 [26:23] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [15] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [15] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [8:7] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [5] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10841 [26:24] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [22] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [16:15] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [8:7] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [5] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26:22] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [16:15] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [11] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8:7] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10042 [31:27] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [21:17] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [14:12] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [10:9] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [6] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [4:0] } = { $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [11] 2'01 $memory\instruction_memory$rdmux[0][8][10]$a$10042 [16] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][21]$10842:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][21]$a$10843, B=$memory\instruction_memory$rdmux[0][9][21]$b$10844, Y=$memory\instruction_memory$rdmux[0][8][10]$b$10043
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [22] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [5] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [20] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10843 [4] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [13] 1'1 $memory\instruction_memory$rdmux[0][9][21]$a$10843 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [7] $memory\instruction_memory$rdmux[0][9][21]$a$10843 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][21]$b$10844 [24:23] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [21] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [21:20] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [18] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [15] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [13] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [8] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [4] $memory\instruction_memory$rdmux[0][9][21]$b$10844 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$b$10043 [24:20] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [18] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [9:7] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$b$10043 [31:25] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [19] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [17:16] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [14] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [12:10] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [6] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [3:0] } = { $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [23] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10043 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [15] 9'000100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][22]$10845:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][22]$a$10846, B=$memory\instruction_memory$rdmux[0][9][22]$b$10847, Y=$memory\instruction_memory$rdmux[0][8][11]$a$10045
      New ports: A={ $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [27] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [13] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [2] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [22] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [10:9] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [12] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [13:12] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [10:7] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [5:4] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [2] }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [25:24] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [13] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [7] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [15] 1'1 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [15] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [13] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [10] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [4] $memory\instruction_memory$rdmux[0][9][22]$b$10847 [7] 1'0 $memory\instruction_memory$rdmux[0][9][22]$b$10847 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$a$10045 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [27:22] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [16:15] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [13:12] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [10:7] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [5:4] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$a$10045 [31:30] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [28] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [21:19] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [17] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [14] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [11] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [6] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [3] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$a$10045 [27] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [27] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [12] 2'00 $memory\instruction_memory$rdmux[0][8][11]$a$10045 [15] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10045 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][23]$10848:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][23]$a$10849, B=$memory\instruction_memory$rdmux[0][9][23]$b$10850, Y=$memory\instruction_memory$rdmux[0][8][11]$b$10046
      New ports: A={ $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [10] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [23] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [9] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [16] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [10] 1'0 $memory\instruction_memory$rdmux[0][9][23]$a$10849 [10:9] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [5:4] $memory\instruction_memory$rdmux[0][9][23]$a$10849 [2] }, B={ $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [20] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [16] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [5] $memory\instruction_memory$rdmux[0][9][23]$b$10850 [11:9] 1'0 $memory\instruction_memory$rdmux[0][9][23]$b$10850 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [23] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [20] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [16] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [13] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [11:8] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [5:4] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][11]$b$10046 [31:27] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [24] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [22:21] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [19:17] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [15:14] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [12] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [7:6] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [3] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [1:0] } = { $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [4] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [2] 3'000 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][24]$10851:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][24]$a$10852, B=$memory\instruction_memory$rdmux[0][9][24]$b$10853, Y=$memory\instruction_memory$rdmux[0][8][12]$a$10048
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [25] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [22] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [20] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] $memory\instruction_memory$rdmux[0][9][24]$a$10852 [13] 1'0 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [11:9] 4'0010 $memory\instruction_memory$rdmux[0][9][24]$a$10852 [2] }, B={ $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [5] 1'1 $memory\instruction_memory$rdmux[0][9][24]$b$10853 [13:12] 4'0111 $memory\instruction_memory$rdmux[0][9][24]$b$10853 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][12]$a$10048 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [25:22] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [20] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [18] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$a$10048 [31:28] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [26] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [21] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [19] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [17:14] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [6] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [3] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [4] 1'0 $memory\instruction_memory$rdmux[0][8][12]$a$10048 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [12] 1'0 $memory\instruction_memory$rdmux[0][8][12]$a$10048 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][25]$10854:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][25]$a$10855, B=$memory\instruction_memory$rdmux[0][9][25]$b$10856, Y=$memory\instruction_memory$rdmux[0][8][12]$b$10049
      New ports: A={ $memory\instruction_memory$rdmux[0][9][25]$a$10855 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [18:15] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][25]$a$10855 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [2] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][25]$b$10856 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [17] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [15] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [13] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [8] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [2] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [5:4] $memory\instruction_memory$rdmux[0][9][25]$b$10856 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][12]$b$10049 [28] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [18:15] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [13:12] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [9:7] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [5:4] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][12]$b$10049 [31:29] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [27:26] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [24:23] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [21:19] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [14] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [11:10] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [6] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [3] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [1:0] } = { $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10049 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [15] 4'0000 $memory\instruction_memory$rdmux[0][8][12]$b$10049 [9] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][26]$10857:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][26]$a$10858, B=$memory\instruction_memory$rdmux[0][9][26]$b$10859, Y=$memory\instruction_memory$rdmux[0][8][13]$a$10051
      New ports: A={ $memory\instruction_memory$rdmux[0][9][26]$a$10858 [28] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13] 1'0 $memory\instruction_memory$rdmux[0][9][26]$a$10858 [22] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [22:21] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [4] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][26]$a$10858 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [23] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [24:22] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [15] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [13] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [4] $memory\instruction_memory$rdmux[0][9][26]$b$10859 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][26]$b$10859 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$a$10051 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [26:21] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [16:15] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [13:12] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [8:7] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$a$10051 [31:29] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [27] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [20:17] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [14] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [11:9] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [6] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [3:0] } = { $memory\instruction_memory$rdmux[0][8][13]$a$10051 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [5] 2'01 $memory\instruction_memory$rdmux[0][8][13]$a$10051 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][27]$10860:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][27]$a$10861, B=$memory\instruction_memory$rdmux[0][9][27]$b$10862, Y=$memory\instruction_memory$rdmux[0][8][13]$b$10052
      New ports: A={ $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] 1'0 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [5] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [20] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [17:15] 2'00 $memory\instruction_memory$rdmux[0][9][27]$a$10861 [4] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [5:4] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [2] }, B={ $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [25] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [15] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [18] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [16] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [16:15] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [13] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [4] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [8] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [2] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][27]$b$10862 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][13]$b$10052 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [23:20] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [18:15] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [13:12] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [10:7] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][13]$b$10052 [31:29] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [27:26] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [24] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [19] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [14] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [11] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [6] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [1:0] } = { $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] 4'0000 $memory\instruction_memory$rdmux[0][8][13]$b$10052 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][28]$10863:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][28]$a$10864, B=$memory\instruction_memory$rdmux[0][9][28]$b$10865, Y=$memory\instruction_memory$rdmux[0][8][14]$a$10054
      New ports: A={ $memory\instruction_memory$rdmux[0][9][28]$a$10864 [28] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [25] 1'0 $memory\instruction_memory$rdmux[0][9][28]$a$10864 [22] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [5] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [16] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [16:15] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [13] 2'01 $memory\instruction_memory$rdmux[0][9][28]$a$10864 [8] 1'1 $memory\instruction_memory$rdmux[0][9][28]$a$10864 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] 1'0 $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [5] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [4] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [7] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [13:12] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [9:7] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][14]$a$10054 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26:24] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [22:21] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [17:15] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [13:12] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [9:7] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$a$10054 [31:29] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [27] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [23] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [20:18] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [14] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [11:10] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [6] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [3:0] } = { $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [22] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [5] 10'0100100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][29]$10866:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][29]$a$10867, B=$memory\instruction_memory$rdmux[0][9][29]$b$10868, Y=$memory\instruction_memory$rdmux[0][8][14]$b$10055
      New ports: A={ $memory\instruction_memory$rdmux[0][9][29]$a$10867 [25] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [26] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [26:25] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [2] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [18] 1'0 $memory\instruction_memory$rdmux[0][9][29]$a$10867 [4] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [15] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [13] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [8] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [8:7] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [5:4] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [2] }, B={ $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [24] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [22:20] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [18] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [15] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [13] 1'1 $memory\instruction_memory$rdmux[0][9][29]$b$10868 [8] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [4] $memory\instruction_memory$rdmux[0][9][29]$b$10868 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][14]$b$10055 [28:24] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [22:20] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [18:15] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [13] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [9:7] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [5:4] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][14]$b$10055 [31:29] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [23] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [19] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [14] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [12:10] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [6] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [3] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [1:0] } = { $memory\instruction_memory$rdmux[0][8][14]$b$10055 [28:27] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [28] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [22] 4'0000 $memory\instruction_memory$rdmux[0][8][14]$b$10055 [9] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [2] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][2]$10785:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][2]$a$10786, B=$memory\instruction_memory$rdmux[0][9][2]$b$10787, Y=$memory\instruction_memory$rdmux[0][8][1]$a$10015
      New ports: A={ $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [25] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [23:22] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [4] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [12] $memory\instruction_memory$rdmux[0][9][2]$a$10786 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][2]$a$10786 [7] 1'0 $memory\instruction_memory$rdmux[0][9][2]$a$10786 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][2]$b$10787 [26:25] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [22] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [16] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [7] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [8] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [8:7] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26:25] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [23:21] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [16:15] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [13:12] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$a$10015 [31:27] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [24] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [20:17] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [14] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [11:9] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [3:0] } = { $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26] 1'0 $memory\instruction_memory$rdmux[0][8][1]$a$10015 [5] 2'01 $memory\instruction_memory$rdmux[0][8][1]$a$10015 [16] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [6] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][30]$10869:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][30]$a$10870, B=$memory\instruction_memory$rdmux[0][9][30]$b$10871, Y=$memory\instruction_memory$rdmux[0][8][15]$a$10057
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [13] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [16] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [13] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [10] 1'0 $memory\instruction_memory$rdmux[0][9][30]$a$10870 [7] $memory\instruction_memory$rdmux[0][9][30]$a$10870 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [26:24] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [16] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] 1'0 $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [7] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [2] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [4] $memory\instruction_memory$rdmux[0][9][30]$b$10871 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$a$10057 [27:23] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [16] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [13] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11:10] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [8:7] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [5:4] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$a$10057 [31:28] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [22:17] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [15:14] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [12] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [9] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [6] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [3] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$a$10057 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [7] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] 2'00 $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10057 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][31]$10872:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][31]$a$10873, B=$memory\instruction_memory$rdmux[0][9][31]$b$10874, Y=$memory\instruction_memory$rdmux[0][8][15]$b$10058
      New ports: A={ $memory\instruction_memory$rdmux[0][9][31]$a$10873 [26] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [11] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [5] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [20] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [18] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [16] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [5] $memory\instruction_memory$rdmux[0][9][31]$a$10873 [11] 1'1 $memory\instruction_memory$rdmux[0][9][31]$a$10873 [9] 1'0 $memory\instruction_memory$rdmux[0][9][31]$a$10873 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] 1'1 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [7] 2'00 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [10:9] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [7] $memory\instruction_memory$rdmux[0][9][31]$b$10874 [5] 1'0 $memory\instruction_memory$rdmux[0][9][31]$b$10874 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][15]$b$10058 [26:25] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [23] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [16] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [13] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [11:9] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [5:4] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][15]$b$10058 [31:27] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [24] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [22] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [19] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [17] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [15:14] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [12] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [8] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [6] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [3] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [1:0] } = { $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] 6'000000 $memory\instruction_memory$rdmux[0][8][15]$b$10058 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][32]$10875:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][32]$a$10876, B=$memory\instruction_memory$rdmux[0][9][32]$b$10877, Y=$memory\instruction_memory$rdmux[0][8][16]$a$10060
      New ports: A={ $memory\instruction_memory$rdmux[0][9][32]$a$10876 [26] 1'0 $memory\instruction_memory$rdmux[0][9][32]$a$10876 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [22] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [4] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][32]$a$10876 [7] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] 1'1 $memory\instruction_memory$rdmux[0][9][32]$b$10877 [22] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10877 [13] 1'0 $memory\instruction_memory$rdmux[0][9][32]$b$10877 [8:7] $memory\instruction_memory$rdmux[0][9][32]$b$10877 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26:25] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [23:21] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [16:15] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [13:12] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [8:7] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$a$10060 [31:27] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [24] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [20:17] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [14] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [11:9] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [6] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [5] 2'01 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][33]$10878:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][33]$a$10879, B=$memory\instruction_memory$rdmux[0][9][33]$b$10880, Y=$memory\instruction_memory$rdmux[0][8][16]$b$10061
      New ports: A={ $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [23] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [24:23] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [21] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [21:20] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [18] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [15] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [13] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10879 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [8] $memory\instruction_memory$rdmux[0][9][33]$a$10879 [4] 1'0 $memory\instruction_memory$rdmux[0][9][33]$a$10879 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][33]$b$10880 [30] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [26] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [13] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [4] 2'11 $memory\instruction_memory$rdmux[0][9][33]$b$10880 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [4] 1'1 $memory\instruction_memory$rdmux[0][9][33]$b$10880 [12] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [15] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][33]$b$10880 [8:7] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [5] $memory\instruction_memory$rdmux[0][9][33]$b$10880 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][16]$b$10061 [30] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [27:20] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [18] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [16:15] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [13:12] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][16]$b$10061 [31] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [29:28] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [19] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [17] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [14] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [11:10] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [3:0] } = { $memory\instruction_memory$rdmux[0][8][16]$b$10061 [27] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [27] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [27] 1'0 $memory\instruction_memory$rdmux[0][8][16]$b$10061 [16] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [12] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][34]$10881:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][34]$a$10882, B=$memory\instruction_memory$rdmux[0][9][34]$b$10883, Y=$memory\instruction_memory$rdmux[0][8][17]$a$10063
      New ports: A={ $memory\instruction_memory$rdmux[0][9][34]$a$10882 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [10] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [12] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [13:10] 1'1 $memory\instruction_memory$rdmux[0][9][34]$a$10882 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [4] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [22] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [23:22] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] 2'00 $memory\instruction_memory$rdmux[0][9][34]$b$10883 [13] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] 1'0 $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [8:7] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [4] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][17]$a$10063 [30] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [26:25] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [23:20] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [14:7] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [5:4] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$a$10063 [31] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [29:27] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [24] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [19:15] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [6] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [3] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [1:0] } = { $memory\instruction_memory$rdmux[0][8][17]$a$10063 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [2] 1'0 $memory\instruction_memory$rdmux[0][8][17]$a$10063 [9] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [12] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [2] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][35]$10884:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][35]$a$10885, B=$memory\instruction_memory$rdmux[0][9][35]$b$10886, Y=$memory\instruction_memory$rdmux[0][8][17]$b$10064
      New ports: A={ $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [25] 1'0 $memory\instruction_memory$rdmux[0][9][35]$a$10885 [5] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [22] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [5] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [16] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [16:15] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [13:12] $memory\instruction_memory$rdmux[0][9][35]$a$10885 [8] 1'1 $memory\instruction_memory$rdmux[0][9][35]$a$10885 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][35]$b$10886 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] 1'0 $memory\instruction_memory$rdmux[0][9][35]$b$10886 [24] 2'11 $memory\instruction_memory$rdmux[0][9][35]$b$10886 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [13] 2'01 $memory\instruction_memory$rdmux[0][9][35]$b$10886 [7] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [4] }, Y={ $memory\instruction_memory$rdmux[0][8][17]$b$10064 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26:22] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [20] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [17:15] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [13:12] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [8:7] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][17]$b$10064 [31] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [29:27] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [21] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [19:18] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [14] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [11:9] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [6] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [3:0] } = { $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [4] 11'01001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][36]$10887:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][36]$a$10888, B=$memory\instruction_memory$rdmux[0][9][36]$b$10889, Y=$memory\instruction_memory$rdmux[0][8][18]$a$10066
      New ports: A={ $memory\instruction_memory$rdmux[0][9][36]$a$10888 [26:25] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [23:22] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] 1'0 $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [15] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [13] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [4] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [8:7] $memory\instruction_memory$rdmux[0][9][36]$a$10888 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [25] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [21] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [22:21] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [4] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [16:15] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [13] 1'0 $memory\instruction_memory$rdmux[0][9][36]$b$10889 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [7] $memory\instruction_memory$rdmux[0][9][36]$b$10889 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26:25] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [23:20] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [16:15] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [13:12] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [8:7] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$a$10066 [31:27] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [24] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [19:17] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [14] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [11:9] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [6] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [3:0] } = { $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26] 3'001 $memory\instruction_memory$rdmux[0][8][18]$a$10066 [16] 2'00 $memory\instruction_memory$rdmux[0][8][18]$a$10066 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][37]$10890:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][37]$a$10891, B=$memory\instruction_memory$rdmux[0][9][37]$b$10892, Y=$memory\instruction_memory$rdmux[0][8][18]$b$10067
      New ports: A={ $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [9] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10891 [4] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [21] 1'1 $memory\instruction_memory$rdmux[0][9][37]$a$10891 [21:20] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [18] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [6] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [10:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [18] 1'0 $memory\instruction_memory$rdmux[0][9][37]$b$10892 [13] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [4] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [7] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [5:4] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][18]$b$10067 [27:20] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [18] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [14:12] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [10:4] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][18]$b$10067 [31:28] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [19] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [17:15] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [11] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [3] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [1:0] } = { $memory\instruction_memory$rdmux[0][8][18]$b$10067 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [27] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [27] 1'0 $memory\instruction_memory$rdmux[0][8][18]$b$10067 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [12] 1'0 $memory\instruction_memory$rdmux[0][8][18]$b$10067 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][38]$10893:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][38]$a$10894, B=$memory\instruction_memory$rdmux[0][9][38]$b$10895, Y=$memory\instruction_memory$rdmux[0][8][19]$a$10069
      New ports: A={ $memory\instruction_memory$rdmux[0][9][38]$a$10894 [26] 1'0 $memory\instruction_memory$rdmux[0][9][38]$a$10894 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [16] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [16:15] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [13] 2'01 $memory\instruction_memory$rdmux[0][9][38]$a$10894 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [4] }, B={ $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [25] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [5] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [15] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [20] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [15] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [16:15] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [13:12] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [7] $memory\instruction_memory$rdmux[0][9][38]$b$10895 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26:25] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [23:20] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [17:15] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [13:12] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [9:7] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$a$10069 [31:27] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [24] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [19:18] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [14] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [11:10] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [6] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [3:0] } = { $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26] 5'00100 $memory\instruction_memory$rdmux[0][8][19]$a$10069 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][39]$10896:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][39]$a$10897, B=$memory\instruction_memory$rdmux[0][9][39]$b$10898, Y=$memory\instruction_memory$rdmux[0][8][19]$b$10070
      New ports: A={ $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [20] 1'1 $memory\instruction_memory$rdmux[0][9][39]$a$10897 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [4] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [13] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [8] $memory\instruction_memory$rdmux[0][9][39]$a$10897 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][39]$a$10897 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [22] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [8] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [10] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [8:7] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][19]$b$10070 [27:24] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [22:20] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [18] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [16:15] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][19]$b$10070 [31:28] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [23] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [19] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [17] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [14] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [12:11] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [3:0] } = { $memory\instruction_memory$rdmux[0][8][19]$b$10070 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [27] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [22] 1'0 $memory\instruction_memory$rdmux[0][8][19]$b$10070 [15] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [6] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][3]$10788:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][3]$a$10789, B=$memory\instruction_memory$rdmux[0][9][3]$b$10790, Y=$memory\instruction_memory$rdmux[0][8][1]$b$10016
      New ports: A={ $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [25] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [5] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [22] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [4] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [16:15] $memory\instruction_memory$rdmux[0][9][3]$a$10789 [13:12] 2'11 $memory\instruction_memory$rdmux[0][9][3]$a$10789 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [25] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [23] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [21] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [13] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [4] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [8:7] $memory\instruction_memory$rdmux[0][9][3]$b$10790 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26:25] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [23:21] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [16:15] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [8:7] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][1]$b$10016 [31:27] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [24] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [20:17] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [14] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [11:9] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [6] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [3:0] } = { $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10016 [5] 2'01 $memory\instruction_memory$rdmux[0][8][1]$b$10016 [16] 9'001100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][40]$10899:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][40]$a$10900, B=$memory\instruction_memory$rdmux[0][9][40]$b$10901, Y=$memory\instruction_memory$rdmux[0][8][20]$a$10072
      New ports: A={ $memory\instruction_memory$rdmux[0][9][40]$a$10900 [24] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [26] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [24] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [16] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [9] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [4] 1'0 $memory\instruction_memory$rdmux[0][9][40]$a$10900 [2] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [5:4] $memory\instruction_memory$rdmux[0][9][40]$a$10900 [2] }, B={ $memory\instruction_memory$rdmux[0][9][40]$b$10901 [31] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [25] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [25:23] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10901 [16] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [5] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [10] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [2] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [8] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [2] 1'0 $memory\instruction_memory$rdmux[0][9][40]$b$10901 [5:4] $memory\instruction_memory$rdmux[0][9][40]$b$10901 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$a$10072 [31] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [27:23] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [20] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [16] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [13] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [10:4] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$a$10072 [30:28] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [22:21] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [19:17] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [15:14] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [12:11] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [3] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$a$10072 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [27] 5'00000 $memory\instruction_memory$rdmux[0][8][20]$a$10072 [6] 6'000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][41]$10902:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][41]$a$10903, B=$memory\instruction_memory$rdmux[0][9][41]$b$10904, Y=$memory\instruction_memory$rdmux[0][8][20]$b$10073
      New ports: A={ $memory\instruction_memory$rdmux[0][9][41]$a$10903 [10] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [25] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [23] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10903 [15] 1'1 $memory\instruction_memory$rdmux[0][9][41]$a$10903 [11:9] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [7] $memory\instruction_memory$rdmux[0][9][41]$a$10903 [5] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [2] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [4] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [13] 1'0 $memory\instruction_memory$rdmux[0][9][41]$b$10904 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [9] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [7] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [5:4] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26:20] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [18] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [13] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [11:9] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [5:4] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][20]$b$10073 [31:27] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [19] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [17:16] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [14] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [12] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [8] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [6] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [3] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [1:0] } = { $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] 1'0 $memory\instruction_memory$rdmux[0][8][20]$b$10073 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [15] 2'00 $memory\instruction_memory$rdmux[0][8][20]$b$10073 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][42]$10905:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][42]$a$10906, B=$memory\instruction_memory$rdmux[0][9][42]$b$10907, Y=$memory\instruction_memory$rdmux[0][8][21]$a$10075
      New ports: A={ $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] 1'1 $memory\instruction_memory$rdmux[0][9][42]$a$10906 [22] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [24] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [22:21] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [18] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [13] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] 2'11 $memory\instruction_memory$rdmux[0][9][42]$a$10906 [8:7] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5] $memory\instruction_memory$rdmux[0][9][42]$a$10906 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][42]$b$10907 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [28] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [24] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [21] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [13] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [15] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [13] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10907 [10] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [4] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [4] 1'0 $memory\instruction_memory$rdmux[0][9][42]$b$10907 [2] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [5:4] $memory\instruction_memory$rdmux[0][9][42]$b$10907 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$a$10075 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [25:21] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [18] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [13:12] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [10:4] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$a$10075 [31] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [29] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [27:26] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [20:19] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [17:16] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [14] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [11] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [3] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [1:0] } = { $memory\instruction_memory$rdmux[0][8][21]$a$10075 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [4] 1'0 $memory\instruction_memory$rdmux[0][8][21]$a$10075 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [12] 1'0 $memory\instruction_memory$rdmux[0][8][21]$a$10075 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][43]$10908:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][43]$a$10909, B=$memory\instruction_memory$rdmux[0][9][43]$b$10910, Y=$memory\instruction_memory$rdmux[0][8][21]$b$10076
      New ports: A={ $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [5] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [20] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [4] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [13] 1'1 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [8] $memory\instruction_memory$rdmux[0][9][43]$a$10909 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][43]$a$10909 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [24:23] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [21] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [4] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [18] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [5] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [13] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [7] $memory\instruction_memory$rdmux[0][9][43]$b$10910 [8:4] }, Y={ $memory\instruction_memory$rdmux[0][8][21]$b$10076 [26:23] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [21:20] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [18] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [13] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][21]$b$10076 [31:27] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [22] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [19] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [17:16] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [14] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [12:11] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [3:0] } = { $memory\instruction_memory$rdmux[0][8][21]$b$10076 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [21] 1'0 $memory\instruction_memory$rdmux[0][8][21]$b$10076 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][44]$10911:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][44]$a$10912, B=$memory\instruction_memory$rdmux[0][9][44]$b$10913, Y=$memory\instruction_memory$rdmux[0][8][22]$a$10078
      New ports: A={ $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [21] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [21:20] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [4] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [5:4] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [2] }, B={ $memory\instruction_memory$rdmux[0][9][44]$b$10913 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [26:25] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [22] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [5] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [5] 1'1 $memory\instruction_memory$rdmux[0][9][44]$b$10913 [7] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [15] 3'001 $memory\instruction_memory$rdmux[0][9][44]$b$10913 [8:7] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [5] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][8][22]$a$10078 [31] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [26:24] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [22:20] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [16:15] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [13] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [11] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [9:7] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [5:4] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$a$10078 [30] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [28:27] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [23] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [19] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [17] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [14] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [12] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [10] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [6] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [3] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$a$10078 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [22] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [16] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [2] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][45]$10914:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][45]$a$10915, B=$memory\instruction_memory$rdmux[0][9][45]$b$10916, Y=$memory\instruction_memory$rdmux[0][8][22]$b$10079
      New ports: A={ $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [30:29] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] 1'0 $memory\instruction_memory$rdmux[0][9][45]$a$10915 [16:15] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [9] $memory\instruction_memory$rdmux[0][9][45]$a$10915 [7] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][45]$b$10916 [24] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10916 [29] 1'1 $memory\instruction_memory$rdmux[0][9][45]$b$10916 [24:23] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [7] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][22]$b$10079 [31:28] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [24:21] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [16:15] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [7] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][22]$b$10079 [27:25] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [20:17] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [14:10] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [8] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [6:5] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [1:0] } = { $memory\instruction_memory$rdmux[0][8][22]$b$10079 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10079 [16] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10079 [4] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [4:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][46]$10917:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][46]$a$10918, B=$memory\instruction_memory$rdmux[0][9][46]$b$10919, Y=$memory\instruction_memory$rdmux[0][8][23]$a$10081
      New ports: A={ $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [26] 1'0 $memory\instruction_memory$rdmux[0][9][46]$a$10918 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [5] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [16:15] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [9] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [7] $memory\instruction_memory$rdmux[0][9][46]$a$10918 [5] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][46]$b$10919 [30] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [30] 1'1 $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [7] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [2] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$a$10081 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [27:26] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [22:21] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [16:15] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [9] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$a$10081 [28] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [25] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [23] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [20:17] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [14:10] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [8] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [6] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$a$10081 [27] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [22] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [5] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [2] 1'1 $memory\instruction_memory$rdmux[0][8][23]$a$10081 [16] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [2] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [2] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [2] 1'0 $memory\instruction_memory$rdmux[0][8][23]$a$10081 [4] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][47]$10920:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][47]$a$10921, B=$memory\instruction_memory$rdmux[0][9][47]$b$10922, Y=$memory\instruction_memory$rdmux[0][8][23]$b$10082
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][47]$a$10921 [26] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [26] 2'00 $memory\instruction_memory$rdmux[0][9][47]$a$10921 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [5] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [16:15] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [9] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [7] $memory\instruction_memory$rdmux[0][9][47]$a$10921 [5] 3'100 }, B={ $memory\instruction_memory$rdmux[0][9][47]$b$10922 [26] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$10922 [26] 1'1 $memory\instruction_memory$rdmux[0][9][47]$b$10922 [24] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [21] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [4] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [7] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [2] $memory\instruction_memory$rdmux[0][9][47]$b$10922 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][8][23]$b$10082 [30] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [27:24] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [22:21] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [16:15] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [9] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [7] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][23]$b$10082 [31] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [29:28] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [23] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [20:17] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [14:10] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [8] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [6] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [1:0] } = { $memory\instruction_memory$rdmux[0][8][23]$b$10082 [26] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [24] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [27] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [22] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [5] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [2] 1'1 $memory\instruction_memory$rdmux[0][8][23]$b$10082 [16] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [2] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [2] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [2] 1'0 $memory\instruction_memory$rdmux[0][8][23]$b$10082 [4] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][48]$10923:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][48]$a$10924, B=$memory\instruction_memory$rdmux[0][9][48]$b$10925, Y=$memory\instruction_memory$rdmux[0][8][24]$a$10084
      New ports: A={ $memory\instruction_memory$rdmux[0][9][48]$a$10924 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [25] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [5] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [15] 1'1 $memory\instruction_memory$rdmux[0][9][48]$a$10924 [8:7] $memory\instruction_memory$rdmux[0][9][48]$a$10924 [5] 2'10 $memory\instruction_memory$rdmux[0][9][48]$a$10924 [2] }, B={ $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] 2'00 $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] 1'1 $memory\instruction_memory$rdmux[0][9][48]$b$10925 [16:15] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [9] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [4] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [7] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [5:4] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] $memory\instruction_memory$rdmux[0][9][48]$b$10925 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$a$10084 [31] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26:24] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [22:21] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [17:15] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [9:7] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$a$10084 [30:27] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [23] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [20:18] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [14:10] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [6] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [22] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [5] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [2] 1'1 $memory\instruction_memory$rdmux[0][8][24]$a$10084 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [2] 1'0 $memory\instruction_memory$rdmux[0][8][24]$a$10084 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][49]$10926:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][49]$a$10927, B=$memory\instruction_memory$rdmux[0][9][49]$b$10928, Y=$memory\instruction_memory$rdmux[0][8][24]$b$10085
      New ports: A={ $memory\instruction_memory$rdmux[0][9][49]$a$10927 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [26] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [4] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [12] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [10] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [8:7] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [2] $memory\instruction_memory$rdmux[0][9][49]$a$10927 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [24] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [5] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [16] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [7] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] 1'1 $memory\instruction_memory$rdmux[0][9][49]$b$10928 [8:7] $memory\instruction_memory$rdmux[0][9][49]$b$10928 [5] 2'10 $memory\instruction_memory$rdmux[0][9][49]$b$10928 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][24]$b$10085 [27:24] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [17:15] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [13:12] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [8:7] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][24]$b$10085 [31:28] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [23:21] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [19:18] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [14] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [11] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [9] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [6] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [1:0] } = { $memory\instruction_memory$rdmux[0][8][24]$b$10085 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [26] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [8] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [12] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [12] 1'0 $memory\instruction_memory$rdmux[0][8][24]$b$10085 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][4]$10791:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][4]$a$10792, B=$memory\instruction_memory$rdmux[0][9][4]$b$10793, Y=$memory\instruction_memory$rdmux[0][8][2]$a$10018
      New ports: A={ $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [25] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [23] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [5] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [5:4] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [16:15] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [13] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [6] $memory\instruction_memory$rdmux[0][9][4]$a$10792 [8:4] }, B={ $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [25] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [23:22] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [4] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [5:4] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [12] $memory\instruction_memory$rdmux[0][9][4]$b$10793 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][4]$b$10793 [7] 1'0 $memory\instruction_memory$rdmux[0][9][4]$b$10793 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26:25] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [23:20] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [16:15] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [13:12] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$a$10018 [31:27] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [24] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [19:17] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [14] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [11:9] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [3:0] } = { $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26] 3'001 $memory\instruction_memory$rdmux[0][8][2]$a$10018 [16] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [6] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][50]$10929:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][50]$a$10930, B=$memory\instruction_memory$rdmux[0][9][50]$b$10931, Y=$memory\instruction_memory$rdmux[0][8][25]$a$10087
      New ports: A={ $memory\instruction_memory$rdmux[0][9][50]$a$10930 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [26] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [24] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [16] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [7] 1'1 $memory\instruction_memory$rdmux[0][9][50]$a$10930 [7] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [5] $memory\instruction_memory$rdmux[0][9][50]$a$10930 [2] }, B={ $memory\instruction_memory$rdmux[0][9][50]$b$10931 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [26] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [24] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [9] 1'1 $memory\instruction_memory$rdmux[0][9][50]$b$10931 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][25]$a$10087 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [27:26] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [17:15] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [9] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [7] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$a$10087 [30:28] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [25] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [23] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [21:18] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [14:10] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [8] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [6] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [4:3] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$a$10087 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [27] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] 8'01101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][51]$10932:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][51]$a$10933, B=$memory\instruction_memory$rdmux[0][9][51]$b$10934, Y=$memory\instruction_memory$rdmux[0][8][25]$b$10088
      New ports: A={ $memory\instruction_memory$rdmux[0][9][51]$a$10933 [9] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] 2'00 $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [22:21] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] 1'1 $memory\instruction_memory$rdmux[0][9][51]$a$10933 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [15] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [13] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] 1'0 $memory\instruction_memory$rdmux[0][9][51]$a$10933 [10:8] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [5:4] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] $memory\instruction_memory$rdmux[0][9][51]$a$10933 [2] }, B={ $memory\instruction_memory$rdmux[0][9][51]$b$10934 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [20] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [16:15] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [5] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [6] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [4] 1'1 $memory\instruction_memory$rdmux[0][9][51]$b$10934 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [4] $memory\instruction_memory$rdmux[0][9][51]$b$10934 [6:4] 1'0 $memory\instruction_memory$rdmux[0][9][51]$b$10934 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][25]$b$10088 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [26:20] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [18] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [16:15] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][25]$b$10088 [31:29] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [27] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [19] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [17] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [14] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [1:0] } = { $memory\instruction_memory$rdmux[0][8][25]$b$10088 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [26] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [2] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [16] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][52]$10935:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][52]$a$10936, B=$memory\instruction_memory$rdmux[0][9][52]$b$10937, Y=$memory\instruction_memory$rdmux[0][8][26]$a$10090
      New ports: A={ $memory\instruction_memory$rdmux[0][9][52]$a$10936 [24] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [25:24] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [21] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [5] 1'1 $memory\instruction_memory$rdmux[0][9][52]$a$10936 [16] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [16:15] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [5] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [5:4] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] 2'00 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [15] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [15] 1'0 $memory\instruction_memory$rdmux[0][9][52]$b$10937 [9] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [7] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [4] $memory\instruction_memory$rdmux[0][9][52]$b$10937 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$a$10090 [30] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [25:23] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [21:20] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [18:15] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [9] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [7] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$a$10090 [31] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [29:28] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [26] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [22] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [19] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [14:13] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [11:10] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [8] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [6] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [3] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$a$10090 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [24] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [21] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10090 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][53]$10938:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][53]$a$10939, B=$memory\instruction_memory$rdmux[0][9][53]$b$10940, Y=$memory\instruction_memory$rdmux[0][8][26]$b$10091
      New ports: A={ $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [20] 1'0 $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [21:20] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] 3'000 $memory\instruction_memory$rdmux[0][9][53]$a$10939 [13] 2'00 $memory\instruction_memory$rdmux[0][9][53]$a$10939 [9:8] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [4] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [2] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [5:4] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [2] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [2] }, B={ $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [26] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [5] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [16] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [7] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [5] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [6] 1'1 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [4] $memory\instruction_memory$rdmux[0][9][53]$b$10940 [7:4] 1'0 $memory\instruction_memory$rdmux[0][9][53]$b$10940 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][26]$b$10091 [28:24] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [22:20] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [18] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [16:11] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][26]$b$10091 [31:29] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [23] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [19] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [17] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [10] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [1:0] } = { $memory\instruction_memory$rdmux[0][8][26]$b$10091 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [22] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [14] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][54]$10941:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][54]$a$10942, B=$memory\instruction_memory$rdmux[0][9][54]$b$10943, Y=$memory\instruction_memory$rdmux[0][8][27]$a$10093
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] 2'00 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [21] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [5] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [17] 1'1 $memory\instruction_memory$rdmux[0][9][54]$a$10942 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [5:4] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [2] }, B={ $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [2] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [18] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [4] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [15] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [13] 1'0 $memory\instruction_memory$rdmux[0][9][54]$b$10943 [9] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [7] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [5:4] $memory\instruction_memory$rdmux[0][9][54]$b$10943 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$a$10093 [30] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [28:27] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [24:23] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [21:20] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [18:15] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13:12] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [9] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [7] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [5:4] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$a$10093 [31] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [29] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [26:25] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [22] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [19] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [14] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [11:10] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [8] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [6] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [3] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [12] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10093 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][55]$10944:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][55]$a$10945, B=$memory\instruction_memory$rdmux[0][9][55]$b$10946, Y=$memory\instruction_memory$rdmux[0][8][27]$b$10094
      New ports: A={ $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] 1'0 $memory\instruction_memory$rdmux[0][9][55]$a$10945 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [22] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [20] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [18] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] 2'00 $memory\instruction_memory$rdmux[0][9][55]$a$10945 [13] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [11] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [9:8] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [4] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [5] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [5:4] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [2] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [2] }, B={ $memory\instruction_memory$rdmux[0][9][55]$b$10946 [24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [25:24] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [5] 1'1 $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [15] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] 3'011 $memory\instruction_memory$rdmux[0][9][55]$b$10946 [7] 1'0 $memory\instruction_memory$rdmux[0][9][55]$b$10946 [5] 2'10 $memory\instruction_memory$rdmux[0][9][55]$b$10946 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][27]$b$10094 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [27:22] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [18] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [16:11] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][27]$b$10094 [31:30] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [28] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [21] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [19] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [17] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [10] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [1:0] } = { $memory\instruction_memory$rdmux[0][8][27]$b$10094 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [27] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [14] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [16] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][56]$10947:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][56]$a$10948, B=$memory\instruction_memory$rdmux[0][9][56]$b$10949, Y=$memory\instruction_memory$rdmux[0][8][28]$a$10096
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] 3'011 $memory\instruction_memory$rdmux[0][9][56]$a$10948 [15] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [9] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [7] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [4] $memory\instruction_memory$rdmux[0][9][56]$a$10948 [2] }, B={ $memory\instruction_memory$rdmux[0][9][56]$b$10949 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [25] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [23] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [4] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10949 [13] 1'0 $memory\instruction_memory$rdmux[0][9][56]$b$10949 [9] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [7] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [5:4] $memory\instruction_memory$rdmux[0][9][56]$b$10949 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$a$10096 [26:25] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [23] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [18] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [9] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$a$10096 [31:27] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [24] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [22] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [20:19] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [17] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [14] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [11:10] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [8] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [6] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [3] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [1:0] } = { $memory\instruction_memory$rdmux[0][8][28]$a$10096 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [13] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [25] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [15] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [12] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10096 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][57]$10950:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][57]$a$10951, B=$memory\instruction_memory$rdmux[0][9][57]$b$10952, Y=$memory\instruction_memory$rdmux[0][8][28]$b$10097
      New ports: A={ $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [25:24] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [8] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] 1'1 $memory\instruction_memory$rdmux[0][9][57]$a$10951 [4] $memory\instruction_memory$rdmux[0][9][57]$a$10951 [13] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$10951 [8] 1'1 $memory\instruction_memory$rdmux[0][9][57]$a$10951 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][57]$a$10951 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][57]$b$10952 [9] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [5] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [18] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [13] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [11:8] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [4] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [6:4] }, Y={ $memory\instruction_memory$rdmux[0][8][28]$b$10097 [26:20] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][28]$b$10097 [31:27] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [19] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [17] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [15:14] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [12] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [3:0] } = { $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] 1'0 $memory\instruction_memory$rdmux[0][8][28]$b$10097 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][58]$10953:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][58]$a$10954, B=$memory\instruction_memory$rdmux[0][9][58]$b$10955, Y=$memory\instruction_memory$rdmux[0][8][29]$a$10099
      New ports: A={ $memory\instruction_memory$rdmux[0][9][58]$a$10954 [28] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [9] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [4] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [8] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [23] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [21] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [15] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [13] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [11] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [9:7] $memory\instruction_memory$rdmux[0][9][58]$a$10954 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [2] 2'00 $memory\instruction_memory$rdmux[0][9][58]$b$10955 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [4] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [13] 1'0 $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [7] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [5:4] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$a$10099 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [26:23] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [13] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [11] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [9:7] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$a$10099 [31:29] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [27] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [22] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [20:19] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [17:16] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [14] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [12] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [10] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [6] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [3] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$a$10099 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [26] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [4] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10099 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [15] 2'00 $memory\instruction_memory$rdmux[0][8][29]$a$10099 [8] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][59]$10956:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][59]$a$10957, B=$memory\instruction_memory$rdmux[0][9][59]$b$10958, Y=$memory\instruction_memory$rdmux[0][8][29]$b$10100
      New ports: A={ $memory\instruction_memory$rdmux[0][9][59]$a$10957 [18] 3'110 $memory\instruction_memory$rdmux[0][9][59]$a$10957 [5] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [21:20] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [18] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [6] 1'0 $memory\instruction_memory$rdmux[0][9][59]$a$10957 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [7] 2'00 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [13] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [15] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [13] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [9] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [7] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [2] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [5] 1'0 $memory\instruction_memory$rdmux[0][9][59]$b$10958 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][29]$b$10100 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [26:23] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [21:20] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [13:11] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [9:4] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][29]$b$10100 [31] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [29:27] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [22] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [19] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [17:16] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [14] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [10] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [3] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [1:0] } = { $memory\instruction_memory$rdmux[0][8][29]$b$10100 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [21] 1'0 $memory\instruction_memory$rdmux[0][8][29]$b$10100 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [12] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [9] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][5]$10794:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][5]$a$10795, B=$memory\instruction_memory$rdmux[0][9][5]$b$10796, Y=$memory\instruction_memory$rdmux[0][8][2]$b$10019
      New ports: A={ $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [22] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [5] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [20] 1'1 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [15] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [13] 1'1 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [7] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [7] 1'0 $memory\instruction_memory$rdmux[0][9][5]$a$10795 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [25] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [4] 1'1 $memory\instruction_memory$rdmux[0][9][5]$b$10796 [21:20] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [18] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [6] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [8] 1'1 $memory\instruction_memory$rdmux[0][9][5]$b$10796 [8:4] }, Y={ $memory\instruction_memory$rdmux[0][8][2]$b$10019 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [25:24] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [22:20] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [18] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][2]$b$10019 [31:28] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [26] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [23] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [19] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [17:16] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [14] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [12:11] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [3:0] } = { $memory\instruction_memory$rdmux[0][8][2]$b$10019 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [25] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [21] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10019 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [6] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][60]$10959:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][60]$a$10960, B=$memory\instruction_memory$rdmux[0][9][60]$b$10961, Y=$memory\instruction_memory$rdmux[0][8][30]$a$10102
      New ports: A={ $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10960 [24] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [5] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [20] 1'1 $memory\instruction_memory$rdmux[0][9][60]$a$10960 [4] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [13] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [5] $memory\instruction_memory$rdmux[0][9][60]$a$10960 [8:7] 1'0 $memory\instruction_memory$rdmux[0][9][60]$a$10960 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][60]$b$10961 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [7] 1'1 $memory\instruction_memory$rdmux[0][9][60]$b$10961 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [24:23] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [21] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [4] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [18] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [13] 1'0 $memory\instruction_memory$rdmux[0][9][60]$b$10961 [8:7] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5] $memory\instruction_memory$rdmux[0][9][60]$b$10961 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][30]$a$10102 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [26:20] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [18] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [13] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [11] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$a$10102 [31] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [29] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [27] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [19] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [17:16] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [14] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [12] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [10:9] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [3:0] } = { $memory\instruction_memory$rdmux[0][8][30]$a$10102 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [26] 1'0 $memory\instruction_memory$rdmux[0][8][30]$a$10102 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][61]$10962:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][61]$a$10963, B=$memory\instruction_memory$rdmux[0][9][61]$b$10964, Y=$memory\instruction_memory$rdmux[0][8][30]$b$10103
      New ports: A={ $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [3] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [23] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [12] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [13] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [16] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [13] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [13:12] 1'0 $memory\instruction_memory$rdmux[0][9][61]$a$10963 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [4] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [5:2] }, B={ $memory\instruction_memory$rdmux[0][9][61]$b$10964 [8] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [23] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [23] 3'111 $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [7] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [13:11] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [9:7] 4'0100 }, Y={ $memory\instruction_memory$rdmux[0][8][30]$b$10103 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [23:20] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [18:15] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [13:11] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [9:7] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][30]$b$10103 [31:29] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [27:26] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [24] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [19] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [14] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [10] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [6] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [1:0] } = { $memory\instruction_memory$rdmux[0][8][30]$b$10103 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [20] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [12] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [9] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][62]$10965:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][62]$a$10966, B=$memory\instruction_memory$rdmux[0][9][62]$b$10967, Y=$memory\instruction_memory$rdmux[0][8][31]$a$10105
      New ports: A={ $memory\instruction_memory$rdmux[0][9][62]$a$10966 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [25] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [22] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [22] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [13] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [5] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [13] 1'1 $memory\instruction_memory$rdmux[0][9][62]$a$10966 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [9] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [9:8] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [5] 1'0 $memory\instruction_memory$rdmux[0][9][62]$a$10966 [5] 1'1 }, B={ $memory\instruction_memory$rdmux[0][9][62]$b$10967 [26] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10967 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [5:4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [15] 1'0 $memory\instruction_memory$rdmux[0][9][62]$b$10967 [12:11] 1'1 $memory\instruction_memory$rdmux[0][9][62]$b$10967 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [4] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [5] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$a$10105 [26:24] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [22] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [20] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [17:15] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$a$10105 [31:27] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [23] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [21] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [19:18] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [14] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [3:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][31]$a$10105 [25] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [4] 2'01 $memory\instruction_memory$rdmux[0][8][31]$a$10105 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][63]$10968:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][63]$a$10969, B=$memory\instruction_memory$rdmux[0][9][63]$b$10970, Y=$memory\instruction_memory$rdmux[0][8][31]$b$10106
      New ports: A={ $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [19] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [17:15] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [4] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [9] 1'0 $memory\instruction_memory$rdmux[0][9][63]$a$10969 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [4] 1'0 $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [5] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [11] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [11:9] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [7] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [5:4] $memory\instruction_memory$rdmux[0][9][63]$b$10970 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][31]$b$10106 [25] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [21] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [19] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [17:15] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [12:9] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [5:4] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][31]$b$10106 [31:26] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [24:22] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [20] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [18] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [14:13] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [8] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [6] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [3] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [1:0] } = { $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] 4'0000 $memory\instruction_memory$rdmux[0][8][31]$b$10106 [17] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10106 [4] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [5] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][64]$10971:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][64]$a$10972, B=$memory\instruction_memory$rdmux[0][9][64]$b$10973, Y=$memory\instruction_memory$rdmux[0][8][32]$a$10108
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [26] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [23] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [23] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [20] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [16] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [9] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [10:9] 1'0 $memory\instruction_memory$rdmux[0][9][64]$a$10972 [5:4] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [2] $memory\instruction_memory$rdmux[0][9][64]$a$10972 [2] }, B={ $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [25] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [4] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [20] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [2] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10973 [7] $memory\instruction_memory$rdmux[0][9][64]$b$10973 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][64]$b$10973 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$a$10108 [27:25] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [23:20] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [16:15] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [7] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$a$10108 [31:28] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [24] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [19:17] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [14:11] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [8] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [6] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [1:0] } = { $memory\instruction_memory$rdmux[0][8][32]$a$10108 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [27] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [22] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [9] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [16] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [16] 4'0000 $memory\instruction_memory$rdmux[0][8][32]$a$10108 [4] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][65]$10974:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][65]$a$10975, B=$memory\instruction_memory$rdmux[0][9][65]$b$10976, Y=$memory\instruction_memory$rdmux[0][8][32]$b$10109
      New ports: A={ $memory\instruction_memory$rdmux[0][9][65]$a$10975 [15] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [25] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [11] 1'0 $memory\instruction_memory$rdmux[0][9][65]$a$10975 [11] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [9] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [17] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [15] 2'00 $memory\instruction_memory$rdmux[0][9][65]$a$10975 [12:9] $memory\instruction_memory$rdmux[0][9][65]$a$10975 [7] }, B={ $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] 1'0 $memory\instruction_memory$rdmux[0][9][65]$b$10976 [23:22] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [9] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] 2'01 $memory\instruction_memory$rdmux[0][9][65]$b$10976 [16:13] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [9] 1'1 $memory\instruction_memory$rdmux[0][9][65]$b$10976 [10:9] $memory\instruction_memory$rdmux[0][9][65]$b$10976 [7] }, Y={ $memory\instruction_memory$rdmux[0][8][32]$b$10109 [26:25] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [23:19] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [17:9] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][8][32]$b$10109 [31:27] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [24] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [18] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [8] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [6:0] } = { $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [13] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [17] 8'01100011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][66]$10977:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][66]$a$10978, B=$memory\instruction_memory$rdmux[0][9][66]$b$10979, Y=$memory\instruction_memory$rdmux[0][8][33]$a$10111
      New ports: A={ $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [2] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [16] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [13] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [5] 1'0 $memory\instruction_memory$rdmux[0][9][66]$a$10978 [10:9] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [7] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [5:4] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [2] $memory\instruction_memory$rdmux[0][9][66]$a$10978 [2] }, B={ $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10979 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [5] 2'00 $memory\instruction_memory$rdmux[0][9][66]$b$10979 [11] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [4] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [7] $memory\instruction_memory$rdmux[0][9][66]$b$10979 [5:4] 1'0 $memory\instruction_memory$rdmux[0][9][66]$b$10979 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27:26] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [21:20] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [17:15] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13:9] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [7] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$a$10111 [31:28] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [25:22] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [19:18] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [14] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [8] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [6] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [21] 1'0 $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [21] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [16] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [4] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][67]$10980:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][67]$a$10981, B=$memory\instruction_memory$rdmux[0][9][67]$b$10982, Y=$memory\instruction_memory$rdmux[0][8][33]$b$10112
      New ports: A={ $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [3] 1'0 $memory\instruction_memory$rdmux[0][9][67]$a$10981 [4] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [2] $memory\instruction_memory$rdmux[0][9][67]$a$10981 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][67]$b$10982 [7] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [17] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [13:12] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [8:7] 3'010 $memory\instruction_memory$rdmux[0][9][67]$b$10982 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][33]$b$10112 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [25] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [18:17] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [13:12] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [8:6] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [4:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][33]$b$10112 [31:29] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [27:26] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [24] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [22:19] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [16:14] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [11:9] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [5] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [1:0] } = { $memory\instruction_memory$rdmux[0][8][33]$b$10112 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [6] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [12] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10112 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][68]$10983:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][68]$a$10984, B=$memory\instruction_memory$rdmux[0][9][68]$b$10985, Y=$memory\instruction_memory$rdmux[0][8][34]$a$10114
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][68]$a$10984 [25] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [8] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10984 [22] 1'1 $memory\instruction_memory$rdmux[0][9][68]$a$10984 [20] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [17] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [5] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [9:8] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [4] $memory\instruction_memory$rdmux[0][9][68]$a$10984 [6:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][68]$b$10985 [31] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [25] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [20] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [22] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [20] 1'0 $memory\instruction_memory$rdmux[0][9][68]$b$10985 [14] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [6] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [4] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [7:4] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][34]$a$10114 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [28:27] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [25:20] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [17] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$a$10114 [30:29] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [26] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [19:18] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [16:15] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [12:10] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [3] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [1:0] } = { $memory\instruction_memory$rdmux[0][8][34]$a$10114 [28] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [28] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [25] 1'0 $memory\instruction_memory$rdmux[0][8][34]$a$10114 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [9] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][69]$10986:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][69]$a$10987, B=$memory\instruction_memory$rdmux[0][9][69]$b$10988, Y=$memory\instruction_memory$rdmux[0][8][34]$b$10115
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [16] 3'000 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [4] 1'0 $memory\instruction_memory$rdmux[0][9][69]$a$10987 [2] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [5:4] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [2] }, B={ $memory\instruction_memory$rdmux[0][9][69]$b$10988 [6] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [24] 1'1 $memory\instruction_memory$rdmux[0][9][69]$b$10988 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [8] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [5] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [6:5] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [13] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [9:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][34]$b$10115 [25:24] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [22:20] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [18:16] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [14:13] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [9:4] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][34]$b$10115 [31:26] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [23] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [19] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [15] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [12:10] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [3] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [24] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [18] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [5] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][6]$10797:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][6]$a$10798, B=$memory\instruction_memory$rdmux[0][9][6]$b$10799, Y=$memory\instruction_memory$rdmux[0][8][3]$a$10021
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][9][6]$a$10798 [22] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [5] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [13] 1'0 $memory\instruction_memory$rdmux[0][9][6]$a$10798 [8:7] $memory\instruction_memory$rdmux[0][9][6]$a$10798 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [22] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [4] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][6]$b$10799 [7] $memory\instruction_memory$rdmux[0][9][6]$b$10799 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][3]$a$10021 [30] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13:12] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [8:7] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$a$10021 [31] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [29:23] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [21] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [19:14] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [11:9] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [6] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [3:0] } = { $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10021 [20] 2'01 $memory\instruction_memory$rdmux[0][8][3]$a$10021 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [12] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [12] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10021 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [8] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][70]$10989:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][70]$a$10990, B=$memory\instruction_memory$rdmux[0][9][70]$b$10991, Y=$memory\instruction_memory$rdmux[0][8][35]$a$10117
      New ports: A={ $memory\instruction_memory$rdmux[0][9][70]$a$10990 [30] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [17] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [14] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [12] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [9] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] $memory\instruction_memory$rdmux[0][9][70]$a$10990 [6] 1'1 $memory\instruction_memory$rdmux[0][9][70]$a$10990 [4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [25] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [9] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [4] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [5] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [12] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [9] 1'0 $memory\instruction_memory$rdmux[0][9][70]$b$10991 [2] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [5:4] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][35]$a$10117 [30] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [22:21] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [17:14] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [12] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [9] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [7:4] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$a$10117 [31] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [29:26] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [24:23] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [20:18] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [13] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [11:10] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [8] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [3] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [7] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [21] 2'00 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [17] 2'00 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][71]$10992:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][71]$a$10993, B=$memory\instruction_memory$rdmux[0][9][71]$b$10994, Y=$memory\instruction_memory$rdmux[0][8][35]$b$10118
      New ports: A={ $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [25] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [4] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [20] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [5] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [4] 1'0 $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [5:4] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [2] }, B={ $memory\instruction_memory$rdmux[0][9][71]$b$10994 [6] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [20] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [10] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [13] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [10] $memory\instruction_memory$rdmux[0][9][71]$b$10994 [5] 1'0 $memory\instruction_memory$rdmux[0][9][71]$b$10994 [7:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][35]$b$10118 [26:23] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [20] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [18] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [13:12] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [10:4] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][35]$b$10118 [31:27] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [22:21] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [19] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [17:14] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [11] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [3] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [1:0] } = { $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] 1'1 $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [12] 1'0 $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][72]$10995:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][72]$a$10996, B=$memory\instruction_memory$rdmux[0][9][72]$b$10997, Y=$memory\instruction_memory$rdmux[0][8][36]$a$10120
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [21] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [18] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [11] 1'0 $memory\instruction_memory$rdmux[0][9][72]$a$10996 [11] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [9] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [4] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [7] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [5] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [5:4] $memory\instruction_memory$rdmux[0][9][72]$a$10996 [2] }, B={ $memory\instruction_memory$rdmux[0][9][72]$b$10997 [30] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [22] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [24:21] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [5] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [6] 1'1 $memory\instruction_memory$rdmux[0][9][72]$b$10997 [4] $memory\instruction_memory$rdmux[0][9][72]$b$10997 [8:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][36]$a$10120 [30] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [27] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [24:21] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [18] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [11:4] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$a$10120 [31] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [29:28] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [26:25] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [20:19] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [17] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [14:12] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [3] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [1:0] } = { 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [11] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][73]$10998:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][73]$a$10999, B=$memory\instruction_memory$rdmux[0][9][73]$b$11000, Y=$memory\instruction_memory$rdmux[0][8][36]$b$10121
      New ports: A={ $memory\instruction_memory$rdmux[0][9][73]$a$10999 [29:28] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [18] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [16] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [6] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [12] 1'1 $memory\instruction_memory$rdmux[0][9][73]$a$10999 [9] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [4] $memory\instruction_memory$rdmux[0][9][73]$a$10999 [7:4] 1'0 $memory\instruction_memory$rdmux[0][9][73]$a$10999 [2] }, B={ $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [24] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [22] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11000 [13] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [13:12] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [8] 1'0 $memory\instruction_memory$rdmux[0][9][73]$b$11000 [2] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [5:4] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [2] $memory\instruction_memory$rdmux[0][9][73]$b$11000 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][36]$b$10121 [29:28] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [24] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [22:20] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [18:12] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][36]$b$10121 [31:30] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [27:25] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [23] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [19] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [11] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [1:0] } = { $memory\instruction_memory$rdmux[0][8][36]$b$10121 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [10] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][74]$11001:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][74]$a$11002, B=$memory\instruction_memory$rdmux[0][9][74]$b$11003, Y=$memory\instruction_memory$rdmux[0][8][37]$a$10123
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][74]$a$11002 [2] 3'000 $memory\instruction_memory$rdmux[0][9][74]$a$11002 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [2] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [2] }, B={ $memory\instruction_memory$rdmux[0][9][74]$b$11003 [8] 1'1 $memory\instruction_memory$rdmux[0][9][74]$b$11003 [18] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [16] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [12] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$11003 [8] 1'0 $memory\instruction_memory$rdmux[0][9][74]$b$11003 [5] $memory\instruction_memory$rdmux[0][9][74]$b$11003 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][37]$a$10123 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [23] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [9:7] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [5] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$a$10123 [30:24] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [22:19] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [17] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [15:13] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [11:10] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [6] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [4:3] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] 3'000 $memory\instruction_memory$rdmux[0][8][37]$a$10123 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [12] 7'0101011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][75]$11004:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][75]$a$11005, B=$memory\instruction_memory$rdmux[0][9][75]$b$11006, Y=$memory\instruction_memory$rdmux[0][8][37]$b$10124
      New ports: A={ $memory\instruction_memory$rdmux[0][9][75]$a$11005 [31] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [25] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [14] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [18] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [20] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [18] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [14:13] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [8] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$11005 [7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [8:7] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [5] 1'1 $memory\instruction_memory$rdmux[0][9][75]$a$11005 [2] }, B={ 4'0001 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [22] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [20] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [20] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 1'1 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 1'1 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [12] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [10] 1'0 $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [7] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] $memory\instruction_memory$rdmux[0][9][75]$b$11006 [4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][37]$b$10124 [31] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25:20] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [14:12] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [10:7] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [5:4] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][37]$b$10124 [30:26] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [19] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [17] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [15] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [11] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [6] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [3] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [1:0] } = { $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25] 1'0 $memory\instruction_memory$rdmux[0][8][37]$b$10124 [9] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][76]$11007:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][76]$a$11008, B=$memory\instruction_memory$rdmux[0][9][76]$b$11009, Y=$memory\instruction_memory$rdmux[0][8][38]$a$10126
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][9][76]$a$11008 [24] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [7] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [18] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [12] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [5] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [13:12] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [8:7] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [5:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][9][76]$b$11009 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [21] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [8] 1'0 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [15] 3'000 $memory\instruction_memory$rdmux[0][9][76]$b$11009 [4] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [8] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [3] $memory\instruction_memory$rdmux[0][9][76]$b$11009 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$a$10126 [30] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [24:20] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [18] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [16:12] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [10] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$a$10126 [31] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [29:25] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [19] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [17] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [11] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [9] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [6] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][38]$a$10126 [3] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10126 [3] 4'0000 $memory\instruction_memory$rdmux[0][8][38]$a$10126 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][77]$11010:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][77]$a$11011, B=$memory\instruction_memory$rdmux[0][9][77]$b$11012, Y=$memory\instruction_memory$rdmux[0][8][38]$b$10127
      New ports: A={ $memory\instruction_memory$rdmux[0][9][77]$a$11011 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [24] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [24:23] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [7] 2'10 $memory\instruction_memory$rdmux[0][9][77]$a$11011 [5] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [6] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [4] $memory\instruction_memory$rdmux[0][9][77]$a$11011 [7:4] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11012 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [23:22] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [16] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [16] 1'0 $memory\instruction_memory$rdmux[0][9][77]$b$11012 [8] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [4] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][38]$b$10127 [30] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [27] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [24:20] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][38]$b$10127 [31] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [29:28] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [26:25] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [19:17] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [15:12] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [10:9] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [3:0] } = { $memory\instruction_memory$rdmux[0][8][38]$b$10127 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10127 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10127 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [4] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][78]$11013:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][78]$a$11014, B=$memory\instruction_memory$rdmux[0][9][78]$b$11015, Y=$memory\instruction_memory$rdmux[0][8][39]$a$10129
      New ports: A={ $memory\instruction_memory$rdmux[0][9][78]$a$11014 [15] 2'01 $memory\instruction_memory$rdmux[0][9][78]$a$11014 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [12] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [18] 1'0 $memory\instruction_memory$rdmux[0][9][78]$a$11014 [15:12] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [7] $memory\instruction_memory$rdmux[0][9][78]$a$11014 [8:7] 3'011 }, B={ $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [24] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [22] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [4] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [18] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [16] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [6:5] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [13] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [6] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [9] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [7] $memory\instruction_memory$rdmux[0][9][78]$b$11015 [7:4] }, Y={ $memory\instruction_memory$rdmux[0][8][39]$a$10129 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24:20] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [18] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [16:12] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$a$10129 [31] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [29:25] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [19] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [17] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [11:10] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [3:0] } = { $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] 1'0 $memory\instruction_memory$rdmux[0][8][39]$a$10129 [15] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][79]$11016:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][79]$a$11017, B=$memory\instruction_memory$rdmux[0][9][79]$b$11018, Y=$memory\instruction_memory$rdmux[0][8][39]$b$10130
      New ports: A={ $memory\instruction_memory$rdmux[0][9][79]$a$11017 [26] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [17] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [23] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [18:17] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [7] 1'0 $memory\instruction_memory$rdmux[0][9][79]$a$11017 [5] 1'1 $memory\instruction_memory$rdmux[0][9][79]$a$11017 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [20] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [18] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [9:8] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [4] $memory\instruction_memory$rdmux[0][9][79]$b$11018 [6:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [24:22] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [18:17] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [13:12] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [9:4] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][39]$b$10130 [31:27] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [25] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [21] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [19] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [16:14] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [11:10] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [3] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [1:0] } = { $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [20] 1'0 $memory\instruction_memory$rdmux[0][8][39]$b$10130 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [13] 5'01011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][7]$10800:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][7]$a$10801, B=$memory\instruction_memory$rdmux[0][9][7]$b$10802, Y=$memory\instruction_memory$rdmux[0][8][3]$b$10022
      New ports: A={ $memory\instruction_memory$rdmux[0][9][7]$a$10801 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13] 1'0 $memory\instruction_memory$rdmux[0][9][7]$a$10801 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [22] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [4] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [12] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [13:11] 1'1 $memory\instruction_memory$rdmux[0][9][7]$a$10801 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [7] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [25] 1'1 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [22] 1'0 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] 3'100 $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [8:7] $memory\instruction_memory$rdmux[0][9][7]$b$10802 [5] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][3]$b$10022 [30] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [26:25] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [23:22] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [20] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [16:15] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [13:11] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][3]$b$10022 [31] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [29:27] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [24] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [21] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [19:17] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [14] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [10] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [6] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [3:0] } = { $memory\instruction_memory$rdmux[0][8][3]$b$10022 [26] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [13] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [26] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [26] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10022 [5] 2'01 $memory\instruction_memory$rdmux[0][8][3]$b$10022 [16] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [12] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][80]$11019:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][80]$a$11020, B=$memory\instruction_memory$rdmux[0][9][80]$b$11021, Y=$memory\instruction_memory$rdmux[0][8][40]$a$10132
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][9][80]$a$11020 [21] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [21:20] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5] 1'1 $memory\instruction_memory$rdmux[0][9][80]$a$11020 [14] 1'0 $memory\instruction_memory$rdmux[0][9][80]$a$11020 [12] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [9] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [9:8] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [4] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5] $memory\instruction_memory$rdmux[0][9][80]$a$11020 [5:4] }, B={ $memory\instruction_memory$rdmux[0][9][80]$b$11021 [16] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [20] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [9] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [22:20] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [16:15] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [13] $memory\instruction_memory$rdmux[0][9][80]$b$11021 [13:12] 1'1 $memory\instruction_memory$rdmux[0][9][80]$b$11021 [9:7] 1'0 $memory\instruction_memory$rdmux[0][9][80]$b$11021 [5] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][8][40]$a$10132 [30] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [24:20] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [16:12] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$a$10132 [31] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [29:25] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [19:17] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [11] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [3:0] } = { 3'000 $memory\instruction_memory$rdmux[0][8][40]$a$10132 [24] 3'000 $memory\instruction_memory$rdmux[0][8][40]$a$10132 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][81]$11022:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][81]$a$11023, B=$memory\instruction_memory$rdmux[0][9][81]$b$11024, Y=$memory\instruction_memory$rdmux[0][8][40]$b$10133
      New ports: A={ $memory\instruction_memory$rdmux[0][9][81]$a$11023 [3] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [4] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [12] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [13:12] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [8:7] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [2] $memory\instruction_memory$rdmux[0][9][81]$a$11023 [4:2] }, B={ $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [25] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [21:20] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [18] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [3] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [16] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [12] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [8:7] $memory\instruction_memory$rdmux[0][9][81]$b$11024 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][8][40]$b$10133 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [26:20] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [18:16] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [13:12] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [8:7] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][40]$b$10133 [31:29] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [27] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [19] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [15:14] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [11:9] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [6] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [1:0] } = { $memory\instruction_memory$rdmux[0][8][40]$b$10133 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [26] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10133 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][82]$11025:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][82]$a$11026, B=$memory\instruction_memory$rdmux[0][9][82]$b$11027, Y=$memory\instruction_memory$rdmux[0][8][41]$a$10135
      New ports: A={ $memory\instruction_memory$rdmux[0][9][82]$a$11026 [20] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [21:20] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [11] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [12:11] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [9] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [4] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [7] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5] $memory\instruction_memory$rdmux[0][9][82]$a$11026 [5:4] 1'0 }, B={ 3'000 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [20] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [16:14] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [2] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [7] 1'1 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [7] 1'0 $memory\instruction_memory$rdmux[0][9][82]$b$11027 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][41]$a$10135 [26:24] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [21:20] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [16:14] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [12:11] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$a$10135 [31:27] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [23:22] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [19:17] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [13] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [10] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [3] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [1:0] } = { 4'0000 $memory\instruction_memory$rdmux[0][8][41]$a$10135 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [21:20] 1'0 $memory\instruction_memory$rdmux[0][8][41]$a$10135 [16:15] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [6] 4'1011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][83]$11028:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][83]$a$11029, B=$memory\instruction_memory$rdmux[0][9][83]$b$11030, Y=$memory\instruction_memory$rdmux[0][8][41]$b$10136
      New ports: A={ $memory\instruction_memory$rdmux[0][9][83]$a$11029 [21] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [21] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [21] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [16] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [16:15] 1'0 $memory\instruction_memory$rdmux[0][9][83]$a$11029 [12] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [7] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [4] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [7:4] $memory\instruction_memory$rdmux[0][9][83]$a$11029 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11030 [9] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [4] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11030 [16] 1'0 $memory\instruction_memory$rdmux[0][9][83]$b$11030 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [9] 3'100 $memory\instruction_memory$rdmux[0][9][83]$b$11030 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][41]$b$10136 [30] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [24:23] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [21:20] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [17:14] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [12] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [9:4] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][41]$b$10136 [31] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [29:25] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [22] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [19:18] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [13] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [11:10] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [3] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][41]$b$10136 [20] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10136 [16] 2'00 $memory\instruction_memory$rdmux[0][8][41]$b$10136 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][84]$11031:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][84]$a$11032, B=$memory\instruction_memory$rdmux[0][9][84]$b$11033, Y=$memory\instruction_memory$rdmux[0][8][42]$a$10138
      New ports: A={ $memory\instruction_memory$rdmux[0][9][84]$a$11032 [17] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [7] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [16] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [17:15] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [13] 1'0 $memory\instruction_memory$rdmux[0][9][84]$a$11032 [9] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [7:6] 1'1 $memory\instruction_memory$rdmux[0][9][84]$a$11032 [4] $memory\instruction_memory$rdmux[0][9][84]$a$11032 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [14] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [23] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [20] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [15] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [16:14] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [12] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [7] $memory\instruction_memory$rdmux[0][9][84]$b$11033 [7] 1'0 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [5] 1'1 $memory\instruction_memory$rdmux[0][9][84]$b$11033 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$a$10138 [30] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [21:20] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [17:12] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [9] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [7:4] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$a$10138 [31] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [29:25] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [22] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [19:18] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [11:10] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [8] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [3] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][8][42]$a$10138 [13] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [20] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10138 [16] 1'0 $memory\instruction_memory$rdmux[0][8][42]$a$10138 [4] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [4] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][85]$11034:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][85]$a$11035, B=$memory\instruction_memory$rdmux[0][9][85]$b$11036, Y=$memory\instruction_memory$rdmux[0][8][42]$b$10139
      New ports: A={ $memory\instruction_memory$rdmux[0][9][85]$a$11035 [17] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [4] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [17] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [17:16] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [2] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [14] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [9:8] 1'0 $memory\instruction_memory$rdmux[0][9][85]$a$11035 [2] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [5:4] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [2] }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [14] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [20] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [15] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [16:14] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [12] $memory\instruction_memory$rdmux[0][9][85]$b$11036 [7] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [7] 1'0 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [5] 1'1 $memory\instruction_memory$rdmux[0][9][85]$b$11036 [2] }, Y={ $memory\instruction_memory$rdmux[0][8][42]$b$10139 [30] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [24:23] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [21:20] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [17:14] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [12] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [9:4] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][42]$b$10139 [31] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [29:25] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [22] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [19:18] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [13] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [11:10] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [3] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [1:0] } = { 6'000000 $memory\instruction_memory$rdmux[0][8][42]$b$10139 [20] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10139 [16] 2'00 $memory\instruction_memory$rdmux[0][8][42]$b$10139 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][86]$11037:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][86]$a$11038, B=0, Y=$memory\instruction_memory$rdmux[0][8][43]$a$10141
      New ports: A={ $memory\instruction_memory$rdmux[0][9][86]$a$11038 [17:16] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [14] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [9:8] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [5:4] $memory\instruction_memory$rdmux[0][9][86]$a$11038 [2] 1'1 }, B=9'000000000, Y={ $memory\instruction_memory$rdmux[0][8][43]$a$10141 [17:16] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [14] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [9:8] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [5:4] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [2] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][8][43]$a$10141 [31:18] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [15] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [13:10] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [7:6] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [3] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [17] 5'00000 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [9] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [17] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [17] 2'00 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [16] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [2] 3'000 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [8] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [2] 1'0 $memory\instruction_memory$rdmux[0][8][43]$a$10141 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][8]$10803:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][8]$a$10804, B=$memory\instruction_memory$rdmux[0][9][8]$b$10805, Y=$memory\instruction_memory$rdmux[0][8][4]$a$10024
      New ports: A={ $memory\instruction_memory$rdmux[0][9][8]$a$10804 [25] 1'0 $memory\instruction_memory$rdmux[0][9][8]$a$10804 [22] 1'1 $memory\instruction_memory$rdmux[0][9][8]$a$10804 [10:7] $memory\instruction_memory$rdmux[0][9][8]$a$10804 [5] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][9][8]$b$10805 [24] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [9:7] $memory\instruction_memory$rdmux[0][9][8]$b$10805 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][8][4]$a$10024 [25:24] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [10:7] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$a$10024 [31:26] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [23] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [21:14] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [12:11] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [6] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [3:0] } = { $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] 2'00 $memory\instruction_memory$rdmux[0][8][4]$a$10024 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] 8'00000011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][9]$10806:
      Old ports: A=$memory\instruction_memory$rdmux[0][9][9]$a$10807, B=$memory\instruction_memory$rdmux[0][9][9]$b$10808, Y=$memory\instruction_memory$rdmux[0][8][4]$b$10025
      New ports: A={ $memory\instruction_memory$rdmux[0][9][9]$a$10807 [27] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] 2'00 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [16] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [10] 1'0 $memory\instruction_memory$rdmux[0][9][9]$a$10807 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [2] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [4] $memory\instruction_memory$rdmux[0][9][9]$a$10807 [2] }, B={ $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [11] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [23] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10808 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [18] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [5] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [11] 1'1 $memory\instruction_memory$rdmux[0][9][9]$b$10808 [9] 1'0 $memory\instruction_memory$rdmux[0][9][9]$b$10808 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27:25] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [23:22] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [20] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [18] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [11:8] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [5:4] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][8][4]$b$10025 [31:28] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [24] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [21] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [19] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [17] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [15:14] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [12] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [7:6] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [3] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [1:0] } = { $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [22] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [18] 2'00 $memory\instruction_memory$rdmux[0][8][4]$b$10025 [2] 3'000 $memory\instruction_memory$rdmux[0][8][4]$b$10025 [2] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][16]$10059:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][16]$a$10060, B=$memory\instruction_memory$rdmux[0][8][16]$b$10061, Y=$memory\instruction_memory$rdmux[0][7][8]$a$9652
      New ports: A={ $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [23:21] $memory\instruction_memory$rdmux[0][8][16]$a$10060 [5] 1'1 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][16]$a$10060 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][16]$b$10061 [30] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [27:20] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [18] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [16:15] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [12] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [13:12] $memory\instruction_memory$rdmux[0][8][16]$b$10061 [9:4] }, Y={ $memory\instruction_memory$rdmux[0][7][8]$a$9652 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [27:20] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [18] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [16:12] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [9:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$a$9652 [31] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [29:28] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [19] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [17] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [11:10] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [3:0] } = { $memory\instruction_memory$rdmux[0][7][8]$a$9652 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [27] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [27] 1'0 $memory\instruction_memory$rdmux[0][7][8]$a$9652 [16] 6'010011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][17]$10062:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][17]$a$10063, B=$memory\instruction_memory$rdmux[0][8][17]$b$10064, Y=$memory\instruction_memory$rdmux[0][7][8]$b$9653
      New ports: A={ $memory\instruction_memory$rdmux[0][8][17]$a$10063 [30] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [13] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [26:25] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [2] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [23:20] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [4] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [12] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [14:7] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [5:4] $memory\instruction_memory$rdmux[0][8][17]$a$10063 [2] }, B={ $memory\instruction_memory$rdmux[0][8][17]$b$10064 [30] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [26:22] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [4] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [20] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [17:15] 1'0 $memory\instruction_memory$rdmux[0][8][17]$b$10064 [13:12] 3'011 $memory\instruction_memory$rdmux[0][8][17]$b$10064 [8:7] $memory\instruction_memory$rdmux[0][8][17]$b$10064 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][8]$b$9653 [30] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [27:20] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [17:7] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [5:4] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][8]$b$9653 [31] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [29:28] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [19:18] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [6] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [3] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [1:0] } = { $memory\instruction_memory$rdmux[0][7][8]$b$9653 [27] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [27] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [27] 1'0 $memory\instruction_memory$rdmux[0][7][8]$b$9653 [9] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [2] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][18]$10065:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][18]$a$10066, B=$memory\instruction_memory$rdmux[0][8][18]$b$10067, Y=$memory\instruction_memory$rdmux[0][7][9]$a$9655
      New ports: A={ $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10066 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][18]$a$10066 [16:15] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10066 [13:12] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [8] $memory\instruction_memory$rdmux[0][8][18]$a$10066 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][18]$a$10066 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][18]$b$10067 [27:20] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [18] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [12] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [14:12] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [10:4] $memory\instruction_memory$rdmux[0][8][18]$b$10067 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$a$9655 [27:20] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [18] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [16:12] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [10:4] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$a$9655 [31:28] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [19] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [17] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [11] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [3] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [1:0] } = { $memory\instruction_memory$rdmux[0][7][9]$a$9655 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [27] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9655 [16] 1'0 $memory\instruction_memory$rdmux[0][7][9]$a$9655 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][19]$10068:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][19]$a$10069, B=$memory\instruction_memory$rdmux[0][8][19]$b$10070, Y=$memory\instruction_memory$rdmux[0][7][9]$b$9656
      New ports: A={ $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10069 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][19]$a$10069 [17:15] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [13:12] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [9] $memory\instruction_memory$rdmux[0][8][19]$a$10069 [9:7] 1'0 $memory\instruction_memory$rdmux[0][8][19]$a$10069 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][19]$b$10070 [27:24] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [22] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [22:20] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [18] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [15] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [16:15] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [13] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [6] $memory\instruction_memory$rdmux[0][8][19]$b$10070 [10:4] }, Y={ $memory\instruction_memory$rdmux[0][7][9]$b$9656 [27:20] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [18:15] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [13:12] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [10:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][9]$b$9656 [31:28] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [19] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [14] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [11] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [3:0] } = { $memory\instruction_memory$rdmux[0][7][9]$b$9656 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [27] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [27] 1'0 $memory\instruction_memory$rdmux[0][7][9]$b$9656 [6] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][1]$10014:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][1]$a$10015, B=$memory\instruction_memory$rdmux[0][8][1]$b$10016, Y=$memory\instruction_memory$rdmux[0][7][0]$b$9629
      New ports: A={ $memory\instruction_memory$rdmux[0][8][1]$a$10015 [26:25] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [23:21] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [16:15] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [13:12] $memory\instruction_memory$rdmux[0][8][1]$a$10015 [8:4] }, B={ $memory\instruction_memory$rdmux[0][8][1]$b$10016 [26:25] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [23:21] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [16:15] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [13:12] $memory\instruction_memory$rdmux[0][8][1]$b$10016 [8:7] 1'0 $memory\instruction_memory$rdmux[0][8][1]$b$10016 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26:25] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [23:21] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [16:15] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [8:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$b$9629 [31:27] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [24] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [20:17] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [14] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [11:9] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [3:0] } = { $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] 1'0 $memory\instruction_memory$rdmux[0][7][0]$b$9629 [5] 2'01 $memory\instruction_memory$rdmux[0][7][0]$b$9629 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [6] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [6] 6'110011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][20]$10071:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][20]$a$10072, B=$memory\instruction_memory$rdmux[0][8][20]$b$10073, Y=$memory\instruction_memory$rdmux[0][7][10]$a$9658
      New ports: A={ $memory\instruction_memory$rdmux[0][8][20]$a$10072 [31] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [25] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [27:23] 2'00 $memory\instruction_memory$rdmux[0][8][20]$a$10072 [20] 2'00 $memory\instruction_memory$rdmux[0][8][20]$a$10072 [16] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [6] $memory\instruction_memory$rdmux[0][8][20]$a$10072 [13] 1'0 $memory\instruction_memory$rdmux[0][8][20]$a$10072 [10:4] 1'0 $memory\instruction_memory$rdmux[0][8][20]$a$10072 [2] }, B={ $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [26:20] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [18] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [15] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [13] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [11:9] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [7] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [5:4] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [2] $memory\instruction_memory$rdmux[0][8][20]$b$10073 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][10]$a$9658 [31] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [27:20] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [18:15] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [13] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [11:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$a$9658 [30] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [28] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [19] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [14] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [12] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$a$9658 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [27] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][21]$10074:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][21]$a$10075, B=$memory\instruction_memory$rdmux[0][8][21]$b$10076, Y=$memory\instruction_memory$rdmux[0][7][10]$b$9659
      New ports: A={ $memory\instruction_memory$rdmux[0][8][21]$a$10075 [30] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [28] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [10] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [25:21] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [4] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [18] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [15] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [13:12] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [10:4] $memory\instruction_memory$rdmux[0][8][21]$a$10075 [2] }, B={ $memory\instruction_memory$rdmux[0][8][21]$b$10076 [23] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [26] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [26:23] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [21] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [21:20] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [18] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [15] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [13] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [6] $memory\instruction_memory$rdmux[0][8][21]$b$10076 [10:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][10]$b$9659 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [18] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [13:12] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [10:4] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][10]$b$9659 [31] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [29] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [27] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [19] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [17:16] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [14] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [11] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [3] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [1:0] } = { $memory\instruction_memory$rdmux[0][7][10]$b$9659 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [26] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9659 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [12] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9659 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][22]$10077:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][22]$a$10078, B=$memory\instruction_memory$rdmux[0][8][22]$b$10079, Y=$memory\instruction_memory$rdmux[0][7][11]$a$9661
      New ports: A={ $memory\instruction_memory$rdmux[0][8][22]$a$10078 [31] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [29] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [26] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [26:24] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [22] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [22:20] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [18] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [16:15] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [13] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [11] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [9:7] $memory\instruction_memory$rdmux[0][8][22]$a$10078 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][22]$a$10078 [2] }, B={ $memory\instruction_memory$rdmux[0][8][22]$b$10079 [31:28] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [24] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [24:21] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] 1'1 $memory\instruction_memory$rdmux[0][8][22]$b$10079 [16:15] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] 1'0 $memory\instruction_memory$rdmux[0][8][22]$b$10079 [9] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [4] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [7] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [2] $memory\instruction_memory$rdmux[0][8][22]$b$10079 [4:2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$a$9661 [31:28] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [26:20] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [18] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [16:15] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [13] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [11] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [9:7] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$a$9661 [27] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [19] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [17] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [14] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [12] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [10] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [6] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$a$9661 [26] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [16] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [2] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][23]$10080:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][23]$a$10081, B=$memory\instruction_memory$rdmux[0][8][23]$b$10082, Y=$memory\instruction_memory$rdmux[0][7][11]$b$9662
      New ports: A={ $memory\instruction_memory$rdmux[0][8][23]$a$10081 [31:29] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [27:26] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [24] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [22:21] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [16:15] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [9] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [7] $memory\instruction_memory$rdmux[0][8][23]$a$10081 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][23]$b$10082 [26] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [30] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [24] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [27:24] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [22:21] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [16:15] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [9] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [7] $memory\instruction_memory$rdmux[0][8][23]$b$10082 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][11]$b$9662 [31:29] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [27:24] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [22:21] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [16:15] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [9] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [7] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][11]$b$9662 [28] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [23] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [20:17] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [14:10] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [8] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [6] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [1:0] } = { $memory\instruction_memory$rdmux[0][7][11]$b$9662 [27] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [22] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [5] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [2] 1'1 $memory\instruction_memory$rdmux[0][7][11]$b$9662 [16] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [2] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [2] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [2] 1'0 $memory\instruction_memory$rdmux[0][7][11]$b$9662 [4] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][24]$10083:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][24]$a$10084, B=$memory\instruction_memory$rdmux[0][8][24]$b$10085, Y=$memory\instruction_memory$rdmux[0][7][12]$a$9664
      New ports: A={ $memory\instruction_memory$rdmux[0][8][24]$a$10084 [31] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [24] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [26:24] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [22:21] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [5] 1'1 $memory\instruction_memory$rdmux[0][8][24]$a$10084 [17:15] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [2] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [4] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [9:7] $memory\instruction_memory$rdmux[0][8][24]$a$10084 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][24]$b$10085 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [24] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [26] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [8] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [27:24] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [17] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [20] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [17:15] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [13:12] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [10] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [4] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [8:7] $memory\instruction_memory$rdmux[0][8][24]$b$10085 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$a$9664 [31:24] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [22:20] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [18:15] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [13:12] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [10:7] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$a$9664 [23] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [19] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [14] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [11] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [6] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$a$9664 [22] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [12] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [12] 1'0 $memory\instruction_memory$rdmux[0][7][12]$a$9664 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][12]$10047:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][12]$a$10048, B=$memory\instruction_memory$rdmux[0][8][12]$b$10049, Y=$memory\instruction_memory$rdmux[0][7][6]$a$9646
      New ports: A={ $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [27] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [25:22] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [20] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [18] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [12] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [13:7] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [5:4] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [2] $memory\instruction_memory$rdmux[0][8][12]$a$10048 [2] }, B={ $memory\instruction_memory$rdmux[0][8][12]$b$10049 [28] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [25] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10049 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [22] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [15] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10049 [18:15] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10049 [9] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [9:7] $memory\instruction_memory$rdmux[0][8][12]$b$10049 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][12]$b$10049 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$a$9646 [28:20] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [18:15] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$a$9646 [31:29] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [19] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [14] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [6] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$a$9646 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [26] 2'00 $memory\instruction_memory$rdmux[0][7][6]$a$9646 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][25]$10086:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][25]$a$10087, B=$memory\instruction_memory$rdmux[0][8][25]$b$10088, Y=$memory\instruction_memory$rdmux[0][7][12]$b$9665
      New ports: A={ $memory\instruction_memory$rdmux[0][8][25]$a$10087 [31] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [26] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [27] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [27:26] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [24] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [22] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [5] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [5] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10087 [17:15] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] 2'01 $memory\instruction_memory$rdmux[0][8][25]$a$10087 [9] 1'1 $memory\instruction_memory$rdmux[0][8][25]$a$10087 [7] 1'0 $memory\instruction_memory$rdmux[0][8][25]$a$10087 [5] 2'10 $memory\instruction_memory$rdmux[0][8][25]$a$10087 [2] }, B={ $memory\instruction_memory$rdmux[0][8][25]$b$10088 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [13] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [28] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [26] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [26:20] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [18] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [16] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [16:15] $memory\instruction_memory$rdmux[0][8][25]$b$10088 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][7][12]$b$9665 [31:20] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [18:15] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][12]$b$9665 [19] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [14] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [1:0] } = { $memory\instruction_memory$rdmux[0][7][12]$b$9665 [2] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][26]$10089:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][26]$a$10090, B=$memory\instruction_memory$rdmux[0][8][26]$b$10091, Y=$memory\instruction_memory$rdmux[0][7][13]$a$9667
      New ports: A={ $memory\instruction_memory$rdmux[0][8][26]$a$10090 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [30] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [25] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [27] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [24] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [25:23] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [21] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [21:20] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [18:15] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [12] 1'0 $memory\instruction_memory$rdmux[0][8][26]$a$10090 [9] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [4] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [7] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [5:4] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [2] $memory\instruction_memory$rdmux[0][8][26]$a$10090 [2] }, B={ $memory\instruction_memory$rdmux[0][8][26]$b$10091 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [26] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [28] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [28:24] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [22] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [22:20] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [18] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [16] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [16:11] $memory\instruction_memory$rdmux[0][8][26]$b$10091 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$a$9667 [31:20] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [18:11] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$a$9667 [19] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [10] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$a$9667 [14] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][27]$10092:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][27]$a$10093, B=$memory\instruction_memory$rdmux[0][8][27]$b$10094, Y=$memory\instruction_memory$rdmux[0][7][13]$b$9668
      New ports: A={ $memory\instruction_memory$rdmux[0][8][27]$a$10093 [30] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [28:27] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [24:23] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [5] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [21:20] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [18:15] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [12] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][27]$a$10093 [9] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [4] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [7] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [5:4] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [2] $memory\instruction_memory$rdmux[0][8][27]$a$10093 [2] }, B={ $memory\instruction_memory$rdmux[0][8][27]$b$10094 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [29] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [27] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [27:22] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [20] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [18] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [16] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [16:11] $memory\instruction_memory$rdmux[0][8][27]$b$10094 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][7][13]$b$9668 [30:20] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [18:11] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][13]$b$9668 [31] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [19] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [10] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [1:0] } = { $memory\instruction_memory$rdmux[0][7][13]$b$9668 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [14] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][28]$10095:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][28]$a$10096, B=$memory\instruction_memory$rdmux[0][8][28]$b$10097, Y=$memory\instruction_memory$rdmux[0][7][14]$a$9670
      New ports: A={ $memory\instruction_memory$rdmux[0][8][28]$a$10096 [25] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10096 [23] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [21] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [13:12] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [18] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [15] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [16:15] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][28]$a$10096 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [9] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [4] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [7] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [2] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [5:4] $memory\instruction_memory$rdmux[0][8][28]$a$10096 [2] }, B={ $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [26:20] 1'0 $memory\instruction_memory$rdmux[0][8][28]$b$10097 [18] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [16] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [13] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [6] $memory\instruction_memory$rdmux[0][8][28]$b$10097 [11:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][14]$a$9670 [28:15] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [13:4] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$a$9670 [31:29] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [14] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [3] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$a$9670 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [27] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [13:12] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][29]$10098:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][29]$a$10099, B=$memory\instruction_memory$rdmux[0][8][29]$b$10100, Y=$memory\instruction_memory$rdmux[0][7][14]$b$9671
      New ports: A={ $memory\instruction_memory$rdmux[0][8][29]$a$10099 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [28] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [26:23] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [21] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [4] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [18] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [15] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [13] 1'0 $memory\instruction_memory$rdmux[0][8][29]$a$10099 [11] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [8] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [9:7] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [2] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [5:4] $memory\instruction_memory$rdmux[0][8][29]$a$10099 [2] }, B={ $memory\instruction_memory$rdmux[0][8][29]$b$10100 [30] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [26] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [26:23] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [21:20] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [18] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [15] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [13:11] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [9] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [9:4] $memory\instruction_memory$rdmux[0][8][29]$b$10100 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][14]$b$9671 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [26:23] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [21:20] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [18] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [13:4] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][14]$b$9671 [31] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [29] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [27] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [22] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [19] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [17:16] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [14] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [3] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [1:0] } = { $memory\instruction_memory$rdmux[0][7][14]$b$9671 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [26] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [21] 1'0 $memory\instruction_memory$rdmux[0][7][14]$b$9671 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [12] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][2]$10017:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][2]$a$10018, B=$memory\instruction_memory$rdmux[0][8][2]$b$10019, Y=$memory\instruction_memory$rdmux[0][7][1]$a$9631
      New ports: A={ $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][2]$a$10018 [23:20] 1'1 $memory\instruction_memory$rdmux[0][8][2]$a$10018 [16:15] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [13:12] $memory\instruction_memory$rdmux[0][8][2]$a$10018 [6] 2'11 $memory\instruction_memory$rdmux[0][8][2]$a$10018 [8:4] }, B={ $memory\instruction_memory$rdmux[0][8][2]$b$10019 [27] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [25] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [25:24] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [21] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [22:20] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [18] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [15] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [13] $memory\instruction_memory$rdmux[0][8][2]$b$10019 [6] 1'0 $memory\instruction_memory$rdmux[0][8][2]$b$10019 [10:4] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27:20] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [18] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [16:15] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [13:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$a$9631 [31:28] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [19] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [17] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [14] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [3:0] } = { $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27] 1'0 $memory\instruction_memory$rdmux[0][7][1]$a$9631 [16] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][30]$10101:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][30]$a$10102, B=$memory\instruction_memory$rdmux[0][8][30]$b$10103, Y=$memory\instruction_memory$rdmux[0][7][15]$a$9673
      New ports: A={ $memory\instruction_memory$rdmux[0][8][30]$a$10102 [30] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [28] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [26:20] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [18] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [15] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [13] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [6] $memory\instruction_memory$rdmux[0][8][30]$a$10102 [11] 1'1 $memory\instruction_memory$rdmux[0][8][30]$a$10102 [8:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][30]$b$10103 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [28] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [25] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [20] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [23:20] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [18:15] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [13:11] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [9:7] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [3] $memory\instruction_memory$rdmux[0][8][30]$b$10103 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$a$9673 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [26:20] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [18:15] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [13:11] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$a$9673 [31] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [29] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [27] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [19] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [14] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [10] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$a$9673 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [26] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [9] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][31]$10104:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][31]$a$10105, B=$memory\instruction_memory$rdmux[0][8][31]$b$10106, Y=$memory\instruction_memory$rdmux[0][7][15]$b$9674
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][31]$a$10105 [25] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [26:24] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [22] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [20] 2'01 $memory\instruction_memory$rdmux[0][8][31]$a$10105 [17:15] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [4] $memory\instruction_memory$rdmux[0][8][31]$a$10105 [13:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [25] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10106 [21] 1'0 $memory\instruction_memory$rdmux[0][8][31]$b$10106 [19] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [17] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [17:15] 2'00 $memory\instruction_memory$rdmux[0][8][31]$b$10106 [12:9] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [4] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [7] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [5] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [5:4] $memory\instruction_memory$rdmux[0][8][31]$b$10106 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][15]$b$9674 [28:24] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [22:4] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][15]$b$9674 [31:29] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [23] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [3] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [1:0] } = { $memory\instruction_memory$rdmux[0][7][15]$b$9674 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [14] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][32]$10107:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][32]$a$10108, B=$memory\instruction_memory$rdmux[0][8][32]$b$10109, Y=$memory\instruction_memory$rdmux[0][7][16]$a$9676
      New ports: A={ $memory\instruction_memory$rdmux[0][8][32]$a$10108 [27:25] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [22] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [23:20] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [9] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [16] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [16:15] 4'0000 $memory\instruction_memory$rdmux[0][8][32]$a$10108 [10:9] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [7] $memory\instruction_memory$rdmux[0][8][32]$a$10108 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [26:25] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [13] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [23:19] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [17:9] $memory\instruction_memory$rdmux[0][8][32]$b$10109 [7] 4'1000 }, Y={ $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27:19] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [17:9] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [7] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$a$9676 [31:28] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [18] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [8] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [6] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [17] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [5] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][33]$10110:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][33]$a$10111, B=$memory\instruction_memory$rdmux[0][8][33]$b$10112, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9677
      New ports: A={ $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [27:26] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [21] 1'0 $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [21] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [21:20] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [16] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [17:15] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [13:9] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [4] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [7] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [5] $memory\instruction_memory$rdmux[0][8][33]$a$10111 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][33]$b$10112 [28] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [17] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [25] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [23] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [8] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [18] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [3] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [18:17] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [6] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [12] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][33]$b$10112 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [4] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [8:6] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [2] $memory\instruction_memory$rdmux[0][8][33]$b$10112 [4:2] }, Y=$memory\instruction_memory$rdmux[0][7][16]$b$9677 [28:2]
      New connections: { $memory\instruction_memory$rdmux[0][7][16]$b$9677 [31:29] $memory\instruction_memory$rdmux[0][7][16]$b$9677 [1:0] } = { $memory\instruction_memory$rdmux[0][7][16]$b$9677 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9677 [28] $memory\instruction_memory$rdmux[0][7][16]$b$9677 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][34]$10113:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][34]$a$10114, B=$memory\instruction_memory$rdmux[0][8][34]$b$10115, Y=$memory\instruction_memory$rdmux[0][7][17]$a$9679
      New ports: A={ $memory\instruction_memory$rdmux[0][8][34]$a$10114 [31] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [28:27] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [25] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [25:20] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [14] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [17] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [14:13] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [9] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [6] 1'1 $memory\instruction_memory$rdmux[0][8][34]$a$10114 [9:4] $memory\instruction_memory$rdmux[0][8][34]$a$10114 [2] }, B={ 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [24] 1'0 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [25:24] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [18] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [22:20] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [18:16] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [5] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [14:13] 2'00 $memory\instruction_memory$rdmux[0][8][34]$b$10115 [4] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [9:4] $memory\instruction_memory$rdmux[0][8][34]$b$10115 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$a$9679 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [18:4] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$a$9679 [30:29] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [19] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [3] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$a$9679 [28] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [28] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][35]$10116:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][35]$a$10117, B=$memory\instruction_memory$rdmux[0][8][35]$b$10118, Y=$memory\instruction_memory$rdmux[0][7][17]$b$9680
      New ports: A={ $memory\instruction_memory$rdmux[0][8][35]$a$10117 [30] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [7] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [25] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [21] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [22:21] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [17] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [12] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [9] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [4] $memory\instruction_memory$rdmux[0][8][35]$a$10117 [7:4] 1'0 $memory\instruction_memory$rdmux[0][8][35]$a$10117 [2] }, B={ $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [25] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [26:23] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [7] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [20] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [18] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] 1'1 $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [12] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [13:12] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [10:4] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] $memory\instruction_memory$rdmux[0][8][35]$b$10118 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][17]$b$9680 [30] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [27:20] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [18:12] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [10:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][17]$b$9680 [31] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [29:28] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [19] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [11] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [1:0] } = { $memory\instruction_memory$rdmux[0][7][17]$b$9680 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [3] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][36]$10119:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][36]$a$10120, B=$memory\instruction_memory$rdmux[0][8][36]$b$10121, Y=$memory\instruction_memory$rdmux[0][7][18]$a$9682
      New ports: A={ $memory\instruction_memory$rdmux[0][8][36]$a$10120 [30] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [27] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [18] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [15] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [16:15] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [11] 2'00 $memory\instruction_memory$rdmux[0][8][36]$a$10120 [11:4] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] $memory\instruction_memory$rdmux[0][8][36]$a$10120 [2] }, B={ $memory\instruction_memory$rdmux[0][8][36]$b$10121 [29] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [29:28] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [16] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [24] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [10] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [22:20] $memory\instruction_memory$rdmux[0][8][36]$b$10121 [18:12] 1'0 $memory\instruction_memory$rdmux[0][8][36]$b$10121 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$a$9682 [30:20] $memory\instruction_memory$rdmux[0][7][18]$a$9682 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$a$9682 [31] $memory\instruction_memory$rdmux[0][7][18]$a$9682 [19] $memory\instruction_memory$rdmux[0][7][18]$a$9682 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$a$9682 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][37]$10122:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][37]$a$10123, B=$memory\instruction_memory$rdmux[0][8][37]$b$10124, Y=$memory\instruction_memory$rdmux[0][7][18]$b$9683
      New ports: A={ $memory\instruction_memory$rdmux[0][8][37]$a$10123 [31] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [23] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [18] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [16] 1'0 $memory\instruction_memory$rdmux[0][8][37]$a$10123 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [12] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [12] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10123 [9:7] $memory\instruction_memory$rdmux[0][8][37]$a$10123 [5] 1'1 $memory\instruction_memory$rdmux[0][8][37]$a$10123 [2] }, B={ $memory\instruction_memory$rdmux[0][8][37]$b$10124 [31] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [25:20] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [18] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [16] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [9] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [14:12] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [10:7] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [5:4] $memory\instruction_memory$rdmux[0][8][37]$b$10124 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][18]$b$9683 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [18] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [16:12] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [10:7] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [5:4] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][18]$b$9683 [30:26] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [19] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [17] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [11] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [6] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [3] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [1:0] } = { $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9683 [15] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][38]$10125:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][38]$a$10126, B=$memory\instruction_memory$rdmux[0][8][38]$b$10127, Y=$memory\instruction_memory$rdmux[0][7][19]$a$9685
      New ports: A={ $memory\instruction_memory$rdmux[0][8][38]$a$10126 [30] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [3] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [3] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [24:20] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [18] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10126 [16:12] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10126 [10] 1'0 $memory\instruction_memory$rdmux[0][8][38]$a$10126 [8:7] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [2] $memory\instruction_memory$rdmux[0][8][38]$a$10126 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][38]$b$10127 [30] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [27] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [24:20] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [16] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [5] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [6] 1'0 $memory\instruction_memory$rdmux[0][8][38]$b$10127 [6] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [11] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [4] $memory\instruction_memory$rdmux[0][8][38]$b$10127 [8:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][7][19]$a$9685 [30] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [27] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$a$9685 [31] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [29:28] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [26] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [19] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$a$9685 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [11] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][39]$10128:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][39]$a$10129, B=$memory\instruction_memory$rdmux[0][8][39]$b$10130, Y=$memory\instruction_memory$rdmux[0][7][19]$b$9686
      New ports: A={ $memory\instruction_memory$rdmux[0][8][39]$a$10129 [30] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [24:20] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [18] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [15] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [16:12] $memory\instruction_memory$rdmux[0][8][39]$a$10129 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [26] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [17] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [24:22] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [20] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [18:17] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [6] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [13] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [13:12] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [9:4] $memory\instruction_memory$rdmux[0][8][39]$b$10130 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][19]$b$9686 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26:20] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [18:12] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [9:4] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][19]$b$9686 [31] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [29:27] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [19] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [11:10] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [3] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [1:0] } = { $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26] 6'001011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][3]$10020:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][3]$a$10021, B=$memory\instruction_memory$rdmux[0][8][3]$b$10022, Y=$memory\instruction_memory$rdmux[0][7][1]$b$9632
      New ports: A={ $memory\instruction_memory$rdmux[0][8][3]$a$10021 [30] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][3]$a$10021 [22] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [20] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [4] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [12] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][3]$a$10021 [8] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [8:7] $memory\instruction_memory$rdmux[0][8][3]$a$10021 [5:4] }, B={ $memory\instruction_memory$rdmux[0][8][3]$b$10022 [30] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [26:25] 1'0 $memory\instruction_memory$rdmux[0][8][3]$b$10022 [23:22] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [5] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [20] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [16:15] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [13:11] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [9:7] $memory\instruction_memory$rdmux[0][8][3]$b$10022 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][1]$b$9632 [30] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [26:20] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [16:15] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [13:11] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [9:7] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [5:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][1]$b$9632 [31] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [29:27] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [19:17] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [14] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [10] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [6] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [3:0] } = { $memory\instruction_memory$rdmux[0][7][1]$b$9632 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [13] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [26] 2'01 $memory\instruction_memory$rdmux[0][7][1]$b$9632 [16] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [12] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [9] 5'00011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][40]$10131:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][40]$a$10132, B=$memory\instruction_memory$rdmux[0][8][40]$b$10133, Y=$memory\instruction_memory$rdmux[0][7][20]$a$9688
      New ports: A={ $memory\instruction_memory$rdmux[0][8][40]$a$10132 [30] 1'0 $memory\instruction_memory$rdmux[0][8][40]$a$10132 [24] 2'00 $memory\instruction_memory$rdmux[0][8][40]$a$10132 [24:20] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [15] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [16:12] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [6] $memory\instruction_memory$rdmux[0][8][40]$a$10132 [10:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][40]$b$10133 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [28] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [26] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [26:20] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [18:16] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [12] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][40]$b$10133 [4] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [7] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [8:7] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [3] $memory\instruction_memory$rdmux[0][8][40]$b$10133 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$a$9688 [30] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [28:20] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$a$9688 [31] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [29] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [19] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [1:0] } = { $memory\instruction_memory$rdmux[0][7][20]$a$9688 [28] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [28] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][41]$10134:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][41]$a$10135, B=$memory\instruction_memory$rdmux[0][8][41]$b$10136, Y=$memory\instruction_memory$rdmux[0][7][20]$b$9689
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][8][41]$a$10135 [24] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [26:24] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [21] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [21:20] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [15] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [16:14] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [6] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [12:11] 1'1 $memory\instruction_memory$rdmux[0][8][41]$a$10135 [9:4] $memory\instruction_memory$rdmux[0][8][41]$a$10135 [2] }, B={ $memory\instruction_memory$rdmux[0][8][41]$b$10136 [30] 3'000 $memory\instruction_memory$rdmux[0][8][41]$b$10136 [24:23] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [21:20] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10136 [12] 1'0 $memory\instruction_memory$rdmux[0][8][41]$b$10136 [8] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [9:4] $memory\instruction_memory$rdmux[0][8][41]$b$10136 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][20]$b$9689 [30] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [27:23] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [21:20] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [17:4] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][20]$b$9689 [31] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [29:28] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [22] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [19:18] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [3] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [1:0] } = { 3'000 $memory\instruction_memory$rdmux[0][7][20]$b$9689 [20] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9689 [16] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][42]$10137:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][42]$a$10138, B=$memory\instruction_memory$rdmux[0][8][42]$b$10139, Y=$memory\instruction_memory$rdmux[0][7][21]$a$9691
      New ports: A={ $memory\instruction_memory$rdmux[0][8][42]$a$10138 [30] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [24:23] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [21:20] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [17:12] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [9] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [4] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [7:4] $memory\instruction_memory$rdmux[0][8][42]$a$10138 [2] }, B={ $memory\instruction_memory$rdmux[0][8][42]$b$10139 [30] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [24:23] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [21:20] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [17:14] 1'0 $memory\instruction_memory$rdmux[0][8][42]$b$10139 [12] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [9:4] $memory\instruction_memory$rdmux[0][8][42]$b$10139 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][21]$a$9691 [30] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [24:23] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [21:20] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [17:12] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [9:4] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$a$9691 [31] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [29:25] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [22] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [19:18] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [11:10] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [3] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [1:0] } = { 5'00000 $memory\instruction_memory$rdmux[0][7][21]$a$9691 [13] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [20] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9691 [16] 1'0 $memory\instruction_memory$rdmux[0][7][21]$a$9691 [8] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][43]$10140:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][43]$a$10141, B=0, Y=$memory\instruction_memory$rdmux[0][7][21]$b$9692
      New ports: A={ $memory\instruction_memory$rdmux[0][8][43]$a$10141 [17:16] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [14] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [9:8] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [5:4] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [2] $memory\instruction_memory$rdmux[0][8][43]$a$10141 [0] }, B=9'000000000, Y={ $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17:16] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [14] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [9:8] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [5:4] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][7][21]$b$9692 [31:18] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [15] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [13:10] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [7:6] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [3] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [1] } = { 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17] 5'00000 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [9] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17] 2'00 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [16] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [2] 3'000 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [8] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [2] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][14]$10053:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][14]$a$10054, B=$memory\instruction_memory$rdmux[0][8][14]$b$10055, Y=$memory\instruction_memory$rdmux[0][7][7]$a$9649
      New ports: A={ $memory\instruction_memory$rdmux[0][8][14]$a$10054 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [28] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [26:24] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [22:21] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [5] 1'1 $memory\instruction_memory$rdmux[0][8][14]$a$10054 [17:15] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][14]$a$10054 [9:7] $memory\instruction_memory$rdmux[0][8][14]$a$10054 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][14]$b$10055 [27] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [28] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [28:24] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [22:20] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [18:15] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [13] 1'0 $memory\instruction_memory$rdmux[0][8][14]$b$10055 [9] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [9:7] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [5:4] $memory\instruction_memory$rdmux[0][8][14]$b$10055 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$a$9649 [30:24] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [22:20] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [18:15] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [13:12] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [10:7] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [5:4] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$a$9649 [31] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [23] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [19] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [14] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [11] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [6] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [3] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$a$9649 [29] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [22] 3'000 $memory\instruction_memory$rdmux[0][7][7]$a$9649 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][4]$10023:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][4]$a$10024, B=$memory\instruction_memory$rdmux[0][8][4]$b$10025, Y=$memory\instruction_memory$rdmux[0][7][2]$a$9634
      New ports: A={ $memory\instruction_memory$rdmux[0][8][4]$a$10024 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [8] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [25:24] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [22] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10024 [13] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [13] 1'0 $memory\instruction_memory$rdmux[0][8][4]$a$10024 [10:7] $memory\instruction_memory$rdmux[0][8][4]$a$10024 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [27:25] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [22] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [23:22] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [18] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [20] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [18] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10025 [16] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [2] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [13] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][4]$b$10025 [5:4] $memory\instruction_memory$rdmux[0][8][4]$b$10025 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$a$9634 [29] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [13] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [11:7] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [5:4] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$a$9634 [31:30] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [28] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [19] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [14] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [12] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [6] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [3] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$a$9634 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [27] 3'000 $memory\instruction_memory$rdmux[0][7][2]$a$9634 [2] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][5]$10026:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][5]$a$10027, B=$memory\instruction_memory$rdmux[0][8][5]$b$10028, Y=$memory\instruction_memory$rdmux[0][7][2]$b$9635
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [26:25] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [23:20] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$a$10027 [10:8] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [5] $memory\instruction_memory$rdmux[0][8][5]$a$10027 [2] }, B={ $memory\instruction_memory$rdmux[0][8][5]$b$10028 [27:26] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] 1'0 $memory\instruction_memory$rdmux[0][8][5]$b$10028 [23:22] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [11] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [15] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [11:7] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [5] $memory\instruction_memory$rdmux[0][8][5]$b$10028 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][2]$b$9635 [27:20] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [11:7] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [5] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][2]$b$9635 [31:28] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [19:16] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [14:12] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [6] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [4:3] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [1:0] } = { $memory\instruction_memory$rdmux[0][7][2]$b$9635 [27] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [27] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [26] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] 1'0 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][6]$10029:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][6]$a$10030, B=$memory\instruction_memory$rdmux[0][8][6]$b$10031, Y=$memory\instruction_memory$rdmux[0][7][3]$a$9637
      New ports: A={ $memory\instruction_memory$rdmux[0][8][6]$a$10030 [29] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [27:20] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [18] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [15] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [15] 1'0 $memory\instruction_memory$rdmux[0][8][6]$a$10030 [13:12] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [9:7] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [2] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [5:4] $memory\instruction_memory$rdmux[0][8][6]$a$10030 [2] }, B={ $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [26:21] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [5] 1'1 $memory\instruction_memory$rdmux[0][8][6]$b$10031 [16:15] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [6] $memory\instruction_memory$rdmux[0][8][6]$b$10031 [13:12] 1'1 $memory\instruction_memory$rdmux[0][8][6]$b$10031 [8:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][3]$a$9637 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27:20] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [18] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [16:12] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [9:4] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$a$9637 [31:30] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [28] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [19] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [17] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [11:10] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [3] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9637 [16] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9637 [8] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][7]$10032:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][7]$a$10033, B=$memory\instruction_memory$rdmux[0][8][7]$b$10034, Y=$memory\instruction_memory$rdmux[0][7][3]$b$9638
      New ports: A={ $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10033 [23:22] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [5] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [20] 1'1 $memory\instruction_memory$rdmux[0][8][7]$a$10033 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [15] $memory\instruction_memory$rdmux[0][8][7]$a$10033 [13] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10033 [10:7] 1'0 $memory\instruction_memory$rdmux[0][8][7]$a$10033 [5:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][7]$b$10034 [31] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [29:26] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [23] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [24:21] 1'0 $memory\instruction_memory$rdmux[0][8][7]$b$10034 [18] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [16:15] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [13] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [11] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [8] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [9:7] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [5] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [5:4] $memory\instruction_memory$rdmux[0][8][7]$b$10034 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][3]$b$9638 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [29:20] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [18] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [16:15] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [13] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [11:4] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][3]$b$9638 [30] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [19] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [17] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [14] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [12] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [3] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [1:0] } = { $memory\instruction_memory$rdmux[0][7][3]$b$9638 [27] 1'0 $memory\instruction_memory$rdmux[0][7][3]$b$9638 [15] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][8]$10035:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][8]$a$10036, B=$memory\instruction_memory$rdmux[0][8][8]$b$10037, Y=$memory\instruction_memory$rdmux[0][7][4]$a$9640
      New ports: A={ $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [26] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [22] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [23:22] 1'0 $memory\instruction_memory$rdmux[0][8][8]$a$10036 [20] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [18] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [15] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [16:15] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [13] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [11] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [8] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [9:7] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [5] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [5:4] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [2] $memory\instruction_memory$rdmux[0][8][8]$a$10036 [2] }, B={ $memory\instruction_memory$rdmux[0][8][8]$b$10037 [27:23] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [11] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [20] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [11] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [16] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [2] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [13] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [2] $memory\instruction_memory$rdmux[0][8][8]$b$10037 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][8]$b$10037 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][4]$a$9640 [27:20] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [18:15] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$a$9640 [31:28] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [19] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [14] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$a$9640 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [27] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [27] 1'0 $memory\instruction_memory$rdmux[0][7][4]$a$9640 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][9]$10038:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][9]$a$10039, B=$memory\instruction_memory$rdmux[0][8][9]$b$10040, Y=$memory\instruction_memory$rdmux[0][7][4]$b$9641
      New ports: A={ $memory\instruction_memory$rdmux[0][8][9]$a$10039 [27:22] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [4] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [20] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [10] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [16:15] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [13:12] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [10:7] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [5:4] $memory\instruction_memory$rdmux[0][8][9]$a$10039 [2] }, B={ $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [26:20] 1'1 $memory\instruction_memory$rdmux[0][8][9]$b$10040 [16:15] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [13:12] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [8] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [9:7] $memory\instruction_memory$rdmux[0][8][9]$b$10040 [5:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][7][4]$b$9641 [27:20] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [18] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [16:15] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [13:12] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [10:7] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [5:4] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][4]$b$9641 [31:28] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [19] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [17] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [14] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [11] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [6] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [3] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [1:0] } = { $memory\instruction_memory$rdmux[0][7][4]$b$9641 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [27] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [27] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9641 [16] 2'00 $memory\instruction_memory$rdmux[0][7][4]$b$9641 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][10]$10041:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][10]$a$10042, B=$memory\instruction_memory$rdmux[0][8][10]$b$10043, Y=$memory\instruction_memory$rdmux[0][7][5]$a$9643
      New ports: A={ $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [26:22] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [11] 1'1 $memory\instruction_memory$rdmux[0][8][10]$a$10042 [16:15] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [11] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [8:7] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [5] 1'0 }, B={ $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [23] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [24:20] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [18] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [15] $memory\instruction_memory$rdmux[0][8][10]$b$10043 [13] 2'01 $memory\instruction_memory$rdmux[0][8][10]$b$10043 [9:7] 1'0 $memory\instruction_memory$rdmux[0][8][10]$b$10043 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$a$9643 [27:20] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [18] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [16:15] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [11:4] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$a$9643 [31:28] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [19] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [17] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [14] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [12] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [3:0] } = { $memory\instruction_memory$rdmux[0][7][5]$a$9643 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [27] 1'0 $memory\instruction_memory$rdmux[0][7][5]$a$9643 [16] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [6] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][15]$10056:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][15]$a$10057, B=$memory\instruction_memory$rdmux[0][8][15]$b$10058, Y=$memory\instruction_memory$rdmux[0][7][7]$b$9650
      New ports: A={ $memory\instruction_memory$rdmux[0][8][15]$a$10057 [26] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [27:23] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [7] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [16] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [13] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [11:10] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10057 [8:7] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [5] $memory\instruction_memory$rdmux[0][8][15]$a$10057 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][15]$a$10057 [2] }, B={ $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [26:25] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [23] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10058 [21:20] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [18] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [16] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10058 [13] 1'0 $memory\instruction_memory$rdmux[0][8][15]$b$10058 [11:9] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [7] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [5:4] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] $memory\instruction_memory$rdmux[0][8][15]$b$10058 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28:20] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [18] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [16:15] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][7]$b$9650 [31:29] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [19] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [17] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [14] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [1:0] } = { $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28] 1'0 $memory\instruction_memory$rdmux[0][7][7]$b$9650 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][13]$10050:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][13]$a$10051, B=$memory\instruction_memory$rdmux[0][8][13]$b$10052, Y=$memory\instruction_memory$rdmux[0][7][6]$b$9647
      New ports: A={ $memory\instruction_memory$rdmux[0][8][13]$a$10051 [26] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [28] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [26:21] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [5] 1'1 $memory\instruction_memory$rdmux[0][8][13]$a$10051 [16] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [16:15] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [13:12] 2'11 $memory\instruction_memory$rdmux[0][8][13]$a$10051 [8:7] $memory\instruction_memory$rdmux[0][8][13]$a$10051 [5:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][8][13]$b$10052 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [28] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [25] 1'0 $memory\instruction_memory$rdmux[0][8][13]$b$10052 [23:20] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [18:15] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [13:12] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [10:7] $memory\instruction_memory$rdmux[0][8][13]$b$10052 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][7][6]$b$9647 [30:28] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [26:20] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [18:15] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [13:12] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [10:7] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][6]$b$9647 [31] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [27] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [19] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [14] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [11] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [6] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [1:0] } = { $memory\instruction_memory$rdmux[0][7][6]$b$9647 [26] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [26] 3'000 $memory\instruction_memory$rdmux[0][7][6]$b$9647 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][11]$10044:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][11]$a$10045, B=$memory\instruction_memory$rdmux[0][8][11]$b$10046, Y=$memory\instruction_memory$rdmux[0][7][5]$b$9644
      New ports: A={ $memory\instruction_memory$rdmux[0][8][11]$a$10045 [29] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [27:22] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10045 [18] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [15] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [16:15] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [13:12] 1'0 $memory\instruction_memory$rdmux[0][8][11]$a$10045 [10:7] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [5] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [5:4] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [2] $memory\instruction_memory$rdmux[0][8][11]$a$10045 [2] }, B={ $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [26:25] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [4] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [23] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [11] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [20] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [11] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [16] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [2] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [13] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [11:8] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [2] $memory\instruction_memory$rdmux[0][8][11]$b$10046 [5:4] 1'0 $memory\instruction_memory$rdmux[0][8][11]$b$10046 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][5]$b$9644 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [27:20] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [18:15] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][5]$b$9644 [31:30] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [28] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [19] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [14] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [1:0] } = { $memory\instruction_memory$rdmux[0][7][5]$b$9644 [27] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [27] 1'0 $memory\instruction_memory$rdmux[0][7][5]$b$9644 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][8][0]$10011:
      Old ports: A=$memory\instruction_memory$rdmux[0][8][0]$a$10012, B=$memory\instruction_memory$rdmux[0][8][0]$b$10013, Y=$memory\instruction_memory$rdmux[0][7][0]$a$9628
      New ports: A={ $memory\instruction_memory$rdmux[0][8][0]$a$10012 [30] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [28:25] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [23] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [3] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [18] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10012 [18] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [16] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10012 [9] $memory\instruction_memory$rdmux[0][8][0]$a$10012 [12:8] 1'0 $memory\instruction_memory$rdmux[0][8][0]$a$10012 [5:2] }, B={ $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [27:26] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [5] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [23:22] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [20] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [20] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [13] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [15] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [13] 2'00 $memory\instruction_memory$rdmux[0][8][0]$b$10013 [10:9] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [7] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [5] 1'0 $memory\instruction_memory$rdmux[0][8][0]$b$10013 [2] $memory\instruction_memory$rdmux[0][8][0]$b$10013 [2] }, Y={ $memory\instruction_memory$rdmux[0][7][0]$a$9628 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [28:25] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [23:20] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [16:15] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][7][0]$a$9628 [31] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [29] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [24] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [19] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [17] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [14] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [6] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [1:0] } = { $memory\instruction_memory$rdmux[0][7][0]$a$9628 [28] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [28] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [3] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9628 [15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9628 [3] 2'11 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][1]$9630:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][1]$a$9631, B=$memory\instruction_memory$rdmux[0][7][1]$b$9632, Y=$memory\instruction_memory$rdmux[0][6][0]$b$9437
      New ports: A={ $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [27:20] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [18] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [16:15] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [6] $memory\instruction_memory$rdmux[0][7][1]$a$9631 [13:4] }, B={ $memory\instruction_memory$rdmux[0][7][1]$b$9632 [30] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [13] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [26] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [26:20] 1'1 $memory\instruction_memory$rdmux[0][7][1]$b$9632 [16:15] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [12] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [13:11] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [9] $memory\instruction_memory$rdmux[0][7][1]$b$9632 [9:7] 1'0 $memory\instruction_memory$rdmux[0][7][1]$b$9632 [5:4] }, Y={ $memory\instruction_memory$rdmux[0][6][0]$b$9437 [30:29] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [27:20] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [18] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [16:4] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$b$9437 [31] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [28] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [19] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [17] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [3:0] } = { $memory\instruction_memory$rdmux[0][6][0]$b$9437 [27] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [27] 1'0 $memory\instruction_memory$rdmux[0][6][0]$b$9437 [16] 4'0011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][12]$9663:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][12]$a$9664, B=$memory\instruction_memory$rdmux[0][7][12]$b$9665, Y=$memory\instruction_memory$rdmux[0][6][6]$a$9454
      New ports: A={ $memory\instruction_memory$rdmux[0][7][12]$a$9664 [31:24] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [22] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [22:20] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [18:15] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [12] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][12]$a$9664 [10:7] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [3] $memory\instruction_memory$rdmux[0][7][12]$a$9664 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][12]$b$9665 [31:20] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [18:15] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [2] $memory\instruction_memory$rdmux[0][7][12]$b$9665 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$a$9454 [31:20] $memory\instruction_memory$rdmux[0][6][6]$a$9454 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$a$9454 [19] $memory\instruction_memory$rdmux[0][6][6]$a$9454 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$a$9454 [14] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][20]$9687:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][20]$a$9688, B=$memory\instruction_memory$rdmux[0][7][20]$b$9689, Y=$memory\instruction_memory$rdmux[0][6][10]$a$9466
      New ports: A={ $memory\instruction_memory$rdmux[0][7][20]$a$9688 [30] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [28:20] $memory\instruction_memory$rdmux[0][7][20]$a$9688 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][20]$b$9689 [30] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9689 [27:23] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [20] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [21:20] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [16] $memory\instruction_memory$rdmux[0][7][20]$b$9689 [17:4] 1'0 $memory\instruction_memory$rdmux[0][7][20]$b$9689 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$a$9466 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$a$9466 [31] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [29] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [19] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [1:0] } = { $memory\instruction_memory$rdmux[0][6][10]$a$9466 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [28] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][6]$9645:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][6]$a$9646, B=$memory\instruction_memory$rdmux[0][7][6]$b$9647, Y=$memory\instruction_memory$rdmux[0][6][3]$a$9445
      New ports: A={ $memory\instruction_memory$rdmux[0][7][6]$a$9646 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [26] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [28:20] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [18:15] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [13:7] $memory\instruction_memory$rdmux[0][7][6]$a$9646 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][6]$b$9647 [30:28] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [26] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [26:20] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [18:15] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][6]$b$9647 [10:7] $memory\instruction_memory$rdmux[0][7][6]$b$9647 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$a$9445 [30:20] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [18:15] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [13:7] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$a$9445 [31] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [19] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [14] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [6] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$a$9445 [26] 2'00 $memory\instruction_memory$rdmux[0][6][3]$a$9445 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][15]$9672:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][15]$a$9673, B=$memory\instruction_memory$rdmux[0][7][15]$b$9674, Y=$memory\instruction_memory$rdmux[0][6][7]$b$9458
      New ports: A={ $memory\instruction_memory$rdmux[0][7][15]$a$9673 [30] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [28] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [26] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [26:20] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [3] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [18:15] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [12] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [13:11] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [9] $memory\instruction_memory$rdmux[0][7][15]$a$9673 [9:2] }, B={ $memory\instruction_memory$rdmux[0][7][15]$b$9674 [28] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [28:24] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [14] $memory\instruction_memory$rdmux[0][7][15]$b$9674 [22:4] 1'0 $memory\instruction_memory$rdmux[0][7][15]$b$9674 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$b$9458 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [28:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$b$9458 [31] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [29] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$b$9458 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][2]$9633:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][2]$a$9634, B=$memory\instruction_memory$rdmux[0][7][2]$b$9635, Y=$memory\instruction_memory$rdmux[0][6][1]$a$9439
      New ports: A={ $memory\instruction_memory$rdmux[0][7][2]$a$9634 [29] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [27] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [27:20] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [18:15] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [13] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [11:7] $memory\instruction_memory$rdmux[0][7][2]$a$9634 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][2]$a$9634 [2] }, B={ 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [26] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [27:20] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [15] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [15] 1'1 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [11:7] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [5] 1'0 $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] $memory\instruction_memory$rdmux[0][7][2]$b$9635 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$a$9439 [29:20] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [18:15] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [13] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [11:7] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$a$9439 [31:30] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [19] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [14] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [12] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [6] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$a$9439 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [3:2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][5]$9642:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][5]$a$9643, B=$memory\instruction_memory$rdmux[0][7][5]$b$9644, Y=$memory\instruction_memory$rdmux[0][6][2]$b$9443
      New ports: A={ $memory\instruction_memory$rdmux[0][7][5]$a$9643 [27] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [27:20] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [18] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [16] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [16:15] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [13] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [6] $memory\instruction_memory$rdmux[0][7][5]$a$9643 [11:4] 2'00 }, B={ $memory\instruction_memory$rdmux[0][7][5]$b$9644 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [29] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [27:20] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [18:15] $memory\instruction_memory$rdmux[0][7][5]$b$9644 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][2]$b$9443 [30:29] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [27:20] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [18:15] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$b$9443 [31] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [28] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [19] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [14] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$b$9443 [27] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [27] 1'0 $memory\instruction_memory$rdmux[0][6][2]$b$9443 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][21]$9690:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][21]$a$9691, B=$memory\instruction_memory$rdmux[0][7][21]$b$9692, Y=$memory\instruction_memory$rdmux[0][6][10]$b$9467
      New ports: A={ $memory\instruction_memory$rdmux[0][7][21]$a$9691 [30] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [24:23] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [21:20] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [17:12] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [9:4] $memory\instruction_memory$rdmux[0][7][21]$a$9691 [2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [9] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [17:16] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [14] 2'00 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [9:8] 1'0 $memory\instruction_memory$rdmux[0][7][21]$b$9692 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [5:4] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [2] $memory\instruction_memory$rdmux[0][7][21]$b$9692 [0] }, Y={ $memory\instruction_memory$rdmux[0][6][10]$b$9467 [30] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [24:23] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [21:20] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [17:12] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [9:4] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [2] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][6][10]$b$9467 [31] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [29:25] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [22] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [19:18] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [11:10] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [3] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [1] } = { 5'00000 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [13] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [20] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [16] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [8] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][17]$9678:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][17]$a$9679, B=$memory\instruction_memory$rdmux[0][7][17]$b$9680, Y=$memory\instruction_memory$rdmux[0][6][8]$b$9461
      New ports: A={ $memory\instruction_memory$rdmux[0][7][17]$a$9679 [31] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [28] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [28:20] $memory\instruction_memory$rdmux[0][7][17]$a$9679 [18:4] 1'0 $memory\instruction_memory$rdmux[0][7][17]$a$9679 [2] }, B={ $memory\instruction_memory$rdmux[0][7][17]$b$9680 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [30] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [25] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [27:20] $memory\instruction_memory$rdmux[0][7][17]$b$9680 [18:12] 1'0 $memory\instruction_memory$rdmux[0][7][17]$b$9680 [10:2] }, Y={ $memory\instruction_memory$rdmux[0][6][8]$b$9461 [31:30] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$b$9461 [29] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [19] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$b$9461 [28] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][18]$9681:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][18]$a$9682, B=$memory\instruction_memory$rdmux[0][7][18]$b$9683, Y=$memory\instruction_memory$rdmux[0][6][9]$a$9463
      New ports: A={ $memory\instruction_memory$rdmux[0][7][18]$a$9682 [29] $memory\instruction_memory$rdmux[0][7][18]$a$9682 [30:20] $memory\instruction_memory$rdmux[0][7][18]$a$9682 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][18]$b$9683 [31] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [25:20] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [18] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [15] $memory\instruction_memory$rdmux[0][7][18]$b$9683 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9683 [10:7] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9683 [5:4] 1'0 $memory\instruction_memory$rdmux[0][7][18]$b$9683 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$a$9463 [31:20] $memory\instruction_memory$rdmux[0][6][9]$a$9463 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$a$9463 [19] $memory\instruction_memory$rdmux[0][6][9]$a$9463 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][7]$9648:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][7]$a$9649, B=$memory\instruction_memory$rdmux[0][7][7]$b$9650, Y=$memory\instruction_memory$rdmux[0][6][3]$b$9446
      New ports: A={ $memory\instruction_memory$rdmux[0][7][7]$a$9649 [30:24] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [22] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [22:20] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [18:15] 1'0 $memory\instruction_memory$rdmux[0][7][7]$a$9649 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][7]$a$9649 [10:7] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [5:4] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [2] $memory\instruction_memory$rdmux[0][7][7]$a$9649 [2] }, B={ $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [28:20] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [18] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [16:15] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [12] $memory\instruction_memory$rdmux[0][7][7]$b$9650 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][6][3]$b$9446 [30:20] $memory\instruction_memory$rdmux[0][6][3]$b$9446 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][3]$b$9446 [31] $memory\instruction_memory$rdmux[0][6][3]$b$9446 [19] $memory\instruction_memory$rdmux[0][6][3]$b$9446 [1:0] } = { $memory\instruction_memory$rdmux[0][6][3]$b$9446 [29] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][19]$9684:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][19]$a$9685, B=$memory\instruction_memory$rdmux[0][7][19]$b$9686, Y=$memory\instruction_memory$rdmux[0][6][9]$b$9464
      New ports: A={ $memory\instruction_memory$rdmux[0][7][19]$a$9685 [30] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [27] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [11] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [25:20] $memory\instruction_memory$rdmux[0][7][19]$a$9685 [18:2] }, B={ $memory\instruction_memory$rdmux[0][7][19]$b$9686 [30] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [26:20] $memory\instruction_memory$rdmux[0][7][19]$b$9686 [18:12] 2'01 $memory\instruction_memory$rdmux[0][7][19]$b$9686 [9:4] 1'0 $memory\instruction_memory$rdmux[0][7][19]$b$9686 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][9]$b$9464 [30] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][9]$b$9464 [31] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [29:28] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [19] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [1:0] } = { $memory\instruction_memory$rdmux[0][6][9]$b$9464 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [26] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][16]$9675:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][16]$a$9676, B=$memory\instruction_memory$rdmux[0][7][16]$b$9677, Y=$memory\instruction_memory$rdmux[0][6][8]$a$9460
      New ports: A={ $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [27:19] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [17] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [17:9] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [4] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [7] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [5] $memory\instruction_memory$rdmux[0][7][16]$a$9676 [5:2] }, B=$memory\instruction_memory$rdmux[0][7][16]$b$9677 [28:2], Y=$memory\instruction_memory$rdmux[0][6][8]$a$9460 [28:2]
      New connections: { $memory\instruction_memory$rdmux[0][6][8]$a$9460 [31:29] $memory\instruction_memory$rdmux[0][6][8]$a$9460 [1:0] } = { $memory\instruction_memory$rdmux[0][6][8]$a$9460 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9460 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9460 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][3]$9636:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][3]$a$9637, B=$memory\instruction_memory$rdmux[0][7][3]$b$9638, Y=$memory\instruction_memory$rdmux[0][6][1]$b$9440
      New ports: A={ $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [29] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [27:20] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [18] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [16] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [16:12] 1'0 $memory\instruction_memory$rdmux[0][7][3]$a$9637 [8] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [9:4] $memory\instruction_memory$rdmux[0][7][3]$a$9637 [2] }, B={ $memory\instruction_memory$rdmux[0][7][3]$b$9638 [31] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [29:20] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [18] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [15] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [16:15] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [13] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [11] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [11:4] $memory\instruction_memory$rdmux[0][7][3]$b$9638 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][1]$b$9440 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [29:20] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [18:4] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][1]$b$9440 [30] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [19] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [3] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [1:0] } = { $memory\instruction_memory$rdmux[0][6][1]$b$9440 [27] 1'0 $memory\instruction_memory$rdmux[0][6][1]$b$9440 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][4]$9639:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][4]$a$9640, B=$memory\instruction_memory$rdmux[0][7][4]$b$9641, Y=$memory\instruction_memory$rdmux[0][6][2]$a$9442
      New ports: A={ $memory\instruction_memory$rdmux[0][7][4]$a$9640 [27:20] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [18:15] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [12] $memory\instruction_memory$rdmux[0][7][4]$a$9640 [13:2] }, B={ $memory\instruction_memory$rdmux[0][7][4]$b$9641 [27:20] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [18] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [16] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9641 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][4]$b$9641 [10:7] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [5:4] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [2] $memory\instruction_memory$rdmux[0][7][4]$b$9641 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27:20] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][2]$a$9442 [31:28] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [19] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [1:0] } = { $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][8]$9651:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][8]$a$9652, B=$memory\instruction_memory$rdmux[0][7][8]$b$9653, Y=$memory\instruction_memory$rdmux[0][6][4]$a$9448
      New ports: A={ $memory\instruction_memory$rdmux[0][7][8]$a$9652 [30] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [27:20] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [18] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [16] $memory\instruction_memory$rdmux[0][7][8]$a$9652 [16:12] 2'01 $memory\instruction_memory$rdmux[0][7][8]$a$9652 [9:4] 1'0 }, B={ $memory\instruction_memory$rdmux[0][7][8]$b$9653 [30] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [27:20] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [9] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [17:7] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [2] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [5:4] $memory\instruction_memory$rdmux[0][7][8]$b$9653 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][4]$a$9448 [30] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [27:20] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [18:4] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$a$9448 [31] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [29:28] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [19] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [3] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$a$9448 [27] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [27] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [27] 1'0 $memory\instruction_memory$rdmux[0][6][4]$a$9448 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][13]$9666:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][13]$a$9667, B=$memory\instruction_memory$rdmux[0][7][13]$b$9668, Y=$memory\instruction_memory$rdmux[0][6][6]$b$9455
      New ports: A={ $memory\instruction_memory$rdmux[0][7][13]$a$9667 [31:20] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [18:11] $memory\instruction_memory$rdmux[0][7][13]$a$9667 [9:2] }, B={ $memory\instruction_memory$rdmux[0][7][13]$b$9668 [29] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [30:20] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [18:11] $memory\instruction_memory$rdmux[0][7][13]$b$9668 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][6][6]$b$9455 [31:20] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [18:11] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [9:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][6]$b$9455 [19] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [10] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [1:0] } = { $memory\instruction_memory$rdmux[0][6][6]$b$9455 [14] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [8] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][9]$9654:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][9]$a$9655, B=$memory\instruction_memory$rdmux[0][7][9]$b$9656, Y=$memory\instruction_memory$rdmux[0][6][4]$b$9449
      New ports: A={ $memory\instruction_memory$rdmux[0][7][9]$a$9655 [27:20] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [18] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [16] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [16:12] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [10:4] $memory\instruction_memory$rdmux[0][7][9]$a$9655 [2] }, B={ $memory\instruction_memory$rdmux[0][7][9]$b$9656 [27:20] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [18:15] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [6] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [13:12] $memory\instruction_memory$rdmux[0][7][9]$b$9656 [10:4] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27:20] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [18:12] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [10:4] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][4]$b$9449 [31:28] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [19] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [11] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [3] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [1:0] } = { $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27] 2'00 $memory\instruction_memory$rdmux[0][6][4]$b$9449 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][11]$9660:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][11]$a$9661, B=$memory\instruction_memory$rdmux[0][7][11]$b$9662, Y=$memory\instruction_memory$rdmux[0][6][5]$b$9452
      New ports: A={ $memory\instruction_memory$rdmux[0][7][11]$a$9661 [31:28] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [26] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [26:20] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [18] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [16:15] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [13] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [11] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [9:7] $memory\instruction_memory$rdmux[0][7][11]$a$9661 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][11]$b$9662 [31:29] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [27] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [27:24] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [22] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [22:21] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [5] 1'1 $memory\instruction_memory$rdmux[0][7][11]$b$9662 [16:15] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [2] 1'0 $memory\instruction_memory$rdmux[0][7][11]$b$9662 [9] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [4] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [7] $memory\instruction_memory$rdmux[0][7][11]$b$9662 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$b$9452 [31:20] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [18] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [16:15] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [13] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [11] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [9:7] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [5:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$b$9452 [19] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [17] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [14] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [12] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [10] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [6] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [1:0] } = { $memory\instruction_memory$rdmux[0][6][5]$b$9452 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [16] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [4:3] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][10]$9657:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][10]$a$9658, B=$memory\instruction_memory$rdmux[0][7][10]$b$9659, Y=$memory\instruction_memory$rdmux[0][6][5]$a$9451
      New ports: A={ $memory\instruction_memory$rdmux[0][7][10]$a$9658 [31] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [29] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [27] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [27:20] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [18:15] $memory\instruction_memory$rdmux[0][7][10]$a$9658 [13] 1'0 $memory\instruction_memory$rdmux[0][7][10]$a$9658 [11:2] }, B={ $memory\instruction_memory$rdmux[0][7][10]$b$9659 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [30] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [28] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [26] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [26:20] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [18] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [15] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [13:12] 1'0 $memory\instruction_memory$rdmux[0][7][10]$b$9659 [10:4] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [2] $memory\instruction_memory$rdmux[0][7][10]$b$9659 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][5]$a$9451 [31:20] $memory\instruction_memory$rdmux[0][6][5]$a$9451 [18:15] $memory\instruction_memory$rdmux[0][6][5]$a$9451 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][5]$a$9451 [19] $memory\instruction_memory$rdmux[0][6][5]$a$9451 [14] $memory\instruction_memory$rdmux[0][6][5]$a$9451 [1:0] } = { 1'0 $memory\instruction_memory$rdmux[0][6][5]$a$9451 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][14]$9669:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][14]$a$9670, B=$memory\instruction_memory$rdmux[0][7][14]$b$9671, Y=$memory\instruction_memory$rdmux[0][6][7]$a$9457
      New ports: A={ $memory\instruction_memory$rdmux[0][7][14]$a$9670 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [27] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [13] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [28:15] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [13:4] $memory\instruction_memory$rdmux[0][7][14]$a$9670 [2] }, B={ $memory\instruction_memory$rdmux[0][7][14]$b$9671 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [30] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [28] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [26] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [26:23] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [21] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [21:20] 1'0 $memory\instruction_memory$rdmux[0][7][14]$b$9671 [18] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [15] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [13:4] $memory\instruction_memory$rdmux[0][7][14]$b$9671 [2] }, Y={ $memory\instruction_memory$rdmux[0][6][7]$a$9457 [31:15] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [13:4] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][7]$a$9457 [14] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [3] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [1:0] } = { $memory\instruction_memory$rdmux[0][6][7]$a$9457 [12] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][7][0]$9627:
      Old ports: A=$memory\instruction_memory$rdmux[0][7][0]$a$9628, B=$memory\instruction_memory$rdmux[0][7][0]$b$9629, Y=$memory\instruction_memory$rdmux[0][6][0]$a$9436
      New ports: A={ $memory\instruction_memory$rdmux[0][7][0]$a$9628 [30] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [28:25] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [23:20] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [18] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [15] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [16:15] 1'0 $memory\instruction_memory$rdmux[0][7][0]$a$9628 [13:7] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [3] $memory\instruction_memory$rdmux[0][7][0]$a$9628 [5:2] }, B={ $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [26:25] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [23:21] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [5] 1'1 $memory\instruction_memory$rdmux[0][7][0]$b$9629 [16] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [16:15] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [6] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [13:12] $memory\instruction_memory$rdmux[0][7][0]$b$9629 [6] 2'11 $memory\instruction_memory$rdmux[0][7][0]$b$9629 [8:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][6][0]$a$9436 [30] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [28:25] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [23:20] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][6][0]$a$9436 [31] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [29] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [24] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [19] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [1:0] } = { $memory\instruction_memory$rdmux[0][6][0]$a$9436 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [3] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][3]$9444:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][3]$a$9445, B=$memory\instruction_memory$rdmux[0][6][3]$b$9446, Y=$memory\instruction_memory$rdmux[0][5][1]$b$9344
      New ports: A={ $memory\instruction_memory$rdmux[0][6][3]$a$9445 [26] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [30:20] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [18:15] 1'0 $memory\instruction_memory$rdmux[0][6][3]$a$9445 [13:7] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [3] $memory\instruction_memory$rdmux[0][6][3]$a$9445 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][3]$b$9446 [29] $memory\instruction_memory$rdmux[0][6][3]$b$9446 [30:20] $memory\instruction_memory$rdmux[0][6][3]$b$9446 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][1]$b$9344 [31:20] $memory\instruction_memory$rdmux[0][5][1]$b$9344 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][1]$b$9344 [19] $memory\instruction_memory$rdmux[0][5][1]$b$9344 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][10]$9465:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][10]$a$9466, B=$memory\instruction_memory$rdmux[0][6][10]$b$9467, Y=$memory\instruction_memory$rdmux[0][5][5]$a$9355
      New ports: A={ $memory\instruction_memory$rdmux[0][6][10]$a$9466 [30] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [28:20] $memory\instruction_memory$rdmux[0][6][10]$a$9466 [18:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][6][10]$b$9467 [30] 3'000 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [13] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [24:23] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [20] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [21:20] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [16] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [17:12] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [8] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [9:4] 1'0 $memory\instruction_memory$rdmux[0][6][10]$b$9467 [2] $memory\instruction_memory$rdmux[0][6][10]$b$9467 [0] }, Y={ $memory\instruction_memory$rdmux[0][5][5]$a$9355 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [18:2] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][5][5]$a$9355 [31] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [29] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [19] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [1] } = { $memory\instruction_memory$rdmux[0][5][5]$a$9355 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [28] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [3] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][5]$9450:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][5]$a$9451, B=$memory\instruction_memory$rdmux[0][6][5]$b$9452, Y=$memory\instruction_memory$rdmux[0][5][2]$b$9347
      New ports: A={ $memory\instruction_memory$rdmux[0][6][5]$a$9451 [31:20] 1'0 $memory\instruction_memory$rdmux[0][6][5]$a$9451 [18:15] $memory\instruction_memory$rdmux[0][6][5]$a$9451 [13:2] }, B={ $memory\instruction_memory$rdmux[0][6][5]$b$9452 [31:20] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [18] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [16] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [16:15] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [13] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [2] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [11] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [4] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [9:7] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [3] $memory\instruction_memory$rdmux[0][6][5]$b$9452 [5:2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$b$9347 [31:15] $memory\instruction_memory$rdmux[0][5][2]$b$9347 [13:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$b$9347 [14] $memory\instruction_memory$rdmux[0][5][2]$b$9347 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$b$9347 [12] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][6]$9453:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][6]$a$9454, B=$memory\instruction_memory$rdmux[0][6][6]$b$9455, Y=$memory\instruction_memory$rdmux[0][5][3]$a$9349
      New ports: A={ $memory\instruction_memory$rdmux[0][6][6]$a$9454 [31:20] $memory\instruction_memory$rdmux[0][6][6]$a$9454 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][6]$b$9455 [31:20] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [18:11] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [8] $memory\instruction_memory$rdmux[0][6][6]$b$9455 [9:2] }, Y={ $memory\instruction_memory$rdmux[0][5][3]$a$9349 [31:20] $memory\instruction_memory$rdmux[0][5][3]$a$9349 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][3]$a$9349 [19] $memory\instruction_memory$rdmux[0][5][3]$a$9349 [1:0] } = { $memory\instruction_memory$rdmux[0][5][3]$a$9349 [14] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][7]$9456:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][7]$a$9457, B=$memory\instruction_memory$rdmux[0][6][7]$b$9458, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9350
      New ports: A={ $memory\instruction_memory$rdmux[0][6][7]$a$9457 [31:15] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [12] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [13:4] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [2] $memory\instruction_memory$rdmux[0][6][7]$a$9457 [2] }, B={ $memory\instruction_memory$rdmux[0][6][7]$b$9458 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [30] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [28] $memory\instruction_memory$rdmux[0][6][7]$b$9458 [28:2] }, Y=$memory\instruction_memory$rdmux[0][5][3]$b$9350 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][5][3]$b$9350 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][4]$9447:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][4]$a$9448, B=$memory\instruction_memory$rdmux[0][6][4]$b$9449, Y=$memory\instruction_memory$rdmux[0][5][2]$a$9346
      New ports: A={ $memory\instruction_memory$rdmux[0][6][4]$a$9448 [30] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [27:20] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [18:4] $memory\instruction_memory$rdmux[0][6][4]$a$9448 [2] }, B={ $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [27:20] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [18:12] 1'0 $memory\instruction_memory$rdmux[0][6][4]$b$9449 [10:4] $memory\instruction_memory$rdmux[0][6][4]$b$9449 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][2]$a$9346 [30] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27:20] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [18:4] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][2]$a$9346 [31] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [29:28] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [19] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [3] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [1:0] } = { $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27] 1'0 $memory\instruction_memory$rdmux[0][5][2]$a$9346 [2] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][2]$9441:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][2]$a$9442, B=$memory\instruction_memory$rdmux[0][6][2]$b$9443, Y=$memory\instruction_memory$rdmux[0][5][1]$a$9343
      New ports: A={ $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [27:20] $memory\instruction_memory$rdmux[0][6][2]$a$9442 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][2]$b$9443 [30:29] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [27:20] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [18:15] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [12] $memory\instruction_memory$rdmux[0][6][2]$b$9443 [13:2] }, Y={ $memory\instruction_memory$rdmux[0][5][1]$a$9343 [30:29] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [27:20] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][1]$a$9343 [31] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [28] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [19] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [1:0] } = { $memory\instruction_memory$rdmux[0][5][1]$a$9343 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [27] 3'011 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][9]$9462:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][9]$a$9463, B=$memory\instruction_memory$rdmux[0][6][9]$b$9464, Y=$memory\instruction_memory$rdmux[0][5][4]$b$9353
      New ports: A={ $memory\instruction_memory$rdmux[0][6][9]$a$9463 [31:20] $memory\instruction_memory$rdmux[0][6][9]$a$9463 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][9]$b$9464 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [30] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [26] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [27:20] $memory\instruction_memory$rdmux[0][6][9]$b$9464 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][4]$b$9353 [31:20] $memory\instruction_memory$rdmux[0][5][4]$b$9353 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$b$9353 [19] $memory\instruction_memory$rdmux[0][5][4]$b$9353 [1:0] } = 3'011
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][1]$9438:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][1]$a$9439, B=$memory\instruction_memory$rdmux[0][6][1]$b$9440, Y=$memory\instruction_memory$rdmux[0][5][0]$b$9341
      New ports: A={ $memory\instruction_memory$rdmux[0][6][1]$a$9439 [27] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [29:20] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [18:15] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [13] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [3] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [11:7] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [2] $memory\instruction_memory$rdmux[0][6][1]$a$9439 [5:2] }, B={ $memory\instruction_memory$rdmux[0][6][1]$b$9440 [31] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [29:20] 1'0 $memory\instruction_memory$rdmux[0][6][1]$b$9440 [18:4] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [2] $memory\instruction_memory$rdmux[0][6][1]$b$9440 [2] }, Y={ $memory\instruction_memory$rdmux[0][5][0]$b$9341 [31] $memory\instruction_memory$rdmux[0][5][0]$b$9341 [29:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$b$9341 [30] $memory\instruction_memory$rdmux[0][5][0]$b$9341 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$b$9341 [27] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][8]$9459:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][8]$a$9460, B=$memory\instruction_memory$rdmux[0][6][8]$b$9461, Y=$memory\instruction_memory$rdmux[0][5][4]$a$9352
      New ports: A={ $memory\instruction_memory$rdmux[0][6][8]$a$9460 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9460 [28] $memory\instruction_memory$rdmux[0][6][8]$a$9460 [28:2] }, B={ $memory\instruction_memory$rdmux[0][6][8]$b$9461 [31:30] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [28:20] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [3] $memory\instruction_memory$rdmux[0][6][8]$b$9461 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][5][4]$a$9352 [31:30] $memory\instruction_memory$rdmux[0][5][4]$a$9352 [28:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][4]$a$9352 [29] $memory\instruction_memory$rdmux[0][5][4]$a$9352 [1:0] } = { $memory\instruction_memory$rdmux[0][5][4]$a$9352 [28] 2'11 }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][6][0]$9435:
      Old ports: A=$memory\instruction_memory$rdmux[0][6][0]$a$9436, B=$memory\instruction_memory$rdmux[0][6][0]$b$9437, Y=$memory\instruction_memory$rdmux[0][5][0]$a$9340
      New ports: A={ $memory\instruction_memory$rdmux[0][6][0]$a$9436 [30] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [28] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [28:25] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [3] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [23:20] $memory\instruction_memory$rdmux[0][6][0]$a$9436 [18:2] }, B={ $memory\instruction_memory$rdmux[0][6][0]$b$9437 [30:29] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [27] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [27:20] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [18] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [16] $memory\instruction_memory$rdmux[0][6][0]$b$9437 [16:4] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][5][0]$a$9340 [30:20] $memory\instruction_memory$rdmux[0][5][0]$a$9340 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][5][0]$a$9340 [31] $memory\instruction_memory$rdmux[0][5][0]$a$9340 [19] $memory\instruction_memory$rdmux[0][5][0]$a$9340 [1:0] } = { $memory\instruction_memory$rdmux[0][5][0]$a$9340 [28] 3'011 }
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][5]$9354:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][5]$a$9355, B=0, Y=$memory\instruction_memory$rdmux[0][4][2]$b$9299
      New ports: A={ $memory\instruction_memory$rdmux[0][5][5]$a$9355 [30] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [28:20] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [18:2] $memory\instruction_memory$rdmux[0][5][5]$a$9355 [0] }, B=28'0000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][4][2]$b$9299 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [0] }
      New connections: { $memory\instruction_memory$rdmux[0][4][2]$b$9299 [31] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [29] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [19] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [1] } = { $memory\instruction_memory$rdmux[0][4][2]$b$9299 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [0] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][2]$9345:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][2]$a$9346, B=$memory\instruction_memory$rdmux[0][5][2]$b$9347, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9295
      New ports: A={ $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [30] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [27:20] 1'0 $memory\instruction_memory$rdmux[0][5][2]$a$9346 [18:4] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [2] $memory\instruction_memory$rdmux[0][5][2]$a$9346 [2] }, B={ $memory\instruction_memory$rdmux[0][5][2]$b$9347 [31:15] $memory\instruction_memory$rdmux[0][5][2]$b$9347 [12] $memory\instruction_memory$rdmux[0][5][2]$b$9347 [13:2] }, Y=$memory\instruction_memory$rdmux[0][4][1]$a$9295 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$a$9295 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][4]$9351:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][4]$a$9352, B=$memory\instruction_memory$rdmux[0][5][4]$b$9353, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9298
      New ports: A={ $memory\instruction_memory$rdmux[0][5][4]$a$9352 [31:30] $memory\instruction_memory$rdmux[0][5][4]$a$9352 [28] $memory\instruction_memory$rdmux[0][5][4]$a$9352 [28:2] }, B={ $memory\instruction_memory$rdmux[0][5][4]$b$9353 [31:20] 1'0 $memory\instruction_memory$rdmux[0][5][4]$b$9353 [18:2] }, Y=$memory\instruction_memory$rdmux[0][4][2]$a$9298 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][2]$a$9298 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][0]$9339:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][0]$a$9340, B=$memory\instruction_memory$rdmux[0][5][0]$b$9341, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9292
      New ports: A={ $memory\instruction_memory$rdmux[0][5][0]$a$9340 [28] $memory\instruction_memory$rdmux[0][5][0]$a$9340 [30:20] 1'0 $memory\instruction_memory$rdmux[0][5][0]$a$9340 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][0]$b$9341 [31] $memory\instruction_memory$rdmux[0][5][0]$b$9341 [27] $memory\instruction_memory$rdmux[0][5][0]$b$9341 [29:2] }, Y=$memory\instruction_memory$rdmux[0][4][0]$a$9292 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][0]$a$9292 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][3]$9348:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][3]$a$9349, B=$memory\instruction_memory$rdmux[0][5][3]$b$9350, Y=$memory\instruction_memory$rdmux[0][4][1]$b$9296
      New ports: A={ $memory\instruction_memory$rdmux[0][5][3]$a$9349 [31:20] $memory\instruction_memory$rdmux[0][5][3]$a$9349 [14] $memory\instruction_memory$rdmux[0][5][3]$a$9349 [18:2] }, B=$memory\instruction_memory$rdmux[0][5][3]$b$9350 [31:2], Y=$memory\instruction_memory$rdmux[0][4][1]$b$9296 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][4][1]$b$9296 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][5][1]$9342:
      Old ports: A=$memory\instruction_memory$rdmux[0][5][1]$a$9343, B=$memory\instruction_memory$rdmux[0][5][1]$b$9344, Y=$memory\instruction_memory$rdmux[0][4][0]$b$9293
      New ports: A={ $memory\instruction_memory$rdmux[0][5][1]$a$9343 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [30:29] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [27] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [27:20] $memory\instruction_memory$rdmux[0][5][1]$a$9343 [18:2] }, B={ $memory\instruction_memory$rdmux[0][5][1]$b$9344 [31:20] $memory\instruction_memory$rdmux[0][5][1]$b$9344 [18:2] }, Y={ $memory\instruction_memory$rdmux[0][4][0]$b$9293 [31:20] $memory\instruction_memory$rdmux[0][4][0]$b$9293 [18:2] }
      New connections: { $memory\instruction_memory$rdmux[0][4][0]$b$9293 [19] $memory\instruction_memory$rdmux[0][4][0]$b$9293 [1:0] } = 3'011
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][1]$9294:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9295, B=$memory\instruction_memory$rdmux[0][4][1]$b$9296, Y=$memory\instruction_memory$rdmux[0][3][0]$b$9269
      New ports: A=$memory\instruction_memory$rdmux[0][4][1]$a$9295 [31:2], B=$memory\instruction_memory$rdmux[0][4][1]$b$9296 [31:2], Y=$memory\instruction_memory$rdmux[0][3][0]$b$9269 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$b$9269 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][2]$9297:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][2]$a$9298, B=$memory\instruction_memory$rdmux[0][4][2]$b$9299, Y=$memory\instruction_memory$rdmux[0][3][1]$a$9271
      New ports: A={ $memory\instruction_memory$rdmux[0][4][2]$a$9298 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][4][2]$b$9299 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [30] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [28] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [28:20] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [3] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [18:2] $memory\instruction_memory$rdmux[0][4][2]$b$9299 [0] }, Y={ $memory\instruction_memory$rdmux[0][3][1]$a$9271 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9271 [0] }
      New connections: $memory\instruction_memory$rdmux[0][3][1]$a$9271 [1] = $memory\instruction_memory$rdmux[0][3][1]$a$9271 [0]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][4][0]$9291:
      Old ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9292, B=$memory\instruction_memory$rdmux[0][4][0]$b$9293, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9268
      New ports: A=$memory\instruction_memory$rdmux[0][4][0]$a$9292 [31:2], B={ $memory\instruction_memory$rdmux[0][4][0]$b$9293 [31:20] 1'0 $memory\instruction_memory$rdmux[0][4][0]$b$9293 [18:2] }, Y=$memory\instruction_memory$rdmux[0][3][0]$a$9268 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][3][0]$a$9268 [1:0] = 2'11
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][0]$9267:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9268, B=$memory\instruction_memory$rdmux[0][3][0]$b$9269, Y=$memory\instruction_memory$rdmux[0][2][0]$a$9256
      New ports: A=$memory\instruction_memory$rdmux[0][3][0]$a$9268 [31:2], B=$memory\instruction_memory$rdmux[0][3][0]$b$9269 [31:2], Y=$memory\instruction_memory$rdmux[0][2][0]$a$9256 [31:2]
      New connections: $memory\instruction_memory$rdmux[0][2][0]$a$9256 [1:0] = 2'11
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][3][1]$9270:
      Old ports: A=$memory\instruction_memory$rdmux[0][3][1]$a$9271, B=0, Y=$memory\instruction_memory$rdmux[0][2][0]$b$9257
      New ports: A={ $memory\instruction_memory$rdmux[0][3][1]$a$9271 [31:2] $memory\instruction_memory$rdmux[0][3][1]$a$9271 [0] }, B=31'0000000000000000000000000000000, Y={ $memory\instruction_memory$rdmux[0][2][0]$b$9257 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9257 [0] }
      New connections: $memory\instruction_memory$rdmux[0][2][0]$b$9257 [1] = $memory\instruction_memory$rdmux[0][2][0]$b$9257 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][2][0]$9255:
      Old ports: A=$memory\instruction_memory$rdmux[0][2][0]$a$9256, B=$memory\instruction_memory$rdmux[0][2][0]$b$9257, Y=$memory\instruction_memory$rdmux[0][1][0]$a$9250
      New ports: A={ $memory\instruction_memory$rdmux[0][2][0]$a$9256 [31:2] 1'1 }, B={ $memory\instruction_memory$rdmux[0][2][0]$b$9257 [31:2] $memory\instruction_memory$rdmux[0][2][0]$b$9257 [0] }, Y={ $memory\instruction_memory$rdmux[0][1][0]$a$9250 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9250 [0] }
      New connections: $memory\instruction_memory$rdmux[0][1][0]$a$9250 [1] = $memory\instruction_memory$rdmux[0][1][0]$a$9250 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][1][0]$9249:
      Old ports: A=$memory\instruction_memory$rdmux[0][1][0]$a$9250, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=$memory\instruction_memory$rdmux[0][0][0]$a$9247
      New ports: A={ $memory\instruction_memory$rdmux[0][1][0]$a$9250 [31:2] $memory\instruction_memory$rdmux[0][1][0]$a$9250 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ $memory\instruction_memory$rdmux[0][0][0]$a$9247 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9247 [0] }
      New connections: $memory\instruction_memory$rdmux[0][0][0]$a$9247 [1] = $memory\instruction_memory$rdmux[0][0][0]$a$9247 [0]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][0][0]$9246:
      Old ports: A=$memory\instruction_memory$rdmux[0][0][0]$a$9247, B=32'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y=\out
      New ports: A={ $memory\instruction_memory$rdmux[0][0][0]$a$9247 [31:2] $memory\instruction_memory$rdmux[0][0][0]$a$9247 [0] }, B=31'xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx, Y={ \out [31:2] \out [0] }
      New connections: \out [1] = \out [0]
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 696 changes.

19.26.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~1047 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 349 cells.

19.26.13. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3748 unused wires.
<suppressed ~1 debug messages>

19.26.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.16. Rerunning OPT passes. (Maybe there is more to do..)

19.26.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

19.26.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][101]$12618:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10931 [30] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [31] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [23] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][50]$b$10931 [30] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [31] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [17:16] $memory\instruction_memory$rdmux[0][9][50]$b$10931 [21] }
      New connections: $memory\instruction_memory$rdmux[0][9][50]$b$10931 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][104]$12627:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 5'00110 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10936 [31:30] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [23] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [17] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [15] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [20] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [10] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [19] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 4'0110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 5'00110 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][52]$a$10936 [31:30] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [23] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [17] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [15] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [9] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [10] $memory\instruction_memory$rdmux[0][9][52]$a$10936 [19] }
      New connections: $memory\instruction_memory$rdmux[0][9][52]$a$10936 [20] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][106]$12633:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10939 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [21] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [25] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [31] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [9] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [10] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [7:6] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 4'0110 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][53]$a$10939 [27] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [21] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [25] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [9] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [10] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [5] $memory\instruction_memory$rdmux[0][9][53]$a$10939 [7:6] }
      New connections: $memory\instruction_memory$rdmux[0][9][53]$a$10939 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][108]$12639:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10942 [23] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [17] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [22] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [10] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [31] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][54]$a$10942 [23] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [17] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [15] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [9] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [7] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [10] $memory\instruction_memory$rdmux[0][9][54]$a$10942 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][54]$a$10942 [22] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][10]$12345:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10795 [31] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [20] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [17] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [9] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [23] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$a$10795 [31] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [17] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [13] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [9] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [23] $memory\instruction_memory$rdmux[0][9][5]$a$10795 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][5]$a$10795 [20] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][110]$12645:
      Old ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10945 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [22:21] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [23] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [31] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [25] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [9] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [6] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [7] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [3] }
      New ports: A={ 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][55]$a$10945 [26] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [22:21] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [31] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [25] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [9] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [10] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [6] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [7] $memory\instruction_memory$rdmux[0][9][55]$a$10945 [3] }
      New connections: $memory\instruction_memory$rdmux[0][9][55]$a$10945 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][115]$12660:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10952 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [21:20] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [22] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [31] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [11:10] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [26] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [8] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [17] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [25] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][57]$b$10952 [24] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [21] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [22] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [31] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [11:10] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [26] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [8] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [17] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [23] $memory\instruction_memory$rdmux[0][9][57]$b$10952 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][57]$b$10952 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][117]$12666:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10955 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [31] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [10] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [20] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][58]$b$10955 [18] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [10] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [5] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [20] $memory\instruction_memory$rdmux[0][9][58]$b$10955 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][58]$b$10955 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][118]$12669:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10957 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [20] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [31] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [10] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [8:7] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [17] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [23] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$a$10957 [22] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [31] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [13] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [10] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [8:7] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [17] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [23] $memory\instruction_memory$rdmux[0][9][59]$a$10957 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][59]$a$10957 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][119]$12672:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10958 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [18] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [31] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [23] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][59]$b$10958 [24] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [17] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [18] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [11] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [23] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [5] $memory\instruction_memory$rdmux[0][9][59]$b$10958 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][59]$b$10958 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][11]$12348:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10796 [26] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [20] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [31] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [10] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [7] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [17] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [5] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [24] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][5]$b$10796 [26] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [23] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [31] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [13] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [10] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [7] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [17] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [5] $memory\instruction_memory$rdmux[0][9][5]$b$10796 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][5]$b$10796 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][122]$12681:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10963 [23] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [22] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [17] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [24] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [5] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [10] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [31] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$a$10963 [23:22] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [17] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [24] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [8] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [5] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [10] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][61]$a$10963 [21] $memory\instruction_memory$rdmux[0][9][61]$a$10963 [2] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][123]$12684:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10964 [27] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [13] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [14] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [11] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [18] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [31] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][61]$b$10964 [27] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [16] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [13] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [14] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [11] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [18] $memory\instruction_memory$rdmux[0][9][61]$b$10964 [31] }
      New connections: $memory\instruction_memory$rdmux[0][9][61]$b$10964 [17] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][124]$12687:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10966 [27] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [24] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [17] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [20] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [8] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [15] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][62]$a$10966 [27] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [16] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [17] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [11] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [20] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][62]$a$10966 [24] $memory\instruction_memory$rdmux[0][9][62]$a$10966 [15] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][125]$12690:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10967 [26] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [15] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [17] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [23] }
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][62]$b$10967 [24] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [15] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [12:11] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [9] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [17] $memory\instruction_memory$rdmux[0][9][62]$b$10967 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][62]$b$10967 [26] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][126]$12693:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10969 [19:18] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [16:15] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [9] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [25] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [10] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][63]$a$10969 [19:18] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [16] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [9] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [25] $memory\instruction_memory$rdmux[0][9][63]$a$10969 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][63]$a$10969 [15] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][135]$12720:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10982 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [27] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [13] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [16] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [24] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [31] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][67]$b$10982 [23] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [27] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [13] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [24] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [31] $memory\instruction_memory$rdmux[0][9][67]$b$10982 [5] }
      New connections: $memory\instruction_memory$rdmux[0][9][67]$b$10982 [16] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][137]$12726:
      Old ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10985 [31:30] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [23] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [27] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [21] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [7] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [15] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [2] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][68]$b$10985 [31:30] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [23] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [27] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [7] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [15] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [5] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [8] $memory\instruction_memory$rdmux[0][9][68]$b$10985 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][68]$b$10985 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][138]$12729:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10987 [23] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [15] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [10] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$a$10987 [23] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [15] }
      New connections: { $memory\instruction_memory$rdmux[0][9][69]$a$10987 [10] $memory\instruction_memory$rdmux[0][9][69]$a$10987 [6] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][139]$12732:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10988 [27] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [17] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [9] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [20] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [7] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [25] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [23] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [10] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 4'1000 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][69]$b$10988 [27] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [21] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [17] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [20] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [7] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [25] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [23] $memory\instruction_memory$rdmux[0][9][69]$b$10988 [10] }
      New connections: $memory\instruction_memory$rdmux[0][9][69]$b$10988 [9] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][141]$12738:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10991 [31] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [16] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [22] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [23] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [15] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [18] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [6] }
      New ports: A={ 3'000 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'110 }, Y={ $memory\instruction_memory$rdmux[0][9][70]$b$10991 [31] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [22] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [23] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [18] $memory\instruction_memory$rdmux[0][9][70]$b$10991 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][70]$b$10991 [16:15] = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][142]$12741:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10993 [31] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [20] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [13] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [24] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [19] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][71]$a$10993 [31] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [23] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [10:9] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [13] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [24] $memory\instruction_memory$rdmux[0][9][71]$a$10993 [19] }
      New connections: $memory\instruction_memory$rdmux[0][9][71]$a$10993 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][148]$12759:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12] $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12] 1'0 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$11002 [9:7] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [23] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12] }, Y={ $memory\instruction_memory$rdmux[0][9][74]$a$11002 [9] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [7] $memory\instruction_memory$rdmux[0][9][74]$a$11002 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][74]$a$11002 [8] = $memory\instruction_memory$rdmux[0][10][0]$a$12316 [12]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][14]$12357:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10801 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [23] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [11] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [8] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [21] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'011 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][7]$a$10801 [30] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [23] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [20] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [31] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [15] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [11] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [8] $memory\instruction_memory$rdmux[0][9][7]$a$10801 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][7]$a$10801 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][150]$12765:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$11005 [31:30] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [24] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [21] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [23] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [17] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [5] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [2] }
      New ports: A={ 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][75]$a$11005 [31:30] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [21] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [23] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [13:12] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [17] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [2] }
      New connections: { $memory\instruction_memory$rdmux[0][9][75]$a$11005 [24] $memory\instruction_memory$rdmux[0][9][75]$a$11005 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][152]$12771:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$11008 [24:23] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [13] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [21] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [8] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [22] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [14] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][76]$a$11008 [24:23] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [16] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [13] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [21] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [10] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [14] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][76]$a$11008 [8] $memory\instruction_memory$rdmux[0][9][76]$a$11008 [22] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][155]$12780:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$11012 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [23:21] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [24] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [25] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [20] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][77]$b$11012 [27] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [23] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [21] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [25] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][77]$b$11012 [22] $memory\instruction_memory$rdmux[0][9][77]$b$11012 [24] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][158]$12789:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11017 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [23:22] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [25] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [14] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [2] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][79]$a$11017 [31] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [22] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [25] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [12] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [9] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [14] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [5] $memory\instruction_memory$rdmux[0][9][79]$a$11017 [2] }
      New connections: $memory\instruction_memory$rdmux[0][9][79]$a$11017 [23] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][165]$12810:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11027 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [18:17] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [9] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [5:4] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [12] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][82]$b$11027 [23] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [18:17] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [14] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [9] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [4] $memory\instruction_memory$rdmux[0][9][82]$b$11027 [12] }
      New connections: $memory\instruction_memory$rdmux[0][9][82]$b$11027 [5] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][167]$12816:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11030 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [14] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [24] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [22] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [23] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][83]$b$11030 [18] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [12] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [24] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [22] $memory\instruction_memory$rdmux[0][9][83]$b$11030 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][83]$b$11030 [14] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][170]$12825:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11035 [30] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [18] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [9] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [10] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [23] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [15] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][85]$a$11035 [30] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [14] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [9] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [10] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [5] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [23] $memory\instruction_memory$rdmux[0][9][85]$a$11035 [15] }
      New connections: $memory\instruction_memory$rdmux[0][9][85]$a$11035 [18] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][19]$12372:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10808 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [23] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [31] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [25] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [4] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'011 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][9]$b$10808 [26] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [20] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [31] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [16] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [25] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [9] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [13] $memory\instruction_memory$rdmux[0][9][9]$b$10808 [4] }
      New connections: $memory\instruction_memory$rdmux[0][9][9]$b$10808 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][1]$12318:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'010 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10781 [31] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [26] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [21] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [25] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [8] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'010 }, Y={ $memory\instruction_memory$rdmux[0][9][0]$b$10781 [31] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [26] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [21] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [16] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [25] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [10] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [8] }
      New connections: { $memory\instruction_memory$rdmux[0][9][0]$b$10781 [23] $memory\instruction_memory$rdmux[0][9][0]$b$10781 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][20]$12375:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10810 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [23:20] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [10:9] }
      New ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$a$10810 [25] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [23:21] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [10] }
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$a$10810 [20] $memory\instruction_memory$rdmux[0][9][10]$a$10810 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][21]$12378:
      Old ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][10]$b$10811 [23:22] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [28] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [25] }
      New ports: A=2'11, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y=$memory\instruction_memory$rdmux[0][9][10]$b$10811 [23:22]
      New connections: { $memory\instruction_memory$rdmux[0][9][10]$b$10811 [28] $memory\instruction_memory$rdmux[0][9][10]$b$10811 [25] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][22]$12381:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10813 [28] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [31] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [17] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [25] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 4'1110 }, Y={ $memory\instruction_memory$rdmux[0][9][11]$a$10813 [31] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [9] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [10] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [23] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [25] }
      New connections: { $memory\instruction_memory$rdmux[0][9][11]$a$10813 [28] $memory\instruction_memory$rdmux[0][9][11]$a$10813 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][24]$12387:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10816 [31] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [23:21] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [17] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [25] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'110 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'01 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$a$10816 [31] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [23] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [21] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [17] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [9] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [10] $memory\instruction_memory$rdmux[0][9][12]$a$10816 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$a$10816 [22] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][25]$12390:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10817 [26] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [31] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [13] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [21] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [18] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [7] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [23] }
      New ports: A={ 3'101 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][12]$b$10817 [26] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [24] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [22] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [13] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [21] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [18] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [7] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [4] $memory\instruction_memory$rdmux[0][9][12]$b$10817 [23] }
      New connections: $memory\instruction_memory$rdmux[0][9][12]$b$10817 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][27]$12396:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10820 [31] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [24] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [22:21] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [13] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [15] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [4] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][13]$b$10820 [24] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [22] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [13] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [15] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [7] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [23] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][13]$b$10820 [31] $memory\instruction_memory$rdmux[0][9][13]$b$10820 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][28]$12399:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10822 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [17] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [9:8] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] }, Y={ $memory\instruction_memory$rdmux[0][9][14]$a$10822 [23:22] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [17] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [9] }
      New connections: { $memory\instruction_memory$rdmux[0][9][14]$a$10822 [8] $memory\instruction_memory$rdmux[0][9][14]$a$10822 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][33]$12414:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10829 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [18] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [25] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [7] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [6] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][16]$b$10829 [23] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [16] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [18] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [25] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [9] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [10] $memory\instruction_memory$rdmux[0][9][16]$b$10829 [6] }
      New connections: $memory\instruction_memory$rdmux[0][9][16]$b$10829 [7] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][35]$12420:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10832 [23] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [25] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [13] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][17]$b$10832 [20] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [25] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [31] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [9] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [13] $memory\instruction_memory$rdmux[0][9][17]$b$10832 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][17]$b$10832 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][38]$12429:
      Old ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10837 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [20] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [31] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [10] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [7] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [17] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][19]$a$10837 [25:24] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [22] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [31] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [10] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [7] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [21] $memory\instruction_memory$rdmux[0][9][19]$a$10837 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][19]$a$10837 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][39]$12432:
      Old ports: A={ 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10838 [31] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [17] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [23] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [4] }
      New ports: A={ 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'11 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][19]$b$10838 [31] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [21] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [13:12] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [17] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][19]$b$10838 [15] $memory\instruction_memory$rdmux[0][9][19]$b$10838 [23] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][3]$12324:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10784 [31] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [23:22] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [18] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [10:9] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [17] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [26] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][1]$b$10784 [31] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [22] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [18] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [10] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [17] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [26] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][1]$b$10784 [23] $memory\instruction_memory$rdmux[0][9][1]$b$10784 [9] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][40]$12435:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10840 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [25:23] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [17] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [21] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 4'1110 }, B={ 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$a$10840 [25:23] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$a$10840 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][41]$12438:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10841 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 3'110 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][20]$b$10841 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][20]$b$10841 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][44]$12447:
      Old ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10846 [31:30] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [26] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [21] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [16] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [8:6] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [24] }
      New ports: A={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][22]$a$10846 [31:30] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [26] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [21] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [18] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [16] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [7] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [4] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][22]$a$10846 [8] $memory\instruction_memory$rdmux[0][9][22]$a$10846 [6] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][49]$12462:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10853 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [31] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [15] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [20] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'10 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][24]$b$10853 [25:22] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [15] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [7] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][24]$b$10853 [31] $memory\instruction_memory$rdmux[0][9][24]$b$10853 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][50]$12465:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10855 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [18:16] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [21] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [31] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [12] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [5] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][25]$a$10855 [18:16] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [21] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [31] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [8:7] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [4] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [5] }
      New connections: { $memory\instruction_memory$rdmux[0][9][25]$a$10855 [28] $memory\instruction_memory$rdmux[0][9][25]$a$10855 [12] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][52]$12471:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10858 [29] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [23] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [21] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [31] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [12] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'001 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][26]$a$10858 [23] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [15] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [31] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [12] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [7] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [20] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [17] }
      New connections: { $memory\instruction_memory$rdmux[0][9][26]$a$10858 [29] $memory\instruction_memory$rdmux[0][9][26]$a$10858 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][54]$12477:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10861 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [9:7] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [23] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [30] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][27]$a$10861 [22] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [17:15] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [9] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [7] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [18] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [30] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$a$10861 [8] $memory\instruction_memory$rdmux[0][9][27]$a$10861 [23] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][55]$12480:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10862 [31] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [18:17] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [20] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [5] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [12] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [7] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 4'0100 }, Y={ $memory\instruction_memory$rdmux[0][9][27]$b$10862 [31] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [21] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [18:17] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [20] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [10] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [5] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [7] }
      New connections: { $memory\instruction_memory$rdmux[0][9][27]$b$10862 [23] $memory\instruction_memory$rdmux[0][9][27]$b$10862 [12] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][56]$12483:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'01 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10864 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [17] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [15] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [21] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [4] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 4'0101 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$a$10864 [30] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [31] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [17] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [13] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [8] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [21] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [4] }
      New connections: { $memory\instruction_memory$rdmux[0][9][28]$a$10864 [23] $memory\instruction_memory$rdmux[0][9][28]$a$10864 [15] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][57]$12486:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10865 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [31] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [12] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [9:8] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [21] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [23] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'110 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, Y={ $memory\instruction_memory$rdmux[0][9][28]$b$10865 [15] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [31] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [12] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [9:8] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [23] $memory\instruction_memory$rdmux[0][9][28]$b$10865 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][28]$b$10865 [21] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][58]$12489:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10867 [30] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [31] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [21] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [23] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [7] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [5] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [16] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'001 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 }, Y={ $memory\instruction_memory$rdmux[0][9][29]$a$10867 [30] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [31] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [18] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [21] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [23] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [7] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [16] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [24] }
      New connections: { $memory\instruction_memory$rdmux[0][9][29]$a$10867 [10] $memory\instruction_memory$rdmux[0][9][29]$a$10867 [5] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][5]$12330:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10787 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [25] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [23] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [17] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [15] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][2]$b$10787 [25] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [23] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [13] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [15] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][2]$b$10787 [31] $memory\instruction_memory$rdmux[0][9][2]$b$10787 [17] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][64]$12507:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10876 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [13:12] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [17] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [20] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][32]$a$10876 [31] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [23] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [15] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [12] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [17] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][32]$a$10876 [13] $memory\instruction_memory$rdmux[0][9][32]$a$10876 [21] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][68]$12519:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10882 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [23] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [15] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [11] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [22] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [5] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [17] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$a$10882 [30] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [25] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [31] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [15] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [11] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [22] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [5] $memory\instruction_memory$rdmux[0][9][34]$a$10882 [17] }
      New connections: $memory\instruction_memory$rdmux[0][9][34]$a$10882 [23] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][69]$12522:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10883 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [23] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [31] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [18] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [21] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][34]$b$10883 [25] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [23] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [26] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [18] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [7] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [21] $memory\instruction_memory$rdmux[0][9][34]$b$10883 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][34]$b$10883 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][71]$12528:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10886 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [20] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'00 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][35]$b$10886 [30] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [24] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [15] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [20] }
      New connections: { $memory\instruction_memory$rdmux[0][9][35]$b$10886 [31] $memory\instruction_memory$rdmux[0][9][35]$b$10886 [21] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][74]$12537:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10891 [23] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [20] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [10] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [26] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [8:7] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [24] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'01 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][37]$a$10891 [23] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [31] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [13] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [10] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [26] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [8:7] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [17] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [5] $memory\instruction_memory$rdmux[0][9][37]$a$10891 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$a$10891 [20] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][75]$12540:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'10 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10892 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [31] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [10] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [5] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [21] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [24] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'010 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 3'110 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][37]$b$10892 [25] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [18] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [10] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [5] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [21] $memory\instruction_memory$rdmux[0][9][37]$b$10892 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][37]$b$10892 [31] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][76]$12543:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10894 [31] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [17] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [15] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [8:7] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, B={ $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][38]$a$10894 [31] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [23:22] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [17] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [15] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [13] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [8] $memory\instruction_memory$rdmux[0][9][38]$a$10894 [21] }
      New connections: $memory\instruction_memory$rdmux[0][9][38]$a$10894 [7] = $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][79]$12552:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10898 [23] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [25] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [20] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [26] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [31] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [4] }
      New ports: A={ 2'10 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 3'000 }, Y={ $memory\instruction_memory$rdmux[0][9][39]$b$10898 [23] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [13] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [25] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [20] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [26] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [31] }
      New connections: { $memory\instruction_memory$rdmux[0][9][39]$b$10898 [16] $memory\instruction_memory$rdmux[0][9][39]$b$10898 [4] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][83]$12564:
      Old ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10904 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [31] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [18] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [5] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [17] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [24] }
      New ports: A={ 2'00 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 2'11 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, Y={ $memory\instruction_memory$rdmux[0][9][41]$b$10904 [21:20] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [18] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [8] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [5] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [17] $memory\instruction_memory$rdmux[0][9][41]$b$10904 [24] }
      New connections: $memory\instruction_memory$rdmux[0][9][41]$b$10904 [31] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][88]$12579:
      Old ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10912 [23] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [20] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [11] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [31] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [10] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [25] }
      New ports: A={ 1'0 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] 1'0 }, B={ 2'11 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$a$10912 [23] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [20] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [9] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [31] $memory\instruction_memory$rdmux[0][9][44]$a$10912 [25] }
      New connections: $memory\instruction_memory$rdmux[0][9][44]$a$10912 [11:10] = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][89]$12582:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10913 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [28] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [25] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [30] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [17] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [21] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 2'10 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 4'0100 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }, Y={ $memory\instruction_memory$rdmux[0][9][44]$b$10913 [28] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [25] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [23] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [15] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [30] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][9][44]$b$10913 [31] $memory\instruction_memory$rdmux[0][9][44]$b$10913 [17] } = { $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] }
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][91]$12588:
      Old ports: A={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10916 [29] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [31] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [23] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [22] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [27] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [6] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [20] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][45]$b$10916 [31] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [23] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [21] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [22] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [27] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [6] $memory\instruction_memory$rdmux[0][9][45]$b$10916 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][45]$b$10916 [29] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][10][95]$12600:
      Old ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10919 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [26] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [23] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [28] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [20] }
      New ports: A={ 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'1 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 1'1 }, B={ $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31] 1'0 $memory\instruction_memory$rdmux[0][10][100]$a$12616 [23] 3'100 }, Y={ $memory\instruction_memory$rdmux[0][9][46]$b$10919 [31] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [21] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [23] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [28] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [6] $memory\instruction_memory$rdmux[0][9][46]$b$10919 [20] }
      New connections: $memory\instruction_memory$rdmux[0][9][46]$b$10919 [26] = $memory\instruction_memory$rdmux[0][10][100]$a$12616 [31]
  Optimizing cells in module \instruction_memory.
    Consolidated identical input bits for $mux cell $memory\instruction_memory$rdmux[0][9][20]$10839:
      Old ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10840 [31] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [25:23] 1'1 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [17] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [17] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [21] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10841 [31] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [17] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10042 [31] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [25:22] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [17] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [15] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [29] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [7] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [21] }
      New ports: A={ $memory\instruction_memory$rdmux[0][9][20]$a$10840 [25:23] 1'1 $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] 1'0 $memory\instruction_memory$rdmux[0][9][20]$a$10840 [29] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [7] $memory\instruction_memory$rdmux[0][9][20]$a$10840 [21] }, B={ $memory\instruction_memory$rdmux[0][9][20]$b$10841 [25:23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [23] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [15] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [29] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [7] $memory\instruction_memory$rdmux[0][9][20]$b$10841 [21] }, Y={ $memory\instruction_memory$rdmux[0][8][10]$a$10042 [25:22] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [15] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [20] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [29] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [7] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [21] }
      New connections: { $memory\instruction_memory$rdmux[0][8][10]$a$10042 [31] $memory\instruction_memory$rdmux[0][8][10]$a$10042 [17] } = { $memory\instruction_memory$rdmux[0][10][0]$b$12317 [16] $memory\instruction_memory$rdmux[0][10][0]$b$12317 [27] }
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 71 changes.

19.26.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.20. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.23. Rerunning OPT passes. (Maybe there is more to do..)

19.26.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ALUControl..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ForwardingUnit..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \adder..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \alu..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \branch_decision..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \branch_predictor..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \control..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \cpu..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \csr_file..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \data_mem..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \ex_mem..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \id_ex..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \if_id..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \imm_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \instruction_memory..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \mem_wb..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \mux2to1..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \program_counter..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \regfile..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \sign_mask_gen..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

19.26.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ALUControl.
  Optimizing cells in module \ForwardingUnit.
  Optimizing cells in module \adder.
  Optimizing cells in module \alu.
  Optimizing cells in module \branch_decision.
  Optimizing cells in module \branch_predictor.
  Optimizing cells in module \control.
  Optimizing cells in module \cpu.
  Optimizing cells in module \csr_file.
  Optimizing cells in module \data_mem.
  Optimizing cells in module \ex_mem.
  Optimizing cells in module \id_ex.
  Optimizing cells in module \if_id.
  Optimizing cells in module \imm_gen.
  Optimizing cells in module \instruction_memory.
  Optimizing cells in module \mem_wb.
  Optimizing cells in module \mux2to1.
  Optimizing cells in module \program_counter.
  Optimizing cells in module \regfile.
  Optimizing cells in module \sign_mask_gen.
  Optimizing cells in module \top.
Performed a total of 0 changes.

19.26.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.26.27. Executing OPT_RMDFF pass (remove dff with constant values).

19.26.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.26.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.26.30. Finished OPT passes. (There is nothing left to do.)

19.27. Executing ICE40_WRAPCARRY pass (wrap carries).

19.28. Executing TECHMAP pass (map to technology primitives).

19.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

19.28.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

19.28.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod\_90_pmux\WIDTH=31\S_WIDTH=5 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=3 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=7\S_WIDTH=7 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=33\B_WIDTH=33\Y_WIDTH=33 for cells of type $alu.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$770435fdf938ca78b5f1ecab2552fff9f675f686\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$943af4e63d02cf420cf82d17400bd04ea07088b0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$constmap:4621fcf06a436d1e2a4080e2ed9866a7d07a6e07$paramod$887c9fe2c55be14c90171bd2ff359c086a0858d7\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod\_80_ice40_alu\A_SIGNED=1\B_SIGNED=1\A_WIDTH=32\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=10 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=6 for cells of type $pmux.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $ne.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
No more expansions possible.
<suppressed ~2158 debug messages>

19.29. Executing OPT pass (performing simple optimizations).

19.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~254 debug messages>
Optimizing module ForwardingUnit.
Optimizing module adder.
<suppressed ~32 debug messages>
Optimizing module alu.
<suppressed ~193 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~32 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~296 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
<suppressed ~54 debug messages>
Optimizing module instruction_memory.
<suppressed ~130 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~16 debug messages>
Optimizing module top.

19.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
<suppressed ~270 debug messages>
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
<suppressed ~531 debug messages>
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~240 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
<suppressed ~273 debug messages>
Finding identical cells in module `\instruction_memory'.
<suppressed ~6867 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
<suppressed ~9 debug messages>
Finding identical cells in module `\top'.
Removed a total of 2730 cells.

19.29.3. Executing OPT_RMDFF pass (remove dff with constant values).

19.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 282 unused cells and 1008 unused wires.
<suppressed ~292 debug messages>

19.29.5. Finished fast OPT passes.

19.30. Executing ICE40_OPT pass (performing simple optimizations).

19.30.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) alu.$auto$alumacc.cc:485:replace_alu$947.slice[0].carry: CO=\adder_input_carry

19.30.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~36 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~98 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
<suppressed ~69 debug messages>
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 23 cells.

19.30.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 1 unused cells and 14 unused wires.
<suppressed ~3 debug messages>

19.30.6. Rerunning OPT passes. (Removed registers in this run.)

19.30.7. Running ICE40 specific optimizations.

19.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.30.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.30.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.30.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.30.12. Finished OPT passes. (There is nothing left to do.)

19.31. Executing DFF2DFFE pass (transform $dff to $dffe where applicable).
Selected cell types for direct conversion:
  $_DFF_PP1_ -> $__DFFE_PP1
  $_DFF_PP0_ -> $__DFFE_PP0
  $_DFF_PN1_ -> $__DFFE_PN1
  $_DFF_PN0_ -> $__DFFE_PN0
  $_DFF_NP1_ -> $__DFFE_NP1
  $_DFF_NP0_ -> $__DFFE_NP0
  $_DFF_NN1_ -> $__DFFE_NN1
  $_DFF_NN0_ -> $__DFFE_NN0
  $_DFF_N_ -> $_DFFE_NP_
  $_DFF_P_ -> $_DFFE_PP_
Transforming FF to FF+Enable cells in module ALUControl:
Transforming FF to FF+Enable cells in module ForwardingUnit:
Transforming FF to FF+Enable cells in module adder:
Transforming FF to FF+Enable cells in module alu:
Transforming FF to FF+Enable cells in module branch_decision:
Transforming FF to FF+Enable cells in module branch_predictor:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26979 to $_DFFE_PP_ for $0\s[1:0] [0] -> \s [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$26980 to $_DFFE_PP_ for $0\s[1:0] [1] -> \s [1].
Transforming FF to FF+Enable cells in module control:
Transforming FF to FF+Enable cells in module cpu:
Transforming FF to FF+Enable cells in module csr_file:
Transforming FF to FF+Enable cells in module data_mem:
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32926 to $_DFFE_PP_ for $0\read_data[31:0] [0] -> \read_data [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32927 to $_DFFE_PP_ for $0\read_data[31:0] [1] -> \read_data [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32928 to $_DFFE_PP_ for $0\read_data[31:0] [2] -> \read_data [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32929 to $_DFFE_PP_ for $0\read_data[31:0] [3] -> \read_data [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32930 to $_DFFE_PP_ for $0\read_data[31:0] [4] -> \read_data [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32931 to $_DFFE_PP_ for $0\read_data[31:0] [5] -> \read_data [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32932 to $_DFFE_PP_ for $0\read_data[31:0] [6] -> \read_data [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32933 to $_DFFE_PP_ for $0\read_data[31:0] [7] -> \read_data [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32934 to $_DFFE_PP_ for $0\read_data[31:0] [8] -> \read_data [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32935 to $_DFFE_PP_ for $0\read_data[31:0] [9] -> \read_data [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32936 to $_DFFE_PP_ for $0\read_data[31:0] [10] -> \read_data [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32937 to $_DFFE_PP_ for $0\read_data[31:0] [11] -> \read_data [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32938 to $_DFFE_PP_ for $0\read_data[31:0] [12] -> \read_data [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32939 to $_DFFE_PP_ for $0\read_data[31:0] [13] -> \read_data [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32940 to $_DFFE_PP_ for $0\read_data[31:0] [14] -> \read_data [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32941 to $_DFFE_PP_ for $0\read_data[31:0] [15] -> \read_data [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32942 to $_DFFE_PP_ for $0\read_data[31:0] [16] -> \read_data [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32943 to $_DFFE_PP_ for $0\read_data[31:0] [17] -> \read_data [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32944 to $_DFFE_PP_ for $0\read_data[31:0] [18] -> \read_data [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32945 to $_DFFE_PP_ for $0\read_data[31:0] [19] -> \read_data [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32946 to $_DFFE_PP_ for $0\read_data[31:0] [20] -> \read_data [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32947 to $_DFFE_PP_ for $0\read_data[31:0] [21] -> \read_data [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32948 to $_DFFE_PP_ for $0\read_data[31:0] [22] -> \read_data [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32949 to $_DFFE_PP_ for $0\read_data[31:0] [23] -> \read_data [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32950 to $_DFFE_PP_ for $0\read_data[31:0] [24] -> \read_data [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32951 to $_DFFE_PP_ for $0\read_data[31:0] [25] -> \read_data [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32952 to $_DFFE_PP_ for $0\read_data[31:0] [26] -> \read_data [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32953 to $_DFFE_PP_ for $0\read_data[31:0] [27] -> \read_data [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32954 to $_DFFE_PP_ for $0\read_data[31:0] [28] -> \read_data [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32955 to $_DFFE_PP_ for $0\read_data[31:0] [29] -> \read_data [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32956 to $_DFFE_PP_ for $0\read_data[31:0] [30] -> \read_data [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32957 to $_DFFE_PP_ for $0\read_data[31:0] [31] -> \read_data [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32958 to $_DFFE_PP_ for $0\clk_stall[0:0] -> \clk_stall.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32959 to $_DFFE_PP_ for $0\state[31:0] [0] -> \state [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32960 to $_DFFE_PP_ for $0\state[31:0] [1] -> \state [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32961 to $_DFFE_PP_ for $0\state[31:0] [2] -> \state [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32962 to $_DFFE_PP_ for $0\state[31:0] [3] -> \state [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32963 to $_DFFE_PP_ for $0\state[31:0] [4] -> \state [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32964 to $_DFFE_PP_ for $0\state[31:0] [5] -> \state [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32965 to $_DFFE_PP_ for $0\state[31:0] [6] -> \state [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32966 to $_DFFE_PP_ for $0\state[31:0] [7] -> \state [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32967 to $_DFFE_PP_ for $0\state[31:0] [8] -> \state [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32968 to $_DFFE_PP_ for $0\state[31:0] [9] -> \state [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32969 to $_DFFE_PP_ for $0\state[31:0] [10] -> \state [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32970 to $_DFFE_PP_ for $0\state[31:0] [11] -> \state [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32971 to $_DFFE_PP_ for $0\state[31:0] [12] -> \state [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32972 to $_DFFE_PP_ for $0\state[31:0] [13] -> \state [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32973 to $_DFFE_PP_ for $0\state[31:0] [14] -> \state [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32974 to $_DFFE_PP_ for $0\state[31:0] [15] -> \state [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32975 to $_DFFE_PP_ for $0\state[31:0] [16] -> \state [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32976 to $_DFFE_PP_ for $0\state[31:0] [17] -> \state [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32977 to $_DFFE_PP_ for $0\state[31:0] [18] -> \state [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32978 to $_DFFE_PP_ for $0\state[31:0] [19] -> \state [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32979 to $_DFFE_PP_ for $0\state[31:0] [20] -> \state [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32980 to $_DFFE_PP_ for $0\state[31:0] [21] -> \state [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32981 to $_DFFE_PP_ for $0\state[31:0] [22] -> \state [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32982 to $_DFFE_PP_ for $0\state[31:0] [23] -> \state [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32983 to $_DFFE_PP_ for $0\state[31:0] [24] -> \state [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32984 to $_DFFE_PP_ for $0\state[31:0] [25] -> \state [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32985 to $_DFFE_PP_ for $0\state[31:0] [26] -> \state [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32986 to $_DFFE_PP_ for $0\state[31:0] [27] -> \state [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32987 to $_DFFE_PP_ for $0\state[31:0] [28] -> \state [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32988 to $_DFFE_PP_ for $0\state[31:0] [29] -> \state [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32989 to $_DFFE_PP_ for $0\state[31:0] [30] -> \state [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32990 to $_DFFE_PP_ for $0\state[31:0] [31] -> \state [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32991 to $_DFFE_PP_ for $0\memread_buf[0:0] -> \memread_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32992 to $_DFFE_PP_ for $0\memwrite_buf[0:0] -> \memwrite_buf.
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32993 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [0] -> \write_data_buffer [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32994 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [1] -> \write_data_buffer [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32995 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [2] -> \write_data_buffer [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32996 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [3] -> \write_data_buffer [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32997 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [4] -> \write_data_buffer [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32998 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [5] -> \write_data_buffer [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$32999 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [6] -> \write_data_buffer [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33000 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [7] -> \write_data_buffer [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33001 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [8] -> \write_data_buffer [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33002 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [9] -> \write_data_buffer [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33003 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [10] -> \write_data_buffer [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33004 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [11] -> \write_data_buffer [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33005 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [12] -> \write_data_buffer [12].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33006 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [13] -> \write_data_buffer [13].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33007 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [14] -> \write_data_buffer [14].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33008 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [15] -> \write_data_buffer [15].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33009 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [16] -> \write_data_buffer [16].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33010 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [17] -> \write_data_buffer [17].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33011 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [18] -> \write_data_buffer [18].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33012 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [19] -> \write_data_buffer [19].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33013 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [20] -> \write_data_buffer [20].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33014 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [21] -> \write_data_buffer [21].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33015 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [22] -> \write_data_buffer [22].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33016 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [23] -> \write_data_buffer [23].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33017 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [24] -> \write_data_buffer [24].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33018 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [25] -> \write_data_buffer [25].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33019 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [26] -> \write_data_buffer [26].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33020 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [27] -> \write_data_buffer [27].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33021 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [28] -> \write_data_buffer [28].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33022 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [29] -> \write_data_buffer [29].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33023 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [30] -> \write_data_buffer [30].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33024 to $_DFFE_PP_ for $0\write_data_buffer[31:0] [31] -> \write_data_buffer [31].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33025 to $_DFFE_PP_ for $0\addr_buf[31:0] [0] -> \addr_buf [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33026 to $_DFFE_PP_ for $0\addr_buf[31:0] [1] -> \addr_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33027 to $_DFFE_PP_ for $0\addr_buf[31:0] [2] -> \addr_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33028 to $_DFFE_PP_ for $0\addr_buf[31:0] [3] -> \addr_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33029 to $_DFFE_PP_ for $0\addr_buf[31:0] [4] -> \addr_buf [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33030 to $_DFFE_PP_ for $0\addr_buf[31:0] [5] -> \addr_buf [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33031 to $_DFFE_PP_ for $0\addr_buf[31:0] [6] -> \addr_buf [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33032 to $_DFFE_PP_ for $0\addr_buf[31:0] [7] -> \addr_buf [7].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33033 to $_DFFE_PP_ for $0\addr_buf[31:0] [8] -> \addr_buf [8].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33034 to $_DFFE_PP_ for $0\addr_buf[31:0] [9] -> \addr_buf [9].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33035 to $_DFFE_PP_ for $0\addr_buf[31:0] [10] -> \addr_buf [10].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33036 to $_DFFE_PP_ for $0\addr_buf[31:0] [11] -> \addr_buf [11].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33058 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [1] -> \sign_mask_buf [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33059 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [2] -> \sign_mask_buf [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33060 to $_DFFE_PP_ for $0\sign_mask_buf[3:0] [3] -> \sign_mask_buf [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33061 to $_DFFE_PP_ for $0\led_reg[31:0] [0] -> \led_reg [0].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33062 to $_DFFE_PP_ for $0\led_reg[31:0] [1] -> \led_reg [1].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33063 to $_DFFE_PP_ for $0\led_reg[31:0] [2] -> \led_reg [2].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33064 to $_DFFE_PP_ for $0\led_reg[31:0] [3] -> \led_reg [3].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33065 to $_DFFE_PP_ for $0\led_reg[31:0] [4] -> \led_reg [4].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33066 to $_DFFE_PP_ for $0\led_reg[31:0] [5] -> \led_reg [5].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33067 to $_DFFE_PP_ for $0\led_reg[31:0] [6] -> \led_reg [6].
  converting $_DFF_P_ cell $auto$simplemap.cc:420:simplemap_dff$33068 to $_DFFE_PP_ for $0\led_reg[31:0] [7] -> \led_reg [7].
Transforming FF to FF+Enable cells in module ex_mem:
Transforming FF to FF+Enable cells in module id_ex:
Transforming FF to FF+Enable cells in module if_id:
Transforming FF to FF+Enable cells in module imm_gen:
Transforming FF to FF+Enable cells in module instruction_memory:
Transforming FF to FF+Enable cells in module mem_wb:
Transforming FF to FF+Enable cells in module mux2to1:
Transforming FF to FF+Enable cells in module program_counter:
Transforming FF to FF+Enable cells in module regfile:
Transforming FF to FF+Enable cells in module sign_mask_gen:
Transforming FF to FF+Enable cells in module top:

19.32. Executing TECHMAP pass (map to technology primitives).

19.32.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.32.2. Continuing TECHMAP pass.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_DFF_N_ for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~719 debug messages>

19.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
<suppressed ~4 debug messages>
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~244 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.34. Executing SIMPLEMAP pass (map simple cells to gate primitives).

19.35. Executing ICE40_FFINIT pass (implement FF init values).
Handling FF init values in ALUControl.
Handling FF init values in ForwardingUnit.
Handling FF init values in adder.
Handling FF init values in alu.
Handling FF init values in branch_decision.
Handling FF init values in branch_predictor.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26980 (SB_DFFE): \s [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26981 (SB_DFFN): \branch_mem_sig_reg = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26979 (SB_DFFE): \s [0] = 0
Handling FF init values in control.
Handling FF init values in cpu.
Handling FF init values in csr_file.
Handling FF init values in data_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32960 (SB_DFFE): \state [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32958 (SB_DFFE): \clk_stall = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32961 (SB_DFFE): \state [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32962 (SB_DFFE): \state [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32963 (SB_DFFE): \state [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32964 (SB_DFFE): \state [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32965 (SB_DFFE): \state [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32966 (SB_DFFE): \state [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32967 (SB_DFFE): \state [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32968 (SB_DFFE): \state [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32969 (SB_DFFE): \state [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32970 (SB_DFFE): \state [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32971 (SB_DFFE): \state [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32972 (SB_DFFE): \state [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32973 (SB_DFFE): \state [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32974 (SB_DFFE): \state [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32975 (SB_DFFE): \state [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32976 (SB_DFFE): \state [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32977 (SB_DFFE): \state [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32978 (SB_DFFE): \state [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32979 (SB_DFFE): \state [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32980 (SB_DFFE): \state [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32981 (SB_DFFE): \state [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32982 (SB_DFFE): \state [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32983 (SB_DFFE): \state [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32984 (SB_DFFE): \state [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32985 (SB_DFFE): \state [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32986 (SB_DFFE): \state [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32987 (SB_DFFE): \state [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32988 (SB_DFFE): \state [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32989 (SB_DFFE): \state [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32990 (SB_DFFE): \state [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$32959 (SB_DFFE): \state [0] = 0
Handling FF init values in ex_mem.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26476 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26478 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26479 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26480 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26483 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26489 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26485 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26484 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26486 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26490 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26487 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26491 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26505 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26496 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26493 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26492 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26494 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26497 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26495 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26498 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26506 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26500 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26499 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26501 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26507 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26502 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26508 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26568 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26535 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26520 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26513 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26510 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26509 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26511 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26514 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26512 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26515 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26521 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26517 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26516 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26518 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26522 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26519 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26523 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26536 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26528 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26525 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26524 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26526 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26529 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26527 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26530 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26537 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26532 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26531 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26533 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26538 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26534 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26539 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26569 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26551 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26544 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26541 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26540 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26542 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26545 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26543 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26546 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26552 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26548 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26547 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26549 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26553 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26550 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26554 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26570 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26559 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26556 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26555 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26557 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26560 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26558 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26561 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26571 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26563 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26562 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26564 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26572 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26565 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26573 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26477 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26566 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26567 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26600 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26585 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26578 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26575 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26574 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26576 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26579 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26577 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26580 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26586 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26582 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26581 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26583 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26587 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26584 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26588 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26601 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26593 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26590 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26589 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26591 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26594 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26592 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26595 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26602 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26597 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26596 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26598 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26603 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26599 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26604 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26503 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26616 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26609 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26606 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26605 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26607 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26610 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26608 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26611 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26617 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26613 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26612 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26614 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26618 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26615 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26619 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26504 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26624 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26621 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26620 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26622 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26625 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26623 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26626 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26488 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26628 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26627 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26629 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26481 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26630 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26482 (SB_DFF): \data_out [6] = 0
Handling FF init values in id_ex.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23501 (SB_DFF): \data_out [177] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23369 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23325 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23326 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23327 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23328 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23329 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23330 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23331 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23332 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23333 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23334 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23335 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23336 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23337 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23338 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23339 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23340 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23341 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23342 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23343 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23344 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23345 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23346 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23347 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23348 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23349 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23350 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23351 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23352 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23353 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23354 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23355 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23356 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23357 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23358 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23359 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23324 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23361 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23362 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23363 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23364 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23365 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23366 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23367 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23368 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23360 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23370 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23371 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23372 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23373 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23374 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23375 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23376 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23377 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23378 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23379 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23380 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23381 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23382 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23383 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23384 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23385 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23386 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23387 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23388 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23389 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23390 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23391 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23392 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23393 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23394 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23395 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23396 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23397 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23398 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23399 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23400 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23401 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23402 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23403 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23404 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23405 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23406 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23407 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23408 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23409 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23410 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23411 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23412 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23413 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23414 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23415 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23416 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23417 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23418 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23419 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23420 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23421 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23422 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23423 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23424 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23425 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23426 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23427 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23428 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23429 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23430 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23431 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23432 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23433 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23434 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23435 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23436 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23437 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23438 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23439 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23440 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23441 (SB_DFF): \data_out [117] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23442 (SB_DFF): \data_out [118] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23443 (SB_DFF): \data_out [119] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23444 (SB_DFF): \data_out [120] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23445 (SB_DFF): \data_out [121] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23446 (SB_DFF): \data_out [122] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23447 (SB_DFF): \data_out [123] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23448 (SB_DFF): \data_out [124] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23449 (SB_DFF): \data_out [125] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23450 (SB_DFF): \data_out [126] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23451 (SB_DFF): \data_out [127] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23452 (SB_DFF): \data_out [128] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23453 (SB_DFF): \data_out [129] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23454 (SB_DFF): \data_out [130] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23455 (SB_DFF): \data_out [131] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23456 (SB_DFF): \data_out [132] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23457 (SB_DFF): \data_out [133] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23458 (SB_DFF): \data_out [134] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23459 (SB_DFF): \data_out [135] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23460 (SB_DFF): \data_out [136] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23461 (SB_DFF): \data_out [137] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23462 (SB_DFF): \data_out [138] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23463 (SB_DFF): \data_out [139] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23464 (SB_DFF): \data_out [140] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23465 (SB_DFF): \data_out [141] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23466 (SB_DFF): \data_out [142] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23467 (SB_DFF): \data_out [143] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23468 (SB_DFF): \data_out [144] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23469 (SB_DFF): \data_out [145] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23470 (SB_DFF): \data_out [146] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23471 (SB_DFF): \data_out [147] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23472 (SB_DFF): \data_out [148] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23473 (SB_DFF): \data_out [149] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23474 (SB_DFF): \data_out [150] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23475 (SB_DFF): \data_out [151] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23476 (SB_DFF): \data_out [152] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23477 (SB_DFF): \data_out [153] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23478 (SB_DFF): \data_out [154] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23479 (SB_DFF): \data_out [155] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23480 (SB_DFF): \data_out [156] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23481 (SB_DFF): \data_out [157] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23482 (SB_DFF): \data_out [158] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23483 (SB_DFF): \data_out [159] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23484 (SB_DFF): \data_out [160] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23485 (SB_DFF): \data_out [161] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23486 (SB_DFF): \data_out [162] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23487 (SB_DFF): \data_out [163] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23488 (SB_DFF): \data_out [164] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23489 (SB_DFF): \data_out [165] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23490 (SB_DFF): \data_out [166] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23491 (SB_DFF): \data_out [167] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23492 (SB_DFF): \data_out [168] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23493 (SB_DFF): \data_out [169] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23494 (SB_DFF): \data_out [170] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23495 (SB_DFF): \data_out [171] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23496 (SB_DFF): \data_out [172] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23497 (SB_DFF): \data_out [173] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23498 (SB_DFF): \data_out [174] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23499 (SB_DFF): \data_out [175] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$23500 (SB_DFF): \data_out [176] = 0
Handling FF init values in if_id.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21809 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21797 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21747 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21748 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21749 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21750 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21746 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21752 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21751 (SB_DFF): \data_out [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21754 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21755 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21756 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21757 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21758 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21759 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21760 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21761 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21762 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21763 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21764 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21765 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21766 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21767 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21768 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21769 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21770 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21771 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21772 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21753 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21774 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21773 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21776 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21777 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21778 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21779 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21780 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21781 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21782 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21783 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21784 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21785 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21786 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21787 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21788 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21789 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21790 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21791 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21792 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21793 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21794 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21775 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21796 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21795 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21798 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21799 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21800 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21801 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21802 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21803 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21804 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21805 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21806 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21807 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21808 (SB_DFF): \data_out [62] = 0
Handling FF init values in imm_gen.
Handling FF init values in instruction_memory.
Handling FF init values in mem_wb.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26643 (SB_DFF): \data_out [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26702 (SB_DFF): \data_out [65] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26670 (SB_DFF): \data_out [33] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26655 (SB_DFF): \data_out [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26648 (SB_DFF): \data_out [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26645 (SB_DFF): \data_out [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26644 (SB_DFF): \data_out [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26646 (SB_DFF): \data_out [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26649 (SB_DFF): \data_out [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26647 (SB_DFF): \data_out [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26650 (SB_DFF): \data_out [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26656 (SB_DFF): \data_out [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26652 (SB_DFF): \data_out [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26651 (SB_DFF): \data_out [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26653 (SB_DFF): \data_out [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26657 (SB_DFF): \data_out [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26654 (SB_DFF): \data_out [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26658 (SB_DFF): \data_out [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26671 (SB_DFF): \data_out [34] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26663 (SB_DFF): \data_out [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26660 (SB_DFF): \data_out [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26659 (SB_DFF): \data_out [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26661 (SB_DFF): \data_out [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26664 (SB_DFF): \data_out [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26662 (SB_DFF): \data_out [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26665 (SB_DFF): \data_out [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26672 (SB_DFF): \data_out [35] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26667 (SB_DFF): \data_out [30] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26666 (SB_DFF): \data_out [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26668 (SB_DFF): \data_out [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26673 (SB_DFF): \data_out [36] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26669 (SB_DFF): \data_out [32] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26674 (SB_DFF): \data_out [37] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26703 (SB_DFF): \data_out [66] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26686 (SB_DFF): \data_out [49] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26679 (SB_DFF): \data_out [42] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26676 (SB_DFF): \data_out [39] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26675 (SB_DFF): \data_out [38] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26677 (SB_DFF): \data_out [40] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26680 (SB_DFF): \data_out [43] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26678 (SB_DFF): \data_out [41] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26681 (SB_DFF): \data_out [44] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26687 (SB_DFF): \data_out [50] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26683 (SB_DFF): \data_out [46] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26682 (SB_DFF): \data_out [45] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26684 (SB_DFF): \data_out [47] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26688 (SB_DFF): \data_out [51] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26685 (SB_DFF): \data_out [48] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26689 (SB_DFF): \data_out [52] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26704 (SB_DFF): \data_out [67] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26694 (SB_DFF): \data_out [57] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26691 (SB_DFF): \data_out [54] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26690 (SB_DFF): \data_out [53] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26692 (SB_DFF): \data_out [55] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26695 (SB_DFF): \data_out [58] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26693 (SB_DFF): \data_out [56] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26696 (SB_DFF): \data_out [59] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26705 (SB_DFF): \data_out [68] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26698 (SB_DFF): \data_out [61] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26697 (SB_DFF): \data_out [60] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26699 (SB_DFF): \data_out [62] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26706 (SB_DFF): \data_out [69] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26700 (SB_DFF): \data_out [63] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26707 (SB_DFF): \data_out [70] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26637 (SB_DFF): \data_out [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26701 (SB_DFF): \data_out [64] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26734 (SB_DFF): \data_out [97] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26719 (SB_DFF): \data_out [82] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26712 (SB_DFF): \data_out [75] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26709 (SB_DFF): \data_out [72] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26708 (SB_DFF): \data_out [71] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26710 (SB_DFF): \data_out [73] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26713 (SB_DFF): \data_out [76] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26711 (SB_DFF): \data_out [74] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26714 (SB_DFF): \data_out [77] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26720 (SB_DFF): \data_out [83] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26716 (SB_DFF): \data_out [79] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26715 (SB_DFF): \data_out [78] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26717 (SB_DFF): \data_out [80] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26721 (SB_DFF): \data_out [84] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26718 (SB_DFF): \data_out [81] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26722 (SB_DFF): \data_out [85] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26735 (SB_DFF): \data_out [98] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26727 (SB_DFF): \data_out [90] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26724 (SB_DFF): \data_out [87] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26723 (SB_DFF): \data_out [86] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26725 (SB_DFF): \data_out [88] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26728 (SB_DFF): \data_out [91] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26726 (SB_DFF): \data_out [89] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26729 (SB_DFF): \data_out [92] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26736 (SB_DFF): \data_out [99] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26731 (SB_DFF): \data_out [94] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26730 (SB_DFF): \data_out [93] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26732 (SB_DFF): \data_out [95] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26737 (SB_DFF): \data_out [100] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26733 (SB_DFF): \data_out [96] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26738 (SB_DFF): \data_out [101] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26638 (SB_DFF): \data_out [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26750 (SB_DFF): \data_out [113] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26743 (SB_DFF): \data_out [106] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26740 (SB_DFF): \data_out [103] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26739 (SB_DFF): \data_out [102] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26741 (SB_DFF): \data_out [104] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26744 (SB_DFF): \data_out [107] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26742 (SB_DFF): \data_out [105] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26745 (SB_DFF): \data_out [108] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26751 (SB_DFF): \data_out [114] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26747 (SB_DFF): \data_out [110] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26746 (SB_DFF): \data_out [109] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26748 (SB_DFF): \data_out [111] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26752 (SB_DFF): \data_out [115] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26749 (SB_DFF): \data_out [112] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26753 (SB_DFF): \data_out [116] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26639 (SB_DFF): \data_out [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26640 (SB_DFF): \data_out [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26641 (SB_DFF): \data_out [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$26642 (SB_DFF): \data_out [5] = 0
Handling FF init values in mux2to1.
Handling FF init values in program_counter.
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21745 (SB_DFF): \outAddr [31] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21730 (SB_DFF): \outAddr [16] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21715 (SB_DFF): \outAddr [1] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21716 (SB_DFF): \outAddr [2] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21717 (SB_DFF): \outAddr [3] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21718 (SB_DFF): \outAddr [4] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21719 (SB_DFF): \outAddr [5] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21720 (SB_DFF): \outAddr [6] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21721 (SB_DFF): \outAddr [7] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21722 (SB_DFF): \outAddr [8] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21723 (SB_DFF): \outAddr [9] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21724 (SB_DFF): \outAddr [10] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21725 (SB_DFF): \outAddr [11] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21726 (SB_DFF): \outAddr [12] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21727 (SB_DFF): \outAddr [13] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21714 (SB_DFF): \outAddr [0] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21729 (SB_DFF): \outAddr [15] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21728 (SB_DFF): \outAddr [14] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21731 (SB_DFF): \outAddr [17] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21732 (SB_DFF): \outAddr [18] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21733 (SB_DFF): \outAddr [19] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21734 (SB_DFF): \outAddr [20] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21735 (SB_DFF): \outAddr [21] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21736 (SB_DFF): \outAddr [22] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21737 (SB_DFF): \outAddr [23] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21738 (SB_DFF): \outAddr [24] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21739 (SB_DFF): \outAddr [25] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21740 (SB_DFF): \outAddr [26] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21741 (SB_DFF): \outAddr [27] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21742 (SB_DFF): \outAddr [28] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21743 (SB_DFF): \outAddr [29] = 0
FF init value for cell $auto$simplemap.cc:420:simplemap_dff$21744 (SB_DFF): \outAddr [30] = 0
Handling FF init values in regfile.
Handling FF init values in sign_mask_gen.
Handling FF init values in top.

19.36. Executing ICE40_FFSSR pass (merge synchronous set/reset into FF cells).
Merging set/reset $_MUX_ cells into SB_FFs in ALUControl.
Merging set/reset $_MUX_ cells into SB_FFs in ForwardingUnit.
Merging set/reset $_MUX_ cells into SB_FFs in adder.
Merging set/reset $_MUX_ cells into SB_FFs in alu.
Merging set/reset $_MUX_ cells into SB_FFs in branch_decision.
Merging set/reset $_MUX_ cells into SB_FFs in branch_predictor.
Merging set/reset $_MUX_ cells into SB_FFs in control.
Merging set/reset $_MUX_ cells into SB_FFs in cpu.
Merging set/reset $_MUX_ cells into SB_FFs in csr_file.
Merging set/reset $_MUX_ cells into SB_FFs in data_mem.
Merging set/reset $_MUX_ cells into SB_FFs in ex_mem.
Merging set/reset $_MUX_ cells into SB_FFs in id_ex.
Merging set/reset $_MUX_ cells into SB_FFs in if_id.
Merging set/reset $_MUX_ cells into SB_FFs in imm_gen.
Merging set/reset $_MUX_ cells into SB_FFs in instruction_memory.
Merging set/reset $_MUX_ cells into SB_FFs in mem_wb.
Merging set/reset $_MUX_ cells into SB_FFs in mux2to1.
Merging set/reset $_MUX_ cells into SB_FFs in program_counter.
Merging set/reset $_MUX_ cells into SB_FFs in regfile.
Merging set/reset $_MUX_ cells into SB_FFs in sign_mask_gen.
Merging set/reset $_MUX_ cells into SB_FFs in top.

19.37. Executing ICE40_OPT pass (performing simple optimizations).

19.37.1. Running ICE40 specific optimizations.

19.37.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
<suppressed ~11 debug messages>
Optimizing module ForwardingUnit.
<suppressed ~2 debug messages>
Optimizing module adder.
Optimizing module alu.
<suppressed ~33 debug messages>
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
<suppressed ~8 debug messages>
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
<suppressed ~106 debug messages>
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
<suppressed ~4 debug messages>
Optimizing module top.
<suppressed ~1 debug messages>

19.37.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
<suppressed ~243 debug messages>
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 81 cells.

19.37.4. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2622 unused wires.
<suppressed ~9 debug messages>

19.37.6. Rerunning OPT passes. (Removed registers in this run.)

19.37.7. Running ICE40 specific optimizations.

19.37.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ALUControl.
Optimizing module ForwardingUnit.
Optimizing module adder.
Optimizing module alu.
Optimizing module branch_decision.
Optimizing module branch_predictor.
Optimizing module control.
Optimizing module cpu.
Optimizing module csr_file.
Optimizing module data_mem.
Optimizing module ex_mem.
Optimizing module id_ex.
Optimizing module if_id.
Optimizing module imm_gen.
Optimizing module instruction_memory.
Optimizing module mem_wb.
Optimizing module mux2to1.
Optimizing module program_counter.
Optimizing module regfile.
Optimizing module sign_mask_gen.
Optimizing module top.

19.37.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ALUControl'.
Finding identical cells in module `\ForwardingUnit'.
Finding identical cells in module `\adder'.
Finding identical cells in module `\alu'.
Finding identical cells in module `\branch_decision'.
Finding identical cells in module `\branch_predictor'.
Finding identical cells in module `\control'.
Finding identical cells in module `\cpu'.
Finding identical cells in module `\csr_file'.
Finding identical cells in module `\data_mem'.
Finding identical cells in module `\ex_mem'.
Finding identical cells in module `\id_ex'.
Finding identical cells in module `\if_id'.
Finding identical cells in module `\imm_gen'.
Finding identical cells in module `\instruction_memory'.
Finding identical cells in module `\mem_wb'.
Finding identical cells in module `\mux2to1'.
Finding identical cells in module `\program_counter'.
Finding identical cells in module `\regfile'.
Finding identical cells in module `\sign_mask_gen'.
Finding identical cells in module `\top'.
Removed a total of 0 cells.

19.37.10. Executing OPT_RMDFF pass (remove dff with constant values).

19.37.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ALUControl..
Finding unused cells or wires in module \ForwardingUnit..
Finding unused cells or wires in module \adder..
Finding unused cells or wires in module \alu..
Finding unused cells or wires in module \branch_decision..
Finding unused cells or wires in module \branch_predictor..
Finding unused cells or wires in module \control..
Finding unused cells or wires in module \cpu..
Finding unused cells or wires in module \csr_file..
Finding unused cells or wires in module \data_mem..
Finding unused cells or wires in module \ex_mem..
Finding unused cells or wires in module \id_ex..
Finding unused cells or wires in module \if_id..
Finding unused cells or wires in module \imm_gen..
Finding unused cells or wires in module \instruction_memory..
Finding unused cells or wires in module \mem_wb..
Finding unused cells or wires in module \mux2to1..
Finding unused cells or wires in module \program_counter..
Finding unused cells or wires in module \regfile..
Finding unused cells or wires in module \sign_mask_gen..
Finding unused cells or wires in module \top..

19.37.12. Finished OPT passes. (There is nothing left to do.)

19.38. Executing TECHMAP pass (map to technology primitives).

19.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

19.38.2. Continuing TECHMAP pass.
No more expansions possible.

19.39. Executing ABC pass (technology mapping using ABC).

19.39.1. Extracting gate netlist of module `\ALUControl' to `<abc-temp-dir>/input.blif'..
Extracted 167 gates and 179 wires to a netlist network with 11 inputs and 7 outputs.

19.39.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      19.
ABC: Participating nodes from both networks       =      53.
ABC: Participating nodes from the first network   =      18. (  54.55 % of nodes)
ABC: Participating nodes from the second network  =      35. ( 106.06 % of nodes)
ABC: Node pairs (any polarity)                    =      18. (  54.55 % of names can be moved)
ABC: Node pairs (same polarity)                   =      13. (  39.39 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:      161
ABC RESULTS:           input signals:       11
ABC RESULTS:          output signals:        7
Removing temp directory.

19.39.2. Extracting gate netlist of module `\ForwardingUnit' to `<abc-temp-dir>/input.blif'..
Extracted 143 gates and 203 wires to a netlist network with 60 inputs and 4 outputs.

19.39.2.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      15.
ABC: Participating nodes from both networks       =      28.
ABC: Participating nodes from the first network   =      14. (  22.95 % of nodes)
ABC: Participating nodes from the second network  =      14. (  22.95 % of nodes)
ABC: Node pairs (any polarity)                    =      14. (  22.95 % of names can be moved)
ABC: Node pairs (same polarity)                   =       6. (   9.84 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.2.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       60
ABC RESULTS:        internal signals:      139
ABC RESULTS:           input signals:       60
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.3. Extracting gate netlist of module `\adder' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.4. Extracting gate netlist of module `\alu' to `<abc-temp-dir>/input.blif'..
Extracted 1296 gates and 1403 wires to a netlist network with 106 inputs and 98 outputs.

19.39.4.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     272.
ABC: Participating nodes from both networks       =     586.
ABC: Participating nodes from the first network   =     271. (  43.50 % of nodes)
ABC: Participating nodes from the second network  =     315. (  50.56 % of nodes)
ABC: Node pairs (any polarity)                    =     271. (  43.50 % of names can be moved)
ABC: Node pairs (same polarity)                   =     132. (  21.19 % of names can be moved)
ABC: Total runtime =     0.02 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.4.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      622
ABC RESULTS:        internal signals:     1199
ABC RESULTS:           input signals:      106
ABC RESULTS:          output signals:       98
Removing temp directory.

19.39.5. Extracting gate netlist of module `\branch_decision' to `<abc-temp-dir>/input.blif'..
Extracted 6 gates and 10 wires to a netlist network with 4 inputs and 3 outputs.

19.39.5.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       7.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       4. ( 100.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.5.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        3
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.6. Extracting gate netlist of module `\branch_predictor' to `<abc-temp-dir>/input.blif'..
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 3 outputs.

19.39.6.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.6.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        8
ABC RESULTS:           input signals:        4
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.7. Extracting gate netlist of module `\control' to `<abc-temp-dir>/input.blif'..
Extracted 36 gates and 43 wires to a netlist network with 7 inputs and 12 outputs.

19.39.7.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      13.
ABC: Participating nodes from both networks       =      24.
ABC: Participating nodes from the first network   =      12. (  85.71 % of nodes)
ABC: Participating nodes from the second network  =      12. (  85.71 % of nodes)
ABC: Node pairs (any polarity)                    =      12. (  85.71 % of names can be moved)
ABC: Node pairs (same polarity)                   =      12. (  85.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.7.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       13
ABC RESULTS:        internal signals:       24
ABC RESULTS:           input signals:        7
ABC RESULTS:          output signals:       12
Removing temp directory.

19.39.8. Extracting gate netlist of module `\cpu' to `<abc-temp-dir>/input.blif'..
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 3 outputs.

19.39.8.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       4.
ABC: Participating nodes from both networks       =       6.
ABC: Participating nodes from the first network   =       3. (  75.00 % of nodes)
ABC: Participating nodes from the second network  =       3. (  75.00 % of nodes)
ABC: Node pairs (any polarity)                    =       3. (  75.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       3. (  75.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.8.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        3
ABC RESULTS:        internal signals:        2
ABC RESULTS:           input signals:        6
ABC RESULTS:          output signals:        3
Removing temp directory.

19.39.9. Extracting gate netlist of module `\csr_file' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.10. Extracting gate netlist of module `\data_mem' to `<abc-temp-dir>/input.blif'..
Extracted 608 gates and 746 wires to a netlist network with 137 inputs and 104 outputs.

19.39.10.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      91.
ABC: Participating nodes from both networks       =     303.
ABC: Participating nodes from the first network   =     120. (  50.63 % of nodes)
ABC: Participating nodes from the second network  =     183. (  77.22 % of nodes)
ABC: Node pairs (any polarity)                    =     120. (  50.63 % of names can be moved)
ABC: Node pairs (same polarity)                   =     101. (  42.62 % of names can be moved)
ABC: Total runtime =     0.01 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.10.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:      206
ABC RESULTS:        internal signals:      505
ABC RESULTS:           input signals:      137
ABC RESULTS:          output signals:      104
Removing temp directory.

19.39.11. Extracting gate netlist of module `\ex_mem' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.12. Extracting gate netlist of module `\id_ex' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.13. Extracting gate netlist of module `\if_id' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.14. Extracting gate netlist of module `\imm_gen' to `<abc-temp-dir>/input.blif'..
Extracted 231 gates and 260 wires to a netlist network with 29 inputs and 31 outputs.

19.39.14.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      48.
ABC: Participating nodes from both networks       =      95.
ABC: Participating nodes from the first network   =      47. (  88.68 % of nodes)
ABC: Participating nodes from the second network  =      48. (  90.57 % of nodes)
ABC: Node pairs (any polarity)                    =      47. (  88.68 % of names can be moved)
ABC: Node pairs (same polarity)                   =      46. (  86.79 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.14.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       52
ABC RESULTS:        internal signals:      200
ABC RESULTS:           input signals:       29
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.15. Extracting gate netlist of module `\instruction_memory' to `<abc-temp-dir>/input.blif'..
Extracted 2375 gates and 2387 wires to a netlist network with 10 inputs and 31 outputs.

19.39.15.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =     371.
ABC: Participating nodes from both networks       =     810.
ABC: Participating nodes from the first network   =     371. (  20.90 % of nodes)
ABC: Participating nodes from the second network  =     439. (  24.73 % of nodes)
ABC: Node pairs (any polarity)                    =     370. (  20.85 % of names can be moved)
ABC: Node pairs (same polarity)                   =     208. (  11.72 % of names can be moved)
ABC: Total runtime =     0.17 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.15.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     1774
ABC RESULTS:        internal signals:     2346
ABC RESULTS:           input signals:       10
ABC RESULTS:          output signals:       31
Removing temp directory.

19.39.16. Extracting gate netlist of module `\mem_wb' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.17. Extracting gate netlist of module `\mux2to1' to `<abc-temp-dir>/input.blif'..
Extracted 32 gates and 97 wires to a netlist network with 65 inputs and 32 outputs.

19.39.17.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      33.
ABC: Participating nodes from both networks       =      64.
ABC: Participating nodes from the first network   =      32. (  96.97 % of nodes)
ABC: Participating nodes from the second network  =      32. (  96.97 % of nodes)
ABC: Node pairs (any polarity)                    =      32. (  96.97 % of names can be moved)
ABC: Node pairs (same polarity)                   =      32. (  96.97 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.17.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       32
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:       65
ABC RESULTS:          output signals:       32
Removing temp directory.

19.39.18. Extracting gate netlist of module `\program_counter' to `<abc-temp-dir>/input.blif'..
Extracted 0 gates and 0 wires to a netlist network with 0 inputs and 0 outputs.
Don't call ABC as there is nothing to map.
Removing temp directory.

19.39.19. Extracting gate netlist of module `\regfile' to `<abc-temp-dir>/input.blif'..
Extracted 98 gates and 216 wires to a netlist network with 118 inputs and 66 outputs.

19.39.19.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =      69.
ABC: Participating nodes from both networks       =     138.
ABC: Participating nodes from the first network   =      69. (  84.15 % of nodes)
ABC: Participating nodes from the second network  =      69. (  84.15 % of nodes)
ABC: Node pairs (any polarity)                    =      69. (  84.15 % of names can be moved)
ABC: Node pairs (same polarity)                   =      67. (  81.71 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.19.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:       81
ABC RESULTS:        internal signals:       32
ABC RESULTS:           input signals:      118
ABC RESULTS:          output signals:       66
Removing temp directory.

19.39.20. Extracting gate netlist of module `\sign_mask_gen' to `<abc-temp-dir>/input.blif'..
Extracted 13 gates and 16 wires to a netlist network with 3 inputs and 4 outputs.

19.39.20.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       5.
ABC: Participating nodes from both networks       =      11.
ABC: Participating nodes from the first network   =       4. (  80.00 % of nodes)
ABC: Participating nodes from the second network  =       7. ( 140.00 % of nodes)
ABC: Node pairs (any polarity)                    =       4. (  80.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       4. (  80.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.20.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        4
ABC RESULTS:        internal signals:        9
ABC RESULTS:           input signals:        3
ABC RESULTS:          output signals:        4
Removing temp directory.

19.39.21. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 1 gates and 3 wires to a netlist network with 2 inputs and 1 outputs.

19.39.21.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =       2.
ABC: Participating nodes from both networks       =       2.
ABC: Participating nodes from the first network   =       1. (  50.00 % of nodes)
ABC: Participating nodes from the second network  =       1. (  50.00 % of nodes)
ABC: Node pairs (any polarity)                    =       1. (  50.00 % of names can be moved)
ABC: Node pairs (same polarity)                   =       1. (  50.00 % of names can be moved)
ABC: Total runtime =     0.00 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

19.39.21.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:        1
ABC RESULTS:        internal signals:        0
ABC RESULTS:           input signals:        2
ABC RESULTS:          output signals:        1
Removing temp directory.

19.40. Executing ICE40_WRAPCARRY pass (wrap carries).

19.41. Executing TECHMAP pass (map to technology primitives).

19.41.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Successfully finished Verilog frontend.

19.41.2. Continuing TECHMAP pass.
No more expansions possible.
Removed 34 unused cells and 1694 unused wires.

19.42. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17

Eliminating LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17

Combining LUTs.
Number of LUTs:       32
  2-LUT                7
  3-LUT                8
  4-LUT               17
Discovering LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Eliminating LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47

Combining LUTs.
Number of LUTs:       60
  2-LUT                5
  3-LUT                8
  4-LUT               47
Discovering LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31

Eliminating LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31

Combining LUTs.
Number of LUTs:       32
  2-LUT                1
  3-LUT               31
Discovering LUTs.
Number of LUTs:      655
  1-LUT               32
  2-LUT               76
  3-LUT              231
  4-LUT              316

Eliminating LUTs.
Number of LUTs:      655
  1-LUT               32
  2-LUT               76
  3-LUT              231
  4-LUT              316

Combining LUTs.
Number of LUTs:      651
  1-LUT               32
  2-LUT               72
  3-LUT              227
  4-LUT              320
Discovering LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                1
  3-LUT                1
  4-LUT                1
Discovering LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Eliminating LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33

Combining LUTs.
Number of LUTs:       35
  2-LUT                2
  3-LUT               33
Discovering LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Eliminating LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5

Combining LUTs.
Number of LUTs:       13
  2-LUT                4
  3-LUT                4
  4-LUT                5
Discovering LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Eliminating LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1

Combining LUTs.
Number of LUTs:        3
  2-LUT                2
  4-LUT                1
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Eliminating LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104

Combining LUTs.
Number of LUTs:      206
  2-LUT               29
  3-LUT               73
  4-LUT              104
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Eliminating LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20

Combining LUTs.
Number of LUTs:       52
  2-LUT               19
  3-LUT               13
  4-LUT               20
Discovering LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196

Eliminating LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196

Combining LUTs.
Number of LUTs:     1774
  2-LUT              187
  3-LUT              391
  4-LUT             1196
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       32
  3-LUT               32

Eliminating LUTs.
Number of LUTs:       32
  3-LUT               32

Combining LUTs.
Number of LUTs:       32
  3-LUT               32
Discovering LUTs.
Number of LUTs:        0

Eliminating LUTs.
Number of LUTs:        0

Combining LUTs.
Number of LUTs:        0
Discovering LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Eliminating LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73

Combining LUTs.
Number of LUTs:       81
  1-LUT                1
  2-LUT                3
  3-LUT                4
  4-LUT               73
Discovering LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Eliminating LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3

Combining LUTs.
Number of LUTs:        4
  1-LUT                1
  2-LUT                3
Discovering LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminating LUTs.
Number of LUTs:        1
  2-LUT                1

Combining LUTs.
Number of LUTs:        1
  2-LUT                1

Eliminated 0 LUTs.
Combined 4 LUTs.
<suppressed ~18790 debug messages>

19.43. Executing TECHMAP pass (map to technology primitives).

19.43.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$__DFFE_NN0'.
Generating RTLIL representation for module `\$__DFFE_NN1'.
Generating RTLIL representation for module `\$__DFFE_PN0'.
Generating RTLIL representation for module `\$__DFFE_PN1'.
Generating RTLIL representation for module `\$__DFFE_NP0'.
Generating RTLIL representation for module `\$__DFFE_NP1'.
Generating RTLIL representation for module `\$__DFFE_PP0'.
Generating RTLIL representation for module `\$__DFFE_PP1'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

19.43.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110010101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001000101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011001100111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001000110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011110001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011011111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110000010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010001111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000100011100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110010011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010100011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001001110011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100100010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111010001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011100111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011101110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101101001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010101010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010101000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010101110111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111001000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110011100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011000000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001000111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001010011000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111111111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101010001000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100110010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010000011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000110011101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101100111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011010011111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001110010100110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101110011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000100010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110110011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101011111001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011101100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101000110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110001011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
No more expansions possible.
<suppressed ~7932 debug messages>
Removed 0 unused cells and 5958 unused wires.

19.44. Executing AUTONAME pass.
Renamed 140 objects in module ALUControl (8 iterations).
Renamed 356 objects in module ForwardingUnit (10 iterations).
Renamed 95 objects in module adder (3 iterations).
Renamed 6337 objects in module alu (25 iterations).
Renamed 3 objects in module branch_decision (2 iterations).
Renamed 172 objects in module branch_predictor (5 iterations).
Renamed 16 objects in module control (4 iterations).
Renamed 3 objects in module cpu (2 iterations).
Renamed 8 objects in module csr_file (2 iterations).
Renamed 1375 objects in module data_mem (22 iterations).
Renamed 155 objects in module ex_mem (2 iterations).
Renamed 178 objects in module id_ex (2 iterations).
Renamed 64 objects in module if_id (2 iterations).
Renamed 169 objects in module imm_gen (12 iterations).
Renamed 14468 objects in module instruction_memory (23 iterations).
Renamed 117 objects in module mem_wb (2 iterations).
Renamed 32 objects in module mux2to1 (2 iterations).
Renamed 32 objects in module program_counter (2 iterations).
Renamed 262 objects in module regfile (14 iterations).
Renamed 4 objects in module sign_mask_gen (2 iterations).
Renamed 1 objects in module top (2 iterations).
<suppressed ~6407 debug messages>

19.45. Executing HIERARCHY pass (managing design hierarchy).

19.45.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen

19.45.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \data_mem
Used module:     \instruction_memory
Used module:     \cpu
Used module:         \csr_file
Used module:         \program_counter
Used module:         \mux2to1
Used module:         \adder
Used module:         \ALUControl
Used module:         \alu
Used module:         \branch_decision
Used module:         \branch_predictor
Used module:         \control
Used module:         \ex_mem
Used module:         \ForwardingUnit
Used module:         \id_ex
Used module:         \if_id
Used module:         \imm_gen
Used module:         \mem_wb
Used module:         \regfile
Used module:         \sign_mask_gen
Removed 0 unused modules.

19.46. Printing statistics.

=== ALUControl ===

   Number of wires:                 28
   Number of wire bits:             43
   Number of public wires:          28
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== ForwardingUnit ===

   Number of wires:                 71
   Number of wire bits:            120
   Number of public wires:          71
   Number of public wire bits:     120
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 60
     SB_LUT4                        60

=== adder ===

   Number of wires:                  4
   Number of wire bits:            128
   Number of public wires:           4
   Number of public wire bits:     128
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 63
     SB_CARRY                       31
     SB_LUT4                        32

=== alu ===

   Number of wires:                569
   Number of wire bits:            793
   Number of public wires:         569
   Number of public wire bits:     793
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                714
     SB_CARRY                       63
     SB_LUT4                       651

=== branch_decision ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  3
     SB_LUT4                         3

=== branch_predictor ===

   Number of wires:                 12
   Number of wire bits:            138
   Number of public wires:          12
   Number of public wire bits:     138
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 69
     SB_CARRY                       31
     SB_DFFE                         2
     SB_DFFN                         1
     SB_LUT4                        35

=== control ===

   Number of wires:                 14
   Number of wire bits:             20
   Number of public wires:          14
   Number of public wire bits:      20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     SB_LUT4                        13

=== cpu ===

   Number of wires:                 72
   Number of wire bits:           1772
   Number of public wires:          72
   Number of public wire bits:    1772
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 44
     ALUControl                      1
     ForwardingUnit                  1
     SB_LUT4                         3
     adder                           2
     alu                             1
     branch_decision                 1
     branch_predictor                1
     control                         1
     csr_file                        1
     ex_mem                          1
     id_ex                           1
     if_id                           1
     imm_gen                         1
     mem_wb                          1
     mux2to1                        24
     program_counter                 1
     regfile                         1
     sign_mask_gen                   1

=== csr_file ===

   Number of wires:                 14
   Number of wire bits:            218
   Number of public wires:          14
   Number of public wire bits:     218
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  8
     SB_RAM40_4K                     8

=== data_mem ===

   Number of wires:                180
   Number of wire bits:            847
   Number of public wires:         180
   Number of public wire bits:     847
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                336
     SB_DFFE                       122
     SB_LUT4                       206
     SB_RAM40_4K                     8

=== ex_mem ===

   Number of wires:                  3
   Number of wire bits:            311
   Number of public wires:           3
   Number of public wire bits:     311
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                155
     SB_DFF                        155

=== id_ex ===

   Number of wires:                  3
   Number of wire bits:            357
   Number of public wires:           3
   Number of public wire bits:     357
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                178
     SB_DFF                        178

=== if_id ===

   Number of wires:                  3
   Number of wire bits:            129
   Number of public wires:           3
   Number of public wire bits:     129
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 64
     SB_DFF                         64

=== imm_gen ===

   Number of wires:                 23
   Number of wire bits:             85
   Number of public wires:          23
   Number of public wire bits:      85
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 52
     SB_LUT4                        52

=== instruction_memory ===

   Number of wires:               5841
   Number of wire bits:         132879
   Number of public wires:        5841
   Number of public wire bits:  132879
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1774
     SB_LUT4                      1774

=== mem_wb ===

   Number of wires:                  3
   Number of wire bits:            235
   Number of public wires:           3
   Number of public wire bits:     235
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                117
     SB_DFF                        117

=== mux2to1 ===

   Number of wires:                  4
   Number of wire bits:             97
   Number of public wires:           4
   Number of public wire bits:      97
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_LUT4                        32

=== program_counter ===

   Number of wires:                  3
   Number of wire bits:             65
   Number of public wires:           3
   Number of public wire bits:      65
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 32
     SB_DFF                         32

=== regfile ===

   Number of wires:                 32
   Number of wire bits:            273
   Number of public wires:          32
   Number of public wire bits:     273
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                133
     SB_DFF                         48
     SB_LUT4                        81
     SB_RAM40_4K                     4

=== sign_mask_gen ===

   Number of wires:                  3
   Number of wire bits:             10
   Number of public wires:           3
   Number of public wire bits:      10
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     SB_LUT4                         4

=== top ===

   Number of wires:                 14
   Number of wire bits:            179
   Number of public wires:          14
   Number of public wire bits:     179
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     SB_HFOSC                        1
     SB_LUT4                         1
     cpu                             1
     data_mem                        1
     instruction_memory              1

=== design hierarchy ===

   top                               1
     cpu                             1
       ALUControl                    1
       ForwardingUnit                1
       adder                         2
       alu                           1
       branch_decision               1
       branch_predictor              1
       control                       1
       csr_file                      1
       ex_mem                        1
       id_ex                         1
       if_id                         1
       imm_gen                       1
       mem_wb                        1
       mux2to1                      24
       program_counter               1
       regfile                       1
       sign_mask_gen                 1
     data_mem                        1
     instruction_memory              1

   Number of wires:               6999
   Number of wire bits:         141065
   Number of public wires:        6999
   Number of public wire bits:  141065
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               4643
     SB_CARRY                      156
     SB_DFF                        594
     SB_DFFE                       124
     SB_DFFN                         1
     SB_HFOSC                        1
     SB_LUT4                      3747
     SB_RAM40_4K                    20

19.47. Executing CHECK pass (checking for obvious problems).
checking module ALUControl..
Warning: Wire ALUControl.ALUCtl has an unprocessed 'init' attribute.
checking module ForwardingUnit..
checking module adder..
checking module alu..
Warning: Wire alu.ALUOut has an unprocessed 'init' attribute.
Warning: Wire alu.Branch_Enable has an unprocessed 'init' attribute.
checking module branch_decision..
checking module branch_predictor..
checking module control..
checking module cpu..
checking module csr_file..
checking module data_mem..
checking module ex_mem..
checking module id_ex..
checking module if_id..
checking module imm_gen..
Warning: Wire imm_gen.imm has an unprocessed 'init' attribute.
checking module instruction_memory..
checking module mem_wb..
checking module mux2to1..
checking module program_counter..
checking module regfile..
checking module sign_mask_gen..
checking module top..
found and reported 4 problems.

19.48. Executing BLIF backend.

20. Executing JSON backend.

Warnings: 4 unique messages, 4 total
End of script. Logfile hash: dbc0f8377c, CPU: user 9.46s system 0.14s, MEM: 243.67 MB peak
Yosys 0.9+2406 (git sha1 c98cde88, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 18% 22x opt_clean (1 sec), 17% 15x opt_rmdff (1 sec), ...
