#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2700185 on Thu Oct 24 18:46:05 MDT 2019
# IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
# Start of session at: Sun Aug 24 15:54:02 2025
# Process ID: 19100
# Current directory: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3
# Command line: vivado.exe -log ga_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ga_top.tcl
# Log file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/ga_top.vds
# Journal file: D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3\vivado.jou
#-----------------------------------------------------------
source ga_top.tcl -notrace
Command: synth_design -top ga_top -part xc7s6cpga196-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s6'
INFO: [Device 21-403] Loading part xc7s6cpga196-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20080 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 932.750 ; gain = 235.383
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ga_top' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/new/GA_top.sv:1]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter FITNESS_WIDTH bound to: 14 - type: integer 
	Parameter POPULATION_SIZE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter TOTAL_FIT_WIDTH bound to: 19 - type: integer 
	Parameter LFSR_WIDTH bound to: 16 - type: integer 
	Parameter S_IDLE bound to: 2'b00 
	Parameter S_INIT bound to: 2'b01 
	Parameter S_RUNNING bound to: 2'b10 
	Parameter S_DONE bound to: 2'b11 
	Parameter P_IDLE bound to: 3'b000 
	Parameter P_SELECT bound to: 3'b001 
	Parameter P_CROSSOVER bound to: 3'b010 
	Parameter P_MUTATION bound to: 3'b011 
	Parameter P_EVALUATE bound to: 3'b100 
	Parameter P_UPDATE bound to: 3'b101 
INFO: [Synth 8-6157] synthesizing module 'lfsr_SudoRandom' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:2]
	Parameter WIDTH1 bound to: 16 - type: integer 
	Parameter WIDTH2 bound to: 15 - type: integer 
	Parameter WIDTH3 bound to: 14 - type: integer 
	Parameter WIDTH4 bound to: 13 - type: integer 
	Parameter defualtSeed1 bound to: 16'b1010110011100001 
	Parameter defualtSeed2 bound to: 15'b011101111101110 
	Parameter defualtSeed3 bound to: 14'b10101110101101 
	Parameter defualtSeed4 bound to: 13'b1110110101101 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:39]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "srl" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:39]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:39]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:44]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "srl" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:44]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:44]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:49]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "srl" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:49]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:54]
INFO: [Synth 8-5534] Detected attribute (* srl_style = "srl" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:54]
INFO: [Synth 8-5534] Detected attribute (* shreg_extract = "yes" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:54]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:59]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:64]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'lfsr_SudoRandom' (1#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:2]
INFO: [Synth 8-6157] synthesizing module 'lfsr_SudoRandom__parameterized0' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:2]
	Parameter WIDTH1 bound to: 16 - type: integer 
	Parameter WIDTH2 bound to: 15 - type: integer 
	Parameter WIDTH3 bound to: 14 - type: integer 
	Parameter WIDTH4 bound to: 13 - type: integer 
	Parameter defualtSeed1 bound to: 16'b1011111011101111 
	Parameter defualtSeed2 bound to: 15'b011101111101110 
	Parameter defualtSeed3 bound to: 14'b10101110101101 
	Parameter defualtSeed4 bound to: 13'b1110110101101 
INFO: [Synth 8-6155] done synthesizing module 'lfsr_SudoRandom__parameterized0' (1#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:2]
INFO: [Synth 8-6157] synthesizing module 'lfsr_SudoRandom__parameterized1' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:2]
	Parameter WIDTH1 bound to: 16 - type: integer 
	Parameter WIDTH2 bound to: 15 - type: integer 
	Parameter WIDTH3 bound to: 14 - type: integer 
	Parameter WIDTH4 bound to: 13 - type: integer 
	Parameter defualtSeed1 bound to: 16'b1101111010101101 
	Parameter defualtSeed2 bound to: 15'b011101111101110 
	Parameter defualtSeed3 bound to: 14'b10101110101101 
	Parameter defualtSeed4 bound to: 13'b1110110101101 
INFO: [Synth 8-6155] done synthesizing module 'lfsr_SudoRandom__parameterized1' (1#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/lfsr_random.sv:2]
INFO: [Synth 8-6157] synthesizing module 'selection' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:1]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter FITNESS_WIDTH bound to: 14 - type: integer 
	Parameter POPULATION_SIZE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
	Parameter LFSR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:38]
INFO: [Synth 8-6155] done synthesizing module 'selection' (2#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/selection.sv:1]
INFO: [Synth 8-6157] synthesizing module 'crossover' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:2]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter LSFR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:46]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:47]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:50]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:51]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:40]
INFO: [Synth 8-6155] done synthesizing module 'crossover' (3#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/crossover.sv:2]
INFO: [Synth 8-6157] synthesizing module 'mutation' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter LSFR_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:33]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:34]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:35]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:36]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:37]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:38]
INFO: [Synth 8-5534] Detected attribute (* use_dsp = "no" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:28]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:64]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:65]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:66]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:67]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:68]
WARNING: [Synth 8-5788] Register local_lsfr_input_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:79]
WARNING: [Synth 8-5788] Register next_temp_child_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:83]
WARNING: [Synth 8-5788] Register local_swap_pos1_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:99]
WARNING: [Synth 8-5788] Register local_swap_pos2_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:100]
WARNING: [Synth 8-5788] Register temp_bit_reg in module mutation is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:109]
INFO: [Synth 8-6155] done synthesizing module 'mutation' (4#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/mutation.sv:2]
INFO: [Synth 8-6157] synthesizing module 'fitness_evaluator' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/fitness_evaluator.sv:1]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter FITNESS_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'fitness_evaluator' (5#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/fitness_evaluator.sv:1]
INFO: [Synth 8-6157] synthesizing module 'population_memory' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:1]
	Parameter CHROMOSOME_WIDTH bound to: 16 - type: integer 
	Parameter FITNESS_WIDTH bound to: 14 - type: integer 
	Parameter POPULATION_SIZE bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:43]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:44]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:48]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:49]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:50]
INFO: [Synth 8-6155] done synthesizing module 'population_memory' (6#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:1]
WARNING: [Synth 8-689] width (19) of port connection 'total_fitness_out' does not match port width (14) of module 'population_memory' [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/new/GA_top.sv:216]
INFO: [Synth 8-6085] Hierarchical reference on 'population' stops possible memory inference [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:43]
INFO: [Synth 8-6085] Hierarchical reference on 'fitness_values' stops possible memory inference [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/imports/GA/population_memory.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'ga_top' (7#1) [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/sources_1/new/GA_top.sv:1]
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[3] driven by constant 0
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[2] driven by constant 0
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[1] driven by constant 0
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[0] driven by constant 0
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1026.297 ; gain = 328.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.297 ; gain = 328.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1026.297 ; gain = 328.930
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 1026.297 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Finished Parsing XDC File [D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.srcs/constrs_1/new/CLK.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1144.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1144.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.660 ; gain = 447.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s6cpga196-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.660 ; gain = 447.293
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1144.660 ; gain = 447.293
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ga_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  S_IDLE |                             0100 |                               00
                  S_INIT |                             1000 |                               01
               S_RUNNING |                             0001 |                               10
                  S_DONE |                             0010 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'ga_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1144.660 ; gain = 447.293
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 66    
	   2 Input     15 Bit       Adders := 15    
	   4 Input     15 Bit       Adders := 1     
	   2 Input     14 Bit       Adders := 15    
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 16    
	   3 Input      5 Bit       Adders := 1     
	  16 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 38    
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
	   4 Input     16 Bit         XORs := 3     
	   3 Input     16 Bit         XORs := 3     
	   2 Input     16 Bit         XORs := 3     
	   4 Input      1 Bit         XORs := 12    
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 26    
	               15 Bit    Registers := 4     
	               14 Bit    Registers := 20    
	               13 Bit    Registers := 3     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 15    
+---Multipliers : 
	                14x30  Multipliers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 295   
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 7     
	   2 Input     14 Bit        Muxes := 223   
	   2 Input     13 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 22    
	   4 Input      4 Bit        Muxes := 3     
	  16 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 10    
	   2 Input      1 Bit        Muxes := 116   
	  16 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ga_top 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 6     
	   4 Input      1 Bit        Muxes := 9     
Module lfsr_SudoRandom 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     16 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
Module lfsr_SudoRandom__parameterized0 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     16 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
Module lfsr_SudoRandom__parameterized1 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     16 Bit         XORs := 1     
	   3 Input     16 Bit         XORs := 1     
	   4 Input      1 Bit         XORs := 4     
+---Registers : 
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     15 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input     13 Bit        Muxes := 2     
Module selection 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     15 Bit       Adders := 15    
	   2 Input     14 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input     30 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Multipliers : 
	                14x30  Multipliers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
Module crossover 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 2     
+---Registers : 
	               16 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 8     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
Module mutation 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 59    
	   3 Input      7 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 14    
	   2 Input      6 Bit       Adders := 30    
	   2 Input      5 Bit       Adders := 15    
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 36    
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 81    
	   2 Input      4 Bit        Muxes := 18    
	   4 Input      4 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 108   
Module fitness_evaluator 
Detailed RTL Component Info : 
+---Adders : 
	  16 Input      5 Bit       Adders := 1     
+---Registers : 
	               14 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module population_memory 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 16    
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 16    
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 198   
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 215   
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 10 (col length:20)
BRAMs: 10 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP roulette_pos11, operation Mode is: A*B.
DSP Report: operator roulette_pos11 is absorbed into DSP roulette_pos11.
DSP Report: Generating DSP roulette_pos21, operation Mode is: A*B.
DSP Report: operator roulette_pos21 is absorbed into DSP roulette_pos21.
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[3] driven by constant 0
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[2] driven by constant 0
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[1] driven by constant 0
WARNING: [Synth 8-3917] design ga_top has port number_of_chromosomes[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[5]' (FDCE) to 'fit_eval_inst/fitness_reg[6]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[6]' (FDCE) to 'fit_eval_inst/fitness_reg[7]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[7]' (FDCE) to 'fit_eval_inst/fitness_reg[8]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[8]' (FDCE) to 'fit_eval_inst/fitness_reg[9]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[9]' (FDCE) to 'fit_eval_inst/fitness_reg[10]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[10]' (FDCE) to 'fit_eval_inst/fitness_reg[11]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[11]' (FDCE) to 'fit_eval_inst/fitness_reg[12]'
INFO: [Synth 8-3886] merging instance 'fit_eval_inst/fitness_reg[12]' (FDCE) to 'fit_eval_inst/fitness_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\fit_eval_inst/fitness_reg[13] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 1389.500 ; gain = 692.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|selection   | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|selection   | A*B         | 16     | 14     | -      | -      | 30     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:06 ; elapsed = 00:01:07 . Memory (MB): peak = 1389.500 ; gain = 692.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:26 ; elapsed = 00:01:27 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:28 ; elapsed = 00:01:29 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:31 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   322|
|3     |DSP48E1 |     2|
|4     |LUT1    |   108|
|5     |LUT2    |   678|
|6     |LUT3    |   742|
|7     |LUT4    |   845|
|8     |LUT5    |   773|
|9     |LUT6    |  1593|
|10    |MUXF7   |   172|
|11    |MUXF8   |    42|
|12    |FDCE    |   777|
|13    |FDPE    |   161|
|14    |LDC     |    41|
|15    |IBUF    |    95|
|16    |OBUF    |   117|
+------+--------+------+

Report Instance Areas: 
+------+------------------+--------------------------------+------+
|      |Instance          |Module                          |Cells |
+------+------------------+--------------------------------+------+
|1     |top               |                                |  6469|
|2     |  lfsr_sel_inst   |lfsr_SudoRandom                 |   152|
|3     |  lfsr_cross_inst |lfsr_SudoRandom__parameterized0 |   152|
|4     |  lfsr_mut_inst   |lfsr_SudoRandom__parameterized1 |   152|
|5     |  cross_inst      |crossover                       |   251|
|6     |  mut_inst        |mutation                        |  1732|
|7     |  fit_eval_inst   |fitness_evaluator               |    94|
|8     |  pop_mem_inst    |population_memory               |  2621|
|9     |  sel_inst        |selection                       |   841|
+------+------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:25 ; elapsed = 00:01:31 . Memory (MB): peak = 1464.816 ; gain = 649.086
Synthesis Optimization Complete : Time (s): cpu = 00:01:32 ; elapsed = 00:01:33 . Memory (MB): peak = 1464.816 ; gain = 767.449
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1464.816 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 579 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1464.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 41 instances were transformed.
  LDC => LDCE: 41 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:36 ; elapsed = 00:01:38 . Memory (MB): peak = 1464.816 ; gain = 1026.828
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1464.816 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/university/studies/FPGA/PJ_FPGA/GA_Genetic_algorithm/GA/GA.runs/synth_3/ga_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file ga_top_utilization_synth.rpt -pb ga_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Aug 24 15:55:45 2025...
