/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_1z;
  wire [12:0] celloutsig_0_23z;
  wire [5:0] celloutsig_0_24z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  reg [9:0] celloutsig_0_4z;
  wire [15:0] celloutsig_0_5z;
  wire [5:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [24:0] celloutsig_0_8z;
  wire [11:0] celloutsig_0_9z;
  wire [31:0] celloutsig_1_0z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [6:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [3:0] celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = celloutsig_1_3z[1] | ~(celloutsig_1_11z[3]);
  assign celloutsig_0_2z = { in_data[6:3], celloutsig_0_1z, celloutsig_0_0z } / { 1'h1, in_data[53:46], in_data[0] };
  assign celloutsig_0_24z = { celloutsig_0_9z[4:2], celloutsig_0_7z } / { 1'h1, celloutsig_0_23z[8:4] };
  assign celloutsig_0_3z = in_data[70] & ~(in_data[40]);
  assign celloutsig_1_4z = in_data[102] & ~(celloutsig_1_1z);
  assign celloutsig_0_8z = in_data[74:50] * { celloutsig_0_5z[15:7], celloutsig_0_5z };
  assign celloutsig_1_0z = in_data[146:115] * in_data[177:146];
  assign celloutsig_1_3z = celloutsig_1_0z[24:22] * in_data[164:162];
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[64:60] : in_data[91:87];
  assign celloutsig_0_10z = celloutsig_0_8z[12] ? { celloutsig_0_5z[13], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z } : in_data[57:49];
  assign celloutsig_0_12z = celloutsig_0_5z[3] ? { celloutsig_0_10z[0], celloutsig_0_7z } : { celloutsig_0_5z[11:9], celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z[6:2], celloutsig_0_4z, celloutsig_0_3z } | { celloutsig_0_2z[5:0], celloutsig_0_4z };
  assign celloutsig_0_9z = in_data[85:74] | { celloutsig_0_4z[6], celloutsig_0_1z, celloutsig_0_6z };
  assign celloutsig_0_23z = { in_data[75:64], celloutsig_0_14z } | { celloutsig_0_10z[3:1], celloutsig_0_12z, celloutsig_0_6z };
  assign celloutsig_1_5z = celloutsig_1_0z[29:26] | { celloutsig_1_3z[1:0], celloutsig_1_4z, celloutsig_1_1z };
  assign celloutsig_0_0z = ~^ in_data[59:50];
  assign celloutsig_1_8z = ~^ { celloutsig_1_6z[2], celloutsig_1_6z };
  assign celloutsig_0_14z = ~^ celloutsig_0_6z;
  assign celloutsig_1_1z = ~^ celloutsig_1_0z[22:17];
  assign celloutsig_0_6z = celloutsig_0_5z[10:5] >> { celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_7z = in_data[63:61] >> celloutsig_0_4z[7:5];
  assign celloutsig_1_6z = celloutsig_1_2z[3:1] >> celloutsig_1_5z[2:0];
  assign celloutsig_1_11z = { celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_6z } <<< { celloutsig_1_5z[3], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_0z[14:10], celloutsig_1_8z } <<< celloutsig_1_11z[6:1];
  assign celloutsig_1_2z = { in_data[110:105], celloutsig_1_1z } <<< { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z };
  always_latch
    if (clkin_data[32]) celloutsig_0_4z = 10'h000;
    else if (celloutsig_1_19z[0]) celloutsig_0_4z = in_data[22:13];
  assign { out_data[128], out_data[101:96], out_data[44:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
