
I2C_SCD40.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009214  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004f4  080092d0  080092d0  0000a2d0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080097c4  080097c4  0000b1d4  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080097c4  080097c4  0000a7c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080097cc  080097cc  0000b1d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080097cc  080097cc  0000a7cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080097d0  080097d0  0000a7d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  080097d4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e4  200001d4  080099a8  0000b1d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004b8  080099a8  0000b4b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000b1d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010965  00000000  00000000  0000b1fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000288c  00000000  00000000  0001bb61  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000eb8  00000000  00000000  0001e3f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b69  00000000  00000000  0001f2a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019be2  00000000  00000000  0001fe11  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012c1f  00000000  00000000  000399f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009c3e9  00000000  00000000  0004c612  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e89fb  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000046c0  00000000  00000000  000e8a40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000ed100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	200001d4 	.word	0x200001d4
 80000dc:	00000000 	.word	0x00000000
 80000e0:	080092b8 	.word	0x080092b8

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	200001d8 	.word	0x200001d8
 8000100:	080092b8 	.word	0x080092b8

08000104 <strlen>:
 8000104:	2300      	movs	r3, #0
 8000106:	5cc2      	ldrb	r2, [r0, r3]
 8000108:	3301      	adds	r3, #1
 800010a:	2a00      	cmp	r2, #0
 800010c:	d1fb      	bne.n	8000106 <strlen+0x2>
 800010e:	1e58      	subs	r0, r3, #1
 8000110:	4770      	bx	lr
	...

08000114 <__gnu_thumb1_case_uqi>:
 8000114:	b402      	push	{r1}
 8000116:	4671      	mov	r1, lr
 8000118:	0849      	lsrs	r1, r1, #1
 800011a:	0049      	lsls	r1, r1, #1
 800011c:	5c09      	ldrb	r1, [r1, r0]
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	448e      	add	lr, r1
 8000122:	bc02      	pop	{r1}
 8000124:	4770      	bx	lr
 8000126:	46c0      	nop			@ (mov r8, r8)

08000128 <__gnu_thumb1_case_shi>:
 8000128:	b403      	push	{r0, r1}
 800012a:	4671      	mov	r1, lr
 800012c:	0849      	lsrs	r1, r1, #1
 800012e:	0040      	lsls	r0, r0, #1
 8000130:	0049      	lsls	r1, r1, #1
 8000132:	5e09      	ldrsh	r1, [r1, r0]
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	448e      	add	lr, r1
 8000138:	bc03      	pop	{r0, r1}
 800013a:	4770      	bx	lr

0800013c <__udivsi3>:
 800013c:	2200      	movs	r2, #0
 800013e:	0843      	lsrs	r3, r0, #1
 8000140:	428b      	cmp	r3, r1
 8000142:	d374      	bcc.n	800022e <__udivsi3+0xf2>
 8000144:	0903      	lsrs	r3, r0, #4
 8000146:	428b      	cmp	r3, r1
 8000148:	d35f      	bcc.n	800020a <__udivsi3+0xce>
 800014a:	0a03      	lsrs	r3, r0, #8
 800014c:	428b      	cmp	r3, r1
 800014e:	d344      	bcc.n	80001da <__udivsi3+0x9e>
 8000150:	0b03      	lsrs	r3, r0, #12
 8000152:	428b      	cmp	r3, r1
 8000154:	d328      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000156:	0c03      	lsrs	r3, r0, #16
 8000158:	428b      	cmp	r3, r1
 800015a:	d30d      	bcc.n	8000178 <__udivsi3+0x3c>
 800015c:	22ff      	movs	r2, #255	@ 0xff
 800015e:	0209      	lsls	r1, r1, #8
 8000160:	ba12      	rev	r2, r2
 8000162:	0c03      	lsrs	r3, r0, #16
 8000164:	428b      	cmp	r3, r1
 8000166:	d302      	bcc.n	800016e <__udivsi3+0x32>
 8000168:	1212      	asrs	r2, r2, #8
 800016a:	0209      	lsls	r1, r1, #8
 800016c:	d065      	beq.n	800023a <__udivsi3+0xfe>
 800016e:	0b03      	lsrs	r3, r0, #12
 8000170:	428b      	cmp	r3, r1
 8000172:	d319      	bcc.n	80001a8 <__udivsi3+0x6c>
 8000174:	e000      	b.n	8000178 <__udivsi3+0x3c>
 8000176:	0a09      	lsrs	r1, r1, #8
 8000178:	0bc3      	lsrs	r3, r0, #15
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x46>
 800017e:	03cb      	lsls	r3, r1, #15
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0b83      	lsrs	r3, r0, #14
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x52>
 800018a:	038b      	lsls	r3, r1, #14
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0b43      	lsrs	r3, r0, #13
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x5e>
 8000196:	034b      	lsls	r3, r1, #13
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0b03      	lsrs	r3, r0, #12
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x6a>
 80001a2:	030b      	lsls	r3, r1, #12
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0ac3      	lsrs	r3, r0, #11
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x76>
 80001ae:	02cb      	lsls	r3, r1, #11
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	0a83      	lsrs	r3, r0, #10
 80001b6:	428b      	cmp	r3, r1
 80001b8:	d301      	bcc.n	80001be <__udivsi3+0x82>
 80001ba:	028b      	lsls	r3, r1, #10
 80001bc:	1ac0      	subs	r0, r0, r3
 80001be:	4152      	adcs	r2, r2
 80001c0:	0a43      	lsrs	r3, r0, #9
 80001c2:	428b      	cmp	r3, r1
 80001c4:	d301      	bcc.n	80001ca <__udivsi3+0x8e>
 80001c6:	024b      	lsls	r3, r1, #9
 80001c8:	1ac0      	subs	r0, r0, r3
 80001ca:	4152      	adcs	r2, r2
 80001cc:	0a03      	lsrs	r3, r0, #8
 80001ce:	428b      	cmp	r3, r1
 80001d0:	d301      	bcc.n	80001d6 <__udivsi3+0x9a>
 80001d2:	020b      	lsls	r3, r1, #8
 80001d4:	1ac0      	subs	r0, r0, r3
 80001d6:	4152      	adcs	r2, r2
 80001d8:	d2cd      	bcs.n	8000176 <__udivsi3+0x3a>
 80001da:	09c3      	lsrs	r3, r0, #7
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xa8>
 80001e0:	01cb      	lsls	r3, r1, #7
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0983      	lsrs	r3, r0, #6
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xb4>
 80001ec:	018b      	lsls	r3, r1, #6
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0943      	lsrs	r3, r0, #5
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xc0>
 80001f8:	014b      	lsls	r3, r1, #5
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0903      	lsrs	r3, r0, #4
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xcc>
 8000204:	010b      	lsls	r3, r1, #4
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	08c3      	lsrs	r3, r0, #3
 800020c:	428b      	cmp	r3, r1
 800020e:	d301      	bcc.n	8000214 <__udivsi3+0xd8>
 8000210:	00cb      	lsls	r3, r1, #3
 8000212:	1ac0      	subs	r0, r0, r3
 8000214:	4152      	adcs	r2, r2
 8000216:	0883      	lsrs	r3, r0, #2
 8000218:	428b      	cmp	r3, r1
 800021a:	d301      	bcc.n	8000220 <__udivsi3+0xe4>
 800021c:	008b      	lsls	r3, r1, #2
 800021e:	1ac0      	subs	r0, r0, r3
 8000220:	4152      	adcs	r2, r2
 8000222:	0843      	lsrs	r3, r0, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d301      	bcc.n	800022c <__udivsi3+0xf0>
 8000228:	004b      	lsls	r3, r1, #1
 800022a:	1ac0      	subs	r0, r0, r3
 800022c:	4152      	adcs	r2, r2
 800022e:	1a41      	subs	r1, r0, r1
 8000230:	d200      	bcs.n	8000234 <__udivsi3+0xf8>
 8000232:	4601      	mov	r1, r0
 8000234:	4152      	adcs	r2, r2
 8000236:	4610      	mov	r0, r2
 8000238:	4770      	bx	lr
 800023a:	e7ff      	b.n	800023c <__udivsi3+0x100>
 800023c:	b501      	push	{r0, lr}
 800023e:	2000      	movs	r0, #0
 8000240:	f000 f8f0 	bl	8000424 <__aeabi_idiv0>
 8000244:	bd02      	pop	{r1, pc}
 8000246:	46c0      	nop			@ (mov r8, r8)

08000248 <__aeabi_uidivmod>:
 8000248:	2900      	cmp	r1, #0
 800024a:	d0f7      	beq.n	800023c <__udivsi3+0x100>
 800024c:	e776      	b.n	800013c <__udivsi3>
 800024e:	4770      	bx	lr

08000250 <__divsi3>:
 8000250:	4603      	mov	r3, r0
 8000252:	430b      	orrs	r3, r1
 8000254:	d47f      	bmi.n	8000356 <__divsi3+0x106>
 8000256:	2200      	movs	r2, #0
 8000258:	0843      	lsrs	r3, r0, #1
 800025a:	428b      	cmp	r3, r1
 800025c:	d374      	bcc.n	8000348 <__divsi3+0xf8>
 800025e:	0903      	lsrs	r3, r0, #4
 8000260:	428b      	cmp	r3, r1
 8000262:	d35f      	bcc.n	8000324 <__divsi3+0xd4>
 8000264:	0a03      	lsrs	r3, r0, #8
 8000266:	428b      	cmp	r3, r1
 8000268:	d344      	bcc.n	80002f4 <__divsi3+0xa4>
 800026a:	0b03      	lsrs	r3, r0, #12
 800026c:	428b      	cmp	r3, r1
 800026e:	d328      	bcc.n	80002c2 <__divsi3+0x72>
 8000270:	0c03      	lsrs	r3, r0, #16
 8000272:	428b      	cmp	r3, r1
 8000274:	d30d      	bcc.n	8000292 <__divsi3+0x42>
 8000276:	22ff      	movs	r2, #255	@ 0xff
 8000278:	0209      	lsls	r1, r1, #8
 800027a:	ba12      	rev	r2, r2
 800027c:	0c03      	lsrs	r3, r0, #16
 800027e:	428b      	cmp	r3, r1
 8000280:	d302      	bcc.n	8000288 <__divsi3+0x38>
 8000282:	1212      	asrs	r2, r2, #8
 8000284:	0209      	lsls	r1, r1, #8
 8000286:	d065      	beq.n	8000354 <__divsi3+0x104>
 8000288:	0b03      	lsrs	r3, r0, #12
 800028a:	428b      	cmp	r3, r1
 800028c:	d319      	bcc.n	80002c2 <__divsi3+0x72>
 800028e:	e000      	b.n	8000292 <__divsi3+0x42>
 8000290:	0a09      	lsrs	r1, r1, #8
 8000292:	0bc3      	lsrs	r3, r0, #15
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x4c>
 8000298:	03cb      	lsls	r3, r1, #15
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0b83      	lsrs	r3, r0, #14
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x58>
 80002a4:	038b      	lsls	r3, r1, #14
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0b43      	lsrs	r3, r0, #13
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x64>
 80002b0:	034b      	lsls	r3, r1, #13
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0b03      	lsrs	r3, r0, #12
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x70>
 80002bc:	030b      	lsls	r3, r1, #12
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0ac3      	lsrs	r3, r0, #11
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0x7c>
 80002c8:	02cb      	lsls	r3, r1, #11
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	0a83      	lsrs	r3, r0, #10
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d301      	bcc.n	80002d8 <__divsi3+0x88>
 80002d4:	028b      	lsls	r3, r1, #10
 80002d6:	1ac0      	subs	r0, r0, r3
 80002d8:	4152      	adcs	r2, r2
 80002da:	0a43      	lsrs	r3, r0, #9
 80002dc:	428b      	cmp	r3, r1
 80002de:	d301      	bcc.n	80002e4 <__divsi3+0x94>
 80002e0:	024b      	lsls	r3, r1, #9
 80002e2:	1ac0      	subs	r0, r0, r3
 80002e4:	4152      	adcs	r2, r2
 80002e6:	0a03      	lsrs	r3, r0, #8
 80002e8:	428b      	cmp	r3, r1
 80002ea:	d301      	bcc.n	80002f0 <__divsi3+0xa0>
 80002ec:	020b      	lsls	r3, r1, #8
 80002ee:	1ac0      	subs	r0, r0, r3
 80002f0:	4152      	adcs	r2, r2
 80002f2:	d2cd      	bcs.n	8000290 <__divsi3+0x40>
 80002f4:	09c3      	lsrs	r3, r0, #7
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xae>
 80002fa:	01cb      	lsls	r3, r1, #7
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	0983      	lsrs	r3, r0, #6
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xba>
 8000306:	018b      	lsls	r3, r1, #6
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0943      	lsrs	r3, r0, #5
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xc6>
 8000312:	014b      	lsls	r3, r1, #5
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0903      	lsrs	r3, r0, #4
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xd2>
 800031e:	010b      	lsls	r3, r1, #4
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	08c3      	lsrs	r3, r0, #3
 8000326:	428b      	cmp	r3, r1
 8000328:	d301      	bcc.n	800032e <__divsi3+0xde>
 800032a:	00cb      	lsls	r3, r1, #3
 800032c:	1ac0      	subs	r0, r0, r3
 800032e:	4152      	adcs	r2, r2
 8000330:	0883      	lsrs	r3, r0, #2
 8000332:	428b      	cmp	r3, r1
 8000334:	d301      	bcc.n	800033a <__divsi3+0xea>
 8000336:	008b      	lsls	r3, r1, #2
 8000338:	1ac0      	subs	r0, r0, r3
 800033a:	4152      	adcs	r2, r2
 800033c:	0843      	lsrs	r3, r0, #1
 800033e:	428b      	cmp	r3, r1
 8000340:	d301      	bcc.n	8000346 <__divsi3+0xf6>
 8000342:	004b      	lsls	r3, r1, #1
 8000344:	1ac0      	subs	r0, r0, r3
 8000346:	4152      	adcs	r2, r2
 8000348:	1a41      	subs	r1, r0, r1
 800034a:	d200      	bcs.n	800034e <__divsi3+0xfe>
 800034c:	4601      	mov	r1, r0
 800034e:	4152      	adcs	r2, r2
 8000350:	4610      	mov	r0, r2
 8000352:	4770      	bx	lr
 8000354:	e05d      	b.n	8000412 <__divsi3+0x1c2>
 8000356:	0fca      	lsrs	r2, r1, #31
 8000358:	d000      	beq.n	800035c <__divsi3+0x10c>
 800035a:	4249      	negs	r1, r1
 800035c:	1003      	asrs	r3, r0, #32
 800035e:	d300      	bcc.n	8000362 <__divsi3+0x112>
 8000360:	4240      	negs	r0, r0
 8000362:	4053      	eors	r3, r2
 8000364:	2200      	movs	r2, #0
 8000366:	469c      	mov	ip, r3
 8000368:	0903      	lsrs	r3, r0, #4
 800036a:	428b      	cmp	r3, r1
 800036c:	d32d      	bcc.n	80003ca <__divsi3+0x17a>
 800036e:	0a03      	lsrs	r3, r0, #8
 8000370:	428b      	cmp	r3, r1
 8000372:	d312      	bcc.n	800039a <__divsi3+0x14a>
 8000374:	22fc      	movs	r2, #252	@ 0xfc
 8000376:	0189      	lsls	r1, r1, #6
 8000378:	ba12      	rev	r2, r2
 800037a:	0a03      	lsrs	r3, r0, #8
 800037c:	428b      	cmp	r3, r1
 800037e:	d30c      	bcc.n	800039a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	1192      	asrs	r2, r2, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d308      	bcc.n	800039a <__divsi3+0x14a>
 8000388:	0189      	lsls	r1, r1, #6
 800038a:	1192      	asrs	r2, r2, #6
 800038c:	428b      	cmp	r3, r1
 800038e:	d304      	bcc.n	800039a <__divsi3+0x14a>
 8000390:	0189      	lsls	r1, r1, #6
 8000392:	d03a      	beq.n	800040a <__divsi3+0x1ba>
 8000394:	1192      	asrs	r2, r2, #6
 8000396:	e000      	b.n	800039a <__divsi3+0x14a>
 8000398:	0989      	lsrs	r1, r1, #6
 800039a:	09c3      	lsrs	r3, r0, #7
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x154>
 80003a0:	01cb      	lsls	r3, r1, #7
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	0983      	lsrs	r3, r0, #6
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x160>
 80003ac:	018b      	lsls	r3, r1, #6
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0943      	lsrs	r3, r0, #5
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x16c>
 80003b8:	014b      	lsls	r3, r1, #5
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	0903      	lsrs	r3, r0, #4
 80003c0:	428b      	cmp	r3, r1
 80003c2:	d301      	bcc.n	80003c8 <__divsi3+0x178>
 80003c4:	010b      	lsls	r3, r1, #4
 80003c6:	1ac0      	subs	r0, r0, r3
 80003c8:	4152      	adcs	r2, r2
 80003ca:	08c3      	lsrs	r3, r0, #3
 80003cc:	428b      	cmp	r3, r1
 80003ce:	d301      	bcc.n	80003d4 <__divsi3+0x184>
 80003d0:	00cb      	lsls	r3, r1, #3
 80003d2:	1ac0      	subs	r0, r0, r3
 80003d4:	4152      	adcs	r2, r2
 80003d6:	0883      	lsrs	r3, r0, #2
 80003d8:	428b      	cmp	r3, r1
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x190>
 80003dc:	008b      	lsls	r3, r1, #2
 80003de:	1ac0      	subs	r0, r0, r3
 80003e0:	4152      	adcs	r2, r2
 80003e2:	d2d9      	bcs.n	8000398 <__divsi3+0x148>
 80003e4:	0843      	lsrs	r3, r0, #1
 80003e6:	428b      	cmp	r3, r1
 80003e8:	d301      	bcc.n	80003ee <__divsi3+0x19e>
 80003ea:	004b      	lsls	r3, r1, #1
 80003ec:	1ac0      	subs	r0, r0, r3
 80003ee:	4152      	adcs	r2, r2
 80003f0:	1a41      	subs	r1, r0, r1
 80003f2:	d200      	bcs.n	80003f6 <__divsi3+0x1a6>
 80003f4:	4601      	mov	r1, r0
 80003f6:	4663      	mov	r3, ip
 80003f8:	4152      	adcs	r2, r2
 80003fa:	105b      	asrs	r3, r3, #1
 80003fc:	4610      	mov	r0, r2
 80003fe:	d301      	bcc.n	8000404 <__divsi3+0x1b4>
 8000400:	4240      	negs	r0, r0
 8000402:	2b00      	cmp	r3, #0
 8000404:	d500      	bpl.n	8000408 <__divsi3+0x1b8>
 8000406:	4249      	negs	r1, r1
 8000408:	4770      	bx	lr
 800040a:	4663      	mov	r3, ip
 800040c:	105b      	asrs	r3, r3, #1
 800040e:	d300      	bcc.n	8000412 <__divsi3+0x1c2>
 8000410:	4240      	negs	r0, r0
 8000412:	b501      	push	{r0, lr}
 8000414:	2000      	movs	r0, #0
 8000416:	f000 f805 	bl	8000424 <__aeabi_idiv0>
 800041a:	bd02      	pop	{r1, pc}

0800041c <__aeabi_idivmod>:
 800041c:	2900      	cmp	r1, #0
 800041e:	d0f8      	beq.n	8000412 <__divsi3+0x1c2>
 8000420:	e716      	b.n	8000250 <__divsi3>
 8000422:	4770      	bx	lr

08000424 <__aeabi_idiv0>:
 8000424:	4770      	bx	lr
 8000426:	46c0      	nop			@ (mov r8, r8)

08000428 <__aeabi_cdrcmple>:
 8000428:	4684      	mov	ip, r0
 800042a:	0010      	movs	r0, r2
 800042c:	4662      	mov	r2, ip
 800042e:	468c      	mov	ip, r1
 8000430:	0019      	movs	r1, r3
 8000432:	4663      	mov	r3, ip
 8000434:	e000      	b.n	8000438 <__aeabi_cdcmpeq>
 8000436:	46c0      	nop			@ (mov r8, r8)

08000438 <__aeabi_cdcmpeq>:
 8000438:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043a:	f001 fa5d 	bl	80018f8 <__ledf2>
 800043e:	2800      	cmp	r0, #0
 8000440:	d401      	bmi.n	8000446 <__aeabi_cdcmpeq+0xe>
 8000442:	2100      	movs	r1, #0
 8000444:	42c8      	cmn	r0, r1
 8000446:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000448 <__aeabi_dcmpeq>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f001 f9a1 	bl	8001790 <__eqdf2>
 800044e:	4240      	negs	r0, r0
 8000450:	3001      	adds	r0, #1
 8000452:	bd10      	pop	{r4, pc}

08000454 <__aeabi_dcmplt>:
 8000454:	b510      	push	{r4, lr}
 8000456:	f001 fa4f 	bl	80018f8 <__ledf2>
 800045a:	2800      	cmp	r0, #0
 800045c:	db01      	blt.n	8000462 <__aeabi_dcmplt+0xe>
 800045e:	2000      	movs	r0, #0
 8000460:	bd10      	pop	{r4, pc}
 8000462:	2001      	movs	r0, #1
 8000464:	bd10      	pop	{r4, pc}
 8000466:	46c0      	nop			@ (mov r8, r8)

08000468 <__aeabi_dcmple>:
 8000468:	b510      	push	{r4, lr}
 800046a:	f001 fa45 	bl	80018f8 <__ledf2>
 800046e:	2800      	cmp	r0, #0
 8000470:	dd01      	ble.n	8000476 <__aeabi_dcmple+0xe>
 8000472:	2000      	movs	r0, #0
 8000474:	bd10      	pop	{r4, pc}
 8000476:	2001      	movs	r0, #1
 8000478:	bd10      	pop	{r4, pc}
 800047a:	46c0      	nop			@ (mov r8, r8)

0800047c <__aeabi_dcmpgt>:
 800047c:	b510      	push	{r4, lr}
 800047e:	f001 f9cb 	bl	8001818 <__gedf2>
 8000482:	2800      	cmp	r0, #0
 8000484:	dc01      	bgt.n	800048a <__aeabi_dcmpgt+0xe>
 8000486:	2000      	movs	r0, #0
 8000488:	bd10      	pop	{r4, pc}
 800048a:	2001      	movs	r0, #1
 800048c:	bd10      	pop	{r4, pc}
 800048e:	46c0      	nop			@ (mov r8, r8)

08000490 <__aeabi_dcmpge>:
 8000490:	b510      	push	{r4, lr}
 8000492:	f001 f9c1 	bl	8001818 <__gedf2>
 8000496:	2800      	cmp	r0, #0
 8000498:	da01      	bge.n	800049e <__aeabi_dcmpge+0xe>
 800049a:	2000      	movs	r0, #0
 800049c:	bd10      	pop	{r4, pc}
 800049e:	2001      	movs	r0, #1
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	46c0      	nop			@ (mov r8, r8)

080004a4 <__aeabi_uldivmod>:
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d111      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004a8:	2a00      	cmp	r2, #0
 80004aa:	d10f      	bne.n	80004cc <__aeabi_uldivmod+0x28>
 80004ac:	2900      	cmp	r1, #0
 80004ae:	d100      	bne.n	80004b2 <__aeabi_uldivmod+0xe>
 80004b0:	2800      	cmp	r0, #0
 80004b2:	d002      	beq.n	80004ba <__aeabi_uldivmod+0x16>
 80004b4:	2100      	movs	r1, #0
 80004b6:	43c9      	mvns	r1, r1
 80004b8:	0008      	movs	r0, r1
 80004ba:	b407      	push	{r0, r1, r2}
 80004bc:	4802      	ldr	r0, [pc, #8]	@ (80004c8 <__aeabi_uldivmod+0x24>)
 80004be:	a102      	add	r1, pc, #8	@ (adr r1, 80004c8 <__aeabi_uldivmod+0x24>)
 80004c0:	1840      	adds	r0, r0, r1
 80004c2:	9002      	str	r0, [sp, #8]
 80004c4:	bd03      	pop	{r0, r1, pc}
 80004c6:	46c0      	nop			@ (mov r8, r8)
 80004c8:	ffffff5d 	.word	0xffffff5d
 80004cc:	b403      	push	{r0, r1}
 80004ce:	4668      	mov	r0, sp
 80004d0:	b501      	push	{r0, lr}
 80004d2:	9802      	ldr	r0, [sp, #8]
 80004d4:	f000 f806 	bl	80004e4 <__udivmoddi4>
 80004d8:	9b01      	ldr	r3, [sp, #4]
 80004da:	469e      	mov	lr, r3
 80004dc:	b002      	add	sp, #8
 80004de:	bc0c      	pop	{r2, r3}
 80004e0:	4770      	bx	lr
 80004e2:	46c0      	nop			@ (mov r8, r8)

080004e4 <__udivmoddi4>:
 80004e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004e6:	4657      	mov	r7, sl
 80004e8:	464e      	mov	r6, r9
 80004ea:	4645      	mov	r5, r8
 80004ec:	46de      	mov	lr, fp
 80004ee:	b5e0      	push	{r5, r6, r7, lr}
 80004f0:	0004      	movs	r4, r0
 80004f2:	000d      	movs	r5, r1
 80004f4:	4692      	mov	sl, r2
 80004f6:	4699      	mov	r9, r3
 80004f8:	b083      	sub	sp, #12
 80004fa:	428b      	cmp	r3, r1
 80004fc:	d830      	bhi.n	8000560 <__udivmoddi4+0x7c>
 80004fe:	d02d      	beq.n	800055c <__udivmoddi4+0x78>
 8000500:	4649      	mov	r1, r9
 8000502:	4650      	mov	r0, sl
 8000504:	f002 fa6c 	bl	80029e0 <__clzdi2>
 8000508:	0029      	movs	r1, r5
 800050a:	0006      	movs	r6, r0
 800050c:	0020      	movs	r0, r4
 800050e:	f002 fa67 	bl	80029e0 <__clzdi2>
 8000512:	1a33      	subs	r3, r6, r0
 8000514:	4698      	mov	r8, r3
 8000516:	3b20      	subs	r3, #32
 8000518:	d434      	bmi.n	8000584 <__udivmoddi4+0xa0>
 800051a:	469b      	mov	fp, r3
 800051c:	4653      	mov	r3, sl
 800051e:	465a      	mov	r2, fp
 8000520:	4093      	lsls	r3, r2
 8000522:	4642      	mov	r2, r8
 8000524:	001f      	movs	r7, r3
 8000526:	4653      	mov	r3, sl
 8000528:	4093      	lsls	r3, r2
 800052a:	001e      	movs	r6, r3
 800052c:	42af      	cmp	r7, r5
 800052e:	d83b      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 8000530:	42af      	cmp	r7, r5
 8000532:	d100      	bne.n	8000536 <__udivmoddi4+0x52>
 8000534:	e079      	b.n	800062a <__udivmoddi4+0x146>
 8000536:	465b      	mov	r3, fp
 8000538:	1ba4      	subs	r4, r4, r6
 800053a:	41bd      	sbcs	r5, r7
 800053c:	2b00      	cmp	r3, #0
 800053e:	da00      	bge.n	8000542 <__udivmoddi4+0x5e>
 8000540:	e076      	b.n	8000630 <__udivmoddi4+0x14c>
 8000542:	2200      	movs	r2, #0
 8000544:	2300      	movs	r3, #0
 8000546:	9200      	str	r2, [sp, #0]
 8000548:	9301      	str	r3, [sp, #4]
 800054a:	2301      	movs	r3, #1
 800054c:	465a      	mov	r2, fp
 800054e:	4093      	lsls	r3, r2
 8000550:	9301      	str	r3, [sp, #4]
 8000552:	2301      	movs	r3, #1
 8000554:	4642      	mov	r2, r8
 8000556:	4093      	lsls	r3, r2
 8000558:	9300      	str	r3, [sp, #0]
 800055a:	e029      	b.n	80005b0 <__udivmoddi4+0xcc>
 800055c:	4282      	cmp	r2, r0
 800055e:	d9cf      	bls.n	8000500 <__udivmoddi4+0x1c>
 8000560:	2200      	movs	r2, #0
 8000562:	2300      	movs	r3, #0
 8000564:	9200      	str	r2, [sp, #0]
 8000566:	9301      	str	r3, [sp, #4]
 8000568:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800056a:	2b00      	cmp	r3, #0
 800056c:	d001      	beq.n	8000572 <__udivmoddi4+0x8e>
 800056e:	601c      	str	r4, [r3, #0]
 8000570:	605d      	str	r5, [r3, #4]
 8000572:	9800      	ldr	r0, [sp, #0]
 8000574:	9901      	ldr	r1, [sp, #4]
 8000576:	b003      	add	sp, #12
 8000578:	bcf0      	pop	{r4, r5, r6, r7}
 800057a:	46bb      	mov	fp, r7
 800057c:	46b2      	mov	sl, r6
 800057e:	46a9      	mov	r9, r5
 8000580:	46a0      	mov	r8, r4
 8000582:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000584:	4642      	mov	r2, r8
 8000586:	469b      	mov	fp, r3
 8000588:	2320      	movs	r3, #32
 800058a:	1a9b      	subs	r3, r3, r2
 800058c:	4652      	mov	r2, sl
 800058e:	40da      	lsrs	r2, r3
 8000590:	4641      	mov	r1, r8
 8000592:	0013      	movs	r3, r2
 8000594:	464a      	mov	r2, r9
 8000596:	408a      	lsls	r2, r1
 8000598:	0017      	movs	r7, r2
 800059a:	4642      	mov	r2, r8
 800059c:	431f      	orrs	r7, r3
 800059e:	4653      	mov	r3, sl
 80005a0:	4093      	lsls	r3, r2
 80005a2:	001e      	movs	r6, r3
 80005a4:	42af      	cmp	r7, r5
 80005a6:	d9c3      	bls.n	8000530 <__udivmoddi4+0x4c>
 80005a8:	2200      	movs	r2, #0
 80005aa:	2300      	movs	r3, #0
 80005ac:	9200      	str	r2, [sp, #0]
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	4643      	mov	r3, r8
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d0d8      	beq.n	8000568 <__udivmoddi4+0x84>
 80005b6:	07fb      	lsls	r3, r7, #31
 80005b8:	0872      	lsrs	r2, r6, #1
 80005ba:	431a      	orrs	r2, r3
 80005bc:	4646      	mov	r6, r8
 80005be:	087b      	lsrs	r3, r7, #1
 80005c0:	e00e      	b.n	80005e0 <__udivmoddi4+0xfc>
 80005c2:	42ab      	cmp	r3, r5
 80005c4:	d101      	bne.n	80005ca <__udivmoddi4+0xe6>
 80005c6:	42a2      	cmp	r2, r4
 80005c8:	d80c      	bhi.n	80005e4 <__udivmoddi4+0x100>
 80005ca:	1aa4      	subs	r4, r4, r2
 80005cc:	419d      	sbcs	r5, r3
 80005ce:	2001      	movs	r0, #1
 80005d0:	1924      	adds	r4, r4, r4
 80005d2:	416d      	adcs	r5, r5
 80005d4:	2100      	movs	r1, #0
 80005d6:	3e01      	subs	r6, #1
 80005d8:	1824      	adds	r4, r4, r0
 80005da:	414d      	adcs	r5, r1
 80005dc:	2e00      	cmp	r6, #0
 80005de:	d006      	beq.n	80005ee <__udivmoddi4+0x10a>
 80005e0:	42ab      	cmp	r3, r5
 80005e2:	d9ee      	bls.n	80005c2 <__udivmoddi4+0xde>
 80005e4:	3e01      	subs	r6, #1
 80005e6:	1924      	adds	r4, r4, r4
 80005e8:	416d      	adcs	r5, r5
 80005ea:	2e00      	cmp	r6, #0
 80005ec:	d1f8      	bne.n	80005e0 <__udivmoddi4+0xfc>
 80005ee:	9800      	ldr	r0, [sp, #0]
 80005f0:	9901      	ldr	r1, [sp, #4]
 80005f2:	465b      	mov	r3, fp
 80005f4:	1900      	adds	r0, r0, r4
 80005f6:	4169      	adcs	r1, r5
 80005f8:	2b00      	cmp	r3, #0
 80005fa:	db24      	blt.n	8000646 <__udivmoddi4+0x162>
 80005fc:	002b      	movs	r3, r5
 80005fe:	465a      	mov	r2, fp
 8000600:	4644      	mov	r4, r8
 8000602:	40d3      	lsrs	r3, r2
 8000604:	002a      	movs	r2, r5
 8000606:	40e2      	lsrs	r2, r4
 8000608:	001c      	movs	r4, r3
 800060a:	465b      	mov	r3, fp
 800060c:	0015      	movs	r5, r2
 800060e:	2b00      	cmp	r3, #0
 8000610:	db2a      	blt.n	8000668 <__udivmoddi4+0x184>
 8000612:	0026      	movs	r6, r4
 8000614:	409e      	lsls	r6, r3
 8000616:	0033      	movs	r3, r6
 8000618:	0026      	movs	r6, r4
 800061a:	4647      	mov	r7, r8
 800061c:	40be      	lsls	r6, r7
 800061e:	0032      	movs	r2, r6
 8000620:	1a80      	subs	r0, r0, r2
 8000622:	4199      	sbcs	r1, r3
 8000624:	9000      	str	r0, [sp, #0]
 8000626:	9101      	str	r1, [sp, #4]
 8000628:	e79e      	b.n	8000568 <__udivmoddi4+0x84>
 800062a:	42a3      	cmp	r3, r4
 800062c:	d8bc      	bhi.n	80005a8 <__udivmoddi4+0xc4>
 800062e:	e782      	b.n	8000536 <__udivmoddi4+0x52>
 8000630:	4642      	mov	r2, r8
 8000632:	2320      	movs	r3, #32
 8000634:	2100      	movs	r1, #0
 8000636:	1a9b      	subs	r3, r3, r2
 8000638:	2200      	movs	r2, #0
 800063a:	9100      	str	r1, [sp, #0]
 800063c:	9201      	str	r2, [sp, #4]
 800063e:	2201      	movs	r2, #1
 8000640:	40da      	lsrs	r2, r3
 8000642:	9201      	str	r2, [sp, #4]
 8000644:	e785      	b.n	8000552 <__udivmoddi4+0x6e>
 8000646:	4642      	mov	r2, r8
 8000648:	2320      	movs	r3, #32
 800064a:	1a9b      	subs	r3, r3, r2
 800064c:	002a      	movs	r2, r5
 800064e:	4646      	mov	r6, r8
 8000650:	409a      	lsls	r2, r3
 8000652:	0023      	movs	r3, r4
 8000654:	40f3      	lsrs	r3, r6
 8000656:	4644      	mov	r4, r8
 8000658:	4313      	orrs	r3, r2
 800065a:	002a      	movs	r2, r5
 800065c:	40e2      	lsrs	r2, r4
 800065e:	001c      	movs	r4, r3
 8000660:	465b      	mov	r3, fp
 8000662:	0015      	movs	r5, r2
 8000664:	2b00      	cmp	r3, #0
 8000666:	dad4      	bge.n	8000612 <__udivmoddi4+0x12e>
 8000668:	4642      	mov	r2, r8
 800066a:	002f      	movs	r7, r5
 800066c:	2320      	movs	r3, #32
 800066e:	0026      	movs	r6, r4
 8000670:	4097      	lsls	r7, r2
 8000672:	1a9b      	subs	r3, r3, r2
 8000674:	40de      	lsrs	r6, r3
 8000676:	003b      	movs	r3, r7
 8000678:	4333      	orrs	r3, r6
 800067a:	e7cd      	b.n	8000618 <__udivmoddi4+0x134>

0800067c <__aeabi_fdiv>:
 800067c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800067e:	4646      	mov	r6, r8
 8000680:	464f      	mov	r7, r9
 8000682:	46d6      	mov	lr, sl
 8000684:	0245      	lsls	r5, r0, #9
 8000686:	b5c0      	push	{r6, r7, lr}
 8000688:	0fc3      	lsrs	r3, r0, #31
 800068a:	0047      	lsls	r7, r0, #1
 800068c:	4698      	mov	r8, r3
 800068e:	1c0e      	adds	r6, r1, #0
 8000690:	0a6d      	lsrs	r5, r5, #9
 8000692:	0e3f      	lsrs	r7, r7, #24
 8000694:	d05b      	beq.n	800074e <__aeabi_fdiv+0xd2>
 8000696:	2fff      	cmp	r7, #255	@ 0xff
 8000698:	d021      	beq.n	80006de <__aeabi_fdiv+0x62>
 800069a:	2380      	movs	r3, #128	@ 0x80
 800069c:	00ed      	lsls	r5, r5, #3
 800069e:	04db      	lsls	r3, r3, #19
 80006a0:	431d      	orrs	r5, r3
 80006a2:	2300      	movs	r3, #0
 80006a4:	4699      	mov	r9, r3
 80006a6:	469a      	mov	sl, r3
 80006a8:	3f7f      	subs	r7, #127	@ 0x7f
 80006aa:	0274      	lsls	r4, r6, #9
 80006ac:	0073      	lsls	r3, r6, #1
 80006ae:	0a64      	lsrs	r4, r4, #9
 80006b0:	0e1b      	lsrs	r3, r3, #24
 80006b2:	0ff6      	lsrs	r6, r6, #31
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d020      	beq.n	80006fa <__aeabi_fdiv+0x7e>
 80006b8:	2bff      	cmp	r3, #255	@ 0xff
 80006ba:	d043      	beq.n	8000744 <__aeabi_fdiv+0xc8>
 80006bc:	2280      	movs	r2, #128	@ 0x80
 80006be:	2000      	movs	r0, #0
 80006c0:	00e4      	lsls	r4, r4, #3
 80006c2:	04d2      	lsls	r2, r2, #19
 80006c4:	4314      	orrs	r4, r2
 80006c6:	3b7f      	subs	r3, #127	@ 0x7f
 80006c8:	4642      	mov	r2, r8
 80006ca:	1aff      	subs	r7, r7, r3
 80006cc:	464b      	mov	r3, r9
 80006ce:	4072      	eors	r2, r6
 80006d0:	2b0f      	cmp	r3, #15
 80006d2:	d900      	bls.n	80006d6 <__aeabi_fdiv+0x5a>
 80006d4:	e09d      	b.n	8000812 <__aeabi_fdiv+0x196>
 80006d6:	4971      	ldr	r1, [pc, #452]	@ (800089c <__aeabi_fdiv+0x220>)
 80006d8:	009b      	lsls	r3, r3, #2
 80006da:	58cb      	ldr	r3, [r1, r3]
 80006dc:	469f      	mov	pc, r3
 80006de:	2d00      	cmp	r5, #0
 80006e0:	d15a      	bne.n	8000798 <__aeabi_fdiv+0x11c>
 80006e2:	2308      	movs	r3, #8
 80006e4:	4699      	mov	r9, r3
 80006e6:	3b06      	subs	r3, #6
 80006e8:	0274      	lsls	r4, r6, #9
 80006ea:	469a      	mov	sl, r3
 80006ec:	0073      	lsls	r3, r6, #1
 80006ee:	27ff      	movs	r7, #255	@ 0xff
 80006f0:	0a64      	lsrs	r4, r4, #9
 80006f2:	0e1b      	lsrs	r3, r3, #24
 80006f4:	0ff6      	lsrs	r6, r6, #31
 80006f6:	2b00      	cmp	r3, #0
 80006f8:	d1de      	bne.n	80006b8 <__aeabi_fdiv+0x3c>
 80006fa:	2c00      	cmp	r4, #0
 80006fc:	d13b      	bne.n	8000776 <__aeabi_fdiv+0xfa>
 80006fe:	2301      	movs	r3, #1
 8000700:	4642      	mov	r2, r8
 8000702:	4649      	mov	r1, r9
 8000704:	4072      	eors	r2, r6
 8000706:	4319      	orrs	r1, r3
 8000708:	290e      	cmp	r1, #14
 800070a:	d818      	bhi.n	800073e <__aeabi_fdiv+0xc2>
 800070c:	4864      	ldr	r0, [pc, #400]	@ (80008a0 <__aeabi_fdiv+0x224>)
 800070e:	0089      	lsls	r1, r1, #2
 8000710:	5841      	ldr	r1, [r0, r1]
 8000712:	468f      	mov	pc, r1
 8000714:	4653      	mov	r3, sl
 8000716:	2b02      	cmp	r3, #2
 8000718:	d100      	bne.n	800071c <__aeabi_fdiv+0xa0>
 800071a:	e0b8      	b.n	800088e <__aeabi_fdiv+0x212>
 800071c:	2b03      	cmp	r3, #3
 800071e:	d06e      	beq.n	80007fe <__aeabi_fdiv+0x182>
 8000720:	4642      	mov	r2, r8
 8000722:	002c      	movs	r4, r5
 8000724:	2b01      	cmp	r3, #1
 8000726:	d140      	bne.n	80007aa <__aeabi_fdiv+0x12e>
 8000728:	2000      	movs	r0, #0
 800072a:	2400      	movs	r4, #0
 800072c:	05c0      	lsls	r0, r0, #23
 800072e:	4320      	orrs	r0, r4
 8000730:	07d2      	lsls	r2, r2, #31
 8000732:	4310      	orrs	r0, r2
 8000734:	bce0      	pop	{r5, r6, r7}
 8000736:	46ba      	mov	sl, r7
 8000738:	46b1      	mov	r9, r6
 800073a:	46a8      	mov	r8, r5
 800073c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800073e:	20ff      	movs	r0, #255	@ 0xff
 8000740:	2400      	movs	r4, #0
 8000742:	e7f3      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000744:	2c00      	cmp	r4, #0
 8000746:	d120      	bne.n	800078a <__aeabi_fdiv+0x10e>
 8000748:	2302      	movs	r3, #2
 800074a:	3fff      	subs	r7, #255	@ 0xff
 800074c:	e7d8      	b.n	8000700 <__aeabi_fdiv+0x84>
 800074e:	2d00      	cmp	r5, #0
 8000750:	d105      	bne.n	800075e <__aeabi_fdiv+0xe2>
 8000752:	2304      	movs	r3, #4
 8000754:	4699      	mov	r9, r3
 8000756:	3b03      	subs	r3, #3
 8000758:	2700      	movs	r7, #0
 800075a:	469a      	mov	sl, r3
 800075c:	e7a5      	b.n	80006aa <__aeabi_fdiv+0x2e>
 800075e:	0028      	movs	r0, r5
 8000760:	f002 f920 	bl	80029a4 <__clzsi2>
 8000764:	2776      	movs	r7, #118	@ 0x76
 8000766:	1f43      	subs	r3, r0, #5
 8000768:	409d      	lsls	r5, r3
 800076a:	2300      	movs	r3, #0
 800076c:	427f      	negs	r7, r7
 800076e:	4699      	mov	r9, r3
 8000770:	469a      	mov	sl, r3
 8000772:	1a3f      	subs	r7, r7, r0
 8000774:	e799      	b.n	80006aa <__aeabi_fdiv+0x2e>
 8000776:	0020      	movs	r0, r4
 8000778:	f002 f914 	bl	80029a4 <__clzsi2>
 800077c:	1f43      	subs	r3, r0, #5
 800077e:	409c      	lsls	r4, r3
 8000780:	2376      	movs	r3, #118	@ 0x76
 8000782:	425b      	negs	r3, r3
 8000784:	1a1b      	subs	r3, r3, r0
 8000786:	2000      	movs	r0, #0
 8000788:	e79e      	b.n	80006c8 <__aeabi_fdiv+0x4c>
 800078a:	2303      	movs	r3, #3
 800078c:	464a      	mov	r2, r9
 800078e:	431a      	orrs	r2, r3
 8000790:	4691      	mov	r9, r2
 8000792:	2003      	movs	r0, #3
 8000794:	33fc      	adds	r3, #252	@ 0xfc
 8000796:	e797      	b.n	80006c8 <__aeabi_fdiv+0x4c>
 8000798:	230c      	movs	r3, #12
 800079a:	4699      	mov	r9, r3
 800079c:	3b09      	subs	r3, #9
 800079e:	27ff      	movs	r7, #255	@ 0xff
 80007a0:	469a      	mov	sl, r3
 80007a2:	e782      	b.n	80006aa <__aeabi_fdiv+0x2e>
 80007a4:	2803      	cmp	r0, #3
 80007a6:	d02c      	beq.n	8000802 <__aeabi_fdiv+0x186>
 80007a8:	0032      	movs	r2, r6
 80007aa:	0038      	movs	r0, r7
 80007ac:	307f      	adds	r0, #127	@ 0x7f
 80007ae:	2800      	cmp	r0, #0
 80007b0:	dd47      	ble.n	8000842 <__aeabi_fdiv+0x1c6>
 80007b2:	0763      	lsls	r3, r4, #29
 80007b4:	d004      	beq.n	80007c0 <__aeabi_fdiv+0x144>
 80007b6:	230f      	movs	r3, #15
 80007b8:	4023      	ands	r3, r4
 80007ba:	2b04      	cmp	r3, #4
 80007bc:	d000      	beq.n	80007c0 <__aeabi_fdiv+0x144>
 80007be:	3404      	adds	r4, #4
 80007c0:	0123      	lsls	r3, r4, #4
 80007c2:	d503      	bpl.n	80007cc <__aeabi_fdiv+0x150>
 80007c4:	0038      	movs	r0, r7
 80007c6:	4b37      	ldr	r3, [pc, #220]	@ (80008a4 <__aeabi_fdiv+0x228>)
 80007c8:	3080      	adds	r0, #128	@ 0x80
 80007ca:	401c      	ands	r4, r3
 80007cc:	28fe      	cmp	r0, #254	@ 0xfe
 80007ce:	dcb6      	bgt.n	800073e <__aeabi_fdiv+0xc2>
 80007d0:	01a4      	lsls	r4, r4, #6
 80007d2:	0a64      	lsrs	r4, r4, #9
 80007d4:	b2c0      	uxtb	r0, r0
 80007d6:	e7a9      	b.n	800072c <__aeabi_fdiv+0xb0>
 80007d8:	2480      	movs	r4, #128	@ 0x80
 80007da:	2200      	movs	r2, #0
 80007dc:	20ff      	movs	r0, #255	@ 0xff
 80007de:	03e4      	lsls	r4, r4, #15
 80007e0:	e7a4      	b.n	800072c <__aeabi_fdiv+0xb0>
 80007e2:	2380      	movs	r3, #128	@ 0x80
 80007e4:	03db      	lsls	r3, r3, #15
 80007e6:	421d      	tst	r5, r3
 80007e8:	d001      	beq.n	80007ee <__aeabi_fdiv+0x172>
 80007ea:	421c      	tst	r4, r3
 80007ec:	d00b      	beq.n	8000806 <__aeabi_fdiv+0x18a>
 80007ee:	2480      	movs	r4, #128	@ 0x80
 80007f0:	03e4      	lsls	r4, r4, #15
 80007f2:	432c      	orrs	r4, r5
 80007f4:	0264      	lsls	r4, r4, #9
 80007f6:	4642      	mov	r2, r8
 80007f8:	20ff      	movs	r0, #255	@ 0xff
 80007fa:	0a64      	lsrs	r4, r4, #9
 80007fc:	e796      	b.n	800072c <__aeabi_fdiv+0xb0>
 80007fe:	4646      	mov	r6, r8
 8000800:	002c      	movs	r4, r5
 8000802:	2380      	movs	r3, #128	@ 0x80
 8000804:	03db      	lsls	r3, r3, #15
 8000806:	431c      	orrs	r4, r3
 8000808:	0264      	lsls	r4, r4, #9
 800080a:	0032      	movs	r2, r6
 800080c:	20ff      	movs	r0, #255	@ 0xff
 800080e:	0a64      	lsrs	r4, r4, #9
 8000810:	e78c      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000812:	016d      	lsls	r5, r5, #5
 8000814:	0160      	lsls	r0, r4, #5
 8000816:	4285      	cmp	r5, r0
 8000818:	d22d      	bcs.n	8000876 <__aeabi_fdiv+0x1fa>
 800081a:	231b      	movs	r3, #27
 800081c:	2400      	movs	r4, #0
 800081e:	3f01      	subs	r7, #1
 8000820:	2601      	movs	r6, #1
 8000822:	0029      	movs	r1, r5
 8000824:	0064      	lsls	r4, r4, #1
 8000826:	006d      	lsls	r5, r5, #1
 8000828:	2900      	cmp	r1, #0
 800082a:	db01      	blt.n	8000830 <__aeabi_fdiv+0x1b4>
 800082c:	4285      	cmp	r5, r0
 800082e:	d301      	bcc.n	8000834 <__aeabi_fdiv+0x1b8>
 8000830:	1a2d      	subs	r5, r5, r0
 8000832:	4334      	orrs	r4, r6
 8000834:	3b01      	subs	r3, #1
 8000836:	2b00      	cmp	r3, #0
 8000838:	d1f3      	bne.n	8000822 <__aeabi_fdiv+0x1a6>
 800083a:	1e6b      	subs	r3, r5, #1
 800083c:	419d      	sbcs	r5, r3
 800083e:	432c      	orrs	r4, r5
 8000840:	e7b3      	b.n	80007aa <__aeabi_fdiv+0x12e>
 8000842:	2301      	movs	r3, #1
 8000844:	1a1b      	subs	r3, r3, r0
 8000846:	2b1b      	cmp	r3, #27
 8000848:	dd00      	ble.n	800084c <__aeabi_fdiv+0x1d0>
 800084a:	e76d      	b.n	8000728 <__aeabi_fdiv+0xac>
 800084c:	0021      	movs	r1, r4
 800084e:	379e      	adds	r7, #158	@ 0x9e
 8000850:	40d9      	lsrs	r1, r3
 8000852:	40bc      	lsls	r4, r7
 8000854:	000b      	movs	r3, r1
 8000856:	1e61      	subs	r1, r4, #1
 8000858:	418c      	sbcs	r4, r1
 800085a:	4323      	orrs	r3, r4
 800085c:	0759      	lsls	r1, r3, #29
 800085e:	d004      	beq.n	800086a <__aeabi_fdiv+0x1ee>
 8000860:	210f      	movs	r1, #15
 8000862:	4019      	ands	r1, r3
 8000864:	2904      	cmp	r1, #4
 8000866:	d000      	beq.n	800086a <__aeabi_fdiv+0x1ee>
 8000868:	3304      	adds	r3, #4
 800086a:	0159      	lsls	r1, r3, #5
 800086c:	d413      	bmi.n	8000896 <__aeabi_fdiv+0x21a>
 800086e:	019b      	lsls	r3, r3, #6
 8000870:	2000      	movs	r0, #0
 8000872:	0a5c      	lsrs	r4, r3, #9
 8000874:	e75a      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000876:	231a      	movs	r3, #26
 8000878:	2401      	movs	r4, #1
 800087a:	1a2d      	subs	r5, r5, r0
 800087c:	e7d0      	b.n	8000820 <__aeabi_fdiv+0x1a4>
 800087e:	1e98      	subs	r0, r3, #2
 8000880:	4243      	negs	r3, r0
 8000882:	4158      	adcs	r0, r3
 8000884:	4240      	negs	r0, r0
 8000886:	0032      	movs	r2, r6
 8000888:	2400      	movs	r4, #0
 800088a:	b2c0      	uxtb	r0, r0
 800088c:	e74e      	b.n	800072c <__aeabi_fdiv+0xb0>
 800088e:	4642      	mov	r2, r8
 8000890:	20ff      	movs	r0, #255	@ 0xff
 8000892:	2400      	movs	r4, #0
 8000894:	e74a      	b.n	800072c <__aeabi_fdiv+0xb0>
 8000896:	2001      	movs	r0, #1
 8000898:	2400      	movs	r4, #0
 800089a:	e747      	b.n	800072c <__aeabi_fdiv+0xb0>
 800089c:	08009308 	.word	0x08009308
 80008a0:	08009348 	.word	0x08009348
 80008a4:	f7ffffff 	.word	0xf7ffffff

080008a8 <__aeabi_i2f>:
 80008a8:	b570      	push	{r4, r5, r6, lr}
 80008aa:	2800      	cmp	r0, #0
 80008ac:	d012      	beq.n	80008d4 <__aeabi_i2f+0x2c>
 80008ae:	17c3      	asrs	r3, r0, #31
 80008b0:	18c5      	adds	r5, r0, r3
 80008b2:	405d      	eors	r5, r3
 80008b4:	0fc4      	lsrs	r4, r0, #31
 80008b6:	0028      	movs	r0, r5
 80008b8:	f002 f874 	bl	80029a4 <__clzsi2>
 80008bc:	239e      	movs	r3, #158	@ 0x9e
 80008be:	1a1b      	subs	r3, r3, r0
 80008c0:	2b96      	cmp	r3, #150	@ 0x96
 80008c2:	dc0f      	bgt.n	80008e4 <__aeabi_i2f+0x3c>
 80008c4:	2808      	cmp	r0, #8
 80008c6:	d038      	beq.n	800093a <__aeabi_i2f+0x92>
 80008c8:	3808      	subs	r0, #8
 80008ca:	4085      	lsls	r5, r0
 80008cc:	026d      	lsls	r5, r5, #9
 80008ce:	0a6d      	lsrs	r5, r5, #9
 80008d0:	b2d8      	uxtb	r0, r3
 80008d2:	e002      	b.n	80008da <__aeabi_i2f+0x32>
 80008d4:	2400      	movs	r4, #0
 80008d6:	2000      	movs	r0, #0
 80008d8:	2500      	movs	r5, #0
 80008da:	05c0      	lsls	r0, r0, #23
 80008dc:	4328      	orrs	r0, r5
 80008de:	07e4      	lsls	r4, r4, #31
 80008e0:	4320      	orrs	r0, r4
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
 80008e4:	2b99      	cmp	r3, #153	@ 0x99
 80008e6:	dc14      	bgt.n	8000912 <__aeabi_i2f+0x6a>
 80008e8:	1f42      	subs	r2, r0, #5
 80008ea:	4095      	lsls	r5, r2
 80008ec:	002a      	movs	r2, r5
 80008ee:	4915      	ldr	r1, [pc, #84]	@ (8000944 <__aeabi_i2f+0x9c>)
 80008f0:	4011      	ands	r1, r2
 80008f2:	0755      	lsls	r5, r2, #29
 80008f4:	d01c      	beq.n	8000930 <__aeabi_i2f+0x88>
 80008f6:	250f      	movs	r5, #15
 80008f8:	402a      	ands	r2, r5
 80008fa:	2a04      	cmp	r2, #4
 80008fc:	d018      	beq.n	8000930 <__aeabi_i2f+0x88>
 80008fe:	3104      	adds	r1, #4
 8000900:	08ca      	lsrs	r2, r1, #3
 8000902:	0149      	lsls	r1, r1, #5
 8000904:	d515      	bpl.n	8000932 <__aeabi_i2f+0x8a>
 8000906:	239f      	movs	r3, #159	@ 0x9f
 8000908:	0252      	lsls	r2, r2, #9
 800090a:	1a18      	subs	r0, r3, r0
 800090c:	0a55      	lsrs	r5, r2, #9
 800090e:	b2c0      	uxtb	r0, r0
 8000910:	e7e3      	b.n	80008da <__aeabi_i2f+0x32>
 8000912:	2205      	movs	r2, #5
 8000914:	0029      	movs	r1, r5
 8000916:	1a12      	subs	r2, r2, r0
 8000918:	40d1      	lsrs	r1, r2
 800091a:	0002      	movs	r2, r0
 800091c:	321b      	adds	r2, #27
 800091e:	4095      	lsls	r5, r2
 8000920:	002a      	movs	r2, r5
 8000922:	1e55      	subs	r5, r2, #1
 8000924:	41aa      	sbcs	r2, r5
 8000926:	430a      	orrs	r2, r1
 8000928:	4906      	ldr	r1, [pc, #24]	@ (8000944 <__aeabi_i2f+0x9c>)
 800092a:	4011      	ands	r1, r2
 800092c:	0755      	lsls	r5, r2, #29
 800092e:	d1e2      	bne.n	80008f6 <__aeabi_i2f+0x4e>
 8000930:	08ca      	lsrs	r2, r1, #3
 8000932:	0252      	lsls	r2, r2, #9
 8000934:	0a55      	lsrs	r5, r2, #9
 8000936:	b2d8      	uxtb	r0, r3
 8000938:	e7cf      	b.n	80008da <__aeabi_i2f+0x32>
 800093a:	026d      	lsls	r5, r5, #9
 800093c:	0a6d      	lsrs	r5, r5, #9
 800093e:	308e      	adds	r0, #142	@ 0x8e
 8000940:	e7cb      	b.n	80008da <__aeabi_i2f+0x32>
 8000942:	46c0      	nop			@ (mov r8, r8)
 8000944:	fbffffff 	.word	0xfbffffff

08000948 <__aeabi_ui2f>:
 8000948:	b510      	push	{r4, lr}
 800094a:	1e04      	subs	r4, r0, #0
 800094c:	d00d      	beq.n	800096a <__aeabi_ui2f+0x22>
 800094e:	f002 f829 	bl	80029a4 <__clzsi2>
 8000952:	239e      	movs	r3, #158	@ 0x9e
 8000954:	1a1b      	subs	r3, r3, r0
 8000956:	2b96      	cmp	r3, #150	@ 0x96
 8000958:	dc0c      	bgt.n	8000974 <__aeabi_ui2f+0x2c>
 800095a:	2808      	cmp	r0, #8
 800095c:	d034      	beq.n	80009c8 <__aeabi_ui2f+0x80>
 800095e:	3808      	subs	r0, #8
 8000960:	4084      	lsls	r4, r0
 8000962:	0264      	lsls	r4, r4, #9
 8000964:	0a64      	lsrs	r4, r4, #9
 8000966:	b2d8      	uxtb	r0, r3
 8000968:	e001      	b.n	800096e <__aeabi_ui2f+0x26>
 800096a:	2000      	movs	r0, #0
 800096c:	2400      	movs	r4, #0
 800096e:	05c0      	lsls	r0, r0, #23
 8000970:	4320      	orrs	r0, r4
 8000972:	bd10      	pop	{r4, pc}
 8000974:	2b99      	cmp	r3, #153	@ 0x99
 8000976:	dc13      	bgt.n	80009a0 <__aeabi_ui2f+0x58>
 8000978:	1f42      	subs	r2, r0, #5
 800097a:	4094      	lsls	r4, r2
 800097c:	4a14      	ldr	r2, [pc, #80]	@ (80009d0 <__aeabi_ui2f+0x88>)
 800097e:	4022      	ands	r2, r4
 8000980:	0761      	lsls	r1, r4, #29
 8000982:	d01c      	beq.n	80009be <__aeabi_ui2f+0x76>
 8000984:	210f      	movs	r1, #15
 8000986:	4021      	ands	r1, r4
 8000988:	2904      	cmp	r1, #4
 800098a:	d018      	beq.n	80009be <__aeabi_ui2f+0x76>
 800098c:	3204      	adds	r2, #4
 800098e:	08d4      	lsrs	r4, r2, #3
 8000990:	0152      	lsls	r2, r2, #5
 8000992:	d515      	bpl.n	80009c0 <__aeabi_ui2f+0x78>
 8000994:	239f      	movs	r3, #159	@ 0x9f
 8000996:	0264      	lsls	r4, r4, #9
 8000998:	1a18      	subs	r0, r3, r0
 800099a:	0a64      	lsrs	r4, r4, #9
 800099c:	b2c0      	uxtb	r0, r0
 800099e:	e7e6      	b.n	800096e <__aeabi_ui2f+0x26>
 80009a0:	0002      	movs	r2, r0
 80009a2:	0021      	movs	r1, r4
 80009a4:	321b      	adds	r2, #27
 80009a6:	4091      	lsls	r1, r2
 80009a8:	000a      	movs	r2, r1
 80009aa:	1e51      	subs	r1, r2, #1
 80009ac:	418a      	sbcs	r2, r1
 80009ae:	2105      	movs	r1, #5
 80009b0:	1a09      	subs	r1, r1, r0
 80009b2:	40cc      	lsrs	r4, r1
 80009b4:	4314      	orrs	r4, r2
 80009b6:	4a06      	ldr	r2, [pc, #24]	@ (80009d0 <__aeabi_ui2f+0x88>)
 80009b8:	4022      	ands	r2, r4
 80009ba:	0761      	lsls	r1, r4, #29
 80009bc:	d1e2      	bne.n	8000984 <__aeabi_ui2f+0x3c>
 80009be:	08d4      	lsrs	r4, r2, #3
 80009c0:	0264      	lsls	r4, r4, #9
 80009c2:	0a64      	lsrs	r4, r4, #9
 80009c4:	b2d8      	uxtb	r0, r3
 80009c6:	e7d2      	b.n	800096e <__aeabi_ui2f+0x26>
 80009c8:	0264      	lsls	r4, r4, #9
 80009ca:	0a64      	lsrs	r4, r4, #9
 80009cc:	308e      	adds	r0, #142	@ 0x8e
 80009ce:	e7ce      	b.n	800096e <__aeabi_ui2f+0x26>
 80009d0:	fbffffff 	.word	0xfbffffff

080009d4 <__aeabi_dadd>:
 80009d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009d6:	464f      	mov	r7, r9
 80009d8:	4646      	mov	r6, r8
 80009da:	46d6      	mov	lr, sl
 80009dc:	b5c0      	push	{r6, r7, lr}
 80009de:	b082      	sub	sp, #8
 80009e0:	9000      	str	r0, [sp, #0]
 80009e2:	9101      	str	r1, [sp, #4]
 80009e4:	030e      	lsls	r6, r1, #12
 80009e6:	004c      	lsls	r4, r1, #1
 80009e8:	0fcd      	lsrs	r5, r1, #31
 80009ea:	0a71      	lsrs	r1, r6, #9
 80009ec:	9e00      	ldr	r6, [sp, #0]
 80009ee:	005f      	lsls	r7, r3, #1
 80009f0:	0f76      	lsrs	r6, r6, #29
 80009f2:	430e      	orrs	r6, r1
 80009f4:	9900      	ldr	r1, [sp, #0]
 80009f6:	9200      	str	r2, [sp, #0]
 80009f8:	9301      	str	r3, [sp, #4]
 80009fa:	00c9      	lsls	r1, r1, #3
 80009fc:	4689      	mov	r9, r1
 80009fe:	0319      	lsls	r1, r3, #12
 8000a00:	0d7b      	lsrs	r3, r7, #21
 8000a02:	4698      	mov	r8, r3
 8000a04:	9b01      	ldr	r3, [sp, #4]
 8000a06:	0a49      	lsrs	r1, r1, #9
 8000a08:	0fdb      	lsrs	r3, r3, #31
 8000a0a:	469c      	mov	ip, r3
 8000a0c:	9b00      	ldr	r3, [sp, #0]
 8000a0e:	9a00      	ldr	r2, [sp, #0]
 8000a10:	0f5b      	lsrs	r3, r3, #29
 8000a12:	430b      	orrs	r3, r1
 8000a14:	4641      	mov	r1, r8
 8000a16:	0d64      	lsrs	r4, r4, #21
 8000a18:	00d2      	lsls	r2, r2, #3
 8000a1a:	1a61      	subs	r1, r4, r1
 8000a1c:	4565      	cmp	r5, ip
 8000a1e:	d100      	bne.n	8000a22 <__aeabi_dadd+0x4e>
 8000a20:	e0a6      	b.n	8000b70 <__aeabi_dadd+0x19c>
 8000a22:	2900      	cmp	r1, #0
 8000a24:	dd72      	ble.n	8000b0c <__aeabi_dadd+0x138>
 8000a26:	4647      	mov	r7, r8
 8000a28:	2f00      	cmp	r7, #0
 8000a2a:	d100      	bne.n	8000a2e <__aeabi_dadd+0x5a>
 8000a2c:	e0dd      	b.n	8000bea <__aeabi_dadd+0x216>
 8000a2e:	4fcc      	ldr	r7, [pc, #816]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000a30:	42bc      	cmp	r4, r7
 8000a32:	d100      	bne.n	8000a36 <__aeabi_dadd+0x62>
 8000a34:	e19a      	b.n	8000d6c <__aeabi_dadd+0x398>
 8000a36:	2701      	movs	r7, #1
 8000a38:	2938      	cmp	r1, #56	@ 0x38
 8000a3a:	dc17      	bgt.n	8000a6c <__aeabi_dadd+0x98>
 8000a3c:	2780      	movs	r7, #128	@ 0x80
 8000a3e:	043f      	lsls	r7, r7, #16
 8000a40:	433b      	orrs	r3, r7
 8000a42:	291f      	cmp	r1, #31
 8000a44:	dd00      	ble.n	8000a48 <__aeabi_dadd+0x74>
 8000a46:	e1dd      	b.n	8000e04 <__aeabi_dadd+0x430>
 8000a48:	2720      	movs	r7, #32
 8000a4a:	1a78      	subs	r0, r7, r1
 8000a4c:	001f      	movs	r7, r3
 8000a4e:	4087      	lsls	r7, r0
 8000a50:	46ba      	mov	sl, r7
 8000a52:	0017      	movs	r7, r2
 8000a54:	40cf      	lsrs	r7, r1
 8000a56:	4684      	mov	ip, r0
 8000a58:	0038      	movs	r0, r7
 8000a5a:	4657      	mov	r7, sl
 8000a5c:	4307      	orrs	r7, r0
 8000a5e:	4660      	mov	r0, ip
 8000a60:	4082      	lsls	r2, r0
 8000a62:	40cb      	lsrs	r3, r1
 8000a64:	1e50      	subs	r0, r2, #1
 8000a66:	4182      	sbcs	r2, r0
 8000a68:	1af6      	subs	r6, r6, r3
 8000a6a:	4317      	orrs	r7, r2
 8000a6c:	464b      	mov	r3, r9
 8000a6e:	1bdf      	subs	r7, r3, r7
 8000a70:	45b9      	cmp	r9, r7
 8000a72:	4180      	sbcs	r0, r0
 8000a74:	4240      	negs	r0, r0
 8000a76:	1a36      	subs	r6, r6, r0
 8000a78:	0233      	lsls	r3, r6, #8
 8000a7a:	d400      	bmi.n	8000a7e <__aeabi_dadd+0xaa>
 8000a7c:	e0ff      	b.n	8000c7e <__aeabi_dadd+0x2aa>
 8000a7e:	0276      	lsls	r6, r6, #9
 8000a80:	0a76      	lsrs	r6, r6, #9
 8000a82:	2e00      	cmp	r6, #0
 8000a84:	d100      	bne.n	8000a88 <__aeabi_dadd+0xb4>
 8000a86:	e13c      	b.n	8000d02 <__aeabi_dadd+0x32e>
 8000a88:	0030      	movs	r0, r6
 8000a8a:	f001 ff8b 	bl	80029a4 <__clzsi2>
 8000a8e:	0003      	movs	r3, r0
 8000a90:	3b08      	subs	r3, #8
 8000a92:	2120      	movs	r1, #32
 8000a94:	0038      	movs	r0, r7
 8000a96:	1aca      	subs	r2, r1, r3
 8000a98:	40d0      	lsrs	r0, r2
 8000a9a:	409e      	lsls	r6, r3
 8000a9c:	0002      	movs	r2, r0
 8000a9e:	409f      	lsls	r7, r3
 8000aa0:	4332      	orrs	r2, r6
 8000aa2:	429c      	cmp	r4, r3
 8000aa4:	dd00      	ble.n	8000aa8 <__aeabi_dadd+0xd4>
 8000aa6:	e1a6      	b.n	8000df6 <__aeabi_dadd+0x422>
 8000aa8:	1b18      	subs	r0, r3, r4
 8000aaa:	3001      	adds	r0, #1
 8000aac:	1a09      	subs	r1, r1, r0
 8000aae:	003e      	movs	r6, r7
 8000ab0:	408f      	lsls	r7, r1
 8000ab2:	40c6      	lsrs	r6, r0
 8000ab4:	1e7b      	subs	r3, r7, #1
 8000ab6:	419f      	sbcs	r7, r3
 8000ab8:	0013      	movs	r3, r2
 8000aba:	408b      	lsls	r3, r1
 8000abc:	4337      	orrs	r7, r6
 8000abe:	431f      	orrs	r7, r3
 8000ac0:	40c2      	lsrs	r2, r0
 8000ac2:	003b      	movs	r3, r7
 8000ac4:	0016      	movs	r6, r2
 8000ac6:	2400      	movs	r4, #0
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	d100      	bne.n	8000ace <__aeabi_dadd+0xfa>
 8000acc:	e1df      	b.n	8000e8e <__aeabi_dadd+0x4ba>
 8000ace:	077b      	lsls	r3, r7, #29
 8000ad0:	d100      	bne.n	8000ad4 <__aeabi_dadd+0x100>
 8000ad2:	e332      	b.n	800113a <__aeabi_dadd+0x766>
 8000ad4:	230f      	movs	r3, #15
 8000ad6:	003a      	movs	r2, r7
 8000ad8:	403b      	ands	r3, r7
 8000ada:	2b04      	cmp	r3, #4
 8000adc:	d004      	beq.n	8000ae8 <__aeabi_dadd+0x114>
 8000ade:	1d3a      	adds	r2, r7, #4
 8000ae0:	42ba      	cmp	r2, r7
 8000ae2:	41bf      	sbcs	r7, r7
 8000ae4:	427f      	negs	r7, r7
 8000ae6:	19f6      	adds	r6, r6, r7
 8000ae8:	0233      	lsls	r3, r6, #8
 8000aea:	d400      	bmi.n	8000aee <__aeabi_dadd+0x11a>
 8000aec:	e323      	b.n	8001136 <__aeabi_dadd+0x762>
 8000aee:	4b9c      	ldr	r3, [pc, #624]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000af0:	3401      	adds	r4, #1
 8000af2:	429c      	cmp	r4, r3
 8000af4:	d100      	bne.n	8000af8 <__aeabi_dadd+0x124>
 8000af6:	e0b4      	b.n	8000c62 <__aeabi_dadd+0x28e>
 8000af8:	4b9a      	ldr	r3, [pc, #616]	@ (8000d64 <__aeabi_dadd+0x390>)
 8000afa:	0564      	lsls	r4, r4, #21
 8000afc:	401e      	ands	r6, r3
 8000afe:	0d64      	lsrs	r4, r4, #21
 8000b00:	0777      	lsls	r7, r6, #29
 8000b02:	08d2      	lsrs	r2, r2, #3
 8000b04:	0276      	lsls	r6, r6, #9
 8000b06:	4317      	orrs	r7, r2
 8000b08:	0b36      	lsrs	r6, r6, #12
 8000b0a:	e0ac      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000b0c:	2900      	cmp	r1, #0
 8000b0e:	d100      	bne.n	8000b12 <__aeabi_dadd+0x13e>
 8000b10:	e07e      	b.n	8000c10 <__aeabi_dadd+0x23c>
 8000b12:	4641      	mov	r1, r8
 8000b14:	1b09      	subs	r1, r1, r4
 8000b16:	2c00      	cmp	r4, #0
 8000b18:	d000      	beq.n	8000b1c <__aeabi_dadd+0x148>
 8000b1a:	e160      	b.n	8000dde <__aeabi_dadd+0x40a>
 8000b1c:	0034      	movs	r4, r6
 8000b1e:	4648      	mov	r0, r9
 8000b20:	4304      	orrs	r4, r0
 8000b22:	d100      	bne.n	8000b26 <__aeabi_dadd+0x152>
 8000b24:	e1c9      	b.n	8000eba <__aeabi_dadd+0x4e6>
 8000b26:	1e4c      	subs	r4, r1, #1
 8000b28:	2901      	cmp	r1, #1
 8000b2a:	d100      	bne.n	8000b2e <__aeabi_dadd+0x15a>
 8000b2c:	e22e      	b.n	8000f8c <__aeabi_dadd+0x5b8>
 8000b2e:	4d8c      	ldr	r5, [pc, #560]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000b30:	42a9      	cmp	r1, r5
 8000b32:	d100      	bne.n	8000b36 <__aeabi_dadd+0x162>
 8000b34:	e224      	b.n	8000f80 <__aeabi_dadd+0x5ac>
 8000b36:	2701      	movs	r7, #1
 8000b38:	2c38      	cmp	r4, #56	@ 0x38
 8000b3a:	dc11      	bgt.n	8000b60 <__aeabi_dadd+0x18c>
 8000b3c:	0021      	movs	r1, r4
 8000b3e:	291f      	cmp	r1, #31
 8000b40:	dd00      	ble.n	8000b44 <__aeabi_dadd+0x170>
 8000b42:	e20b      	b.n	8000f5c <__aeabi_dadd+0x588>
 8000b44:	2420      	movs	r4, #32
 8000b46:	0037      	movs	r7, r6
 8000b48:	4648      	mov	r0, r9
 8000b4a:	1a64      	subs	r4, r4, r1
 8000b4c:	40a7      	lsls	r7, r4
 8000b4e:	40c8      	lsrs	r0, r1
 8000b50:	4307      	orrs	r7, r0
 8000b52:	4648      	mov	r0, r9
 8000b54:	40a0      	lsls	r0, r4
 8000b56:	40ce      	lsrs	r6, r1
 8000b58:	1e44      	subs	r4, r0, #1
 8000b5a:	41a0      	sbcs	r0, r4
 8000b5c:	1b9b      	subs	r3, r3, r6
 8000b5e:	4307      	orrs	r7, r0
 8000b60:	1bd7      	subs	r7, r2, r7
 8000b62:	42ba      	cmp	r2, r7
 8000b64:	4192      	sbcs	r2, r2
 8000b66:	4252      	negs	r2, r2
 8000b68:	4665      	mov	r5, ip
 8000b6a:	4644      	mov	r4, r8
 8000b6c:	1a9e      	subs	r6, r3, r2
 8000b6e:	e783      	b.n	8000a78 <__aeabi_dadd+0xa4>
 8000b70:	2900      	cmp	r1, #0
 8000b72:	dc00      	bgt.n	8000b76 <__aeabi_dadd+0x1a2>
 8000b74:	e09c      	b.n	8000cb0 <__aeabi_dadd+0x2dc>
 8000b76:	4647      	mov	r7, r8
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d167      	bne.n	8000c4c <__aeabi_dadd+0x278>
 8000b7c:	001f      	movs	r7, r3
 8000b7e:	4317      	orrs	r7, r2
 8000b80:	d100      	bne.n	8000b84 <__aeabi_dadd+0x1b0>
 8000b82:	e0e4      	b.n	8000d4e <__aeabi_dadd+0x37a>
 8000b84:	1e48      	subs	r0, r1, #1
 8000b86:	2901      	cmp	r1, #1
 8000b88:	d100      	bne.n	8000b8c <__aeabi_dadd+0x1b8>
 8000b8a:	e19b      	b.n	8000ec4 <__aeabi_dadd+0x4f0>
 8000b8c:	4f74      	ldr	r7, [pc, #464]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000b8e:	42b9      	cmp	r1, r7
 8000b90:	d100      	bne.n	8000b94 <__aeabi_dadd+0x1c0>
 8000b92:	e0eb      	b.n	8000d6c <__aeabi_dadd+0x398>
 8000b94:	2701      	movs	r7, #1
 8000b96:	0001      	movs	r1, r0
 8000b98:	2838      	cmp	r0, #56	@ 0x38
 8000b9a:	dc11      	bgt.n	8000bc0 <__aeabi_dadd+0x1ec>
 8000b9c:	291f      	cmp	r1, #31
 8000b9e:	dd00      	ble.n	8000ba2 <__aeabi_dadd+0x1ce>
 8000ba0:	e1c7      	b.n	8000f32 <__aeabi_dadd+0x55e>
 8000ba2:	2720      	movs	r7, #32
 8000ba4:	1a78      	subs	r0, r7, r1
 8000ba6:	001f      	movs	r7, r3
 8000ba8:	4684      	mov	ip, r0
 8000baa:	4087      	lsls	r7, r0
 8000bac:	0010      	movs	r0, r2
 8000bae:	40c8      	lsrs	r0, r1
 8000bb0:	4307      	orrs	r7, r0
 8000bb2:	4660      	mov	r0, ip
 8000bb4:	4082      	lsls	r2, r0
 8000bb6:	40cb      	lsrs	r3, r1
 8000bb8:	1e50      	subs	r0, r2, #1
 8000bba:	4182      	sbcs	r2, r0
 8000bbc:	18f6      	adds	r6, r6, r3
 8000bbe:	4317      	orrs	r7, r2
 8000bc0:	444f      	add	r7, r9
 8000bc2:	454f      	cmp	r7, r9
 8000bc4:	4180      	sbcs	r0, r0
 8000bc6:	4240      	negs	r0, r0
 8000bc8:	1836      	adds	r6, r6, r0
 8000bca:	0233      	lsls	r3, r6, #8
 8000bcc:	d557      	bpl.n	8000c7e <__aeabi_dadd+0x2aa>
 8000bce:	4b64      	ldr	r3, [pc, #400]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000bd0:	3401      	adds	r4, #1
 8000bd2:	429c      	cmp	r4, r3
 8000bd4:	d045      	beq.n	8000c62 <__aeabi_dadd+0x28e>
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4b62      	ldr	r3, [pc, #392]	@ (8000d64 <__aeabi_dadd+0x390>)
 8000bda:	087a      	lsrs	r2, r7, #1
 8000bdc:	401e      	ands	r6, r3
 8000bde:	4039      	ands	r1, r7
 8000be0:	430a      	orrs	r2, r1
 8000be2:	07f7      	lsls	r7, r6, #31
 8000be4:	4317      	orrs	r7, r2
 8000be6:	0876      	lsrs	r6, r6, #1
 8000be8:	e771      	b.n	8000ace <__aeabi_dadd+0xfa>
 8000bea:	001f      	movs	r7, r3
 8000bec:	4317      	orrs	r7, r2
 8000bee:	d100      	bne.n	8000bf2 <__aeabi_dadd+0x21e>
 8000bf0:	e0ad      	b.n	8000d4e <__aeabi_dadd+0x37a>
 8000bf2:	1e4f      	subs	r7, r1, #1
 8000bf4:	46bc      	mov	ip, r7
 8000bf6:	2901      	cmp	r1, #1
 8000bf8:	d100      	bne.n	8000bfc <__aeabi_dadd+0x228>
 8000bfa:	e182      	b.n	8000f02 <__aeabi_dadd+0x52e>
 8000bfc:	4f58      	ldr	r7, [pc, #352]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000bfe:	42b9      	cmp	r1, r7
 8000c00:	d100      	bne.n	8000c04 <__aeabi_dadd+0x230>
 8000c02:	e190      	b.n	8000f26 <__aeabi_dadd+0x552>
 8000c04:	4661      	mov	r1, ip
 8000c06:	2701      	movs	r7, #1
 8000c08:	2938      	cmp	r1, #56	@ 0x38
 8000c0a:	dd00      	ble.n	8000c0e <__aeabi_dadd+0x23a>
 8000c0c:	e72e      	b.n	8000a6c <__aeabi_dadd+0x98>
 8000c0e:	e718      	b.n	8000a42 <__aeabi_dadd+0x6e>
 8000c10:	4f55      	ldr	r7, [pc, #340]	@ (8000d68 <__aeabi_dadd+0x394>)
 8000c12:	1c61      	adds	r1, r4, #1
 8000c14:	4239      	tst	r1, r7
 8000c16:	d000      	beq.n	8000c1a <__aeabi_dadd+0x246>
 8000c18:	e0d0      	b.n	8000dbc <__aeabi_dadd+0x3e8>
 8000c1a:	0031      	movs	r1, r6
 8000c1c:	4648      	mov	r0, r9
 8000c1e:	001f      	movs	r7, r3
 8000c20:	4301      	orrs	r1, r0
 8000c22:	4317      	orrs	r7, r2
 8000c24:	2c00      	cmp	r4, #0
 8000c26:	d000      	beq.n	8000c2a <__aeabi_dadd+0x256>
 8000c28:	e13d      	b.n	8000ea6 <__aeabi_dadd+0x4d2>
 8000c2a:	2900      	cmp	r1, #0
 8000c2c:	d100      	bne.n	8000c30 <__aeabi_dadd+0x25c>
 8000c2e:	e1bc      	b.n	8000faa <__aeabi_dadd+0x5d6>
 8000c30:	2f00      	cmp	r7, #0
 8000c32:	d000      	beq.n	8000c36 <__aeabi_dadd+0x262>
 8000c34:	e1bf      	b.n	8000fb6 <__aeabi_dadd+0x5e2>
 8000c36:	464b      	mov	r3, r9
 8000c38:	2100      	movs	r1, #0
 8000c3a:	08d8      	lsrs	r0, r3, #3
 8000c3c:	0777      	lsls	r7, r6, #29
 8000c3e:	4307      	orrs	r7, r0
 8000c40:	08f0      	lsrs	r0, r6, #3
 8000c42:	0306      	lsls	r6, r0, #12
 8000c44:	054c      	lsls	r4, r1, #21
 8000c46:	0b36      	lsrs	r6, r6, #12
 8000c48:	0d64      	lsrs	r4, r4, #21
 8000c4a:	e00c      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000c4c:	4f44      	ldr	r7, [pc, #272]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000c4e:	42bc      	cmp	r4, r7
 8000c50:	d100      	bne.n	8000c54 <__aeabi_dadd+0x280>
 8000c52:	e08b      	b.n	8000d6c <__aeabi_dadd+0x398>
 8000c54:	2701      	movs	r7, #1
 8000c56:	2938      	cmp	r1, #56	@ 0x38
 8000c58:	dcb2      	bgt.n	8000bc0 <__aeabi_dadd+0x1ec>
 8000c5a:	2780      	movs	r7, #128	@ 0x80
 8000c5c:	043f      	lsls	r7, r7, #16
 8000c5e:	433b      	orrs	r3, r7
 8000c60:	e79c      	b.n	8000b9c <__aeabi_dadd+0x1c8>
 8000c62:	2600      	movs	r6, #0
 8000c64:	2700      	movs	r7, #0
 8000c66:	0524      	lsls	r4, r4, #20
 8000c68:	4334      	orrs	r4, r6
 8000c6a:	07ed      	lsls	r5, r5, #31
 8000c6c:	432c      	orrs	r4, r5
 8000c6e:	0038      	movs	r0, r7
 8000c70:	0021      	movs	r1, r4
 8000c72:	b002      	add	sp, #8
 8000c74:	bce0      	pop	{r5, r6, r7}
 8000c76:	46ba      	mov	sl, r7
 8000c78:	46b1      	mov	r9, r6
 8000c7a:	46a8      	mov	r8, r5
 8000c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000c7e:	077b      	lsls	r3, r7, #29
 8000c80:	d004      	beq.n	8000c8c <__aeabi_dadd+0x2b8>
 8000c82:	230f      	movs	r3, #15
 8000c84:	403b      	ands	r3, r7
 8000c86:	2b04      	cmp	r3, #4
 8000c88:	d000      	beq.n	8000c8c <__aeabi_dadd+0x2b8>
 8000c8a:	e728      	b.n	8000ade <__aeabi_dadd+0x10a>
 8000c8c:	08f8      	lsrs	r0, r7, #3
 8000c8e:	4b34      	ldr	r3, [pc, #208]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000c90:	0777      	lsls	r7, r6, #29
 8000c92:	4307      	orrs	r7, r0
 8000c94:	08f0      	lsrs	r0, r6, #3
 8000c96:	429c      	cmp	r4, r3
 8000c98:	d000      	beq.n	8000c9c <__aeabi_dadd+0x2c8>
 8000c9a:	e24a      	b.n	8001132 <__aeabi_dadd+0x75e>
 8000c9c:	003b      	movs	r3, r7
 8000c9e:	4303      	orrs	r3, r0
 8000ca0:	d059      	beq.n	8000d56 <__aeabi_dadd+0x382>
 8000ca2:	2680      	movs	r6, #128	@ 0x80
 8000ca4:	0336      	lsls	r6, r6, #12
 8000ca6:	4306      	orrs	r6, r0
 8000ca8:	0336      	lsls	r6, r6, #12
 8000caa:	4c2d      	ldr	r4, [pc, #180]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000cac:	0b36      	lsrs	r6, r6, #12
 8000cae:	e7da      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000cb0:	2900      	cmp	r1, #0
 8000cb2:	d061      	beq.n	8000d78 <__aeabi_dadd+0x3a4>
 8000cb4:	4641      	mov	r1, r8
 8000cb6:	1b09      	subs	r1, r1, r4
 8000cb8:	2c00      	cmp	r4, #0
 8000cba:	d100      	bne.n	8000cbe <__aeabi_dadd+0x2ea>
 8000cbc:	e0b9      	b.n	8000e32 <__aeabi_dadd+0x45e>
 8000cbe:	4c28      	ldr	r4, [pc, #160]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000cc0:	45a0      	cmp	r8, r4
 8000cc2:	d100      	bne.n	8000cc6 <__aeabi_dadd+0x2f2>
 8000cc4:	e1a5      	b.n	8001012 <__aeabi_dadd+0x63e>
 8000cc6:	2701      	movs	r7, #1
 8000cc8:	2938      	cmp	r1, #56	@ 0x38
 8000cca:	dc13      	bgt.n	8000cf4 <__aeabi_dadd+0x320>
 8000ccc:	2480      	movs	r4, #128	@ 0x80
 8000cce:	0424      	lsls	r4, r4, #16
 8000cd0:	4326      	orrs	r6, r4
 8000cd2:	291f      	cmp	r1, #31
 8000cd4:	dd00      	ble.n	8000cd8 <__aeabi_dadd+0x304>
 8000cd6:	e1c8      	b.n	800106a <__aeabi_dadd+0x696>
 8000cd8:	2420      	movs	r4, #32
 8000cda:	0037      	movs	r7, r6
 8000cdc:	4648      	mov	r0, r9
 8000cde:	1a64      	subs	r4, r4, r1
 8000ce0:	40a7      	lsls	r7, r4
 8000ce2:	40c8      	lsrs	r0, r1
 8000ce4:	4307      	orrs	r7, r0
 8000ce6:	4648      	mov	r0, r9
 8000ce8:	40a0      	lsls	r0, r4
 8000cea:	40ce      	lsrs	r6, r1
 8000cec:	1e44      	subs	r4, r0, #1
 8000cee:	41a0      	sbcs	r0, r4
 8000cf0:	199b      	adds	r3, r3, r6
 8000cf2:	4307      	orrs	r7, r0
 8000cf4:	18bf      	adds	r7, r7, r2
 8000cf6:	4297      	cmp	r7, r2
 8000cf8:	4192      	sbcs	r2, r2
 8000cfa:	4252      	negs	r2, r2
 8000cfc:	4644      	mov	r4, r8
 8000cfe:	18d6      	adds	r6, r2, r3
 8000d00:	e763      	b.n	8000bca <__aeabi_dadd+0x1f6>
 8000d02:	0038      	movs	r0, r7
 8000d04:	f001 fe4e 	bl	80029a4 <__clzsi2>
 8000d08:	0003      	movs	r3, r0
 8000d0a:	3318      	adds	r3, #24
 8000d0c:	2b1f      	cmp	r3, #31
 8000d0e:	dc00      	bgt.n	8000d12 <__aeabi_dadd+0x33e>
 8000d10:	e6bf      	b.n	8000a92 <__aeabi_dadd+0xbe>
 8000d12:	003a      	movs	r2, r7
 8000d14:	3808      	subs	r0, #8
 8000d16:	4082      	lsls	r2, r0
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	dd00      	ble.n	8000d1e <__aeabi_dadd+0x34a>
 8000d1c:	e083      	b.n	8000e26 <__aeabi_dadd+0x452>
 8000d1e:	1b1b      	subs	r3, r3, r4
 8000d20:	1c58      	adds	r0, r3, #1
 8000d22:	281f      	cmp	r0, #31
 8000d24:	dc00      	bgt.n	8000d28 <__aeabi_dadd+0x354>
 8000d26:	e1b4      	b.n	8001092 <__aeabi_dadd+0x6be>
 8000d28:	0017      	movs	r7, r2
 8000d2a:	3b1f      	subs	r3, #31
 8000d2c:	40df      	lsrs	r7, r3
 8000d2e:	2820      	cmp	r0, #32
 8000d30:	d005      	beq.n	8000d3e <__aeabi_dadd+0x36a>
 8000d32:	2340      	movs	r3, #64	@ 0x40
 8000d34:	1a1b      	subs	r3, r3, r0
 8000d36:	409a      	lsls	r2, r3
 8000d38:	1e53      	subs	r3, r2, #1
 8000d3a:	419a      	sbcs	r2, r3
 8000d3c:	4317      	orrs	r7, r2
 8000d3e:	2400      	movs	r4, #0
 8000d40:	2f00      	cmp	r7, #0
 8000d42:	d00a      	beq.n	8000d5a <__aeabi_dadd+0x386>
 8000d44:	077b      	lsls	r3, r7, #29
 8000d46:	d000      	beq.n	8000d4a <__aeabi_dadd+0x376>
 8000d48:	e6c4      	b.n	8000ad4 <__aeabi_dadd+0x100>
 8000d4a:	0026      	movs	r6, r4
 8000d4c:	e79e      	b.n	8000c8c <__aeabi_dadd+0x2b8>
 8000d4e:	464b      	mov	r3, r9
 8000d50:	000c      	movs	r4, r1
 8000d52:	08d8      	lsrs	r0, r3, #3
 8000d54:	e79b      	b.n	8000c8e <__aeabi_dadd+0x2ba>
 8000d56:	2700      	movs	r7, #0
 8000d58:	4c01      	ldr	r4, [pc, #4]	@ (8000d60 <__aeabi_dadd+0x38c>)
 8000d5a:	2600      	movs	r6, #0
 8000d5c:	e783      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000d5e:	46c0      	nop			@ (mov r8, r8)
 8000d60:	000007ff 	.word	0x000007ff
 8000d64:	ff7fffff 	.word	0xff7fffff
 8000d68:	000007fe 	.word	0x000007fe
 8000d6c:	464b      	mov	r3, r9
 8000d6e:	0777      	lsls	r7, r6, #29
 8000d70:	08d8      	lsrs	r0, r3, #3
 8000d72:	4307      	orrs	r7, r0
 8000d74:	08f0      	lsrs	r0, r6, #3
 8000d76:	e791      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 8000d78:	4fcd      	ldr	r7, [pc, #820]	@ (80010b0 <__aeabi_dadd+0x6dc>)
 8000d7a:	1c61      	adds	r1, r4, #1
 8000d7c:	4239      	tst	r1, r7
 8000d7e:	d16b      	bne.n	8000e58 <__aeabi_dadd+0x484>
 8000d80:	0031      	movs	r1, r6
 8000d82:	4648      	mov	r0, r9
 8000d84:	4301      	orrs	r1, r0
 8000d86:	2c00      	cmp	r4, #0
 8000d88:	d000      	beq.n	8000d8c <__aeabi_dadd+0x3b8>
 8000d8a:	e14b      	b.n	8001024 <__aeabi_dadd+0x650>
 8000d8c:	001f      	movs	r7, r3
 8000d8e:	4317      	orrs	r7, r2
 8000d90:	2900      	cmp	r1, #0
 8000d92:	d100      	bne.n	8000d96 <__aeabi_dadd+0x3c2>
 8000d94:	e181      	b.n	800109a <__aeabi_dadd+0x6c6>
 8000d96:	2f00      	cmp	r7, #0
 8000d98:	d100      	bne.n	8000d9c <__aeabi_dadd+0x3c8>
 8000d9a:	e74c      	b.n	8000c36 <__aeabi_dadd+0x262>
 8000d9c:	444a      	add	r2, r9
 8000d9e:	454a      	cmp	r2, r9
 8000da0:	4180      	sbcs	r0, r0
 8000da2:	18f6      	adds	r6, r6, r3
 8000da4:	4240      	negs	r0, r0
 8000da6:	1836      	adds	r6, r6, r0
 8000da8:	0233      	lsls	r3, r6, #8
 8000daa:	d500      	bpl.n	8000dae <__aeabi_dadd+0x3da>
 8000dac:	e1b0      	b.n	8001110 <__aeabi_dadd+0x73c>
 8000dae:	0017      	movs	r7, r2
 8000db0:	4691      	mov	r9, r2
 8000db2:	4337      	orrs	r7, r6
 8000db4:	d000      	beq.n	8000db8 <__aeabi_dadd+0x3e4>
 8000db6:	e73e      	b.n	8000c36 <__aeabi_dadd+0x262>
 8000db8:	2600      	movs	r6, #0
 8000dba:	e754      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000dbc:	4649      	mov	r1, r9
 8000dbe:	1a89      	subs	r1, r1, r2
 8000dc0:	4688      	mov	r8, r1
 8000dc2:	45c1      	cmp	r9, r8
 8000dc4:	41bf      	sbcs	r7, r7
 8000dc6:	1af1      	subs	r1, r6, r3
 8000dc8:	427f      	negs	r7, r7
 8000dca:	1bc9      	subs	r1, r1, r7
 8000dcc:	020f      	lsls	r7, r1, #8
 8000dce:	d461      	bmi.n	8000e94 <__aeabi_dadd+0x4c0>
 8000dd0:	4647      	mov	r7, r8
 8000dd2:	430f      	orrs	r7, r1
 8000dd4:	d100      	bne.n	8000dd8 <__aeabi_dadd+0x404>
 8000dd6:	e0bd      	b.n	8000f54 <__aeabi_dadd+0x580>
 8000dd8:	000e      	movs	r6, r1
 8000dda:	4647      	mov	r7, r8
 8000ddc:	e651      	b.n	8000a82 <__aeabi_dadd+0xae>
 8000dde:	4cb5      	ldr	r4, [pc, #724]	@ (80010b4 <__aeabi_dadd+0x6e0>)
 8000de0:	45a0      	cmp	r8, r4
 8000de2:	d100      	bne.n	8000de6 <__aeabi_dadd+0x412>
 8000de4:	e100      	b.n	8000fe8 <__aeabi_dadd+0x614>
 8000de6:	2701      	movs	r7, #1
 8000de8:	2938      	cmp	r1, #56	@ 0x38
 8000dea:	dd00      	ble.n	8000dee <__aeabi_dadd+0x41a>
 8000dec:	e6b8      	b.n	8000b60 <__aeabi_dadd+0x18c>
 8000dee:	2480      	movs	r4, #128	@ 0x80
 8000df0:	0424      	lsls	r4, r4, #16
 8000df2:	4326      	orrs	r6, r4
 8000df4:	e6a3      	b.n	8000b3e <__aeabi_dadd+0x16a>
 8000df6:	4eb0      	ldr	r6, [pc, #704]	@ (80010b8 <__aeabi_dadd+0x6e4>)
 8000df8:	1ae4      	subs	r4, r4, r3
 8000dfa:	4016      	ands	r6, r2
 8000dfc:	077b      	lsls	r3, r7, #29
 8000dfe:	d000      	beq.n	8000e02 <__aeabi_dadd+0x42e>
 8000e00:	e73f      	b.n	8000c82 <__aeabi_dadd+0x2ae>
 8000e02:	e743      	b.n	8000c8c <__aeabi_dadd+0x2b8>
 8000e04:	000f      	movs	r7, r1
 8000e06:	0018      	movs	r0, r3
 8000e08:	3f20      	subs	r7, #32
 8000e0a:	40f8      	lsrs	r0, r7
 8000e0c:	4684      	mov	ip, r0
 8000e0e:	2920      	cmp	r1, #32
 8000e10:	d003      	beq.n	8000e1a <__aeabi_dadd+0x446>
 8000e12:	2740      	movs	r7, #64	@ 0x40
 8000e14:	1a79      	subs	r1, r7, r1
 8000e16:	408b      	lsls	r3, r1
 8000e18:	431a      	orrs	r2, r3
 8000e1a:	1e53      	subs	r3, r2, #1
 8000e1c:	419a      	sbcs	r2, r3
 8000e1e:	4663      	mov	r3, ip
 8000e20:	0017      	movs	r7, r2
 8000e22:	431f      	orrs	r7, r3
 8000e24:	e622      	b.n	8000a6c <__aeabi_dadd+0x98>
 8000e26:	48a4      	ldr	r0, [pc, #656]	@ (80010b8 <__aeabi_dadd+0x6e4>)
 8000e28:	1ae1      	subs	r1, r4, r3
 8000e2a:	4010      	ands	r0, r2
 8000e2c:	0747      	lsls	r7, r0, #29
 8000e2e:	08c0      	lsrs	r0, r0, #3
 8000e30:	e707      	b.n	8000c42 <__aeabi_dadd+0x26e>
 8000e32:	0034      	movs	r4, r6
 8000e34:	4648      	mov	r0, r9
 8000e36:	4304      	orrs	r4, r0
 8000e38:	d100      	bne.n	8000e3c <__aeabi_dadd+0x468>
 8000e3a:	e0fa      	b.n	8001032 <__aeabi_dadd+0x65e>
 8000e3c:	1e4c      	subs	r4, r1, #1
 8000e3e:	2901      	cmp	r1, #1
 8000e40:	d100      	bne.n	8000e44 <__aeabi_dadd+0x470>
 8000e42:	e0d7      	b.n	8000ff4 <__aeabi_dadd+0x620>
 8000e44:	4f9b      	ldr	r7, [pc, #620]	@ (80010b4 <__aeabi_dadd+0x6e0>)
 8000e46:	42b9      	cmp	r1, r7
 8000e48:	d100      	bne.n	8000e4c <__aeabi_dadd+0x478>
 8000e4a:	e0e2      	b.n	8001012 <__aeabi_dadd+0x63e>
 8000e4c:	2701      	movs	r7, #1
 8000e4e:	2c38      	cmp	r4, #56	@ 0x38
 8000e50:	dd00      	ble.n	8000e54 <__aeabi_dadd+0x480>
 8000e52:	e74f      	b.n	8000cf4 <__aeabi_dadd+0x320>
 8000e54:	0021      	movs	r1, r4
 8000e56:	e73c      	b.n	8000cd2 <__aeabi_dadd+0x2fe>
 8000e58:	4c96      	ldr	r4, [pc, #600]	@ (80010b4 <__aeabi_dadd+0x6e0>)
 8000e5a:	42a1      	cmp	r1, r4
 8000e5c:	d100      	bne.n	8000e60 <__aeabi_dadd+0x48c>
 8000e5e:	e0dd      	b.n	800101c <__aeabi_dadd+0x648>
 8000e60:	444a      	add	r2, r9
 8000e62:	454a      	cmp	r2, r9
 8000e64:	4180      	sbcs	r0, r0
 8000e66:	18f3      	adds	r3, r6, r3
 8000e68:	4240      	negs	r0, r0
 8000e6a:	1818      	adds	r0, r3, r0
 8000e6c:	07c7      	lsls	r7, r0, #31
 8000e6e:	0852      	lsrs	r2, r2, #1
 8000e70:	4317      	orrs	r7, r2
 8000e72:	0846      	lsrs	r6, r0, #1
 8000e74:	0752      	lsls	r2, r2, #29
 8000e76:	d005      	beq.n	8000e84 <__aeabi_dadd+0x4b0>
 8000e78:	220f      	movs	r2, #15
 8000e7a:	000c      	movs	r4, r1
 8000e7c:	403a      	ands	r2, r7
 8000e7e:	2a04      	cmp	r2, #4
 8000e80:	d000      	beq.n	8000e84 <__aeabi_dadd+0x4b0>
 8000e82:	e62c      	b.n	8000ade <__aeabi_dadd+0x10a>
 8000e84:	0776      	lsls	r6, r6, #29
 8000e86:	08ff      	lsrs	r7, r7, #3
 8000e88:	4337      	orrs	r7, r6
 8000e8a:	0900      	lsrs	r0, r0, #4
 8000e8c:	e6d9      	b.n	8000c42 <__aeabi_dadd+0x26e>
 8000e8e:	2700      	movs	r7, #0
 8000e90:	2600      	movs	r6, #0
 8000e92:	e6e8      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000e94:	4649      	mov	r1, r9
 8000e96:	1a57      	subs	r7, r2, r1
 8000e98:	42ba      	cmp	r2, r7
 8000e9a:	4192      	sbcs	r2, r2
 8000e9c:	1b9e      	subs	r6, r3, r6
 8000e9e:	4252      	negs	r2, r2
 8000ea0:	4665      	mov	r5, ip
 8000ea2:	1ab6      	subs	r6, r6, r2
 8000ea4:	e5ed      	b.n	8000a82 <__aeabi_dadd+0xae>
 8000ea6:	2900      	cmp	r1, #0
 8000ea8:	d000      	beq.n	8000eac <__aeabi_dadd+0x4d8>
 8000eaa:	e0c6      	b.n	800103a <__aeabi_dadd+0x666>
 8000eac:	2f00      	cmp	r7, #0
 8000eae:	d167      	bne.n	8000f80 <__aeabi_dadd+0x5ac>
 8000eb0:	2680      	movs	r6, #128	@ 0x80
 8000eb2:	2500      	movs	r5, #0
 8000eb4:	4c7f      	ldr	r4, [pc, #508]	@ (80010b4 <__aeabi_dadd+0x6e0>)
 8000eb6:	0336      	lsls	r6, r6, #12
 8000eb8:	e6d5      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000eba:	4665      	mov	r5, ip
 8000ebc:	000c      	movs	r4, r1
 8000ebe:	001e      	movs	r6, r3
 8000ec0:	08d0      	lsrs	r0, r2, #3
 8000ec2:	e6e4      	b.n	8000c8e <__aeabi_dadd+0x2ba>
 8000ec4:	444a      	add	r2, r9
 8000ec6:	454a      	cmp	r2, r9
 8000ec8:	4180      	sbcs	r0, r0
 8000eca:	18f3      	adds	r3, r6, r3
 8000ecc:	4240      	negs	r0, r0
 8000ece:	1818      	adds	r0, r3, r0
 8000ed0:	0011      	movs	r1, r2
 8000ed2:	0203      	lsls	r3, r0, #8
 8000ed4:	d400      	bmi.n	8000ed8 <__aeabi_dadd+0x504>
 8000ed6:	e096      	b.n	8001006 <__aeabi_dadd+0x632>
 8000ed8:	4b77      	ldr	r3, [pc, #476]	@ (80010b8 <__aeabi_dadd+0x6e4>)
 8000eda:	0849      	lsrs	r1, r1, #1
 8000edc:	4018      	ands	r0, r3
 8000ede:	07c3      	lsls	r3, r0, #31
 8000ee0:	430b      	orrs	r3, r1
 8000ee2:	0844      	lsrs	r4, r0, #1
 8000ee4:	0749      	lsls	r1, r1, #29
 8000ee6:	d100      	bne.n	8000eea <__aeabi_dadd+0x516>
 8000ee8:	e129      	b.n	800113e <__aeabi_dadd+0x76a>
 8000eea:	220f      	movs	r2, #15
 8000eec:	401a      	ands	r2, r3
 8000eee:	2a04      	cmp	r2, #4
 8000ef0:	d100      	bne.n	8000ef4 <__aeabi_dadd+0x520>
 8000ef2:	e0ea      	b.n	80010ca <__aeabi_dadd+0x6f6>
 8000ef4:	1d1f      	adds	r7, r3, #4
 8000ef6:	429f      	cmp	r7, r3
 8000ef8:	41b6      	sbcs	r6, r6
 8000efa:	4276      	negs	r6, r6
 8000efc:	1936      	adds	r6, r6, r4
 8000efe:	2402      	movs	r4, #2
 8000f00:	e6c4      	b.n	8000c8c <__aeabi_dadd+0x2b8>
 8000f02:	4649      	mov	r1, r9
 8000f04:	1a8f      	subs	r7, r1, r2
 8000f06:	45b9      	cmp	r9, r7
 8000f08:	4180      	sbcs	r0, r0
 8000f0a:	1af6      	subs	r6, r6, r3
 8000f0c:	4240      	negs	r0, r0
 8000f0e:	1a36      	subs	r6, r6, r0
 8000f10:	0233      	lsls	r3, r6, #8
 8000f12:	d406      	bmi.n	8000f22 <__aeabi_dadd+0x54e>
 8000f14:	0773      	lsls	r3, r6, #29
 8000f16:	08ff      	lsrs	r7, r7, #3
 8000f18:	2101      	movs	r1, #1
 8000f1a:	431f      	orrs	r7, r3
 8000f1c:	08f0      	lsrs	r0, r6, #3
 8000f1e:	e690      	b.n	8000c42 <__aeabi_dadd+0x26e>
 8000f20:	4665      	mov	r5, ip
 8000f22:	2401      	movs	r4, #1
 8000f24:	e5ab      	b.n	8000a7e <__aeabi_dadd+0xaa>
 8000f26:	464b      	mov	r3, r9
 8000f28:	0777      	lsls	r7, r6, #29
 8000f2a:	08d8      	lsrs	r0, r3, #3
 8000f2c:	4307      	orrs	r7, r0
 8000f2e:	08f0      	lsrs	r0, r6, #3
 8000f30:	e6b4      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 8000f32:	000f      	movs	r7, r1
 8000f34:	0018      	movs	r0, r3
 8000f36:	3f20      	subs	r7, #32
 8000f38:	40f8      	lsrs	r0, r7
 8000f3a:	4684      	mov	ip, r0
 8000f3c:	2920      	cmp	r1, #32
 8000f3e:	d003      	beq.n	8000f48 <__aeabi_dadd+0x574>
 8000f40:	2740      	movs	r7, #64	@ 0x40
 8000f42:	1a79      	subs	r1, r7, r1
 8000f44:	408b      	lsls	r3, r1
 8000f46:	431a      	orrs	r2, r3
 8000f48:	1e53      	subs	r3, r2, #1
 8000f4a:	419a      	sbcs	r2, r3
 8000f4c:	4663      	mov	r3, ip
 8000f4e:	0017      	movs	r7, r2
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e635      	b.n	8000bc0 <__aeabi_dadd+0x1ec>
 8000f54:	2500      	movs	r5, #0
 8000f56:	2400      	movs	r4, #0
 8000f58:	2600      	movs	r6, #0
 8000f5a:	e684      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000f5c:	000c      	movs	r4, r1
 8000f5e:	0035      	movs	r5, r6
 8000f60:	3c20      	subs	r4, #32
 8000f62:	40e5      	lsrs	r5, r4
 8000f64:	2920      	cmp	r1, #32
 8000f66:	d005      	beq.n	8000f74 <__aeabi_dadd+0x5a0>
 8000f68:	2440      	movs	r4, #64	@ 0x40
 8000f6a:	1a61      	subs	r1, r4, r1
 8000f6c:	408e      	lsls	r6, r1
 8000f6e:	4649      	mov	r1, r9
 8000f70:	4331      	orrs	r1, r6
 8000f72:	4689      	mov	r9, r1
 8000f74:	4648      	mov	r0, r9
 8000f76:	1e41      	subs	r1, r0, #1
 8000f78:	4188      	sbcs	r0, r1
 8000f7a:	0007      	movs	r7, r0
 8000f7c:	432f      	orrs	r7, r5
 8000f7e:	e5ef      	b.n	8000b60 <__aeabi_dadd+0x18c>
 8000f80:	08d2      	lsrs	r2, r2, #3
 8000f82:	075f      	lsls	r7, r3, #29
 8000f84:	4665      	mov	r5, ip
 8000f86:	4317      	orrs	r7, r2
 8000f88:	08d8      	lsrs	r0, r3, #3
 8000f8a:	e687      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 8000f8c:	1a17      	subs	r7, r2, r0
 8000f8e:	42ba      	cmp	r2, r7
 8000f90:	4192      	sbcs	r2, r2
 8000f92:	1b9e      	subs	r6, r3, r6
 8000f94:	4252      	negs	r2, r2
 8000f96:	1ab6      	subs	r6, r6, r2
 8000f98:	0233      	lsls	r3, r6, #8
 8000f9a:	d4c1      	bmi.n	8000f20 <__aeabi_dadd+0x54c>
 8000f9c:	0773      	lsls	r3, r6, #29
 8000f9e:	08ff      	lsrs	r7, r7, #3
 8000fa0:	4665      	mov	r5, ip
 8000fa2:	2101      	movs	r1, #1
 8000fa4:	431f      	orrs	r7, r3
 8000fa6:	08f0      	lsrs	r0, r6, #3
 8000fa8:	e64b      	b.n	8000c42 <__aeabi_dadd+0x26e>
 8000faa:	2f00      	cmp	r7, #0
 8000fac:	d07b      	beq.n	80010a6 <__aeabi_dadd+0x6d2>
 8000fae:	4665      	mov	r5, ip
 8000fb0:	001e      	movs	r6, r3
 8000fb2:	4691      	mov	r9, r2
 8000fb4:	e63f      	b.n	8000c36 <__aeabi_dadd+0x262>
 8000fb6:	1a81      	subs	r1, r0, r2
 8000fb8:	4688      	mov	r8, r1
 8000fba:	45c1      	cmp	r9, r8
 8000fbc:	41a4      	sbcs	r4, r4
 8000fbe:	1af1      	subs	r1, r6, r3
 8000fc0:	4264      	negs	r4, r4
 8000fc2:	1b09      	subs	r1, r1, r4
 8000fc4:	2480      	movs	r4, #128	@ 0x80
 8000fc6:	0424      	lsls	r4, r4, #16
 8000fc8:	4221      	tst	r1, r4
 8000fca:	d077      	beq.n	80010bc <__aeabi_dadd+0x6e8>
 8000fcc:	1a10      	subs	r0, r2, r0
 8000fce:	4282      	cmp	r2, r0
 8000fd0:	4192      	sbcs	r2, r2
 8000fd2:	0007      	movs	r7, r0
 8000fd4:	1b9e      	subs	r6, r3, r6
 8000fd6:	4252      	negs	r2, r2
 8000fd8:	1ab6      	subs	r6, r6, r2
 8000fda:	4337      	orrs	r7, r6
 8000fdc:	d000      	beq.n	8000fe0 <__aeabi_dadd+0x60c>
 8000fde:	e0a0      	b.n	8001122 <__aeabi_dadd+0x74e>
 8000fe0:	4665      	mov	r5, ip
 8000fe2:	2400      	movs	r4, #0
 8000fe4:	2600      	movs	r6, #0
 8000fe6:	e63e      	b.n	8000c66 <__aeabi_dadd+0x292>
 8000fe8:	075f      	lsls	r7, r3, #29
 8000fea:	08d2      	lsrs	r2, r2, #3
 8000fec:	4665      	mov	r5, ip
 8000fee:	4317      	orrs	r7, r2
 8000ff0:	08d8      	lsrs	r0, r3, #3
 8000ff2:	e653      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 8000ff4:	1881      	adds	r1, r0, r2
 8000ff6:	4291      	cmp	r1, r2
 8000ff8:	4192      	sbcs	r2, r2
 8000ffa:	18f0      	adds	r0, r6, r3
 8000ffc:	4252      	negs	r2, r2
 8000ffe:	1880      	adds	r0, r0, r2
 8001000:	0203      	lsls	r3, r0, #8
 8001002:	d500      	bpl.n	8001006 <__aeabi_dadd+0x632>
 8001004:	e768      	b.n	8000ed8 <__aeabi_dadd+0x504>
 8001006:	0747      	lsls	r7, r0, #29
 8001008:	08c9      	lsrs	r1, r1, #3
 800100a:	430f      	orrs	r7, r1
 800100c:	08c0      	lsrs	r0, r0, #3
 800100e:	2101      	movs	r1, #1
 8001010:	e617      	b.n	8000c42 <__aeabi_dadd+0x26e>
 8001012:	08d2      	lsrs	r2, r2, #3
 8001014:	075f      	lsls	r7, r3, #29
 8001016:	4317      	orrs	r7, r2
 8001018:	08d8      	lsrs	r0, r3, #3
 800101a:	e63f      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 800101c:	000c      	movs	r4, r1
 800101e:	2600      	movs	r6, #0
 8001020:	2700      	movs	r7, #0
 8001022:	e620      	b.n	8000c66 <__aeabi_dadd+0x292>
 8001024:	2900      	cmp	r1, #0
 8001026:	d156      	bne.n	80010d6 <__aeabi_dadd+0x702>
 8001028:	075f      	lsls	r7, r3, #29
 800102a:	08d2      	lsrs	r2, r2, #3
 800102c:	4317      	orrs	r7, r2
 800102e:	08d8      	lsrs	r0, r3, #3
 8001030:	e634      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 8001032:	000c      	movs	r4, r1
 8001034:	001e      	movs	r6, r3
 8001036:	08d0      	lsrs	r0, r2, #3
 8001038:	e629      	b.n	8000c8e <__aeabi_dadd+0x2ba>
 800103a:	08c1      	lsrs	r1, r0, #3
 800103c:	0770      	lsls	r0, r6, #29
 800103e:	4301      	orrs	r1, r0
 8001040:	08f0      	lsrs	r0, r6, #3
 8001042:	2f00      	cmp	r7, #0
 8001044:	d062      	beq.n	800110c <__aeabi_dadd+0x738>
 8001046:	2480      	movs	r4, #128	@ 0x80
 8001048:	0324      	lsls	r4, r4, #12
 800104a:	4220      	tst	r0, r4
 800104c:	d007      	beq.n	800105e <__aeabi_dadd+0x68a>
 800104e:	08de      	lsrs	r6, r3, #3
 8001050:	4226      	tst	r6, r4
 8001052:	d104      	bne.n	800105e <__aeabi_dadd+0x68a>
 8001054:	4665      	mov	r5, ip
 8001056:	0030      	movs	r0, r6
 8001058:	08d1      	lsrs	r1, r2, #3
 800105a:	075b      	lsls	r3, r3, #29
 800105c:	4319      	orrs	r1, r3
 800105e:	0f4f      	lsrs	r7, r1, #29
 8001060:	00c9      	lsls	r1, r1, #3
 8001062:	08c9      	lsrs	r1, r1, #3
 8001064:	077f      	lsls	r7, r7, #29
 8001066:	430f      	orrs	r7, r1
 8001068:	e618      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 800106a:	000c      	movs	r4, r1
 800106c:	0030      	movs	r0, r6
 800106e:	3c20      	subs	r4, #32
 8001070:	40e0      	lsrs	r0, r4
 8001072:	4684      	mov	ip, r0
 8001074:	2920      	cmp	r1, #32
 8001076:	d005      	beq.n	8001084 <__aeabi_dadd+0x6b0>
 8001078:	2440      	movs	r4, #64	@ 0x40
 800107a:	1a61      	subs	r1, r4, r1
 800107c:	408e      	lsls	r6, r1
 800107e:	4649      	mov	r1, r9
 8001080:	4331      	orrs	r1, r6
 8001082:	4689      	mov	r9, r1
 8001084:	4648      	mov	r0, r9
 8001086:	1e41      	subs	r1, r0, #1
 8001088:	4188      	sbcs	r0, r1
 800108a:	4661      	mov	r1, ip
 800108c:	0007      	movs	r7, r0
 800108e:	430f      	orrs	r7, r1
 8001090:	e630      	b.n	8000cf4 <__aeabi_dadd+0x320>
 8001092:	2120      	movs	r1, #32
 8001094:	2700      	movs	r7, #0
 8001096:	1a09      	subs	r1, r1, r0
 8001098:	e50e      	b.n	8000ab8 <__aeabi_dadd+0xe4>
 800109a:	001e      	movs	r6, r3
 800109c:	2f00      	cmp	r7, #0
 800109e:	d000      	beq.n	80010a2 <__aeabi_dadd+0x6ce>
 80010a0:	e522      	b.n	8000ae8 <__aeabi_dadd+0x114>
 80010a2:	2400      	movs	r4, #0
 80010a4:	e758      	b.n	8000f58 <__aeabi_dadd+0x584>
 80010a6:	2500      	movs	r5, #0
 80010a8:	2400      	movs	r4, #0
 80010aa:	2600      	movs	r6, #0
 80010ac:	e5db      	b.n	8000c66 <__aeabi_dadd+0x292>
 80010ae:	46c0      	nop			@ (mov r8, r8)
 80010b0:	000007fe 	.word	0x000007fe
 80010b4:	000007ff 	.word	0x000007ff
 80010b8:	ff7fffff 	.word	0xff7fffff
 80010bc:	4647      	mov	r7, r8
 80010be:	430f      	orrs	r7, r1
 80010c0:	d100      	bne.n	80010c4 <__aeabi_dadd+0x6f0>
 80010c2:	e747      	b.n	8000f54 <__aeabi_dadd+0x580>
 80010c4:	000e      	movs	r6, r1
 80010c6:	46c1      	mov	r9, r8
 80010c8:	e5b5      	b.n	8000c36 <__aeabi_dadd+0x262>
 80010ca:	08df      	lsrs	r7, r3, #3
 80010cc:	0764      	lsls	r4, r4, #29
 80010ce:	2102      	movs	r1, #2
 80010d0:	4327      	orrs	r7, r4
 80010d2:	0900      	lsrs	r0, r0, #4
 80010d4:	e5b5      	b.n	8000c42 <__aeabi_dadd+0x26e>
 80010d6:	0019      	movs	r1, r3
 80010d8:	08c0      	lsrs	r0, r0, #3
 80010da:	0777      	lsls	r7, r6, #29
 80010dc:	4307      	orrs	r7, r0
 80010de:	4311      	orrs	r1, r2
 80010e0:	08f0      	lsrs	r0, r6, #3
 80010e2:	2900      	cmp	r1, #0
 80010e4:	d100      	bne.n	80010e8 <__aeabi_dadd+0x714>
 80010e6:	e5d9      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 80010e8:	2180      	movs	r1, #128	@ 0x80
 80010ea:	0309      	lsls	r1, r1, #12
 80010ec:	4208      	tst	r0, r1
 80010ee:	d007      	beq.n	8001100 <__aeabi_dadd+0x72c>
 80010f0:	08dc      	lsrs	r4, r3, #3
 80010f2:	420c      	tst	r4, r1
 80010f4:	d104      	bne.n	8001100 <__aeabi_dadd+0x72c>
 80010f6:	08d2      	lsrs	r2, r2, #3
 80010f8:	075b      	lsls	r3, r3, #29
 80010fa:	431a      	orrs	r2, r3
 80010fc:	0017      	movs	r7, r2
 80010fe:	0020      	movs	r0, r4
 8001100:	0f7b      	lsrs	r3, r7, #29
 8001102:	00ff      	lsls	r7, r7, #3
 8001104:	08ff      	lsrs	r7, r7, #3
 8001106:	075b      	lsls	r3, r3, #29
 8001108:	431f      	orrs	r7, r3
 800110a:	e5c7      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 800110c:	000f      	movs	r7, r1
 800110e:	e5c5      	b.n	8000c9c <__aeabi_dadd+0x2c8>
 8001110:	4b12      	ldr	r3, [pc, #72]	@ (800115c <__aeabi_dadd+0x788>)
 8001112:	08d2      	lsrs	r2, r2, #3
 8001114:	4033      	ands	r3, r6
 8001116:	075f      	lsls	r7, r3, #29
 8001118:	025b      	lsls	r3, r3, #9
 800111a:	2401      	movs	r4, #1
 800111c:	4317      	orrs	r7, r2
 800111e:	0b1e      	lsrs	r6, r3, #12
 8001120:	e5a1      	b.n	8000c66 <__aeabi_dadd+0x292>
 8001122:	4226      	tst	r6, r4
 8001124:	d012      	beq.n	800114c <__aeabi_dadd+0x778>
 8001126:	4b0d      	ldr	r3, [pc, #52]	@ (800115c <__aeabi_dadd+0x788>)
 8001128:	4665      	mov	r5, ip
 800112a:	0002      	movs	r2, r0
 800112c:	2401      	movs	r4, #1
 800112e:	401e      	ands	r6, r3
 8001130:	e4e6      	b.n	8000b00 <__aeabi_dadd+0x12c>
 8001132:	0021      	movs	r1, r4
 8001134:	e585      	b.n	8000c42 <__aeabi_dadd+0x26e>
 8001136:	0017      	movs	r7, r2
 8001138:	e5a8      	b.n	8000c8c <__aeabi_dadd+0x2b8>
 800113a:	003a      	movs	r2, r7
 800113c:	e4d4      	b.n	8000ae8 <__aeabi_dadd+0x114>
 800113e:	08db      	lsrs	r3, r3, #3
 8001140:	0764      	lsls	r4, r4, #29
 8001142:	431c      	orrs	r4, r3
 8001144:	0027      	movs	r7, r4
 8001146:	2102      	movs	r1, #2
 8001148:	0900      	lsrs	r0, r0, #4
 800114a:	e57a      	b.n	8000c42 <__aeabi_dadd+0x26e>
 800114c:	08c0      	lsrs	r0, r0, #3
 800114e:	0777      	lsls	r7, r6, #29
 8001150:	4307      	orrs	r7, r0
 8001152:	4665      	mov	r5, ip
 8001154:	2100      	movs	r1, #0
 8001156:	08f0      	lsrs	r0, r6, #3
 8001158:	e573      	b.n	8000c42 <__aeabi_dadd+0x26e>
 800115a:	46c0      	nop			@ (mov r8, r8)
 800115c:	ff7fffff 	.word	0xff7fffff

08001160 <__aeabi_ddiv>:
 8001160:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001162:	46de      	mov	lr, fp
 8001164:	4645      	mov	r5, r8
 8001166:	4657      	mov	r7, sl
 8001168:	464e      	mov	r6, r9
 800116a:	b5e0      	push	{r5, r6, r7, lr}
 800116c:	b087      	sub	sp, #28
 800116e:	9200      	str	r2, [sp, #0]
 8001170:	9301      	str	r3, [sp, #4]
 8001172:	030b      	lsls	r3, r1, #12
 8001174:	0b1b      	lsrs	r3, r3, #12
 8001176:	469b      	mov	fp, r3
 8001178:	0fca      	lsrs	r2, r1, #31
 800117a:	004b      	lsls	r3, r1, #1
 800117c:	0004      	movs	r4, r0
 800117e:	4680      	mov	r8, r0
 8001180:	0d5b      	lsrs	r3, r3, #21
 8001182:	9202      	str	r2, [sp, #8]
 8001184:	d100      	bne.n	8001188 <__aeabi_ddiv+0x28>
 8001186:	e098      	b.n	80012ba <__aeabi_ddiv+0x15a>
 8001188:	4a7c      	ldr	r2, [pc, #496]	@ (800137c <__aeabi_ddiv+0x21c>)
 800118a:	4293      	cmp	r3, r2
 800118c:	d037      	beq.n	80011fe <__aeabi_ddiv+0x9e>
 800118e:	4659      	mov	r1, fp
 8001190:	0f42      	lsrs	r2, r0, #29
 8001192:	00c9      	lsls	r1, r1, #3
 8001194:	430a      	orrs	r2, r1
 8001196:	2180      	movs	r1, #128	@ 0x80
 8001198:	0409      	lsls	r1, r1, #16
 800119a:	4311      	orrs	r1, r2
 800119c:	00c2      	lsls	r2, r0, #3
 800119e:	4690      	mov	r8, r2
 80011a0:	4a77      	ldr	r2, [pc, #476]	@ (8001380 <__aeabi_ddiv+0x220>)
 80011a2:	4689      	mov	r9, r1
 80011a4:	4692      	mov	sl, r2
 80011a6:	449a      	add	sl, r3
 80011a8:	2300      	movs	r3, #0
 80011aa:	2400      	movs	r4, #0
 80011ac:	9303      	str	r3, [sp, #12]
 80011ae:	9e00      	ldr	r6, [sp, #0]
 80011b0:	9f01      	ldr	r7, [sp, #4]
 80011b2:	033b      	lsls	r3, r7, #12
 80011b4:	0b1b      	lsrs	r3, r3, #12
 80011b6:	469b      	mov	fp, r3
 80011b8:	007b      	lsls	r3, r7, #1
 80011ba:	0030      	movs	r0, r6
 80011bc:	0d5b      	lsrs	r3, r3, #21
 80011be:	0ffd      	lsrs	r5, r7, #31
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d059      	beq.n	8001278 <__aeabi_ddiv+0x118>
 80011c4:	4a6d      	ldr	r2, [pc, #436]	@ (800137c <__aeabi_ddiv+0x21c>)
 80011c6:	4293      	cmp	r3, r2
 80011c8:	d048      	beq.n	800125c <__aeabi_ddiv+0xfc>
 80011ca:	4659      	mov	r1, fp
 80011cc:	0f72      	lsrs	r2, r6, #29
 80011ce:	00c9      	lsls	r1, r1, #3
 80011d0:	430a      	orrs	r2, r1
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	0409      	lsls	r1, r1, #16
 80011d6:	4311      	orrs	r1, r2
 80011d8:	468b      	mov	fp, r1
 80011da:	4969      	ldr	r1, [pc, #420]	@ (8001380 <__aeabi_ddiv+0x220>)
 80011dc:	00f2      	lsls	r2, r6, #3
 80011de:	468c      	mov	ip, r1
 80011e0:	4651      	mov	r1, sl
 80011e2:	4463      	add	r3, ip
 80011e4:	1acb      	subs	r3, r1, r3
 80011e6:	469a      	mov	sl, r3
 80011e8:	2100      	movs	r1, #0
 80011ea:	9e02      	ldr	r6, [sp, #8]
 80011ec:	406e      	eors	r6, r5
 80011ee:	b2f6      	uxtb	r6, r6
 80011f0:	2c0f      	cmp	r4, #15
 80011f2:	d900      	bls.n	80011f6 <__aeabi_ddiv+0x96>
 80011f4:	e0ce      	b.n	8001394 <__aeabi_ddiv+0x234>
 80011f6:	4b63      	ldr	r3, [pc, #396]	@ (8001384 <__aeabi_ddiv+0x224>)
 80011f8:	00a4      	lsls	r4, r4, #2
 80011fa:	591b      	ldr	r3, [r3, r4]
 80011fc:	469f      	mov	pc, r3
 80011fe:	465a      	mov	r2, fp
 8001200:	4302      	orrs	r2, r0
 8001202:	4691      	mov	r9, r2
 8001204:	d000      	beq.n	8001208 <__aeabi_ddiv+0xa8>
 8001206:	e090      	b.n	800132a <__aeabi_ddiv+0x1ca>
 8001208:	469a      	mov	sl, r3
 800120a:	2302      	movs	r3, #2
 800120c:	4690      	mov	r8, r2
 800120e:	2408      	movs	r4, #8
 8001210:	9303      	str	r3, [sp, #12]
 8001212:	e7cc      	b.n	80011ae <__aeabi_ddiv+0x4e>
 8001214:	46cb      	mov	fp, r9
 8001216:	4642      	mov	r2, r8
 8001218:	9d02      	ldr	r5, [sp, #8]
 800121a:	9903      	ldr	r1, [sp, #12]
 800121c:	2902      	cmp	r1, #2
 800121e:	d100      	bne.n	8001222 <__aeabi_ddiv+0xc2>
 8001220:	e1de      	b.n	80015e0 <__aeabi_ddiv+0x480>
 8001222:	2903      	cmp	r1, #3
 8001224:	d100      	bne.n	8001228 <__aeabi_ddiv+0xc8>
 8001226:	e08d      	b.n	8001344 <__aeabi_ddiv+0x1e4>
 8001228:	2901      	cmp	r1, #1
 800122a:	d000      	beq.n	800122e <__aeabi_ddiv+0xce>
 800122c:	e179      	b.n	8001522 <__aeabi_ddiv+0x3c2>
 800122e:	002e      	movs	r6, r5
 8001230:	2200      	movs	r2, #0
 8001232:	2300      	movs	r3, #0
 8001234:	2400      	movs	r4, #0
 8001236:	4690      	mov	r8, r2
 8001238:	051b      	lsls	r3, r3, #20
 800123a:	4323      	orrs	r3, r4
 800123c:	07f6      	lsls	r6, r6, #31
 800123e:	4333      	orrs	r3, r6
 8001240:	4640      	mov	r0, r8
 8001242:	0019      	movs	r1, r3
 8001244:	b007      	add	sp, #28
 8001246:	bcf0      	pop	{r4, r5, r6, r7}
 8001248:	46bb      	mov	fp, r7
 800124a:	46b2      	mov	sl, r6
 800124c:	46a9      	mov	r9, r5
 800124e:	46a0      	mov	r8, r4
 8001250:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001252:	2200      	movs	r2, #0
 8001254:	2400      	movs	r4, #0
 8001256:	4690      	mov	r8, r2
 8001258:	4b48      	ldr	r3, [pc, #288]	@ (800137c <__aeabi_ddiv+0x21c>)
 800125a:	e7ed      	b.n	8001238 <__aeabi_ddiv+0xd8>
 800125c:	465a      	mov	r2, fp
 800125e:	9b00      	ldr	r3, [sp, #0]
 8001260:	431a      	orrs	r2, r3
 8001262:	4b49      	ldr	r3, [pc, #292]	@ (8001388 <__aeabi_ddiv+0x228>)
 8001264:	469c      	mov	ip, r3
 8001266:	44e2      	add	sl, ip
 8001268:	2a00      	cmp	r2, #0
 800126a:	d159      	bne.n	8001320 <__aeabi_ddiv+0x1c0>
 800126c:	2302      	movs	r3, #2
 800126e:	431c      	orrs	r4, r3
 8001270:	2300      	movs	r3, #0
 8001272:	2102      	movs	r1, #2
 8001274:	469b      	mov	fp, r3
 8001276:	e7b8      	b.n	80011ea <__aeabi_ddiv+0x8a>
 8001278:	465a      	mov	r2, fp
 800127a:	9b00      	ldr	r3, [sp, #0]
 800127c:	431a      	orrs	r2, r3
 800127e:	d049      	beq.n	8001314 <__aeabi_ddiv+0x1b4>
 8001280:	465b      	mov	r3, fp
 8001282:	2b00      	cmp	r3, #0
 8001284:	d100      	bne.n	8001288 <__aeabi_ddiv+0x128>
 8001286:	e19c      	b.n	80015c2 <__aeabi_ddiv+0x462>
 8001288:	4658      	mov	r0, fp
 800128a:	f001 fb8b 	bl	80029a4 <__clzsi2>
 800128e:	0002      	movs	r2, r0
 8001290:	0003      	movs	r3, r0
 8001292:	3a0b      	subs	r2, #11
 8001294:	271d      	movs	r7, #29
 8001296:	9e00      	ldr	r6, [sp, #0]
 8001298:	1aba      	subs	r2, r7, r2
 800129a:	0019      	movs	r1, r3
 800129c:	4658      	mov	r0, fp
 800129e:	40d6      	lsrs	r6, r2
 80012a0:	3908      	subs	r1, #8
 80012a2:	4088      	lsls	r0, r1
 80012a4:	0032      	movs	r2, r6
 80012a6:	4302      	orrs	r2, r0
 80012a8:	4693      	mov	fp, r2
 80012aa:	9a00      	ldr	r2, [sp, #0]
 80012ac:	408a      	lsls	r2, r1
 80012ae:	4937      	ldr	r1, [pc, #220]	@ (800138c <__aeabi_ddiv+0x22c>)
 80012b0:	4453      	add	r3, sl
 80012b2:	468a      	mov	sl, r1
 80012b4:	2100      	movs	r1, #0
 80012b6:	449a      	add	sl, r3
 80012b8:	e797      	b.n	80011ea <__aeabi_ddiv+0x8a>
 80012ba:	465b      	mov	r3, fp
 80012bc:	4303      	orrs	r3, r0
 80012be:	4699      	mov	r9, r3
 80012c0:	d021      	beq.n	8001306 <__aeabi_ddiv+0x1a6>
 80012c2:	465b      	mov	r3, fp
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d100      	bne.n	80012ca <__aeabi_ddiv+0x16a>
 80012c8:	e169      	b.n	800159e <__aeabi_ddiv+0x43e>
 80012ca:	4658      	mov	r0, fp
 80012cc:	f001 fb6a 	bl	80029a4 <__clzsi2>
 80012d0:	230b      	movs	r3, #11
 80012d2:	425b      	negs	r3, r3
 80012d4:	469c      	mov	ip, r3
 80012d6:	0002      	movs	r2, r0
 80012d8:	4484      	add	ip, r0
 80012da:	4666      	mov	r6, ip
 80012dc:	231d      	movs	r3, #29
 80012de:	1b9b      	subs	r3, r3, r6
 80012e0:	0026      	movs	r6, r4
 80012e2:	0011      	movs	r1, r2
 80012e4:	4658      	mov	r0, fp
 80012e6:	40de      	lsrs	r6, r3
 80012e8:	3908      	subs	r1, #8
 80012ea:	4088      	lsls	r0, r1
 80012ec:	0033      	movs	r3, r6
 80012ee:	4303      	orrs	r3, r0
 80012f0:	4699      	mov	r9, r3
 80012f2:	0023      	movs	r3, r4
 80012f4:	408b      	lsls	r3, r1
 80012f6:	4698      	mov	r8, r3
 80012f8:	4b25      	ldr	r3, [pc, #148]	@ (8001390 <__aeabi_ddiv+0x230>)
 80012fa:	2400      	movs	r4, #0
 80012fc:	1a9b      	subs	r3, r3, r2
 80012fe:	469a      	mov	sl, r3
 8001300:	2300      	movs	r3, #0
 8001302:	9303      	str	r3, [sp, #12]
 8001304:	e753      	b.n	80011ae <__aeabi_ddiv+0x4e>
 8001306:	2300      	movs	r3, #0
 8001308:	4698      	mov	r8, r3
 800130a:	469a      	mov	sl, r3
 800130c:	3301      	adds	r3, #1
 800130e:	2404      	movs	r4, #4
 8001310:	9303      	str	r3, [sp, #12]
 8001312:	e74c      	b.n	80011ae <__aeabi_ddiv+0x4e>
 8001314:	2301      	movs	r3, #1
 8001316:	431c      	orrs	r4, r3
 8001318:	2300      	movs	r3, #0
 800131a:	2101      	movs	r1, #1
 800131c:	469b      	mov	fp, r3
 800131e:	e764      	b.n	80011ea <__aeabi_ddiv+0x8a>
 8001320:	2303      	movs	r3, #3
 8001322:	0032      	movs	r2, r6
 8001324:	2103      	movs	r1, #3
 8001326:	431c      	orrs	r4, r3
 8001328:	e75f      	b.n	80011ea <__aeabi_ddiv+0x8a>
 800132a:	469a      	mov	sl, r3
 800132c:	2303      	movs	r3, #3
 800132e:	46d9      	mov	r9, fp
 8001330:	240c      	movs	r4, #12
 8001332:	9303      	str	r3, [sp, #12]
 8001334:	e73b      	b.n	80011ae <__aeabi_ddiv+0x4e>
 8001336:	2300      	movs	r3, #0
 8001338:	2480      	movs	r4, #128	@ 0x80
 800133a:	4698      	mov	r8, r3
 800133c:	2600      	movs	r6, #0
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <__aeabi_ddiv+0x21c>)
 8001340:	0324      	lsls	r4, r4, #12
 8001342:	e779      	b.n	8001238 <__aeabi_ddiv+0xd8>
 8001344:	2480      	movs	r4, #128	@ 0x80
 8001346:	465b      	mov	r3, fp
 8001348:	0324      	lsls	r4, r4, #12
 800134a:	431c      	orrs	r4, r3
 800134c:	0324      	lsls	r4, r4, #12
 800134e:	002e      	movs	r6, r5
 8001350:	4690      	mov	r8, r2
 8001352:	4b0a      	ldr	r3, [pc, #40]	@ (800137c <__aeabi_ddiv+0x21c>)
 8001354:	0b24      	lsrs	r4, r4, #12
 8001356:	e76f      	b.n	8001238 <__aeabi_ddiv+0xd8>
 8001358:	2480      	movs	r4, #128	@ 0x80
 800135a:	464b      	mov	r3, r9
 800135c:	0324      	lsls	r4, r4, #12
 800135e:	4223      	tst	r3, r4
 8001360:	d002      	beq.n	8001368 <__aeabi_ddiv+0x208>
 8001362:	465b      	mov	r3, fp
 8001364:	4223      	tst	r3, r4
 8001366:	d0f0      	beq.n	800134a <__aeabi_ddiv+0x1ea>
 8001368:	2480      	movs	r4, #128	@ 0x80
 800136a:	464b      	mov	r3, r9
 800136c:	0324      	lsls	r4, r4, #12
 800136e:	431c      	orrs	r4, r3
 8001370:	0324      	lsls	r4, r4, #12
 8001372:	9e02      	ldr	r6, [sp, #8]
 8001374:	4b01      	ldr	r3, [pc, #4]	@ (800137c <__aeabi_ddiv+0x21c>)
 8001376:	0b24      	lsrs	r4, r4, #12
 8001378:	e75e      	b.n	8001238 <__aeabi_ddiv+0xd8>
 800137a:	46c0      	nop			@ (mov r8, r8)
 800137c:	000007ff 	.word	0x000007ff
 8001380:	fffffc01 	.word	0xfffffc01
 8001384:	08009384 	.word	0x08009384
 8001388:	fffff801 	.word	0xfffff801
 800138c:	000003f3 	.word	0x000003f3
 8001390:	fffffc0d 	.word	0xfffffc0d
 8001394:	45cb      	cmp	fp, r9
 8001396:	d200      	bcs.n	800139a <__aeabi_ddiv+0x23a>
 8001398:	e0f8      	b.n	800158c <__aeabi_ddiv+0x42c>
 800139a:	d100      	bne.n	800139e <__aeabi_ddiv+0x23e>
 800139c:	e0f3      	b.n	8001586 <__aeabi_ddiv+0x426>
 800139e:	2301      	movs	r3, #1
 80013a0:	425b      	negs	r3, r3
 80013a2:	469c      	mov	ip, r3
 80013a4:	4644      	mov	r4, r8
 80013a6:	4648      	mov	r0, r9
 80013a8:	2500      	movs	r5, #0
 80013aa:	44e2      	add	sl, ip
 80013ac:	465b      	mov	r3, fp
 80013ae:	0e17      	lsrs	r7, r2, #24
 80013b0:	021b      	lsls	r3, r3, #8
 80013b2:	431f      	orrs	r7, r3
 80013b4:	0c19      	lsrs	r1, r3, #16
 80013b6:	043b      	lsls	r3, r7, #16
 80013b8:	0212      	lsls	r2, r2, #8
 80013ba:	9700      	str	r7, [sp, #0]
 80013bc:	0c1f      	lsrs	r7, r3, #16
 80013be:	4691      	mov	r9, r2
 80013c0:	9102      	str	r1, [sp, #8]
 80013c2:	9703      	str	r7, [sp, #12]
 80013c4:	f7fe ff40 	bl	8000248 <__aeabi_uidivmod>
 80013c8:	0002      	movs	r2, r0
 80013ca:	437a      	muls	r2, r7
 80013cc:	040b      	lsls	r3, r1, #16
 80013ce:	0c21      	lsrs	r1, r4, #16
 80013d0:	4680      	mov	r8, r0
 80013d2:	4319      	orrs	r1, r3
 80013d4:	428a      	cmp	r2, r1
 80013d6:	d909      	bls.n	80013ec <__aeabi_ddiv+0x28c>
 80013d8:	9f00      	ldr	r7, [sp, #0]
 80013da:	2301      	movs	r3, #1
 80013dc:	46bc      	mov	ip, r7
 80013de:	425b      	negs	r3, r3
 80013e0:	4461      	add	r1, ip
 80013e2:	469c      	mov	ip, r3
 80013e4:	44e0      	add	r8, ip
 80013e6:	428f      	cmp	r7, r1
 80013e8:	d800      	bhi.n	80013ec <__aeabi_ddiv+0x28c>
 80013ea:	e15c      	b.n	80016a6 <__aeabi_ddiv+0x546>
 80013ec:	1a88      	subs	r0, r1, r2
 80013ee:	9902      	ldr	r1, [sp, #8]
 80013f0:	f7fe ff2a 	bl	8000248 <__aeabi_uidivmod>
 80013f4:	9a03      	ldr	r2, [sp, #12]
 80013f6:	0424      	lsls	r4, r4, #16
 80013f8:	4342      	muls	r2, r0
 80013fa:	0409      	lsls	r1, r1, #16
 80013fc:	0c24      	lsrs	r4, r4, #16
 80013fe:	0003      	movs	r3, r0
 8001400:	430c      	orrs	r4, r1
 8001402:	42a2      	cmp	r2, r4
 8001404:	d906      	bls.n	8001414 <__aeabi_ddiv+0x2b4>
 8001406:	9900      	ldr	r1, [sp, #0]
 8001408:	3b01      	subs	r3, #1
 800140a:	468c      	mov	ip, r1
 800140c:	4464      	add	r4, ip
 800140e:	42a1      	cmp	r1, r4
 8001410:	d800      	bhi.n	8001414 <__aeabi_ddiv+0x2b4>
 8001412:	e142      	b.n	800169a <__aeabi_ddiv+0x53a>
 8001414:	1aa0      	subs	r0, r4, r2
 8001416:	4642      	mov	r2, r8
 8001418:	0412      	lsls	r2, r2, #16
 800141a:	431a      	orrs	r2, r3
 800141c:	4693      	mov	fp, r2
 800141e:	464b      	mov	r3, r9
 8001420:	4659      	mov	r1, fp
 8001422:	0c1b      	lsrs	r3, r3, #16
 8001424:	001f      	movs	r7, r3
 8001426:	9304      	str	r3, [sp, #16]
 8001428:	040b      	lsls	r3, r1, #16
 800142a:	4649      	mov	r1, r9
 800142c:	0409      	lsls	r1, r1, #16
 800142e:	0c09      	lsrs	r1, r1, #16
 8001430:	000c      	movs	r4, r1
 8001432:	0c1b      	lsrs	r3, r3, #16
 8001434:	435c      	muls	r4, r3
 8001436:	0c12      	lsrs	r2, r2, #16
 8001438:	437b      	muls	r3, r7
 800143a:	4688      	mov	r8, r1
 800143c:	4351      	muls	r1, r2
 800143e:	437a      	muls	r2, r7
 8001440:	0c27      	lsrs	r7, r4, #16
 8001442:	46bc      	mov	ip, r7
 8001444:	185b      	adds	r3, r3, r1
 8001446:	4463      	add	r3, ip
 8001448:	4299      	cmp	r1, r3
 800144a:	d903      	bls.n	8001454 <__aeabi_ddiv+0x2f4>
 800144c:	2180      	movs	r1, #128	@ 0x80
 800144e:	0249      	lsls	r1, r1, #9
 8001450:	468c      	mov	ip, r1
 8001452:	4462      	add	r2, ip
 8001454:	0c19      	lsrs	r1, r3, #16
 8001456:	0424      	lsls	r4, r4, #16
 8001458:	041b      	lsls	r3, r3, #16
 800145a:	0c24      	lsrs	r4, r4, #16
 800145c:	188a      	adds	r2, r1, r2
 800145e:	191c      	adds	r4, r3, r4
 8001460:	4290      	cmp	r0, r2
 8001462:	d302      	bcc.n	800146a <__aeabi_ddiv+0x30a>
 8001464:	d116      	bne.n	8001494 <__aeabi_ddiv+0x334>
 8001466:	42a5      	cmp	r5, r4
 8001468:	d214      	bcs.n	8001494 <__aeabi_ddiv+0x334>
 800146a:	465b      	mov	r3, fp
 800146c:	9f00      	ldr	r7, [sp, #0]
 800146e:	3b01      	subs	r3, #1
 8001470:	444d      	add	r5, r9
 8001472:	9305      	str	r3, [sp, #20]
 8001474:	454d      	cmp	r5, r9
 8001476:	419b      	sbcs	r3, r3
 8001478:	46bc      	mov	ip, r7
 800147a:	425b      	negs	r3, r3
 800147c:	4463      	add	r3, ip
 800147e:	18c0      	adds	r0, r0, r3
 8001480:	4287      	cmp	r7, r0
 8001482:	d300      	bcc.n	8001486 <__aeabi_ddiv+0x326>
 8001484:	e102      	b.n	800168c <__aeabi_ddiv+0x52c>
 8001486:	4282      	cmp	r2, r0
 8001488:	d900      	bls.n	800148c <__aeabi_ddiv+0x32c>
 800148a:	e129      	b.n	80016e0 <__aeabi_ddiv+0x580>
 800148c:	d100      	bne.n	8001490 <__aeabi_ddiv+0x330>
 800148e:	e124      	b.n	80016da <__aeabi_ddiv+0x57a>
 8001490:	9b05      	ldr	r3, [sp, #20]
 8001492:	469b      	mov	fp, r3
 8001494:	1b2c      	subs	r4, r5, r4
 8001496:	42a5      	cmp	r5, r4
 8001498:	41ad      	sbcs	r5, r5
 800149a:	9b00      	ldr	r3, [sp, #0]
 800149c:	1a80      	subs	r0, r0, r2
 800149e:	426d      	negs	r5, r5
 80014a0:	1b40      	subs	r0, r0, r5
 80014a2:	4283      	cmp	r3, r0
 80014a4:	d100      	bne.n	80014a8 <__aeabi_ddiv+0x348>
 80014a6:	e10f      	b.n	80016c8 <__aeabi_ddiv+0x568>
 80014a8:	9902      	ldr	r1, [sp, #8]
 80014aa:	f7fe fecd 	bl	8000248 <__aeabi_uidivmod>
 80014ae:	9a03      	ldr	r2, [sp, #12]
 80014b0:	040b      	lsls	r3, r1, #16
 80014b2:	4342      	muls	r2, r0
 80014b4:	0c21      	lsrs	r1, r4, #16
 80014b6:	0005      	movs	r5, r0
 80014b8:	4319      	orrs	r1, r3
 80014ba:	428a      	cmp	r2, r1
 80014bc:	d900      	bls.n	80014c0 <__aeabi_ddiv+0x360>
 80014be:	e0cb      	b.n	8001658 <__aeabi_ddiv+0x4f8>
 80014c0:	1a88      	subs	r0, r1, r2
 80014c2:	9902      	ldr	r1, [sp, #8]
 80014c4:	f7fe fec0 	bl	8000248 <__aeabi_uidivmod>
 80014c8:	9a03      	ldr	r2, [sp, #12]
 80014ca:	0424      	lsls	r4, r4, #16
 80014cc:	4342      	muls	r2, r0
 80014ce:	0409      	lsls	r1, r1, #16
 80014d0:	0c24      	lsrs	r4, r4, #16
 80014d2:	0003      	movs	r3, r0
 80014d4:	430c      	orrs	r4, r1
 80014d6:	42a2      	cmp	r2, r4
 80014d8:	d900      	bls.n	80014dc <__aeabi_ddiv+0x37c>
 80014da:	e0ca      	b.n	8001672 <__aeabi_ddiv+0x512>
 80014dc:	4641      	mov	r1, r8
 80014de:	1aa4      	subs	r4, r4, r2
 80014e0:	042a      	lsls	r2, r5, #16
 80014e2:	431a      	orrs	r2, r3
 80014e4:	9f04      	ldr	r7, [sp, #16]
 80014e6:	0413      	lsls	r3, r2, #16
 80014e8:	0c1b      	lsrs	r3, r3, #16
 80014ea:	4359      	muls	r1, r3
 80014ec:	4640      	mov	r0, r8
 80014ee:	437b      	muls	r3, r7
 80014f0:	469c      	mov	ip, r3
 80014f2:	0c15      	lsrs	r5, r2, #16
 80014f4:	4368      	muls	r0, r5
 80014f6:	0c0b      	lsrs	r3, r1, #16
 80014f8:	4484      	add	ip, r0
 80014fa:	4463      	add	r3, ip
 80014fc:	437d      	muls	r5, r7
 80014fe:	4298      	cmp	r0, r3
 8001500:	d903      	bls.n	800150a <__aeabi_ddiv+0x3aa>
 8001502:	2080      	movs	r0, #128	@ 0x80
 8001504:	0240      	lsls	r0, r0, #9
 8001506:	4684      	mov	ip, r0
 8001508:	4465      	add	r5, ip
 800150a:	0c18      	lsrs	r0, r3, #16
 800150c:	0409      	lsls	r1, r1, #16
 800150e:	041b      	lsls	r3, r3, #16
 8001510:	0c09      	lsrs	r1, r1, #16
 8001512:	1940      	adds	r0, r0, r5
 8001514:	185b      	adds	r3, r3, r1
 8001516:	4284      	cmp	r4, r0
 8001518:	d327      	bcc.n	800156a <__aeabi_ddiv+0x40a>
 800151a:	d023      	beq.n	8001564 <__aeabi_ddiv+0x404>
 800151c:	2301      	movs	r3, #1
 800151e:	0035      	movs	r5, r6
 8001520:	431a      	orrs	r2, r3
 8001522:	4b94      	ldr	r3, [pc, #592]	@ (8001774 <__aeabi_ddiv+0x614>)
 8001524:	4453      	add	r3, sl
 8001526:	2b00      	cmp	r3, #0
 8001528:	dd60      	ble.n	80015ec <__aeabi_ddiv+0x48c>
 800152a:	0751      	lsls	r1, r2, #29
 800152c:	d000      	beq.n	8001530 <__aeabi_ddiv+0x3d0>
 800152e:	e086      	b.n	800163e <__aeabi_ddiv+0x4de>
 8001530:	002e      	movs	r6, r5
 8001532:	08d1      	lsrs	r1, r2, #3
 8001534:	465a      	mov	r2, fp
 8001536:	01d2      	lsls	r2, r2, #7
 8001538:	d506      	bpl.n	8001548 <__aeabi_ddiv+0x3e8>
 800153a:	465a      	mov	r2, fp
 800153c:	4b8e      	ldr	r3, [pc, #568]	@ (8001778 <__aeabi_ddiv+0x618>)
 800153e:	401a      	ands	r2, r3
 8001540:	2380      	movs	r3, #128	@ 0x80
 8001542:	4693      	mov	fp, r2
 8001544:	00db      	lsls	r3, r3, #3
 8001546:	4453      	add	r3, sl
 8001548:	4a8c      	ldr	r2, [pc, #560]	@ (800177c <__aeabi_ddiv+0x61c>)
 800154a:	4293      	cmp	r3, r2
 800154c:	dd00      	ble.n	8001550 <__aeabi_ddiv+0x3f0>
 800154e:	e680      	b.n	8001252 <__aeabi_ddiv+0xf2>
 8001550:	465a      	mov	r2, fp
 8001552:	0752      	lsls	r2, r2, #29
 8001554:	430a      	orrs	r2, r1
 8001556:	4690      	mov	r8, r2
 8001558:	465a      	mov	r2, fp
 800155a:	055b      	lsls	r3, r3, #21
 800155c:	0254      	lsls	r4, r2, #9
 800155e:	0b24      	lsrs	r4, r4, #12
 8001560:	0d5b      	lsrs	r3, r3, #21
 8001562:	e669      	b.n	8001238 <__aeabi_ddiv+0xd8>
 8001564:	0035      	movs	r5, r6
 8001566:	2b00      	cmp	r3, #0
 8001568:	d0db      	beq.n	8001522 <__aeabi_ddiv+0x3c2>
 800156a:	9d00      	ldr	r5, [sp, #0]
 800156c:	1e51      	subs	r1, r2, #1
 800156e:	46ac      	mov	ip, r5
 8001570:	4464      	add	r4, ip
 8001572:	42ac      	cmp	r4, r5
 8001574:	d200      	bcs.n	8001578 <__aeabi_ddiv+0x418>
 8001576:	e09e      	b.n	80016b6 <__aeabi_ddiv+0x556>
 8001578:	4284      	cmp	r4, r0
 800157a:	d200      	bcs.n	800157e <__aeabi_ddiv+0x41e>
 800157c:	e0e1      	b.n	8001742 <__aeabi_ddiv+0x5e2>
 800157e:	d100      	bne.n	8001582 <__aeabi_ddiv+0x422>
 8001580:	e0ee      	b.n	8001760 <__aeabi_ddiv+0x600>
 8001582:	000a      	movs	r2, r1
 8001584:	e7ca      	b.n	800151c <__aeabi_ddiv+0x3bc>
 8001586:	4542      	cmp	r2, r8
 8001588:	d900      	bls.n	800158c <__aeabi_ddiv+0x42c>
 800158a:	e708      	b.n	800139e <__aeabi_ddiv+0x23e>
 800158c:	464b      	mov	r3, r9
 800158e:	07dc      	lsls	r4, r3, #31
 8001590:	0858      	lsrs	r0, r3, #1
 8001592:	4643      	mov	r3, r8
 8001594:	085b      	lsrs	r3, r3, #1
 8001596:	431c      	orrs	r4, r3
 8001598:	4643      	mov	r3, r8
 800159a:	07dd      	lsls	r5, r3, #31
 800159c:	e706      	b.n	80013ac <__aeabi_ddiv+0x24c>
 800159e:	f001 fa01 	bl	80029a4 <__clzsi2>
 80015a2:	2315      	movs	r3, #21
 80015a4:	469c      	mov	ip, r3
 80015a6:	4484      	add	ip, r0
 80015a8:	0002      	movs	r2, r0
 80015aa:	4663      	mov	r3, ip
 80015ac:	3220      	adds	r2, #32
 80015ae:	2b1c      	cmp	r3, #28
 80015b0:	dc00      	bgt.n	80015b4 <__aeabi_ddiv+0x454>
 80015b2:	e692      	b.n	80012da <__aeabi_ddiv+0x17a>
 80015b4:	0023      	movs	r3, r4
 80015b6:	3808      	subs	r0, #8
 80015b8:	4083      	lsls	r3, r0
 80015ba:	4699      	mov	r9, r3
 80015bc:	2300      	movs	r3, #0
 80015be:	4698      	mov	r8, r3
 80015c0:	e69a      	b.n	80012f8 <__aeabi_ddiv+0x198>
 80015c2:	f001 f9ef 	bl	80029a4 <__clzsi2>
 80015c6:	0002      	movs	r2, r0
 80015c8:	0003      	movs	r3, r0
 80015ca:	3215      	adds	r2, #21
 80015cc:	3320      	adds	r3, #32
 80015ce:	2a1c      	cmp	r2, #28
 80015d0:	dc00      	bgt.n	80015d4 <__aeabi_ddiv+0x474>
 80015d2:	e65f      	b.n	8001294 <__aeabi_ddiv+0x134>
 80015d4:	9900      	ldr	r1, [sp, #0]
 80015d6:	3808      	subs	r0, #8
 80015d8:	4081      	lsls	r1, r0
 80015da:	2200      	movs	r2, #0
 80015dc:	468b      	mov	fp, r1
 80015de:	e666      	b.n	80012ae <__aeabi_ddiv+0x14e>
 80015e0:	2200      	movs	r2, #0
 80015e2:	002e      	movs	r6, r5
 80015e4:	2400      	movs	r4, #0
 80015e6:	4690      	mov	r8, r2
 80015e8:	4b65      	ldr	r3, [pc, #404]	@ (8001780 <__aeabi_ddiv+0x620>)
 80015ea:	e625      	b.n	8001238 <__aeabi_ddiv+0xd8>
 80015ec:	002e      	movs	r6, r5
 80015ee:	2101      	movs	r1, #1
 80015f0:	1ac9      	subs	r1, r1, r3
 80015f2:	2938      	cmp	r1, #56	@ 0x38
 80015f4:	dd00      	ble.n	80015f8 <__aeabi_ddiv+0x498>
 80015f6:	e61b      	b.n	8001230 <__aeabi_ddiv+0xd0>
 80015f8:	291f      	cmp	r1, #31
 80015fa:	dc7e      	bgt.n	80016fa <__aeabi_ddiv+0x59a>
 80015fc:	4861      	ldr	r0, [pc, #388]	@ (8001784 <__aeabi_ddiv+0x624>)
 80015fe:	0014      	movs	r4, r2
 8001600:	4450      	add	r0, sl
 8001602:	465b      	mov	r3, fp
 8001604:	4082      	lsls	r2, r0
 8001606:	4083      	lsls	r3, r0
 8001608:	40cc      	lsrs	r4, r1
 800160a:	1e50      	subs	r0, r2, #1
 800160c:	4182      	sbcs	r2, r0
 800160e:	4323      	orrs	r3, r4
 8001610:	431a      	orrs	r2, r3
 8001612:	465b      	mov	r3, fp
 8001614:	40cb      	lsrs	r3, r1
 8001616:	0751      	lsls	r1, r2, #29
 8001618:	d009      	beq.n	800162e <__aeabi_ddiv+0x4ce>
 800161a:	210f      	movs	r1, #15
 800161c:	4011      	ands	r1, r2
 800161e:	2904      	cmp	r1, #4
 8001620:	d005      	beq.n	800162e <__aeabi_ddiv+0x4ce>
 8001622:	1d11      	adds	r1, r2, #4
 8001624:	4291      	cmp	r1, r2
 8001626:	4192      	sbcs	r2, r2
 8001628:	4252      	negs	r2, r2
 800162a:	189b      	adds	r3, r3, r2
 800162c:	000a      	movs	r2, r1
 800162e:	0219      	lsls	r1, r3, #8
 8001630:	d400      	bmi.n	8001634 <__aeabi_ddiv+0x4d4>
 8001632:	e09b      	b.n	800176c <__aeabi_ddiv+0x60c>
 8001634:	2200      	movs	r2, #0
 8001636:	2301      	movs	r3, #1
 8001638:	2400      	movs	r4, #0
 800163a:	4690      	mov	r8, r2
 800163c:	e5fc      	b.n	8001238 <__aeabi_ddiv+0xd8>
 800163e:	210f      	movs	r1, #15
 8001640:	4011      	ands	r1, r2
 8001642:	2904      	cmp	r1, #4
 8001644:	d100      	bne.n	8001648 <__aeabi_ddiv+0x4e8>
 8001646:	e773      	b.n	8001530 <__aeabi_ddiv+0x3d0>
 8001648:	1d11      	adds	r1, r2, #4
 800164a:	4291      	cmp	r1, r2
 800164c:	4192      	sbcs	r2, r2
 800164e:	4252      	negs	r2, r2
 8001650:	002e      	movs	r6, r5
 8001652:	08c9      	lsrs	r1, r1, #3
 8001654:	4493      	add	fp, r2
 8001656:	e76d      	b.n	8001534 <__aeabi_ddiv+0x3d4>
 8001658:	9b00      	ldr	r3, [sp, #0]
 800165a:	3d01      	subs	r5, #1
 800165c:	469c      	mov	ip, r3
 800165e:	4461      	add	r1, ip
 8001660:	428b      	cmp	r3, r1
 8001662:	d900      	bls.n	8001666 <__aeabi_ddiv+0x506>
 8001664:	e72c      	b.n	80014c0 <__aeabi_ddiv+0x360>
 8001666:	428a      	cmp	r2, r1
 8001668:	d800      	bhi.n	800166c <__aeabi_ddiv+0x50c>
 800166a:	e729      	b.n	80014c0 <__aeabi_ddiv+0x360>
 800166c:	1e85      	subs	r5, r0, #2
 800166e:	4461      	add	r1, ip
 8001670:	e726      	b.n	80014c0 <__aeabi_ddiv+0x360>
 8001672:	9900      	ldr	r1, [sp, #0]
 8001674:	3b01      	subs	r3, #1
 8001676:	468c      	mov	ip, r1
 8001678:	4464      	add	r4, ip
 800167a:	42a1      	cmp	r1, r4
 800167c:	d900      	bls.n	8001680 <__aeabi_ddiv+0x520>
 800167e:	e72d      	b.n	80014dc <__aeabi_ddiv+0x37c>
 8001680:	42a2      	cmp	r2, r4
 8001682:	d800      	bhi.n	8001686 <__aeabi_ddiv+0x526>
 8001684:	e72a      	b.n	80014dc <__aeabi_ddiv+0x37c>
 8001686:	1e83      	subs	r3, r0, #2
 8001688:	4464      	add	r4, ip
 800168a:	e727      	b.n	80014dc <__aeabi_ddiv+0x37c>
 800168c:	4287      	cmp	r7, r0
 800168e:	d000      	beq.n	8001692 <__aeabi_ddiv+0x532>
 8001690:	e6fe      	b.n	8001490 <__aeabi_ddiv+0x330>
 8001692:	45a9      	cmp	r9, r5
 8001694:	d900      	bls.n	8001698 <__aeabi_ddiv+0x538>
 8001696:	e6fb      	b.n	8001490 <__aeabi_ddiv+0x330>
 8001698:	e6f5      	b.n	8001486 <__aeabi_ddiv+0x326>
 800169a:	42a2      	cmp	r2, r4
 800169c:	d800      	bhi.n	80016a0 <__aeabi_ddiv+0x540>
 800169e:	e6b9      	b.n	8001414 <__aeabi_ddiv+0x2b4>
 80016a0:	1e83      	subs	r3, r0, #2
 80016a2:	4464      	add	r4, ip
 80016a4:	e6b6      	b.n	8001414 <__aeabi_ddiv+0x2b4>
 80016a6:	428a      	cmp	r2, r1
 80016a8:	d800      	bhi.n	80016ac <__aeabi_ddiv+0x54c>
 80016aa:	e69f      	b.n	80013ec <__aeabi_ddiv+0x28c>
 80016ac:	46bc      	mov	ip, r7
 80016ae:	1e83      	subs	r3, r0, #2
 80016b0:	4698      	mov	r8, r3
 80016b2:	4461      	add	r1, ip
 80016b4:	e69a      	b.n	80013ec <__aeabi_ddiv+0x28c>
 80016b6:	000a      	movs	r2, r1
 80016b8:	4284      	cmp	r4, r0
 80016ba:	d000      	beq.n	80016be <__aeabi_ddiv+0x55e>
 80016bc:	e72e      	b.n	800151c <__aeabi_ddiv+0x3bc>
 80016be:	454b      	cmp	r3, r9
 80016c0:	d000      	beq.n	80016c4 <__aeabi_ddiv+0x564>
 80016c2:	e72b      	b.n	800151c <__aeabi_ddiv+0x3bc>
 80016c4:	0035      	movs	r5, r6
 80016c6:	e72c      	b.n	8001522 <__aeabi_ddiv+0x3c2>
 80016c8:	4b2a      	ldr	r3, [pc, #168]	@ (8001774 <__aeabi_ddiv+0x614>)
 80016ca:	4a2f      	ldr	r2, [pc, #188]	@ (8001788 <__aeabi_ddiv+0x628>)
 80016cc:	4453      	add	r3, sl
 80016ce:	4592      	cmp	sl, r2
 80016d0:	db43      	blt.n	800175a <__aeabi_ddiv+0x5fa>
 80016d2:	2201      	movs	r2, #1
 80016d4:	2100      	movs	r1, #0
 80016d6:	4493      	add	fp, r2
 80016d8:	e72c      	b.n	8001534 <__aeabi_ddiv+0x3d4>
 80016da:	42ac      	cmp	r4, r5
 80016dc:	d800      	bhi.n	80016e0 <__aeabi_ddiv+0x580>
 80016de:	e6d7      	b.n	8001490 <__aeabi_ddiv+0x330>
 80016e0:	2302      	movs	r3, #2
 80016e2:	425b      	negs	r3, r3
 80016e4:	469c      	mov	ip, r3
 80016e6:	9900      	ldr	r1, [sp, #0]
 80016e8:	444d      	add	r5, r9
 80016ea:	454d      	cmp	r5, r9
 80016ec:	419b      	sbcs	r3, r3
 80016ee:	44e3      	add	fp, ip
 80016f0:	468c      	mov	ip, r1
 80016f2:	425b      	negs	r3, r3
 80016f4:	4463      	add	r3, ip
 80016f6:	18c0      	adds	r0, r0, r3
 80016f8:	e6cc      	b.n	8001494 <__aeabi_ddiv+0x334>
 80016fa:	201f      	movs	r0, #31
 80016fc:	4240      	negs	r0, r0
 80016fe:	1ac3      	subs	r3, r0, r3
 8001700:	4658      	mov	r0, fp
 8001702:	40d8      	lsrs	r0, r3
 8001704:	2920      	cmp	r1, #32
 8001706:	d004      	beq.n	8001712 <__aeabi_ddiv+0x5b2>
 8001708:	4659      	mov	r1, fp
 800170a:	4b20      	ldr	r3, [pc, #128]	@ (800178c <__aeabi_ddiv+0x62c>)
 800170c:	4453      	add	r3, sl
 800170e:	4099      	lsls	r1, r3
 8001710:	430a      	orrs	r2, r1
 8001712:	1e53      	subs	r3, r2, #1
 8001714:	419a      	sbcs	r2, r3
 8001716:	2307      	movs	r3, #7
 8001718:	0019      	movs	r1, r3
 800171a:	4302      	orrs	r2, r0
 800171c:	2400      	movs	r4, #0
 800171e:	4011      	ands	r1, r2
 8001720:	4213      	tst	r3, r2
 8001722:	d009      	beq.n	8001738 <__aeabi_ddiv+0x5d8>
 8001724:	3308      	adds	r3, #8
 8001726:	4013      	ands	r3, r2
 8001728:	2b04      	cmp	r3, #4
 800172a:	d01d      	beq.n	8001768 <__aeabi_ddiv+0x608>
 800172c:	1d13      	adds	r3, r2, #4
 800172e:	4293      	cmp	r3, r2
 8001730:	4189      	sbcs	r1, r1
 8001732:	001a      	movs	r2, r3
 8001734:	4249      	negs	r1, r1
 8001736:	0749      	lsls	r1, r1, #29
 8001738:	08d2      	lsrs	r2, r2, #3
 800173a:	430a      	orrs	r2, r1
 800173c:	4690      	mov	r8, r2
 800173e:	2300      	movs	r3, #0
 8001740:	e57a      	b.n	8001238 <__aeabi_ddiv+0xd8>
 8001742:	4649      	mov	r1, r9
 8001744:	9f00      	ldr	r7, [sp, #0]
 8001746:	004d      	lsls	r5, r1, #1
 8001748:	454d      	cmp	r5, r9
 800174a:	4189      	sbcs	r1, r1
 800174c:	46bc      	mov	ip, r7
 800174e:	4249      	negs	r1, r1
 8001750:	4461      	add	r1, ip
 8001752:	46a9      	mov	r9, r5
 8001754:	3a02      	subs	r2, #2
 8001756:	1864      	adds	r4, r4, r1
 8001758:	e7ae      	b.n	80016b8 <__aeabi_ddiv+0x558>
 800175a:	2201      	movs	r2, #1
 800175c:	4252      	negs	r2, r2
 800175e:	e746      	b.n	80015ee <__aeabi_ddiv+0x48e>
 8001760:	4599      	cmp	r9, r3
 8001762:	d3ee      	bcc.n	8001742 <__aeabi_ddiv+0x5e2>
 8001764:	000a      	movs	r2, r1
 8001766:	e7aa      	b.n	80016be <__aeabi_ddiv+0x55e>
 8001768:	2100      	movs	r1, #0
 800176a:	e7e5      	b.n	8001738 <__aeabi_ddiv+0x5d8>
 800176c:	0759      	lsls	r1, r3, #29
 800176e:	025b      	lsls	r3, r3, #9
 8001770:	0b1c      	lsrs	r4, r3, #12
 8001772:	e7e1      	b.n	8001738 <__aeabi_ddiv+0x5d8>
 8001774:	000003ff 	.word	0x000003ff
 8001778:	feffffff 	.word	0xfeffffff
 800177c:	000007fe 	.word	0x000007fe
 8001780:	000007ff 	.word	0x000007ff
 8001784:	0000041e 	.word	0x0000041e
 8001788:	fffffc02 	.word	0xfffffc02
 800178c:	0000043e 	.word	0x0000043e

08001790 <__eqdf2>:
 8001790:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001792:	4657      	mov	r7, sl
 8001794:	46de      	mov	lr, fp
 8001796:	464e      	mov	r6, r9
 8001798:	4645      	mov	r5, r8
 800179a:	b5e0      	push	{r5, r6, r7, lr}
 800179c:	000d      	movs	r5, r1
 800179e:	0004      	movs	r4, r0
 80017a0:	0fe8      	lsrs	r0, r5, #31
 80017a2:	4683      	mov	fp, r0
 80017a4:	0309      	lsls	r1, r1, #12
 80017a6:	0fd8      	lsrs	r0, r3, #31
 80017a8:	0b09      	lsrs	r1, r1, #12
 80017aa:	4682      	mov	sl, r0
 80017ac:	4819      	ldr	r0, [pc, #100]	@ (8001814 <__eqdf2+0x84>)
 80017ae:	468c      	mov	ip, r1
 80017b0:	031f      	lsls	r7, r3, #12
 80017b2:	0069      	lsls	r1, r5, #1
 80017b4:	005e      	lsls	r6, r3, #1
 80017b6:	0d49      	lsrs	r1, r1, #21
 80017b8:	0b3f      	lsrs	r7, r7, #12
 80017ba:	0d76      	lsrs	r6, r6, #21
 80017bc:	4281      	cmp	r1, r0
 80017be:	d018      	beq.n	80017f2 <__eqdf2+0x62>
 80017c0:	4286      	cmp	r6, r0
 80017c2:	d00f      	beq.n	80017e4 <__eqdf2+0x54>
 80017c4:	2001      	movs	r0, #1
 80017c6:	42b1      	cmp	r1, r6
 80017c8:	d10d      	bne.n	80017e6 <__eqdf2+0x56>
 80017ca:	45bc      	cmp	ip, r7
 80017cc:	d10b      	bne.n	80017e6 <__eqdf2+0x56>
 80017ce:	4294      	cmp	r4, r2
 80017d0:	d109      	bne.n	80017e6 <__eqdf2+0x56>
 80017d2:	45d3      	cmp	fp, sl
 80017d4:	d01c      	beq.n	8001810 <__eqdf2+0x80>
 80017d6:	2900      	cmp	r1, #0
 80017d8:	d105      	bne.n	80017e6 <__eqdf2+0x56>
 80017da:	4660      	mov	r0, ip
 80017dc:	4320      	orrs	r0, r4
 80017de:	1e43      	subs	r3, r0, #1
 80017e0:	4198      	sbcs	r0, r3
 80017e2:	e000      	b.n	80017e6 <__eqdf2+0x56>
 80017e4:	2001      	movs	r0, #1
 80017e6:	bcf0      	pop	{r4, r5, r6, r7}
 80017e8:	46bb      	mov	fp, r7
 80017ea:	46b2      	mov	sl, r6
 80017ec:	46a9      	mov	r9, r5
 80017ee:	46a0      	mov	r8, r4
 80017f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80017f2:	2001      	movs	r0, #1
 80017f4:	428e      	cmp	r6, r1
 80017f6:	d1f6      	bne.n	80017e6 <__eqdf2+0x56>
 80017f8:	4661      	mov	r1, ip
 80017fa:	4339      	orrs	r1, r7
 80017fc:	000f      	movs	r7, r1
 80017fe:	4317      	orrs	r7, r2
 8001800:	4327      	orrs	r7, r4
 8001802:	d1f0      	bne.n	80017e6 <__eqdf2+0x56>
 8001804:	465b      	mov	r3, fp
 8001806:	4652      	mov	r2, sl
 8001808:	1a98      	subs	r0, r3, r2
 800180a:	1e43      	subs	r3, r0, #1
 800180c:	4198      	sbcs	r0, r3
 800180e:	e7ea      	b.n	80017e6 <__eqdf2+0x56>
 8001810:	2000      	movs	r0, #0
 8001812:	e7e8      	b.n	80017e6 <__eqdf2+0x56>
 8001814:	000007ff 	.word	0x000007ff

08001818 <__gedf2>:
 8001818:	b5f0      	push	{r4, r5, r6, r7, lr}
 800181a:	4657      	mov	r7, sl
 800181c:	464e      	mov	r6, r9
 800181e:	4645      	mov	r5, r8
 8001820:	46de      	mov	lr, fp
 8001822:	b5e0      	push	{r5, r6, r7, lr}
 8001824:	000d      	movs	r5, r1
 8001826:	030e      	lsls	r6, r1, #12
 8001828:	0049      	lsls	r1, r1, #1
 800182a:	0d49      	lsrs	r1, r1, #21
 800182c:	468a      	mov	sl, r1
 800182e:	0fdf      	lsrs	r7, r3, #31
 8001830:	0fe9      	lsrs	r1, r5, #31
 8001832:	46bc      	mov	ip, r7
 8001834:	b083      	sub	sp, #12
 8001836:	4f2f      	ldr	r7, [pc, #188]	@ (80018f4 <__gedf2+0xdc>)
 8001838:	0004      	movs	r4, r0
 800183a:	4680      	mov	r8, r0
 800183c:	9101      	str	r1, [sp, #4]
 800183e:	0058      	lsls	r0, r3, #1
 8001840:	0319      	lsls	r1, r3, #12
 8001842:	4691      	mov	r9, r2
 8001844:	0b36      	lsrs	r6, r6, #12
 8001846:	0b09      	lsrs	r1, r1, #12
 8001848:	0d40      	lsrs	r0, r0, #21
 800184a:	45ba      	cmp	sl, r7
 800184c:	d01d      	beq.n	800188a <__gedf2+0x72>
 800184e:	42b8      	cmp	r0, r7
 8001850:	d00d      	beq.n	800186e <__gedf2+0x56>
 8001852:	4657      	mov	r7, sl
 8001854:	2f00      	cmp	r7, #0
 8001856:	d12a      	bne.n	80018ae <__gedf2+0x96>
 8001858:	4334      	orrs	r4, r6
 800185a:	2800      	cmp	r0, #0
 800185c:	d124      	bne.n	80018a8 <__gedf2+0x90>
 800185e:	430a      	orrs	r2, r1
 8001860:	d036      	beq.n	80018d0 <__gedf2+0xb8>
 8001862:	2c00      	cmp	r4, #0
 8001864:	d141      	bne.n	80018ea <__gedf2+0xd2>
 8001866:	4663      	mov	r3, ip
 8001868:	0058      	lsls	r0, r3, #1
 800186a:	3801      	subs	r0, #1
 800186c:	e015      	b.n	800189a <__gedf2+0x82>
 800186e:	4311      	orrs	r1, r2
 8001870:	d138      	bne.n	80018e4 <__gedf2+0xcc>
 8001872:	4653      	mov	r3, sl
 8001874:	2b00      	cmp	r3, #0
 8001876:	d101      	bne.n	800187c <__gedf2+0x64>
 8001878:	4326      	orrs	r6, r4
 800187a:	d0f4      	beq.n	8001866 <__gedf2+0x4e>
 800187c:	9b01      	ldr	r3, [sp, #4]
 800187e:	4563      	cmp	r3, ip
 8001880:	d107      	bne.n	8001892 <__gedf2+0x7a>
 8001882:	9b01      	ldr	r3, [sp, #4]
 8001884:	0058      	lsls	r0, r3, #1
 8001886:	3801      	subs	r0, #1
 8001888:	e007      	b.n	800189a <__gedf2+0x82>
 800188a:	4326      	orrs	r6, r4
 800188c:	d12a      	bne.n	80018e4 <__gedf2+0xcc>
 800188e:	4550      	cmp	r0, sl
 8001890:	d021      	beq.n	80018d6 <__gedf2+0xbe>
 8001892:	2001      	movs	r0, #1
 8001894:	9b01      	ldr	r3, [sp, #4]
 8001896:	425f      	negs	r7, r3
 8001898:	4338      	orrs	r0, r7
 800189a:	b003      	add	sp, #12
 800189c:	bcf0      	pop	{r4, r5, r6, r7}
 800189e:	46bb      	mov	fp, r7
 80018a0:	46b2      	mov	sl, r6
 80018a2:	46a9      	mov	r9, r5
 80018a4:	46a0      	mov	r8, r4
 80018a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018a8:	2c00      	cmp	r4, #0
 80018aa:	d0dc      	beq.n	8001866 <__gedf2+0x4e>
 80018ac:	e7e6      	b.n	800187c <__gedf2+0x64>
 80018ae:	2800      	cmp	r0, #0
 80018b0:	d0ef      	beq.n	8001892 <__gedf2+0x7a>
 80018b2:	9b01      	ldr	r3, [sp, #4]
 80018b4:	4563      	cmp	r3, ip
 80018b6:	d1ec      	bne.n	8001892 <__gedf2+0x7a>
 80018b8:	4582      	cmp	sl, r0
 80018ba:	dcea      	bgt.n	8001892 <__gedf2+0x7a>
 80018bc:	dbe1      	blt.n	8001882 <__gedf2+0x6a>
 80018be:	428e      	cmp	r6, r1
 80018c0:	d8e7      	bhi.n	8001892 <__gedf2+0x7a>
 80018c2:	d1de      	bne.n	8001882 <__gedf2+0x6a>
 80018c4:	45c8      	cmp	r8, r9
 80018c6:	d8e4      	bhi.n	8001892 <__gedf2+0x7a>
 80018c8:	2000      	movs	r0, #0
 80018ca:	45c8      	cmp	r8, r9
 80018cc:	d2e5      	bcs.n	800189a <__gedf2+0x82>
 80018ce:	e7d8      	b.n	8001882 <__gedf2+0x6a>
 80018d0:	2c00      	cmp	r4, #0
 80018d2:	d0e2      	beq.n	800189a <__gedf2+0x82>
 80018d4:	e7dd      	b.n	8001892 <__gedf2+0x7a>
 80018d6:	4311      	orrs	r1, r2
 80018d8:	d104      	bne.n	80018e4 <__gedf2+0xcc>
 80018da:	9b01      	ldr	r3, [sp, #4]
 80018dc:	4563      	cmp	r3, ip
 80018de:	d1d8      	bne.n	8001892 <__gedf2+0x7a>
 80018e0:	2000      	movs	r0, #0
 80018e2:	e7da      	b.n	800189a <__gedf2+0x82>
 80018e4:	2002      	movs	r0, #2
 80018e6:	4240      	negs	r0, r0
 80018e8:	e7d7      	b.n	800189a <__gedf2+0x82>
 80018ea:	9b01      	ldr	r3, [sp, #4]
 80018ec:	4563      	cmp	r3, ip
 80018ee:	d0e6      	beq.n	80018be <__gedf2+0xa6>
 80018f0:	e7cf      	b.n	8001892 <__gedf2+0x7a>
 80018f2:	46c0      	nop			@ (mov r8, r8)
 80018f4:	000007ff 	.word	0x000007ff

080018f8 <__ledf2>:
 80018f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80018fa:	4657      	mov	r7, sl
 80018fc:	464e      	mov	r6, r9
 80018fe:	4645      	mov	r5, r8
 8001900:	46de      	mov	lr, fp
 8001902:	b5e0      	push	{r5, r6, r7, lr}
 8001904:	000d      	movs	r5, r1
 8001906:	030e      	lsls	r6, r1, #12
 8001908:	0049      	lsls	r1, r1, #1
 800190a:	0d49      	lsrs	r1, r1, #21
 800190c:	468a      	mov	sl, r1
 800190e:	0fdf      	lsrs	r7, r3, #31
 8001910:	0fe9      	lsrs	r1, r5, #31
 8001912:	46bc      	mov	ip, r7
 8001914:	b083      	sub	sp, #12
 8001916:	4f2e      	ldr	r7, [pc, #184]	@ (80019d0 <__ledf2+0xd8>)
 8001918:	0004      	movs	r4, r0
 800191a:	4680      	mov	r8, r0
 800191c:	9101      	str	r1, [sp, #4]
 800191e:	0058      	lsls	r0, r3, #1
 8001920:	0319      	lsls	r1, r3, #12
 8001922:	4691      	mov	r9, r2
 8001924:	0b36      	lsrs	r6, r6, #12
 8001926:	0b09      	lsrs	r1, r1, #12
 8001928:	0d40      	lsrs	r0, r0, #21
 800192a:	45ba      	cmp	sl, r7
 800192c:	d01e      	beq.n	800196c <__ledf2+0x74>
 800192e:	42b8      	cmp	r0, r7
 8001930:	d00d      	beq.n	800194e <__ledf2+0x56>
 8001932:	4657      	mov	r7, sl
 8001934:	2f00      	cmp	r7, #0
 8001936:	d127      	bne.n	8001988 <__ledf2+0x90>
 8001938:	4334      	orrs	r4, r6
 800193a:	2800      	cmp	r0, #0
 800193c:	d133      	bne.n	80019a6 <__ledf2+0xae>
 800193e:	430a      	orrs	r2, r1
 8001940:	d034      	beq.n	80019ac <__ledf2+0xb4>
 8001942:	2c00      	cmp	r4, #0
 8001944:	d140      	bne.n	80019c8 <__ledf2+0xd0>
 8001946:	4663      	mov	r3, ip
 8001948:	0058      	lsls	r0, r3, #1
 800194a:	3801      	subs	r0, #1
 800194c:	e015      	b.n	800197a <__ledf2+0x82>
 800194e:	4311      	orrs	r1, r2
 8001950:	d112      	bne.n	8001978 <__ledf2+0x80>
 8001952:	4653      	mov	r3, sl
 8001954:	2b00      	cmp	r3, #0
 8001956:	d101      	bne.n	800195c <__ledf2+0x64>
 8001958:	4326      	orrs	r6, r4
 800195a:	d0f4      	beq.n	8001946 <__ledf2+0x4e>
 800195c:	9b01      	ldr	r3, [sp, #4]
 800195e:	4563      	cmp	r3, ip
 8001960:	d01d      	beq.n	800199e <__ledf2+0xa6>
 8001962:	2001      	movs	r0, #1
 8001964:	9b01      	ldr	r3, [sp, #4]
 8001966:	425f      	negs	r7, r3
 8001968:	4338      	orrs	r0, r7
 800196a:	e006      	b.n	800197a <__ledf2+0x82>
 800196c:	4326      	orrs	r6, r4
 800196e:	d103      	bne.n	8001978 <__ledf2+0x80>
 8001970:	4550      	cmp	r0, sl
 8001972:	d1f6      	bne.n	8001962 <__ledf2+0x6a>
 8001974:	4311      	orrs	r1, r2
 8001976:	d01c      	beq.n	80019b2 <__ledf2+0xba>
 8001978:	2002      	movs	r0, #2
 800197a:	b003      	add	sp, #12
 800197c:	bcf0      	pop	{r4, r5, r6, r7}
 800197e:	46bb      	mov	fp, r7
 8001980:	46b2      	mov	sl, r6
 8001982:	46a9      	mov	r9, r5
 8001984:	46a0      	mov	r8, r4
 8001986:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001988:	2800      	cmp	r0, #0
 800198a:	d0ea      	beq.n	8001962 <__ledf2+0x6a>
 800198c:	9b01      	ldr	r3, [sp, #4]
 800198e:	4563      	cmp	r3, ip
 8001990:	d1e7      	bne.n	8001962 <__ledf2+0x6a>
 8001992:	4582      	cmp	sl, r0
 8001994:	dce5      	bgt.n	8001962 <__ledf2+0x6a>
 8001996:	db02      	blt.n	800199e <__ledf2+0xa6>
 8001998:	428e      	cmp	r6, r1
 800199a:	d8e2      	bhi.n	8001962 <__ledf2+0x6a>
 800199c:	d00e      	beq.n	80019bc <__ledf2+0xc4>
 800199e:	9b01      	ldr	r3, [sp, #4]
 80019a0:	0058      	lsls	r0, r3, #1
 80019a2:	3801      	subs	r0, #1
 80019a4:	e7e9      	b.n	800197a <__ledf2+0x82>
 80019a6:	2c00      	cmp	r4, #0
 80019a8:	d0cd      	beq.n	8001946 <__ledf2+0x4e>
 80019aa:	e7d7      	b.n	800195c <__ledf2+0x64>
 80019ac:	2c00      	cmp	r4, #0
 80019ae:	d0e4      	beq.n	800197a <__ledf2+0x82>
 80019b0:	e7d7      	b.n	8001962 <__ledf2+0x6a>
 80019b2:	9b01      	ldr	r3, [sp, #4]
 80019b4:	2000      	movs	r0, #0
 80019b6:	4563      	cmp	r3, ip
 80019b8:	d0df      	beq.n	800197a <__ledf2+0x82>
 80019ba:	e7d2      	b.n	8001962 <__ledf2+0x6a>
 80019bc:	45c8      	cmp	r8, r9
 80019be:	d8d0      	bhi.n	8001962 <__ledf2+0x6a>
 80019c0:	2000      	movs	r0, #0
 80019c2:	45c8      	cmp	r8, r9
 80019c4:	d2d9      	bcs.n	800197a <__ledf2+0x82>
 80019c6:	e7ea      	b.n	800199e <__ledf2+0xa6>
 80019c8:	9b01      	ldr	r3, [sp, #4]
 80019ca:	4563      	cmp	r3, ip
 80019cc:	d0e4      	beq.n	8001998 <__ledf2+0xa0>
 80019ce:	e7c8      	b.n	8001962 <__ledf2+0x6a>
 80019d0:	000007ff 	.word	0x000007ff

080019d4 <__aeabi_dmul>:
 80019d4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019d6:	4657      	mov	r7, sl
 80019d8:	464e      	mov	r6, r9
 80019da:	46de      	mov	lr, fp
 80019dc:	4645      	mov	r5, r8
 80019de:	b5e0      	push	{r5, r6, r7, lr}
 80019e0:	001f      	movs	r7, r3
 80019e2:	030b      	lsls	r3, r1, #12
 80019e4:	0b1b      	lsrs	r3, r3, #12
 80019e6:	0016      	movs	r6, r2
 80019e8:	469a      	mov	sl, r3
 80019ea:	0fca      	lsrs	r2, r1, #31
 80019ec:	004b      	lsls	r3, r1, #1
 80019ee:	0004      	movs	r4, r0
 80019f0:	4691      	mov	r9, r2
 80019f2:	b085      	sub	sp, #20
 80019f4:	0d5b      	lsrs	r3, r3, #21
 80019f6:	d100      	bne.n	80019fa <__aeabi_dmul+0x26>
 80019f8:	e1cf      	b.n	8001d9a <__aeabi_dmul+0x3c6>
 80019fa:	4acd      	ldr	r2, [pc, #820]	@ (8001d30 <__aeabi_dmul+0x35c>)
 80019fc:	4293      	cmp	r3, r2
 80019fe:	d055      	beq.n	8001aac <__aeabi_dmul+0xd8>
 8001a00:	4651      	mov	r1, sl
 8001a02:	0f42      	lsrs	r2, r0, #29
 8001a04:	00c9      	lsls	r1, r1, #3
 8001a06:	430a      	orrs	r2, r1
 8001a08:	2180      	movs	r1, #128	@ 0x80
 8001a0a:	0409      	lsls	r1, r1, #16
 8001a0c:	4311      	orrs	r1, r2
 8001a0e:	00c2      	lsls	r2, r0, #3
 8001a10:	4690      	mov	r8, r2
 8001a12:	4ac8      	ldr	r2, [pc, #800]	@ (8001d34 <__aeabi_dmul+0x360>)
 8001a14:	468a      	mov	sl, r1
 8001a16:	4693      	mov	fp, r2
 8001a18:	449b      	add	fp, r3
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2500      	movs	r5, #0
 8001a1e:	9302      	str	r3, [sp, #8]
 8001a20:	033c      	lsls	r4, r7, #12
 8001a22:	007b      	lsls	r3, r7, #1
 8001a24:	0ffa      	lsrs	r2, r7, #31
 8001a26:	9601      	str	r6, [sp, #4]
 8001a28:	0b24      	lsrs	r4, r4, #12
 8001a2a:	0d5b      	lsrs	r3, r3, #21
 8001a2c:	9200      	str	r2, [sp, #0]
 8001a2e:	d100      	bne.n	8001a32 <__aeabi_dmul+0x5e>
 8001a30:	e188      	b.n	8001d44 <__aeabi_dmul+0x370>
 8001a32:	4abf      	ldr	r2, [pc, #764]	@ (8001d30 <__aeabi_dmul+0x35c>)
 8001a34:	4293      	cmp	r3, r2
 8001a36:	d100      	bne.n	8001a3a <__aeabi_dmul+0x66>
 8001a38:	e092      	b.n	8001b60 <__aeabi_dmul+0x18c>
 8001a3a:	4abe      	ldr	r2, [pc, #760]	@ (8001d34 <__aeabi_dmul+0x360>)
 8001a3c:	4694      	mov	ip, r2
 8001a3e:	4463      	add	r3, ip
 8001a40:	449b      	add	fp, r3
 8001a42:	2d0a      	cmp	r5, #10
 8001a44:	dc42      	bgt.n	8001acc <__aeabi_dmul+0xf8>
 8001a46:	00e4      	lsls	r4, r4, #3
 8001a48:	0f73      	lsrs	r3, r6, #29
 8001a4a:	4323      	orrs	r3, r4
 8001a4c:	2480      	movs	r4, #128	@ 0x80
 8001a4e:	4649      	mov	r1, r9
 8001a50:	0424      	lsls	r4, r4, #16
 8001a52:	431c      	orrs	r4, r3
 8001a54:	00f3      	lsls	r3, r6, #3
 8001a56:	9301      	str	r3, [sp, #4]
 8001a58:	9b00      	ldr	r3, [sp, #0]
 8001a5a:	2000      	movs	r0, #0
 8001a5c:	4059      	eors	r1, r3
 8001a5e:	b2cb      	uxtb	r3, r1
 8001a60:	9303      	str	r3, [sp, #12]
 8001a62:	2d02      	cmp	r5, #2
 8001a64:	dc00      	bgt.n	8001a68 <__aeabi_dmul+0x94>
 8001a66:	e094      	b.n	8001b92 <__aeabi_dmul+0x1be>
 8001a68:	2301      	movs	r3, #1
 8001a6a:	40ab      	lsls	r3, r5
 8001a6c:	001d      	movs	r5, r3
 8001a6e:	23a6      	movs	r3, #166	@ 0xa6
 8001a70:	002a      	movs	r2, r5
 8001a72:	00db      	lsls	r3, r3, #3
 8001a74:	401a      	ands	r2, r3
 8001a76:	421d      	tst	r5, r3
 8001a78:	d000      	beq.n	8001a7c <__aeabi_dmul+0xa8>
 8001a7a:	e229      	b.n	8001ed0 <__aeabi_dmul+0x4fc>
 8001a7c:	2390      	movs	r3, #144	@ 0x90
 8001a7e:	009b      	lsls	r3, r3, #2
 8001a80:	421d      	tst	r5, r3
 8001a82:	d100      	bne.n	8001a86 <__aeabi_dmul+0xb2>
 8001a84:	e24d      	b.n	8001f22 <__aeabi_dmul+0x54e>
 8001a86:	2300      	movs	r3, #0
 8001a88:	2480      	movs	r4, #128	@ 0x80
 8001a8a:	4699      	mov	r9, r3
 8001a8c:	0324      	lsls	r4, r4, #12
 8001a8e:	4ba8      	ldr	r3, [pc, #672]	@ (8001d30 <__aeabi_dmul+0x35c>)
 8001a90:	0010      	movs	r0, r2
 8001a92:	464a      	mov	r2, r9
 8001a94:	051b      	lsls	r3, r3, #20
 8001a96:	4323      	orrs	r3, r4
 8001a98:	07d2      	lsls	r2, r2, #31
 8001a9a:	4313      	orrs	r3, r2
 8001a9c:	0019      	movs	r1, r3
 8001a9e:	b005      	add	sp, #20
 8001aa0:	bcf0      	pop	{r4, r5, r6, r7}
 8001aa2:	46bb      	mov	fp, r7
 8001aa4:	46b2      	mov	sl, r6
 8001aa6:	46a9      	mov	r9, r5
 8001aa8:	46a0      	mov	r8, r4
 8001aaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001aac:	4652      	mov	r2, sl
 8001aae:	4302      	orrs	r2, r0
 8001ab0:	4690      	mov	r8, r2
 8001ab2:	d000      	beq.n	8001ab6 <__aeabi_dmul+0xe2>
 8001ab4:	e1ac      	b.n	8001e10 <__aeabi_dmul+0x43c>
 8001ab6:	469b      	mov	fp, r3
 8001ab8:	2302      	movs	r3, #2
 8001aba:	4692      	mov	sl, r2
 8001abc:	2508      	movs	r5, #8
 8001abe:	9302      	str	r3, [sp, #8]
 8001ac0:	e7ae      	b.n	8001a20 <__aeabi_dmul+0x4c>
 8001ac2:	9b00      	ldr	r3, [sp, #0]
 8001ac4:	46a2      	mov	sl, r4
 8001ac6:	4699      	mov	r9, r3
 8001ac8:	9b01      	ldr	r3, [sp, #4]
 8001aca:	4698      	mov	r8, r3
 8001acc:	9b02      	ldr	r3, [sp, #8]
 8001ace:	2b02      	cmp	r3, #2
 8001ad0:	d100      	bne.n	8001ad4 <__aeabi_dmul+0x100>
 8001ad2:	e1ca      	b.n	8001e6a <__aeabi_dmul+0x496>
 8001ad4:	2b03      	cmp	r3, #3
 8001ad6:	d100      	bne.n	8001ada <__aeabi_dmul+0x106>
 8001ad8:	e192      	b.n	8001e00 <__aeabi_dmul+0x42c>
 8001ada:	2b01      	cmp	r3, #1
 8001adc:	d110      	bne.n	8001b00 <__aeabi_dmul+0x12c>
 8001ade:	2300      	movs	r3, #0
 8001ae0:	2400      	movs	r4, #0
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	e7d4      	b.n	8001a90 <__aeabi_dmul+0xbc>
 8001ae6:	2201      	movs	r2, #1
 8001ae8:	087b      	lsrs	r3, r7, #1
 8001aea:	403a      	ands	r2, r7
 8001aec:	4313      	orrs	r3, r2
 8001aee:	4652      	mov	r2, sl
 8001af0:	07d2      	lsls	r2, r2, #31
 8001af2:	4313      	orrs	r3, r2
 8001af4:	4698      	mov	r8, r3
 8001af6:	4653      	mov	r3, sl
 8001af8:	085b      	lsrs	r3, r3, #1
 8001afa:	469a      	mov	sl, r3
 8001afc:	9b03      	ldr	r3, [sp, #12]
 8001afe:	4699      	mov	r9, r3
 8001b00:	465b      	mov	r3, fp
 8001b02:	1c58      	adds	r0, r3, #1
 8001b04:	2380      	movs	r3, #128	@ 0x80
 8001b06:	00db      	lsls	r3, r3, #3
 8001b08:	445b      	add	r3, fp
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	dc00      	bgt.n	8001b10 <__aeabi_dmul+0x13c>
 8001b0e:	e1b1      	b.n	8001e74 <__aeabi_dmul+0x4a0>
 8001b10:	4642      	mov	r2, r8
 8001b12:	0752      	lsls	r2, r2, #29
 8001b14:	d00b      	beq.n	8001b2e <__aeabi_dmul+0x15a>
 8001b16:	220f      	movs	r2, #15
 8001b18:	4641      	mov	r1, r8
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	2a04      	cmp	r2, #4
 8001b1e:	d006      	beq.n	8001b2e <__aeabi_dmul+0x15a>
 8001b20:	4642      	mov	r2, r8
 8001b22:	1d11      	adds	r1, r2, #4
 8001b24:	4541      	cmp	r1, r8
 8001b26:	4192      	sbcs	r2, r2
 8001b28:	4688      	mov	r8, r1
 8001b2a:	4252      	negs	r2, r2
 8001b2c:	4492      	add	sl, r2
 8001b2e:	4652      	mov	r2, sl
 8001b30:	01d2      	lsls	r2, r2, #7
 8001b32:	d506      	bpl.n	8001b42 <__aeabi_dmul+0x16e>
 8001b34:	4652      	mov	r2, sl
 8001b36:	4b80      	ldr	r3, [pc, #512]	@ (8001d38 <__aeabi_dmul+0x364>)
 8001b38:	401a      	ands	r2, r3
 8001b3a:	2380      	movs	r3, #128	@ 0x80
 8001b3c:	4692      	mov	sl, r2
 8001b3e:	00db      	lsls	r3, r3, #3
 8001b40:	18c3      	adds	r3, r0, r3
 8001b42:	4a7e      	ldr	r2, [pc, #504]	@ (8001d3c <__aeabi_dmul+0x368>)
 8001b44:	4293      	cmp	r3, r2
 8001b46:	dd00      	ble.n	8001b4a <__aeabi_dmul+0x176>
 8001b48:	e18f      	b.n	8001e6a <__aeabi_dmul+0x496>
 8001b4a:	4642      	mov	r2, r8
 8001b4c:	08d1      	lsrs	r1, r2, #3
 8001b4e:	4652      	mov	r2, sl
 8001b50:	0752      	lsls	r2, r2, #29
 8001b52:	430a      	orrs	r2, r1
 8001b54:	4651      	mov	r1, sl
 8001b56:	055b      	lsls	r3, r3, #21
 8001b58:	024c      	lsls	r4, r1, #9
 8001b5a:	0b24      	lsrs	r4, r4, #12
 8001b5c:	0d5b      	lsrs	r3, r3, #21
 8001b5e:	e797      	b.n	8001a90 <__aeabi_dmul+0xbc>
 8001b60:	4b73      	ldr	r3, [pc, #460]	@ (8001d30 <__aeabi_dmul+0x35c>)
 8001b62:	4326      	orrs	r6, r4
 8001b64:	469c      	mov	ip, r3
 8001b66:	44e3      	add	fp, ip
 8001b68:	2e00      	cmp	r6, #0
 8001b6a:	d100      	bne.n	8001b6e <__aeabi_dmul+0x19a>
 8001b6c:	e16f      	b.n	8001e4e <__aeabi_dmul+0x47a>
 8001b6e:	2303      	movs	r3, #3
 8001b70:	4649      	mov	r1, r9
 8001b72:	431d      	orrs	r5, r3
 8001b74:	9b00      	ldr	r3, [sp, #0]
 8001b76:	4059      	eors	r1, r3
 8001b78:	b2cb      	uxtb	r3, r1
 8001b7a:	9303      	str	r3, [sp, #12]
 8001b7c:	2d0a      	cmp	r5, #10
 8001b7e:	dd00      	ble.n	8001b82 <__aeabi_dmul+0x1ae>
 8001b80:	e133      	b.n	8001dea <__aeabi_dmul+0x416>
 8001b82:	2301      	movs	r3, #1
 8001b84:	40ab      	lsls	r3, r5
 8001b86:	001d      	movs	r5, r3
 8001b88:	2303      	movs	r3, #3
 8001b8a:	9302      	str	r3, [sp, #8]
 8001b8c:	2288      	movs	r2, #136	@ 0x88
 8001b8e:	422a      	tst	r2, r5
 8001b90:	d197      	bne.n	8001ac2 <__aeabi_dmul+0xee>
 8001b92:	4642      	mov	r2, r8
 8001b94:	4643      	mov	r3, r8
 8001b96:	0412      	lsls	r2, r2, #16
 8001b98:	0c12      	lsrs	r2, r2, #16
 8001b9a:	0016      	movs	r6, r2
 8001b9c:	9801      	ldr	r0, [sp, #4]
 8001b9e:	0c1d      	lsrs	r5, r3, #16
 8001ba0:	0c03      	lsrs	r3, r0, #16
 8001ba2:	0400      	lsls	r0, r0, #16
 8001ba4:	0c00      	lsrs	r0, r0, #16
 8001ba6:	4346      	muls	r6, r0
 8001ba8:	46b4      	mov	ip, r6
 8001baa:	001e      	movs	r6, r3
 8001bac:	436e      	muls	r6, r5
 8001bae:	9600      	str	r6, [sp, #0]
 8001bb0:	0016      	movs	r6, r2
 8001bb2:	0007      	movs	r7, r0
 8001bb4:	435e      	muls	r6, r3
 8001bb6:	4661      	mov	r1, ip
 8001bb8:	46b0      	mov	r8, r6
 8001bba:	436f      	muls	r7, r5
 8001bbc:	0c0e      	lsrs	r6, r1, #16
 8001bbe:	44b8      	add	r8, r7
 8001bc0:	4446      	add	r6, r8
 8001bc2:	42b7      	cmp	r7, r6
 8001bc4:	d905      	bls.n	8001bd2 <__aeabi_dmul+0x1fe>
 8001bc6:	2180      	movs	r1, #128	@ 0x80
 8001bc8:	0249      	lsls	r1, r1, #9
 8001bca:	4688      	mov	r8, r1
 8001bcc:	9f00      	ldr	r7, [sp, #0]
 8001bce:	4447      	add	r7, r8
 8001bd0:	9700      	str	r7, [sp, #0]
 8001bd2:	4661      	mov	r1, ip
 8001bd4:	0409      	lsls	r1, r1, #16
 8001bd6:	0c09      	lsrs	r1, r1, #16
 8001bd8:	0c37      	lsrs	r7, r6, #16
 8001bda:	0436      	lsls	r6, r6, #16
 8001bdc:	468c      	mov	ip, r1
 8001bde:	0031      	movs	r1, r6
 8001be0:	4461      	add	r1, ip
 8001be2:	9101      	str	r1, [sp, #4]
 8001be4:	0011      	movs	r1, r2
 8001be6:	0c26      	lsrs	r6, r4, #16
 8001be8:	0424      	lsls	r4, r4, #16
 8001bea:	0c24      	lsrs	r4, r4, #16
 8001bec:	4361      	muls	r1, r4
 8001bee:	468c      	mov	ip, r1
 8001bf0:	0021      	movs	r1, r4
 8001bf2:	4369      	muls	r1, r5
 8001bf4:	4689      	mov	r9, r1
 8001bf6:	4661      	mov	r1, ip
 8001bf8:	0c09      	lsrs	r1, r1, #16
 8001bfa:	4688      	mov	r8, r1
 8001bfc:	4372      	muls	r2, r6
 8001bfe:	444a      	add	r2, r9
 8001c00:	4442      	add	r2, r8
 8001c02:	4375      	muls	r5, r6
 8001c04:	4591      	cmp	r9, r2
 8001c06:	d903      	bls.n	8001c10 <__aeabi_dmul+0x23c>
 8001c08:	2180      	movs	r1, #128	@ 0x80
 8001c0a:	0249      	lsls	r1, r1, #9
 8001c0c:	4688      	mov	r8, r1
 8001c0e:	4445      	add	r5, r8
 8001c10:	0c11      	lsrs	r1, r2, #16
 8001c12:	4688      	mov	r8, r1
 8001c14:	4661      	mov	r1, ip
 8001c16:	0409      	lsls	r1, r1, #16
 8001c18:	0c09      	lsrs	r1, r1, #16
 8001c1a:	468c      	mov	ip, r1
 8001c1c:	0412      	lsls	r2, r2, #16
 8001c1e:	4462      	add	r2, ip
 8001c20:	18b9      	adds	r1, r7, r2
 8001c22:	9102      	str	r1, [sp, #8]
 8001c24:	4651      	mov	r1, sl
 8001c26:	0c09      	lsrs	r1, r1, #16
 8001c28:	468c      	mov	ip, r1
 8001c2a:	4651      	mov	r1, sl
 8001c2c:	040f      	lsls	r7, r1, #16
 8001c2e:	0c3f      	lsrs	r7, r7, #16
 8001c30:	0039      	movs	r1, r7
 8001c32:	4341      	muls	r1, r0
 8001c34:	4445      	add	r5, r8
 8001c36:	4688      	mov	r8, r1
 8001c38:	4661      	mov	r1, ip
 8001c3a:	4341      	muls	r1, r0
 8001c3c:	468a      	mov	sl, r1
 8001c3e:	4641      	mov	r1, r8
 8001c40:	4660      	mov	r0, ip
 8001c42:	0c09      	lsrs	r1, r1, #16
 8001c44:	4689      	mov	r9, r1
 8001c46:	4358      	muls	r0, r3
 8001c48:	437b      	muls	r3, r7
 8001c4a:	4453      	add	r3, sl
 8001c4c:	444b      	add	r3, r9
 8001c4e:	459a      	cmp	sl, r3
 8001c50:	d903      	bls.n	8001c5a <__aeabi_dmul+0x286>
 8001c52:	2180      	movs	r1, #128	@ 0x80
 8001c54:	0249      	lsls	r1, r1, #9
 8001c56:	4689      	mov	r9, r1
 8001c58:	4448      	add	r0, r9
 8001c5a:	0c19      	lsrs	r1, r3, #16
 8001c5c:	4689      	mov	r9, r1
 8001c5e:	4641      	mov	r1, r8
 8001c60:	0409      	lsls	r1, r1, #16
 8001c62:	0c09      	lsrs	r1, r1, #16
 8001c64:	4688      	mov	r8, r1
 8001c66:	0039      	movs	r1, r7
 8001c68:	4361      	muls	r1, r4
 8001c6a:	041b      	lsls	r3, r3, #16
 8001c6c:	4443      	add	r3, r8
 8001c6e:	4688      	mov	r8, r1
 8001c70:	4661      	mov	r1, ip
 8001c72:	434c      	muls	r4, r1
 8001c74:	4371      	muls	r1, r6
 8001c76:	468c      	mov	ip, r1
 8001c78:	4641      	mov	r1, r8
 8001c7a:	4377      	muls	r7, r6
 8001c7c:	0c0e      	lsrs	r6, r1, #16
 8001c7e:	193f      	adds	r7, r7, r4
 8001c80:	19f6      	adds	r6, r6, r7
 8001c82:	4448      	add	r0, r9
 8001c84:	42b4      	cmp	r4, r6
 8001c86:	d903      	bls.n	8001c90 <__aeabi_dmul+0x2bc>
 8001c88:	2180      	movs	r1, #128	@ 0x80
 8001c8a:	0249      	lsls	r1, r1, #9
 8001c8c:	4689      	mov	r9, r1
 8001c8e:	44cc      	add	ip, r9
 8001c90:	9902      	ldr	r1, [sp, #8]
 8001c92:	9f00      	ldr	r7, [sp, #0]
 8001c94:	4689      	mov	r9, r1
 8001c96:	0431      	lsls	r1, r6, #16
 8001c98:	444f      	add	r7, r9
 8001c9a:	4689      	mov	r9, r1
 8001c9c:	4641      	mov	r1, r8
 8001c9e:	4297      	cmp	r7, r2
 8001ca0:	4192      	sbcs	r2, r2
 8001ca2:	040c      	lsls	r4, r1, #16
 8001ca4:	0c24      	lsrs	r4, r4, #16
 8001ca6:	444c      	add	r4, r9
 8001ca8:	18ff      	adds	r7, r7, r3
 8001caa:	4252      	negs	r2, r2
 8001cac:	1964      	adds	r4, r4, r5
 8001cae:	18a1      	adds	r1, r4, r2
 8001cb0:	429f      	cmp	r7, r3
 8001cb2:	419b      	sbcs	r3, r3
 8001cb4:	4688      	mov	r8, r1
 8001cb6:	4682      	mov	sl, r0
 8001cb8:	425b      	negs	r3, r3
 8001cba:	4699      	mov	r9, r3
 8001cbc:	4590      	cmp	r8, r2
 8001cbe:	4192      	sbcs	r2, r2
 8001cc0:	42ac      	cmp	r4, r5
 8001cc2:	41a4      	sbcs	r4, r4
 8001cc4:	44c2      	add	sl, r8
 8001cc6:	44d1      	add	r9, sl
 8001cc8:	4252      	negs	r2, r2
 8001cca:	4264      	negs	r4, r4
 8001ccc:	4314      	orrs	r4, r2
 8001cce:	4599      	cmp	r9, r3
 8001cd0:	419b      	sbcs	r3, r3
 8001cd2:	4582      	cmp	sl, r0
 8001cd4:	4192      	sbcs	r2, r2
 8001cd6:	425b      	negs	r3, r3
 8001cd8:	4252      	negs	r2, r2
 8001cda:	4313      	orrs	r3, r2
 8001cdc:	464a      	mov	r2, r9
 8001cde:	0c36      	lsrs	r6, r6, #16
 8001ce0:	19a4      	adds	r4, r4, r6
 8001ce2:	18e3      	adds	r3, r4, r3
 8001ce4:	4463      	add	r3, ip
 8001ce6:	025b      	lsls	r3, r3, #9
 8001ce8:	0dd2      	lsrs	r2, r2, #23
 8001cea:	431a      	orrs	r2, r3
 8001cec:	9901      	ldr	r1, [sp, #4]
 8001cee:	4692      	mov	sl, r2
 8001cf0:	027a      	lsls	r2, r7, #9
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	1e50      	subs	r0, r2, #1
 8001cf6:	4182      	sbcs	r2, r0
 8001cf8:	0dff      	lsrs	r7, r7, #23
 8001cfa:	4317      	orrs	r7, r2
 8001cfc:	464a      	mov	r2, r9
 8001cfe:	0252      	lsls	r2, r2, #9
 8001d00:	4317      	orrs	r7, r2
 8001d02:	46b8      	mov	r8, r7
 8001d04:	01db      	lsls	r3, r3, #7
 8001d06:	d500      	bpl.n	8001d0a <__aeabi_dmul+0x336>
 8001d08:	e6ed      	b.n	8001ae6 <__aeabi_dmul+0x112>
 8001d0a:	4b0d      	ldr	r3, [pc, #52]	@ (8001d40 <__aeabi_dmul+0x36c>)
 8001d0c:	9a03      	ldr	r2, [sp, #12]
 8001d0e:	445b      	add	r3, fp
 8001d10:	4691      	mov	r9, r2
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	dc00      	bgt.n	8001d18 <__aeabi_dmul+0x344>
 8001d16:	e0ac      	b.n	8001e72 <__aeabi_dmul+0x49e>
 8001d18:	003a      	movs	r2, r7
 8001d1a:	0752      	lsls	r2, r2, #29
 8001d1c:	d100      	bne.n	8001d20 <__aeabi_dmul+0x34c>
 8001d1e:	e710      	b.n	8001b42 <__aeabi_dmul+0x16e>
 8001d20:	220f      	movs	r2, #15
 8001d22:	4658      	mov	r0, fp
 8001d24:	403a      	ands	r2, r7
 8001d26:	2a04      	cmp	r2, #4
 8001d28:	d000      	beq.n	8001d2c <__aeabi_dmul+0x358>
 8001d2a:	e6f9      	b.n	8001b20 <__aeabi_dmul+0x14c>
 8001d2c:	e709      	b.n	8001b42 <__aeabi_dmul+0x16e>
 8001d2e:	46c0      	nop			@ (mov r8, r8)
 8001d30:	000007ff 	.word	0x000007ff
 8001d34:	fffffc01 	.word	0xfffffc01
 8001d38:	feffffff 	.word	0xfeffffff
 8001d3c:	000007fe 	.word	0x000007fe
 8001d40:	000003ff 	.word	0x000003ff
 8001d44:	0022      	movs	r2, r4
 8001d46:	4332      	orrs	r2, r6
 8001d48:	d06f      	beq.n	8001e2a <__aeabi_dmul+0x456>
 8001d4a:	2c00      	cmp	r4, #0
 8001d4c:	d100      	bne.n	8001d50 <__aeabi_dmul+0x37c>
 8001d4e:	e0c2      	b.n	8001ed6 <__aeabi_dmul+0x502>
 8001d50:	0020      	movs	r0, r4
 8001d52:	f000 fe27 	bl	80029a4 <__clzsi2>
 8001d56:	0002      	movs	r2, r0
 8001d58:	0003      	movs	r3, r0
 8001d5a:	3a0b      	subs	r2, #11
 8001d5c:	201d      	movs	r0, #29
 8001d5e:	1a82      	subs	r2, r0, r2
 8001d60:	0030      	movs	r0, r6
 8001d62:	0019      	movs	r1, r3
 8001d64:	40d0      	lsrs	r0, r2
 8001d66:	3908      	subs	r1, #8
 8001d68:	408c      	lsls	r4, r1
 8001d6a:	0002      	movs	r2, r0
 8001d6c:	4322      	orrs	r2, r4
 8001d6e:	0034      	movs	r4, r6
 8001d70:	408c      	lsls	r4, r1
 8001d72:	4659      	mov	r1, fp
 8001d74:	1acb      	subs	r3, r1, r3
 8001d76:	4986      	ldr	r1, [pc, #536]	@ (8001f90 <__aeabi_dmul+0x5bc>)
 8001d78:	468b      	mov	fp, r1
 8001d7a:	449b      	add	fp, r3
 8001d7c:	2d0a      	cmp	r5, #10
 8001d7e:	dd00      	ble.n	8001d82 <__aeabi_dmul+0x3ae>
 8001d80:	e6a4      	b.n	8001acc <__aeabi_dmul+0xf8>
 8001d82:	4649      	mov	r1, r9
 8001d84:	9b00      	ldr	r3, [sp, #0]
 8001d86:	9401      	str	r4, [sp, #4]
 8001d88:	4059      	eors	r1, r3
 8001d8a:	b2cb      	uxtb	r3, r1
 8001d8c:	0014      	movs	r4, r2
 8001d8e:	2000      	movs	r0, #0
 8001d90:	9303      	str	r3, [sp, #12]
 8001d92:	2d02      	cmp	r5, #2
 8001d94:	dd00      	ble.n	8001d98 <__aeabi_dmul+0x3c4>
 8001d96:	e667      	b.n	8001a68 <__aeabi_dmul+0x94>
 8001d98:	e6fb      	b.n	8001b92 <__aeabi_dmul+0x1be>
 8001d9a:	4653      	mov	r3, sl
 8001d9c:	4303      	orrs	r3, r0
 8001d9e:	4698      	mov	r8, r3
 8001da0:	d03c      	beq.n	8001e1c <__aeabi_dmul+0x448>
 8001da2:	4653      	mov	r3, sl
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d100      	bne.n	8001daa <__aeabi_dmul+0x3d6>
 8001da8:	e0a3      	b.n	8001ef2 <__aeabi_dmul+0x51e>
 8001daa:	4650      	mov	r0, sl
 8001dac:	f000 fdfa 	bl	80029a4 <__clzsi2>
 8001db0:	230b      	movs	r3, #11
 8001db2:	425b      	negs	r3, r3
 8001db4:	469c      	mov	ip, r3
 8001db6:	0002      	movs	r2, r0
 8001db8:	4484      	add	ip, r0
 8001dba:	0011      	movs	r1, r2
 8001dbc:	4650      	mov	r0, sl
 8001dbe:	3908      	subs	r1, #8
 8001dc0:	4088      	lsls	r0, r1
 8001dc2:	231d      	movs	r3, #29
 8001dc4:	4680      	mov	r8, r0
 8001dc6:	4660      	mov	r0, ip
 8001dc8:	1a1b      	subs	r3, r3, r0
 8001dca:	0020      	movs	r0, r4
 8001dcc:	40d8      	lsrs	r0, r3
 8001dce:	0003      	movs	r3, r0
 8001dd0:	4640      	mov	r0, r8
 8001dd2:	4303      	orrs	r3, r0
 8001dd4:	469a      	mov	sl, r3
 8001dd6:	0023      	movs	r3, r4
 8001dd8:	408b      	lsls	r3, r1
 8001dda:	4698      	mov	r8, r3
 8001ddc:	4b6c      	ldr	r3, [pc, #432]	@ (8001f90 <__aeabi_dmul+0x5bc>)
 8001dde:	2500      	movs	r5, #0
 8001de0:	1a9b      	subs	r3, r3, r2
 8001de2:	469b      	mov	fp, r3
 8001de4:	2300      	movs	r3, #0
 8001de6:	9302      	str	r3, [sp, #8]
 8001de8:	e61a      	b.n	8001a20 <__aeabi_dmul+0x4c>
 8001dea:	2d0f      	cmp	r5, #15
 8001dec:	d000      	beq.n	8001df0 <__aeabi_dmul+0x41c>
 8001dee:	e0c9      	b.n	8001f84 <__aeabi_dmul+0x5b0>
 8001df0:	2380      	movs	r3, #128	@ 0x80
 8001df2:	4652      	mov	r2, sl
 8001df4:	031b      	lsls	r3, r3, #12
 8001df6:	421a      	tst	r2, r3
 8001df8:	d002      	beq.n	8001e00 <__aeabi_dmul+0x42c>
 8001dfa:	421c      	tst	r4, r3
 8001dfc:	d100      	bne.n	8001e00 <__aeabi_dmul+0x42c>
 8001dfe:	e092      	b.n	8001f26 <__aeabi_dmul+0x552>
 8001e00:	2480      	movs	r4, #128	@ 0x80
 8001e02:	4653      	mov	r3, sl
 8001e04:	0324      	lsls	r4, r4, #12
 8001e06:	431c      	orrs	r4, r3
 8001e08:	0324      	lsls	r4, r4, #12
 8001e0a:	4642      	mov	r2, r8
 8001e0c:	0b24      	lsrs	r4, r4, #12
 8001e0e:	e63e      	b.n	8001a8e <__aeabi_dmul+0xba>
 8001e10:	469b      	mov	fp, r3
 8001e12:	2303      	movs	r3, #3
 8001e14:	4680      	mov	r8, r0
 8001e16:	250c      	movs	r5, #12
 8001e18:	9302      	str	r3, [sp, #8]
 8001e1a:	e601      	b.n	8001a20 <__aeabi_dmul+0x4c>
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	469a      	mov	sl, r3
 8001e20:	469b      	mov	fp, r3
 8001e22:	3301      	adds	r3, #1
 8001e24:	2504      	movs	r5, #4
 8001e26:	9302      	str	r3, [sp, #8]
 8001e28:	e5fa      	b.n	8001a20 <__aeabi_dmul+0x4c>
 8001e2a:	2101      	movs	r1, #1
 8001e2c:	430d      	orrs	r5, r1
 8001e2e:	2d0a      	cmp	r5, #10
 8001e30:	dd00      	ble.n	8001e34 <__aeabi_dmul+0x460>
 8001e32:	e64b      	b.n	8001acc <__aeabi_dmul+0xf8>
 8001e34:	4649      	mov	r1, r9
 8001e36:	9800      	ldr	r0, [sp, #0]
 8001e38:	4041      	eors	r1, r0
 8001e3a:	b2c9      	uxtb	r1, r1
 8001e3c:	9103      	str	r1, [sp, #12]
 8001e3e:	2d02      	cmp	r5, #2
 8001e40:	dc00      	bgt.n	8001e44 <__aeabi_dmul+0x470>
 8001e42:	e096      	b.n	8001f72 <__aeabi_dmul+0x59e>
 8001e44:	2300      	movs	r3, #0
 8001e46:	2400      	movs	r4, #0
 8001e48:	2001      	movs	r0, #1
 8001e4a:	9301      	str	r3, [sp, #4]
 8001e4c:	e60c      	b.n	8001a68 <__aeabi_dmul+0x94>
 8001e4e:	4649      	mov	r1, r9
 8001e50:	2302      	movs	r3, #2
 8001e52:	9a00      	ldr	r2, [sp, #0]
 8001e54:	432b      	orrs	r3, r5
 8001e56:	4051      	eors	r1, r2
 8001e58:	b2ca      	uxtb	r2, r1
 8001e5a:	9203      	str	r2, [sp, #12]
 8001e5c:	2b0a      	cmp	r3, #10
 8001e5e:	dd00      	ble.n	8001e62 <__aeabi_dmul+0x48e>
 8001e60:	e634      	b.n	8001acc <__aeabi_dmul+0xf8>
 8001e62:	2d00      	cmp	r5, #0
 8001e64:	d157      	bne.n	8001f16 <__aeabi_dmul+0x542>
 8001e66:	9b03      	ldr	r3, [sp, #12]
 8001e68:	4699      	mov	r9, r3
 8001e6a:	2400      	movs	r4, #0
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	4b49      	ldr	r3, [pc, #292]	@ (8001f94 <__aeabi_dmul+0x5c0>)
 8001e70:	e60e      	b.n	8001a90 <__aeabi_dmul+0xbc>
 8001e72:	4658      	mov	r0, fp
 8001e74:	2101      	movs	r1, #1
 8001e76:	1ac9      	subs	r1, r1, r3
 8001e78:	2938      	cmp	r1, #56	@ 0x38
 8001e7a:	dd00      	ble.n	8001e7e <__aeabi_dmul+0x4aa>
 8001e7c:	e62f      	b.n	8001ade <__aeabi_dmul+0x10a>
 8001e7e:	291f      	cmp	r1, #31
 8001e80:	dd56      	ble.n	8001f30 <__aeabi_dmul+0x55c>
 8001e82:	221f      	movs	r2, #31
 8001e84:	4654      	mov	r4, sl
 8001e86:	4252      	negs	r2, r2
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	40dc      	lsrs	r4, r3
 8001e8c:	2920      	cmp	r1, #32
 8001e8e:	d007      	beq.n	8001ea0 <__aeabi_dmul+0x4cc>
 8001e90:	4b41      	ldr	r3, [pc, #260]	@ (8001f98 <__aeabi_dmul+0x5c4>)
 8001e92:	4642      	mov	r2, r8
 8001e94:	469c      	mov	ip, r3
 8001e96:	4653      	mov	r3, sl
 8001e98:	4460      	add	r0, ip
 8001e9a:	4083      	lsls	r3, r0
 8001e9c:	431a      	orrs	r2, r3
 8001e9e:	4690      	mov	r8, r2
 8001ea0:	4642      	mov	r2, r8
 8001ea2:	2107      	movs	r1, #7
 8001ea4:	1e53      	subs	r3, r2, #1
 8001ea6:	419a      	sbcs	r2, r3
 8001ea8:	000b      	movs	r3, r1
 8001eaa:	4322      	orrs	r2, r4
 8001eac:	4013      	ands	r3, r2
 8001eae:	2400      	movs	r4, #0
 8001eb0:	4211      	tst	r1, r2
 8001eb2:	d009      	beq.n	8001ec8 <__aeabi_dmul+0x4f4>
 8001eb4:	230f      	movs	r3, #15
 8001eb6:	4013      	ands	r3, r2
 8001eb8:	2b04      	cmp	r3, #4
 8001eba:	d05d      	beq.n	8001f78 <__aeabi_dmul+0x5a4>
 8001ebc:	1d11      	adds	r1, r2, #4
 8001ebe:	4291      	cmp	r1, r2
 8001ec0:	419b      	sbcs	r3, r3
 8001ec2:	000a      	movs	r2, r1
 8001ec4:	425b      	negs	r3, r3
 8001ec6:	075b      	lsls	r3, r3, #29
 8001ec8:	08d2      	lsrs	r2, r2, #3
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	2300      	movs	r3, #0
 8001ece:	e5df      	b.n	8001a90 <__aeabi_dmul+0xbc>
 8001ed0:	9b03      	ldr	r3, [sp, #12]
 8001ed2:	4699      	mov	r9, r3
 8001ed4:	e5fa      	b.n	8001acc <__aeabi_dmul+0xf8>
 8001ed6:	9801      	ldr	r0, [sp, #4]
 8001ed8:	f000 fd64 	bl	80029a4 <__clzsi2>
 8001edc:	0002      	movs	r2, r0
 8001ede:	0003      	movs	r3, r0
 8001ee0:	3215      	adds	r2, #21
 8001ee2:	3320      	adds	r3, #32
 8001ee4:	2a1c      	cmp	r2, #28
 8001ee6:	dc00      	bgt.n	8001eea <__aeabi_dmul+0x516>
 8001ee8:	e738      	b.n	8001d5c <__aeabi_dmul+0x388>
 8001eea:	9a01      	ldr	r2, [sp, #4]
 8001eec:	3808      	subs	r0, #8
 8001eee:	4082      	lsls	r2, r0
 8001ef0:	e73f      	b.n	8001d72 <__aeabi_dmul+0x39e>
 8001ef2:	f000 fd57 	bl	80029a4 <__clzsi2>
 8001ef6:	2315      	movs	r3, #21
 8001ef8:	469c      	mov	ip, r3
 8001efa:	4484      	add	ip, r0
 8001efc:	0002      	movs	r2, r0
 8001efe:	4663      	mov	r3, ip
 8001f00:	3220      	adds	r2, #32
 8001f02:	2b1c      	cmp	r3, #28
 8001f04:	dc00      	bgt.n	8001f08 <__aeabi_dmul+0x534>
 8001f06:	e758      	b.n	8001dba <__aeabi_dmul+0x3e6>
 8001f08:	2300      	movs	r3, #0
 8001f0a:	4698      	mov	r8, r3
 8001f0c:	0023      	movs	r3, r4
 8001f0e:	3808      	subs	r0, #8
 8001f10:	4083      	lsls	r3, r0
 8001f12:	469a      	mov	sl, r3
 8001f14:	e762      	b.n	8001ddc <__aeabi_dmul+0x408>
 8001f16:	001d      	movs	r5, r3
 8001f18:	2300      	movs	r3, #0
 8001f1a:	2400      	movs	r4, #0
 8001f1c:	2002      	movs	r0, #2
 8001f1e:	9301      	str	r3, [sp, #4]
 8001f20:	e5a2      	b.n	8001a68 <__aeabi_dmul+0x94>
 8001f22:	9002      	str	r0, [sp, #8]
 8001f24:	e632      	b.n	8001b8c <__aeabi_dmul+0x1b8>
 8001f26:	431c      	orrs	r4, r3
 8001f28:	9b00      	ldr	r3, [sp, #0]
 8001f2a:	9a01      	ldr	r2, [sp, #4]
 8001f2c:	4699      	mov	r9, r3
 8001f2e:	e5ae      	b.n	8001a8e <__aeabi_dmul+0xba>
 8001f30:	4b1a      	ldr	r3, [pc, #104]	@ (8001f9c <__aeabi_dmul+0x5c8>)
 8001f32:	4652      	mov	r2, sl
 8001f34:	18c3      	adds	r3, r0, r3
 8001f36:	4640      	mov	r0, r8
 8001f38:	409a      	lsls	r2, r3
 8001f3a:	40c8      	lsrs	r0, r1
 8001f3c:	4302      	orrs	r2, r0
 8001f3e:	4640      	mov	r0, r8
 8001f40:	4098      	lsls	r0, r3
 8001f42:	0003      	movs	r3, r0
 8001f44:	1e58      	subs	r0, r3, #1
 8001f46:	4183      	sbcs	r3, r0
 8001f48:	4654      	mov	r4, sl
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	40cc      	lsrs	r4, r1
 8001f4e:	0753      	lsls	r3, r2, #29
 8001f50:	d009      	beq.n	8001f66 <__aeabi_dmul+0x592>
 8001f52:	230f      	movs	r3, #15
 8001f54:	4013      	ands	r3, r2
 8001f56:	2b04      	cmp	r3, #4
 8001f58:	d005      	beq.n	8001f66 <__aeabi_dmul+0x592>
 8001f5a:	1d13      	adds	r3, r2, #4
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	4192      	sbcs	r2, r2
 8001f60:	4252      	negs	r2, r2
 8001f62:	18a4      	adds	r4, r4, r2
 8001f64:	001a      	movs	r2, r3
 8001f66:	0223      	lsls	r3, r4, #8
 8001f68:	d508      	bpl.n	8001f7c <__aeabi_dmul+0x5a8>
 8001f6a:	2301      	movs	r3, #1
 8001f6c:	2400      	movs	r4, #0
 8001f6e:	2200      	movs	r2, #0
 8001f70:	e58e      	b.n	8001a90 <__aeabi_dmul+0xbc>
 8001f72:	4689      	mov	r9, r1
 8001f74:	2400      	movs	r4, #0
 8001f76:	e58b      	b.n	8001a90 <__aeabi_dmul+0xbc>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	e7a5      	b.n	8001ec8 <__aeabi_dmul+0x4f4>
 8001f7c:	0763      	lsls	r3, r4, #29
 8001f7e:	0264      	lsls	r4, r4, #9
 8001f80:	0b24      	lsrs	r4, r4, #12
 8001f82:	e7a1      	b.n	8001ec8 <__aeabi_dmul+0x4f4>
 8001f84:	9b00      	ldr	r3, [sp, #0]
 8001f86:	46a2      	mov	sl, r4
 8001f88:	4699      	mov	r9, r3
 8001f8a:	9b01      	ldr	r3, [sp, #4]
 8001f8c:	4698      	mov	r8, r3
 8001f8e:	e737      	b.n	8001e00 <__aeabi_dmul+0x42c>
 8001f90:	fffffc0d 	.word	0xfffffc0d
 8001f94:	000007ff 	.word	0x000007ff
 8001f98:	0000043e 	.word	0x0000043e
 8001f9c:	0000041e 	.word	0x0000041e

08001fa0 <__aeabi_dsub>:
 8001fa0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001fa2:	4657      	mov	r7, sl
 8001fa4:	464e      	mov	r6, r9
 8001fa6:	4645      	mov	r5, r8
 8001fa8:	46de      	mov	lr, fp
 8001faa:	b5e0      	push	{r5, r6, r7, lr}
 8001fac:	b083      	sub	sp, #12
 8001fae:	9000      	str	r0, [sp, #0]
 8001fb0:	9101      	str	r1, [sp, #4]
 8001fb2:	030c      	lsls	r4, r1, #12
 8001fb4:	004d      	lsls	r5, r1, #1
 8001fb6:	0fce      	lsrs	r6, r1, #31
 8001fb8:	0a61      	lsrs	r1, r4, #9
 8001fba:	9c00      	ldr	r4, [sp, #0]
 8001fbc:	005f      	lsls	r7, r3, #1
 8001fbe:	0f64      	lsrs	r4, r4, #29
 8001fc0:	430c      	orrs	r4, r1
 8001fc2:	9900      	ldr	r1, [sp, #0]
 8001fc4:	9200      	str	r2, [sp, #0]
 8001fc6:	9301      	str	r3, [sp, #4]
 8001fc8:	00c8      	lsls	r0, r1, #3
 8001fca:	0319      	lsls	r1, r3, #12
 8001fcc:	0d7b      	lsrs	r3, r7, #21
 8001fce:	4699      	mov	r9, r3
 8001fd0:	9b01      	ldr	r3, [sp, #4]
 8001fd2:	4fcc      	ldr	r7, [pc, #816]	@ (8002304 <__aeabi_dsub+0x364>)
 8001fd4:	0fdb      	lsrs	r3, r3, #31
 8001fd6:	469c      	mov	ip, r3
 8001fd8:	0a4b      	lsrs	r3, r1, #9
 8001fda:	9900      	ldr	r1, [sp, #0]
 8001fdc:	4680      	mov	r8, r0
 8001fde:	0f49      	lsrs	r1, r1, #29
 8001fe0:	4319      	orrs	r1, r3
 8001fe2:	9b00      	ldr	r3, [sp, #0]
 8001fe4:	468b      	mov	fp, r1
 8001fe6:	00da      	lsls	r2, r3, #3
 8001fe8:	4692      	mov	sl, r2
 8001fea:	0d6d      	lsrs	r5, r5, #21
 8001fec:	45b9      	cmp	r9, r7
 8001fee:	d100      	bne.n	8001ff2 <__aeabi_dsub+0x52>
 8001ff0:	e0bf      	b.n	8002172 <__aeabi_dsub+0x1d2>
 8001ff2:	2301      	movs	r3, #1
 8001ff4:	4661      	mov	r1, ip
 8001ff6:	4059      	eors	r1, r3
 8001ff8:	464b      	mov	r3, r9
 8001ffa:	468c      	mov	ip, r1
 8001ffc:	1aeb      	subs	r3, r5, r3
 8001ffe:	428e      	cmp	r6, r1
 8002000:	d075      	beq.n	80020ee <__aeabi_dsub+0x14e>
 8002002:	2b00      	cmp	r3, #0
 8002004:	dc00      	bgt.n	8002008 <__aeabi_dsub+0x68>
 8002006:	e2a3      	b.n	8002550 <__aeabi_dsub+0x5b0>
 8002008:	4649      	mov	r1, r9
 800200a:	2900      	cmp	r1, #0
 800200c:	d100      	bne.n	8002010 <__aeabi_dsub+0x70>
 800200e:	e0ce      	b.n	80021ae <__aeabi_dsub+0x20e>
 8002010:	42bd      	cmp	r5, r7
 8002012:	d100      	bne.n	8002016 <__aeabi_dsub+0x76>
 8002014:	e200      	b.n	8002418 <__aeabi_dsub+0x478>
 8002016:	2701      	movs	r7, #1
 8002018:	2b38      	cmp	r3, #56	@ 0x38
 800201a:	dc19      	bgt.n	8002050 <__aeabi_dsub+0xb0>
 800201c:	2780      	movs	r7, #128	@ 0x80
 800201e:	4659      	mov	r1, fp
 8002020:	043f      	lsls	r7, r7, #16
 8002022:	4339      	orrs	r1, r7
 8002024:	468b      	mov	fp, r1
 8002026:	2b1f      	cmp	r3, #31
 8002028:	dd00      	ble.n	800202c <__aeabi_dsub+0x8c>
 800202a:	e1fa      	b.n	8002422 <__aeabi_dsub+0x482>
 800202c:	2720      	movs	r7, #32
 800202e:	1af9      	subs	r1, r7, r3
 8002030:	468c      	mov	ip, r1
 8002032:	4659      	mov	r1, fp
 8002034:	4667      	mov	r7, ip
 8002036:	40b9      	lsls	r1, r7
 8002038:	000f      	movs	r7, r1
 800203a:	0011      	movs	r1, r2
 800203c:	40d9      	lsrs	r1, r3
 800203e:	430f      	orrs	r7, r1
 8002040:	4661      	mov	r1, ip
 8002042:	408a      	lsls	r2, r1
 8002044:	1e51      	subs	r1, r2, #1
 8002046:	418a      	sbcs	r2, r1
 8002048:	4659      	mov	r1, fp
 800204a:	40d9      	lsrs	r1, r3
 800204c:	4317      	orrs	r7, r2
 800204e:	1a64      	subs	r4, r4, r1
 8002050:	1bc7      	subs	r7, r0, r7
 8002052:	42b8      	cmp	r0, r7
 8002054:	4180      	sbcs	r0, r0
 8002056:	4240      	negs	r0, r0
 8002058:	1a24      	subs	r4, r4, r0
 800205a:	0223      	lsls	r3, r4, #8
 800205c:	d400      	bmi.n	8002060 <__aeabi_dsub+0xc0>
 800205e:	e140      	b.n	80022e2 <__aeabi_dsub+0x342>
 8002060:	0264      	lsls	r4, r4, #9
 8002062:	0a64      	lsrs	r4, r4, #9
 8002064:	2c00      	cmp	r4, #0
 8002066:	d100      	bne.n	800206a <__aeabi_dsub+0xca>
 8002068:	e154      	b.n	8002314 <__aeabi_dsub+0x374>
 800206a:	0020      	movs	r0, r4
 800206c:	f000 fc9a 	bl	80029a4 <__clzsi2>
 8002070:	0003      	movs	r3, r0
 8002072:	3b08      	subs	r3, #8
 8002074:	2120      	movs	r1, #32
 8002076:	0038      	movs	r0, r7
 8002078:	1aca      	subs	r2, r1, r3
 800207a:	40d0      	lsrs	r0, r2
 800207c:	409c      	lsls	r4, r3
 800207e:	0002      	movs	r2, r0
 8002080:	409f      	lsls	r7, r3
 8002082:	4322      	orrs	r2, r4
 8002084:	429d      	cmp	r5, r3
 8002086:	dd00      	ble.n	800208a <__aeabi_dsub+0xea>
 8002088:	e1a6      	b.n	80023d8 <__aeabi_dsub+0x438>
 800208a:	1b58      	subs	r0, r3, r5
 800208c:	3001      	adds	r0, #1
 800208e:	1a09      	subs	r1, r1, r0
 8002090:	003c      	movs	r4, r7
 8002092:	408f      	lsls	r7, r1
 8002094:	40c4      	lsrs	r4, r0
 8002096:	1e7b      	subs	r3, r7, #1
 8002098:	419f      	sbcs	r7, r3
 800209a:	0013      	movs	r3, r2
 800209c:	408b      	lsls	r3, r1
 800209e:	4327      	orrs	r7, r4
 80020a0:	431f      	orrs	r7, r3
 80020a2:	40c2      	lsrs	r2, r0
 80020a4:	003b      	movs	r3, r7
 80020a6:	0014      	movs	r4, r2
 80020a8:	2500      	movs	r5, #0
 80020aa:	4313      	orrs	r3, r2
 80020ac:	d100      	bne.n	80020b0 <__aeabi_dsub+0x110>
 80020ae:	e1f7      	b.n	80024a0 <__aeabi_dsub+0x500>
 80020b0:	077b      	lsls	r3, r7, #29
 80020b2:	d100      	bne.n	80020b6 <__aeabi_dsub+0x116>
 80020b4:	e377      	b.n	80027a6 <__aeabi_dsub+0x806>
 80020b6:	230f      	movs	r3, #15
 80020b8:	0038      	movs	r0, r7
 80020ba:	403b      	ands	r3, r7
 80020bc:	2b04      	cmp	r3, #4
 80020be:	d004      	beq.n	80020ca <__aeabi_dsub+0x12a>
 80020c0:	1d38      	adds	r0, r7, #4
 80020c2:	42b8      	cmp	r0, r7
 80020c4:	41bf      	sbcs	r7, r7
 80020c6:	427f      	negs	r7, r7
 80020c8:	19e4      	adds	r4, r4, r7
 80020ca:	0223      	lsls	r3, r4, #8
 80020cc:	d400      	bmi.n	80020d0 <__aeabi_dsub+0x130>
 80020ce:	e368      	b.n	80027a2 <__aeabi_dsub+0x802>
 80020d0:	4b8c      	ldr	r3, [pc, #560]	@ (8002304 <__aeabi_dsub+0x364>)
 80020d2:	3501      	adds	r5, #1
 80020d4:	429d      	cmp	r5, r3
 80020d6:	d100      	bne.n	80020da <__aeabi_dsub+0x13a>
 80020d8:	e0f4      	b.n	80022c4 <__aeabi_dsub+0x324>
 80020da:	4b8b      	ldr	r3, [pc, #556]	@ (8002308 <__aeabi_dsub+0x368>)
 80020dc:	056d      	lsls	r5, r5, #21
 80020de:	401c      	ands	r4, r3
 80020e0:	0d6d      	lsrs	r5, r5, #21
 80020e2:	0767      	lsls	r7, r4, #29
 80020e4:	08c0      	lsrs	r0, r0, #3
 80020e6:	0264      	lsls	r4, r4, #9
 80020e8:	4307      	orrs	r7, r0
 80020ea:	0b24      	lsrs	r4, r4, #12
 80020ec:	e0ec      	b.n	80022c8 <__aeabi_dsub+0x328>
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	dc00      	bgt.n	80020f4 <__aeabi_dsub+0x154>
 80020f2:	e329      	b.n	8002748 <__aeabi_dsub+0x7a8>
 80020f4:	4649      	mov	r1, r9
 80020f6:	2900      	cmp	r1, #0
 80020f8:	d000      	beq.n	80020fc <__aeabi_dsub+0x15c>
 80020fa:	e0d6      	b.n	80022aa <__aeabi_dsub+0x30a>
 80020fc:	4659      	mov	r1, fp
 80020fe:	4311      	orrs	r1, r2
 8002100:	d100      	bne.n	8002104 <__aeabi_dsub+0x164>
 8002102:	e12e      	b.n	8002362 <__aeabi_dsub+0x3c2>
 8002104:	1e59      	subs	r1, r3, #1
 8002106:	2b01      	cmp	r3, #1
 8002108:	d100      	bne.n	800210c <__aeabi_dsub+0x16c>
 800210a:	e1e6      	b.n	80024da <__aeabi_dsub+0x53a>
 800210c:	42bb      	cmp	r3, r7
 800210e:	d100      	bne.n	8002112 <__aeabi_dsub+0x172>
 8002110:	e182      	b.n	8002418 <__aeabi_dsub+0x478>
 8002112:	2701      	movs	r7, #1
 8002114:	000b      	movs	r3, r1
 8002116:	2938      	cmp	r1, #56	@ 0x38
 8002118:	dc14      	bgt.n	8002144 <__aeabi_dsub+0x1a4>
 800211a:	2b1f      	cmp	r3, #31
 800211c:	dd00      	ble.n	8002120 <__aeabi_dsub+0x180>
 800211e:	e23c      	b.n	800259a <__aeabi_dsub+0x5fa>
 8002120:	2720      	movs	r7, #32
 8002122:	1af9      	subs	r1, r7, r3
 8002124:	468c      	mov	ip, r1
 8002126:	4659      	mov	r1, fp
 8002128:	4667      	mov	r7, ip
 800212a:	40b9      	lsls	r1, r7
 800212c:	000f      	movs	r7, r1
 800212e:	0011      	movs	r1, r2
 8002130:	40d9      	lsrs	r1, r3
 8002132:	430f      	orrs	r7, r1
 8002134:	4661      	mov	r1, ip
 8002136:	408a      	lsls	r2, r1
 8002138:	1e51      	subs	r1, r2, #1
 800213a:	418a      	sbcs	r2, r1
 800213c:	4659      	mov	r1, fp
 800213e:	40d9      	lsrs	r1, r3
 8002140:	4317      	orrs	r7, r2
 8002142:	1864      	adds	r4, r4, r1
 8002144:	183f      	adds	r7, r7, r0
 8002146:	4287      	cmp	r7, r0
 8002148:	4180      	sbcs	r0, r0
 800214a:	4240      	negs	r0, r0
 800214c:	1824      	adds	r4, r4, r0
 800214e:	0223      	lsls	r3, r4, #8
 8002150:	d400      	bmi.n	8002154 <__aeabi_dsub+0x1b4>
 8002152:	e0c6      	b.n	80022e2 <__aeabi_dsub+0x342>
 8002154:	4b6b      	ldr	r3, [pc, #428]	@ (8002304 <__aeabi_dsub+0x364>)
 8002156:	3501      	adds	r5, #1
 8002158:	429d      	cmp	r5, r3
 800215a:	d100      	bne.n	800215e <__aeabi_dsub+0x1be>
 800215c:	e0b2      	b.n	80022c4 <__aeabi_dsub+0x324>
 800215e:	2101      	movs	r1, #1
 8002160:	4b69      	ldr	r3, [pc, #420]	@ (8002308 <__aeabi_dsub+0x368>)
 8002162:	087a      	lsrs	r2, r7, #1
 8002164:	401c      	ands	r4, r3
 8002166:	4039      	ands	r1, r7
 8002168:	430a      	orrs	r2, r1
 800216a:	07e7      	lsls	r7, r4, #31
 800216c:	4317      	orrs	r7, r2
 800216e:	0864      	lsrs	r4, r4, #1
 8002170:	e79e      	b.n	80020b0 <__aeabi_dsub+0x110>
 8002172:	4b66      	ldr	r3, [pc, #408]	@ (800230c <__aeabi_dsub+0x36c>)
 8002174:	4311      	orrs	r1, r2
 8002176:	468a      	mov	sl, r1
 8002178:	18eb      	adds	r3, r5, r3
 800217a:	2900      	cmp	r1, #0
 800217c:	d028      	beq.n	80021d0 <__aeabi_dsub+0x230>
 800217e:	4566      	cmp	r6, ip
 8002180:	d02c      	beq.n	80021dc <__aeabi_dsub+0x23c>
 8002182:	2b00      	cmp	r3, #0
 8002184:	d05b      	beq.n	800223e <__aeabi_dsub+0x29e>
 8002186:	2d00      	cmp	r5, #0
 8002188:	d100      	bne.n	800218c <__aeabi_dsub+0x1ec>
 800218a:	e12c      	b.n	80023e6 <__aeabi_dsub+0x446>
 800218c:	465b      	mov	r3, fp
 800218e:	4666      	mov	r6, ip
 8002190:	075f      	lsls	r7, r3, #29
 8002192:	08d2      	lsrs	r2, r2, #3
 8002194:	4317      	orrs	r7, r2
 8002196:	08dd      	lsrs	r5, r3, #3
 8002198:	003b      	movs	r3, r7
 800219a:	432b      	orrs	r3, r5
 800219c:	d100      	bne.n	80021a0 <__aeabi_dsub+0x200>
 800219e:	e0e2      	b.n	8002366 <__aeabi_dsub+0x3c6>
 80021a0:	2480      	movs	r4, #128	@ 0x80
 80021a2:	0324      	lsls	r4, r4, #12
 80021a4:	432c      	orrs	r4, r5
 80021a6:	0324      	lsls	r4, r4, #12
 80021a8:	4d56      	ldr	r5, [pc, #344]	@ (8002304 <__aeabi_dsub+0x364>)
 80021aa:	0b24      	lsrs	r4, r4, #12
 80021ac:	e08c      	b.n	80022c8 <__aeabi_dsub+0x328>
 80021ae:	4659      	mov	r1, fp
 80021b0:	4311      	orrs	r1, r2
 80021b2:	d100      	bne.n	80021b6 <__aeabi_dsub+0x216>
 80021b4:	e0d5      	b.n	8002362 <__aeabi_dsub+0x3c2>
 80021b6:	1e59      	subs	r1, r3, #1
 80021b8:	2b01      	cmp	r3, #1
 80021ba:	d100      	bne.n	80021be <__aeabi_dsub+0x21e>
 80021bc:	e1b9      	b.n	8002532 <__aeabi_dsub+0x592>
 80021be:	42bb      	cmp	r3, r7
 80021c0:	d100      	bne.n	80021c4 <__aeabi_dsub+0x224>
 80021c2:	e1b1      	b.n	8002528 <__aeabi_dsub+0x588>
 80021c4:	2701      	movs	r7, #1
 80021c6:	000b      	movs	r3, r1
 80021c8:	2938      	cmp	r1, #56	@ 0x38
 80021ca:	dd00      	ble.n	80021ce <__aeabi_dsub+0x22e>
 80021cc:	e740      	b.n	8002050 <__aeabi_dsub+0xb0>
 80021ce:	e72a      	b.n	8002026 <__aeabi_dsub+0x86>
 80021d0:	4661      	mov	r1, ip
 80021d2:	2701      	movs	r7, #1
 80021d4:	4079      	eors	r1, r7
 80021d6:	468c      	mov	ip, r1
 80021d8:	4566      	cmp	r6, ip
 80021da:	d1d2      	bne.n	8002182 <__aeabi_dsub+0x1e2>
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d100      	bne.n	80021e2 <__aeabi_dsub+0x242>
 80021e0:	e0c5      	b.n	800236e <__aeabi_dsub+0x3ce>
 80021e2:	2d00      	cmp	r5, #0
 80021e4:	d000      	beq.n	80021e8 <__aeabi_dsub+0x248>
 80021e6:	e155      	b.n	8002494 <__aeabi_dsub+0x4f4>
 80021e8:	464b      	mov	r3, r9
 80021ea:	0025      	movs	r5, r4
 80021ec:	4305      	orrs	r5, r0
 80021ee:	d100      	bne.n	80021f2 <__aeabi_dsub+0x252>
 80021f0:	e212      	b.n	8002618 <__aeabi_dsub+0x678>
 80021f2:	1e59      	subs	r1, r3, #1
 80021f4:	468c      	mov	ip, r1
 80021f6:	2b01      	cmp	r3, #1
 80021f8:	d100      	bne.n	80021fc <__aeabi_dsub+0x25c>
 80021fa:	e249      	b.n	8002690 <__aeabi_dsub+0x6f0>
 80021fc:	4d41      	ldr	r5, [pc, #260]	@ (8002304 <__aeabi_dsub+0x364>)
 80021fe:	42ab      	cmp	r3, r5
 8002200:	d100      	bne.n	8002204 <__aeabi_dsub+0x264>
 8002202:	e28f      	b.n	8002724 <__aeabi_dsub+0x784>
 8002204:	2701      	movs	r7, #1
 8002206:	2938      	cmp	r1, #56	@ 0x38
 8002208:	dc11      	bgt.n	800222e <__aeabi_dsub+0x28e>
 800220a:	4663      	mov	r3, ip
 800220c:	2b1f      	cmp	r3, #31
 800220e:	dd00      	ble.n	8002212 <__aeabi_dsub+0x272>
 8002210:	e25b      	b.n	80026ca <__aeabi_dsub+0x72a>
 8002212:	4661      	mov	r1, ip
 8002214:	2320      	movs	r3, #32
 8002216:	0027      	movs	r7, r4
 8002218:	1a5b      	subs	r3, r3, r1
 800221a:	0005      	movs	r5, r0
 800221c:	4098      	lsls	r0, r3
 800221e:	409f      	lsls	r7, r3
 8002220:	40cd      	lsrs	r5, r1
 8002222:	1e43      	subs	r3, r0, #1
 8002224:	4198      	sbcs	r0, r3
 8002226:	40cc      	lsrs	r4, r1
 8002228:	432f      	orrs	r7, r5
 800222a:	4307      	orrs	r7, r0
 800222c:	44a3      	add	fp, r4
 800222e:	18bf      	adds	r7, r7, r2
 8002230:	4297      	cmp	r7, r2
 8002232:	4192      	sbcs	r2, r2
 8002234:	4252      	negs	r2, r2
 8002236:	445a      	add	r2, fp
 8002238:	0014      	movs	r4, r2
 800223a:	464d      	mov	r5, r9
 800223c:	e787      	b.n	800214e <__aeabi_dsub+0x1ae>
 800223e:	4f34      	ldr	r7, [pc, #208]	@ (8002310 <__aeabi_dsub+0x370>)
 8002240:	1c6b      	adds	r3, r5, #1
 8002242:	423b      	tst	r3, r7
 8002244:	d000      	beq.n	8002248 <__aeabi_dsub+0x2a8>
 8002246:	e0b6      	b.n	80023b6 <__aeabi_dsub+0x416>
 8002248:	4659      	mov	r1, fp
 800224a:	0023      	movs	r3, r4
 800224c:	4311      	orrs	r1, r2
 800224e:	000f      	movs	r7, r1
 8002250:	4303      	orrs	r3, r0
 8002252:	2d00      	cmp	r5, #0
 8002254:	d000      	beq.n	8002258 <__aeabi_dsub+0x2b8>
 8002256:	e126      	b.n	80024a6 <__aeabi_dsub+0x506>
 8002258:	2b00      	cmp	r3, #0
 800225a:	d100      	bne.n	800225e <__aeabi_dsub+0x2be>
 800225c:	e1c0      	b.n	80025e0 <__aeabi_dsub+0x640>
 800225e:	2900      	cmp	r1, #0
 8002260:	d100      	bne.n	8002264 <__aeabi_dsub+0x2c4>
 8002262:	e0a1      	b.n	80023a8 <__aeabi_dsub+0x408>
 8002264:	1a83      	subs	r3, r0, r2
 8002266:	4698      	mov	r8, r3
 8002268:	465b      	mov	r3, fp
 800226a:	4540      	cmp	r0, r8
 800226c:	41ad      	sbcs	r5, r5
 800226e:	1ae3      	subs	r3, r4, r3
 8002270:	426d      	negs	r5, r5
 8002272:	1b5b      	subs	r3, r3, r5
 8002274:	2580      	movs	r5, #128	@ 0x80
 8002276:	042d      	lsls	r5, r5, #16
 8002278:	422b      	tst	r3, r5
 800227a:	d100      	bne.n	800227e <__aeabi_dsub+0x2de>
 800227c:	e14b      	b.n	8002516 <__aeabi_dsub+0x576>
 800227e:	465b      	mov	r3, fp
 8002280:	1a10      	subs	r0, r2, r0
 8002282:	4282      	cmp	r2, r0
 8002284:	4192      	sbcs	r2, r2
 8002286:	1b1c      	subs	r4, r3, r4
 8002288:	0007      	movs	r7, r0
 800228a:	2601      	movs	r6, #1
 800228c:	4663      	mov	r3, ip
 800228e:	4252      	negs	r2, r2
 8002290:	1aa4      	subs	r4, r4, r2
 8002292:	4327      	orrs	r7, r4
 8002294:	401e      	ands	r6, r3
 8002296:	2f00      	cmp	r7, #0
 8002298:	d100      	bne.n	800229c <__aeabi_dsub+0x2fc>
 800229a:	e142      	b.n	8002522 <__aeabi_dsub+0x582>
 800229c:	422c      	tst	r4, r5
 800229e:	d100      	bne.n	80022a2 <__aeabi_dsub+0x302>
 80022a0:	e26d      	b.n	800277e <__aeabi_dsub+0x7de>
 80022a2:	4b19      	ldr	r3, [pc, #100]	@ (8002308 <__aeabi_dsub+0x368>)
 80022a4:	2501      	movs	r5, #1
 80022a6:	401c      	ands	r4, r3
 80022a8:	e71b      	b.n	80020e2 <__aeabi_dsub+0x142>
 80022aa:	42bd      	cmp	r5, r7
 80022ac:	d100      	bne.n	80022b0 <__aeabi_dsub+0x310>
 80022ae:	e13b      	b.n	8002528 <__aeabi_dsub+0x588>
 80022b0:	2701      	movs	r7, #1
 80022b2:	2b38      	cmp	r3, #56	@ 0x38
 80022b4:	dd00      	ble.n	80022b8 <__aeabi_dsub+0x318>
 80022b6:	e745      	b.n	8002144 <__aeabi_dsub+0x1a4>
 80022b8:	2780      	movs	r7, #128	@ 0x80
 80022ba:	4659      	mov	r1, fp
 80022bc:	043f      	lsls	r7, r7, #16
 80022be:	4339      	orrs	r1, r7
 80022c0:	468b      	mov	fp, r1
 80022c2:	e72a      	b.n	800211a <__aeabi_dsub+0x17a>
 80022c4:	2400      	movs	r4, #0
 80022c6:	2700      	movs	r7, #0
 80022c8:	052d      	lsls	r5, r5, #20
 80022ca:	4325      	orrs	r5, r4
 80022cc:	07f6      	lsls	r6, r6, #31
 80022ce:	4335      	orrs	r5, r6
 80022d0:	0038      	movs	r0, r7
 80022d2:	0029      	movs	r1, r5
 80022d4:	b003      	add	sp, #12
 80022d6:	bcf0      	pop	{r4, r5, r6, r7}
 80022d8:	46bb      	mov	fp, r7
 80022da:	46b2      	mov	sl, r6
 80022dc:	46a9      	mov	r9, r5
 80022de:	46a0      	mov	r8, r4
 80022e0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80022e2:	077b      	lsls	r3, r7, #29
 80022e4:	d004      	beq.n	80022f0 <__aeabi_dsub+0x350>
 80022e6:	230f      	movs	r3, #15
 80022e8:	403b      	ands	r3, r7
 80022ea:	2b04      	cmp	r3, #4
 80022ec:	d000      	beq.n	80022f0 <__aeabi_dsub+0x350>
 80022ee:	e6e7      	b.n	80020c0 <__aeabi_dsub+0x120>
 80022f0:	002b      	movs	r3, r5
 80022f2:	08f8      	lsrs	r0, r7, #3
 80022f4:	4a03      	ldr	r2, [pc, #12]	@ (8002304 <__aeabi_dsub+0x364>)
 80022f6:	0767      	lsls	r7, r4, #29
 80022f8:	4307      	orrs	r7, r0
 80022fa:	08e5      	lsrs	r5, r4, #3
 80022fc:	4293      	cmp	r3, r2
 80022fe:	d100      	bne.n	8002302 <__aeabi_dsub+0x362>
 8002300:	e74a      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002302:	e0a5      	b.n	8002450 <__aeabi_dsub+0x4b0>
 8002304:	000007ff 	.word	0x000007ff
 8002308:	ff7fffff 	.word	0xff7fffff
 800230c:	fffff801 	.word	0xfffff801
 8002310:	000007fe 	.word	0x000007fe
 8002314:	0038      	movs	r0, r7
 8002316:	f000 fb45 	bl	80029a4 <__clzsi2>
 800231a:	0003      	movs	r3, r0
 800231c:	3318      	adds	r3, #24
 800231e:	2b1f      	cmp	r3, #31
 8002320:	dc00      	bgt.n	8002324 <__aeabi_dsub+0x384>
 8002322:	e6a7      	b.n	8002074 <__aeabi_dsub+0xd4>
 8002324:	003a      	movs	r2, r7
 8002326:	3808      	subs	r0, #8
 8002328:	4082      	lsls	r2, r0
 800232a:	429d      	cmp	r5, r3
 800232c:	dd00      	ble.n	8002330 <__aeabi_dsub+0x390>
 800232e:	e08a      	b.n	8002446 <__aeabi_dsub+0x4a6>
 8002330:	1b5b      	subs	r3, r3, r5
 8002332:	1c58      	adds	r0, r3, #1
 8002334:	281f      	cmp	r0, #31
 8002336:	dc00      	bgt.n	800233a <__aeabi_dsub+0x39a>
 8002338:	e1d8      	b.n	80026ec <__aeabi_dsub+0x74c>
 800233a:	0017      	movs	r7, r2
 800233c:	3b1f      	subs	r3, #31
 800233e:	40df      	lsrs	r7, r3
 8002340:	2820      	cmp	r0, #32
 8002342:	d005      	beq.n	8002350 <__aeabi_dsub+0x3b0>
 8002344:	2340      	movs	r3, #64	@ 0x40
 8002346:	1a1b      	subs	r3, r3, r0
 8002348:	409a      	lsls	r2, r3
 800234a:	1e53      	subs	r3, r2, #1
 800234c:	419a      	sbcs	r2, r3
 800234e:	4317      	orrs	r7, r2
 8002350:	2500      	movs	r5, #0
 8002352:	2f00      	cmp	r7, #0
 8002354:	d100      	bne.n	8002358 <__aeabi_dsub+0x3b8>
 8002356:	e0e5      	b.n	8002524 <__aeabi_dsub+0x584>
 8002358:	077b      	lsls	r3, r7, #29
 800235a:	d000      	beq.n	800235e <__aeabi_dsub+0x3be>
 800235c:	e6ab      	b.n	80020b6 <__aeabi_dsub+0x116>
 800235e:	002c      	movs	r4, r5
 8002360:	e7c6      	b.n	80022f0 <__aeabi_dsub+0x350>
 8002362:	08c0      	lsrs	r0, r0, #3
 8002364:	e7c6      	b.n	80022f4 <__aeabi_dsub+0x354>
 8002366:	2700      	movs	r7, #0
 8002368:	2400      	movs	r4, #0
 800236a:	4dd1      	ldr	r5, [pc, #836]	@ (80026b0 <__aeabi_dsub+0x710>)
 800236c:	e7ac      	b.n	80022c8 <__aeabi_dsub+0x328>
 800236e:	4fd1      	ldr	r7, [pc, #836]	@ (80026b4 <__aeabi_dsub+0x714>)
 8002370:	1c6b      	adds	r3, r5, #1
 8002372:	423b      	tst	r3, r7
 8002374:	d171      	bne.n	800245a <__aeabi_dsub+0x4ba>
 8002376:	0023      	movs	r3, r4
 8002378:	4303      	orrs	r3, r0
 800237a:	2d00      	cmp	r5, #0
 800237c:	d000      	beq.n	8002380 <__aeabi_dsub+0x3e0>
 800237e:	e14e      	b.n	800261e <__aeabi_dsub+0x67e>
 8002380:	4657      	mov	r7, sl
 8002382:	2b00      	cmp	r3, #0
 8002384:	d100      	bne.n	8002388 <__aeabi_dsub+0x3e8>
 8002386:	e1b5      	b.n	80026f4 <__aeabi_dsub+0x754>
 8002388:	2f00      	cmp	r7, #0
 800238a:	d00d      	beq.n	80023a8 <__aeabi_dsub+0x408>
 800238c:	1883      	adds	r3, r0, r2
 800238e:	4283      	cmp	r3, r0
 8002390:	4180      	sbcs	r0, r0
 8002392:	445c      	add	r4, fp
 8002394:	4240      	negs	r0, r0
 8002396:	1824      	adds	r4, r4, r0
 8002398:	0222      	lsls	r2, r4, #8
 800239a:	d500      	bpl.n	800239e <__aeabi_dsub+0x3fe>
 800239c:	e1c8      	b.n	8002730 <__aeabi_dsub+0x790>
 800239e:	001f      	movs	r7, r3
 80023a0:	4698      	mov	r8, r3
 80023a2:	4327      	orrs	r7, r4
 80023a4:	d100      	bne.n	80023a8 <__aeabi_dsub+0x408>
 80023a6:	e0bc      	b.n	8002522 <__aeabi_dsub+0x582>
 80023a8:	4643      	mov	r3, r8
 80023aa:	0767      	lsls	r7, r4, #29
 80023ac:	08db      	lsrs	r3, r3, #3
 80023ae:	431f      	orrs	r7, r3
 80023b0:	08e5      	lsrs	r5, r4, #3
 80023b2:	2300      	movs	r3, #0
 80023b4:	e04c      	b.n	8002450 <__aeabi_dsub+0x4b0>
 80023b6:	1a83      	subs	r3, r0, r2
 80023b8:	4698      	mov	r8, r3
 80023ba:	465b      	mov	r3, fp
 80023bc:	4540      	cmp	r0, r8
 80023be:	41bf      	sbcs	r7, r7
 80023c0:	1ae3      	subs	r3, r4, r3
 80023c2:	427f      	negs	r7, r7
 80023c4:	1bdb      	subs	r3, r3, r7
 80023c6:	021f      	lsls	r7, r3, #8
 80023c8:	d47c      	bmi.n	80024c4 <__aeabi_dsub+0x524>
 80023ca:	4647      	mov	r7, r8
 80023cc:	431f      	orrs	r7, r3
 80023ce:	d100      	bne.n	80023d2 <__aeabi_dsub+0x432>
 80023d0:	e0a6      	b.n	8002520 <__aeabi_dsub+0x580>
 80023d2:	001c      	movs	r4, r3
 80023d4:	4647      	mov	r7, r8
 80023d6:	e645      	b.n	8002064 <__aeabi_dsub+0xc4>
 80023d8:	4cb7      	ldr	r4, [pc, #732]	@ (80026b8 <__aeabi_dsub+0x718>)
 80023da:	1aed      	subs	r5, r5, r3
 80023dc:	4014      	ands	r4, r2
 80023de:	077b      	lsls	r3, r7, #29
 80023e0:	d000      	beq.n	80023e4 <__aeabi_dsub+0x444>
 80023e2:	e780      	b.n	80022e6 <__aeabi_dsub+0x346>
 80023e4:	e784      	b.n	80022f0 <__aeabi_dsub+0x350>
 80023e6:	464b      	mov	r3, r9
 80023e8:	0025      	movs	r5, r4
 80023ea:	4305      	orrs	r5, r0
 80023ec:	d066      	beq.n	80024bc <__aeabi_dsub+0x51c>
 80023ee:	1e5f      	subs	r7, r3, #1
 80023f0:	2b01      	cmp	r3, #1
 80023f2:	d100      	bne.n	80023f6 <__aeabi_dsub+0x456>
 80023f4:	e0fc      	b.n	80025f0 <__aeabi_dsub+0x650>
 80023f6:	4dae      	ldr	r5, [pc, #696]	@ (80026b0 <__aeabi_dsub+0x710>)
 80023f8:	42ab      	cmp	r3, r5
 80023fa:	d100      	bne.n	80023fe <__aeabi_dsub+0x45e>
 80023fc:	e15e      	b.n	80026bc <__aeabi_dsub+0x71c>
 80023fe:	4666      	mov	r6, ip
 8002400:	2f38      	cmp	r7, #56	@ 0x38
 8002402:	dc00      	bgt.n	8002406 <__aeabi_dsub+0x466>
 8002404:	e0b4      	b.n	8002570 <__aeabi_dsub+0x5d0>
 8002406:	2001      	movs	r0, #1
 8002408:	1a17      	subs	r7, r2, r0
 800240a:	42ba      	cmp	r2, r7
 800240c:	4192      	sbcs	r2, r2
 800240e:	465b      	mov	r3, fp
 8002410:	4252      	negs	r2, r2
 8002412:	464d      	mov	r5, r9
 8002414:	1a9c      	subs	r4, r3, r2
 8002416:	e620      	b.n	800205a <__aeabi_dsub+0xba>
 8002418:	0767      	lsls	r7, r4, #29
 800241a:	08c0      	lsrs	r0, r0, #3
 800241c:	4307      	orrs	r7, r0
 800241e:	08e5      	lsrs	r5, r4, #3
 8002420:	e6ba      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002422:	001f      	movs	r7, r3
 8002424:	4659      	mov	r1, fp
 8002426:	3f20      	subs	r7, #32
 8002428:	40f9      	lsrs	r1, r7
 800242a:	000f      	movs	r7, r1
 800242c:	2b20      	cmp	r3, #32
 800242e:	d005      	beq.n	800243c <__aeabi_dsub+0x49c>
 8002430:	2140      	movs	r1, #64	@ 0x40
 8002432:	1acb      	subs	r3, r1, r3
 8002434:	4659      	mov	r1, fp
 8002436:	4099      	lsls	r1, r3
 8002438:	430a      	orrs	r2, r1
 800243a:	4692      	mov	sl, r2
 800243c:	4653      	mov	r3, sl
 800243e:	1e5a      	subs	r2, r3, #1
 8002440:	4193      	sbcs	r3, r2
 8002442:	431f      	orrs	r7, r3
 8002444:	e604      	b.n	8002050 <__aeabi_dsub+0xb0>
 8002446:	1aeb      	subs	r3, r5, r3
 8002448:	4d9b      	ldr	r5, [pc, #620]	@ (80026b8 <__aeabi_dsub+0x718>)
 800244a:	4015      	ands	r5, r2
 800244c:	076f      	lsls	r7, r5, #29
 800244e:	08ed      	lsrs	r5, r5, #3
 8002450:	032c      	lsls	r4, r5, #12
 8002452:	055d      	lsls	r5, r3, #21
 8002454:	0b24      	lsrs	r4, r4, #12
 8002456:	0d6d      	lsrs	r5, r5, #21
 8002458:	e736      	b.n	80022c8 <__aeabi_dsub+0x328>
 800245a:	4d95      	ldr	r5, [pc, #596]	@ (80026b0 <__aeabi_dsub+0x710>)
 800245c:	42ab      	cmp	r3, r5
 800245e:	d100      	bne.n	8002462 <__aeabi_dsub+0x4c2>
 8002460:	e0d6      	b.n	8002610 <__aeabi_dsub+0x670>
 8002462:	1882      	adds	r2, r0, r2
 8002464:	0021      	movs	r1, r4
 8002466:	4282      	cmp	r2, r0
 8002468:	4180      	sbcs	r0, r0
 800246a:	4459      	add	r1, fp
 800246c:	4240      	negs	r0, r0
 800246e:	1808      	adds	r0, r1, r0
 8002470:	07c7      	lsls	r7, r0, #31
 8002472:	0852      	lsrs	r2, r2, #1
 8002474:	4317      	orrs	r7, r2
 8002476:	0844      	lsrs	r4, r0, #1
 8002478:	0752      	lsls	r2, r2, #29
 800247a:	d400      	bmi.n	800247e <__aeabi_dsub+0x4de>
 800247c:	e185      	b.n	800278a <__aeabi_dsub+0x7ea>
 800247e:	220f      	movs	r2, #15
 8002480:	001d      	movs	r5, r3
 8002482:	403a      	ands	r2, r7
 8002484:	2a04      	cmp	r2, #4
 8002486:	d000      	beq.n	800248a <__aeabi_dsub+0x4ea>
 8002488:	e61a      	b.n	80020c0 <__aeabi_dsub+0x120>
 800248a:	08ff      	lsrs	r7, r7, #3
 800248c:	0764      	lsls	r4, r4, #29
 800248e:	4327      	orrs	r7, r4
 8002490:	0905      	lsrs	r5, r0, #4
 8002492:	e7dd      	b.n	8002450 <__aeabi_dsub+0x4b0>
 8002494:	465b      	mov	r3, fp
 8002496:	08d2      	lsrs	r2, r2, #3
 8002498:	075f      	lsls	r7, r3, #29
 800249a:	4317      	orrs	r7, r2
 800249c:	08dd      	lsrs	r5, r3, #3
 800249e:	e67b      	b.n	8002198 <__aeabi_dsub+0x1f8>
 80024a0:	2700      	movs	r7, #0
 80024a2:	2400      	movs	r4, #0
 80024a4:	e710      	b.n	80022c8 <__aeabi_dsub+0x328>
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d000      	beq.n	80024ac <__aeabi_dsub+0x50c>
 80024aa:	e0d6      	b.n	800265a <__aeabi_dsub+0x6ba>
 80024ac:	2900      	cmp	r1, #0
 80024ae:	d000      	beq.n	80024b2 <__aeabi_dsub+0x512>
 80024b0:	e12f      	b.n	8002712 <__aeabi_dsub+0x772>
 80024b2:	2480      	movs	r4, #128	@ 0x80
 80024b4:	2600      	movs	r6, #0
 80024b6:	4d7e      	ldr	r5, [pc, #504]	@ (80026b0 <__aeabi_dsub+0x710>)
 80024b8:	0324      	lsls	r4, r4, #12
 80024ba:	e705      	b.n	80022c8 <__aeabi_dsub+0x328>
 80024bc:	4666      	mov	r6, ip
 80024be:	465c      	mov	r4, fp
 80024c0:	08d0      	lsrs	r0, r2, #3
 80024c2:	e717      	b.n	80022f4 <__aeabi_dsub+0x354>
 80024c4:	465b      	mov	r3, fp
 80024c6:	1a17      	subs	r7, r2, r0
 80024c8:	42ba      	cmp	r2, r7
 80024ca:	4192      	sbcs	r2, r2
 80024cc:	1b1c      	subs	r4, r3, r4
 80024ce:	2601      	movs	r6, #1
 80024d0:	4663      	mov	r3, ip
 80024d2:	4252      	negs	r2, r2
 80024d4:	1aa4      	subs	r4, r4, r2
 80024d6:	401e      	ands	r6, r3
 80024d8:	e5c4      	b.n	8002064 <__aeabi_dsub+0xc4>
 80024da:	1883      	adds	r3, r0, r2
 80024dc:	4283      	cmp	r3, r0
 80024de:	4180      	sbcs	r0, r0
 80024e0:	445c      	add	r4, fp
 80024e2:	4240      	negs	r0, r0
 80024e4:	1825      	adds	r5, r4, r0
 80024e6:	022a      	lsls	r2, r5, #8
 80024e8:	d400      	bmi.n	80024ec <__aeabi_dsub+0x54c>
 80024ea:	e0da      	b.n	80026a2 <__aeabi_dsub+0x702>
 80024ec:	4a72      	ldr	r2, [pc, #456]	@ (80026b8 <__aeabi_dsub+0x718>)
 80024ee:	085b      	lsrs	r3, r3, #1
 80024f0:	4015      	ands	r5, r2
 80024f2:	07ea      	lsls	r2, r5, #31
 80024f4:	431a      	orrs	r2, r3
 80024f6:	0869      	lsrs	r1, r5, #1
 80024f8:	075b      	lsls	r3, r3, #29
 80024fa:	d400      	bmi.n	80024fe <__aeabi_dsub+0x55e>
 80024fc:	e14a      	b.n	8002794 <__aeabi_dsub+0x7f4>
 80024fe:	230f      	movs	r3, #15
 8002500:	4013      	ands	r3, r2
 8002502:	2b04      	cmp	r3, #4
 8002504:	d100      	bne.n	8002508 <__aeabi_dsub+0x568>
 8002506:	e0fc      	b.n	8002702 <__aeabi_dsub+0x762>
 8002508:	1d17      	adds	r7, r2, #4
 800250a:	4297      	cmp	r7, r2
 800250c:	41a4      	sbcs	r4, r4
 800250e:	4264      	negs	r4, r4
 8002510:	2502      	movs	r5, #2
 8002512:	1864      	adds	r4, r4, r1
 8002514:	e6ec      	b.n	80022f0 <__aeabi_dsub+0x350>
 8002516:	4647      	mov	r7, r8
 8002518:	001c      	movs	r4, r3
 800251a:	431f      	orrs	r7, r3
 800251c:	d000      	beq.n	8002520 <__aeabi_dsub+0x580>
 800251e:	e743      	b.n	80023a8 <__aeabi_dsub+0x408>
 8002520:	2600      	movs	r6, #0
 8002522:	2500      	movs	r5, #0
 8002524:	2400      	movs	r4, #0
 8002526:	e6cf      	b.n	80022c8 <__aeabi_dsub+0x328>
 8002528:	08c0      	lsrs	r0, r0, #3
 800252a:	0767      	lsls	r7, r4, #29
 800252c:	4307      	orrs	r7, r0
 800252e:	08e5      	lsrs	r5, r4, #3
 8002530:	e632      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002532:	1a87      	subs	r7, r0, r2
 8002534:	465b      	mov	r3, fp
 8002536:	42b8      	cmp	r0, r7
 8002538:	4180      	sbcs	r0, r0
 800253a:	1ae4      	subs	r4, r4, r3
 800253c:	4240      	negs	r0, r0
 800253e:	1a24      	subs	r4, r4, r0
 8002540:	0223      	lsls	r3, r4, #8
 8002542:	d428      	bmi.n	8002596 <__aeabi_dsub+0x5f6>
 8002544:	0763      	lsls	r3, r4, #29
 8002546:	08ff      	lsrs	r7, r7, #3
 8002548:	431f      	orrs	r7, r3
 800254a:	08e5      	lsrs	r5, r4, #3
 800254c:	2301      	movs	r3, #1
 800254e:	e77f      	b.n	8002450 <__aeabi_dsub+0x4b0>
 8002550:	2b00      	cmp	r3, #0
 8002552:	d100      	bne.n	8002556 <__aeabi_dsub+0x5b6>
 8002554:	e673      	b.n	800223e <__aeabi_dsub+0x29e>
 8002556:	464b      	mov	r3, r9
 8002558:	1b5f      	subs	r7, r3, r5
 800255a:	003b      	movs	r3, r7
 800255c:	2d00      	cmp	r5, #0
 800255e:	d100      	bne.n	8002562 <__aeabi_dsub+0x5c2>
 8002560:	e742      	b.n	80023e8 <__aeabi_dsub+0x448>
 8002562:	2f38      	cmp	r7, #56	@ 0x38
 8002564:	dd00      	ble.n	8002568 <__aeabi_dsub+0x5c8>
 8002566:	e0ec      	b.n	8002742 <__aeabi_dsub+0x7a2>
 8002568:	2380      	movs	r3, #128	@ 0x80
 800256a:	000e      	movs	r6, r1
 800256c:	041b      	lsls	r3, r3, #16
 800256e:	431c      	orrs	r4, r3
 8002570:	2f1f      	cmp	r7, #31
 8002572:	dc25      	bgt.n	80025c0 <__aeabi_dsub+0x620>
 8002574:	2520      	movs	r5, #32
 8002576:	0023      	movs	r3, r4
 8002578:	1bed      	subs	r5, r5, r7
 800257a:	0001      	movs	r1, r0
 800257c:	40a8      	lsls	r0, r5
 800257e:	40ab      	lsls	r3, r5
 8002580:	40f9      	lsrs	r1, r7
 8002582:	1e45      	subs	r5, r0, #1
 8002584:	41a8      	sbcs	r0, r5
 8002586:	430b      	orrs	r3, r1
 8002588:	40fc      	lsrs	r4, r7
 800258a:	4318      	orrs	r0, r3
 800258c:	465b      	mov	r3, fp
 800258e:	1b1b      	subs	r3, r3, r4
 8002590:	469b      	mov	fp, r3
 8002592:	e739      	b.n	8002408 <__aeabi_dsub+0x468>
 8002594:	4666      	mov	r6, ip
 8002596:	2501      	movs	r5, #1
 8002598:	e562      	b.n	8002060 <__aeabi_dsub+0xc0>
 800259a:	001f      	movs	r7, r3
 800259c:	4659      	mov	r1, fp
 800259e:	3f20      	subs	r7, #32
 80025a0:	40f9      	lsrs	r1, r7
 80025a2:	468c      	mov	ip, r1
 80025a4:	2b20      	cmp	r3, #32
 80025a6:	d005      	beq.n	80025b4 <__aeabi_dsub+0x614>
 80025a8:	2740      	movs	r7, #64	@ 0x40
 80025aa:	4659      	mov	r1, fp
 80025ac:	1afb      	subs	r3, r7, r3
 80025ae:	4099      	lsls	r1, r3
 80025b0:	430a      	orrs	r2, r1
 80025b2:	4692      	mov	sl, r2
 80025b4:	4657      	mov	r7, sl
 80025b6:	1e7b      	subs	r3, r7, #1
 80025b8:	419f      	sbcs	r7, r3
 80025ba:	4663      	mov	r3, ip
 80025bc:	431f      	orrs	r7, r3
 80025be:	e5c1      	b.n	8002144 <__aeabi_dsub+0x1a4>
 80025c0:	003b      	movs	r3, r7
 80025c2:	0025      	movs	r5, r4
 80025c4:	3b20      	subs	r3, #32
 80025c6:	40dd      	lsrs	r5, r3
 80025c8:	2f20      	cmp	r7, #32
 80025ca:	d004      	beq.n	80025d6 <__aeabi_dsub+0x636>
 80025cc:	2340      	movs	r3, #64	@ 0x40
 80025ce:	1bdb      	subs	r3, r3, r7
 80025d0:	409c      	lsls	r4, r3
 80025d2:	4320      	orrs	r0, r4
 80025d4:	4680      	mov	r8, r0
 80025d6:	4640      	mov	r0, r8
 80025d8:	1e43      	subs	r3, r0, #1
 80025da:	4198      	sbcs	r0, r3
 80025dc:	4328      	orrs	r0, r5
 80025de:	e713      	b.n	8002408 <__aeabi_dsub+0x468>
 80025e0:	2900      	cmp	r1, #0
 80025e2:	d09d      	beq.n	8002520 <__aeabi_dsub+0x580>
 80025e4:	2601      	movs	r6, #1
 80025e6:	4663      	mov	r3, ip
 80025e8:	465c      	mov	r4, fp
 80025ea:	4690      	mov	r8, r2
 80025ec:	401e      	ands	r6, r3
 80025ee:	e6db      	b.n	80023a8 <__aeabi_dsub+0x408>
 80025f0:	1a17      	subs	r7, r2, r0
 80025f2:	465b      	mov	r3, fp
 80025f4:	42ba      	cmp	r2, r7
 80025f6:	4192      	sbcs	r2, r2
 80025f8:	1b1c      	subs	r4, r3, r4
 80025fa:	4252      	negs	r2, r2
 80025fc:	1aa4      	subs	r4, r4, r2
 80025fe:	0223      	lsls	r3, r4, #8
 8002600:	d4c8      	bmi.n	8002594 <__aeabi_dsub+0x5f4>
 8002602:	0763      	lsls	r3, r4, #29
 8002604:	08ff      	lsrs	r7, r7, #3
 8002606:	431f      	orrs	r7, r3
 8002608:	4666      	mov	r6, ip
 800260a:	2301      	movs	r3, #1
 800260c:	08e5      	lsrs	r5, r4, #3
 800260e:	e71f      	b.n	8002450 <__aeabi_dsub+0x4b0>
 8002610:	001d      	movs	r5, r3
 8002612:	2400      	movs	r4, #0
 8002614:	2700      	movs	r7, #0
 8002616:	e657      	b.n	80022c8 <__aeabi_dsub+0x328>
 8002618:	465c      	mov	r4, fp
 800261a:	08d0      	lsrs	r0, r2, #3
 800261c:	e66a      	b.n	80022f4 <__aeabi_dsub+0x354>
 800261e:	2b00      	cmp	r3, #0
 8002620:	d100      	bne.n	8002624 <__aeabi_dsub+0x684>
 8002622:	e737      	b.n	8002494 <__aeabi_dsub+0x4f4>
 8002624:	4653      	mov	r3, sl
 8002626:	08c0      	lsrs	r0, r0, #3
 8002628:	0767      	lsls	r7, r4, #29
 800262a:	4307      	orrs	r7, r0
 800262c:	08e5      	lsrs	r5, r4, #3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d100      	bne.n	8002634 <__aeabi_dsub+0x694>
 8002632:	e5b1      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002634:	2380      	movs	r3, #128	@ 0x80
 8002636:	031b      	lsls	r3, r3, #12
 8002638:	421d      	tst	r5, r3
 800263a:	d008      	beq.n	800264e <__aeabi_dsub+0x6ae>
 800263c:	4659      	mov	r1, fp
 800263e:	08c8      	lsrs	r0, r1, #3
 8002640:	4218      	tst	r0, r3
 8002642:	d104      	bne.n	800264e <__aeabi_dsub+0x6ae>
 8002644:	08d2      	lsrs	r2, r2, #3
 8002646:	0749      	lsls	r1, r1, #29
 8002648:	430a      	orrs	r2, r1
 800264a:	0017      	movs	r7, r2
 800264c:	0005      	movs	r5, r0
 800264e:	0f7b      	lsrs	r3, r7, #29
 8002650:	00ff      	lsls	r7, r7, #3
 8002652:	08ff      	lsrs	r7, r7, #3
 8002654:	075b      	lsls	r3, r3, #29
 8002656:	431f      	orrs	r7, r3
 8002658:	e59e      	b.n	8002198 <__aeabi_dsub+0x1f8>
 800265a:	08c0      	lsrs	r0, r0, #3
 800265c:	0763      	lsls	r3, r4, #29
 800265e:	4318      	orrs	r0, r3
 8002660:	08e5      	lsrs	r5, r4, #3
 8002662:	2900      	cmp	r1, #0
 8002664:	d053      	beq.n	800270e <__aeabi_dsub+0x76e>
 8002666:	2380      	movs	r3, #128	@ 0x80
 8002668:	031b      	lsls	r3, r3, #12
 800266a:	421d      	tst	r5, r3
 800266c:	d00a      	beq.n	8002684 <__aeabi_dsub+0x6e4>
 800266e:	4659      	mov	r1, fp
 8002670:	08cc      	lsrs	r4, r1, #3
 8002672:	421c      	tst	r4, r3
 8002674:	d106      	bne.n	8002684 <__aeabi_dsub+0x6e4>
 8002676:	2601      	movs	r6, #1
 8002678:	4663      	mov	r3, ip
 800267a:	0025      	movs	r5, r4
 800267c:	08d0      	lsrs	r0, r2, #3
 800267e:	0749      	lsls	r1, r1, #29
 8002680:	4308      	orrs	r0, r1
 8002682:	401e      	ands	r6, r3
 8002684:	0f47      	lsrs	r7, r0, #29
 8002686:	00c0      	lsls	r0, r0, #3
 8002688:	08c0      	lsrs	r0, r0, #3
 800268a:	077f      	lsls	r7, r7, #29
 800268c:	4307      	orrs	r7, r0
 800268e:	e583      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002690:	1883      	adds	r3, r0, r2
 8002692:	4293      	cmp	r3, r2
 8002694:	4192      	sbcs	r2, r2
 8002696:	445c      	add	r4, fp
 8002698:	4252      	negs	r2, r2
 800269a:	18a5      	adds	r5, r4, r2
 800269c:	022a      	lsls	r2, r5, #8
 800269e:	d500      	bpl.n	80026a2 <__aeabi_dsub+0x702>
 80026a0:	e724      	b.n	80024ec <__aeabi_dsub+0x54c>
 80026a2:	076f      	lsls	r7, r5, #29
 80026a4:	08db      	lsrs	r3, r3, #3
 80026a6:	431f      	orrs	r7, r3
 80026a8:	08ed      	lsrs	r5, r5, #3
 80026aa:	2301      	movs	r3, #1
 80026ac:	e6d0      	b.n	8002450 <__aeabi_dsub+0x4b0>
 80026ae:	46c0      	nop			@ (mov r8, r8)
 80026b0:	000007ff 	.word	0x000007ff
 80026b4:	000007fe 	.word	0x000007fe
 80026b8:	ff7fffff 	.word	0xff7fffff
 80026bc:	465b      	mov	r3, fp
 80026be:	08d2      	lsrs	r2, r2, #3
 80026c0:	075f      	lsls	r7, r3, #29
 80026c2:	4666      	mov	r6, ip
 80026c4:	4317      	orrs	r7, r2
 80026c6:	08dd      	lsrs	r5, r3, #3
 80026c8:	e566      	b.n	8002198 <__aeabi_dsub+0x1f8>
 80026ca:	0025      	movs	r5, r4
 80026cc:	3b20      	subs	r3, #32
 80026ce:	40dd      	lsrs	r5, r3
 80026d0:	4663      	mov	r3, ip
 80026d2:	2b20      	cmp	r3, #32
 80026d4:	d005      	beq.n	80026e2 <__aeabi_dsub+0x742>
 80026d6:	2340      	movs	r3, #64	@ 0x40
 80026d8:	4661      	mov	r1, ip
 80026da:	1a5b      	subs	r3, r3, r1
 80026dc:	409c      	lsls	r4, r3
 80026de:	4320      	orrs	r0, r4
 80026e0:	4680      	mov	r8, r0
 80026e2:	4647      	mov	r7, r8
 80026e4:	1e7b      	subs	r3, r7, #1
 80026e6:	419f      	sbcs	r7, r3
 80026e8:	432f      	orrs	r7, r5
 80026ea:	e5a0      	b.n	800222e <__aeabi_dsub+0x28e>
 80026ec:	2120      	movs	r1, #32
 80026ee:	2700      	movs	r7, #0
 80026f0:	1a09      	subs	r1, r1, r0
 80026f2:	e4d2      	b.n	800209a <__aeabi_dsub+0xfa>
 80026f4:	2f00      	cmp	r7, #0
 80026f6:	d100      	bne.n	80026fa <__aeabi_dsub+0x75a>
 80026f8:	e713      	b.n	8002522 <__aeabi_dsub+0x582>
 80026fa:	465c      	mov	r4, fp
 80026fc:	0017      	movs	r7, r2
 80026fe:	2500      	movs	r5, #0
 8002700:	e5f6      	b.n	80022f0 <__aeabi_dsub+0x350>
 8002702:	08d7      	lsrs	r7, r2, #3
 8002704:	0749      	lsls	r1, r1, #29
 8002706:	2302      	movs	r3, #2
 8002708:	430f      	orrs	r7, r1
 800270a:	092d      	lsrs	r5, r5, #4
 800270c:	e6a0      	b.n	8002450 <__aeabi_dsub+0x4b0>
 800270e:	0007      	movs	r7, r0
 8002710:	e542      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002712:	465b      	mov	r3, fp
 8002714:	2601      	movs	r6, #1
 8002716:	075f      	lsls	r7, r3, #29
 8002718:	08dd      	lsrs	r5, r3, #3
 800271a:	4663      	mov	r3, ip
 800271c:	08d2      	lsrs	r2, r2, #3
 800271e:	4317      	orrs	r7, r2
 8002720:	401e      	ands	r6, r3
 8002722:	e539      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002724:	465b      	mov	r3, fp
 8002726:	08d2      	lsrs	r2, r2, #3
 8002728:	075f      	lsls	r7, r3, #29
 800272a:	4317      	orrs	r7, r2
 800272c:	08dd      	lsrs	r5, r3, #3
 800272e:	e533      	b.n	8002198 <__aeabi_dsub+0x1f8>
 8002730:	4a1e      	ldr	r2, [pc, #120]	@ (80027ac <__aeabi_dsub+0x80c>)
 8002732:	08db      	lsrs	r3, r3, #3
 8002734:	4022      	ands	r2, r4
 8002736:	0757      	lsls	r7, r2, #29
 8002738:	0252      	lsls	r2, r2, #9
 800273a:	2501      	movs	r5, #1
 800273c:	431f      	orrs	r7, r3
 800273e:	0b14      	lsrs	r4, r2, #12
 8002740:	e5c2      	b.n	80022c8 <__aeabi_dsub+0x328>
 8002742:	000e      	movs	r6, r1
 8002744:	2001      	movs	r0, #1
 8002746:	e65f      	b.n	8002408 <__aeabi_dsub+0x468>
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00d      	beq.n	8002768 <__aeabi_dsub+0x7c8>
 800274c:	464b      	mov	r3, r9
 800274e:	1b5b      	subs	r3, r3, r5
 8002750:	469c      	mov	ip, r3
 8002752:	2d00      	cmp	r5, #0
 8002754:	d100      	bne.n	8002758 <__aeabi_dsub+0x7b8>
 8002756:	e548      	b.n	80021ea <__aeabi_dsub+0x24a>
 8002758:	2701      	movs	r7, #1
 800275a:	2b38      	cmp	r3, #56	@ 0x38
 800275c:	dd00      	ble.n	8002760 <__aeabi_dsub+0x7c0>
 800275e:	e566      	b.n	800222e <__aeabi_dsub+0x28e>
 8002760:	2380      	movs	r3, #128	@ 0x80
 8002762:	041b      	lsls	r3, r3, #16
 8002764:	431c      	orrs	r4, r3
 8002766:	e550      	b.n	800220a <__aeabi_dsub+0x26a>
 8002768:	1c6b      	adds	r3, r5, #1
 800276a:	4d11      	ldr	r5, [pc, #68]	@ (80027b0 <__aeabi_dsub+0x810>)
 800276c:	422b      	tst	r3, r5
 800276e:	d000      	beq.n	8002772 <__aeabi_dsub+0x7d2>
 8002770:	e673      	b.n	800245a <__aeabi_dsub+0x4ba>
 8002772:	4659      	mov	r1, fp
 8002774:	0023      	movs	r3, r4
 8002776:	4311      	orrs	r1, r2
 8002778:	468a      	mov	sl, r1
 800277a:	4303      	orrs	r3, r0
 800277c:	e600      	b.n	8002380 <__aeabi_dsub+0x3e0>
 800277e:	0767      	lsls	r7, r4, #29
 8002780:	08c0      	lsrs	r0, r0, #3
 8002782:	2300      	movs	r3, #0
 8002784:	4307      	orrs	r7, r0
 8002786:	08e5      	lsrs	r5, r4, #3
 8002788:	e662      	b.n	8002450 <__aeabi_dsub+0x4b0>
 800278a:	0764      	lsls	r4, r4, #29
 800278c:	08ff      	lsrs	r7, r7, #3
 800278e:	4327      	orrs	r7, r4
 8002790:	0905      	lsrs	r5, r0, #4
 8002792:	e65d      	b.n	8002450 <__aeabi_dsub+0x4b0>
 8002794:	08d2      	lsrs	r2, r2, #3
 8002796:	0749      	lsls	r1, r1, #29
 8002798:	4311      	orrs	r1, r2
 800279a:	000f      	movs	r7, r1
 800279c:	2302      	movs	r3, #2
 800279e:	092d      	lsrs	r5, r5, #4
 80027a0:	e656      	b.n	8002450 <__aeabi_dsub+0x4b0>
 80027a2:	0007      	movs	r7, r0
 80027a4:	e5a4      	b.n	80022f0 <__aeabi_dsub+0x350>
 80027a6:	0038      	movs	r0, r7
 80027a8:	e48f      	b.n	80020ca <__aeabi_dsub+0x12a>
 80027aa:	46c0      	nop			@ (mov r8, r8)
 80027ac:	ff7fffff 	.word	0xff7fffff
 80027b0:	000007fe 	.word	0x000007fe

080027b4 <__aeabi_dcmpun>:
 80027b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80027b6:	46c6      	mov	lr, r8
 80027b8:	031e      	lsls	r6, r3, #12
 80027ba:	0b36      	lsrs	r6, r6, #12
 80027bc:	46b0      	mov	r8, r6
 80027be:	4e0d      	ldr	r6, [pc, #52]	@ (80027f4 <__aeabi_dcmpun+0x40>)
 80027c0:	030c      	lsls	r4, r1, #12
 80027c2:	004d      	lsls	r5, r1, #1
 80027c4:	005f      	lsls	r7, r3, #1
 80027c6:	b500      	push	{lr}
 80027c8:	0b24      	lsrs	r4, r4, #12
 80027ca:	0d6d      	lsrs	r5, r5, #21
 80027cc:	0d7f      	lsrs	r7, r7, #21
 80027ce:	42b5      	cmp	r5, r6
 80027d0:	d00b      	beq.n	80027ea <__aeabi_dcmpun+0x36>
 80027d2:	4908      	ldr	r1, [pc, #32]	@ (80027f4 <__aeabi_dcmpun+0x40>)
 80027d4:	2000      	movs	r0, #0
 80027d6:	428f      	cmp	r7, r1
 80027d8:	d104      	bne.n	80027e4 <__aeabi_dcmpun+0x30>
 80027da:	4646      	mov	r6, r8
 80027dc:	4316      	orrs	r6, r2
 80027de:	0030      	movs	r0, r6
 80027e0:	1e43      	subs	r3, r0, #1
 80027e2:	4198      	sbcs	r0, r3
 80027e4:	bc80      	pop	{r7}
 80027e6:	46b8      	mov	r8, r7
 80027e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80027ea:	4304      	orrs	r4, r0
 80027ec:	2001      	movs	r0, #1
 80027ee:	2c00      	cmp	r4, #0
 80027f0:	d1f8      	bne.n	80027e4 <__aeabi_dcmpun+0x30>
 80027f2:	e7ee      	b.n	80027d2 <__aeabi_dcmpun+0x1e>
 80027f4:	000007ff 	.word	0x000007ff

080027f8 <__aeabi_d2iz>:
 80027f8:	000b      	movs	r3, r1
 80027fa:	0002      	movs	r2, r0
 80027fc:	b570      	push	{r4, r5, r6, lr}
 80027fe:	4d16      	ldr	r5, [pc, #88]	@ (8002858 <__aeabi_d2iz+0x60>)
 8002800:	030c      	lsls	r4, r1, #12
 8002802:	b082      	sub	sp, #8
 8002804:	0049      	lsls	r1, r1, #1
 8002806:	2000      	movs	r0, #0
 8002808:	9200      	str	r2, [sp, #0]
 800280a:	9301      	str	r3, [sp, #4]
 800280c:	0b24      	lsrs	r4, r4, #12
 800280e:	0d49      	lsrs	r1, r1, #21
 8002810:	0fde      	lsrs	r6, r3, #31
 8002812:	42a9      	cmp	r1, r5
 8002814:	dd04      	ble.n	8002820 <__aeabi_d2iz+0x28>
 8002816:	4811      	ldr	r0, [pc, #68]	@ (800285c <__aeabi_d2iz+0x64>)
 8002818:	4281      	cmp	r1, r0
 800281a:	dd03      	ble.n	8002824 <__aeabi_d2iz+0x2c>
 800281c:	4b10      	ldr	r3, [pc, #64]	@ (8002860 <__aeabi_d2iz+0x68>)
 800281e:	18f0      	adds	r0, r6, r3
 8002820:	b002      	add	sp, #8
 8002822:	bd70      	pop	{r4, r5, r6, pc}
 8002824:	2080      	movs	r0, #128	@ 0x80
 8002826:	0340      	lsls	r0, r0, #13
 8002828:	4320      	orrs	r0, r4
 800282a:	4c0e      	ldr	r4, [pc, #56]	@ (8002864 <__aeabi_d2iz+0x6c>)
 800282c:	1a64      	subs	r4, r4, r1
 800282e:	2c1f      	cmp	r4, #31
 8002830:	dd08      	ble.n	8002844 <__aeabi_d2iz+0x4c>
 8002832:	4b0d      	ldr	r3, [pc, #52]	@ (8002868 <__aeabi_d2iz+0x70>)
 8002834:	1a5b      	subs	r3, r3, r1
 8002836:	40d8      	lsrs	r0, r3
 8002838:	0003      	movs	r3, r0
 800283a:	4258      	negs	r0, r3
 800283c:	2e00      	cmp	r6, #0
 800283e:	d1ef      	bne.n	8002820 <__aeabi_d2iz+0x28>
 8002840:	0018      	movs	r0, r3
 8002842:	e7ed      	b.n	8002820 <__aeabi_d2iz+0x28>
 8002844:	4b09      	ldr	r3, [pc, #36]	@ (800286c <__aeabi_d2iz+0x74>)
 8002846:	9a00      	ldr	r2, [sp, #0]
 8002848:	469c      	mov	ip, r3
 800284a:	0003      	movs	r3, r0
 800284c:	4461      	add	r1, ip
 800284e:	408b      	lsls	r3, r1
 8002850:	40e2      	lsrs	r2, r4
 8002852:	4313      	orrs	r3, r2
 8002854:	e7f1      	b.n	800283a <__aeabi_d2iz+0x42>
 8002856:	46c0      	nop			@ (mov r8, r8)
 8002858:	000003fe 	.word	0x000003fe
 800285c:	0000041d 	.word	0x0000041d
 8002860:	7fffffff 	.word	0x7fffffff
 8002864:	00000433 	.word	0x00000433
 8002868:	00000413 	.word	0x00000413
 800286c:	fffffbed 	.word	0xfffffbed

08002870 <__aeabi_i2d>:
 8002870:	b570      	push	{r4, r5, r6, lr}
 8002872:	2800      	cmp	r0, #0
 8002874:	d016      	beq.n	80028a4 <__aeabi_i2d+0x34>
 8002876:	17c3      	asrs	r3, r0, #31
 8002878:	18c5      	adds	r5, r0, r3
 800287a:	405d      	eors	r5, r3
 800287c:	0fc4      	lsrs	r4, r0, #31
 800287e:	0028      	movs	r0, r5
 8002880:	f000 f890 	bl	80029a4 <__clzsi2>
 8002884:	4b10      	ldr	r3, [pc, #64]	@ (80028c8 <__aeabi_i2d+0x58>)
 8002886:	1a1b      	subs	r3, r3, r0
 8002888:	055b      	lsls	r3, r3, #21
 800288a:	0d5b      	lsrs	r3, r3, #21
 800288c:	280a      	cmp	r0, #10
 800288e:	dc14      	bgt.n	80028ba <__aeabi_i2d+0x4a>
 8002890:	0002      	movs	r2, r0
 8002892:	002e      	movs	r6, r5
 8002894:	3215      	adds	r2, #21
 8002896:	4096      	lsls	r6, r2
 8002898:	220b      	movs	r2, #11
 800289a:	1a12      	subs	r2, r2, r0
 800289c:	40d5      	lsrs	r5, r2
 800289e:	032d      	lsls	r5, r5, #12
 80028a0:	0b2d      	lsrs	r5, r5, #12
 80028a2:	e003      	b.n	80028ac <__aeabi_i2d+0x3c>
 80028a4:	2400      	movs	r4, #0
 80028a6:	2300      	movs	r3, #0
 80028a8:	2500      	movs	r5, #0
 80028aa:	2600      	movs	r6, #0
 80028ac:	051b      	lsls	r3, r3, #20
 80028ae:	432b      	orrs	r3, r5
 80028b0:	07e4      	lsls	r4, r4, #31
 80028b2:	4323      	orrs	r3, r4
 80028b4:	0030      	movs	r0, r6
 80028b6:	0019      	movs	r1, r3
 80028b8:	bd70      	pop	{r4, r5, r6, pc}
 80028ba:	380b      	subs	r0, #11
 80028bc:	4085      	lsls	r5, r0
 80028be:	032d      	lsls	r5, r5, #12
 80028c0:	2600      	movs	r6, #0
 80028c2:	0b2d      	lsrs	r5, r5, #12
 80028c4:	e7f2      	b.n	80028ac <__aeabi_i2d+0x3c>
 80028c6:	46c0      	nop			@ (mov r8, r8)
 80028c8:	0000041e 	.word	0x0000041e

080028cc <__aeabi_ui2d>:
 80028cc:	b510      	push	{r4, lr}
 80028ce:	1e04      	subs	r4, r0, #0
 80028d0:	d010      	beq.n	80028f4 <__aeabi_ui2d+0x28>
 80028d2:	f000 f867 	bl	80029a4 <__clzsi2>
 80028d6:	4b0e      	ldr	r3, [pc, #56]	@ (8002910 <__aeabi_ui2d+0x44>)
 80028d8:	1a1b      	subs	r3, r3, r0
 80028da:	055b      	lsls	r3, r3, #21
 80028dc:	0d5b      	lsrs	r3, r3, #21
 80028de:	280a      	cmp	r0, #10
 80028e0:	dc0f      	bgt.n	8002902 <__aeabi_ui2d+0x36>
 80028e2:	220b      	movs	r2, #11
 80028e4:	0021      	movs	r1, r4
 80028e6:	1a12      	subs	r2, r2, r0
 80028e8:	40d1      	lsrs	r1, r2
 80028ea:	3015      	adds	r0, #21
 80028ec:	030a      	lsls	r2, r1, #12
 80028ee:	4084      	lsls	r4, r0
 80028f0:	0b12      	lsrs	r2, r2, #12
 80028f2:	e001      	b.n	80028f8 <__aeabi_ui2d+0x2c>
 80028f4:	2300      	movs	r3, #0
 80028f6:	2200      	movs	r2, #0
 80028f8:	051b      	lsls	r3, r3, #20
 80028fa:	4313      	orrs	r3, r2
 80028fc:	0020      	movs	r0, r4
 80028fe:	0019      	movs	r1, r3
 8002900:	bd10      	pop	{r4, pc}
 8002902:	0022      	movs	r2, r4
 8002904:	380b      	subs	r0, #11
 8002906:	4082      	lsls	r2, r0
 8002908:	0312      	lsls	r2, r2, #12
 800290a:	2400      	movs	r4, #0
 800290c:	0b12      	lsrs	r2, r2, #12
 800290e:	e7f3      	b.n	80028f8 <__aeabi_ui2d+0x2c>
 8002910:	0000041e 	.word	0x0000041e

08002914 <__aeabi_f2d>:
 8002914:	b570      	push	{r4, r5, r6, lr}
 8002916:	0242      	lsls	r2, r0, #9
 8002918:	0043      	lsls	r3, r0, #1
 800291a:	0fc4      	lsrs	r4, r0, #31
 800291c:	20fe      	movs	r0, #254	@ 0xfe
 800291e:	0e1b      	lsrs	r3, r3, #24
 8002920:	1c59      	adds	r1, r3, #1
 8002922:	0a55      	lsrs	r5, r2, #9
 8002924:	4208      	tst	r0, r1
 8002926:	d00c      	beq.n	8002942 <__aeabi_f2d+0x2e>
 8002928:	21e0      	movs	r1, #224	@ 0xe0
 800292a:	0089      	lsls	r1, r1, #2
 800292c:	468c      	mov	ip, r1
 800292e:	076d      	lsls	r5, r5, #29
 8002930:	0b12      	lsrs	r2, r2, #12
 8002932:	4463      	add	r3, ip
 8002934:	051b      	lsls	r3, r3, #20
 8002936:	4313      	orrs	r3, r2
 8002938:	07e4      	lsls	r4, r4, #31
 800293a:	4323      	orrs	r3, r4
 800293c:	0028      	movs	r0, r5
 800293e:	0019      	movs	r1, r3
 8002940:	bd70      	pop	{r4, r5, r6, pc}
 8002942:	2b00      	cmp	r3, #0
 8002944:	d114      	bne.n	8002970 <__aeabi_f2d+0x5c>
 8002946:	2d00      	cmp	r5, #0
 8002948:	d01b      	beq.n	8002982 <__aeabi_f2d+0x6e>
 800294a:	0028      	movs	r0, r5
 800294c:	f000 f82a 	bl	80029a4 <__clzsi2>
 8002950:	280a      	cmp	r0, #10
 8002952:	dc1c      	bgt.n	800298e <__aeabi_f2d+0x7a>
 8002954:	230b      	movs	r3, #11
 8002956:	002a      	movs	r2, r5
 8002958:	1a1b      	subs	r3, r3, r0
 800295a:	40da      	lsrs	r2, r3
 800295c:	0003      	movs	r3, r0
 800295e:	3315      	adds	r3, #21
 8002960:	409d      	lsls	r5, r3
 8002962:	4b0e      	ldr	r3, [pc, #56]	@ (800299c <__aeabi_f2d+0x88>)
 8002964:	0312      	lsls	r2, r2, #12
 8002966:	1a1b      	subs	r3, r3, r0
 8002968:	055b      	lsls	r3, r3, #21
 800296a:	0b12      	lsrs	r2, r2, #12
 800296c:	0d5b      	lsrs	r3, r3, #21
 800296e:	e7e1      	b.n	8002934 <__aeabi_f2d+0x20>
 8002970:	2d00      	cmp	r5, #0
 8002972:	d009      	beq.n	8002988 <__aeabi_f2d+0x74>
 8002974:	0b13      	lsrs	r3, r2, #12
 8002976:	2280      	movs	r2, #128	@ 0x80
 8002978:	0312      	lsls	r2, r2, #12
 800297a:	431a      	orrs	r2, r3
 800297c:	076d      	lsls	r5, r5, #29
 800297e:	4b08      	ldr	r3, [pc, #32]	@ (80029a0 <__aeabi_f2d+0x8c>)
 8002980:	e7d8      	b.n	8002934 <__aeabi_f2d+0x20>
 8002982:	2300      	movs	r3, #0
 8002984:	2200      	movs	r2, #0
 8002986:	e7d5      	b.n	8002934 <__aeabi_f2d+0x20>
 8002988:	2200      	movs	r2, #0
 800298a:	4b05      	ldr	r3, [pc, #20]	@ (80029a0 <__aeabi_f2d+0x8c>)
 800298c:	e7d2      	b.n	8002934 <__aeabi_f2d+0x20>
 800298e:	0003      	movs	r3, r0
 8002990:	002a      	movs	r2, r5
 8002992:	3b0b      	subs	r3, #11
 8002994:	409a      	lsls	r2, r3
 8002996:	2500      	movs	r5, #0
 8002998:	e7e3      	b.n	8002962 <__aeabi_f2d+0x4e>
 800299a:	46c0      	nop			@ (mov r8, r8)
 800299c:	00000389 	.word	0x00000389
 80029a0:	000007ff 	.word	0x000007ff

080029a4 <__clzsi2>:
 80029a4:	211c      	movs	r1, #28
 80029a6:	2301      	movs	r3, #1
 80029a8:	041b      	lsls	r3, r3, #16
 80029aa:	4298      	cmp	r0, r3
 80029ac:	d301      	bcc.n	80029b2 <__clzsi2+0xe>
 80029ae:	0c00      	lsrs	r0, r0, #16
 80029b0:	3910      	subs	r1, #16
 80029b2:	0a1b      	lsrs	r3, r3, #8
 80029b4:	4298      	cmp	r0, r3
 80029b6:	d301      	bcc.n	80029bc <__clzsi2+0x18>
 80029b8:	0a00      	lsrs	r0, r0, #8
 80029ba:	3908      	subs	r1, #8
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	4298      	cmp	r0, r3
 80029c0:	d301      	bcc.n	80029c6 <__clzsi2+0x22>
 80029c2:	0900      	lsrs	r0, r0, #4
 80029c4:	3904      	subs	r1, #4
 80029c6:	a202      	add	r2, pc, #8	@ (adr r2, 80029d0 <__clzsi2+0x2c>)
 80029c8:	5c10      	ldrb	r0, [r2, r0]
 80029ca:	1840      	adds	r0, r0, r1
 80029cc:	4770      	bx	lr
 80029ce:	46c0      	nop			@ (mov r8, r8)
 80029d0:	02020304 	.word	0x02020304
 80029d4:	01010101 	.word	0x01010101
	...

080029e0 <__clzdi2>:
 80029e0:	b510      	push	{r4, lr}
 80029e2:	2900      	cmp	r1, #0
 80029e4:	d103      	bne.n	80029ee <__clzdi2+0xe>
 80029e6:	f7ff ffdd 	bl	80029a4 <__clzsi2>
 80029ea:	3020      	adds	r0, #32
 80029ec:	e002      	b.n	80029f4 <__clzdi2+0x14>
 80029ee:	0008      	movs	r0, r1
 80029f0:	f7ff ffd8 	bl	80029a4 <__clzsi2>
 80029f4:	bd10      	pop	{r4, pc}
 80029f6:	46c0      	nop			@ (mov r8, r8)

080029f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80029f8:	b5b0      	push	{r4, r5, r7, lr}
 80029fa:	b086      	sub	sp, #24
 80029fc:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80029fe:	f000 fe79 	bl	80036f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002a02:	f000 f88d 	bl	8002b20 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002a06:	f000 f977 	bl	8002cf8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8002a0a:	f000 f927 	bl	8002c5c <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8002a0e:	f000 f8e5 	bl	8002bdc <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  scd4x_init(0x62); // ALWAYS DO THIS!!!!
 8002a12:	2062      	movs	r0, #98	@ 0x62
 8002a14:	f000 f9c6 	bl	8002da4 <scd4x_init>


   scd4x_start_periodic_measurement();
 8002a18:	f000 f9d4 	bl	8002dc4 <scd4x_start_periodic_measurement>

    HAL_Delay(5000);
 8002a1c:	4b33      	ldr	r3, [pc, #204]	@ (8002aec <main+0xf4>)
 8002a1e:	0018      	movs	r0, r3
 8002a20:	f000 feee 	bl	8003800 <HAL_Delay>
  /* USER CODE BEGIN WHILE */
  while (1)
  {


	  if(HAL_GetTick()-last_time>=5000){ //delay 1s
 8002a24:	f000 fee2 	bl	80037ec <HAL_GetTick>
 8002a28:	0002      	movs	r2, r0
 8002a2a:	4b31      	ldr	r3, [pc, #196]	@ (8002af0 <main+0xf8>)
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	4a30      	ldr	r2, [pc, #192]	@ (8002af4 <main+0xfc>)
 8002a32:	4293      	cmp	r3, r2
 8002a34:	d9f6      	bls.n	8002a24 <main+0x2c>





		 scd4x_read_measurement(&co2_raw, &temp_raw, &hum_raw);
 8002a36:	4a30      	ldr	r2, [pc, #192]	@ (8002af8 <main+0x100>)
 8002a38:	4930      	ldr	r1, [pc, #192]	@ (8002afc <main+0x104>)
 8002a3a:	4b31      	ldr	r3, [pc, #196]	@ (8002b00 <main+0x108>)
 8002a3c:	0018      	movs	r0, r3
 8002a3e:	f000 fa69 	bl	8002f14 <scd4x_read_measurement>
		  co2=co2_raw;
 8002a42:	4b2f      	ldr	r3, [pc, #188]	@ (8002b00 <main+0x108>)
 8002a44:	881b      	ldrh	r3, [r3, #0]
 8002a46:	0018      	movs	r0, r3
 8002a48:	f7fd ff7e 	bl	8000948 <__aeabi_ui2f>
 8002a4c:	1c02      	adds	r2, r0, #0
 8002a4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b04 <main+0x10c>)
 8002a50:	601a      	str	r2, [r3, #0]
		  temp=temp_raw/1000.0f;
 8002a52:	4b2a      	ldr	r3, [pc, #168]	@ (8002afc <main+0x104>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	0018      	movs	r0, r3
 8002a58:	f7fd ff26 	bl	80008a8 <__aeabi_i2f>
 8002a5c:	1c03      	adds	r3, r0, #0
 8002a5e:	492a      	ldr	r1, [pc, #168]	@ (8002b08 <main+0x110>)
 8002a60:	1c18      	adds	r0, r3, #0
 8002a62:	f7fd fe0b 	bl	800067c <__aeabi_fdiv>
 8002a66:	1c03      	adds	r3, r0, #0
 8002a68:	1c1a      	adds	r2, r3, #0
 8002a6a:	4b28      	ldr	r3, [pc, #160]	@ (8002b0c <main+0x114>)
 8002a6c:	601a      	str	r2, [r3, #0]
		 hum=hum_raw/1000.0f;
 8002a6e:	4b22      	ldr	r3, [pc, #136]	@ (8002af8 <main+0x100>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	0018      	movs	r0, r3
 8002a74:	f7fd ff18 	bl	80008a8 <__aeabi_i2f>
 8002a78:	1c03      	adds	r3, r0, #0
 8002a7a:	4923      	ldr	r1, [pc, #140]	@ (8002b08 <main+0x110>)
 8002a7c:	1c18      	adds	r0, r3, #0
 8002a7e:	f7fd fdfd 	bl	800067c <__aeabi_fdiv>
 8002a82:	1c03      	adds	r3, r0, #0
 8002a84:	1c1a      	adds	r2, r3, #0
 8002a86:	4b22      	ldr	r3, [pc, #136]	@ (8002b10 <main+0x118>)
 8002a88:	601a      	str	r2, [r3, #0]

		  sprintf(data,"Co2=%.2f ppm, Temp=%.2f C, Humidity=%.2f percentage \r\n",co2,temp,hum);
 8002a8a:	4b1e      	ldr	r3, [pc, #120]	@ (8002b04 <main+0x10c>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	1c18      	adds	r0, r3, #0
 8002a90:	f7ff ff40 	bl	8002914 <__aeabi_f2d>
 8002a94:	6038      	str	r0, [r7, #0]
 8002a96:	6079      	str	r1, [r7, #4]
 8002a98:	4b1c      	ldr	r3, [pc, #112]	@ (8002b0c <main+0x114>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	1c18      	adds	r0, r3, #0
 8002a9e:	f7ff ff39 	bl	8002914 <__aeabi_f2d>
 8002aa2:	0004      	movs	r4, r0
 8002aa4:	000d      	movs	r5, r1
 8002aa6:	4b1a      	ldr	r3, [pc, #104]	@ (8002b10 <main+0x118>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	1c18      	adds	r0, r3, #0
 8002aac:	f7ff ff32 	bl	8002914 <__aeabi_f2d>
 8002ab0:	0002      	movs	r2, r0
 8002ab2:	000b      	movs	r3, r1
 8002ab4:	4917      	ldr	r1, [pc, #92]	@ (8002b14 <main+0x11c>)
 8002ab6:	4818      	ldr	r0, [pc, #96]	@ (8002b18 <main+0x120>)
 8002ab8:	9202      	str	r2, [sp, #8]
 8002aba:	9303      	str	r3, [sp, #12]
 8002abc:	9400      	str	r4, [sp, #0]
 8002abe:	9501      	str	r5, [sp, #4]
 8002ac0:	683a      	ldr	r2, [r7, #0]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	f004 fa2c 	bl	8006f20 <siprintf>
		  HAL_UART_Transmit(&huart2,(uint8_t *)data,strlen(data),100);
 8002ac8:	4b13      	ldr	r3, [pc, #76]	@ (8002b18 <main+0x120>)
 8002aca:	0018      	movs	r0, r3
 8002acc:	f7fd fb1a 	bl	8000104 <strlen>
 8002ad0:	0003      	movs	r3, r0
 8002ad2:	b29a      	uxth	r2, r3
 8002ad4:	4910      	ldr	r1, [pc, #64]	@ (8002b18 <main+0x120>)
 8002ad6:	4811      	ldr	r0, [pc, #68]	@ (8002b1c <main+0x124>)
 8002ad8:	2364      	movs	r3, #100	@ 0x64
 8002ada:	f002 fe4d 	bl	8005778 <HAL_UART_Transmit>
		  last_time=HAL_GetTick();
 8002ade:	f000 fe85 	bl	80037ec <HAL_GetTick>
 8002ae2:	0002      	movs	r2, r0
 8002ae4:	4b02      	ldr	r3, [pc, #8]	@ (8002af0 <main+0xf8>)
 8002ae6:	601a      	str	r2, [r3, #0]
	  if(HAL_GetTick()-last_time>=5000){ //delay 1s
 8002ae8:	e79c      	b.n	8002a24 <main+0x2c>
 8002aea:	46c0      	nop			@ (mov r8, r8)
 8002aec:	00001388 	.word	0x00001388
 8002af0:	20000354 	.word	0x20000354
 8002af4:	00001387 	.word	0x00001387
 8002af8:	20000350 	.word	0x20000350
 8002afc:	20000348 	.word	0x20000348
 8002b00:	2000034c 	.word	0x2000034c
 8002b04:	20000340 	.word	0x20000340
 8002b08:	447a0000 	.word	0x447a0000
 8002b0c:	2000033c 	.word	0x2000033c
 8002b10:	20000344 	.word	0x20000344
 8002b14:	080092d0 	.word	0x080092d0
 8002b18:	200002d8 	.word	0x200002d8
 8002b1c:	20000244 	.word	0x20000244

08002b20 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b20:	b590      	push	{r4, r7, lr}
 8002b22:	b093      	sub	sp, #76	@ 0x4c
 8002b24:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b26:	2410      	movs	r4, #16
 8002b28:	193b      	adds	r3, r7, r4
 8002b2a:	0018      	movs	r0, r3
 8002b2c:	2338      	movs	r3, #56	@ 0x38
 8002b2e:	001a      	movs	r2, r3
 8002b30:	2100      	movs	r1, #0
 8002b32:	f004 fa63 	bl	8006ffc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b36:	003b      	movs	r3, r7
 8002b38:	0018      	movs	r0, r3
 8002b3a:	2310      	movs	r3, #16
 8002b3c:	001a      	movs	r2, r3
 8002b3e:	2100      	movs	r1, #0
 8002b40:	f004 fa5c 	bl	8006ffc <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b44:	2380      	movs	r3, #128	@ 0x80
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	0018      	movs	r0, r3
 8002b4a:	f001 fef7 	bl	800493c <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002b4e:	193b      	adds	r3, r7, r4
 8002b50:	2202      	movs	r2, #2
 8002b52:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002b54:	193b      	adds	r3, r7, r4
 8002b56:	2280      	movs	r2, #128	@ 0x80
 8002b58:	0052      	lsls	r2, r2, #1
 8002b5a:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 8002b5c:	0021      	movs	r1, r4
 8002b5e:	187b      	adds	r3, r7, r1
 8002b60:	2200      	movs	r2, #0
 8002b62:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002b64:	187b      	adds	r3, r7, r1
 8002b66:	2240      	movs	r2, #64	@ 0x40
 8002b68:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002b6a:	187b      	adds	r3, r7, r1
 8002b6c:	2202      	movs	r2, #2
 8002b6e:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002b70:	187b      	adds	r3, r7, r1
 8002b72:	2202      	movs	r2, #2
 8002b74:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8002b76:	187b      	adds	r3, r7, r1
 8002b78:	2200      	movs	r2, #0
 8002b7a:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	2208      	movs	r2, #8
 8002b80:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002b82:	187b      	adds	r3, r7, r1
 8002b84:	2280      	movs	r2, #128	@ 0x80
 8002b86:	0292      	lsls	r2, r2, #10
 8002b88:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002b8a:	187b      	adds	r3, r7, r1
 8002b8c:	2280      	movs	r2, #128	@ 0x80
 8002b8e:	0492      	lsls	r2, r2, #18
 8002b90:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002b92:	187b      	adds	r3, r7, r1
 8002b94:	2280      	movs	r2, #128	@ 0x80
 8002b96:	0592      	lsls	r2, r2, #22
 8002b98:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002b9a:	187b      	adds	r3, r7, r1
 8002b9c:	0018      	movs	r0, r3
 8002b9e:	f001 ff19 	bl	80049d4 <HAL_RCC_OscConfig>
 8002ba2:	1e03      	subs	r3, r0, #0
 8002ba4:	d001      	beq.n	8002baa <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002ba6:	f000 f8f7 	bl	8002d98 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002baa:	003b      	movs	r3, r7
 8002bac:	2207      	movs	r2, #7
 8002bae:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002bb0:	003b      	movs	r3, r7
 8002bb2:	2202      	movs	r2, #2
 8002bb4:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002bb6:	003b      	movs	r3, r7
 8002bb8:	2200      	movs	r2, #0
 8002bba:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002bbc:	003b      	movs	r3, r7
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002bc2:	003b      	movs	r3, r7
 8002bc4:	2102      	movs	r1, #2
 8002bc6:	0018      	movs	r0, r3
 8002bc8:	f002 fa1e 	bl	8005008 <HAL_RCC_ClockConfig>
 8002bcc:	1e03      	subs	r3, r0, #0
 8002bce:	d001      	beq.n	8002bd4 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8002bd0:	f000 f8e2 	bl	8002d98 <Error_Handler>
  }
}
 8002bd4:	46c0      	nop			@ (mov r8, r8)
 8002bd6:	46bd      	mov	sp, r7
 8002bd8:	b013      	add	sp, #76	@ 0x4c
 8002bda:	bd90      	pop	{r4, r7, pc}

08002bdc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002be0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002be2:	4a1c      	ldr	r2, [pc, #112]	@ (8002c54 <MX_I2C1_Init+0x78>)
 8002be4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8002be6:	4b1a      	ldr	r3, [pc, #104]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002be8:	4a1b      	ldr	r2, [pc, #108]	@ (8002c58 <MX_I2C1_Init+0x7c>)
 8002bea:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002bec:	4b18      	ldr	r3, [pc, #96]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002bee:	2200      	movs	r2, #0
 8002bf0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002bf2:	4b17      	ldr	r3, [pc, #92]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002bf4:	2201      	movs	r2, #1
 8002bf6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002bf8:	4b15      	ldr	r3, [pc, #84]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002bfe:	4b14      	ldr	r3, [pc, #80]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c00:	2200      	movs	r2, #0
 8002c02:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002c04:	4b12      	ldr	r3, [pc, #72]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c06:	2200      	movs	r2, #0
 8002c08:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c0a:	4b11      	ldr	r3, [pc, #68]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c0c:	2200      	movs	r2, #0
 8002c0e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c10:	4b0f      	ldr	r3, [pc, #60]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002c16:	4b0e      	ldr	r3, [pc, #56]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c18:	0018      	movs	r0, r3
 8002c1a:	f001 f84b 	bl	8003cb4 <HAL_I2C_Init>
 8002c1e:	1e03      	subs	r3, r0, #0
 8002c20:	d001      	beq.n	8002c26 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002c22:	f000 f8b9 	bl	8002d98 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c26:	4b0a      	ldr	r3, [pc, #40]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c28:	2100      	movs	r1, #0
 8002c2a:	0018      	movs	r0, r3
 8002c2c:	f001 fdee 	bl	800480c <HAL_I2CEx_ConfigAnalogFilter>
 8002c30:	1e03      	subs	r3, r0, #0
 8002c32:	d001      	beq.n	8002c38 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002c34:	f000 f8b0 	bl	8002d98 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002c38:	4b05      	ldr	r3, [pc, #20]	@ (8002c50 <MX_I2C1_Init+0x74>)
 8002c3a:	2100      	movs	r1, #0
 8002c3c:	0018      	movs	r0, r3
 8002c3e:	f001 fe31 	bl	80048a4 <HAL_I2CEx_ConfigDigitalFilter>
 8002c42:	1e03      	subs	r3, r0, #0
 8002c44:	d001      	beq.n	8002c4a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002c46:	f000 f8a7 	bl	8002d98 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002c4a:	46c0      	nop			@ (mov r8, r8)
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bd80      	pop	{r7, pc}
 8002c50:	200001f0 	.word	0x200001f0
 8002c54:	40005400 	.word	0x40005400
 8002c58:	10b17db5 	.word	0x10b17db5

08002c5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c60:	4b23      	ldr	r3, [pc, #140]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c62:	4a24      	ldr	r2, [pc, #144]	@ (8002cf4 <MX_USART2_UART_Init+0x98>)
 8002c64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c66:	4b22      	ldr	r3, [pc, #136]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c68:	22e1      	movs	r2, #225	@ 0xe1
 8002c6a:	0252      	lsls	r2, r2, #9
 8002c6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c6e:	4b20      	ldr	r3, [pc, #128]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c70:	2200      	movs	r2, #0
 8002c72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c74:	4b1e      	ldr	r3, [pc, #120]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c76:	2200      	movs	r2, #0
 8002c78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c82:	220c      	movs	r2, #12
 8002c84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c86:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c88:	2200      	movs	r2, #0
 8002c8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c8c:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c8e:	2200      	movs	r2, #0
 8002c90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c92:	4b17      	ldr	r3, [pc, #92]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c94:	2200      	movs	r2, #0
 8002c96:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c98:	4b15      	ldr	r3, [pc, #84]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002c9a:	2200      	movs	r2, #0
 8002c9c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c9e:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002ca6:	0018      	movs	r0, r3
 8002ca8:	f002 fd10 	bl	80056cc <HAL_UART_Init>
 8002cac:	1e03      	subs	r3, r0, #0
 8002cae:	d001      	beq.n	8002cb4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002cb0:	f000 f872 	bl	8002d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cb4:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002cb6:	2100      	movs	r1, #0
 8002cb8:	0018      	movs	r0, r3
 8002cba:	f003 fb2d 	bl	8006318 <HAL_UARTEx_SetTxFifoThreshold>
 8002cbe:	1e03      	subs	r3, r0, #0
 8002cc0:	d001      	beq.n	8002cc6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002cc2:	f000 f869 	bl	8002d98 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002cc8:	2100      	movs	r1, #0
 8002cca:	0018      	movs	r0, r3
 8002ccc:	f003 fb64 	bl	8006398 <HAL_UARTEx_SetRxFifoThreshold>
 8002cd0:	1e03      	subs	r3, r0, #0
 8002cd2:	d001      	beq.n	8002cd8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002cd4:	f000 f860 	bl	8002d98 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002cd8:	4b05      	ldr	r3, [pc, #20]	@ (8002cf0 <MX_USART2_UART_Init+0x94>)
 8002cda:	0018      	movs	r0, r3
 8002cdc:	f003 fae2 	bl	80062a4 <HAL_UARTEx_DisableFifoMode>
 8002ce0:	1e03      	subs	r3, r0, #0
 8002ce2:	d001      	beq.n	8002ce8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002ce4:	f000 f858 	bl	8002d98 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ce8:	46c0      	nop			@ (mov r8, r8)
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	46c0      	nop			@ (mov r8, r8)
 8002cf0:	20000244 	.word	0x20000244
 8002cf4:	40004400 	.word	0x40004400

08002cf8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002cf8:	b590      	push	{r4, r7, lr}
 8002cfa:	b089      	sub	sp, #36	@ 0x24
 8002cfc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002cfe:	240c      	movs	r4, #12
 8002d00:	193b      	adds	r3, r7, r4
 8002d02:	0018      	movs	r0, r3
 8002d04:	2314      	movs	r3, #20
 8002d06:	001a      	movs	r2, r3
 8002d08:	2100      	movs	r1, #0
 8002d0a:	f004 f977 	bl	8006ffc <memset>
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d0e:	4b21      	ldr	r3, [pc, #132]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d10:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d12:	4b20      	ldr	r3, [pc, #128]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d14:	2104      	movs	r1, #4
 8002d16:	430a      	orrs	r2, r1
 8002d18:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d1e:	2204      	movs	r2, #4
 8002d20:	4013      	ands	r3, r2
 8002d22:	60bb      	str	r3, [r7, #8]
 8002d24:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8002d26:	4b1b      	ldr	r3, [pc, #108]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d28:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d2a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d2c:	2120      	movs	r1, #32
 8002d2e:	430a      	orrs	r2, r1
 8002d30:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d32:	4b18      	ldr	r3, [pc, #96]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d36:	2220      	movs	r2, #32
 8002d38:	4013      	ands	r3, r2
 8002d3a:	607b      	str	r3, [r7, #4]
 8002d3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002d3e:	4b15      	ldr	r3, [pc, #84]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d40:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002d42:	4b14      	ldr	r3, [pc, #80]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d44:	2101      	movs	r1, #1
 8002d46:	430a      	orrs	r2, r1
 8002d48:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d4a:	4b12      	ldr	r3, [pc, #72]	@ (8002d94 <MX_GPIO_Init+0x9c>)
 8002d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002d4e:	2201      	movs	r2, #1
 8002d50:	4013      	ands	r3, r2
 8002d52:	603b      	str	r3, [r7, #0]
 8002d54:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8002d56:	23a0      	movs	r3, #160	@ 0xa0
 8002d58:	05db      	lsls	r3, r3, #23
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	2120      	movs	r1, #32
 8002d5e:	0018      	movs	r0, r3
 8002d60:	f000 ff8a 	bl	8003c78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8002d64:	0021      	movs	r1, r4
 8002d66:	187b      	adds	r3, r7, r1
 8002d68:	2220      	movs	r2, #32
 8002d6a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d6c:	187b      	adds	r3, r7, r1
 8002d6e:	2201      	movs	r2, #1
 8002d70:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002d72:	187b      	adds	r3, r7, r1
 8002d74:	2200      	movs	r2, #0
 8002d76:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002d78:	187b      	adds	r3, r7, r1
 8002d7a:	2202      	movs	r2, #2
 8002d7c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 8002d7e:	187a      	adds	r2, r7, r1
 8002d80:	23a0      	movs	r3, #160	@ 0xa0
 8002d82:	05db      	lsls	r3, r3, #23
 8002d84:	0011      	movs	r1, r2
 8002d86:	0018      	movs	r0, r3
 8002d88:	f000 fe12 	bl	80039b0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002d8c:	46c0      	nop			@ (mov r8, r8)
 8002d8e:	46bd      	mov	sp, r7
 8002d90:	b009      	add	sp, #36	@ 0x24
 8002d92:	bd90      	pop	{r4, r7, pc}
 8002d94:	40021000 	.word	0x40021000

08002d98 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002d9c:	b672      	cpsid	i
}
 8002d9e:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002da0:	46c0      	nop			@ (mov r8, r8)
 8002da2:	e7fd      	b.n	8002da0 <Error_Handler+0x8>

08002da4 <scd4x_init>:

static uint8_t communication_buffer[9] = {0};

static uint8_t _i2c_address;

void scd4x_init(uint8_t i2c_address) {
 8002da4:	b580      	push	{r7, lr}
 8002da6:	b082      	sub	sp, #8
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	0002      	movs	r2, r0
 8002dac:	1dfb      	adds	r3, r7, #7
 8002dae:	701a      	strb	r2, [r3, #0]
    _i2c_address = i2c_address;
 8002db0:	4b03      	ldr	r3, [pc, #12]	@ (8002dc0 <scd4x_init+0x1c>)
 8002db2:	1dfa      	adds	r2, r7, #7
 8002db4:	7812      	ldrb	r2, [r2, #0]
 8002db6:	701a      	strb	r2, [r3, #0]
}
 8002db8:	46c0      	nop			@ (mov r8, r8)
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	b002      	add	sp, #8
 8002dbe:	bd80      	pop	{r7, pc}
 8002dc0:	20000361 	.word	0x20000361

08002dc4 <scd4x_start_periodic_measurement>:
    }
    *a_sensor_variant = ret_val;
    return local_error;
}

int16_t scd4x_start_periodic_measurement() {
 8002dc4:	b5b0      	push	{r4, r5, r7, lr}
 8002dc6:	b084      	sub	sp, #16
 8002dc8:	af00      	add	r7, sp, #0
    int16_t local_error = NO_ERROR;
 8002dca:	250e      	movs	r5, #14
 8002dcc:	197b      	adds	r3, r7, r5
 8002dce:	2200      	movs	r2, #0
 8002dd0:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002dd2:	4b15      	ldr	r3, [pc, #84]	@ (8002e28 <scd4x_start_periodic_measurement+0x64>)
 8002dd4:	60bb      	str	r3, [r7, #8]
    uint16_t local_offset = 0;
 8002dd6:	1dbb      	adds	r3, r7, #6
 8002dd8:	2200      	movs	r2, #0
 8002dda:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command16_to_buffer(buffer_ptr, local_offset, 0x21b1);
 8002ddc:	1dbc      	adds	r4, r7, #6
 8002dde:	4a13      	ldr	r2, [pc, #76]	@ (8002e2c <scd4x_start_periodic_measurement+0x68>)
 8002de0:	1dbb      	adds	r3, r7, #6
 8002de2:	8819      	ldrh	r1, [r3, #0]
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	0018      	movs	r0, r3
 8002de8:	f000 f959 	bl	800309e <sensirion_i2c_add_command16_to_buffer>
 8002dec:	0003      	movs	r3, r0
 8002dee:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002df0:	4b0f      	ldr	r3, [pc, #60]	@ (8002e30 <scd4x_start_periodic_measurement+0x6c>)
 8002df2:	7818      	ldrb	r0, [r3, #0]
 8002df4:	197c      	adds	r4, r7, r5
 8002df6:	1dbb      	adds	r3, r7, #6
 8002df8:	881a      	ldrh	r2, [r3, #0]
 8002dfa:	68bb      	ldr	r3, [r7, #8]
 8002dfc:	0019      	movs	r1, r3
 8002dfe:	f000 f97a 	bl	80030f6 <sensirion_i2c_write_data>
 8002e02:	0003      	movs	r3, r0
 8002e04:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002e06:	197b      	adds	r3, r7, r5
 8002e08:	2200      	movs	r2, #0
 8002e0a:	5e9b      	ldrsh	r3, [r3, r2]
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d003      	beq.n	8002e18 <scd4x_start_periodic_measurement+0x54>
        return local_error;
 8002e10:	197b      	adds	r3, r7, r5
 8002e12:	2200      	movs	r2, #0
 8002e14:	5e9b      	ldrsh	r3, [r3, r2]
 8002e16:	e003      	b.n	8002e20 <scd4x_start_periodic_measurement+0x5c>
    }
    return local_error;
 8002e18:	230e      	movs	r3, #14
 8002e1a:	18fb      	adds	r3, r7, r3
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002e20:	0018      	movs	r0, r3
 8002e22:	46bd      	mov	sp, r7
 8002e24:	b004      	add	sp, #16
 8002e26:	bdb0      	pop	{r4, r5, r7, pc}
 8002e28:	20000358 	.word	0x20000358
 8002e2c:	000021b1 	.word	0x000021b1
 8002e30:	20000361 	.word	0x20000361

08002e34 <scd4x_read_measurement_raw>:

int16_t scd4x_read_measurement_raw(uint16_t* co2_concentration,
                                   uint16_t* temperature,
                                   uint16_t* relative_humidity) {
 8002e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e36:	b089      	sub	sp, #36	@ 0x24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	60f8      	str	r0, [r7, #12]
 8002e3c:	60b9      	str	r1, [r7, #8]
 8002e3e:	607a      	str	r2, [r7, #4]
    int16_t local_error = NO_ERROR;
 8002e40:	251e      	movs	r5, #30
 8002e42:	197b      	adds	r3, r7, r5
 8002e44:	2200      	movs	r2, #0
 8002e46:	801a      	strh	r2, [r3, #0]
    uint8_t* buffer_ptr = communication_buffer;
 8002e48:	4b2f      	ldr	r3, [pc, #188]	@ (8002f08 <scd4x_read_measurement_raw+0xd4>)
 8002e4a:	61bb      	str	r3, [r7, #24]
    uint16_t local_offset = 0;
 8002e4c:	2616      	movs	r6, #22
 8002e4e:	19bb      	adds	r3, r7, r6
 8002e50:	2200      	movs	r2, #0
 8002e52:	801a      	strh	r2, [r3, #0]
    local_offset =
        sensirion_i2c_add_command16_to_buffer(buffer_ptr, local_offset, 0xec05);
 8002e54:	19bc      	adds	r4, r7, r6
 8002e56:	4a2d      	ldr	r2, [pc, #180]	@ (8002f0c <scd4x_read_measurement_raw+0xd8>)
 8002e58:	19bb      	adds	r3, r7, r6
 8002e5a:	8819      	ldrh	r1, [r3, #0]
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	0018      	movs	r0, r3
 8002e60:	f000 f91d 	bl	800309e <sensirion_i2c_add_command16_to_buffer>
 8002e64:	0003      	movs	r3, r0
 8002e66:	8023      	strh	r3, [r4, #0]
    local_error =
        sensirion_i2c_write_data(_i2c_address, buffer_ptr, local_offset);
 8002e68:	4b29      	ldr	r3, [pc, #164]	@ (8002f10 <scd4x_read_measurement_raw+0xdc>)
 8002e6a:	7818      	ldrb	r0, [r3, #0]
 8002e6c:	197c      	adds	r4, r7, r5
 8002e6e:	19bb      	adds	r3, r7, r6
 8002e70:	881a      	ldrh	r2, [r3, #0]
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	0019      	movs	r1, r3
 8002e76:	f000 f93e 	bl	80030f6 <sensirion_i2c_write_data>
 8002e7a:	0003      	movs	r3, r0
 8002e7c:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002e7e:	197b      	adds	r3, r7, r5
 8002e80:	2200      	movs	r2, #0
 8002e82:	5e9b      	ldrsh	r3, [r3, r2]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d003      	beq.n	8002e90 <scd4x_read_measurement_raw+0x5c>
        return local_error;
 8002e88:	197b      	adds	r3, r7, r5
 8002e8a:	2200      	movs	r2, #0
 8002e8c:	5e9b      	ldrsh	r3, [r3, r2]
 8002e8e:	e036      	b.n	8002efe <scd4x_read_measurement_raw+0xca>
    }
    sensirion_i2c_hal_sleep_usec(1 * 1000);
 8002e90:	23fa      	movs	r3, #250	@ 0xfa
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	0018      	movs	r0, r3
 8002e96:	f000 fa27 	bl	80032e8 <sensirion_i2c_hal_sleep_usec>
    local_error = sensirion_i2c_read_data_inplace(_i2c_address, buffer_ptr, 6);
 8002e9a:	4b1d      	ldr	r3, [pc, #116]	@ (8002f10 <scd4x_read_measurement_raw+0xdc>)
 8002e9c:	781b      	ldrb	r3, [r3, #0]
 8002e9e:	251e      	movs	r5, #30
 8002ea0:	197c      	adds	r4, r7, r5
 8002ea2:	69b9      	ldr	r1, [r7, #24]
 8002ea4:	2206      	movs	r2, #6
 8002ea6:	0018      	movs	r0, r3
 8002ea8:	f000 f93e 	bl	8003128 <sensirion_i2c_read_data_inplace>
 8002eac:	0003      	movs	r3, r0
 8002eae:	8023      	strh	r3, [r4, #0]
    if (local_error != NO_ERROR) {
 8002eb0:	197b      	adds	r3, r7, r5
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	5e9b      	ldrsh	r3, [r3, r2]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d003      	beq.n	8002ec2 <scd4x_read_measurement_raw+0x8e>
        return local_error;
 8002eba:	197b      	adds	r3, r7, r5
 8002ebc:	2200      	movs	r2, #0
 8002ebe:	5e9b      	ldrsh	r3, [r3, r2]
 8002ec0:	e01d      	b.n	8002efe <scd4x_read_measurement_raw+0xca>
    }
    *co2_concentration = sensirion_common_bytes_to_uint16_t(&buffer_ptr[0]);
 8002ec2:	69bb      	ldr	r3, [r7, #24]
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f000 f85f 	bl	8002f88 <sensirion_common_bytes_to_uint16_t>
 8002eca:	0003      	movs	r3, r0
 8002ecc:	001a      	movs	r2, r3
 8002ece:	68fb      	ldr	r3, [r7, #12]
 8002ed0:	801a      	strh	r2, [r3, #0]
    *temperature = sensirion_common_bytes_to_uint16_t(&buffer_ptr[2]);
 8002ed2:	69bb      	ldr	r3, [r7, #24]
 8002ed4:	3302      	adds	r3, #2
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f000 f856 	bl	8002f88 <sensirion_common_bytes_to_uint16_t>
 8002edc:	0003      	movs	r3, r0
 8002ede:	001a      	movs	r2, r3
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	801a      	strh	r2, [r3, #0]
    *relative_humidity = sensirion_common_bytes_to_uint16_t(&buffer_ptr[4]);
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	3304      	adds	r3, #4
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f000 f84d 	bl	8002f88 <sensirion_common_bytes_to_uint16_t>
 8002eee:	0003      	movs	r3, r0
 8002ef0:	001a      	movs	r2, r3
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	801a      	strh	r2, [r3, #0]
    return local_error;
 8002ef6:	231e      	movs	r3, #30
 8002ef8:	18fb      	adds	r3, r7, r3
 8002efa:	2200      	movs	r2, #0
 8002efc:	5e9b      	ldrsh	r3, [r3, r2]
}
 8002efe:	0018      	movs	r0, r3
 8002f00:	46bd      	mov	sp, r7
 8002f02:	b009      	add	sp, #36	@ 0x24
 8002f04:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f06:	46c0      	nop			@ (mov r8, r8)
 8002f08:	20000358 	.word	0x20000358
 8002f0c:	0000ec05 	.word	0x0000ec05
 8002f10:	20000361 	.word	0x20000361

08002f14 <scd4x_read_measurement>:

int16_t scd4x_read_measurement(uint16_t* co2, int32_t* temperature_m_deg_c,
                               int32_t* humidity_m_percent_rh) {
 8002f14:	b5b0      	push	{r4, r5, r7, lr}
 8002f16:	b086      	sub	sp, #24
 8002f18:	af00      	add	r7, sp, #0
 8002f1a:	60f8      	str	r0, [r7, #12]
 8002f1c:	60b9      	str	r1, [r7, #8]
 8002f1e:	607a      	str	r2, [r7, #4]
    int16_t error;
    uint16_t temperature;
    uint16_t humidity;
    error = scd4x_read_measurement_raw(co2, &temperature, &humidity);
 8002f20:	2516      	movs	r5, #22
 8002f22:	197c      	adds	r4, r7, r5
 8002f24:	2312      	movs	r3, #18
 8002f26:	18fa      	adds	r2, r7, r3
 8002f28:	2314      	movs	r3, #20
 8002f2a:	18f9      	adds	r1, r7, r3
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	0018      	movs	r0, r3
 8002f30:	f7ff ff80 	bl	8002e34 <scd4x_read_measurement_raw>
 8002f34:	0003      	movs	r3, r0
 8002f36:	8023      	strh	r3, [r4, #0]
    if (error) {
 8002f38:	197b      	adds	r3, r7, r5
 8002f3a:	2200      	movs	r2, #0
 8002f3c:	5e9b      	ldrsh	r3, [r3, r2]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d003      	beq.n	8002f4a <scd4x_read_measurement+0x36>
        return error;
 8002f42:	197b      	adds	r3, r7, r5
 8002f44:	2200      	movs	r2, #0
 8002f46:	5e9b      	ldrsh	r3, [r3, r2]
 8002f48:	e014      	b.n	8002f74 <scd4x_read_measurement+0x60>
    }
    *temperature_m_deg_c = ((21875 * (int32_t)temperature) >> 13) - 45000;
 8002f4a:	2314      	movs	r3, #20
 8002f4c:	18fb      	adds	r3, r7, r3
 8002f4e:	881b      	ldrh	r3, [r3, #0]
 8002f50:	001a      	movs	r2, r3
 8002f52:	4b0a      	ldr	r3, [pc, #40]	@ (8002f7c <scd4x_read_measurement+0x68>)
 8002f54:	4353      	muls	r3, r2
 8002f56:	135b      	asrs	r3, r3, #13
 8002f58:	4a09      	ldr	r2, [pc, #36]	@ (8002f80 <scd4x_read_measurement+0x6c>)
 8002f5a:	189a      	adds	r2, r3, r2
 8002f5c:	68bb      	ldr	r3, [r7, #8]
 8002f5e:	601a      	str	r2, [r3, #0]
    *humidity_m_percent_rh = ((12500 * (int32_t)humidity) >> 13);
 8002f60:	2312      	movs	r3, #18
 8002f62:	18fb      	adds	r3, r7, r3
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	001a      	movs	r2, r3
 8002f68:	4b06      	ldr	r3, [pc, #24]	@ (8002f84 <scd4x_read_measurement+0x70>)
 8002f6a:	4353      	muls	r3, r2
 8002f6c:	135a      	asrs	r2, r3, #13
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	601a      	str	r2, [r3, #0]
    return NO_ERROR;
 8002f72:	2300      	movs	r3, #0
}
 8002f74:	0018      	movs	r0, r3
 8002f76:	46bd      	mov	sp, r7
 8002f78:	b006      	add	sp, #24
 8002f7a:	bdb0      	pop	{r4, r5, r7, pc}
 8002f7c:	00005573 	.word	0x00005573
 8002f80:	ffff5038 	.word	0xffff5038
 8002f84:	000030d4 	.word	0x000030d4

08002f88 <sensirion_common_bytes_to_uint16_t>:
 */

#include "sensirion_common.h"
#include "sensirion_config.h"

uint16_t sensirion_common_bytes_to_uint16_t(const uint8_t* bytes) {
 8002f88:	b580      	push	{r7, lr}
 8002f8a:	b082      	sub	sp, #8
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	6078      	str	r0, [r7, #4]
    return (uint16_t)bytes[0] << 8 | (uint16_t)bytes[1];
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	781b      	ldrb	r3, [r3, #0]
 8002f94:	b21b      	sxth	r3, r3
 8002f96:	021b      	lsls	r3, r3, #8
 8002f98:	b21a      	sxth	r2, r3
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	3301      	adds	r3, #1
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	b21b      	sxth	r3, r3
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	b21b      	sxth	r3, r3
 8002fa6:	b29b      	uxth	r3, r3
}
 8002fa8:	0018      	movs	r0, r3
 8002faa:	46bd      	mov	sp, r7
 8002fac:	b002      	add	sp, #8
 8002fae:	bd80      	pop	{r7, pc}

08002fb0 <sensirion_i2c_generate_crc>:
#include "sensirion_i2c.h"
#include "sensirion_common.h"
#include "sensirion_config.h"
#include "sensirion_i2c_hal.h"

uint8_t sensirion_i2c_generate_crc(const uint8_t* data, uint16_t count) {
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	000a      	movs	r2, r1
 8002fba:	1cbb      	adds	r3, r7, #2
 8002fbc:	801a      	strh	r2, [r3, #0]
    uint16_t current_byte;
    uint8_t crc = CRC8_INIT;
 8002fbe:	230d      	movs	r3, #13
 8002fc0:	18fb      	adds	r3, r7, r3
 8002fc2:	22ff      	movs	r2, #255	@ 0xff
 8002fc4:	701a      	strb	r2, [r3, #0]
    uint8_t crc_bit;

    /* calculates 8-Bit checksum with given polynomial */
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8002fc6:	230e      	movs	r3, #14
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	2200      	movs	r2, #0
 8002fcc:	801a      	strh	r2, [r3, #0]
 8002fce:	e038      	b.n	8003042 <sensirion_i2c_generate_crc+0x92>
        crc ^= (data[current_byte]);
 8002fd0:	230e      	movs	r3, #14
 8002fd2:	18fb      	adds	r3, r7, r3
 8002fd4:	881b      	ldrh	r3, [r3, #0]
 8002fd6:	687a      	ldr	r2, [r7, #4]
 8002fd8:	18d3      	adds	r3, r2, r3
 8002fda:	7819      	ldrb	r1, [r3, #0]
 8002fdc:	220d      	movs	r2, #13
 8002fde:	18bb      	adds	r3, r7, r2
 8002fe0:	18ba      	adds	r2, r7, r2
 8002fe2:	7812      	ldrb	r2, [r2, #0]
 8002fe4:	404a      	eors	r2, r1
 8002fe6:	701a      	strb	r2, [r3, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8002fe8:	230c      	movs	r3, #12
 8002fea:	18fb      	adds	r3, r7, r3
 8002fec:	2208      	movs	r2, #8
 8002fee:	701a      	strb	r2, [r3, #0]
 8002ff0:	e01c      	b.n	800302c <sensirion_i2c_generate_crc+0x7c>
            if (crc & 0x80)
 8002ff2:	210d      	movs	r1, #13
 8002ff4:	187b      	adds	r3, r7, r1
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	b25b      	sxtb	r3, r3
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	da0a      	bge.n	8003014 <sensirion_i2c_generate_crc+0x64>
                crc = (crc << 1) ^ CRC8_POLYNOMIAL;
 8002ffe:	187b      	adds	r3, r7, r1
 8003000:	781b      	ldrb	r3, [r3, #0]
 8003002:	b25b      	sxtb	r3, r3
 8003004:	18db      	adds	r3, r3, r3
 8003006:	b25b      	sxtb	r3, r3
 8003008:	2231      	movs	r2, #49	@ 0x31
 800300a:	4053      	eors	r3, r2
 800300c:	b25a      	sxtb	r2, r3
 800300e:	187b      	adds	r3, r7, r1
 8003010:	701a      	strb	r2, [r3, #0]
 8003012:	e005      	b.n	8003020 <sensirion_i2c_generate_crc+0x70>
            else
                crc = (crc << 1);
 8003014:	230d      	movs	r3, #13
 8003016:	18fa      	adds	r2, r7, r3
 8003018:	18fb      	adds	r3, r7, r3
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	18db      	adds	r3, r3, r3
 800301e:	7013      	strb	r3, [r2, #0]
        for (crc_bit = 8; crc_bit > 0; --crc_bit) {
 8003020:	220c      	movs	r2, #12
 8003022:	18bb      	adds	r3, r7, r2
 8003024:	18ba      	adds	r2, r7, r2
 8003026:	7812      	ldrb	r2, [r2, #0]
 8003028:	3a01      	subs	r2, #1
 800302a:	701a      	strb	r2, [r3, #0]
 800302c:	230c      	movs	r3, #12
 800302e:	18fb      	adds	r3, r7, r3
 8003030:	781b      	ldrb	r3, [r3, #0]
 8003032:	2b00      	cmp	r3, #0
 8003034:	d1dd      	bne.n	8002ff2 <sensirion_i2c_generate_crc+0x42>
    for (current_byte = 0; current_byte < count; ++current_byte) {
 8003036:	220e      	movs	r2, #14
 8003038:	18bb      	adds	r3, r7, r2
 800303a:	18ba      	adds	r2, r7, r2
 800303c:	8812      	ldrh	r2, [r2, #0]
 800303e:	3201      	adds	r2, #1
 8003040:	801a      	strh	r2, [r3, #0]
 8003042:	230e      	movs	r3, #14
 8003044:	18fa      	adds	r2, r7, r3
 8003046:	1cbb      	adds	r3, r7, #2
 8003048:	8812      	ldrh	r2, [r2, #0]
 800304a:	881b      	ldrh	r3, [r3, #0]
 800304c:	429a      	cmp	r2, r3
 800304e:	d3bf      	bcc.n	8002fd0 <sensirion_i2c_generate_crc+0x20>
        }
    }
    return crc;
 8003050:	230d      	movs	r3, #13
 8003052:	18fb      	adds	r3, r7, r3
 8003054:	781b      	ldrb	r3, [r3, #0]
}
 8003056:	0018      	movs	r0, r3
 8003058:	46bd      	mov	sp, r7
 800305a:	b004      	add	sp, #16
 800305c:	bd80      	pop	{r7, pc}

0800305e <sensirion_i2c_check_crc>:

int8_t sensirion_i2c_check_crc(const uint8_t* data, uint16_t count,
                               uint8_t checksum) {
 800305e:	b580      	push	{r7, lr}
 8003060:	b082      	sub	sp, #8
 8003062:	af00      	add	r7, sp, #0
 8003064:	6078      	str	r0, [r7, #4]
 8003066:	0008      	movs	r0, r1
 8003068:	0011      	movs	r1, r2
 800306a:	1cbb      	adds	r3, r7, #2
 800306c:	1c02      	adds	r2, r0, #0
 800306e:	801a      	strh	r2, [r3, #0]
 8003070:	1c7b      	adds	r3, r7, #1
 8003072:	1c0a      	adds	r2, r1, #0
 8003074:	701a      	strb	r2, [r3, #0]
    if (sensirion_i2c_generate_crc(data, count) != checksum)
 8003076:	1cbb      	adds	r3, r7, #2
 8003078:	881a      	ldrh	r2, [r3, #0]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	0011      	movs	r1, r2
 800307e:	0018      	movs	r0, r3
 8003080:	f7ff ff96 	bl	8002fb0 <sensirion_i2c_generate_crc>
 8003084:	0003      	movs	r3, r0
 8003086:	001a      	movs	r2, r3
 8003088:	1c7b      	adds	r3, r7, #1
 800308a:	781b      	ldrb	r3, [r3, #0]
 800308c:	4293      	cmp	r3, r2
 800308e:	d001      	beq.n	8003094 <sensirion_i2c_check_crc+0x36>
        return CRC_ERROR;
 8003090:	2301      	movs	r3, #1
 8003092:	e000      	b.n	8003096 <sensirion_i2c_check_crc+0x38>
    return NO_ERROR;
 8003094:	2300      	movs	r3, #0
}
 8003096:	0018      	movs	r0, r3
 8003098:	46bd      	mov	sp, r7
 800309a:	b002      	add	sp, #8
 800309c:	bd80      	pop	{r7, pc}

0800309e <sensirion_i2c_add_command16_to_buffer>:
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
    return offset;
}

uint16_t sensirion_i2c_add_command16_to_buffer(uint8_t* buffer, uint16_t offset,
                                               uint16_t command) {
 800309e:	b580      	push	{r7, lr}
 80030a0:	b082      	sub	sp, #8
 80030a2:	af00      	add	r7, sp, #0
 80030a4:	6078      	str	r0, [r7, #4]
 80030a6:	0008      	movs	r0, r1
 80030a8:	0011      	movs	r1, r2
 80030aa:	1cbb      	adds	r3, r7, #2
 80030ac:	1c02      	adds	r2, r0, #0
 80030ae:	801a      	strh	r2, [r3, #0]
 80030b0:	003b      	movs	r3, r7
 80030b2:	1c0a      	adds	r2, r1, #0
 80030b4:	801a      	strh	r2, [r3, #0]
    buffer[offset++] = (uint8_t)((command & 0xFF00) >> 8);
 80030b6:	003b      	movs	r3, r7
 80030b8:	881b      	ldrh	r3, [r3, #0]
 80030ba:	0a1b      	lsrs	r3, r3, #8
 80030bc:	b299      	uxth	r1, r3
 80030be:	1cbb      	adds	r3, r7, #2
 80030c0:	881b      	ldrh	r3, [r3, #0]
 80030c2:	1cba      	adds	r2, r7, #2
 80030c4:	1c58      	adds	r0, r3, #1
 80030c6:	8010      	strh	r0, [r2, #0]
 80030c8:	001a      	movs	r2, r3
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	189b      	adds	r3, r3, r2
 80030ce:	b2ca      	uxtb	r2, r1
 80030d0:	701a      	strb	r2, [r3, #0]
    buffer[offset++] = (uint8_t)((command & 0x00FF) >> 0);
 80030d2:	1cbb      	adds	r3, r7, #2
 80030d4:	881b      	ldrh	r3, [r3, #0]
 80030d6:	1cba      	adds	r2, r7, #2
 80030d8:	1c59      	adds	r1, r3, #1
 80030da:	8011      	strh	r1, [r2, #0]
 80030dc:	001a      	movs	r2, r3
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	189b      	adds	r3, r3, r2
 80030e2:	003a      	movs	r2, r7
 80030e4:	8812      	ldrh	r2, [r2, #0]
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	701a      	strb	r2, [r3, #0]
    return offset;
 80030ea:	1cbb      	adds	r3, r7, #2
 80030ec:	881b      	ldrh	r3, [r3, #0]
}
 80030ee:	0018      	movs	r0, r3
 80030f0:	46bd      	mov	sp, r7
 80030f2:	b002      	add	sp, #8
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <sensirion_i2c_write_data>:

    return offset;
}

int16_t sensirion_i2c_write_data(uint8_t address, const uint8_t* data,
                                 uint16_t data_length) {
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6039      	str	r1, [r7, #0]
 80030fe:	0011      	movs	r1, r2
 8003100:	1dfb      	adds	r3, r7, #7
 8003102:	1c02      	adds	r2, r0, #0
 8003104:	701a      	strb	r2, [r3, #0]
 8003106:	1d3b      	adds	r3, r7, #4
 8003108:	1c0a      	adds	r2, r1, #0
 800310a:	801a      	strh	r2, [r3, #0]
    return sensirion_i2c_hal_write(address, data, data_length);
 800310c:	1d3b      	adds	r3, r7, #4
 800310e:	881b      	ldrh	r3, [r3, #0]
 8003110:	b2da      	uxtb	r2, r3
 8003112:	6839      	ldr	r1, [r7, #0]
 8003114:	1dfb      	adds	r3, r7, #7
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	0018      	movs	r0, r3
 800311a:	f000 f8bd 	bl	8003298 <sensirion_i2c_hal_write>
 800311e:	0003      	movs	r3, r0
}
 8003120:	0018      	movs	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	b002      	add	sp, #8
 8003126:	bd80      	pop	{r7, pc}

08003128 <sensirion_i2c_read_data_inplace>:

int16_t sensirion_i2c_read_data_inplace(uint8_t address, uint8_t* buffer,
                                        uint16_t expected_data_length) {
 8003128:	b5b0      	push	{r4, r5, r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6039      	str	r1, [r7, #0]
 8003130:	0011      	movs	r1, r2
 8003132:	1dfb      	adds	r3, r7, #7
 8003134:	1c02      	adds	r2, r0, #0
 8003136:	701a      	strb	r2, [r3, #0]
 8003138:	1d3b      	adds	r3, r7, #4
 800313a:	1c0a      	adds	r2, r1, #0
 800313c:	801a      	strh	r2, [r3, #0]
    int16_t error;
    uint16_t i, j;
    uint16_t size = (expected_data_length / SENSIRION_WORD_SIZE) *
 800313e:	1d3b      	adds	r3, r7, #4
 8003140:	881b      	ldrh	r3, [r3, #0]
 8003142:	085b      	lsrs	r3, r3, #1
 8003144:	b29b      	uxth	r3, r3
 8003146:	220a      	movs	r2, #10
 8003148:	18ba      	adds	r2, r7, r2
 800314a:	1c19      	adds	r1, r3, #0
 800314c:	1c0b      	adds	r3, r1, #0
 800314e:	18db      	adds	r3, r3, r3
 8003150:	185b      	adds	r3, r3, r1
 8003152:	8013      	strh	r3, [r2, #0]
                    (SENSIRION_WORD_SIZE + CRC8_LEN);

    if (expected_data_length % SENSIRION_WORD_SIZE != 0) {
 8003154:	1d3b      	adds	r3, r7, #4
 8003156:	881b      	ldrh	r3, [r3, #0]
 8003158:	2201      	movs	r2, #1
 800315a:	4013      	ands	r3, r2
 800315c:	b29b      	uxth	r3, r3
 800315e:	2b00      	cmp	r3, #0
 8003160:	d001      	beq.n	8003166 <sensirion_i2c_read_data_inplace+0x3e>
        return BYTE_NUM_ERROR;
 8003162:	2304      	movs	r3, #4
 8003164:	e06c      	b.n	8003240 <sensirion_i2c_read_data_inplace+0x118>
    }

    error = sensirion_i2c_hal_read(address, buffer, size);
 8003166:	230a      	movs	r3, #10
 8003168:	18fb      	adds	r3, r7, r3
 800316a:	881b      	ldrh	r3, [r3, #0]
 800316c:	b2da      	uxtb	r2, r3
 800316e:	6839      	ldr	r1, [r7, #0]
 8003170:	1dfb      	adds	r3, r7, #7
 8003172:	781b      	ldrb	r3, [r3, #0]
 8003174:	0018      	movs	r0, r3
 8003176:	f000 f867 	bl	8003248 <sensirion_i2c_hal_read>
 800317a:	0003      	movs	r3, r0
 800317c:	001a      	movs	r2, r3
 800317e:	2108      	movs	r1, #8
 8003180:	187b      	adds	r3, r7, r1
 8003182:	801a      	strh	r2, [r3, #0]
    if (error) {
 8003184:	000a      	movs	r2, r1
 8003186:	18bb      	adds	r3, r7, r2
 8003188:	2100      	movs	r1, #0
 800318a:	5e5b      	ldrsh	r3, [r3, r1]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d003      	beq.n	8003198 <sensirion_i2c_read_data_inplace+0x70>
        return error;
 8003190:	18bb      	adds	r3, r7, r2
 8003192:	2200      	movs	r2, #0
 8003194:	5e9b      	ldrsh	r3, [r3, r2]
 8003196:	e053      	b.n	8003240 <sensirion_i2c_read_data_inplace+0x118>
    }

    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8003198:	230e      	movs	r3, #14
 800319a:	18fb      	adds	r3, r7, r3
 800319c:	2200      	movs	r2, #0
 800319e:	801a      	strh	r2, [r3, #0]
 80031a0:	230c      	movs	r3, #12
 80031a2:	18fb      	adds	r3, r7, r3
 80031a4:	2200      	movs	r2, #0
 80031a6:	801a      	strh	r2, [r3, #0]
 80031a8:	e041      	b.n	800322e <sensirion_i2c_read_data_inplace+0x106>

        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80031aa:	210e      	movs	r1, #14
 80031ac:	187b      	adds	r3, r7, r1
 80031ae:	881b      	ldrh	r3, [r3, #0]
 80031b0:	683a      	ldr	r2, [r7, #0]
 80031b2:	18d0      	adds	r0, r2, r3
                                        buffer[i + SENSIRION_WORD_SIZE]);
 80031b4:	187b      	adds	r3, r7, r1
 80031b6:	881b      	ldrh	r3, [r3, #0]
 80031b8:	3302      	adds	r3, #2
 80031ba:	683a      	ldr	r2, [r7, #0]
 80031bc:	18d3      	adds	r3, r2, r3
        error = sensirion_i2c_check_crc(&buffer[i], SENSIRION_WORD_SIZE,
 80031be:	781b      	ldrb	r3, [r3, #0]
 80031c0:	001a      	movs	r2, r3
 80031c2:	2102      	movs	r1, #2
 80031c4:	f7ff ff4b 	bl	800305e <sensirion_i2c_check_crc>
 80031c8:	0003      	movs	r3, r0
 80031ca:	001a      	movs	r2, r3
 80031cc:	2108      	movs	r1, #8
 80031ce:	187b      	adds	r3, r7, r1
 80031d0:	801a      	strh	r2, [r3, #0]
        if (error) {
 80031d2:	000a      	movs	r2, r1
 80031d4:	18bb      	adds	r3, r7, r2
 80031d6:	2100      	movs	r1, #0
 80031d8:	5e5b      	ldrsh	r3, [r3, r1]
 80031da:	2b00      	cmp	r3, #0
 80031dc:	d003      	beq.n	80031e6 <sensirion_i2c_read_data_inplace+0xbe>
            return error;
 80031de:	18bb      	adds	r3, r7, r2
 80031e0:	2200      	movs	r2, #0
 80031e2:	5e9b      	ldrsh	r3, [r3, r2]
 80031e4:	e02c      	b.n	8003240 <sensirion_i2c_read_data_inplace+0x118>
        }
        buffer[j++] = buffer[i];
 80031e6:	240e      	movs	r4, #14
 80031e8:	193b      	adds	r3, r7, r4
 80031ea:	881b      	ldrh	r3, [r3, #0]
 80031ec:	683a      	ldr	r2, [r7, #0]
 80031ee:	18d2      	adds	r2, r2, r3
 80031f0:	250c      	movs	r5, #12
 80031f2:	197b      	adds	r3, r7, r5
 80031f4:	881b      	ldrh	r3, [r3, #0]
 80031f6:	1979      	adds	r1, r7, r5
 80031f8:	1c58      	adds	r0, r3, #1
 80031fa:	8008      	strh	r0, [r1, #0]
 80031fc:	0019      	movs	r1, r3
 80031fe:	683b      	ldr	r3, [r7, #0]
 8003200:	185b      	adds	r3, r3, r1
 8003202:	7812      	ldrb	r2, [r2, #0]
 8003204:	701a      	strb	r2, [r3, #0]
        buffer[j++] = buffer[i + 1];
 8003206:	193b      	adds	r3, r7, r4
 8003208:	881b      	ldrh	r3, [r3, #0]
 800320a:	3301      	adds	r3, #1
 800320c:	683a      	ldr	r2, [r7, #0]
 800320e:	18d2      	adds	r2, r2, r3
 8003210:	197b      	adds	r3, r7, r5
 8003212:	881b      	ldrh	r3, [r3, #0]
 8003214:	1979      	adds	r1, r7, r5
 8003216:	1c58      	adds	r0, r3, #1
 8003218:	8008      	strh	r0, [r1, #0]
 800321a:	0019      	movs	r1, r3
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	185b      	adds	r3, r3, r1
 8003220:	7812      	ldrb	r2, [r2, #0]
 8003222:	701a      	strb	r2, [r3, #0]
    for (i = 0, j = 0; i < size; i += SENSIRION_WORD_SIZE + CRC8_LEN) {
 8003224:	193b      	adds	r3, r7, r4
 8003226:	193a      	adds	r2, r7, r4
 8003228:	8812      	ldrh	r2, [r2, #0]
 800322a:	3203      	adds	r2, #3
 800322c:	801a      	strh	r2, [r3, #0]
 800322e:	230e      	movs	r3, #14
 8003230:	18fa      	adds	r2, r7, r3
 8003232:	230a      	movs	r3, #10
 8003234:	18fb      	adds	r3, r7, r3
 8003236:	8812      	ldrh	r2, [r2, #0]
 8003238:	881b      	ldrh	r3, [r3, #0]
 800323a:	429a      	cmp	r2, r3
 800323c:	d3b5      	bcc.n	80031aa <sensirion_i2c_read_data_inplace+0x82>
    }

    return NO_ERROR;
 800323e:	2300      	movs	r3, #0
}
 8003240:	0018      	movs	r0, r3
 8003242:	46bd      	mov	sp, r7
 8003244:	b004      	add	sp, #16
 8003246:	bdb0      	pop	{r4, r5, r7, pc}

08003248 <sensirion_i2c_hal_read>:
// Nothing to free for STM32 HAL
void sensirion_i2c_hal_free(void) {
}

// I2C read using HAL
int8_t sensirion_i2c_hal_read(uint8_t address, uint8_t* data, uint8_t count) {
 8003248:	b590      	push	{r4, r7, lr}
 800324a:	b085      	sub	sp, #20
 800324c:	af02      	add	r7, sp, #8
 800324e:	6039      	str	r1, [r7, #0]
 8003250:	0011      	movs	r1, r2
 8003252:	1dfb      	adds	r3, r7, #7
 8003254:	1c02      	adds	r2, r0, #0
 8003256:	701a      	strb	r2, [r3, #0]
 8003258:	1dbb      	adds	r3, r7, #6
 800325a:	1c0a      	adds	r2, r1, #0
 800325c:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Receive(&hi2c1, (address << 1), data, count, HAL_MAX_DELAY) == HAL_OK)
 800325e:	1dfb      	adds	r3, r7, #7
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	b29b      	uxth	r3, r3
 8003264:	18db      	adds	r3, r3, r3
 8003266:	b299      	uxth	r1, r3
 8003268:	1dbb      	adds	r3, r7, #6
 800326a:	781b      	ldrb	r3, [r3, #0]
 800326c:	b29c      	uxth	r4, r3
 800326e:	683a      	ldr	r2, [r7, #0]
 8003270:	4808      	ldr	r0, [pc, #32]	@ (8003294 <sensirion_i2c_hal_read+0x4c>)
 8003272:	2301      	movs	r3, #1
 8003274:	425b      	negs	r3, r3
 8003276:	9300      	str	r3, [sp, #0]
 8003278:	0023      	movs	r3, r4
 800327a:	f000 feeb 	bl	8004054 <HAL_I2C_Master_Receive>
 800327e:	1e03      	subs	r3, r0, #0
 8003280:	d101      	bne.n	8003286 <sensirion_i2c_hal_read+0x3e>
        return 0;
 8003282:	2300      	movs	r3, #0
 8003284:	e001      	b.n	800328a <sensirion_i2c_hal_read+0x42>
    else
        return -1;
 8003286:	2301      	movs	r3, #1
 8003288:	425b      	negs	r3, r3
}
 800328a:	0018      	movs	r0, r3
 800328c:	46bd      	mov	sp, r7
 800328e:	b003      	add	sp, #12
 8003290:	bd90      	pop	{r4, r7, pc}
 8003292:	46c0      	nop			@ (mov r8, r8)
 8003294:	200001f0 	.word	0x200001f0

08003298 <sensirion_i2c_hal_write>:

// I2C write using HAL
int8_t sensirion_i2c_hal_write(uint8_t address, const uint8_t* data, uint8_t count) {
 8003298:	b590      	push	{r4, r7, lr}
 800329a:	b085      	sub	sp, #20
 800329c:	af02      	add	r7, sp, #8
 800329e:	6039      	str	r1, [r7, #0]
 80032a0:	0011      	movs	r1, r2
 80032a2:	1dfb      	adds	r3, r7, #7
 80032a4:	1c02      	adds	r2, r0, #0
 80032a6:	701a      	strb	r2, [r3, #0]
 80032a8:	1dbb      	adds	r3, r7, #6
 80032aa:	1c0a      	adds	r2, r1, #0
 80032ac:	701a      	strb	r2, [r3, #0]
    if(HAL_I2C_Master_Transmit(&hi2c1, (address << 1), (uint8_t*)data, count, HAL_MAX_DELAY) == HAL_OK)
 80032ae:	1dfb      	adds	r3, r7, #7
 80032b0:	781b      	ldrb	r3, [r3, #0]
 80032b2:	b29b      	uxth	r3, r3
 80032b4:	18db      	adds	r3, r3, r3
 80032b6:	b299      	uxth	r1, r3
 80032b8:	1dbb      	adds	r3, r7, #6
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	b29c      	uxth	r4, r3
 80032be:	683a      	ldr	r2, [r7, #0]
 80032c0:	4808      	ldr	r0, [pc, #32]	@ (80032e4 <sensirion_i2c_hal_write+0x4c>)
 80032c2:	2301      	movs	r3, #1
 80032c4:	425b      	negs	r3, r3
 80032c6:	9300      	str	r3, [sp, #0]
 80032c8:	0023      	movs	r3, r4
 80032ca:	f000 fd99 	bl	8003e00 <HAL_I2C_Master_Transmit>
 80032ce:	1e03      	subs	r3, r0, #0
 80032d0:	d101      	bne.n	80032d6 <sensirion_i2c_hal_write+0x3e>
        return 0;
 80032d2:	2300      	movs	r3, #0
 80032d4:	e001      	b.n	80032da <sensirion_i2c_hal_write+0x42>
    else
        return -1;
 80032d6:	2301      	movs	r3, #1
 80032d8:	425b      	negs	r3, r3
}
 80032da:	0018      	movs	r0, r3
 80032dc:	46bd      	mov	sp, r7
 80032de:	b003      	add	sp, #12
 80032e0:	bd90      	pop	{r4, r7, pc}
 80032e2:	46c0      	nop			@ (mov r8, r8)
 80032e4:	200001f0 	.word	0x200001f0

080032e8 <sensirion_i2c_hal_sleep_usec>:

// Sleep in microseconds (approximate using HAL_Delay)
void sensirion_i2c_hal_sleep_usec(uint32_t useconds) {
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
    HAL_Delay((useconds + 999) / 1000);  // round up to milliseconds
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	4a08      	ldr	r2, [pc, #32]	@ (8003314 <sensirion_i2c_hal_sleep_usec+0x2c>)
 80032f4:	4694      	mov	ip, r2
 80032f6:	4463      	add	r3, ip
 80032f8:	22fa      	movs	r2, #250	@ 0xfa
 80032fa:	0091      	lsls	r1, r2, #2
 80032fc:	0018      	movs	r0, r3
 80032fe:	f7fc ff1d 	bl	800013c <__udivsi3>
 8003302:	0003      	movs	r3, r0
 8003304:	0018      	movs	r0, r3
 8003306:	f000 fa7b 	bl	8003800 <HAL_Delay>
}
 800330a:	46c0      	nop			@ (mov r8, r8)
 800330c:	46bd      	mov	sp, r7
 800330e:	b002      	add	sp, #8
 8003310:	bd80      	pop	{r7, pc}
 8003312:	46c0      	nop			@ (mov r8, r8)
 8003314:	000003e7 	.word	0x000003e7

08003318 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003318:	b580      	push	{r7, lr}
 800331a:	b082      	sub	sp, #8
 800331c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800331e:	4b0f      	ldr	r3, [pc, #60]	@ (800335c <HAL_MspInit+0x44>)
 8003320:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003322:	4b0e      	ldr	r3, [pc, #56]	@ (800335c <HAL_MspInit+0x44>)
 8003324:	2101      	movs	r1, #1
 8003326:	430a      	orrs	r2, r1
 8003328:	641a      	str	r2, [r3, #64]	@ 0x40
 800332a:	4b0c      	ldr	r3, [pc, #48]	@ (800335c <HAL_MspInit+0x44>)
 800332c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800332e:	2201      	movs	r2, #1
 8003330:	4013      	ands	r3, r2
 8003332:	607b      	str	r3, [r7, #4]
 8003334:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003336:	4b09      	ldr	r3, [pc, #36]	@ (800335c <HAL_MspInit+0x44>)
 8003338:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800333a:	4b08      	ldr	r3, [pc, #32]	@ (800335c <HAL_MspInit+0x44>)
 800333c:	2180      	movs	r1, #128	@ 0x80
 800333e:	0549      	lsls	r1, r1, #21
 8003340:	430a      	orrs	r2, r1
 8003342:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003344:	4b05      	ldr	r3, [pc, #20]	@ (800335c <HAL_MspInit+0x44>)
 8003346:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003348:	2380      	movs	r3, #128	@ 0x80
 800334a:	055b      	lsls	r3, r3, #21
 800334c:	4013      	ands	r3, r2
 800334e:	603b      	str	r3, [r7, #0]
 8003350:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003352:	46c0      	nop			@ (mov r8, r8)
 8003354:	46bd      	mov	sp, r7
 8003356:	b002      	add	sp, #8
 8003358:	bd80      	pop	{r7, pc}
 800335a:	46c0      	nop			@ (mov r8, r8)
 800335c:	40021000 	.word	0x40021000

08003360 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003360:	b590      	push	{r4, r7, lr}
 8003362:	b097      	sub	sp, #92	@ 0x5c
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003368:	2344      	movs	r3, #68	@ 0x44
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	0018      	movs	r0, r3
 800336e:	2314      	movs	r3, #20
 8003370:	001a      	movs	r2, r3
 8003372:	2100      	movs	r1, #0
 8003374:	f003 fe42 	bl	8006ffc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003378:	2410      	movs	r4, #16
 800337a:	193b      	adds	r3, r7, r4
 800337c:	0018      	movs	r0, r3
 800337e:	2334      	movs	r3, #52	@ 0x34
 8003380:	001a      	movs	r2, r3
 8003382:	2100      	movs	r1, #0
 8003384:	f003 fe3a 	bl	8006ffc <memset>
  if(hi2c->Instance==I2C1)
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	4a23      	ldr	r2, [pc, #140]	@ (800341c <HAL_I2C_MspInit+0xbc>)
 800338e:	4293      	cmp	r3, r2
 8003390:	d13f      	bne.n	8003412 <HAL_I2C_MspInit+0xb2>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8003392:	193b      	adds	r3, r7, r4
 8003394:	2220      	movs	r2, #32
 8003396:	601a      	str	r2, [r3, #0]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8003398:	193b      	adds	r3, r7, r4
 800339a:	2200      	movs	r2, #0
 800339c:	611a      	str	r2, [r3, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800339e:	193b      	adds	r3, r7, r4
 80033a0:	0018      	movs	r0, r3
 80033a2:	f001 ffdb 	bl	800535c <HAL_RCCEx_PeriphCLKConfig>
 80033a6:	1e03      	subs	r3, r0, #0
 80033a8:	d001      	beq.n	80033ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80033aa:	f7ff fcf5 	bl	8002d98 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033ae:	4b1c      	ldr	r3, [pc, #112]	@ (8003420 <HAL_I2C_MspInit+0xc0>)
 80033b0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80033b2:	4b1b      	ldr	r3, [pc, #108]	@ (8003420 <HAL_I2C_MspInit+0xc0>)
 80033b4:	2101      	movs	r1, #1
 80033b6:	430a      	orrs	r2, r1
 80033b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80033ba:	4b19      	ldr	r3, [pc, #100]	@ (8003420 <HAL_I2C_MspInit+0xc0>)
 80033bc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80033be:	2201      	movs	r2, #1
 80033c0:	4013      	ands	r3, r2
 80033c2:	60fb      	str	r3, [r7, #12]
 80033c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PA9     ------> I2C1_SCL
    PA10     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80033c6:	2144      	movs	r1, #68	@ 0x44
 80033c8:	187b      	adds	r3, r7, r1
 80033ca:	22c0      	movs	r2, #192	@ 0xc0
 80033cc:	00d2      	lsls	r2, r2, #3
 80033ce:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80033d0:	187b      	adds	r3, r7, r1
 80033d2:	2212      	movs	r2, #18
 80033d4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80033d6:	187b      	adds	r3, r7, r1
 80033d8:	2201      	movs	r2, #1
 80033da:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80033dc:	187b      	adds	r3, r7, r1
 80033de:	2200      	movs	r2, #0
 80033e0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 80033e2:	187b      	adds	r3, r7, r1
 80033e4:	2206      	movs	r2, #6
 80033e6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80033e8:	187a      	adds	r2, r7, r1
 80033ea:	23a0      	movs	r3, #160	@ 0xa0
 80033ec:	05db      	lsls	r3, r3, #23
 80033ee:	0011      	movs	r1, r2
 80033f0:	0018      	movs	r0, r3
 80033f2:	f000 fadd 	bl	80039b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80033f6:	4b0a      	ldr	r3, [pc, #40]	@ (8003420 <HAL_I2C_MspInit+0xc0>)
 80033f8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80033fa:	4b09      	ldr	r3, [pc, #36]	@ (8003420 <HAL_I2C_MspInit+0xc0>)
 80033fc:	2180      	movs	r1, #128	@ 0x80
 80033fe:	0389      	lsls	r1, r1, #14
 8003400:	430a      	orrs	r2, r1
 8003402:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003404:	4b06      	ldr	r3, [pc, #24]	@ (8003420 <HAL_I2C_MspInit+0xc0>)
 8003406:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003408:	2380      	movs	r3, #128	@ 0x80
 800340a:	039b      	lsls	r3, r3, #14
 800340c:	4013      	ands	r3, r2
 800340e:	60bb      	str	r3, [r7, #8]
 8003410:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8003412:	46c0      	nop			@ (mov r8, r8)
 8003414:	46bd      	mov	sp, r7
 8003416:	b017      	add	sp, #92	@ 0x5c
 8003418:	bd90      	pop	{r4, r7, pc}
 800341a:	46c0      	nop			@ (mov r8, r8)
 800341c:	40005400 	.word	0x40005400
 8003420:	40021000 	.word	0x40021000

08003424 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003424:	b590      	push	{r4, r7, lr}
 8003426:	b097      	sub	sp, #92	@ 0x5c
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800342c:	2344      	movs	r3, #68	@ 0x44
 800342e:	18fb      	adds	r3, r7, r3
 8003430:	0018      	movs	r0, r3
 8003432:	2314      	movs	r3, #20
 8003434:	001a      	movs	r2, r3
 8003436:	2100      	movs	r1, #0
 8003438:	f003 fde0 	bl	8006ffc <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800343c:	2410      	movs	r4, #16
 800343e:	193b      	adds	r3, r7, r4
 8003440:	0018      	movs	r0, r3
 8003442:	2334      	movs	r3, #52	@ 0x34
 8003444:	001a      	movs	r2, r3
 8003446:	2100      	movs	r1, #0
 8003448:	f003 fdd8 	bl	8006ffc <memset>
  if(huart->Instance==USART2)
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4a22      	ldr	r2, [pc, #136]	@ (80034dc <HAL_UART_MspInit+0xb8>)
 8003452:	4293      	cmp	r3, r2
 8003454:	d13e      	bne.n	80034d4 <HAL_UART_MspInit+0xb0>

    /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8003456:	193b      	adds	r3, r7, r4
 8003458:	2202      	movs	r2, #2
 800345a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 800345c:	193b      	adds	r3, r7, r4
 800345e:	2200      	movs	r2, #0
 8003460:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003462:	193b      	adds	r3, r7, r4
 8003464:	0018      	movs	r0, r3
 8003466:	f001 ff79 	bl	800535c <HAL_RCCEx_PeriphCLKConfig>
 800346a:	1e03      	subs	r3, r0, #0
 800346c:	d001      	beq.n	8003472 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800346e:	f7ff fc93 	bl	8002d98 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8003472:	4b1b      	ldr	r3, [pc, #108]	@ (80034e0 <HAL_UART_MspInit+0xbc>)
 8003474:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003476:	4b1a      	ldr	r3, [pc, #104]	@ (80034e0 <HAL_UART_MspInit+0xbc>)
 8003478:	2180      	movs	r1, #128	@ 0x80
 800347a:	0289      	lsls	r1, r1, #10
 800347c:	430a      	orrs	r2, r1
 800347e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003480:	4b17      	ldr	r3, [pc, #92]	@ (80034e0 <HAL_UART_MspInit+0xbc>)
 8003482:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003484:	2380      	movs	r3, #128	@ 0x80
 8003486:	029b      	lsls	r3, r3, #10
 8003488:	4013      	ands	r3, r2
 800348a:	60fb      	str	r3, [r7, #12]
 800348c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800348e:	4b14      	ldr	r3, [pc, #80]	@ (80034e0 <HAL_UART_MspInit+0xbc>)
 8003490:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003492:	4b13      	ldr	r3, [pc, #76]	@ (80034e0 <HAL_UART_MspInit+0xbc>)
 8003494:	2101      	movs	r1, #1
 8003496:	430a      	orrs	r2, r1
 8003498:	635a      	str	r2, [r3, #52]	@ 0x34
 800349a:	4b11      	ldr	r3, [pc, #68]	@ (80034e0 <HAL_UART_MspInit+0xbc>)
 800349c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800349e:	2201      	movs	r2, #1
 80034a0:	4013      	ands	r3, r2
 80034a2:	60bb      	str	r3, [r7, #8]
 80034a4:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80034a6:	2144      	movs	r1, #68	@ 0x44
 80034a8:	187b      	adds	r3, r7, r1
 80034aa:	220c      	movs	r2, #12
 80034ac:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ae:	187b      	adds	r3, r7, r1
 80034b0:	2202      	movs	r2, #2
 80034b2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034b4:	187b      	adds	r3, r7, r1
 80034b6:	2200      	movs	r2, #0
 80034b8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034ba:	187b      	adds	r3, r7, r1
 80034bc:	2200      	movs	r2, #0
 80034be:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 80034c0:	187b      	adds	r3, r7, r1
 80034c2:	2201      	movs	r2, #1
 80034c4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034c6:	187a      	adds	r2, r7, r1
 80034c8:	23a0      	movs	r3, #160	@ 0xa0
 80034ca:	05db      	lsls	r3, r3, #23
 80034cc:	0011      	movs	r1, r2
 80034ce:	0018      	movs	r0, r3
 80034d0:	f000 fa6e 	bl	80039b0 <HAL_GPIO_Init>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 80034d4:	46c0      	nop			@ (mov r8, r8)
 80034d6:	46bd      	mov	sp, r7
 80034d8:	b017      	add	sp, #92	@ 0x5c
 80034da:	bd90      	pop	{r4, r7, pc}
 80034dc:	40004400 	.word	0x40004400
 80034e0:	40021000 	.word	0x40021000

080034e4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80034e4:	b580      	push	{r7, lr}
 80034e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80034e8:	46c0      	nop			@ (mov r8, r8)
 80034ea:	e7fd      	b.n	80034e8 <NMI_Handler+0x4>

080034ec <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80034f0:	46c0      	nop			@ (mov r8, r8)
 80034f2:	e7fd      	b.n	80034f0 <HardFault_Handler+0x4>

080034f4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80034f4:	b580      	push	{r7, lr}
 80034f6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80034f8:	46c0      	nop			@ (mov r8, r8)
 80034fa:	46bd      	mov	sp, r7
 80034fc:	bd80      	pop	{r7, pc}

080034fe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003502:	46c0      	nop			@ (mov r8, r8)
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}

08003508 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800350c:	f000 f95c 	bl	80037c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003510:	46c0      	nop			@ (mov r8, r8)
 8003512:	46bd      	mov	sp, r7
 8003514:	bd80      	pop	{r7, pc}

08003516 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003516:	b580      	push	{r7, lr}
 8003518:	af00      	add	r7, sp, #0
  return 1;
 800351a:	2301      	movs	r3, #1
}
 800351c:	0018      	movs	r0, r3
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <_kill>:

int _kill(int pid, int sig)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
 800352a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800352c:	f003 fdc0 	bl	80070b0 <__errno>
 8003530:	0003      	movs	r3, r0
 8003532:	2216      	movs	r2, #22
 8003534:	601a      	str	r2, [r3, #0]
  return -1;
 8003536:	2301      	movs	r3, #1
 8003538:	425b      	negs	r3, r3
}
 800353a:	0018      	movs	r0, r3
 800353c:	46bd      	mov	sp, r7
 800353e:	b002      	add	sp, #8
 8003540:	bd80      	pop	{r7, pc}

08003542 <_exit>:

void _exit (int status)
{
 8003542:	b580      	push	{r7, lr}
 8003544:	b082      	sub	sp, #8
 8003546:	af00      	add	r7, sp, #0
 8003548:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800354a:	2301      	movs	r3, #1
 800354c:	425a      	negs	r2, r3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	0011      	movs	r1, r2
 8003552:	0018      	movs	r0, r3
 8003554:	f7ff ffe5 	bl	8003522 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003558:	46c0      	nop			@ (mov r8, r8)
 800355a:	e7fd      	b.n	8003558 <_exit+0x16>

0800355c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b086      	sub	sp, #24
 8003560:	af00      	add	r7, sp, #0
 8003562:	60f8      	str	r0, [r7, #12]
 8003564:	60b9      	str	r1, [r7, #8]
 8003566:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003568:	2300      	movs	r3, #0
 800356a:	617b      	str	r3, [r7, #20]
 800356c:	e00a      	b.n	8003584 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800356e:	e000      	b.n	8003572 <_read+0x16>
 8003570:	bf00      	nop
 8003572:	0001      	movs	r1, r0
 8003574:	68bb      	ldr	r3, [r7, #8]
 8003576:	1c5a      	adds	r2, r3, #1
 8003578:	60ba      	str	r2, [r7, #8]
 800357a:	b2ca      	uxtb	r2, r1
 800357c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800357e:	697b      	ldr	r3, [r7, #20]
 8003580:	3301      	adds	r3, #1
 8003582:	617b      	str	r3, [r7, #20]
 8003584:	697a      	ldr	r2, [r7, #20]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	429a      	cmp	r2, r3
 800358a:	dbf0      	blt.n	800356e <_read+0x12>
  }

  return len;
 800358c:	687b      	ldr	r3, [r7, #4]
}
 800358e:	0018      	movs	r0, r3
 8003590:	46bd      	mov	sp, r7
 8003592:	b006      	add	sp, #24
 8003594:	bd80      	pop	{r7, pc}

08003596 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003596:	b580      	push	{r7, lr}
 8003598:	b086      	sub	sp, #24
 800359a:	af00      	add	r7, sp, #0
 800359c:	60f8      	str	r0, [r7, #12]
 800359e:	60b9      	str	r1, [r7, #8]
 80035a0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035a2:	2300      	movs	r3, #0
 80035a4:	617b      	str	r3, [r7, #20]
 80035a6:	e009      	b.n	80035bc <_write+0x26>
  {
    __io_putchar(*ptr++);
 80035a8:	68bb      	ldr	r3, [r7, #8]
 80035aa:	1c5a      	adds	r2, r3, #1
 80035ac:	60ba      	str	r2, [r7, #8]
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	0018      	movs	r0, r3
 80035b2:	e000      	b.n	80035b6 <_write+0x20>
 80035b4:	bf00      	nop
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80035b6:	697b      	ldr	r3, [r7, #20]
 80035b8:	3301      	adds	r3, #1
 80035ba:	617b      	str	r3, [r7, #20]
 80035bc:	697a      	ldr	r2, [r7, #20]
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	429a      	cmp	r2, r3
 80035c2:	dbf1      	blt.n	80035a8 <_write+0x12>
  }
  return len;
 80035c4:	687b      	ldr	r3, [r7, #4]
}
 80035c6:	0018      	movs	r0, r3
 80035c8:	46bd      	mov	sp, r7
 80035ca:	b006      	add	sp, #24
 80035cc:	bd80      	pop	{r7, pc}

080035ce <_close>:

int _close(int file)
{
 80035ce:	b580      	push	{r7, lr}
 80035d0:	b082      	sub	sp, #8
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80035d6:	2301      	movs	r3, #1
 80035d8:	425b      	negs	r3, r3
}
 80035da:	0018      	movs	r0, r3
 80035dc:	46bd      	mov	sp, r7
 80035de:	b002      	add	sp, #8
 80035e0:	bd80      	pop	{r7, pc}

080035e2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80035e2:	b580      	push	{r7, lr}
 80035e4:	b082      	sub	sp, #8
 80035e6:	af00      	add	r7, sp, #0
 80035e8:	6078      	str	r0, [r7, #4]
 80035ea:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80035ec:	683b      	ldr	r3, [r7, #0]
 80035ee:	2280      	movs	r2, #128	@ 0x80
 80035f0:	0192      	lsls	r2, r2, #6
 80035f2:	605a      	str	r2, [r3, #4]
  return 0;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	0018      	movs	r0, r3
 80035f8:	46bd      	mov	sp, r7
 80035fa:	b002      	add	sp, #8
 80035fc:	bd80      	pop	{r7, pc}

080035fe <_isatty>:

int _isatty(int file)
{
 80035fe:	b580      	push	{r7, lr}
 8003600:	b082      	sub	sp, #8
 8003602:	af00      	add	r7, sp, #0
 8003604:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003606:	2301      	movs	r3, #1
}
 8003608:	0018      	movs	r0, r3
 800360a:	46bd      	mov	sp, r7
 800360c:	b002      	add	sp, #8
 800360e:	bd80      	pop	{r7, pc}

08003610 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	60f8      	str	r0, [r7, #12]
 8003618:	60b9      	str	r1, [r7, #8]
 800361a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800361c:	2300      	movs	r3, #0
}
 800361e:	0018      	movs	r0, r3
 8003620:	46bd      	mov	sp, r7
 8003622:	b004      	add	sp, #16
 8003624:	bd80      	pop	{r7, pc}
	...

08003628 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003628:	b580      	push	{r7, lr}
 800362a:	b086      	sub	sp, #24
 800362c:	af00      	add	r7, sp, #0
 800362e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003630:	4a14      	ldr	r2, [pc, #80]	@ (8003684 <_sbrk+0x5c>)
 8003632:	4b15      	ldr	r3, [pc, #84]	@ (8003688 <_sbrk+0x60>)
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003638:	697b      	ldr	r3, [r7, #20]
 800363a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800363c:	4b13      	ldr	r3, [pc, #76]	@ (800368c <_sbrk+0x64>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	2b00      	cmp	r3, #0
 8003642:	d102      	bne.n	800364a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003644:	4b11      	ldr	r3, [pc, #68]	@ (800368c <_sbrk+0x64>)
 8003646:	4a12      	ldr	r2, [pc, #72]	@ (8003690 <_sbrk+0x68>)
 8003648:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800364a:	4b10      	ldr	r3, [pc, #64]	@ (800368c <_sbrk+0x64>)
 800364c:	681a      	ldr	r2, [r3, #0]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	18d3      	adds	r3, r2, r3
 8003652:	693a      	ldr	r2, [r7, #16]
 8003654:	429a      	cmp	r2, r3
 8003656:	d207      	bcs.n	8003668 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003658:	f003 fd2a 	bl	80070b0 <__errno>
 800365c:	0003      	movs	r3, r0
 800365e:	220c      	movs	r2, #12
 8003660:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003662:	2301      	movs	r3, #1
 8003664:	425b      	negs	r3, r3
 8003666:	e009      	b.n	800367c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003668:	4b08      	ldr	r3, [pc, #32]	@ (800368c <_sbrk+0x64>)
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800366e:	4b07      	ldr	r3, [pc, #28]	@ (800368c <_sbrk+0x64>)
 8003670:	681a      	ldr	r2, [r3, #0]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	18d2      	adds	r2, r2, r3
 8003676:	4b05      	ldr	r3, [pc, #20]	@ (800368c <_sbrk+0x64>)
 8003678:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800367a:	68fb      	ldr	r3, [r7, #12]
}
 800367c:	0018      	movs	r0, r3
 800367e:	46bd      	mov	sp, r7
 8003680:	b006      	add	sp, #24
 8003682:	bd80      	pop	{r7, pc}
 8003684:	20009000 	.word	0x20009000
 8003688:	00000400 	.word	0x00000400
 800368c:	20000364 	.word	0x20000364
 8003690:	200004b8 	.word	0x200004b8

08003694 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003698:	46c0      	nop			@ (mov r8, r8)
 800369a:	46bd      	mov	sp, r7
 800369c:	bd80      	pop	{r7, pc}
	...

080036a0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80036a0:	480d      	ldr	r0, [pc, #52]	@ (80036d8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80036a2:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80036a4:	f7ff fff6 	bl	8003694 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80036a8:	480c      	ldr	r0, [pc, #48]	@ (80036dc <LoopForever+0x6>)
  ldr r1, =_edata
 80036aa:	490d      	ldr	r1, [pc, #52]	@ (80036e0 <LoopForever+0xa>)
  ldr r2, =_sidata
 80036ac:	4a0d      	ldr	r2, [pc, #52]	@ (80036e4 <LoopForever+0xe>)
  movs r3, #0
 80036ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80036b0:	e002      	b.n	80036b8 <LoopCopyDataInit>

080036b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80036b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80036b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80036b6:	3304      	adds	r3, #4

080036b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80036b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80036ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80036bc:	d3f9      	bcc.n	80036b2 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80036be:	4a0a      	ldr	r2, [pc, #40]	@ (80036e8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80036c0:	4c0a      	ldr	r4, [pc, #40]	@ (80036ec <LoopForever+0x16>)
  movs r3, #0
 80036c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80036c4:	e001      	b.n	80036ca <LoopFillZerobss>

080036c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80036c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80036c8:	3204      	adds	r2, #4

080036ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80036ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80036cc:	d3fb      	bcc.n	80036c6 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80036ce:	f003 fcf5 	bl	80070bc <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 80036d2:	f7ff f991 	bl	80029f8 <main>

080036d6 <LoopForever>:

LoopForever:
  b LoopForever
 80036d6:	e7fe      	b.n	80036d6 <LoopForever>
  ldr   r0, =_estack
 80036d8:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 80036dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80036e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80036e4:	080097d4 	.word	0x080097d4
  ldr r2, =_sbss
 80036e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80036ec:	200004b8 	.word	0x200004b8

080036f0 <ADC1_COMP_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80036f0:	e7fe      	b.n	80036f0 <ADC1_COMP_IRQHandler>
	...

080036f4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80036f4:	b580      	push	{r7, lr}
 80036f6:	b082      	sub	sp, #8
 80036f8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80036fa:	1dfb      	adds	r3, r7, #7
 80036fc:	2200      	movs	r2, #0
 80036fe:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003700:	4b0b      	ldr	r3, [pc, #44]	@ (8003730 <HAL_Init+0x3c>)
 8003702:	681a      	ldr	r2, [r3, #0]
 8003704:	4b0a      	ldr	r3, [pc, #40]	@ (8003730 <HAL_Init+0x3c>)
 8003706:	2180      	movs	r1, #128	@ 0x80
 8003708:	0049      	lsls	r1, r1, #1
 800370a:	430a      	orrs	r2, r1
 800370c:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800370e:	2000      	movs	r0, #0
 8003710:	f000 f810 	bl	8003734 <HAL_InitTick>
 8003714:	1e03      	subs	r3, r0, #0
 8003716:	d003      	beq.n	8003720 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003718:	1dfb      	adds	r3, r7, #7
 800371a:	2201      	movs	r2, #1
 800371c:	701a      	strb	r2, [r3, #0]
 800371e:	e001      	b.n	8003724 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8003720:	f7ff fdfa 	bl	8003318 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003724:	1dfb      	adds	r3, r7, #7
 8003726:	781b      	ldrb	r3, [r3, #0]
}
 8003728:	0018      	movs	r0, r3
 800372a:	46bd      	mov	sp, r7
 800372c:	b002      	add	sp, #8
 800372e:	bd80      	pop	{r7, pc}
 8003730:	40022000 	.word	0x40022000

08003734 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003734:	b590      	push	{r4, r7, lr}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800373c:	230f      	movs	r3, #15
 800373e:	18fb      	adds	r3, r7, r3
 8003740:	2200      	movs	r2, #0
 8003742:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8003744:	4b1d      	ldr	r3, [pc, #116]	@ (80037bc <HAL_InitTick+0x88>)
 8003746:	781b      	ldrb	r3, [r3, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d02b      	beq.n	80037a4 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 800374c:	4b1c      	ldr	r3, [pc, #112]	@ (80037c0 <HAL_InitTick+0x8c>)
 800374e:	681c      	ldr	r4, [r3, #0]
 8003750:	4b1a      	ldr	r3, [pc, #104]	@ (80037bc <HAL_InitTick+0x88>)
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	0019      	movs	r1, r3
 8003756:	23fa      	movs	r3, #250	@ 0xfa
 8003758:	0098      	lsls	r0, r3, #2
 800375a:	f7fc fcef 	bl	800013c <__udivsi3>
 800375e:	0003      	movs	r3, r0
 8003760:	0019      	movs	r1, r3
 8003762:	0020      	movs	r0, r4
 8003764:	f7fc fcea 	bl	800013c <__udivsi3>
 8003768:	0003      	movs	r3, r0
 800376a:	0018      	movs	r0, r3
 800376c:	f000 f913 	bl	8003996 <HAL_SYSTICK_Config>
 8003770:	1e03      	subs	r3, r0, #0
 8003772:	d112      	bne.n	800379a <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	2b03      	cmp	r3, #3
 8003778:	d80a      	bhi.n	8003790 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800377a:	6879      	ldr	r1, [r7, #4]
 800377c:	2301      	movs	r3, #1
 800377e:	425b      	negs	r3, r3
 8003780:	2200      	movs	r2, #0
 8003782:	0018      	movs	r0, r3
 8003784:	f000 f8f2 	bl	800396c <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003788:	4b0e      	ldr	r3, [pc, #56]	@ (80037c4 <HAL_InitTick+0x90>)
 800378a:	687a      	ldr	r2, [r7, #4]
 800378c:	601a      	str	r2, [r3, #0]
 800378e:	e00d      	b.n	80037ac <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8003790:	230f      	movs	r3, #15
 8003792:	18fb      	adds	r3, r7, r3
 8003794:	2201      	movs	r2, #1
 8003796:	701a      	strb	r2, [r3, #0]
 8003798:	e008      	b.n	80037ac <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 800379a:	230f      	movs	r3, #15
 800379c:	18fb      	adds	r3, r7, r3
 800379e:	2201      	movs	r2, #1
 80037a0:	701a      	strb	r2, [r3, #0]
 80037a2:	e003      	b.n	80037ac <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80037a4:	230f      	movs	r3, #15
 80037a6:	18fb      	adds	r3, r7, r3
 80037a8:	2201      	movs	r2, #1
 80037aa:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 80037ac:	230f      	movs	r3, #15
 80037ae:	18fb      	adds	r3, r7, r3
 80037b0:	781b      	ldrb	r3, [r3, #0]
}
 80037b2:	0018      	movs	r0, r3
 80037b4:	46bd      	mov	sp, r7
 80037b6:	b005      	add	sp, #20
 80037b8:	bd90      	pop	{r4, r7, pc}
 80037ba:	46c0      	nop			@ (mov r8, r8)
 80037bc:	20000008 	.word	0x20000008
 80037c0:	20000000 	.word	0x20000000
 80037c4:	20000004 	.word	0x20000004

080037c8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80037c8:	b580      	push	{r7, lr}
 80037ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80037cc:	4b05      	ldr	r3, [pc, #20]	@ (80037e4 <HAL_IncTick+0x1c>)
 80037ce:	781b      	ldrb	r3, [r3, #0]
 80037d0:	001a      	movs	r2, r3
 80037d2:	4b05      	ldr	r3, [pc, #20]	@ (80037e8 <HAL_IncTick+0x20>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	18d2      	adds	r2, r2, r3
 80037d8:	4b03      	ldr	r3, [pc, #12]	@ (80037e8 <HAL_IncTick+0x20>)
 80037da:	601a      	str	r2, [r3, #0]
}
 80037dc:	46c0      	nop			@ (mov r8, r8)
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	46c0      	nop			@ (mov r8, r8)
 80037e4:	20000008 	.word	0x20000008
 80037e8:	20000368 	.word	0x20000368

080037ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80037ec:	b580      	push	{r7, lr}
 80037ee:	af00      	add	r7, sp, #0
  return uwTick;
 80037f0:	4b02      	ldr	r3, [pc, #8]	@ (80037fc <HAL_GetTick+0x10>)
 80037f2:	681b      	ldr	r3, [r3, #0]
}
 80037f4:	0018      	movs	r0, r3
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
 80037fa:	46c0      	nop			@ (mov r8, r8)
 80037fc:	20000368 	.word	0x20000368

08003800 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003800:	b580      	push	{r7, lr}
 8003802:	b084      	sub	sp, #16
 8003804:	af00      	add	r7, sp, #0
 8003806:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003808:	f7ff fff0 	bl	80037ec <HAL_GetTick>
 800380c:	0003      	movs	r3, r0
 800380e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	3301      	adds	r3, #1
 8003818:	d005      	beq.n	8003826 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800381a:	4b0a      	ldr	r3, [pc, #40]	@ (8003844 <HAL_Delay+0x44>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	001a      	movs	r2, r3
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	189b      	adds	r3, r3, r2
 8003824:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003826:	46c0      	nop			@ (mov r8, r8)
 8003828:	f7ff ffe0 	bl	80037ec <HAL_GetTick>
 800382c:	0002      	movs	r2, r0
 800382e:	68bb      	ldr	r3, [r7, #8]
 8003830:	1ad3      	subs	r3, r2, r3
 8003832:	68fa      	ldr	r2, [r7, #12]
 8003834:	429a      	cmp	r2, r3
 8003836:	d8f7      	bhi.n	8003828 <HAL_Delay+0x28>
  {
  }
}
 8003838:	46c0      	nop			@ (mov r8, r8)
 800383a:	46c0      	nop			@ (mov r8, r8)
 800383c:	46bd      	mov	sp, r7
 800383e:	b004      	add	sp, #16
 8003840:	bd80      	pop	{r7, pc}
 8003842:	46c0      	nop			@ (mov r8, r8)
 8003844:	20000008 	.word	0x20000008

08003848 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003848:	b590      	push	{r4, r7, lr}
 800384a:	b083      	sub	sp, #12
 800384c:	af00      	add	r7, sp, #0
 800384e:	0002      	movs	r2, r0
 8003850:	6039      	str	r1, [r7, #0]
 8003852:	1dfb      	adds	r3, r7, #7
 8003854:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8003856:	1dfb      	adds	r3, r7, #7
 8003858:	781b      	ldrb	r3, [r3, #0]
 800385a:	2b7f      	cmp	r3, #127	@ 0x7f
 800385c:	d828      	bhi.n	80038b0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800385e:	4a2f      	ldr	r2, [pc, #188]	@ (800391c <__NVIC_SetPriority+0xd4>)
 8003860:	1dfb      	adds	r3, r7, #7
 8003862:	781b      	ldrb	r3, [r3, #0]
 8003864:	b25b      	sxtb	r3, r3
 8003866:	089b      	lsrs	r3, r3, #2
 8003868:	33c0      	adds	r3, #192	@ 0xc0
 800386a:	009b      	lsls	r3, r3, #2
 800386c:	589b      	ldr	r3, [r3, r2]
 800386e:	1dfa      	adds	r2, r7, #7
 8003870:	7812      	ldrb	r2, [r2, #0]
 8003872:	0011      	movs	r1, r2
 8003874:	2203      	movs	r2, #3
 8003876:	400a      	ands	r2, r1
 8003878:	00d2      	lsls	r2, r2, #3
 800387a:	21ff      	movs	r1, #255	@ 0xff
 800387c:	4091      	lsls	r1, r2
 800387e:	000a      	movs	r2, r1
 8003880:	43d2      	mvns	r2, r2
 8003882:	401a      	ands	r2, r3
 8003884:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8003886:	683b      	ldr	r3, [r7, #0]
 8003888:	019b      	lsls	r3, r3, #6
 800388a:	22ff      	movs	r2, #255	@ 0xff
 800388c:	401a      	ands	r2, r3
 800388e:	1dfb      	adds	r3, r7, #7
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	0018      	movs	r0, r3
 8003894:	2303      	movs	r3, #3
 8003896:	4003      	ands	r3, r0
 8003898:	00db      	lsls	r3, r3, #3
 800389a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800389c:	481f      	ldr	r0, [pc, #124]	@ (800391c <__NVIC_SetPriority+0xd4>)
 800389e:	1dfb      	adds	r3, r7, #7
 80038a0:	781b      	ldrb	r3, [r3, #0]
 80038a2:	b25b      	sxtb	r3, r3
 80038a4:	089b      	lsrs	r3, r3, #2
 80038a6:	430a      	orrs	r2, r1
 80038a8:	33c0      	adds	r3, #192	@ 0xc0
 80038aa:	009b      	lsls	r3, r3, #2
 80038ac:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80038ae:	e031      	b.n	8003914 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038b0:	4a1b      	ldr	r2, [pc, #108]	@ (8003920 <__NVIC_SetPriority+0xd8>)
 80038b2:	1dfb      	adds	r3, r7, #7
 80038b4:	781b      	ldrb	r3, [r3, #0]
 80038b6:	0019      	movs	r1, r3
 80038b8:	230f      	movs	r3, #15
 80038ba:	400b      	ands	r3, r1
 80038bc:	3b08      	subs	r3, #8
 80038be:	089b      	lsrs	r3, r3, #2
 80038c0:	3306      	adds	r3, #6
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	18d3      	adds	r3, r2, r3
 80038c6:	3304      	adds	r3, #4
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	1dfa      	adds	r2, r7, #7
 80038cc:	7812      	ldrb	r2, [r2, #0]
 80038ce:	0011      	movs	r1, r2
 80038d0:	2203      	movs	r2, #3
 80038d2:	400a      	ands	r2, r1
 80038d4:	00d2      	lsls	r2, r2, #3
 80038d6:	21ff      	movs	r1, #255	@ 0xff
 80038d8:	4091      	lsls	r1, r2
 80038da:	000a      	movs	r2, r1
 80038dc:	43d2      	mvns	r2, r2
 80038de:	401a      	ands	r2, r3
 80038e0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	019b      	lsls	r3, r3, #6
 80038e6:	22ff      	movs	r2, #255	@ 0xff
 80038e8:	401a      	ands	r2, r3
 80038ea:	1dfb      	adds	r3, r7, #7
 80038ec:	781b      	ldrb	r3, [r3, #0]
 80038ee:	0018      	movs	r0, r3
 80038f0:	2303      	movs	r3, #3
 80038f2:	4003      	ands	r3, r0
 80038f4:	00db      	lsls	r3, r3, #3
 80038f6:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80038f8:	4809      	ldr	r0, [pc, #36]	@ (8003920 <__NVIC_SetPriority+0xd8>)
 80038fa:	1dfb      	adds	r3, r7, #7
 80038fc:	781b      	ldrb	r3, [r3, #0]
 80038fe:	001c      	movs	r4, r3
 8003900:	230f      	movs	r3, #15
 8003902:	4023      	ands	r3, r4
 8003904:	3b08      	subs	r3, #8
 8003906:	089b      	lsrs	r3, r3, #2
 8003908:	430a      	orrs	r2, r1
 800390a:	3306      	adds	r3, #6
 800390c:	009b      	lsls	r3, r3, #2
 800390e:	18c3      	adds	r3, r0, r3
 8003910:	3304      	adds	r3, #4
 8003912:	601a      	str	r2, [r3, #0]
}
 8003914:	46c0      	nop			@ (mov r8, r8)
 8003916:	46bd      	mov	sp, r7
 8003918:	b003      	add	sp, #12
 800391a:	bd90      	pop	{r4, r7, pc}
 800391c:	e000e100 	.word	0xe000e100
 8003920:	e000ed00 	.word	0xe000ed00

08003924 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003924:	b580      	push	{r7, lr}
 8003926:	b082      	sub	sp, #8
 8003928:	af00      	add	r7, sp, #0
 800392a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	1e5a      	subs	r2, r3, #1
 8003930:	2380      	movs	r3, #128	@ 0x80
 8003932:	045b      	lsls	r3, r3, #17
 8003934:	429a      	cmp	r2, r3
 8003936:	d301      	bcc.n	800393c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003938:	2301      	movs	r3, #1
 800393a:	e010      	b.n	800395e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800393c:	4b0a      	ldr	r3, [pc, #40]	@ (8003968 <SysTick_Config+0x44>)
 800393e:	687a      	ldr	r2, [r7, #4]
 8003940:	3a01      	subs	r2, #1
 8003942:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003944:	2301      	movs	r3, #1
 8003946:	425b      	negs	r3, r3
 8003948:	2103      	movs	r1, #3
 800394a:	0018      	movs	r0, r3
 800394c:	f7ff ff7c 	bl	8003848 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003950:	4b05      	ldr	r3, [pc, #20]	@ (8003968 <SysTick_Config+0x44>)
 8003952:	2200      	movs	r2, #0
 8003954:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003956:	4b04      	ldr	r3, [pc, #16]	@ (8003968 <SysTick_Config+0x44>)
 8003958:	2207      	movs	r2, #7
 800395a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800395c:	2300      	movs	r3, #0
}
 800395e:	0018      	movs	r0, r3
 8003960:	46bd      	mov	sp, r7
 8003962:	b002      	add	sp, #8
 8003964:	bd80      	pop	{r7, pc}
 8003966:	46c0      	nop			@ (mov r8, r8)
 8003968:	e000e010 	.word	0xe000e010

0800396c <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	b084      	sub	sp, #16
 8003970:	af00      	add	r7, sp, #0
 8003972:	60b9      	str	r1, [r7, #8]
 8003974:	607a      	str	r2, [r7, #4]
 8003976:	210f      	movs	r1, #15
 8003978:	187b      	adds	r3, r7, r1
 800397a:	1c02      	adds	r2, r0, #0
 800397c:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800397e:	68ba      	ldr	r2, [r7, #8]
 8003980:	187b      	adds	r3, r7, r1
 8003982:	781b      	ldrb	r3, [r3, #0]
 8003984:	b25b      	sxtb	r3, r3
 8003986:	0011      	movs	r1, r2
 8003988:	0018      	movs	r0, r3
 800398a:	f7ff ff5d 	bl	8003848 <__NVIC_SetPriority>
}
 800398e:	46c0      	nop			@ (mov r8, r8)
 8003990:	46bd      	mov	sp, r7
 8003992:	b004      	add	sp, #16
 8003994:	bd80      	pop	{r7, pc}

08003996 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003996:	b580      	push	{r7, lr}
 8003998:	b082      	sub	sp, #8
 800399a:	af00      	add	r7, sp, #0
 800399c:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	0018      	movs	r0, r3
 80039a2:	f7ff ffbf 	bl	8003924 <SysTick_Config>
 80039a6:	0003      	movs	r3, r0
}
 80039a8:	0018      	movs	r0, r3
 80039aa:	46bd      	mov	sp, r7
 80039ac:	b002      	add	sp, #8
 80039ae:	bd80      	pop	{r7, pc}

080039b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80039ba:	2300      	movs	r3, #0
 80039bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80039be:	e147      	b.n	8003c50 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80039c0:	683b      	ldr	r3, [r7, #0]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	2101      	movs	r1, #1
 80039c6:	697a      	ldr	r2, [r7, #20]
 80039c8:	4091      	lsls	r1, r2
 80039ca:	000a      	movs	r2, r1
 80039cc:	4013      	ands	r3, r2
 80039ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d100      	bne.n	80039d8 <HAL_GPIO_Init+0x28>
 80039d6:	e138      	b.n	8003c4a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80039d8:	683b      	ldr	r3, [r7, #0]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2203      	movs	r2, #3
 80039de:	4013      	ands	r3, r2
 80039e0:	2b01      	cmp	r3, #1
 80039e2:	d005      	beq.n	80039f0 <HAL_GPIO_Init+0x40>
 80039e4:	683b      	ldr	r3, [r7, #0]
 80039e6:	685b      	ldr	r3, [r3, #4]
 80039e8:	2203      	movs	r2, #3
 80039ea:	4013      	ands	r3, r2
 80039ec:	2b02      	cmp	r3, #2
 80039ee:	d130      	bne.n	8003a52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	689b      	ldr	r3, [r3, #8]
 80039f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	2203      	movs	r2, #3
 80039fc:	409a      	lsls	r2, r3
 80039fe:	0013      	movs	r3, r2
 8003a00:	43da      	mvns	r2, r3
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	4013      	ands	r3, r2
 8003a06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	68da      	ldr	r2, [r3, #12]
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	005b      	lsls	r3, r3, #1
 8003a10:	409a      	lsls	r2, r3
 8003a12:	0013      	movs	r3, r2
 8003a14:	693a      	ldr	r2, [r7, #16]
 8003a16:	4313      	orrs	r3, r2
 8003a18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	693a      	ldr	r2, [r7, #16]
 8003a1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003a26:	2201      	movs	r2, #1
 8003a28:	697b      	ldr	r3, [r7, #20]
 8003a2a:	409a      	lsls	r2, r3
 8003a2c:	0013      	movs	r3, r2
 8003a2e:	43da      	mvns	r2, r3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	4013      	ands	r3, r2
 8003a34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003a36:	683b      	ldr	r3, [r7, #0]
 8003a38:	685b      	ldr	r3, [r3, #4]
 8003a3a:	091b      	lsrs	r3, r3, #4
 8003a3c:	2201      	movs	r2, #1
 8003a3e:	401a      	ands	r2, r3
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	409a      	lsls	r2, r3
 8003a44:	0013      	movs	r3, r2
 8003a46:	693a      	ldr	r2, [r7, #16]
 8003a48:	4313      	orrs	r3, r2
 8003a4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	693a      	ldr	r2, [r7, #16]
 8003a50:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2203      	movs	r2, #3
 8003a58:	4013      	ands	r3, r2
 8003a5a:	2b03      	cmp	r3, #3
 8003a5c:	d017      	beq.n	8003a8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	68db      	ldr	r3, [r3, #12]
 8003a62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003a64:	697b      	ldr	r3, [r7, #20]
 8003a66:	005b      	lsls	r3, r3, #1
 8003a68:	2203      	movs	r2, #3
 8003a6a:	409a      	lsls	r2, r3
 8003a6c:	0013      	movs	r3, r2
 8003a6e:	43da      	mvns	r2, r3
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	4013      	ands	r3, r2
 8003a74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003a76:	683b      	ldr	r3, [r7, #0]
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	697b      	ldr	r3, [r7, #20]
 8003a7c:	005b      	lsls	r3, r3, #1
 8003a7e:	409a      	lsls	r2, r3
 8003a80:	0013      	movs	r3, r2
 8003a82:	693a      	ldr	r2, [r7, #16]
 8003a84:	4313      	orrs	r3, r2
 8003a86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	693a      	ldr	r2, [r7, #16]
 8003a8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	2203      	movs	r2, #3
 8003a94:	4013      	ands	r3, r2
 8003a96:	2b02      	cmp	r3, #2
 8003a98:	d123      	bne.n	8003ae2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	08da      	lsrs	r2, r3, #3
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	3208      	adds	r2, #8
 8003aa2:	0092      	lsls	r2, r2, #2
 8003aa4:	58d3      	ldr	r3, [r2, r3]
 8003aa6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003aa8:	697b      	ldr	r3, [r7, #20]
 8003aaa:	2207      	movs	r2, #7
 8003aac:	4013      	ands	r3, r2
 8003aae:	009b      	lsls	r3, r3, #2
 8003ab0:	220f      	movs	r2, #15
 8003ab2:	409a      	lsls	r2, r3
 8003ab4:	0013      	movs	r3, r2
 8003ab6:	43da      	mvns	r2, r3
 8003ab8:	693b      	ldr	r3, [r7, #16]
 8003aba:	4013      	ands	r3, r2
 8003abc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003abe:	683b      	ldr	r3, [r7, #0]
 8003ac0:	691a      	ldr	r2, [r3, #16]
 8003ac2:	697b      	ldr	r3, [r7, #20]
 8003ac4:	2107      	movs	r1, #7
 8003ac6:	400b      	ands	r3, r1
 8003ac8:	009b      	lsls	r3, r3, #2
 8003aca:	409a      	lsls	r2, r3
 8003acc:	0013      	movs	r3, r2
 8003ace:	693a      	ldr	r2, [r7, #16]
 8003ad0:	4313      	orrs	r3, r2
 8003ad2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003ad4:	697b      	ldr	r3, [r7, #20]
 8003ad6:	08da      	lsrs	r2, r3, #3
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	3208      	adds	r2, #8
 8003adc:	0092      	lsls	r2, r2, #2
 8003ade:	6939      	ldr	r1, [r7, #16]
 8003ae0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	005b      	lsls	r3, r3, #1
 8003aec:	2203      	movs	r2, #3
 8003aee:	409a      	lsls	r2, r3
 8003af0:	0013      	movs	r3, r2
 8003af2:	43da      	mvns	r2, r3
 8003af4:	693b      	ldr	r3, [r7, #16]
 8003af6:	4013      	ands	r3, r2
 8003af8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003afa:	683b      	ldr	r3, [r7, #0]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	2203      	movs	r2, #3
 8003b00:	401a      	ands	r2, r3
 8003b02:	697b      	ldr	r3, [r7, #20]
 8003b04:	005b      	lsls	r3, r3, #1
 8003b06:	409a      	lsls	r2, r3
 8003b08:	0013      	movs	r3, r2
 8003b0a:	693a      	ldr	r2, [r7, #16]
 8003b0c:	4313      	orrs	r3, r2
 8003b0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	693a      	ldr	r2, [r7, #16]
 8003b14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003b16:	683b      	ldr	r3, [r7, #0]
 8003b18:	685a      	ldr	r2, [r3, #4]
 8003b1a:	23c0      	movs	r3, #192	@ 0xc0
 8003b1c:	029b      	lsls	r3, r3, #10
 8003b1e:	4013      	ands	r3, r2
 8003b20:	d100      	bne.n	8003b24 <HAL_GPIO_Init+0x174>
 8003b22:	e092      	b.n	8003c4a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8003b24:	4a50      	ldr	r2, [pc, #320]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003b26:	697b      	ldr	r3, [r7, #20]
 8003b28:	089b      	lsrs	r3, r3, #2
 8003b2a:	3318      	adds	r3, #24
 8003b2c:	009b      	lsls	r3, r3, #2
 8003b2e:	589b      	ldr	r3, [r3, r2]
 8003b30:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8003b32:	697b      	ldr	r3, [r7, #20]
 8003b34:	2203      	movs	r2, #3
 8003b36:	4013      	ands	r3, r2
 8003b38:	00db      	lsls	r3, r3, #3
 8003b3a:	220f      	movs	r2, #15
 8003b3c:	409a      	lsls	r2, r3
 8003b3e:	0013      	movs	r3, r2
 8003b40:	43da      	mvns	r2, r3
 8003b42:	693b      	ldr	r3, [r7, #16]
 8003b44:	4013      	ands	r3, r2
 8003b46:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	23a0      	movs	r3, #160	@ 0xa0
 8003b4c:	05db      	lsls	r3, r3, #23
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d013      	beq.n	8003b7a <HAL_GPIO_Init+0x1ca>
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	4a45      	ldr	r2, [pc, #276]	@ (8003c6c <HAL_GPIO_Init+0x2bc>)
 8003b56:	4293      	cmp	r3, r2
 8003b58:	d00d      	beq.n	8003b76 <HAL_GPIO_Init+0x1c6>
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	4a44      	ldr	r2, [pc, #272]	@ (8003c70 <HAL_GPIO_Init+0x2c0>)
 8003b5e:	4293      	cmp	r3, r2
 8003b60:	d007      	beq.n	8003b72 <HAL_GPIO_Init+0x1c2>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	4a43      	ldr	r2, [pc, #268]	@ (8003c74 <HAL_GPIO_Init+0x2c4>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d101      	bne.n	8003b6e <HAL_GPIO_Init+0x1be>
 8003b6a:	2303      	movs	r3, #3
 8003b6c:	e006      	b.n	8003b7c <HAL_GPIO_Init+0x1cc>
 8003b6e:	2305      	movs	r3, #5
 8003b70:	e004      	b.n	8003b7c <HAL_GPIO_Init+0x1cc>
 8003b72:	2302      	movs	r3, #2
 8003b74:	e002      	b.n	8003b7c <HAL_GPIO_Init+0x1cc>
 8003b76:	2301      	movs	r3, #1
 8003b78:	e000      	b.n	8003b7c <HAL_GPIO_Init+0x1cc>
 8003b7a:	2300      	movs	r3, #0
 8003b7c:	697a      	ldr	r2, [r7, #20]
 8003b7e:	2103      	movs	r1, #3
 8003b80:	400a      	ands	r2, r1
 8003b82:	00d2      	lsls	r2, r2, #3
 8003b84:	4093      	lsls	r3, r2
 8003b86:	693a      	ldr	r2, [r7, #16]
 8003b88:	4313      	orrs	r3, r2
 8003b8a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8003b8c:	4936      	ldr	r1, [pc, #216]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003b8e:	697b      	ldr	r3, [r7, #20]
 8003b90:	089b      	lsrs	r3, r3, #2
 8003b92:	3318      	adds	r3, #24
 8003b94:	009b      	lsls	r3, r3, #2
 8003b96:	693a      	ldr	r2, [r7, #16]
 8003b98:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003b9a:	4b33      	ldr	r3, [pc, #204]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	43da      	mvns	r2, r3
 8003ba4:	693b      	ldr	r3, [r7, #16]
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	685a      	ldr	r2, [r3, #4]
 8003bae:	2380      	movs	r3, #128	@ 0x80
 8003bb0:	035b      	lsls	r3, r3, #13
 8003bb2:	4013      	ands	r3, r2
 8003bb4:	d003      	beq.n	8003bbe <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8003bb6:	693a      	ldr	r2, [r7, #16]
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003bbe:	4b2a      	ldr	r3, [pc, #168]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003bc0:	693a      	ldr	r2, [r7, #16]
 8003bc2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8003bc4:	4b28      	ldr	r3, [pc, #160]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	43da      	mvns	r2, r3
 8003bce:	693b      	ldr	r3, [r7, #16]
 8003bd0:	4013      	ands	r3, r2
 8003bd2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003bd4:	683b      	ldr	r3, [r7, #0]
 8003bd6:	685a      	ldr	r2, [r3, #4]
 8003bd8:	2380      	movs	r3, #128	@ 0x80
 8003bda:	039b      	lsls	r3, r3, #14
 8003bdc:	4013      	ands	r3, r2
 8003bde:	d003      	beq.n	8003be8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8003be0:	693a      	ldr	r2, [r7, #16]
 8003be2:	68fb      	ldr	r3, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003be8:	4b1f      	ldr	r3, [pc, #124]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003bea:	693a      	ldr	r2, [r7, #16]
 8003bec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003bee:	4a1e      	ldr	r2, [pc, #120]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003bf0:	2384      	movs	r3, #132	@ 0x84
 8003bf2:	58d3      	ldr	r3, [r2, r3]
 8003bf4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	43da      	mvns	r2, r3
 8003bfa:	693b      	ldr	r3, [r7, #16]
 8003bfc:	4013      	ands	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003c00:	683b      	ldr	r3, [r7, #0]
 8003c02:	685a      	ldr	r2, [r3, #4]
 8003c04:	2380      	movs	r3, #128	@ 0x80
 8003c06:	029b      	lsls	r3, r3, #10
 8003c08:	4013      	ands	r3, r2
 8003c0a:	d003      	beq.n	8003c14 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8003c0c:	693a      	ldr	r2, [r7, #16]
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	4313      	orrs	r3, r2
 8003c12:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003c14:	4914      	ldr	r1, [pc, #80]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003c16:	2284      	movs	r2, #132	@ 0x84
 8003c18:	693b      	ldr	r3, [r7, #16]
 8003c1a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8003c1c:	4a12      	ldr	r2, [pc, #72]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003c1e:	2380      	movs	r3, #128	@ 0x80
 8003c20:	58d3      	ldr	r3, [r2, r3]
 8003c22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	43da      	mvns	r2, r3
 8003c28:	693b      	ldr	r3, [r7, #16]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003c2e:	683b      	ldr	r3, [r7, #0]
 8003c30:	685a      	ldr	r2, [r3, #4]
 8003c32:	2380      	movs	r3, #128	@ 0x80
 8003c34:	025b      	lsls	r3, r3, #9
 8003c36:	4013      	ands	r3, r2
 8003c38:	d003      	beq.n	8003c42 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8003c3a:	693a      	ldr	r2, [r7, #16]
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003c42:	4909      	ldr	r1, [pc, #36]	@ (8003c68 <HAL_GPIO_Init+0x2b8>)
 8003c44:	2280      	movs	r2, #128	@ 0x80
 8003c46:	693b      	ldr	r3, [r7, #16]
 8003c48:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8003c4a:	697b      	ldr	r3, [r7, #20]
 8003c4c:	3301      	adds	r3, #1
 8003c4e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	681a      	ldr	r2, [r3, #0]
 8003c54:	697b      	ldr	r3, [r7, #20]
 8003c56:	40da      	lsrs	r2, r3
 8003c58:	1e13      	subs	r3, r2, #0
 8003c5a:	d000      	beq.n	8003c5e <HAL_GPIO_Init+0x2ae>
 8003c5c:	e6b0      	b.n	80039c0 <HAL_GPIO_Init+0x10>
  }
}
 8003c5e:	46c0      	nop			@ (mov r8, r8)
 8003c60:	46c0      	nop			@ (mov r8, r8)
 8003c62:	46bd      	mov	sp, r7
 8003c64:	b006      	add	sp, #24
 8003c66:	bd80      	pop	{r7, pc}
 8003c68:	40021800 	.word	0x40021800
 8003c6c:	50000400 	.word	0x50000400
 8003c70:	50000800 	.word	0x50000800
 8003c74:	50000c00 	.word	0x50000c00

08003c78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003c78:	b580      	push	{r7, lr}
 8003c7a:	b082      	sub	sp, #8
 8003c7c:	af00      	add	r7, sp, #0
 8003c7e:	6078      	str	r0, [r7, #4]
 8003c80:	0008      	movs	r0, r1
 8003c82:	0011      	movs	r1, r2
 8003c84:	1cbb      	adds	r3, r7, #2
 8003c86:	1c02      	adds	r2, r0, #0
 8003c88:	801a      	strh	r2, [r3, #0]
 8003c8a:	1c7b      	adds	r3, r7, #1
 8003c8c:	1c0a      	adds	r2, r1, #0
 8003c8e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003c90:	1c7b      	adds	r3, r7, #1
 8003c92:	781b      	ldrb	r3, [r3, #0]
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d004      	beq.n	8003ca2 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003c98:	1cbb      	adds	r3, r7, #2
 8003c9a:	881a      	ldrh	r2, [r3, #0]
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003ca0:	e003      	b.n	8003caa <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003ca2:	1cbb      	adds	r3, r7, #2
 8003ca4:	881a      	ldrh	r2, [r3, #0]
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003caa:	46c0      	nop			@ (mov r8, r8)
 8003cac:	46bd      	mov	sp, r7
 8003cae:	b002      	add	sp, #8
 8003cb0:	bd80      	pop	{r7, pc}
	...

08003cb4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b082      	sub	sp, #8
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d101      	bne.n	8003cc6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	e08f      	b.n	8003de6 <HAL_I2C_Init+0x132>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	2241      	movs	r2, #65	@ 0x41
 8003cca:	5c9b      	ldrb	r3, [r3, r2]
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d107      	bne.n	8003ce2 <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2240      	movs	r2, #64	@ 0x40
 8003cd6:	2100      	movs	r1, #0
 8003cd8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	0018      	movs	r0, r3
 8003cde:	f7ff fb3f 	bl	8003360 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2241      	movs	r2, #65	@ 0x41
 8003ce6:	2124      	movs	r1, #36	@ 0x24
 8003ce8:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	681a      	ldr	r2, [r3, #0]
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	2101      	movs	r1, #1
 8003cf6:	438a      	bics	r2, r1
 8003cf8:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	493b      	ldr	r1, [pc, #236]	@ (8003df0 <HAL_I2C_Init+0x13c>)
 8003d04:	400a      	ands	r2, r1
 8003d06:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689a      	ldr	r2, [r3, #8]
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4938      	ldr	r1, [pc, #224]	@ (8003df4 <HAL_I2C_Init+0x140>)
 8003d14:	400a      	ands	r2, r1
 8003d16:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	68db      	ldr	r3, [r3, #12]
 8003d1c:	2b01      	cmp	r3, #1
 8003d1e:	d108      	bne.n	8003d32 <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	689a      	ldr	r2, [r3, #8]
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	2180      	movs	r1, #128	@ 0x80
 8003d2a:	0209      	lsls	r1, r1, #8
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	609a      	str	r2, [r3, #8]
 8003d30:	e007      	b.n	8003d42 <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2184      	movs	r1, #132	@ 0x84
 8003d3c:	0209      	lsls	r1, r1, #8
 8003d3e:	430a      	orrs	r2, r1
 8003d40:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d109      	bne.n	8003d5e <HAL_I2C_Init+0xaa>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	685a      	ldr	r2, [r3, #4]
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	2180      	movs	r1, #128	@ 0x80
 8003d56:	0109      	lsls	r1, r1, #4
 8003d58:	430a      	orrs	r2, r1
 8003d5a:	605a      	str	r2, [r3, #4]
 8003d5c:	e007      	b.n	8003d6e <HAL_I2C_Init+0xba>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	685a      	ldr	r2, [r3, #4]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4923      	ldr	r1, [pc, #140]	@ (8003df8 <HAL_I2C_Init+0x144>)
 8003d6a:	400a      	ands	r2, r1
 8003d6c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	685a      	ldr	r2, [r3, #4]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4920      	ldr	r1, [pc, #128]	@ (8003dfc <HAL_I2C_Init+0x148>)
 8003d7a:	430a      	orrs	r2, r1
 8003d7c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68da      	ldr	r2, [r3, #12]
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	491a      	ldr	r1, [pc, #104]	@ (8003df4 <HAL_I2C_Init+0x140>)
 8003d8a:	400a      	ands	r2, r1
 8003d8c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	691a      	ldr	r2, [r3, #16]
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695b      	ldr	r3, [r3, #20]
 8003d96:	431a      	orrs	r2, r3
 8003d98:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	699b      	ldr	r3, [r3, #24]
 8003d9e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	430a      	orrs	r2, r1
 8003da6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	69d9      	ldr	r1, [r3, #28]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6a1a      	ldr	r2, [r3, #32]
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	430a      	orrs	r2, r1
 8003db6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	2241      	movs	r2, #65	@ 0x41
 8003dd2:	2120      	movs	r1, #32
 8003dd4:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2242      	movs	r2, #66	@ 0x42
 8003de0:	2100      	movs	r1, #0
 8003de2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003de4:	2300      	movs	r3, #0
}
 8003de6:	0018      	movs	r0, r3
 8003de8:	46bd      	mov	sp, r7
 8003dea:	b002      	add	sp, #8
 8003dec:	bd80      	pop	{r7, pc}
 8003dee:	46c0      	nop			@ (mov r8, r8)
 8003df0:	f0ffffff 	.word	0xf0ffffff
 8003df4:	ffff7fff 	.word	0xffff7fff
 8003df8:	fffff7ff 	.word	0xfffff7ff
 8003dfc:	02008000 	.word	0x02008000

08003e00 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8003e00:	b590      	push	{r4, r7, lr}
 8003e02:	b089      	sub	sp, #36	@ 0x24
 8003e04:	af02      	add	r7, sp, #8
 8003e06:	60f8      	str	r0, [r7, #12]
 8003e08:	0008      	movs	r0, r1
 8003e0a:	607a      	str	r2, [r7, #4]
 8003e0c:	0019      	movs	r1, r3
 8003e0e:	230a      	movs	r3, #10
 8003e10:	18fb      	adds	r3, r7, r3
 8003e12:	1c02      	adds	r2, r0, #0
 8003e14:	801a      	strh	r2, [r3, #0]
 8003e16:	2308      	movs	r3, #8
 8003e18:	18fb      	adds	r3, r7, r3
 8003e1a:	1c0a      	adds	r2, r1, #0
 8003e1c:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2241      	movs	r2, #65	@ 0x41
 8003e22:	5c9b      	ldrb	r3, [r3, r2]
 8003e24:	b2db      	uxtb	r3, r3
 8003e26:	2b20      	cmp	r3, #32
 8003e28:	d000      	beq.n	8003e2c <HAL_I2C_Master_Transmit+0x2c>
 8003e2a:	e10a      	b.n	8004042 <HAL_I2C_Master_Transmit+0x242>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003e2c:	68fb      	ldr	r3, [r7, #12]
 8003e2e:	2240      	movs	r2, #64	@ 0x40
 8003e30:	5c9b      	ldrb	r3, [r3, r2]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d101      	bne.n	8003e3a <HAL_I2C_Master_Transmit+0x3a>
 8003e36:	2302      	movs	r3, #2
 8003e38:	e104      	b.n	8004044 <HAL_I2C_Master_Transmit+0x244>
 8003e3a:	68fb      	ldr	r3, [r7, #12]
 8003e3c:	2240      	movs	r2, #64	@ 0x40
 8003e3e:	2101      	movs	r1, #1
 8003e40:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8003e42:	f7ff fcd3 	bl	80037ec <HAL_GetTick>
 8003e46:	0003      	movs	r3, r0
 8003e48:	613b      	str	r3, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003e4a:	2380      	movs	r3, #128	@ 0x80
 8003e4c:	0219      	lsls	r1, r3, #8
 8003e4e:	68f8      	ldr	r0, [r7, #12]
 8003e50:	693b      	ldr	r3, [r7, #16]
 8003e52:	9300      	str	r3, [sp, #0]
 8003e54:	2319      	movs	r3, #25
 8003e56:	2201      	movs	r2, #1
 8003e58:	f000 fa26 	bl	80042a8 <I2C_WaitOnFlagUntilTimeout>
 8003e5c:	1e03      	subs	r3, r0, #0
 8003e5e:	d001      	beq.n	8003e64 <HAL_I2C_Master_Transmit+0x64>
    {
      return HAL_ERROR;
 8003e60:	2301      	movs	r3, #1
 8003e62:	e0ef      	b.n	8004044 <HAL_I2C_Master_Transmit+0x244>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8003e64:	68fb      	ldr	r3, [r7, #12]
 8003e66:	2241      	movs	r2, #65	@ 0x41
 8003e68:	2121      	movs	r1, #33	@ 0x21
 8003e6a:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	2242      	movs	r2, #66	@ 0x42
 8003e70:	2110      	movs	r1, #16
 8003e72:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	2200      	movs	r2, #0
 8003e78:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	687a      	ldr	r2, [r7, #4]
 8003e7e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	2208      	movs	r2, #8
 8003e84:	18ba      	adds	r2, r7, r2
 8003e86:	8812      	ldrh	r2, [r2, #0]
 8003e88:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e94:	b29b      	uxth	r3, r3
 8003e96:	2bff      	cmp	r3, #255	@ 0xff
 8003e98:	d906      	bls.n	8003ea8 <HAL_I2C_Master_Transmit+0xa8>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	22ff      	movs	r2, #255	@ 0xff
 8003e9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003ea0:	2380      	movs	r3, #128	@ 0x80
 8003ea2:	045b      	lsls	r3, r3, #17
 8003ea4:	617b      	str	r3, [r7, #20]
 8003ea6:	e007      	b.n	8003eb8 <HAL_I2C_Master_Transmit+0xb8>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eac:	b29a      	uxth	r2, r3
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003eb2:	2380      	movs	r3, #128	@ 0x80
 8003eb4:	049b      	lsls	r3, r3, #18
 8003eb6:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d027      	beq.n	8003f10 <HAL_I2C_Master_Transmit+0x110>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ec4:	781a      	ldrb	r2, [r3, #0]
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ed0:	1c5a      	adds	r2, r3, #1
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003eda:	b29b      	uxth	r3, r3
 8003edc:	3b01      	subs	r3, #1
 8003ede:	b29a      	uxth	r2, r3
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ee8:	3b01      	subs	r3, #1
 8003eea:	b29a      	uxth	r2, r3
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef4:	b2db      	uxtb	r3, r3
 8003ef6:	3301      	adds	r3, #1
 8003ef8:	b2da      	uxtb	r2, r3
 8003efa:	697c      	ldr	r4, [r7, #20]
 8003efc:	230a      	movs	r3, #10
 8003efe:	18fb      	adds	r3, r7, r3
 8003f00:	8819      	ldrh	r1, [r3, #0]
 8003f02:	68f8      	ldr	r0, [r7, #12]
 8003f04:	4b51      	ldr	r3, [pc, #324]	@ (800404c <HAL_I2C_Master_Transmit+0x24c>)
 8003f06:	9300      	str	r3, [sp, #0]
 8003f08:	0023      	movs	r3, r4
 8003f0a:	f000 fc45 	bl	8004798 <I2C_TransferConfig>
 8003f0e:	e06f      	b.n	8003ff0 <HAL_I2C_Master_Transmit+0x1f0>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f14:	b2da      	uxtb	r2, r3
 8003f16:	697c      	ldr	r4, [r7, #20]
 8003f18:	230a      	movs	r3, #10
 8003f1a:	18fb      	adds	r3, r7, r3
 8003f1c:	8819      	ldrh	r1, [r3, #0]
 8003f1e:	68f8      	ldr	r0, [r7, #12]
 8003f20:	4b4a      	ldr	r3, [pc, #296]	@ (800404c <HAL_I2C_Master_Transmit+0x24c>)
 8003f22:	9300      	str	r3, [sp, #0]
 8003f24:	0023      	movs	r3, r4
 8003f26:	f000 fc37 	bl	8004798 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8003f2a:	e061      	b.n	8003ff0 <HAL_I2C_Master_Transmit+0x1f0>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003f2c:	693a      	ldr	r2, [r7, #16]
 8003f2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	0018      	movs	r0, r3
 8003f34:	f000 fa10 	bl	8004358 <I2C_WaitOnTXISFlagUntilTimeout>
 8003f38:	1e03      	subs	r3, r0, #0
 8003f3a:	d001      	beq.n	8003f40 <HAL_I2C_Master_Transmit+0x140>
      {
        return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e081      	b.n	8004044 <HAL_I2C_Master_Transmit+0x244>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003f40:	68fb      	ldr	r3, [r7, #12]
 8003f42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f44:	781a      	ldrb	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f50:	1c5a      	adds	r2, r3, #1
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f5a:	b29b      	uxth	r3, r3
 8003f5c:	3b01      	subs	r3, #1
 8003f5e:	b29a      	uxth	r2, r3
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f68:	3b01      	subs	r3, #1
 8003f6a:	b29a      	uxth	r2, r3
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f70:	68fb      	ldr	r3, [r7, #12]
 8003f72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f74:	b29b      	uxth	r3, r3
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d03a      	beq.n	8003ff0 <HAL_I2C_Master_Transmit+0x1f0>
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d136      	bne.n	8003ff0 <HAL_I2C_Master_Transmit+0x1f0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003f82:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f84:	68f8      	ldr	r0, [r7, #12]
 8003f86:	693b      	ldr	r3, [r7, #16]
 8003f88:	9300      	str	r3, [sp, #0]
 8003f8a:	0013      	movs	r3, r2
 8003f8c:	2200      	movs	r2, #0
 8003f8e:	2180      	movs	r1, #128	@ 0x80
 8003f90:	f000 f98a 	bl	80042a8 <I2C_WaitOnFlagUntilTimeout>
 8003f94:	1e03      	subs	r3, r0, #0
 8003f96:	d001      	beq.n	8003f9c <HAL_I2C_Master_Transmit+0x19c>
        {
          return HAL_ERROR;
 8003f98:	2301      	movs	r3, #1
 8003f9a:	e053      	b.n	8004044 <HAL_I2C_Master_Transmit+0x244>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fa0:	b29b      	uxth	r3, r3
 8003fa2:	2bff      	cmp	r3, #255	@ 0xff
 8003fa4:	d911      	bls.n	8003fca <HAL_I2C_Master_Transmit+0x1ca>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003fa6:	68fb      	ldr	r3, [r7, #12]
 8003fa8:	22ff      	movs	r2, #255	@ 0xff
 8003faa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fb0:	b2da      	uxtb	r2, r3
 8003fb2:	2380      	movs	r3, #128	@ 0x80
 8003fb4:	045c      	lsls	r4, r3, #17
 8003fb6:	230a      	movs	r3, #10
 8003fb8:	18fb      	adds	r3, r7, r3
 8003fba:	8819      	ldrh	r1, [r3, #0]
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	2300      	movs	r3, #0
 8003fc0:	9300      	str	r3, [sp, #0]
 8003fc2:	0023      	movs	r3, r4
 8003fc4:	f000 fbe8 	bl	8004798 <I2C_TransferConfig>
 8003fc8:	e012      	b.n	8003ff0 <HAL_I2C_Master_Transmit+0x1f0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003fce:	b29a      	uxth	r2, r3
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003fd8:	b2da      	uxtb	r2, r3
 8003fda:	2380      	movs	r3, #128	@ 0x80
 8003fdc:	049c      	lsls	r4, r3, #18
 8003fde:	230a      	movs	r3, #10
 8003fe0:	18fb      	adds	r3, r7, r3
 8003fe2:	8819      	ldrh	r1, [r3, #0]
 8003fe4:	68f8      	ldr	r0, [r7, #12]
 8003fe6:	2300      	movs	r3, #0
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	0023      	movs	r3, r4
 8003fec:	f000 fbd4 	bl	8004798 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8003ff0:	68fb      	ldr	r3, [r7, #12]
 8003ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ff4:	b29b      	uxth	r3, r3
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d198      	bne.n	8003f2c <HAL_I2C_Master_Transmit+0x12c>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ffa:	693a      	ldr	r2, [r7, #16]
 8003ffc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	0018      	movs	r0, r3
 8004002:	f000 f9ef 	bl	80043e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004006:	1e03      	subs	r3, r0, #0
 8004008:	d001      	beq.n	800400e <HAL_I2C_Master_Transmit+0x20e>
    {
      return HAL_ERROR;
 800400a:	2301      	movs	r3, #1
 800400c:	e01a      	b.n	8004044 <HAL_I2C_Master_Transmit+0x244>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800400e:	68fb      	ldr	r3, [r7, #12]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	2220      	movs	r2, #32
 8004014:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	685a      	ldr	r2, [r3, #4]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	490b      	ldr	r1, [pc, #44]	@ (8004050 <HAL_I2C_Master_Transmit+0x250>)
 8004022:	400a      	ands	r2, r1
 8004024:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2241      	movs	r2, #65	@ 0x41
 800402a:	2120      	movs	r1, #32
 800402c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2242      	movs	r2, #66	@ 0x42
 8004032:	2100      	movs	r1, #0
 8004034:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	2240      	movs	r2, #64	@ 0x40
 800403a:	2100      	movs	r1, #0
 800403c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800403e:	2300      	movs	r3, #0
 8004040:	e000      	b.n	8004044 <HAL_I2C_Master_Transmit+0x244>
  }
  else
  {
    return HAL_BUSY;
 8004042:	2302      	movs	r3, #2
  }
}
 8004044:	0018      	movs	r0, r3
 8004046:	46bd      	mov	sp, r7
 8004048:	b007      	add	sp, #28
 800404a:	bd90      	pop	{r4, r7, pc}
 800404c:	80002000 	.word	0x80002000
 8004050:	fe00e800 	.word	0xfe00e800

08004054 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8004054:	b590      	push	{r4, r7, lr}
 8004056:	b089      	sub	sp, #36	@ 0x24
 8004058:	af02      	add	r7, sp, #8
 800405a:	60f8      	str	r0, [r7, #12]
 800405c:	0008      	movs	r0, r1
 800405e:	607a      	str	r2, [r7, #4]
 8004060:	0019      	movs	r1, r3
 8004062:	230a      	movs	r3, #10
 8004064:	18fb      	adds	r3, r7, r3
 8004066:	1c02      	adds	r2, r0, #0
 8004068:	801a      	strh	r2, [r3, #0]
 800406a:	2308      	movs	r3, #8
 800406c:	18fb      	adds	r3, r7, r3
 800406e:	1c0a      	adds	r2, r1, #0
 8004070:	801a      	strh	r2, [r3, #0]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	2241      	movs	r2, #65	@ 0x41
 8004076:	5c9b      	ldrb	r3, [r3, r2]
 8004078:	b2db      	uxtb	r3, r3
 800407a:	2b20      	cmp	r3, #32
 800407c:	d000      	beq.n	8004080 <HAL_I2C_Master_Receive+0x2c>
 800407e:	e0e8      	b.n	8004252 <HAL_I2C_Master_Receive+0x1fe>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	2240      	movs	r2, #64	@ 0x40
 8004084:	5c9b      	ldrb	r3, [r3, r2]
 8004086:	2b01      	cmp	r3, #1
 8004088:	d101      	bne.n	800408e <HAL_I2C_Master_Receive+0x3a>
 800408a:	2302      	movs	r3, #2
 800408c:	e0e2      	b.n	8004254 <HAL_I2C_Master_Receive+0x200>
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	2240      	movs	r2, #64	@ 0x40
 8004092:	2101      	movs	r1, #1
 8004094:	5499      	strb	r1, [r3, r2]

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004096:	f7ff fba9 	bl	80037ec <HAL_GetTick>
 800409a:	0003      	movs	r3, r0
 800409c:	617b      	str	r3, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800409e:	2380      	movs	r3, #128	@ 0x80
 80040a0:	0219      	lsls	r1, r3, #8
 80040a2:	68f8      	ldr	r0, [r7, #12]
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	9300      	str	r3, [sp, #0]
 80040a8:	2319      	movs	r3, #25
 80040aa:	2201      	movs	r2, #1
 80040ac:	f000 f8fc 	bl	80042a8 <I2C_WaitOnFlagUntilTimeout>
 80040b0:	1e03      	subs	r3, r0, #0
 80040b2:	d001      	beq.n	80040b8 <HAL_I2C_Master_Receive+0x64>
    {
      return HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	e0cd      	b.n	8004254 <HAL_I2C_Master_Receive+0x200>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	2241      	movs	r2, #65	@ 0x41
 80040bc:	2122      	movs	r1, #34	@ 0x22
 80040be:	5499      	strb	r1, [r3, r2]
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2242      	movs	r2, #66	@ 0x42
 80040c4:	2110      	movs	r1, #16
 80040c6:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	2200      	movs	r2, #0
 80040cc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80040ce:	68fb      	ldr	r3, [r7, #12]
 80040d0:	687a      	ldr	r2, [r7, #4]
 80040d2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	2208      	movs	r2, #8
 80040d8:	18ba      	adds	r2, r7, r2
 80040da:	8812      	ldrh	r2, [r2, #0]
 80040dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	2200      	movs	r2, #0
 80040e2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80040e8:	b29b      	uxth	r3, r3
 80040ea:	2bff      	cmp	r3, #255	@ 0xff
 80040ec:	d911      	bls.n	8004112 <HAL_I2C_Master_Receive+0xbe>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	22ff      	movs	r2, #255	@ 0xff
 80040f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80040f8:	b2da      	uxtb	r2, r3
 80040fa:	2380      	movs	r3, #128	@ 0x80
 80040fc:	045c      	lsls	r4, r3, #17
 80040fe:	230a      	movs	r3, #10
 8004100:	18fb      	adds	r3, r7, r3
 8004102:	8819      	ldrh	r1, [r3, #0]
 8004104:	68f8      	ldr	r0, [r7, #12]
 8004106:	4b55      	ldr	r3, [pc, #340]	@ (800425c <HAL_I2C_Master_Receive+0x208>)
 8004108:	9300      	str	r3, [sp, #0]
 800410a:	0023      	movs	r3, r4
 800410c:	f000 fb44 	bl	8004798 <I2C_TransferConfig>
 8004110:	e076      	b.n	8004200 <HAL_I2C_Master_Receive+0x1ac>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004116:	b29a      	uxth	r2, r3
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004120:	b2da      	uxtb	r2, r3
 8004122:	2380      	movs	r3, #128	@ 0x80
 8004124:	049c      	lsls	r4, r3, #18
 8004126:	230a      	movs	r3, #10
 8004128:	18fb      	adds	r3, r7, r3
 800412a:	8819      	ldrh	r1, [r3, #0]
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	4b4b      	ldr	r3, [pc, #300]	@ (800425c <HAL_I2C_Master_Receive+0x208>)
 8004130:	9300      	str	r3, [sp, #0]
 8004132:	0023      	movs	r3, r4
 8004134:	f000 fb30 	bl	8004798 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 8004138:	e062      	b.n	8004200 <HAL_I2C_Master_Receive+0x1ac>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800413a:	697a      	ldr	r2, [r7, #20]
 800413c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800413e:	68fb      	ldr	r3, [r7, #12]
 8004140:	0018      	movs	r0, r3
 8004142:	f000 f993 	bl	800446c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004146:	1e03      	subs	r3, r0, #0
 8004148:	d001      	beq.n	800414e <HAL_I2C_Master_Receive+0xfa>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e082      	b.n	8004254 <HAL_I2C_Master_Receive+0x200>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004158:	b2d2      	uxtb	r2, r2
 800415a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004160:	1c5a      	adds	r2, r3, #1
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800416a:	3b01      	subs	r3, #1
 800416c:	b29a      	uxth	r2, r3
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004176:	b29b      	uxth	r3, r3
 8004178:	3b01      	subs	r3, #1
 800417a:	b29a      	uxth	r2, r3
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004184:	b29b      	uxth	r3, r3
 8004186:	2b00      	cmp	r3, #0
 8004188:	d03a      	beq.n	8004200 <HAL_I2C_Master_Receive+0x1ac>
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800418e:	2b00      	cmp	r3, #0
 8004190:	d136      	bne.n	8004200 <HAL_I2C_Master_Receive+0x1ac>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004192:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004194:	68f8      	ldr	r0, [r7, #12]
 8004196:	697b      	ldr	r3, [r7, #20]
 8004198:	9300      	str	r3, [sp, #0]
 800419a:	0013      	movs	r3, r2
 800419c:	2200      	movs	r2, #0
 800419e:	2180      	movs	r1, #128	@ 0x80
 80041a0:	f000 f882 	bl	80042a8 <I2C_WaitOnFlagUntilTimeout>
 80041a4:	1e03      	subs	r3, r0, #0
 80041a6:	d001      	beq.n	80041ac <HAL_I2C_Master_Receive+0x158>
        {
          return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e053      	b.n	8004254 <HAL_I2C_Master_Receive+0x200>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041b0:	b29b      	uxth	r3, r3
 80041b2:	2bff      	cmp	r3, #255	@ 0xff
 80041b4:	d911      	bls.n	80041da <HAL_I2C_Master_Receive+0x186>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	22ff      	movs	r2, #255	@ 0xff
 80041ba:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041c0:	b2da      	uxtb	r2, r3
 80041c2:	2380      	movs	r3, #128	@ 0x80
 80041c4:	045c      	lsls	r4, r3, #17
 80041c6:	230a      	movs	r3, #10
 80041c8:	18fb      	adds	r3, r7, r3
 80041ca:	8819      	ldrh	r1, [r3, #0]
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	2300      	movs	r3, #0
 80041d0:	9300      	str	r3, [sp, #0]
 80041d2:	0023      	movs	r3, r4
 80041d4:	f000 fae0 	bl	8004798 <I2C_TransferConfig>
 80041d8:	e012      	b.n	8004200 <HAL_I2C_Master_Receive+0x1ac>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041de:	b29a      	uxth	r2, r3
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041e8:	b2da      	uxtb	r2, r3
 80041ea:	2380      	movs	r3, #128	@ 0x80
 80041ec:	049c      	lsls	r4, r3, #18
 80041ee:	230a      	movs	r3, #10
 80041f0:	18fb      	adds	r3, r7, r3
 80041f2:	8819      	ldrh	r1, [r3, #0]
 80041f4:	68f8      	ldr	r0, [r7, #12]
 80041f6:	2300      	movs	r3, #0
 80041f8:	9300      	str	r3, [sp, #0]
 80041fa:	0023      	movs	r3, r4
 80041fc:	f000 facc 	bl	8004798 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004204:	b29b      	uxth	r3, r3
 8004206:	2b00      	cmp	r3, #0
 8004208:	d197      	bne.n	800413a <HAL_I2C_Master_Receive+0xe6>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800420a:	697a      	ldr	r2, [r7, #20]
 800420c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	0018      	movs	r0, r3
 8004212:	f000 f8e7 	bl	80043e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004216:	1e03      	subs	r3, r0, #0
 8004218:	d001      	beq.n	800421e <HAL_I2C_Master_Receive+0x1ca>
    {
      return HAL_ERROR;
 800421a:	2301      	movs	r3, #1
 800421c:	e01a      	b.n	8004254 <HAL_I2C_Master_Receive+0x200>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	2220      	movs	r2, #32
 8004224:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	685a      	ldr	r2, [r3, #4]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	490b      	ldr	r1, [pc, #44]	@ (8004260 <HAL_I2C_Master_Receive+0x20c>)
 8004232:	400a      	ands	r2, r1
 8004234:	605a      	str	r2, [r3, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2241      	movs	r2, #65	@ 0x41
 800423a:	2120      	movs	r1, #32
 800423c:	5499      	strb	r1, [r3, r2]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2242      	movs	r2, #66	@ 0x42
 8004242:	2100      	movs	r1, #0
 8004244:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2240      	movs	r2, #64	@ 0x40
 800424a:	2100      	movs	r1, #0
 800424c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800424e:	2300      	movs	r3, #0
 8004250:	e000      	b.n	8004254 <HAL_I2C_Master_Receive+0x200>
  }
  else
  {
    return HAL_BUSY;
 8004252:	2302      	movs	r3, #2
  }
}
 8004254:	0018      	movs	r0, r3
 8004256:	46bd      	mov	sp, r7
 8004258:	b007      	add	sp, #28
 800425a:	bd90      	pop	{r4, r7, pc}
 800425c:	80002400 	.word	0x80002400
 8004260:	fe00e800 	.word	0xfe00e800

08004264 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	699b      	ldr	r3, [r3, #24]
 8004272:	2202      	movs	r2, #2
 8004274:	4013      	ands	r3, r2
 8004276:	2b02      	cmp	r3, #2
 8004278:	d103      	bne.n	8004282 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2200      	movs	r2, #0
 8004280:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	699b      	ldr	r3, [r3, #24]
 8004288:	2201      	movs	r2, #1
 800428a:	4013      	ands	r3, r2
 800428c:	2b01      	cmp	r3, #1
 800428e:	d007      	beq.n	80042a0 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681b      	ldr	r3, [r3, #0]
 8004294:	699a      	ldr	r2, [r3, #24]
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	2101      	movs	r1, #1
 800429c:	430a      	orrs	r2, r1
 800429e:	619a      	str	r2, [r3, #24]
  }
}
 80042a0:	46c0      	nop			@ (mov r8, r8)
 80042a2:	46bd      	mov	sp, r7
 80042a4:	b002      	add	sp, #8
 80042a6:	bd80      	pop	{r7, pc}

080042a8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b084      	sub	sp, #16
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	60f8      	str	r0, [r7, #12]
 80042b0:	60b9      	str	r1, [r7, #8]
 80042b2:	603b      	str	r3, [r7, #0]
 80042b4:	1dfb      	adds	r3, r7, #7
 80042b6:	701a      	strb	r2, [r3, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80042b8:	e03a      	b.n	8004330 <I2C_WaitOnFlagUntilTimeout+0x88>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80042ba:	69ba      	ldr	r2, [r7, #24]
 80042bc:	6839      	ldr	r1, [r7, #0]
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	0018      	movs	r0, r3
 80042c2:	f000 f971 	bl	80045a8 <I2C_IsErrorOccurred>
 80042c6:	1e03      	subs	r3, r0, #0
 80042c8:	d001      	beq.n	80042ce <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80042ca:	2301      	movs	r3, #1
 80042cc:	e040      	b.n	8004350 <I2C_WaitOnFlagUntilTimeout+0xa8>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	3301      	adds	r3, #1
 80042d2:	d02d      	beq.n	8004330 <I2C_WaitOnFlagUntilTimeout+0x88>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80042d4:	f7ff fa8a 	bl	80037ec <HAL_GetTick>
 80042d8:	0002      	movs	r2, r0
 80042da:	69bb      	ldr	r3, [r7, #24]
 80042dc:	1ad3      	subs	r3, r2, r3
 80042de:	683a      	ldr	r2, [r7, #0]
 80042e0:	429a      	cmp	r2, r3
 80042e2:	d302      	bcc.n	80042ea <I2C_WaitOnFlagUntilTimeout+0x42>
 80042e4:	683b      	ldr	r3, [r7, #0]
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d122      	bne.n	8004330 <I2C_WaitOnFlagUntilTimeout+0x88>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	699b      	ldr	r3, [r3, #24]
 80042f0:	68ba      	ldr	r2, [r7, #8]
 80042f2:	4013      	ands	r3, r2
 80042f4:	68ba      	ldr	r2, [r7, #8]
 80042f6:	1ad3      	subs	r3, r2, r3
 80042f8:	425a      	negs	r2, r3
 80042fa:	4153      	adcs	r3, r2
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	001a      	movs	r2, r3
 8004300:	1dfb      	adds	r3, r7, #7
 8004302:	781b      	ldrb	r3, [r3, #0]
 8004304:	429a      	cmp	r2, r3
 8004306:	d113      	bne.n	8004330 <I2C_WaitOnFlagUntilTimeout+0x88>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800430c:	2220      	movs	r2, #32
 800430e:	431a      	orrs	r2, r3
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2241      	movs	r2, #65	@ 0x41
 8004318:	2120      	movs	r1, #32
 800431a:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	2242      	movs	r2, #66	@ 0x42
 8004320:	2100      	movs	r1, #0
 8004322:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2240      	movs	r2, #64	@ 0x40
 8004328:	2100      	movs	r1, #0
 800432a:	5499      	strb	r1, [r3, r2]
          return HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	e00f      	b.n	8004350 <I2C_WaitOnFlagUntilTimeout+0xa8>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004330:	68fb      	ldr	r3, [r7, #12]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	699b      	ldr	r3, [r3, #24]
 8004336:	68ba      	ldr	r2, [r7, #8]
 8004338:	4013      	ands	r3, r2
 800433a:	68ba      	ldr	r2, [r7, #8]
 800433c:	1ad3      	subs	r3, r2, r3
 800433e:	425a      	negs	r2, r3
 8004340:	4153      	adcs	r3, r2
 8004342:	b2db      	uxtb	r3, r3
 8004344:	001a      	movs	r2, r3
 8004346:	1dfb      	adds	r3, r7, #7
 8004348:	781b      	ldrb	r3, [r3, #0]
 800434a:	429a      	cmp	r2, r3
 800434c:	d0b5      	beq.n	80042ba <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800434e:	2300      	movs	r3, #0
}
 8004350:	0018      	movs	r0, r3
 8004352:	46bd      	mov	sp, r7
 8004354:	b004      	add	sp, #16
 8004356:	bd80      	pop	{r7, pc}

08004358 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8004358:	b580      	push	{r7, lr}
 800435a:	b084      	sub	sp, #16
 800435c:	af00      	add	r7, sp, #0
 800435e:	60f8      	str	r0, [r7, #12]
 8004360:	60b9      	str	r1, [r7, #8]
 8004362:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8004364:	e032      	b.n	80043cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004366:	687a      	ldr	r2, [r7, #4]
 8004368:	68b9      	ldr	r1, [r7, #8]
 800436a:	68fb      	ldr	r3, [r7, #12]
 800436c:	0018      	movs	r0, r3
 800436e:	f000 f91b 	bl	80045a8 <I2C_IsErrorOccurred>
 8004372:	1e03      	subs	r3, r0, #0
 8004374:	d001      	beq.n	800437a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004376:	2301      	movs	r3, #1
 8004378:	e030      	b.n	80043dc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	68bb      	ldr	r3, [r7, #8]
 800437c:	3301      	adds	r3, #1
 800437e:	d025      	beq.n	80043cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004380:	f7ff fa34 	bl	80037ec <HAL_GetTick>
 8004384:	0002      	movs	r2, r0
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	68ba      	ldr	r2, [r7, #8]
 800438c:	429a      	cmp	r2, r3
 800438e:	d302      	bcc.n	8004396 <I2C_WaitOnTXISFlagUntilTimeout+0x3e>
 8004390:	68bb      	ldr	r3, [r7, #8]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d11a      	bne.n	80043cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8004396:	68fb      	ldr	r3, [r7, #12]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	699b      	ldr	r3, [r3, #24]
 800439c:	2202      	movs	r2, #2
 800439e:	4013      	ands	r3, r2
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d013      	beq.n	80043cc <I2C_WaitOnTXISFlagUntilTimeout+0x74>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80043a4:	68fb      	ldr	r3, [r7, #12]
 80043a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043a8:	2220      	movs	r2, #32
 80043aa:	431a      	orrs	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	2241      	movs	r2, #65	@ 0x41
 80043b4:	2120      	movs	r1, #32
 80043b6:	5499      	strb	r1, [r3, r2]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	2242      	movs	r2, #66	@ 0x42
 80043bc:	2100      	movs	r1, #0
 80043be:	5499      	strb	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	2240      	movs	r2, #64	@ 0x40
 80043c4:	2100      	movs	r1, #0
 80043c6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80043c8:	2301      	movs	r3, #1
 80043ca:	e007      	b.n	80043dc <I2C_WaitOnTXISFlagUntilTimeout+0x84>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	699b      	ldr	r3, [r3, #24]
 80043d2:	2202      	movs	r2, #2
 80043d4:	4013      	ands	r3, r2
 80043d6:	2b02      	cmp	r3, #2
 80043d8:	d1c5      	bne.n	8004366 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80043da:	2300      	movs	r3, #0
}
 80043dc:	0018      	movs	r0, r3
 80043de:	46bd      	mov	sp, r7
 80043e0:	b004      	add	sp, #16
 80043e2:	bd80      	pop	{r7, pc}

080043e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80043e4:	b580      	push	{r7, lr}
 80043e6:	b084      	sub	sp, #16
 80043e8:	af00      	add	r7, sp, #0
 80043ea:	60f8      	str	r0, [r7, #12]
 80043ec:	60b9      	str	r1, [r7, #8]
 80043ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80043f0:	e02f      	b.n	8004452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80043f2:	687a      	ldr	r2, [r7, #4]
 80043f4:	68b9      	ldr	r1, [r7, #8]
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	0018      	movs	r0, r3
 80043fa:	f000 f8d5 	bl	80045a8 <I2C_IsErrorOccurred>
 80043fe:	1e03      	subs	r3, r0, #0
 8004400:	d001      	beq.n	8004406 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e02d      	b.n	8004462 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004406:	f7ff f9f1 	bl	80037ec <HAL_GetTick>
 800440a:	0002      	movs	r2, r0
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	1ad3      	subs	r3, r2, r3
 8004410:	68ba      	ldr	r2, [r7, #8]
 8004412:	429a      	cmp	r2, r3
 8004414:	d302      	bcc.n	800441c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2b00      	cmp	r3, #0
 800441a:	d11a      	bne.n	8004452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	699b      	ldr	r3, [r3, #24]
 8004422:	2220      	movs	r2, #32
 8004424:	4013      	ands	r3, r2
 8004426:	2b20      	cmp	r3, #32
 8004428:	d013      	beq.n	8004452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800442e:	2220      	movs	r2, #32
 8004430:	431a      	orrs	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	2241      	movs	r2, #65	@ 0x41
 800443a:	2120      	movs	r1, #32
 800443c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	2242      	movs	r2, #66	@ 0x42
 8004442:	2100      	movs	r1, #0
 8004444:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	2240      	movs	r2, #64	@ 0x40
 800444a:	2100      	movs	r1, #0
 800444c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800444e:	2301      	movs	r3, #1
 8004450:	e007      	b.n	8004462 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	699b      	ldr	r3, [r3, #24]
 8004458:	2220      	movs	r2, #32
 800445a:	4013      	ands	r3, r2
 800445c:	2b20      	cmp	r3, #32
 800445e:	d1c8      	bne.n	80043f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004460:	2300      	movs	r3, #0
}
 8004462:	0018      	movs	r0, r3
 8004464:	46bd      	mov	sp, r7
 8004466:	b004      	add	sp, #16
 8004468:	bd80      	pop	{r7, pc}
	...

0800446c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	60f8      	str	r0, [r7, #12]
 8004474:	60b9      	str	r1, [r7, #8]
 8004476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004478:	2317      	movs	r3, #23
 800447a:	18fb      	adds	r3, r7, r3
 800447c:	2200      	movs	r2, #0
 800447e:	701a      	strb	r2, [r3, #0]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8004480:	e07b      	b.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	68b9      	ldr	r1, [r7, #8]
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	0018      	movs	r0, r3
 800448a:	f000 f88d 	bl	80045a8 <I2C_IsErrorOccurred>
 800448e:	1e03      	subs	r3, r0, #0
 8004490:	d003      	beq.n	800449a <I2C_WaitOnRXNEFlagUntilTimeout+0x2e>
    {
      status = HAL_ERROR;
 8004492:	2317      	movs	r3, #23
 8004494:	18fb      	adds	r3, r7, r3
 8004496:	2201      	movs	r2, #1
 8004498:	701a      	strb	r2, [r3, #0]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	699b      	ldr	r3, [r3, #24]
 80044a0:	2220      	movs	r2, #32
 80044a2:	4013      	ands	r3, r2
 80044a4:	2b20      	cmp	r3, #32
 80044a6:	d140      	bne.n	800452a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
 80044a8:	2117      	movs	r1, #23
 80044aa:	187b      	adds	r3, r7, r1
 80044ac:	781b      	ldrb	r3, [r3, #0]
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d13b      	bne.n	800452a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	699b      	ldr	r3, [r3, #24]
 80044b8:	2204      	movs	r2, #4
 80044ba:	4013      	ands	r3, r2
 80044bc:	2b04      	cmp	r3, #4
 80044be:	d106      	bne.n	80044ce <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d002      	beq.n	80044ce <I2C_WaitOnRXNEFlagUntilTimeout+0x62>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 80044c8:	187b      	adds	r3, r7, r1
 80044ca:	2200      	movs	r2, #0
 80044cc:	701a      	strb	r2, [r3, #0]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	699b      	ldr	r3, [r3, #24]
 80044d4:	2210      	movs	r2, #16
 80044d6:	4013      	ands	r3, r2
 80044d8:	2b10      	cmp	r3, #16
 80044da:	d123      	bne.n	8004524 <I2C_WaitOnRXNEFlagUntilTimeout+0xb8>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	2210      	movs	r2, #16
 80044e2:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	2204      	movs	r2, #4
 80044e8:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	681b      	ldr	r3, [r3, #0]
 80044ee:	2220      	movs	r2, #32
 80044f0:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	685a      	ldr	r2, [r3, #4]
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	4929      	ldr	r1, [pc, #164]	@ (80045a4 <I2C_WaitOnRXNEFlagUntilTimeout+0x138>)
 80044fe:	400a      	ands	r2, r1
 8004500:	605a      	str	r2, [r3, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	2241      	movs	r2, #65	@ 0x41
 8004506:	2120      	movs	r1, #32
 8004508:	5499      	strb	r1, [r3, r2]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	2242      	movs	r2, #66	@ 0x42
 800450e:	2100      	movs	r1, #0
 8004510:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	2240      	movs	r2, #64	@ 0x40
 8004516:	2100      	movs	r1, #0
 8004518:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 800451a:	2317      	movs	r3, #23
 800451c:	18fb      	adds	r3, r7, r3
 800451e:	2201      	movs	r2, #1
 8004520:	701a      	strb	r2, [r3, #0]
 8004522:	e002      	b.n	800452a <I2C_WaitOnRXNEFlagUntilTimeout+0xbe>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	2200      	movs	r2, #0
 8004528:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 800452a:	f7ff f95f 	bl	80037ec <HAL_GetTick>
 800452e:	0002      	movs	r2, r0
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	1ad3      	subs	r3, r2, r3
 8004534:	68ba      	ldr	r2, [r7, #8]
 8004536:	429a      	cmp	r2, r3
 8004538:	d302      	bcc.n	8004540 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>
 800453a:	68bb      	ldr	r3, [r7, #8]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d11c      	bne.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
 8004540:	2017      	movs	r0, #23
 8004542:	183b      	adds	r3, r7, r0
 8004544:	781b      	ldrb	r3, [r3, #0]
 8004546:	2b00      	cmp	r3, #0
 8004548:	d117      	bne.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	699b      	ldr	r3, [r3, #24]
 8004550:	2204      	movs	r2, #4
 8004552:	4013      	ands	r3, r2
 8004554:	2b04      	cmp	r3, #4
 8004556:	d010      	beq.n	800457a <I2C_WaitOnRXNEFlagUntilTimeout+0x10e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800455c:	2220      	movs	r2, #32
 800455e:	431a      	orrs	r2, r3
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	2241      	movs	r2, #65	@ 0x41
 8004568:	2120      	movs	r1, #32
 800456a:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2240      	movs	r2, #64	@ 0x40
 8004570:	2100      	movs	r1, #0
 8004572:	5499      	strb	r1, [r3, r2]

        status = HAL_ERROR;
 8004574:	183b      	adds	r3, r7, r0
 8004576:	2201      	movs	r2, #1
 8004578:	701a      	strb	r2, [r3, #0]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	699b      	ldr	r3, [r3, #24]
 8004580:	2204      	movs	r2, #4
 8004582:	4013      	ands	r3, r2
 8004584:	2b04      	cmp	r3, #4
 8004586:	d005      	beq.n	8004594 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004588:	2317      	movs	r3, #23
 800458a:	18fb      	adds	r3, r7, r3
 800458c:	781b      	ldrb	r3, [r3, #0]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d100      	bne.n	8004594 <I2C_WaitOnRXNEFlagUntilTimeout+0x128>
 8004592:	e776      	b.n	8004482 <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
      }
    }
  }
  return status;
 8004594:	2317      	movs	r3, #23
 8004596:	18fb      	adds	r3, r7, r3
 8004598:	781b      	ldrb	r3, [r3, #0]
}
 800459a:	0018      	movs	r0, r3
 800459c:	46bd      	mov	sp, r7
 800459e:	b006      	add	sp, #24
 80045a0:	bd80      	pop	{r7, pc}
 80045a2:	46c0      	nop			@ (mov r8, r8)
 80045a4:	fe00e800 	.word	0xfe00e800

080045a8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80045a8:	b580      	push	{r7, lr}
 80045aa:	b08a      	sub	sp, #40	@ 0x28
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	60f8      	str	r0, [r7, #12]
 80045b0:	60b9      	str	r1, [r7, #8]
 80045b2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b4:	2327      	movs	r3, #39	@ 0x27
 80045b6:	18fb      	adds	r3, r7, r3
 80045b8:	2200      	movs	r2, #0
 80045ba:	701a      	strb	r2, [r3, #0]
  uint32_t itflag   = hi2c->Instance->ISR;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	699b      	ldr	r3, [r3, #24]
 80045c2:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80045c4:	2300      	movs	r3, #0
 80045c6:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	2210      	movs	r2, #16
 80045d0:	4013      	ands	r3, r2
 80045d2:	d100      	bne.n	80045d6 <I2C_IsErrorOccurred+0x2e>
 80045d4:	e079      	b.n	80046ca <I2C_IsErrorOccurred+0x122>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	2210      	movs	r2, #16
 80045dc:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80045de:	e057      	b.n	8004690 <I2C_IsErrorOccurred+0xe8>
 80045e0:	2227      	movs	r2, #39	@ 0x27
 80045e2:	18bb      	adds	r3, r7, r2
 80045e4:	18ba      	adds	r2, r7, r2
 80045e6:	7812      	ldrb	r2, [r2, #0]
 80045e8:	701a      	strb	r2, [r3, #0]
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	3301      	adds	r3, #1
 80045ee:	d04f      	beq.n	8004690 <I2C_IsErrorOccurred+0xe8>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80045f0:	f7ff f8fc 	bl	80037ec <HAL_GetTick>
 80045f4:	0002      	movs	r2, r0
 80045f6:	69fb      	ldr	r3, [r7, #28]
 80045f8:	1ad3      	subs	r3, r2, r3
 80045fa:	68ba      	ldr	r2, [r7, #8]
 80045fc:	429a      	cmp	r2, r3
 80045fe:	d302      	bcc.n	8004606 <I2C_IsErrorOccurred+0x5e>
 8004600:	68bb      	ldr	r3, [r7, #8]
 8004602:	2b00      	cmp	r3, #0
 8004604:	d144      	bne.n	8004690 <I2C_IsErrorOccurred+0xe8>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	685a      	ldr	r2, [r3, #4]
 800460c:	2380      	movs	r3, #128	@ 0x80
 800460e:	01db      	lsls	r3, r3, #7
 8004610:	4013      	ands	r3, r2
 8004612:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8004614:	2013      	movs	r0, #19
 8004616:	183b      	adds	r3, r7, r0
 8004618:	68fa      	ldr	r2, [r7, #12]
 800461a:	2142      	movs	r1, #66	@ 0x42
 800461c:	5c52      	ldrb	r2, [r2, r1]
 800461e:	701a      	strb	r2, [r3, #0]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699a      	ldr	r2, [r3, #24]
 8004626:	2380      	movs	r3, #128	@ 0x80
 8004628:	021b      	lsls	r3, r3, #8
 800462a:	401a      	ands	r2, r3
 800462c:	2380      	movs	r3, #128	@ 0x80
 800462e:	021b      	lsls	r3, r3, #8
 8004630:	429a      	cmp	r2, r3
 8004632:	d126      	bne.n	8004682 <I2C_IsErrorOccurred+0xda>
 8004634:	697a      	ldr	r2, [r7, #20]
 8004636:	2380      	movs	r3, #128	@ 0x80
 8004638:	01db      	lsls	r3, r3, #7
 800463a:	429a      	cmp	r2, r3
 800463c:	d021      	beq.n	8004682 <I2C_IsErrorOccurred+0xda>
              (tmp1 != I2C_CR2_STOP) && \
 800463e:	183b      	adds	r3, r7, r0
 8004640:	781b      	ldrb	r3, [r3, #0]
 8004642:	2b20      	cmp	r3, #32
 8004644:	d01d      	beq.n	8004682 <I2C_IsErrorOccurred+0xda>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	685a      	ldr	r2, [r3, #4]
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	2180      	movs	r1, #128	@ 0x80
 8004652:	01c9      	lsls	r1, r1, #7
 8004654:	430a      	orrs	r2, r1
 8004656:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8004658:	f7ff f8c8 	bl	80037ec <HAL_GetTick>
 800465c:	0003      	movs	r3, r0
 800465e:	61fb      	str	r3, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004660:	e00f      	b.n	8004682 <I2C_IsErrorOccurred+0xda>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8004662:	f7ff f8c3 	bl	80037ec <HAL_GetTick>
 8004666:	0002      	movs	r2, r0
 8004668:	69fb      	ldr	r3, [r7, #28]
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	2b19      	cmp	r3, #25
 800466e:	d908      	bls.n	8004682 <I2C_IsErrorOccurred+0xda>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8004670:	6a3b      	ldr	r3, [r7, #32]
 8004672:	2220      	movs	r2, #32
 8004674:	4313      	orrs	r3, r2
 8004676:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8004678:	2327      	movs	r3, #39	@ 0x27
 800467a:	18fb      	adds	r3, r7, r3
 800467c:	2201      	movs	r2, #1
 800467e:	701a      	strb	r2, [r3, #0]

              break;
 8004680:	e006      	b.n	8004690 <I2C_IsErrorOccurred+0xe8>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	699b      	ldr	r3, [r3, #24]
 8004688:	2220      	movs	r2, #32
 800468a:	4013      	ands	r3, r2
 800468c:	2b20      	cmp	r3, #32
 800468e:	d1e8      	bne.n	8004662 <I2C_IsErrorOccurred+0xba>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699b      	ldr	r3, [r3, #24]
 8004696:	2220      	movs	r2, #32
 8004698:	4013      	ands	r3, r2
 800469a:	2b20      	cmp	r3, #32
 800469c:	d004      	beq.n	80046a8 <I2C_IsErrorOccurred+0x100>
 800469e:	2327      	movs	r3, #39	@ 0x27
 80046a0:	18fb      	adds	r3, r7, r3
 80046a2:	781b      	ldrb	r3, [r3, #0]
 80046a4:	2b00      	cmp	r3, #0
 80046a6:	d09b      	beq.n	80045e0 <I2C_IsErrorOccurred+0x38>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80046a8:	2327      	movs	r3, #39	@ 0x27
 80046aa:	18fb      	adds	r3, r7, r3
 80046ac:	781b      	ldrb	r3, [r3, #0]
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d103      	bne.n	80046ba <I2C_IsErrorOccurred+0x112>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	2220      	movs	r2, #32
 80046b8:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	2204      	movs	r2, #4
 80046be:	4313      	orrs	r3, r2
 80046c0:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80046c2:	2327      	movs	r3, #39	@ 0x27
 80046c4:	18fb      	adds	r3, r7, r3
 80046c6:	2201      	movs	r2, #1
 80046c8:	701a      	strb	r2, [r3, #0]
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	699b      	ldr	r3, [r3, #24]
 80046d0:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80046d2:	69ba      	ldr	r2, [r7, #24]
 80046d4:	2380      	movs	r3, #128	@ 0x80
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	4013      	ands	r3, r2
 80046da:	d00c      	beq.n	80046f6 <I2C_IsErrorOccurred+0x14e>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80046dc:	6a3b      	ldr	r3, [r7, #32]
 80046de:	2201      	movs	r2, #1
 80046e0:	4313      	orrs	r3, r2
 80046e2:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	2280      	movs	r2, #128	@ 0x80
 80046ea:	0052      	lsls	r2, r2, #1
 80046ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80046ee:	2327      	movs	r3, #39	@ 0x27
 80046f0:	18fb      	adds	r3, r7, r3
 80046f2:	2201      	movs	r2, #1
 80046f4:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80046f6:	69ba      	ldr	r2, [r7, #24]
 80046f8:	2380      	movs	r3, #128	@ 0x80
 80046fa:	00db      	lsls	r3, r3, #3
 80046fc:	4013      	ands	r3, r2
 80046fe:	d00c      	beq.n	800471a <I2C_IsErrorOccurred+0x172>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8004700:	6a3b      	ldr	r3, [r7, #32]
 8004702:	2208      	movs	r2, #8
 8004704:	4313      	orrs	r3, r2
 8004706:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	2280      	movs	r2, #128	@ 0x80
 800470e:	00d2      	lsls	r2, r2, #3
 8004710:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004712:	2327      	movs	r3, #39	@ 0x27
 8004714:	18fb      	adds	r3, r7, r3
 8004716:	2201      	movs	r2, #1
 8004718:	701a      	strb	r2, [r3, #0]
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800471a:	69ba      	ldr	r2, [r7, #24]
 800471c:	2380      	movs	r3, #128	@ 0x80
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	4013      	ands	r3, r2
 8004722:	d00c      	beq.n	800473e <I2C_IsErrorOccurred+0x196>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8004724:	6a3b      	ldr	r3, [r7, #32]
 8004726:	2202      	movs	r2, #2
 8004728:	4313      	orrs	r3, r2
 800472a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	2280      	movs	r2, #128	@ 0x80
 8004732:	0092      	lsls	r2, r2, #2
 8004734:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8004736:	2327      	movs	r3, #39	@ 0x27
 8004738:	18fb      	adds	r3, r7, r3
 800473a:	2201      	movs	r2, #1
 800473c:	701a      	strb	r2, [r3, #0]
  }

  if (status != HAL_OK)
 800473e:	2327      	movs	r3, #39	@ 0x27
 8004740:	18fb      	adds	r3, r7, r3
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	d01d      	beq.n	8004784 <I2C_IsErrorOccurred+0x1dc>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	0018      	movs	r0, r3
 800474c:	f7ff fd8a 	bl	8004264 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	685a      	ldr	r2, [r3, #4]
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	490e      	ldr	r1, [pc, #56]	@ (8004794 <I2C_IsErrorOccurred+0x1ec>)
 800475c:	400a      	ands	r2, r1
 800475e:	605a      	str	r2, [r3, #4]

    hi2c->ErrorCode |= error_code;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004764:	6a3b      	ldr	r3, [r7, #32]
 8004766:	431a      	orrs	r2, r3
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2241      	movs	r2, #65	@ 0x41
 8004770:	2120      	movs	r1, #32
 8004772:	5499      	strb	r1, [r3, r2]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2242      	movs	r2, #66	@ 0x42
 8004778:	2100      	movs	r1, #0
 800477a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2240      	movs	r2, #64	@ 0x40
 8004780:	2100      	movs	r1, #0
 8004782:	5499      	strb	r1, [r3, r2]
  }

  return status;
 8004784:	2327      	movs	r3, #39	@ 0x27
 8004786:	18fb      	adds	r3, r7, r3
 8004788:	781b      	ldrb	r3, [r3, #0]
}
 800478a:	0018      	movs	r0, r3
 800478c:	46bd      	mov	sp, r7
 800478e:	b00a      	add	sp, #40	@ 0x28
 8004790:	bd80      	pop	{r7, pc}
 8004792:	46c0      	nop			@ (mov r8, r8)
 8004794:	fe00e800 	.word	0xfe00e800

08004798 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004798:	b590      	push	{r4, r7, lr}
 800479a:	b087      	sub	sp, #28
 800479c:	af00      	add	r7, sp, #0
 800479e:	60f8      	str	r0, [r7, #12]
 80047a0:	0008      	movs	r0, r1
 80047a2:	0011      	movs	r1, r2
 80047a4:	607b      	str	r3, [r7, #4]
 80047a6:	240a      	movs	r4, #10
 80047a8:	193b      	adds	r3, r7, r4
 80047aa:	1c02      	adds	r2, r0, #0
 80047ac:	801a      	strh	r2, [r3, #0]
 80047ae:	2009      	movs	r0, #9
 80047b0:	183b      	adds	r3, r7, r0
 80047b2:	1c0a      	adds	r2, r1, #0
 80047b4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047b6:	193b      	adds	r3, r7, r4
 80047b8:	881b      	ldrh	r3, [r3, #0]
 80047ba:	059b      	lsls	r3, r3, #22
 80047bc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047be:	183b      	adds	r3, r7, r0
 80047c0:	781b      	ldrb	r3, [r3, #0]
 80047c2:	0419      	lsls	r1, r3, #16
 80047c4:	23ff      	movs	r3, #255	@ 0xff
 80047c6:	041b      	lsls	r3, r3, #16
 80047c8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047ca:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80047d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80047d2:	4313      	orrs	r3, r2
 80047d4:	005b      	lsls	r3, r3, #1
 80047d6:	085b      	lsrs	r3, r3, #1
 80047d8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	685b      	ldr	r3, [r3, #4]
 80047e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80047e2:	0d51      	lsrs	r1, r2, #21
 80047e4:	2280      	movs	r2, #128	@ 0x80
 80047e6:	00d2      	lsls	r2, r2, #3
 80047e8:	400a      	ands	r2, r1
 80047ea:	4907      	ldr	r1, [pc, #28]	@ (8004808 <I2C_TransferConfig+0x70>)
 80047ec:	430a      	orrs	r2, r1
 80047ee:	43d2      	mvns	r2, r2
 80047f0:	401a      	ands	r2, r3
 80047f2:	0011      	movs	r1, r2
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	697a      	ldr	r2, [r7, #20]
 80047fa:	430a      	orrs	r2, r1
 80047fc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80047fe:	46c0      	nop			@ (mov r8, r8)
 8004800:	46bd      	mov	sp, r7
 8004802:	b007      	add	sp, #28
 8004804:	bd90      	pop	{r4, r7, pc}
 8004806:	46c0      	nop			@ (mov r8, r8)
 8004808:	03ff63ff 	.word	0x03ff63ff

0800480c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800480c:	b580      	push	{r7, lr}
 800480e:	b082      	sub	sp, #8
 8004810:	af00      	add	r7, sp, #0
 8004812:	6078      	str	r0, [r7, #4]
 8004814:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2241      	movs	r2, #65	@ 0x41
 800481a:	5c9b      	ldrb	r3, [r3, r2]
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b20      	cmp	r3, #32
 8004820:	d138      	bne.n	8004894 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	2240      	movs	r2, #64	@ 0x40
 8004826:	5c9b      	ldrb	r3, [r3, r2]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d101      	bne.n	8004830 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800482c:	2302      	movs	r3, #2
 800482e:	e032      	b.n	8004896 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2240      	movs	r2, #64	@ 0x40
 8004834:	2101      	movs	r1, #1
 8004836:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2241      	movs	r2, #65	@ 0x41
 800483c:	2124      	movs	r1, #36	@ 0x24
 800483e:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	681a      	ldr	r2, [r3, #0]
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	2101      	movs	r1, #1
 800484c:	438a      	bics	r2, r1
 800484e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	4911      	ldr	r1, [pc, #68]	@ (80048a0 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 800485c:	400a      	ands	r2, r1
 800485e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	6819      	ldr	r1, [r3, #0]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	683a      	ldr	r2, [r7, #0]
 800486c:	430a      	orrs	r2, r1
 800486e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	681a      	ldr	r2, [r3, #0]
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	2101      	movs	r1, #1
 800487c:	430a      	orrs	r2, r1
 800487e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2241      	movs	r2, #65	@ 0x41
 8004884:	2120      	movs	r1, #32
 8004886:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2240      	movs	r2, #64	@ 0x40
 800488c:	2100      	movs	r1, #0
 800488e:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8004890:	2300      	movs	r3, #0
 8004892:	e000      	b.n	8004896 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004894:	2302      	movs	r3, #2
  }
}
 8004896:	0018      	movs	r0, r3
 8004898:	46bd      	mov	sp, r7
 800489a:	b002      	add	sp, #8
 800489c:	bd80      	pop	{r7, pc}
 800489e:	46c0      	nop			@ (mov r8, r8)
 80048a0:	ffffefff 	.word	0xffffefff

080048a4 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80048a4:	b580      	push	{r7, lr}
 80048a6:	b084      	sub	sp, #16
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2241      	movs	r2, #65	@ 0x41
 80048b2:	5c9b      	ldrb	r3, [r3, r2]
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b20      	cmp	r3, #32
 80048b8:	d139      	bne.n	800492e <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2240      	movs	r2, #64	@ 0x40
 80048be:	5c9b      	ldrb	r3, [r3, r2]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d101      	bne.n	80048c8 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80048c4:	2302      	movs	r3, #2
 80048c6:	e033      	b.n	8004930 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2240      	movs	r2, #64	@ 0x40
 80048cc:	2101      	movs	r1, #1
 80048ce:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2241      	movs	r2, #65	@ 0x41
 80048d4:	2124      	movs	r1, #36	@ 0x24
 80048d6:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	2101      	movs	r1, #1
 80048e4:	438a      	bics	r2, r1
 80048e6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80048f0:	68fb      	ldr	r3, [r7, #12]
 80048f2:	4a11      	ldr	r2, [pc, #68]	@ (8004938 <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80048f4:	4013      	ands	r3, r2
 80048f6:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	021b      	lsls	r3, r3, #8
 80048fc:	68fa      	ldr	r2, [r7, #12]
 80048fe:	4313      	orrs	r3, r2
 8004900:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	681a      	ldr	r2, [r3, #0]
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	2101      	movs	r1, #1
 8004916:	430a      	orrs	r2, r1
 8004918:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2241      	movs	r2, #65	@ 0x41
 800491e:	2120      	movs	r1, #32
 8004920:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	2240      	movs	r2, #64	@ 0x40
 8004926:	2100      	movs	r1, #0
 8004928:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800492a:	2300      	movs	r3, #0
 800492c:	e000      	b.n	8004930 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800492e:	2302      	movs	r3, #2
  }
}
 8004930:	0018      	movs	r0, r3
 8004932:	46bd      	mov	sp, r7
 8004934:	b004      	add	sp, #16
 8004936:	bd80      	pop	{r7, pc}
 8004938:	fffff0ff 	.word	0xfffff0ff

0800493c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8004944:	4b19      	ldr	r3, [pc, #100]	@ (80049ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	4a19      	ldr	r2, [pc, #100]	@ (80049b0 <HAL_PWREx_ControlVoltageScaling+0x74>)
 800494a:	4013      	ands	r3, r2
 800494c:	0019      	movs	r1, r3
 800494e:	4b17      	ldr	r3, [pc, #92]	@ (80049ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004950:	687a      	ldr	r2, [r7, #4]
 8004952:	430a      	orrs	r2, r1
 8004954:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004956:	687a      	ldr	r2, [r7, #4]
 8004958:	2380      	movs	r3, #128	@ 0x80
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	429a      	cmp	r2, r3
 800495e:	d11f      	bne.n	80049a0 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8004960:	4b14      	ldr	r3, [pc, #80]	@ (80049b4 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8004962:	681a      	ldr	r2, [r3, #0]
 8004964:	0013      	movs	r3, r2
 8004966:	005b      	lsls	r3, r3, #1
 8004968:	189b      	adds	r3, r3, r2
 800496a:	005b      	lsls	r3, r3, #1
 800496c:	4912      	ldr	r1, [pc, #72]	@ (80049b8 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 800496e:	0018      	movs	r0, r3
 8004970:	f7fb fbe4 	bl	800013c <__udivsi3>
 8004974:	0003      	movs	r3, r0
 8004976:	3301      	adds	r3, #1
 8004978:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800497a:	e008      	b.n	800498e <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d003      	beq.n	800498a <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	3b01      	subs	r3, #1
 8004986:	60fb      	str	r3, [r7, #12]
 8004988:	e001      	b.n	800498e <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 800498a:	2303      	movs	r3, #3
 800498c:	e009      	b.n	80049a2 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800498e:	4b07      	ldr	r3, [pc, #28]	@ (80049ac <HAL_PWREx_ControlVoltageScaling+0x70>)
 8004990:	695a      	ldr	r2, [r3, #20]
 8004992:	2380      	movs	r3, #128	@ 0x80
 8004994:	00db      	lsls	r3, r3, #3
 8004996:	401a      	ands	r2, r3
 8004998:	2380      	movs	r3, #128	@ 0x80
 800499a:	00db      	lsls	r3, r3, #3
 800499c:	429a      	cmp	r2, r3
 800499e:	d0ed      	beq.n	800497c <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 80049a0:	2300      	movs	r3, #0
}
 80049a2:	0018      	movs	r0, r3
 80049a4:	46bd      	mov	sp, r7
 80049a6:	b004      	add	sp, #16
 80049a8:	bd80      	pop	{r7, pc}
 80049aa:	46c0      	nop			@ (mov r8, r8)
 80049ac:	40007000 	.word	0x40007000
 80049b0:	fffff9ff 	.word	0xfffff9ff
 80049b4:	20000000 	.word	0x20000000
 80049b8:	000f4240 	.word	0x000f4240

080049bc <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 80049c0:	4b03      	ldr	r3, [pc, #12]	@ (80049d0 <LL_RCC_GetAPB1Prescaler+0x14>)
 80049c2:	689a      	ldr	r2, [r3, #8]
 80049c4:	23e0      	movs	r3, #224	@ 0xe0
 80049c6:	01db      	lsls	r3, r3, #7
 80049c8:	4013      	ands	r3, r2
}
 80049ca:	0018      	movs	r0, r3
 80049cc:	46bd      	mov	sp, r7
 80049ce:	bd80      	pop	{r7, pc}
 80049d0:	40021000 	.word	0x40021000

080049d4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b088      	sub	sp, #32
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d101      	bne.n	80049e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e2fe      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2201      	movs	r2, #1
 80049ec:	4013      	ands	r3, r2
 80049ee:	d100      	bne.n	80049f2 <HAL_RCC_OscConfig+0x1e>
 80049f0:	e07c      	b.n	8004aec <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80049f2:	4bc3      	ldr	r3, [pc, #780]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	2238      	movs	r2, #56	@ 0x38
 80049f8:	4013      	ands	r3, r2
 80049fa:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80049fc:	4bc0      	ldr	r3, [pc, #768]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 80049fe:	68db      	ldr	r3, [r3, #12]
 8004a00:	2203      	movs	r2, #3
 8004a02:	4013      	ands	r3, r2
 8004a04:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	2b10      	cmp	r3, #16
 8004a0a:	d102      	bne.n	8004a12 <HAL_RCC_OscConfig+0x3e>
 8004a0c:	697b      	ldr	r3, [r7, #20]
 8004a0e:	2b03      	cmp	r3, #3
 8004a10:	d002      	beq.n	8004a18 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	2b08      	cmp	r3, #8
 8004a16:	d10b      	bne.n	8004a30 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a18:	4bb9      	ldr	r3, [pc, #740]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a1a:	681a      	ldr	r2, [r3, #0]
 8004a1c:	2380      	movs	r3, #128	@ 0x80
 8004a1e:	029b      	lsls	r3, r3, #10
 8004a20:	4013      	ands	r3, r2
 8004a22:	d062      	beq.n	8004aea <HAL_RCC_OscConfig+0x116>
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	685b      	ldr	r3, [r3, #4]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d15e      	bne.n	8004aea <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e2d9      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	685a      	ldr	r2, [r3, #4]
 8004a34:	2380      	movs	r3, #128	@ 0x80
 8004a36:	025b      	lsls	r3, r3, #9
 8004a38:	429a      	cmp	r2, r3
 8004a3a:	d107      	bne.n	8004a4c <HAL_RCC_OscConfig+0x78>
 8004a3c:	4bb0      	ldr	r3, [pc, #704]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	4baf      	ldr	r3, [pc, #700]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a42:	2180      	movs	r1, #128	@ 0x80
 8004a44:	0249      	lsls	r1, r1, #9
 8004a46:	430a      	orrs	r2, r1
 8004a48:	601a      	str	r2, [r3, #0]
 8004a4a:	e020      	b.n	8004a8e <HAL_RCC_OscConfig+0xba>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685a      	ldr	r2, [r3, #4]
 8004a50:	23a0      	movs	r3, #160	@ 0xa0
 8004a52:	02db      	lsls	r3, r3, #11
 8004a54:	429a      	cmp	r2, r3
 8004a56:	d10e      	bne.n	8004a76 <HAL_RCC_OscConfig+0xa2>
 8004a58:	4ba9      	ldr	r3, [pc, #676]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	4ba8      	ldr	r3, [pc, #672]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a5e:	2180      	movs	r1, #128	@ 0x80
 8004a60:	02c9      	lsls	r1, r1, #11
 8004a62:	430a      	orrs	r2, r1
 8004a64:	601a      	str	r2, [r3, #0]
 8004a66:	4ba6      	ldr	r3, [pc, #664]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a68:	681a      	ldr	r2, [r3, #0]
 8004a6a:	4ba5      	ldr	r3, [pc, #660]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a6c:	2180      	movs	r1, #128	@ 0x80
 8004a6e:	0249      	lsls	r1, r1, #9
 8004a70:	430a      	orrs	r2, r1
 8004a72:	601a      	str	r2, [r3, #0]
 8004a74:	e00b      	b.n	8004a8e <HAL_RCC_OscConfig+0xba>
 8004a76:	4ba2      	ldr	r3, [pc, #648]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a78:	681a      	ldr	r2, [r3, #0]
 8004a7a:	4ba1      	ldr	r3, [pc, #644]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a7c:	49a1      	ldr	r1, [pc, #644]	@ (8004d04 <HAL_RCC_OscConfig+0x330>)
 8004a7e:	400a      	ands	r2, r1
 8004a80:	601a      	str	r2, [r3, #0]
 8004a82:	4b9f      	ldr	r3, [pc, #636]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	4b9e      	ldr	r3, [pc, #632]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004a88:	499f      	ldr	r1, [pc, #636]	@ (8004d08 <HAL_RCC_OscConfig+0x334>)
 8004a8a:	400a      	ands	r2, r1
 8004a8c:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	685b      	ldr	r3, [r3, #4]
 8004a92:	2b00      	cmp	r3, #0
 8004a94:	d014      	beq.n	8004ac0 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004a96:	f7fe fea9 	bl	80037ec <HAL_GetTick>
 8004a9a:	0003      	movs	r3, r0
 8004a9c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004a9e:	e008      	b.n	8004ab2 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aa0:	f7fe fea4 	bl	80037ec <HAL_GetTick>
 8004aa4:	0002      	movs	r2, r0
 8004aa6:	693b      	ldr	r3, [r7, #16]
 8004aa8:	1ad3      	subs	r3, r2, r3
 8004aaa:	2b64      	cmp	r3, #100	@ 0x64
 8004aac:	d901      	bls.n	8004ab2 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e298      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004ab2:	4b93      	ldr	r3, [pc, #588]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004ab4:	681a      	ldr	r2, [r3, #0]
 8004ab6:	2380      	movs	r3, #128	@ 0x80
 8004ab8:	029b      	lsls	r3, r3, #10
 8004aba:	4013      	ands	r3, r2
 8004abc:	d0f0      	beq.n	8004aa0 <HAL_RCC_OscConfig+0xcc>
 8004abe:	e015      	b.n	8004aec <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ac0:	f7fe fe94 	bl	80037ec <HAL_GetTick>
 8004ac4:	0003      	movs	r3, r0
 8004ac6:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004ac8:	e008      	b.n	8004adc <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004aca:	f7fe fe8f 	bl	80037ec <HAL_GetTick>
 8004ace:	0002      	movs	r2, r0
 8004ad0:	693b      	ldr	r3, [r7, #16]
 8004ad2:	1ad3      	subs	r3, r2, r3
 8004ad4:	2b64      	cmp	r3, #100	@ 0x64
 8004ad6:	d901      	bls.n	8004adc <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8004ad8:	2303      	movs	r3, #3
 8004ada:	e283      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004adc:	4b88      	ldr	r3, [pc, #544]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	2380      	movs	r3, #128	@ 0x80
 8004ae2:	029b      	lsls	r3, r3, #10
 8004ae4:	4013      	ands	r3, r2
 8004ae6:	d1f0      	bne.n	8004aca <HAL_RCC_OscConfig+0xf6>
 8004ae8:	e000      	b.n	8004aec <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004aea:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	2202      	movs	r2, #2
 8004af2:	4013      	ands	r3, r2
 8004af4:	d100      	bne.n	8004af8 <HAL_RCC_OscConfig+0x124>
 8004af6:	e099      	b.n	8004c2c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004af8:	4b81      	ldr	r3, [pc, #516]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004afa:	689b      	ldr	r3, [r3, #8]
 8004afc:	2238      	movs	r2, #56	@ 0x38
 8004afe:	4013      	ands	r3, r2
 8004b00:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004b02:	4b7f      	ldr	r3, [pc, #508]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b04:	68db      	ldr	r3, [r3, #12]
 8004b06:	2203      	movs	r2, #3
 8004b08:	4013      	ands	r3, r2
 8004b0a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8004b0c:	69bb      	ldr	r3, [r7, #24]
 8004b0e:	2b10      	cmp	r3, #16
 8004b10:	d102      	bne.n	8004b18 <HAL_RCC_OscConfig+0x144>
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	2b02      	cmp	r3, #2
 8004b16:	d002      	beq.n	8004b1e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8004b18:	69bb      	ldr	r3, [r7, #24]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d135      	bne.n	8004b8a <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004b1e:	4b78      	ldr	r3, [pc, #480]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b20:	681a      	ldr	r2, [r3, #0]
 8004b22:	2380      	movs	r3, #128	@ 0x80
 8004b24:	00db      	lsls	r3, r3, #3
 8004b26:	4013      	ands	r3, r2
 8004b28:	d005      	beq.n	8004b36 <HAL_RCC_OscConfig+0x162>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	68db      	ldr	r3, [r3, #12]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	d101      	bne.n	8004b36 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e256      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b36:	4b72      	ldr	r3, [pc, #456]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b38:	685b      	ldr	r3, [r3, #4]
 8004b3a:	4a74      	ldr	r2, [pc, #464]	@ (8004d0c <HAL_RCC_OscConfig+0x338>)
 8004b3c:	4013      	ands	r3, r2
 8004b3e:	0019      	movs	r1, r3
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	695b      	ldr	r3, [r3, #20]
 8004b44:	021a      	lsls	r2, r3, #8
 8004b46:	4b6e      	ldr	r3, [pc, #440]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b48:	430a      	orrs	r2, r1
 8004b4a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8004b4c:	69bb      	ldr	r3, [r7, #24]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d112      	bne.n	8004b78 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004b52:	4b6b      	ldr	r3, [pc, #428]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a6e      	ldr	r2, [pc, #440]	@ (8004d10 <HAL_RCC_OscConfig+0x33c>)
 8004b58:	4013      	ands	r3, r2
 8004b5a:	0019      	movs	r1, r3
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	691a      	ldr	r2, [r3, #16]
 8004b60:	4b67      	ldr	r3, [pc, #412]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b62:	430a      	orrs	r2, r1
 8004b64:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8004b66:	4b66      	ldr	r3, [pc, #408]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	0adb      	lsrs	r3, r3, #11
 8004b6c:	2207      	movs	r2, #7
 8004b6e:	4013      	ands	r3, r2
 8004b70:	4a68      	ldr	r2, [pc, #416]	@ (8004d14 <HAL_RCC_OscConfig+0x340>)
 8004b72:	40da      	lsrs	r2, r3
 8004b74:	4b68      	ldr	r3, [pc, #416]	@ (8004d18 <HAL_RCC_OscConfig+0x344>)
 8004b76:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8004b78:	4b68      	ldr	r3, [pc, #416]	@ (8004d1c <HAL_RCC_OscConfig+0x348>)
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	0018      	movs	r0, r3
 8004b7e:	f7fe fdd9 	bl	8003734 <HAL_InitTick>
 8004b82:	1e03      	subs	r3, r0, #0
 8004b84:	d051      	beq.n	8004c2a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8004b86:	2301      	movs	r3, #1
 8004b88:	e22c      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68db      	ldr	r3, [r3, #12]
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d030      	beq.n	8004bf4 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8004b92:	4b5b      	ldr	r3, [pc, #364]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	4a5e      	ldr	r2, [pc, #376]	@ (8004d10 <HAL_RCC_OscConfig+0x33c>)
 8004b98:	4013      	ands	r3, r2
 8004b9a:	0019      	movs	r1, r3
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	691a      	ldr	r2, [r3, #16]
 8004ba0:	4b57      	ldr	r3, [pc, #348]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004ba2:	430a      	orrs	r2, r1
 8004ba4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8004ba6:	4b56      	ldr	r3, [pc, #344]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	4b55      	ldr	r3, [pc, #340]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004bac:	2180      	movs	r1, #128	@ 0x80
 8004bae:	0049      	lsls	r1, r1, #1
 8004bb0:	430a      	orrs	r2, r1
 8004bb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004bb4:	f7fe fe1a 	bl	80037ec <HAL_GetTick>
 8004bb8:	0003      	movs	r3, r0
 8004bba:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bbc:	e008      	b.n	8004bd0 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004bbe:	f7fe fe15 	bl	80037ec <HAL_GetTick>
 8004bc2:	0002      	movs	r2, r0
 8004bc4:	693b      	ldr	r3, [r7, #16]
 8004bc6:	1ad3      	subs	r3, r2, r3
 8004bc8:	2b02      	cmp	r3, #2
 8004bca:	d901      	bls.n	8004bd0 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	e209      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004bd0:	4b4b      	ldr	r3, [pc, #300]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004bd2:	681a      	ldr	r2, [r3, #0]
 8004bd4:	2380      	movs	r3, #128	@ 0x80
 8004bd6:	00db      	lsls	r3, r3, #3
 8004bd8:	4013      	ands	r3, r2
 8004bda:	d0f0      	beq.n	8004bbe <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004bdc:	4b48      	ldr	r3, [pc, #288]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	4a4a      	ldr	r2, [pc, #296]	@ (8004d0c <HAL_RCC_OscConfig+0x338>)
 8004be2:	4013      	ands	r3, r2
 8004be4:	0019      	movs	r1, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	695b      	ldr	r3, [r3, #20]
 8004bea:	021a      	lsls	r2, r3, #8
 8004bec:	4b44      	ldr	r3, [pc, #272]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004bee:	430a      	orrs	r2, r1
 8004bf0:	605a      	str	r2, [r3, #4]
 8004bf2:	e01b      	b.n	8004c2c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8004bf4:	4b42      	ldr	r3, [pc, #264]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004bf6:	681a      	ldr	r2, [r3, #0]
 8004bf8:	4b41      	ldr	r3, [pc, #260]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004bfa:	4949      	ldr	r1, [pc, #292]	@ (8004d20 <HAL_RCC_OscConfig+0x34c>)
 8004bfc:	400a      	ands	r2, r1
 8004bfe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c00:	f7fe fdf4 	bl	80037ec <HAL_GetTick>
 8004c04:	0003      	movs	r3, r0
 8004c06:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c08:	e008      	b.n	8004c1c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c0a:	f7fe fdef 	bl	80037ec <HAL_GetTick>
 8004c0e:	0002      	movs	r2, r0
 8004c10:	693b      	ldr	r3, [r7, #16]
 8004c12:	1ad3      	subs	r3, r2, r3
 8004c14:	2b02      	cmp	r3, #2
 8004c16:	d901      	bls.n	8004c1c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8004c18:	2303      	movs	r3, #3
 8004c1a:	e1e3      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c1c:	4b38      	ldr	r3, [pc, #224]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c1e:	681a      	ldr	r2, [r3, #0]
 8004c20:	2380      	movs	r3, #128	@ 0x80
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	4013      	ands	r3, r2
 8004c26:	d1f0      	bne.n	8004c0a <HAL_RCC_OscConfig+0x236>
 8004c28:	e000      	b.n	8004c2c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004c2a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	2208      	movs	r2, #8
 8004c32:	4013      	ands	r3, r2
 8004c34:	d047      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8004c36:	4b32      	ldr	r3, [pc, #200]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c38:	689b      	ldr	r3, [r3, #8]
 8004c3a:	2238      	movs	r2, #56	@ 0x38
 8004c3c:	4013      	ands	r3, r2
 8004c3e:	2b18      	cmp	r3, #24
 8004c40:	d10a      	bne.n	8004c58 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8004c42:	4b2f      	ldr	r3, [pc, #188]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c44:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c46:	2202      	movs	r2, #2
 8004c48:	4013      	ands	r3, r2
 8004c4a:	d03c      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x2f2>
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	699b      	ldr	r3, [r3, #24]
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d138      	bne.n	8004cc6 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8004c54:	2301      	movs	r3, #1
 8004c56:	e1c5      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	699b      	ldr	r3, [r3, #24]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d019      	beq.n	8004c94 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8004c60:	4b27      	ldr	r3, [pc, #156]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c62:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c64:	4b26      	ldr	r3, [pc, #152]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c66:	2101      	movs	r1, #1
 8004c68:	430a      	orrs	r2, r1
 8004c6a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c6c:	f7fe fdbe 	bl	80037ec <HAL_GetTick>
 8004c70:	0003      	movs	r3, r0
 8004c72:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c74:	e008      	b.n	8004c88 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004c76:	f7fe fdb9 	bl	80037ec <HAL_GetTick>
 8004c7a:	0002      	movs	r2, r0
 8004c7c:	693b      	ldr	r3, [r7, #16]
 8004c7e:	1ad3      	subs	r3, r2, r3
 8004c80:	2b02      	cmp	r3, #2
 8004c82:	d901      	bls.n	8004c88 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8004c84:	2303      	movs	r3, #3
 8004c86:	e1ad      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004c88:	4b1d      	ldr	r3, [pc, #116]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c8a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	4013      	ands	r3, r2
 8004c90:	d0f1      	beq.n	8004c76 <HAL_RCC_OscConfig+0x2a2>
 8004c92:	e018      	b.n	8004cc6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8004c94:	4b1a      	ldr	r3, [pc, #104]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c96:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004c98:	4b19      	ldr	r3, [pc, #100]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004c9a:	2101      	movs	r1, #1
 8004c9c:	438a      	bics	r2, r1
 8004c9e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ca0:	f7fe fda4 	bl	80037ec <HAL_GetTick>
 8004ca4:	0003      	movs	r3, r0
 8004ca6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004ca8:	e008      	b.n	8004cbc <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004caa:	f7fe fd9f 	bl	80037ec <HAL_GetTick>
 8004cae:	0002      	movs	r2, r0
 8004cb0:	693b      	ldr	r3, [r7, #16]
 8004cb2:	1ad3      	subs	r3, r2, r3
 8004cb4:	2b02      	cmp	r3, #2
 8004cb6:	d901      	bls.n	8004cbc <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8004cb8:	2303      	movs	r3, #3
 8004cba:	e193      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cbc:	4b10      	ldr	r3, [pc, #64]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004cbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cc0:	2202      	movs	r2, #2
 8004cc2:	4013      	ands	r3, r2
 8004cc4:	d1f1      	bne.n	8004caa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	2204      	movs	r2, #4
 8004ccc:	4013      	ands	r3, r2
 8004cce:	d100      	bne.n	8004cd2 <HAL_RCC_OscConfig+0x2fe>
 8004cd0:	e0c6      	b.n	8004e60 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004cd2:	231f      	movs	r3, #31
 8004cd4:	18fb      	adds	r3, r7, r3
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8004cda:	4b09      	ldr	r3, [pc, #36]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004cdc:	689b      	ldr	r3, [r3, #8]
 8004cde:	2238      	movs	r2, #56	@ 0x38
 8004ce0:	4013      	ands	r3, r2
 8004ce2:	2b20      	cmp	r3, #32
 8004ce4:	d11e      	bne.n	8004d24 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8004ce6:	4b06      	ldr	r3, [pc, #24]	@ (8004d00 <HAL_RCC_OscConfig+0x32c>)
 8004ce8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004cea:	2202      	movs	r2, #2
 8004cec:	4013      	ands	r3, r2
 8004cee:	d100      	bne.n	8004cf2 <HAL_RCC_OscConfig+0x31e>
 8004cf0:	e0b6      	b.n	8004e60 <HAL_RCC_OscConfig+0x48c>
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d000      	beq.n	8004cfc <HAL_RCC_OscConfig+0x328>
 8004cfa:	e0b1      	b.n	8004e60 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8004cfc:	2301      	movs	r3, #1
 8004cfe:	e171      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
 8004d00:	40021000 	.word	0x40021000
 8004d04:	fffeffff 	.word	0xfffeffff
 8004d08:	fffbffff 	.word	0xfffbffff
 8004d0c:	ffff80ff 	.word	0xffff80ff
 8004d10:	ffffc7ff 	.word	0xffffc7ff
 8004d14:	00f42400 	.word	0x00f42400
 8004d18:	20000000 	.word	0x20000000
 8004d1c:	20000004 	.word	0x20000004
 8004d20:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004d24:	4bb1      	ldr	r3, [pc, #708]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004d26:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d28:	2380      	movs	r3, #128	@ 0x80
 8004d2a:	055b      	lsls	r3, r3, #21
 8004d2c:	4013      	ands	r3, r2
 8004d2e:	d101      	bne.n	8004d34 <HAL_RCC_OscConfig+0x360>
 8004d30:	2301      	movs	r3, #1
 8004d32:	e000      	b.n	8004d36 <HAL_RCC_OscConfig+0x362>
 8004d34:	2300      	movs	r3, #0
 8004d36:	2b00      	cmp	r3, #0
 8004d38:	d011      	beq.n	8004d5e <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8004d3a:	4bac      	ldr	r3, [pc, #688]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004d3c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d3e:	4bab      	ldr	r3, [pc, #684]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004d40:	2180      	movs	r1, #128	@ 0x80
 8004d42:	0549      	lsls	r1, r1, #21
 8004d44:	430a      	orrs	r2, r1
 8004d46:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004d48:	4ba8      	ldr	r3, [pc, #672]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004d4a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004d4c:	2380      	movs	r3, #128	@ 0x80
 8004d4e:	055b      	lsls	r3, r3, #21
 8004d50:	4013      	ands	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]
 8004d54:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8004d56:	231f      	movs	r3, #31
 8004d58:	18fb      	adds	r3, r7, r3
 8004d5a:	2201      	movs	r2, #1
 8004d5c:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d5e:	4ba4      	ldr	r3, [pc, #656]	@ (8004ff0 <HAL_RCC_OscConfig+0x61c>)
 8004d60:	681a      	ldr	r2, [r3, #0]
 8004d62:	2380      	movs	r3, #128	@ 0x80
 8004d64:	005b      	lsls	r3, r3, #1
 8004d66:	4013      	ands	r3, r2
 8004d68:	d11a      	bne.n	8004da0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d6a:	4ba1      	ldr	r3, [pc, #644]	@ (8004ff0 <HAL_RCC_OscConfig+0x61c>)
 8004d6c:	681a      	ldr	r2, [r3, #0]
 8004d6e:	4ba0      	ldr	r3, [pc, #640]	@ (8004ff0 <HAL_RCC_OscConfig+0x61c>)
 8004d70:	2180      	movs	r1, #128	@ 0x80
 8004d72:	0049      	lsls	r1, r1, #1
 8004d74:	430a      	orrs	r2, r1
 8004d76:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8004d78:	f7fe fd38 	bl	80037ec <HAL_GetTick>
 8004d7c:	0003      	movs	r3, r0
 8004d7e:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d80:	e008      	b.n	8004d94 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d82:	f7fe fd33 	bl	80037ec <HAL_GetTick>
 8004d86:	0002      	movs	r2, r0
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	1ad3      	subs	r3, r2, r3
 8004d8c:	2b02      	cmp	r3, #2
 8004d8e:	d901      	bls.n	8004d94 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8004d90:	2303      	movs	r3, #3
 8004d92:	e127      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d94:	4b96      	ldr	r3, [pc, #600]	@ (8004ff0 <HAL_RCC_OscConfig+0x61c>)
 8004d96:	681a      	ldr	r2, [r3, #0]
 8004d98:	2380      	movs	r3, #128	@ 0x80
 8004d9a:	005b      	lsls	r3, r3, #1
 8004d9c:	4013      	ands	r3, r2
 8004d9e:	d0f0      	beq.n	8004d82 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	689b      	ldr	r3, [r3, #8]
 8004da4:	2b01      	cmp	r3, #1
 8004da6:	d106      	bne.n	8004db6 <HAL_RCC_OscConfig+0x3e2>
 8004da8:	4b90      	ldr	r3, [pc, #576]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004daa:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004dac:	4b8f      	ldr	r3, [pc, #572]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dae:	2101      	movs	r1, #1
 8004db0:	430a      	orrs	r2, r1
 8004db2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004db4:	e01c      	b.n	8004df0 <HAL_RCC_OscConfig+0x41c>
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	2b05      	cmp	r3, #5
 8004dbc:	d10c      	bne.n	8004dd8 <HAL_RCC_OscConfig+0x404>
 8004dbe:	4b8b      	ldr	r3, [pc, #556]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dc0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004dc2:	4b8a      	ldr	r3, [pc, #552]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dc4:	2104      	movs	r1, #4
 8004dc6:	430a      	orrs	r2, r1
 8004dc8:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004dca:	4b88      	ldr	r3, [pc, #544]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dcc:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004dce:	4b87      	ldr	r3, [pc, #540]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dd0:	2101      	movs	r1, #1
 8004dd2:	430a      	orrs	r2, r1
 8004dd4:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004dd6:	e00b      	b.n	8004df0 <HAL_RCC_OscConfig+0x41c>
 8004dd8:	4b84      	ldr	r3, [pc, #528]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dda:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ddc:	4b83      	ldr	r3, [pc, #524]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dde:	2101      	movs	r1, #1
 8004de0:	438a      	bics	r2, r1
 8004de2:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004de4:	4b81      	ldr	r3, [pc, #516]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004de6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004de8:	4b80      	ldr	r3, [pc, #512]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004dea:	2104      	movs	r1, #4
 8004dec:	438a      	bics	r2, r1
 8004dee:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	689b      	ldr	r3, [r3, #8]
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d014      	beq.n	8004e22 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004df8:	f7fe fcf8 	bl	80037ec <HAL_GetTick>
 8004dfc:	0003      	movs	r3, r0
 8004dfe:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e00:	e009      	b.n	8004e16 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e02:	f7fe fcf3 	bl	80037ec <HAL_GetTick>
 8004e06:	0002      	movs	r2, r0
 8004e08:	693b      	ldr	r3, [r7, #16]
 8004e0a:	1ad3      	subs	r3, r2, r3
 8004e0c:	4a79      	ldr	r2, [pc, #484]	@ (8004ff4 <HAL_RCC_OscConfig+0x620>)
 8004e0e:	4293      	cmp	r3, r2
 8004e10:	d901      	bls.n	8004e16 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8004e12:	2303      	movs	r3, #3
 8004e14:	e0e6      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e16:	4b75      	ldr	r3, [pc, #468]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e1a:	2202      	movs	r2, #2
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	d0f0      	beq.n	8004e02 <HAL_RCC_OscConfig+0x42e>
 8004e20:	e013      	b.n	8004e4a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e22:	f7fe fce3 	bl	80037ec <HAL_GetTick>
 8004e26:	0003      	movs	r3, r0
 8004e28:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e2a:	e009      	b.n	8004e40 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e2c:	f7fe fcde 	bl	80037ec <HAL_GetTick>
 8004e30:	0002      	movs	r2, r0
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	1ad3      	subs	r3, r2, r3
 8004e36:	4a6f      	ldr	r2, [pc, #444]	@ (8004ff4 <HAL_RCC_OscConfig+0x620>)
 8004e38:	4293      	cmp	r3, r2
 8004e3a:	d901      	bls.n	8004e40 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8004e3c:	2303      	movs	r3, #3
 8004e3e:	e0d1      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e40:	4b6a      	ldr	r3, [pc, #424]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004e44:	2202      	movs	r2, #2
 8004e46:	4013      	ands	r3, r2
 8004e48:	d1f0      	bne.n	8004e2c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8004e4a:	231f      	movs	r3, #31
 8004e4c:	18fb      	adds	r3, r7, r3
 8004e4e:	781b      	ldrb	r3, [r3, #0]
 8004e50:	2b01      	cmp	r3, #1
 8004e52:	d105      	bne.n	8004e60 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8004e54:	4b65      	ldr	r3, [pc, #404]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e56:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004e58:	4b64      	ldr	r3, [pc, #400]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e5a:	4967      	ldr	r1, [pc, #412]	@ (8004ff8 <HAL_RCC_OscConfig+0x624>)
 8004e5c:	400a      	ands	r2, r1
 8004e5e:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	69db      	ldr	r3, [r3, #28]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d100      	bne.n	8004e6a <HAL_RCC_OscConfig+0x496>
 8004e68:	e0bb      	b.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004e6a:	4b60      	ldr	r3, [pc, #384]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e6c:	689b      	ldr	r3, [r3, #8]
 8004e6e:	2238      	movs	r2, #56	@ 0x38
 8004e70:	4013      	ands	r3, r2
 8004e72:	2b10      	cmp	r3, #16
 8004e74:	d100      	bne.n	8004e78 <HAL_RCC_OscConfig+0x4a4>
 8004e76:	e07b      	b.n	8004f70 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	69db      	ldr	r3, [r3, #28]
 8004e7c:	2b02      	cmp	r3, #2
 8004e7e:	d156      	bne.n	8004f2e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e80:	4b5a      	ldr	r3, [pc, #360]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e82:	681a      	ldr	r2, [r3, #0]
 8004e84:	4b59      	ldr	r3, [pc, #356]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004e86:	495d      	ldr	r1, [pc, #372]	@ (8004ffc <HAL_RCC_OscConfig+0x628>)
 8004e88:	400a      	ands	r2, r1
 8004e8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004e8c:	f7fe fcae 	bl	80037ec <HAL_GetTick>
 8004e90:	0003      	movs	r3, r0
 8004e92:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004e94:	e008      	b.n	8004ea8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004e96:	f7fe fca9 	bl	80037ec <HAL_GetTick>
 8004e9a:	0002      	movs	r2, r0
 8004e9c:	693b      	ldr	r3, [r7, #16]
 8004e9e:	1ad3      	subs	r3, r2, r3
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d901      	bls.n	8004ea8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8004ea4:	2303      	movs	r3, #3
 8004ea6:	e09d      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004ea8:	4b50      	ldr	r3, [pc, #320]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004eaa:	681a      	ldr	r2, [r3, #0]
 8004eac:	2380      	movs	r3, #128	@ 0x80
 8004eae:	049b      	lsls	r3, r3, #18
 8004eb0:	4013      	ands	r3, r2
 8004eb2:	d1f0      	bne.n	8004e96 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004eb4:	4b4d      	ldr	r3, [pc, #308]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004eb6:	68db      	ldr	r3, [r3, #12]
 8004eb8:	4a51      	ldr	r2, [pc, #324]	@ (8005000 <HAL_RCC_OscConfig+0x62c>)
 8004eba:	4013      	ands	r3, r2
 8004ebc:	0019      	movs	r1, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6a1a      	ldr	r2, [r3, #32]
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ec6:	431a      	orrs	r2, r3
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ecc:	021b      	lsls	r3, r3, #8
 8004ece:	431a      	orrs	r2, r3
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ed4:	431a      	orrs	r2, r3
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eda:	431a      	orrs	r2, r3
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ee0:	431a      	orrs	r2, r3
 8004ee2:	4b42      	ldr	r3, [pc, #264]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ee4:	430a      	orrs	r2, r1
 8004ee6:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004ee8:	4b40      	ldr	r3, [pc, #256]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004eea:	681a      	ldr	r2, [r3, #0]
 8004eec:	4b3f      	ldr	r3, [pc, #252]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004eee:	2180      	movs	r1, #128	@ 0x80
 8004ef0:	0449      	lsls	r1, r1, #17
 8004ef2:	430a      	orrs	r2, r1
 8004ef4:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8004ef6:	4b3d      	ldr	r3, [pc, #244]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004ef8:	68da      	ldr	r2, [r3, #12]
 8004efa:	4b3c      	ldr	r3, [pc, #240]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004efc:	2180      	movs	r1, #128	@ 0x80
 8004efe:	0549      	lsls	r1, r1, #21
 8004f00:	430a      	orrs	r2, r1
 8004f02:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f04:	f7fe fc72 	bl	80037ec <HAL_GetTick>
 8004f08:	0003      	movs	r3, r0
 8004f0a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f0c:	e008      	b.n	8004f20 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f0e:	f7fe fc6d 	bl	80037ec <HAL_GetTick>
 8004f12:	0002      	movs	r2, r0
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	1ad3      	subs	r3, r2, r3
 8004f18:	2b02      	cmp	r3, #2
 8004f1a:	d901      	bls.n	8004f20 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 8004f1c:	2303      	movs	r3, #3
 8004f1e:	e061      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004f20:	4b32      	ldr	r3, [pc, #200]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	2380      	movs	r3, #128	@ 0x80
 8004f26:	049b      	lsls	r3, r3, #18
 8004f28:	4013      	ands	r3, r2
 8004f2a:	d0f0      	beq.n	8004f0e <HAL_RCC_OscConfig+0x53a>
 8004f2c:	e059      	b.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f30:	681a      	ldr	r2, [r3, #0]
 8004f32:	4b2e      	ldr	r3, [pc, #184]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f34:	4931      	ldr	r1, [pc, #196]	@ (8004ffc <HAL_RCC_OscConfig+0x628>)
 8004f36:	400a      	ands	r2, r1
 8004f38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004f3a:	f7fe fc57 	bl	80037ec <HAL_GetTick>
 8004f3e:	0003      	movs	r3, r0
 8004f40:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f42:	e008      	b.n	8004f56 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f44:	f7fe fc52 	bl	80037ec <HAL_GetTick>
 8004f48:	0002      	movs	r2, r0
 8004f4a:	693b      	ldr	r3, [r7, #16]
 8004f4c:	1ad3      	subs	r3, r2, r3
 8004f4e:	2b02      	cmp	r3, #2
 8004f50:	d901      	bls.n	8004f56 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 8004f52:	2303      	movs	r3, #3
 8004f54:	e046      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f56:	4b25      	ldr	r3, [pc, #148]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f58:	681a      	ldr	r2, [r3, #0]
 8004f5a:	2380      	movs	r3, #128	@ 0x80
 8004f5c:	049b      	lsls	r3, r3, #18
 8004f5e:	4013      	ands	r3, r2
 8004f60:	d1f0      	bne.n	8004f44 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 8004f62:	4b22      	ldr	r3, [pc, #136]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f64:	68da      	ldr	r2, [r3, #12]
 8004f66:	4b21      	ldr	r3, [pc, #132]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f68:	4926      	ldr	r1, [pc, #152]	@ (8005004 <HAL_RCC_OscConfig+0x630>)
 8004f6a:	400a      	ands	r2, r1
 8004f6c:	60da      	str	r2, [r3, #12]
 8004f6e:	e038      	b.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	69db      	ldr	r3, [r3, #28]
 8004f74:	2b01      	cmp	r3, #1
 8004f76:	d101      	bne.n	8004f7c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	e033      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8004f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8004fec <HAL_RCC_OscConfig+0x618>)
 8004f7e:	68db      	ldr	r3, [r3, #12]
 8004f80:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	2203      	movs	r2, #3
 8004f86:	401a      	ands	r2, r3
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	6a1b      	ldr	r3, [r3, #32]
 8004f8c:	429a      	cmp	r2, r3
 8004f8e:	d126      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004f90:	697b      	ldr	r3, [r7, #20]
 8004f92:	2270      	movs	r2, #112	@ 0x70
 8004f94:	401a      	ands	r2, r3
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f9a:	429a      	cmp	r2, r3
 8004f9c:	d11f      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f9e:	697a      	ldr	r2, [r7, #20]
 8004fa0:	23fe      	movs	r3, #254	@ 0xfe
 8004fa2:	01db      	lsls	r3, r3, #7
 8004fa4:	401a      	ands	r2, r3
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004faa:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8004fac:	429a      	cmp	r2, r3
 8004fae:	d116      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004fb0:	697a      	ldr	r2, [r7, #20]
 8004fb2:	23f8      	movs	r3, #248	@ 0xf8
 8004fb4:	039b      	lsls	r3, r3, #14
 8004fb6:	401a      	ands	r2, r3
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004fbc:	429a      	cmp	r2, r3
 8004fbe:	d10e      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004fc0:	697a      	ldr	r2, [r7, #20]
 8004fc2:	23e0      	movs	r3, #224	@ 0xe0
 8004fc4:	051b      	lsls	r3, r3, #20
 8004fc6:	401a      	ands	r2, r3
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8004fcc:	429a      	cmp	r2, r3
 8004fce:	d106      	bne.n	8004fde <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8004fd0:	697b      	ldr	r3, [r7, #20]
 8004fd2:	0f5b      	lsrs	r3, r3, #29
 8004fd4:	075a      	lsls	r2, r3, #29
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	d001      	beq.n	8004fe2 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 8004fde:	2301      	movs	r3, #1
 8004fe0:	e000      	b.n	8004fe4 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8004fe2:	2300      	movs	r3, #0
}
 8004fe4:	0018      	movs	r0, r3
 8004fe6:	46bd      	mov	sp, r7
 8004fe8:	b008      	add	sp, #32
 8004fea:	bd80      	pop	{r7, pc}
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	40007000 	.word	0x40007000
 8004ff4:	00001388 	.word	0x00001388
 8004ff8:	efffffff 	.word	0xefffffff
 8004ffc:	feffffff 	.word	0xfeffffff
 8005000:	11c1808c 	.word	0x11c1808c
 8005004:	eefefffc 	.word	0xeefefffc

08005008 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
 8005010:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	2b00      	cmp	r3, #0
 8005016:	d101      	bne.n	800501c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005018:	2301      	movs	r3, #1
 800501a:	e0e9      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800501c:	4b76      	ldr	r3, [pc, #472]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	2207      	movs	r2, #7
 8005022:	4013      	ands	r3, r2
 8005024:	683a      	ldr	r2, [r7, #0]
 8005026:	429a      	cmp	r2, r3
 8005028:	d91e      	bls.n	8005068 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800502a:	4b73      	ldr	r3, [pc, #460]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	2207      	movs	r2, #7
 8005030:	4393      	bics	r3, r2
 8005032:	0019      	movs	r1, r3
 8005034:	4b70      	ldr	r3, [pc, #448]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005036:	683a      	ldr	r2, [r7, #0]
 8005038:	430a      	orrs	r2, r1
 800503a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800503c:	f7fe fbd6 	bl	80037ec <HAL_GetTick>
 8005040:	0003      	movs	r3, r0
 8005042:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005044:	e009      	b.n	800505a <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005046:	f7fe fbd1 	bl	80037ec <HAL_GetTick>
 800504a:	0002      	movs	r2, r0
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	1ad3      	subs	r3, r2, r3
 8005050:	4a6a      	ldr	r2, [pc, #424]	@ (80051fc <HAL_RCC_ClockConfig+0x1f4>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d901      	bls.n	800505a <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8005056:	2303      	movs	r3, #3
 8005058:	e0ca      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800505a:	4b67      	ldr	r3, [pc, #412]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	2207      	movs	r2, #7
 8005060:	4013      	ands	r3, r2
 8005062:	683a      	ldr	r2, [r7, #0]
 8005064:	429a      	cmp	r2, r3
 8005066:	d1ee      	bne.n	8005046 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	2202      	movs	r2, #2
 800506e:	4013      	ands	r3, r2
 8005070:	d015      	beq.n	800509e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	2204      	movs	r2, #4
 8005078:	4013      	ands	r3, r2
 800507a:	d006      	beq.n	800508a <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800507c:	4b60      	ldr	r3, [pc, #384]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 800507e:	689a      	ldr	r2, [r3, #8]
 8005080:	4b5f      	ldr	r3, [pc, #380]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 8005082:	21e0      	movs	r1, #224	@ 0xe0
 8005084:	01c9      	lsls	r1, r1, #7
 8005086:	430a      	orrs	r2, r1
 8005088:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800508a:	4b5d      	ldr	r3, [pc, #372]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 800508c:	689b      	ldr	r3, [r3, #8]
 800508e:	4a5d      	ldr	r2, [pc, #372]	@ (8005204 <HAL_RCC_ClockConfig+0x1fc>)
 8005090:	4013      	ands	r3, r2
 8005092:	0019      	movs	r1, r3
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	689a      	ldr	r2, [r3, #8]
 8005098:	4b59      	ldr	r3, [pc, #356]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 800509a:	430a      	orrs	r2, r1
 800509c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	2201      	movs	r2, #1
 80050a4:	4013      	ands	r3, r2
 80050a6:	d057      	beq.n	8005158 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	2b01      	cmp	r3, #1
 80050ae:	d107      	bne.n	80050c0 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050b0:	4b53      	ldr	r3, [pc, #332]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80050b2:	681a      	ldr	r2, [r3, #0]
 80050b4:	2380      	movs	r3, #128	@ 0x80
 80050b6:	029b      	lsls	r3, r3, #10
 80050b8:	4013      	ands	r3, r2
 80050ba:	d12b      	bne.n	8005114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	e097      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d107      	bne.n	80050d8 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80050c8:	4b4d      	ldr	r3, [pc, #308]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80050ca:	681a      	ldr	r2, [r3, #0]
 80050cc:	2380      	movs	r3, #128	@ 0x80
 80050ce:	049b      	lsls	r3, r3, #18
 80050d0:	4013      	ands	r3, r2
 80050d2:	d11f      	bne.n	8005114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	e08b      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	685b      	ldr	r3, [r3, #4]
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d107      	bne.n	80050f0 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80050e0:	4b47      	ldr	r3, [pc, #284]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80050e2:	681a      	ldr	r2, [r3, #0]
 80050e4:	2380      	movs	r3, #128	@ 0x80
 80050e6:	00db      	lsls	r3, r3, #3
 80050e8:	4013      	ands	r3, r2
 80050ea:	d113      	bne.n	8005114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80050ec:	2301      	movs	r3, #1
 80050ee:	e07f      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b03      	cmp	r3, #3
 80050f6:	d106      	bne.n	8005106 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80050f8:	4b41      	ldr	r3, [pc, #260]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80050fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80050fc:	2202      	movs	r2, #2
 80050fe:	4013      	ands	r3, r2
 8005100:	d108      	bne.n	8005114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005102:	2301      	movs	r3, #1
 8005104:	e074      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005106:	4b3e      	ldr	r3, [pc, #248]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 8005108:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800510a:	2202      	movs	r2, #2
 800510c:	4013      	ands	r3, r2
 800510e:	d101      	bne.n	8005114 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8005110:	2301      	movs	r3, #1
 8005112:	e06d      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005114:	4b3a      	ldr	r3, [pc, #232]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 8005116:	689b      	ldr	r3, [r3, #8]
 8005118:	2207      	movs	r2, #7
 800511a:	4393      	bics	r3, r2
 800511c:	0019      	movs	r1, r3
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	685a      	ldr	r2, [r3, #4]
 8005122:	4b37      	ldr	r3, [pc, #220]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 8005124:	430a      	orrs	r2, r1
 8005126:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005128:	f7fe fb60 	bl	80037ec <HAL_GetTick>
 800512c:	0003      	movs	r3, r0
 800512e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005130:	e009      	b.n	8005146 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005132:	f7fe fb5b 	bl	80037ec <HAL_GetTick>
 8005136:	0002      	movs	r2, r0
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	1ad3      	subs	r3, r2, r3
 800513c:	4a2f      	ldr	r2, [pc, #188]	@ (80051fc <HAL_RCC_ClockConfig+0x1f4>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d901      	bls.n	8005146 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 8005142:	2303      	movs	r3, #3
 8005144:	e054      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005146:	4b2e      	ldr	r3, [pc, #184]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 8005148:	689b      	ldr	r3, [r3, #8]
 800514a:	2238      	movs	r2, #56	@ 0x38
 800514c:	401a      	ands	r2, r3
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	00db      	lsls	r3, r3, #3
 8005154:	429a      	cmp	r2, r3
 8005156:	d1ec      	bne.n	8005132 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005158:	4b27      	ldr	r3, [pc, #156]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	2207      	movs	r2, #7
 800515e:	4013      	ands	r3, r2
 8005160:	683a      	ldr	r2, [r7, #0]
 8005162:	429a      	cmp	r2, r3
 8005164:	d21e      	bcs.n	80051a4 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005166:	4b24      	ldr	r3, [pc, #144]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	2207      	movs	r2, #7
 800516c:	4393      	bics	r3, r2
 800516e:	0019      	movs	r1, r3
 8005170:	4b21      	ldr	r3, [pc, #132]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005172:	683a      	ldr	r2, [r7, #0]
 8005174:	430a      	orrs	r2, r1
 8005176:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005178:	f7fe fb38 	bl	80037ec <HAL_GetTick>
 800517c:	0003      	movs	r3, r0
 800517e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005180:	e009      	b.n	8005196 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005182:	f7fe fb33 	bl	80037ec <HAL_GetTick>
 8005186:	0002      	movs	r2, r0
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	1ad3      	subs	r3, r2, r3
 800518c:	4a1b      	ldr	r2, [pc, #108]	@ (80051fc <HAL_RCC_ClockConfig+0x1f4>)
 800518e:	4293      	cmp	r3, r2
 8005190:	d901      	bls.n	8005196 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8005192:	2303      	movs	r3, #3
 8005194:	e02c      	b.n	80051f0 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8005196:	4b18      	ldr	r3, [pc, #96]	@ (80051f8 <HAL_RCC_ClockConfig+0x1f0>)
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	2207      	movs	r2, #7
 800519c:	4013      	ands	r3, r2
 800519e:	683a      	ldr	r2, [r7, #0]
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d1ee      	bne.n	8005182 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2204      	movs	r2, #4
 80051aa:	4013      	ands	r3, r2
 80051ac:	d009      	beq.n	80051c2 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80051ae:	4b14      	ldr	r3, [pc, #80]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	4a15      	ldr	r2, [pc, #84]	@ (8005208 <HAL_RCC_ClockConfig+0x200>)
 80051b4:	4013      	ands	r3, r2
 80051b6:	0019      	movs	r1, r3
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	68da      	ldr	r2, [r3, #12]
 80051bc:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80051be:	430a      	orrs	r2, r1
 80051c0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80051c2:	f000 f829 	bl	8005218 <HAL_RCC_GetSysClockFreq>
 80051c6:	0001      	movs	r1, r0
 80051c8:	4b0d      	ldr	r3, [pc, #52]	@ (8005200 <HAL_RCC_ClockConfig+0x1f8>)
 80051ca:	689b      	ldr	r3, [r3, #8]
 80051cc:	0a1b      	lsrs	r3, r3, #8
 80051ce:	220f      	movs	r2, #15
 80051d0:	401a      	ands	r2, r3
 80051d2:	4b0e      	ldr	r3, [pc, #56]	@ (800520c <HAL_RCC_ClockConfig+0x204>)
 80051d4:	0092      	lsls	r2, r2, #2
 80051d6:	58d3      	ldr	r3, [r2, r3]
 80051d8:	221f      	movs	r2, #31
 80051da:	4013      	ands	r3, r2
 80051dc:	000a      	movs	r2, r1
 80051de:	40da      	lsrs	r2, r3
 80051e0:	4b0b      	ldr	r3, [pc, #44]	@ (8005210 <HAL_RCC_ClockConfig+0x208>)
 80051e2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80051e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005214 <HAL_RCC_ClockConfig+0x20c>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	0018      	movs	r0, r3
 80051ea:	f7fe faa3 	bl	8003734 <HAL_InitTick>
 80051ee:	0003      	movs	r3, r0
}
 80051f0:	0018      	movs	r0, r3
 80051f2:	46bd      	mov	sp, r7
 80051f4:	b004      	add	sp, #16
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	40022000 	.word	0x40022000
 80051fc:	00001388 	.word	0x00001388
 8005200:	40021000 	.word	0x40021000
 8005204:	fffff0ff 	.word	0xfffff0ff
 8005208:	ffff8fff 	.word	0xffff8fff
 800520c:	080093c4 	.word	0x080093c4
 8005210:	20000000 	.word	0x20000000
 8005214:	20000004 	.word	0x20000004

08005218 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005218:	b580      	push	{r7, lr}
 800521a:	b086      	sub	sp, #24
 800521c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800521e:	4b3c      	ldr	r3, [pc, #240]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005220:	689b      	ldr	r3, [r3, #8]
 8005222:	2238      	movs	r2, #56	@ 0x38
 8005224:	4013      	ands	r3, r2
 8005226:	d10f      	bne.n	8005248 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8005228:	4b39      	ldr	r3, [pc, #228]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	0adb      	lsrs	r3, r3, #11
 800522e:	2207      	movs	r2, #7
 8005230:	4013      	ands	r3, r2
 8005232:	2201      	movs	r2, #1
 8005234:	409a      	lsls	r2, r3
 8005236:	0013      	movs	r3, r2
 8005238:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800523a:	6839      	ldr	r1, [r7, #0]
 800523c:	4835      	ldr	r0, [pc, #212]	@ (8005314 <HAL_RCC_GetSysClockFreq+0xfc>)
 800523e:	f7fa ff7d 	bl	800013c <__udivsi3>
 8005242:	0003      	movs	r3, r0
 8005244:	613b      	str	r3, [r7, #16]
 8005246:	e05d      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005248:	4b31      	ldr	r3, [pc, #196]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 800524a:	689b      	ldr	r3, [r3, #8]
 800524c:	2238      	movs	r2, #56	@ 0x38
 800524e:	4013      	ands	r3, r2
 8005250:	2b08      	cmp	r3, #8
 8005252:	d102      	bne.n	800525a <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005254:	4b30      	ldr	r3, [pc, #192]	@ (8005318 <HAL_RCC_GetSysClockFreq+0x100>)
 8005256:	613b      	str	r3, [r7, #16]
 8005258:	e054      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800525a:	4b2d      	ldr	r3, [pc, #180]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	2238      	movs	r2, #56	@ 0x38
 8005260:	4013      	ands	r3, r2
 8005262:	2b10      	cmp	r3, #16
 8005264:	d138      	bne.n	80052d8 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 8005266:	4b2a      	ldr	r3, [pc, #168]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	2203      	movs	r2, #3
 800526c:	4013      	ands	r3, r2
 800526e:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005270:	4b27      	ldr	r3, [pc, #156]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005272:	68db      	ldr	r3, [r3, #12]
 8005274:	091b      	lsrs	r3, r3, #4
 8005276:	2207      	movs	r2, #7
 8005278:	4013      	ands	r3, r2
 800527a:	3301      	adds	r3, #1
 800527c:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	2b03      	cmp	r3, #3
 8005282:	d10d      	bne.n	80052a0 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005284:	68b9      	ldr	r1, [r7, #8]
 8005286:	4824      	ldr	r0, [pc, #144]	@ (8005318 <HAL_RCC_GetSysClockFreq+0x100>)
 8005288:	f7fa ff58 	bl	800013c <__udivsi3>
 800528c:	0003      	movs	r3, r0
 800528e:	0019      	movs	r1, r3
 8005290:	4b1f      	ldr	r3, [pc, #124]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 8005292:	68db      	ldr	r3, [r3, #12]
 8005294:	0a1b      	lsrs	r3, r3, #8
 8005296:	227f      	movs	r2, #127	@ 0x7f
 8005298:	4013      	ands	r3, r2
 800529a:	434b      	muls	r3, r1
 800529c:	617b      	str	r3, [r7, #20]
        break;
 800529e:	e00d      	b.n	80052bc <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80052a0:	68b9      	ldr	r1, [r7, #8]
 80052a2:	481c      	ldr	r0, [pc, #112]	@ (8005314 <HAL_RCC_GetSysClockFreq+0xfc>)
 80052a4:	f7fa ff4a 	bl	800013c <__udivsi3>
 80052a8:	0003      	movs	r3, r0
 80052aa:	0019      	movs	r1, r3
 80052ac:	4b18      	ldr	r3, [pc, #96]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	0a1b      	lsrs	r3, r3, #8
 80052b2:	227f      	movs	r2, #127	@ 0x7f
 80052b4:	4013      	ands	r3, r2
 80052b6:	434b      	muls	r3, r1
 80052b8:	617b      	str	r3, [r7, #20]
        break;
 80052ba:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80052bc:	4b14      	ldr	r3, [pc, #80]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052be:	68db      	ldr	r3, [r3, #12]
 80052c0:	0f5b      	lsrs	r3, r3, #29
 80052c2:	2207      	movs	r2, #7
 80052c4:	4013      	ands	r3, r2
 80052c6:	3301      	adds	r3, #1
 80052c8:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 80052ca:	6879      	ldr	r1, [r7, #4]
 80052cc:	6978      	ldr	r0, [r7, #20]
 80052ce:	f7fa ff35 	bl	800013c <__udivsi3>
 80052d2:	0003      	movs	r3, r0
 80052d4:	613b      	str	r3, [r7, #16]
 80052d6:	e015      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 80052d8:	4b0d      	ldr	r3, [pc, #52]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052da:	689b      	ldr	r3, [r3, #8]
 80052dc:	2238      	movs	r2, #56	@ 0x38
 80052de:	4013      	ands	r3, r2
 80052e0:	2b20      	cmp	r3, #32
 80052e2:	d103      	bne.n	80052ec <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 80052e4:	2380      	movs	r3, #128	@ 0x80
 80052e6:	021b      	lsls	r3, r3, #8
 80052e8:	613b      	str	r3, [r7, #16]
 80052ea:	e00b      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 80052ec:	4b08      	ldr	r3, [pc, #32]	@ (8005310 <HAL_RCC_GetSysClockFreq+0xf8>)
 80052ee:	689b      	ldr	r3, [r3, #8]
 80052f0:	2238      	movs	r2, #56	@ 0x38
 80052f2:	4013      	ands	r3, r2
 80052f4:	2b18      	cmp	r3, #24
 80052f6:	d103      	bne.n	8005300 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 80052f8:	23fa      	movs	r3, #250	@ 0xfa
 80052fa:	01db      	lsls	r3, r3, #7
 80052fc:	613b      	str	r3, [r7, #16]
 80052fe:	e001      	b.n	8005304 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8005300:	2300      	movs	r3, #0
 8005302:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005304:	693b      	ldr	r3, [r7, #16]
}
 8005306:	0018      	movs	r0, r3
 8005308:	46bd      	mov	sp, r7
 800530a:	b006      	add	sp, #24
 800530c:	bd80      	pop	{r7, pc}
 800530e:	46c0      	nop			@ (mov r8, r8)
 8005310:	40021000 	.word	0x40021000
 8005314:	00f42400 	.word	0x00f42400
 8005318:	007a1200 	.word	0x007a1200

0800531c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800531c:	b580      	push	{r7, lr}
 800531e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005320:	4b02      	ldr	r3, [pc, #8]	@ (800532c <HAL_RCC_GetHCLKFreq+0x10>)
 8005322:	681b      	ldr	r3, [r3, #0]
}
 8005324:	0018      	movs	r0, r3
 8005326:	46bd      	mov	sp, r7
 8005328:	bd80      	pop	{r7, pc}
 800532a:	46c0      	nop			@ (mov r8, r8)
 800532c:	20000000 	.word	0x20000000

08005330 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005330:	b5b0      	push	{r4, r5, r7, lr}
 8005332:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8005334:	f7ff fff2 	bl	800531c <HAL_RCC_GetHCLKFreq>
 8005338:	0004      	movs	r4, r0
 800533a:	f7ff fb3f 	bl	80049bc <LL_RCC_GetAPB1Prescaler>
 800533e:	0003      	movs	r3, r0
 8005340:	0b1a      	lsrs	r2, r3, #12
 8005342:	4b05      	ldr	r3, [pc, #20]	@ (8005358 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005344:	0092      	lsls	r2, r2, #2
 8005346:	58d3      	ldr	r3, [r2, r3]
 8005348:	221f      	movs	r2, #31
 800534a:	4013      	ands	r3, r2
 800534c:	40dc      	lsrs	r4, r3
 800534e:	0023      	movs	r3, r4
}
 8005350:	0018      	movs	r0, r3
 8005352:	46bd      	mov	sp, r7
 8005354:	bdb0      	pop	{r4, r5, r7, pc}
 8005356:	46c0      	nop			@ (mov r8, r8)
 8005358:	08009404 	.word	0x08009404

0800535c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800535c:	b580      	push	{r7, lr}
 800535e:	b086      	sub	sp, #24
 8005360:	af00      	add	r7, sp, #0
 8005362:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8005364:	2313      	movs	r3, #19
 8005366:	18fb      	adds	r3, r7, r3
 8005368:	2200      	movs	r2, #0
 800536a:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800536c:	2312      	movs	r3, #18
 800536e:	18fb      	adds	r3, r7, r3
 8005370:	2200      	movs	r2, #0
 8005372:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681a      	ldr	r2, [r3, #0]
 8005378:	2380      	movs	r3, #128	@ 0x80
 800537a:	029b      	lsls	r3, r3, #10
 800537c:	4013      	ands	r3, r2
 800537e:	d100      	bne.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x26>
 8005380:	e0a3      	b.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005382:	2011      	movs	r0, #17
 8005384:	183b      	adds	r3, r7, r0
 8005386:	2200      	movs	r2, #0
 8005388:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800538a:	4bc3      	ldr	r3, [pc, #780]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800538c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800538e:	2380      	movs	r3, #128	@ 0x80
 8005390:	055b      	lsls	r3, r3, #21
 8005392:	4013      	ands	r3, r2
 8005394:	d110      	bne.n	80053b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005396:	4bc0      	ldr	r3, [pc, #768]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005398:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800539a:	4bbf      	ldr	r3, [pc, #764]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800539c:	2180      	movs	r1, #128	@ 0x80
 800539e:	0549      	lsls	r1, r1, #21
 80053a0:	430a      	orrs	r2, r1
 80053a2:	63da      	str	r2, [r3, #60]	@ 0x3c
 80053a4:	4bbc      	ldr	r3, [pc, #752]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80053a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053a8:	2380      	movs	r3, #128	@ 0x80
 80053aa:	055b      	lsls	r3, r3, #21
 80053ac:	4013      	ands	r3, r2
 80053ae:	60bb      	str	r3, [r7, #8]
 80053b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053b2:	183b      	adds	r3, r7, r0
 80053b4:	2201      	movs	r2, #1
 80053b6:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053b8:	4bb8      	ldr	r3, [pc, #736]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80053ba:	681a      	ldr	r2, [r3, #0]
 80053bc:	4bb7      	ldr	r3, [pc, #732]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80053be:	2180      	movs	r1, #128	@ 0x80
 80053c0:	0049      	lsls	r1, r1, #1
 80053c2:	430a      	orrs	r2, r1
 80053c4:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80053c6:	f7fe fa11 	bl	80037ec <HAL_GetTick>
 80053ca:	0003      	movs	r3, r0
 80053cc:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053ce:	e00b      	b.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053d0:	f7fe fa0c 	bl	80037ec <HAL_GetTick>
 80053d4:	0002      	movs	r2, r0
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	1ad3      	subs	r3, r2, r3
 80053da:	2b02      	cmp	r3, #2
 80053dc:	d904      	bls.n	80053e8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80053de:	2313      	movs	r3, #19
 80053e0:	18fb      	adds	r3, r7, r3
 80053e2:	2203      	movs	r2, #3
 80053e4:	701a      	strb	r2, [r3, #0]
        break;
 80053e6:	e005      	b.n	80053f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80053e8:	4bac      	ldr	r3, [pc, #688]	@ (800569c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 80053ea:	681a      	ldr	r2, [r3, #0]
 80053ec:	2380      	movs	r3, #128	@ 0x80
 80053ee:	005b      	lsls	r3, r3, #1
 80053f0:	4013      	ands	r3, r2
 80053f2:	d0ed      	beq.n	80053d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80053f4:	2313      	movs	r3, #19
 80053f6:	18fb      	adds	r3, r7, r3
 80053f8:	781b      	ldrb	r3, [r3, #0]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d154      	bne.n	80054a8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80053fe:	4ba6      	ldr	r3, [pc, #664]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005400:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005402:	23c0      	movs	r3, #192	@ 0xc0
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4013      	ands	r3, r2
 8005408:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800540a:	697b      	ldr	r3, [r7, #20]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d019      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005414:	697a      	ldr	r2, [r7, #20]
 8005416:	429a      	cmp	r2, r3
 8005418:	d014      	beq.n	8005444 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800541a:	4b9f      	ldr	r3, [pc, #636]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800541c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800541e:	4aa0      	ldr	r2, [pc, #640]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8005420:	4013      	ands	r3, r2
 8005422:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005424:	4b9c      	ldr	r3, [pc, #624]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005426:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005428:	4b9b      	ldr	r3, [pc, #620]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800542a:	2180      	movs	r1, #128	@ 0x80
 800542c:	0249      	lsls	r1, r1, #9
 800542e:	430a      	orrs	r2, r1
 8005430:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005432:	4b99      	ldr	r3, [pc, #612]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005434:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005436:	4b98      	ldr	r3, [pc, #608]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005438:	499a      	ldr	r1, [pc, #616]	@ (80056a4 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 800543a:	400a      	ands	r2, r1
 800543c:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800543e:	4b96      	ldr	r3, [pc, #600]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005440:	697a      	ldr	r2, [r7, #20]
 8005442:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005444:	697b      	ldr	r3, [r7, #20]
 8005446:	2201      	movs	r2, #1
 8005448:	4013      	ands	r3, r2
 800544a:	d016      	beq.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800544c:	f7fe f9ce 	bl	80037ec <HAL_GetTick>
 8005450:	0003      	movs	r3, r0
 8005452:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005454:	e00c      	b.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005456:	f7fe f9c9 	bl	80037ec <HAL_GetTick>
 800545a:	0002      	movs	r2, r0
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	1ad3      	subs	r3, r2, r3
 8005460:	4a91      	ldr	r2, [pc, #580]	@ (80056a8 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d904      	bls.n	8005470 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8005466:	2313      	movs	r3, #19
 8005468:	18fb      	adds	r3, r7, r3
 800546a:	2203      	movs	r2, #3
 800546c:	701a      	strb	r2, [r3, #0]
            break;
 800546e:	e004      	b.n	800547a <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005470:	4b89      	ldr	r3, [pc, #548]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005472:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005474:	2202      	movs	r2, #2
 8005476:	4013      	ands	r3, r2
 8005478:	d0ed      	beq.n	8005456 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 800547a:	2313      	movs	r3, #19
 800547c:	18fb      	adds	r3, r7, r3
 800547e:	781b      	ldrb	r3, [r3, #0]
 8005480:	2b00      	cmp	r3, #0
 8005482:	d10a      	bne.n	800549a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005484:	4b84      	ldr	r3, [pc, #528]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005486:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005488:	4a85      	ldr	r2, [pc, #532]	@ (80056a0 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 800548a:	4013      	ands	r3, r2
 800548c:	0019      	movs	r1, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005492:	4b81      	ldr	r3, [pc, #516]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005494:	430a      	orrs	r2, r1
 8005496:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005498:	e00c      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800549a:	2312      	movs	r3, #18
 800549c:	18fb      	adds	r3, r7, r3
 800549e:	2213      	movs	r2, #19
 80054a0:	18ba      	adds	r2, r7, r2
 80054a2:	7812      	ldrb	r2, [r2, #0]
 80054a4:	701a      	strb	r2, [r3, #0]
 80054a6:	e005      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054a8:	2312      	movs	r3, #18
 80054aa:	18fb      	adds	r3, r7, r3
 80054ac:	2213      	movs	r2, #19
 80054ae:	18ba      	adds	r2, r7, r2
 80054b0:	7812      	ldrb	r2, [r2, #0]
 80054b2:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80054b4:	2311      	movs	r3, #17
 80054b6:	18fb      	adds	r3, r7, r3
 80054b8:	781b      	ldrb	r3, [r3, #0]
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d105      	bne.n	80054ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054be:	4b76      	ldr	r3, [pc, #472]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80054c2:	4b75      	ldr	r3, [pc, #468]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054c4:	4979      	ldr	r1, [pc, #484]	@ (80056ac <HAL_RCCEx_PeriphCLKConfig+0x350>)
 80054c6:	400a      	ands	r2, r1
 80054c8:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	2201      	movs	r2, #1
 80054d0:	4013      	ands	r3, r2
 80054d2:	d009      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80054d4:	4b70      	ldr	r3, [pc, #448]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054d8:	2203      	movs	r2, #3
 80054da:	4393      	bics	r3, r2
 80054dc:	0019      	movs	r1, r3
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685a      	ldr	r2, [r3, #4]
 80054e2:	4b6d      	ldr	r3, [pc, #436]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054e4:	430a      	orrs	r2, r1
 80054e6:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2202      	movs	r2, #2
 80054ee:	4013      	ands	r3, r2
 80054f0:	d009      	beq.n	8005506 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80054f2:	4b69      	ldr	r3, [pc, #420]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80054f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054f6:	220c      	movs	r2, #12
 80054f8:	4393      	bics	r3, r2
 80054fa:	0019      	movs	r1, r3
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	689a      	ldr	r2, [r3, #8]
 8005500:	4b65      	ldr	r3, [pc, #404]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005502:	430a      	orrs	r2, r1
 8005504:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	2210      	movs	r2, #16
 800550c:	4013      	ands	r3, r2
 800550e:	d009      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005510:	4b61      	ldr	r3, [pc, #388]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005512:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005514:	4a66      	ldr	r2, [pc, #408]	@ (80056b0 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8005516:	4013      	ands	r3, r2
 8005518:	0019      	movs	r1, r3
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	68da      	ldr	r2, [r3, #12]
 800551e:	4b5e      	ldr	r3, [pc, #376]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005520:	430a      	orrs	r2, r1
 8005522:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681a      	ldr	r2, [r3, #0]
 8005528:	2380      	movs	r3, #128	@ 0x80
 800552a:	009b      	lsls	r3, r3, #2
 800552c:	4013      	ands	r3, r2
 800552e:	d009      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005530:	4b59      	ldr	r3, [pc, #356]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005532:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005534:	4a5f      	ldr	r2, [pc, #380]	@ (80056b4 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 8005536:	4013      	ands	r3, r2
 8005538:	0019      	movs	r1, r3
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	699a      	ldr	r2, [r3, #24]
 800553e:	4b56      	ldr	r3, [pc, #344]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005540:	430a      	orrs	r2, r1
 8005542:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681a      	ldr	r2, [r3, #0]
 8005548:	2380      	movs	r3, #128	@ 0x80
 800554a:	00db      	lsls	r3, r3, #3
 800554c:	4013      	ands	r3, r2
 800554e:	d009      	beq.n	8005564 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005550:	4b51      	ldr	r3, [pc, #324]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005552:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005554:	4a58      	ldr	r2, [pc, #352]	@ (80056b8 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8005556:	4013      	ands	r3, r2
 8005558:	0019      	movs	r1, r3
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	69da      	ldr	r2, [r3, #28]
 800555e:	4b4e      	ldr	r3, [pc, #312]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005560:	430a      	orrs	r2, r1
 8005562:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	2220      	movs	r2, #32
 800556a:	4013      	ands	r3, r2
 800556c:	d009      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800556e:	4b4a      	ldr	r3, [pc, #296]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005570:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005572:	4a52      	ldr	r2, [pc, #328]	@ (80056bc <HAL_RCCEx_PeriphCLKConfig+0x360>)
 8005574:	4013      	ands	r3, r2
 8005576:	0019      	movs	r1, r3
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	691a      	ldr	r2, [r3, #16]
 800557c:	4b46      	ldr	r3, [pc, #280]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800557e:	430a      	orrs	r2, r1
 8005580:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681a      	ldr	r2, [r3, #0]
 8005586:	2380      	movs	r3, #128	@ 0x80
 8005588:	01db      	lsls	r3, r3, #7
 800558a:	4013      	ands	r3, r2
 800558c:	d015      	beq.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800558e:	4b42      	ldr	r3, [pc, #264]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005590:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	0899      	lsrs	r1, r3, #2
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6a1a      	ldr	r2, [r3, #32]
 800559a:	4b3f      	ldr	r3, [pc, #252]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800559c:	430a      	orrs	r2, r1
 800559e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6a1a      	ldr	r2, [r3, #32]
 80055a4:	2380      	movs	r3, #128	@ 0x80
 80055a6:	05db      	lsls	r3, r3, #23
 80055a8:	429a      	cmp	r2, r3
 80055aa:	d106      	bne.n	80055ba <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80055ac:	4b3a      	ldr	r3, [pc, #232]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055ae:	68da      	ldr	r2, [r3, #12]
 80055b0:	4b39      	ldr	r3, [pc, #228]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055b2:	2180      	movs	r1, #128	@ 0x80
 80055b4:	0249      	lsls	r1, r1, #9
 80055b6:	430a      	orrs	r2, r1
 80055b8:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681a      	ldr	r2, [r3, #0]
 80055be:	2380      	movs	r3, #128	@ 0x80
 80055c0:	031b      	lsls	r3, r3, #12
 80055c2:	4013      	ands	r3, r2
 80055c4:	d009      	beq.n	80055da <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80055c6:	4b34      	ldr	r3, [pc, #208]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ca:	2240      	movs	r2, #64	@ 0x40
 80055cc:	4393      	bics	r3, r2
 80055ce:	0019      	movs	r1, r3
 80055d0:	687b      	ldr	r3, [r7, #4]
 80055d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80055d4:	4b30      	ldr	r3, [pc, #192]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055d6:	430a      	orrs	r2, r1
 80055d8:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	2380      	movs	r3, #128	@ 0x80
 80055e0:	039b      	lsls	r3, r3, #14
 80055e2:	4013      	ands	r3, r2
 80055e4:	d016      	beq.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 80055e6:	4b2c      	ldr	r3, [pc, #176]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80055ea:	4a35      	ldr	r2, [pc, #212]	@ (80056c0 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 80055ec:	4013      	ands	r3, r2
 80055ee:	0019      	movs	r1, r3
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055f4:	4b28      	ldr	r3, [pc, #160]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80055f6:	430a      	orrs	r2, r1
 80055f8:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80055fe:	2380      	movs	r3, #128	@ 0x80
 8005600:	03db      	lsls	r3, r3, #15
 8005602:	429a      	cmp	r2, r3
 8005604:	d106      	bne.n	8005614 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005606:	4b24      	ldr	r3, [pc, #144]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005608:	68da      	ldr	r2, [r3, #12]
 800560a:	4b23      	ldr	r3, [pc, #140]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800560c:	2180      	movs	r1, #128	@ 0x80
 800560e:	0449      	lsls	r1, r1, #17
 8005610:	430a      	orrs	r2, r1
 8005612:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	2380      	movs	r3, #128	@ 0x80
 800561a:	03db      	lsls	r3, r3, #15
 800561c:	4013      	ands	r3, r2
 800561e:	d016      	beq.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8005620:	4b1d      	ldr	r3, [pc, #116]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005622:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005624:	4a27      	ldr	r2, [pc, #156]	@ (80056c4 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8005626:	4013      	ands	r3, r2
 8005628:	0019      	movs	r1, r3
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800562e:	4b1a      	ldr	r3, [pc, #104]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005630:	430a      	orrs	r2, r1
 8005632:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005638:	2380      	movs	r3, #128	@ 0x80
 800563a:	045b      	lsls	r3, r3, #17
 800563c:	429a      	cmp	r2, r3
 800563e:	d106      	bne.n	800564e <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8005640:	4b15      	ldr	r3, [pc, #84]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005642:	68da      	ldr	r2, [r3, #12]
 8005644:	4b14      	ldr	r3, [pc, #80]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005646:	2180      	movs	r1, #128	@ 0x80
 8005648:	0449      	lsls	r1, r1, #17
 800564a:	430a      	orrs	r2, r1
 800564c:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	2380      	movs	r3, #128	@ 0x80
 8005654:	011b      	lsls	r3, r3, #4
 8005656:	4013      	ands	r3, r2
 8005658:	d016      	beq.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800565a:	4b0f      	ldr	r3, [pc, #60]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800565c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800565e:	4a1a      	ldr	r2, [pc, #104]	@ (80056c8 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 8005660:	4013      	ands	r3, r2
 8005662:	0019      	movs	r1, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	695a      	ldr	r2, [r3, #20]
 8005668:	4b0b      	ldr	r3, [pc, #44]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800566a:	430a      	orrs	r2, r1
 800566c:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	695a      	ldr	r2, [r3, #20]
 8005672:	2380      	movs	r3, #128	@ 0x80
 8005674:	01db      	lsls	r3, r3, #7
 8005676:	429a      	cmp	r2, r3
 8005678:	d106      	bne.n	8005688 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800567a:	4b07      	ldr	r3, [pc, #28]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800567c:	68da      	ldr	r2, [r3, #12]
 800567e:	4b06      	ldr	r3, [pc, #24]	@ (8005698 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8005680:	2180      	movs	r1, #128	@ 0x80
 8005682:	0249      	lsls	r1, r1, #9
 8005684:	430a      	orrs	r2, r1
 8005686:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8005688:	2312      	movs	r3, #18
 800568a:	18fb      	adds	r3, r7, r3
 800568c:	781b      	ldrb	r3, [r3, #0]
}
 800568e:	0018      	movs	r0, r3
 8005690:	46bd      	mov	sp, r7
 8005692:	b006      	add	sp, #24
 8005694:	bd80      	pop	{r7, pc}
 8005696:	46c0      	nop			@ (mov r8, r8)
 8005698:	40021000 	.word	0x40021000
 800569c:	40007000 	.word	0x40007000
 80056a0:	fffffcff 	.word	0xfffffcff
 80056a4:	fffeffff 	.word	0xfffeffff
 80056a8:	00001388 	.word	0x00001388
 80056ac:	efffffff 	.word	0xefffffff
 80056b0:	fffff3ff 	.word	0xfffff3ff
 80056b4:	fff3ffff 	.word	0xfff3ffff
 80056b8:	ffcfffff 	.word	0xffcfffff
 80056bc:	ffffcfff 	.word	0xffffcfff
 80056c0:	ffbfffff 	.word	0xffbfffff
 80056c4:	feffffff 	.word	0xfeffffff
 80056c8:	ffff3fff 	.word	0xffff3fff

080056cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80056cc:	b580      	push	{r7, lr}
 80056ce:	b082      	sub	sp, #8
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d101      	bne.n	80056de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e046      	b.n	800576c <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2288      	movs	r2, #136	@ 0x88
 80056e2:	589b      	ldr	r3, [r3, r2]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d107      	bne.n	80056f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2284      	movs	r2, #132	@ 0x84
 80056ec:	2100      	movs	r1, #0
 80056ee:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	0018      	movs	r0, r3
 80056f4:	f7fd fe96 	bl	8003424 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	2288      	movs	r2, #136	@ 0x88
 80056fc:	2124      	movs	r1, #36	@ 0x24
 80056fe:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	2101      	movs	r1, #1
 800570c:	438a      	bics	r2, r1
 800570e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005714:	2b00      	cmp	r3, #0
 8005716:	d003      	beq.n	8005720 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	0018      	movs	r0, r3
 800571c:	f000 fb8e 	bl	8005e3c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	0018      	movs	r0, r3
 8005724:	f000 f8cc 	bl	80058c0 <UART_SetConfig>
 8005728:	0003      	movs	r3, r0
 800572a:	2b01      	cmp	r3, #1
 800572c:	d101      	bne.n	8005732 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800572e:	2301      	movs	r3, #1
 8005730:	e01c      	b.n	800576c <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	685a      	ldr	r2, [r3, #4]
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	490d      	ldr	r1, [pc, #52]	@ (8005774 <HAL_UART_Init+0xa8>)
 800573e:	400a      	ands	r2, r1
 8005740:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	689a      	ldr	r2, [r3, #8]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	212a      	movs	r1, #42	@ 0x2a
 800574e:	438a      	bics	r2, r1
 8005750:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	2101      	movs	r1, #1
 800575e:	430a      	orrs	r2, r1
 8005760:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	0018      	movs	r0, r3
 8005766:	f000 fc1d 	bl	8005fa4 <UART_CheckIdleState>
 800576a:	0003      	movs	r3, r0
}
 800576c:	0018      	movs	r0, r3
 800576e:	46bd      	mov	sp, r7
 8005770:	b002      	add	sp, #8
 8005772:	bd80      	pop	{r7, pc}
 8005774:	ffffb7ff 	.word	0xffffb7ff

08005778 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005778:	b580      	push	{r7, lr}
 800577a:	b08a      	sub	sp, #40	@ 0x28
 800577c:	af02      	add	r7, sp, #8
 800577e:	60f8      	str	r0, [r7, #12]
 8005780:	60b9      	str	r1, [r7, #8]
 8005782:	603b      	str	r3, [r7, #0]
 8005784:	1dbb      	adds	r3, r7, #6
 8005786:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	2288      	movs	r2, #136	@ 0x88
 800578c:	589b      	ldr	r3, [r3, r2]
 800578e:	2b20      	cmp	r3, #32
 8005790:	d000      	beq.n	8005794 <HAL_UART_Transmit+0x1c>
 8005792:	e090      	b.n	80058b6 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	2b00      	cmp	r3, #0
 8005798:	d003      	beq.n	80057a2 <HAL_UART_Transmit+0x2a>
 800579a:	1dbb      	adds	r3, r7, #6
 800579c:	881b      	ldrh	r3, [r3, #0]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d101      	bne.n	80057a6 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e088      	b.n	80058b8 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	689a      	ldr	r2, [r3, #8]
 80057aa:	2380      	movs	r3, #128	@ 0x80
 80057ac:	015b      	lsls	r3, r3, #5
 80057ae:	429a      	cmp	r2, r3
 80057b0:	d109      	bne.n	80057c6 <HAL_UART_Transmit+0x4e>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	691b      	ldr	r3, [r3, #16]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d105      	bne.n	80057c6 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80057ba:	68bb      	ldr	r3, [r7, #8]
 80057bc:	2201      	movs	r2, #1
 80057be:	4013      	ands	r3, r2
 80057c0:	d001      	beq.n	80057c6 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80057c2:	2301      	movs	r3, #1
 80057c4:	e078      	b.n	80058b8 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	2290      	movs	r2, #144	@ 0x90
 80057ca:	2100      	movs	r1, #0
 80057cc:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80057ce:	68fb      	ldr	r3, [r7, #12]
 80057d0:	2288      	movs	r2, #136	@ 0x88
 80057d2:	2121      	movs	r1, #33	@ 0x21
 80057d4:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80057d6:	f7fe f809 	bl	80037ec <HAL_GetTick>
 80057da:	0003      	movs	r3, r0
 80057dc:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	1dba      	adds	r2, r7, #6
 80057e2:	2154      	movs	r1, #84	@ 0x54
 80057e4:	8812      	ldrh	r2, [r2, #0]
 80057e6:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	1dba      	adds	r2, r7, #6
 80057ec:	2156      	movs	r1, #86	@ 0x56
 80057ee:	8812      	ldrh	r2, [r2, #0]
 80057f0:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80057f2:	68fb      	ldr	r3, [r7, #12]
 80057f4:	689a      	ldr	r2, [r3, #8]
 80057f6:	2380      	movs	r3, #128	@ 0x80
 80057f8:	015b      	lsls	r3, r3, #5
 80057fa:	429a      	cmp	r2, r3
 80057fc:	d108      	bne.n	8005810 <HAL_UART_Transmit+0x98>
 80057fe:	68fb      	ldr	r3, [r7, #12]
 8005800:	691b      	ldr	r3, [r3, #16]
 8005802:	2b00      	cmp	r3, #0
 8005804:	d104      	bne.n	8005810 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8005806:	2300      	movs	r3, #0
 8005808:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800580a:	68bb      	ldr	r3, [r7, #8]
 800580c:	61bb      	str	r3, [r7, #24]
 800580e:	e003      	b.n	8005818 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8005810:	68bb      	ldr	r3, [r7, #8]
 8005812:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005814:	2300      	movs	r3, #0
 8005816:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005818:	e030      	b.n	800587c <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800581a:	697a      	ldr	r2, [r7, #20]
 800581c:	68f8      	ldr	r0, [r7, #12]
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	9300      	str	r3, [sp, #0]
 8005822:	0013      	movs	r3, r2
 8005824:	2200      	movs	r2, #0
 8005826:	2180      	movs	r1, #128	@ 0x80
 8005828:	f000 fc66 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 800582c:	1e03      	subs	r3, r0, #0
 800582e:	d005      	beq.n	800583c <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	2288      	movs	r2, #136	@ 0x88
 8005834:	2120      	movs	r1, #32
 8005836:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e03d      	b.n	80058b8 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d10b      	bne.n	800585a <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	881b      	ldrh	r3, [r3, #0]
 8005846:	001a      	movs	r2, r3
 8005848:	68fb      	ldr	r3, [r7, #12]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	05d2      	lsls	r2, r2, #23
 800584e:	0dd2      	lsrs	r2, r2, #23
 8005850:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8005852:	69bb      	ldr	r3, [r7, #24]
 8005854:	3302      	adds	r3, #2
 8005856:	61bb      	str	r3, [r7, #24]
 8005858:	e007      	b.n	800586a <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800585a:	69fb      	ldr	r3, [r7, #28]
 800585c:	781a      	ldrb	r2, [r3, #0]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8005864:	69fb      	ldr	r3, [r7, #28]
 8005866:	3301      	adds	r3, #1
 8005868:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800586a:	68fb      	ldr	r3, [r7, #12]
 800586c:	2256      	movs	r2, #86	@ 0x56
 800586e:	5a9b      	ldrh	r3, [r3, r2]
 8005870:	b29b      	uxth	r3, r3
 8005872:	3b01      	subs	r3, #1
 8005874:	b299      	uxth	r1, r3
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	2256      	movs	r2, #86	@ 0x56
 800587a:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	2256      	movs	r2, #86	@ 0x56
 8005880:	5a9b      	ldrh	r3, [r3, r2]
 8005882:	b29b      	uxth	r3, r3
 8005884:	2b00      	cmp	r3, #0
 8005886:	d1c8      	bne.n	800581a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005888:	697a      	ldr	r2, [r7, #20]
 800588a:	68f8      	ldr	r0, [r7, #12]
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	9300      	str	r3, [sp, #0]
 8005890:	0013      	movs	r3, r2
 8005892:	2200      	movs	r2, #0
 8005894:	2140      	movs	r1, #64	@ 0x40
 8005896:	f000 fc2f 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 800589a:	1e03      	subs	r3, r0, #0
 800589c:	d005      	beq.n	80058aa <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	2288      	movs	r2, #136	@ 0x88
 80058a2:	2120      	movs	r1, #32
 80058a4:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 80058a6:	2303      	movs	r3, #3
 80058a8:	e006      	b.n	80058b8 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	2288      	movs	r2, #136	@ 0x88
 80058ae:	2120      	movs	r1, #32
 80058b0:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80058b2:	2300      	movs	r3, #0
 80058b4:	e000      	b.n	80058b8 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80058b6:	2302      	movs	r3, #2
  }
}
 80058b8:	0018      	movs	r0, r3
 80058ba:	46bd      	mov	sp, r7
 80058bc:	b008      	add	sp, #32
 80058be:	bd80      	pop	{r7, pc}

080058c0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80058c0:	b5b0      	push	{r4, r5, r7, lr}
 80058c2:	b090      	sub	sp, #64	@ 0x40
 80058c4:	af00      	add	r7, sp, #0
 80058c6:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80058c8:	231a      	movs	r3, #26
 80058ca:	2220      	movs	r2, #32
 80058cc:	189b      	adds	r3, r3, r2
 80058ce:	19db      	adds	r3, r3, r7
 80058d0:	2200      	movs	r2, #0
 80058d2:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80058d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058d6:	689a      	ldr	r2, [r3, #8]
 80058d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	431a      	orrs	r2, r3
 80058de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	431a      	orrs	r2, r3
 80058e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e6:	69db      	ldr	r3, [r3, #28]
 80058e8:	4313      	orrs	r3, r2
 80058ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80058ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	4aaf      	ldr	r2, [pc, #700]	@ (8005bb0 <UART_SetConfig+0x2f0>)
 80058f4:	4013      	ands	r3, r2
 80058f6:	0019      	movs	r1, r3
 80058f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058fe:	430b      	orrs	r3, r1
 8005900:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005902:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	685b      	ldr	r3, [r3, #4]
 8005908:	4aaa      	ldr	r2, [pc, #680]	@ (8005bb4 <UART_SetConfig+0x2f4>)
 800590a:	4013      	ands	r3, r2
 800590c:	0018      	movs	r0, r3
 800590e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005910:	68d9      	ldr	r1, [r3, #12]
 8005912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005914:	681a      	ldr	r2, [r3, #0]
 8005916:	0003      	movs	r3, r0
 8005918:	430b      	orrs	r3, r1
 800591a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800591c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4aa4      	ldr	r2, [pc, #656]	@ (8005bb8 <UART_SetConfig+0x2f8>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d004      	beq.n	8005936 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800592c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800592e:	6a1b      	ldr	r3, [r3, #32]
 8005930:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8005932:	4313      	orrs	r3, r2
 8005934:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005936:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	689b      	ldr	r3, [r3, #8]
 800593c:	4a9f      	ldr	r2, [pc, #636]	@ (8005bbc <UART_SetConfig+0x2fc>)
 800593e:	4013      	ands	r3, r2
 8005940:	0019      	movs	r1, r3
 8005942:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005944:	681a      	ldr	r2, [r3, #0]
 8005946:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005948:	430b      	orrs	r3, r1
 800594a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800594c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005952:	220f      	movs	r2, #15
 8005954:	4393      	bics	r3, r2
 8005956:	0018      	movs	r0, r3
 8005958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595a:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 800595c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800595e:	681a      	ldr	r2, [r3, #0]
 8005960:	0003      	movs	r3, r0
 8005962:	430b      	orrs	r3, r1
 8005964:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a95      	ldr	r2, [pc, #596]	@ (8005bc0 <UART_SetConfig+0x300>)
 800596c:	4293      	cmp	r3, r2
 800596e:	d131      	bne.n	80059d4 <UART_SetConfig+0x114>
 8005970:	4b94      	ldr	r3, [pc, #592]	@ (8005bc4 <UART_SetConfig+0x304>)
 8005972:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005974:	2203      	movs	r2, #3
 8005976:	4013      	ands	r3, r2
 8005978:	2b03      	cmp	r3, #3
 800597a:	d01d      	beq.n	80059b8 <UART_SetConfig+0xf8>
 800597c:	d823      	bhi.n	80059c6 <UART_SetConfig+0x106>
 800597e:	2b02      	cmp	r3, #2
 8005980:	d00c      	beq.n	800599c <UART_SetConfig+0xdc>
 8005982:	d820      	bhi.n	80059c6 <UART_SetConfig+0x106>
 8005984:	2b00      	cmp	r3, #0
 8005986:	d002      	beq.n	800598e <UART_SetConfig+0xce>
 8005988:	2b01      	cmp	r3, #1
 800598a:	d00e      	beq.n	80059aa <UART_SetConfig+0xea>
 800598c:	e01b      	b.n	80059c6 <UART_SetConfig+0x106>
 800598e:	231b      	movs	r3, #27
 8005990:	2220      	movs	r2, #32
 8005992:	189b      	adds	r3, r3, r2
 8005994:	19db      	adds	r3, r3, r7
 8005996:	2200      	movs	r2, #0
 8005998:	701a      	strb	r2, [r3, #0]
 800599a:	e0b4      	b.n	8005b06 <UART_SetConfig+0x246>
 800599c:	231b      	movs	r3, #27
 800599e:	2220      	movs	r2, #32
 80059a0:	189b      	adds	r3, r3, r2
 80059a2:	19db      	adds	r3, r3, r7
 80059a4:	2202      	movs	r2, #2
 80059a6:	701a      	strb	r2, [r3, #0]
 80059a8:	e0ad      	b.n	8005b06 <UART_SetConfig+0x246>
 80059aa:	231b      	movs	r3, #27
 80059ac:	2220      	movs	r2, #32
 80059ae:	189b      	adds	r3, r3, r2
 80059b0:	19db      	adds	r3, r3, r7
 80059b2:	2204      	movs	r2, #4
 80059b4:	701a      	strb	r2, [r3, #0]
 80059b6:	e0a6      	b.n	8005b06 <UART_SetConfig+0x246>
 80059b8:	231b      	movs	r3, #27
 80059ba:	2220      	movs	r2, #32
 80059bc:	189b      	adds	r3, r3, r2
 80059be:	19db      	adds	r3, r3, r7
 80059c0:	2208      	movs	r2, #8
 80059c2:	701a      	strb	r2, [r3, #0]
 80059c4:	e09f      	b.n	8005b06 <UART_SetConfig+0x246>
 80059c6:	231b      	movs	r3, #27
 80059c8:	2220      	movs	r2, #32
 80059ca:	189b      	adds	r3, r3, r2
 80059cc:	19db      	adds	r3, r3, r7
 80059ce:	2210      	movs	r2, #16
 80059d0:	701a      	strb	r2, [r3, #0]
 80059d2:	e098      	b.n	8005b06 <UART_SetConfig+0x246>
 80059d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4a7b      	ldr	r2, [pc, #492]	@ (8005bc8 <UART_SetConfig+0x308>)
 80059da:	4293      	cmp	r3, r2
 80059dc:	d131      	bne.n	8005a42 <UART_SetConfig+0x182>
 80059de:	4b79      	ldr	r3, [pc, #484]	@ (8005bc4 <UART_SetConfig+0x304>)
 80059e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059e2:	220c      	movs	r2, #12
 80059e4:	4013      	ands	r3, r2
 80059e6:	2b0c      	cmp	r3, #12
 80059e8:	d01d      	beq.n	8005a26 <UART_SetConfig+0x166>
 80059ea:	d823      	bhi.n	8005a34 <UART_SetConfig+0x174>
 80059ec:	2b08      	cmp	r3, #8
 80059ee:	d00c      	beq.n	8005a0a <UART_SetConfig+0x14a>
 80059f0:	d820      	bhi.n	8005a34 <UART_SetConfig+0x174>
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d002      	beq.n	80059fc <UART_SetConfig+0x13c>
 80059f6:	2b04      	cmp	r3, #4
 80059f8:	d00e      	beq.n	8005a18 <UART_SetConfig+0x158>
 80059fa:	e01b      	b.n	8005a34 <UART_SetConfig+0x174>
 80059fc:	231b      	movs	r3, #27
 80059fe:	2220      	movs	r2, #32
 8005a00:	189b      	adds	r3, r3, r2
 8005a02:	19db      	adds	r3, r3, r7
 8005a04:	2200      	movs	r2, #0
 8005a06:	701a      	strb	r2, [r3, #0]
 8005a08:	e07d      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a0a:	231b      	movs	r3, #27
 8005a0c:	2220      	movs	r2, #32
 8005a0e:	189b      	adds	r3, r3, r2
 8005a10:	19db      	adds	r3, r3, r7
 8005a12:	2202      	movs	r2, #2
 8005a14:	701a      	strb	r2, [r3, #0]
 8005a16:	e076      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a18:	231b      	movs	r3, #27
 8005a1a:	2220      	movs	r2, #32
 8005a1c:	189b      	adds	r3, r3, r2
 8005a1e:	19db      	adds	r3, r3, r7
 8005a20:	2204      	movs	r2, #4
 8005a22:	701a      	strb	r2, [r3, #0]
 8005a24:	e06f      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a26:	231b      	movs	r3, #27
 8005a28:	2220      	movs	r2, #32
 8005a2a:	189b      	adds	r3, r3, r2
 8005a2c:	19db      	adds	r3, r3, r7
 8005a2e:	2208      	movs	r2, #8
 8005a30:	701a      	strb	r2, [r3, #0]
 8005a32:	e068      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a34:	231b      	movs	r3, #27
 8005a36:	2220      	movs	r2, #32
 8005a38:	189b      	adds	r3, r3, r2
 8005a3a:	19db      	adds	r3, r3, r7
 8005a3c:	2210      	movs	r2, #16
 8005a3e:	701a      	strb	r2, [r3, #0]
 8005a40:	e061      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a61      	ldr	r2, [pc, #388]	@ (8005bcc <UART_SetConfig+0x30c>)
 8005a48:	4293      	cmp	r3, r2
 8005a4a:	d106      	bne.n	8005a5a <UART_SetConfig+0x19a>
 8005a4c:	231b      	movs	r3, #27
 8005a4e:	2220      	movs	r2, #32
 8005a50:	189b      	adds	r3, r3, r2
 8005a52:	19db      	adds	r3, r3, r7
 8005a54:	2200      	movs	r2, #0
 8005a56:	701a      	strb	r2, [r3, #0]
 8005a58:	e055      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	4a5c      	ldr	r2, [pc, #368]	@ (8005bd0 <UART_SetConfig+0x310>)
 8005a60:	4293      	cmp	r3, r2
 8005a62:	d106      	bne.n	8005a72 <UART_SetConfig+0x1b2>
 8005a64:	231b      	movs	r3, #27
 8005a66:	2220      	movs	r2, #32
 8005a68:	189b      	adds	r3, r3, r2
 8005a6a:	19db      	adds	r3, r3, r7
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	701a      	strb	r2, [r3, #0]
 8005a70:	e049      	b.n	8005b06 <UART_SetConfig+0x246>
 8005a72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	4a50      	ldr	r2, [pc, #320]	@ (8005bb8 <UART_SetConfig+0x2f8>)
 8005a78:	4293      	cmp	r3, r2
 8005a7a:	d13e      	bne.n	8005afa <UART_SetConfig+0x23a>
 8005a7c:	4b51      	ldr	r3, [pc, #324]	@ (8005bc4 <UART_SetConfig+0x304>)
 8005a7e:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005a80:	23c0      	movs	r3, #192	@ 0xc0
 8005a82:	011b      	lsls	r3, r3, #4
 8005a84:	4013      	ands	r3, r2
 8005a86:	22c0      	movs	r2, #192	@ 0xc0
 8005a88:	0112      	lsls	r2, r2, #4
 8005a8a:	4293      	cmp	r3, r2
 8005a8c:	d027      	beq.n	8005ade <UART_SetConfig+0x21e>
 8005a8e:	22c0      	movs	r2, #192	@ 0xc0
 8005a90:	0112      	lsls	r2, r2, #4
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d82a      	bhi.n	8005aec <UART_SetConfig+0x22c>
 8005a96:	2280      	movs	r2, #128	@ 0x80
 8005a98:	0112      	lsls	r2, r2, #4
 8005a9a:	4293      	cmp	r3, r2
 8005a9c:	d011      	beq.n	8005ac2 <UART_SetConfig+0x202>
 8005a9e:	2280      	movs	r2, #128	@ 0x80
 8005aa0:	0112      	lsls	r2, r2, #4
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d822      	bhi.n	8005aec <UART_SetConfig+0x22c>
 8005aa6:	2b00      	cmp	r3, #0
 8005aa8:	d004      	beq.n	8005ab4 <UART_SetConfig+0x1f4>
 8005aaa:	2280      	movs	r2, #128	@ 0x80
 8005aac:	00d2      	lsls	r2, r2, #3
 8005aae:	4293      	cmp	r3, r2
 8005ab0:	d00e      	beq.n	8005ad0 <UART_SetConfig+0x210>
 8005ab2:	e01b      	b.n	8005aec <UART_SetConfig+0x22c>
 8005ab4:	231b      	movs	r3, #27
 8005ab6:	2220      	movs	r2, #32
 8005ab8:	189b      	adds	r3, r3, r2
 8005aba:	19db      	adds	r3, r3, r7
 8005abc:	2200      	movs	r2, #0
 8005abe:	701a      	strb	r2, [r3, #0]
 8005ac0:	e021      	b.n	8005b06 <UART_SetConfig+0x246>
 8005ac2:	231b      	movs	r3, #27
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	189b      	adds	r3, r3, r2
 8005ac8:	19db      	adds	r3, r3, r7
 8005aca:	2202      	movs	r2, #2
 8005acc:	701a      	strb	r2, [r3, #0]
 8005ace:	e01a      	b.n	8005b06 <UART_SetConfig+0x246>
 8005ad0:	231b      	movs	r3, #27
 8005ad2:	2220      	movs	r2, #32
 8005ad4:	189b      	adds	r3, r3, r2
 8005ad6:	19db      	adds	r3, r3, r7
 8005ad8:	2204      	movs	r2, #4
 8005ada:	701a      	strb	r2, [r3, #0]
 8005adc:	e013      	b.n	8005b06 <UART_SetConfig+0x246>
 8005ade:	231b      	movs	r3, #27
 8005ae0:	2220      	movs	r2, #32
 8005ae2:	189b      	adds	r3, r3, r2
 8005ae4:	19db      	adds	r3, r3, r7
 8005ae6:	2208      	movs	r2, #8
 8005ae8:	701a      	strb	r2, [r3, #0]
 8005aea:	e00c      	b.n	8005b06 <UART_SetConfig+0x246>
 8005aec:	231b      	movs	r3, #27
 8005aee:	2220      	movs	r2, #32
 8005af0:	189b      	adds	r3, r3, r2
 8005af2:	19db      	adds	r3, r3, r7
 8005af4:	2210      	movs	r2, #16
 8005af6:	701a      	strb	r2, [r3, #0]
 8005af8:	e005      	b.n	8005b06 <UART_SetConfig+0x246>
 8005afa:	231b      	movs	r3, #27
 8005afc:	2220      	movs	r2, #32
 8005afe:	189b      	adds	r3, r3, r2
 8005b00:	19db      	adds	r3, r3, r7
 8005b02:	2210      	movs	r2, #16
 8005b04:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8005b06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a2b      	ldr	r2, [pc, #172]	@ (8005bb8 <UART_SetConfig+0x2f8>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d000      	beq.n	8005b12 <UART_SetConfig+0x252>
 8005b10:	e0a9      	b.n	8005c66 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005b12:	231b      	movs	r3, #27
 8005b14:	2220      	movs	r2, #32
 8005b16:	189b      	adds	r3, r3, r2
 8005b18:	19db      	adds	r3, r3, r7
 8005b1a:	781b      	ldrb	r3, [r3, #0]
 8005b1c:	2b08      	cmp	r3, #8
 8005b1e:	d015      	beq.n	8005b4c <UART_SetConfig+0x28c>
 8005b20:	dc18      	bgt.n	8005b54 <UART_SetConfig+0x294>
 8005b22:	2b04      	cmp	r3, #4
 8005b24:	d00d      	beq.n	8005b42 <UART_SetConfig+0x282>
 8005b26:	dc15      	bgt.n	8005b54 <UART_SetConfig+0x294>
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d002      	beq.n	8005b32 <UART_SetConfig+0x272>
 8005b2c:	2b02      	cmp	r3, #2
 8005b2e:	d005      	beq.n	8005b3c <UART_SetConfig+0x27c>
 8005b30:	e010      	b.n	8005b54 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b32:	f7ff fbfd 	bl	8005330 <HAL_RCC_GetPCLK1Freq>
 8005b36:	0003      	movs	r3, r0
 8005b38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b3a:	e014      	b.n	8005b66 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b3c:	4b25      	ldr	r3, [pc, #148]	@ (8005bd4 <UART_SetConfig+0x314>)
 8005b3e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b40:	e011      	b.n	8005b66 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b42:	f7ff fb69 	bl	8005218 <HAL_RCC_GetSysClockFreq>
 8005b46:	0003      	movs	r3, r0
 8005b48:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b4a:	e00c      	b.n	8005b66 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b4c:	2380      	movs	r3, #128	@ 0x80
 8005b4e:	021b      	lsls	r3, r3, #8
 8005b50:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b52:	e008      	b.n	8005b66 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8005b54:	2300      	movs	r3, #0
 8005b56:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005b58:	231a      	movs	r3, #26
 8005b5a:	2220      	movs	r2, #32
 8005b5c:	189b      	adds	r3, r3, r2
 8005b5e:	19db      	adds	r3, r3, r7
 8005b60:	2201      	movs	r2, #1
 8005b62:	701a      	strb	r2, [r3, #0]
        break;
 8005b64:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005b66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d100      	bne.n	8005b6e <UART_SetConfig+0x2ae>
 8005b6c:	e14b      	b.n	8005e06 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005b6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b70:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005b72:	4b19      	ldr	r3, [pc, #100]	@ (8005bd8 <UART_SetConfig+0x318>)
 8005b74:	0052      	lsls	r2, r2, #1
 8005b76:	5ad3      	ldrh	r3, [r2, r3]
 8005b78:	0019      	movs	r1, r3
 8005b7a:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005b7c:	f7fa fade 	bl	800013c <__udivsi3>
 8005b80:	0003      	movs	r3, r0
 8005b82:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b86:	685a      	ldr	r2, [r3, #4]
 8005b88:	0013      	movs	r3, r2
 8005b8a:	005b      	lsls	r3, r3, #1
 8005b8c:	189b      	adds	r3, r3, r2
 8005b8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b90:	429a      	cmp	r2, r3
 8005b92:	d305      	bcc.n	8005ba0 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005b94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005b96:	685b      	ldr	r3, [r3, #4]
 8005b98:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005b9a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d91d      	bls.n	8005bdc <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8005ba0:	231a      	movs	r3, #26
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	189b      	adds	r3, r3, r2
 8005ba6:	19db      	adds	r3, r3, r7
 8005ba8:	2201      	movs	r2, #1
 8005baa:	701a      	strb	r2, [r3, #0]
 8005bac:	e12b      	b.n	8005e06 <UART_SetConfig+0x546>
 8005bae:	46c0      	nop			@ (mov r8, r8)
 8005bb0:	cfff69f3 	.word	0xcfff69f3
 8005bb4:	ffffcfff 	.word	0xffffcfff
 8005bb8:	40008000 	.word	0x40008000
 8005bbc:	11fff4ff 	.word	0x11fff4ff
 8005bc0:	40013800 	.word	0x40013800
 8005bc4:	40021000 	.word	0x40021000
 8005bc8:	40004400 	.word	0x40004400
 8005bcc:	40004800 	.word	0x40004800
 8005bd0:	40004c00 	.word	0x40004c00
 8005bd4:	00f42400 	.word	0x00f42400
 8005bd8:	08009424 	.word	0x08009424
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005bdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005bde:	61bb      	str	r3, [r7, #24]
 8005be0:	2300      	movs	r3, #0
 8005be2:	61fb      	str	r3, [r7, #28]
 8005be4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005be6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005be8:	4b92      	ldr	r3, [pc, #584]	@ (8005e34 <UART_SetConfig+0x574>)
 8005bea:	0052      	lsls	r2, r2, #1
 8005bec:	5ad3      	ldrh	r3, [r2, r3]
 8005bee:	613b      	str	r3, [r7, #16]
 8005bf0:	2300      	movs	r3, #0
 8005bf2:	617b      	str	r3, [r7, #20]
 8005bf4:	693a      	ldr	r2, [r7, #16]
 8005bf6:	697b      	ldr	r3, [r7, #20]
 8005bf8:	69b8      	ldr	r0, [r7, #24]
 8005bfa:	69f9      	ldr	r1, [r7, #28]
 8005bfc:	f7fa fc52 	bl	80004a4 <__aeabi_uldivmod>
 8005c00:	0002      	movs	r2, r0
 8005c02:	000b      	movs	r3, r1
 8005c04:	0e11      	lsrs	r1, r2, #24
 8005c06:	021d      	lsls	r5, r3, #8
 8005c08:	430d      	orrs	r5, r1
 8005c0a:	0214      	lsls	r4, r2, #8
 8005c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	085b      	lsrs	r3, r3, #1
 8005c12:	60bb      	str	r3, [r7, #8]
 8005c14:	2300      	movs	r3, #0
 8005c16:	60fb      	str	r3, [r7, #12]
 8005c18:	68b8      	ldr	r0, [r7, #8]
 8005c1a:	68f9      	ldr	r1, [r7, #12]
 8005c1c:	1900      	adds	r0, r0, r4
 8005c1e:	4169      	adcs	r1, r5
 8005c20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	603b      	str	r3, [r7, #0]
 8005c26:	2300      	movs	r3, #0
 8005c28:	607b      	str	r3, [r7, #4]
 8005c2a:	683a      	ldr	r2, [r7, #0]
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	f7fa fc39 	bl	80004a4 <__aeabi_uldivmod>
 8005c32:	0002      	movs	r2, r0
 8005c34:	000b      	movs	r3, r1
 8005c36:	0013      	movs	r3, r2
 8005c38:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005c3a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c3c:	23c0      	movs	r3, #192	@ 0xc0
 8005c3e:	009b      	lsls	r3, r3, #2
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d309      	bcc.n	8005c58 <UART_SetConfig+0x398>
 8005c44:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c46:	2380      	movs	r3, #128	@ 0x80
 8005c48:	035b      	lsls	r3, r3, #13
 8005c4a:	429a      	cmp	r2, r3
 8005c4c:	d204      	bcs.n	8005c58 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8005c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005c54:	60da      	str	r2, [r3, #12]
 8005c56:	e0d6      	b.n	8005e06 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8005c58:	231a      	movs	r3, #26
 8005c5a:	2220      	movs	r2, #32
 8005c5c:	189b      	adds	r3, r3, r2
 8005c5e:	19db      	adds	r3, r3, r7
 8005c60:	2201      	movs	r2, #1
 8005c62:	701a      	strb	r2, [r3, #0]
 8005c64:	e0cf      	b.n	8005e06 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005c66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c68:	69da      	ldr	r2, [r3, #28]
 8005c6a:	2380      	movs	r3, #128	@ 0x80
 8005c6c:	021b      	lsls	r3, r3, #8
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d000      	beq.n	8005c74 <UART_SetConfig+0x3b4>
 8005c72:	e070      	b.n	8005d56 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8005c74:	231b      	movs	r3, #27
 8005c76:	2220      	movs	r2, #32
 8005c78:	189b      	adds	r3, r3, r2
 8005c7a:	19db      	adds	r3, r3, r7
 8005c7c:	781b      	ldrb	r3, [r3, #0]
 8005c7e:	2b08      	cmp	r3, #8
 8005c80:	d015      	beq.n	8005cae <UART_SetConfig+0x3ee>
 8005c82:	dc18      	bgt.n	8005cb6 <UART_SetConfig+0x3f6>
 8005c84:	2b04      	cmp	r3, #4
 8005c86:	d00d      	beq.n	8005ca4 <UART_SetConfig+0x3e4>
 8005c88:	dc15      	bgt.n	8005cb6 <UART_SetConfig+0x3f6>
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d002      	beq.n	8005c94 <UART_SetConfig+0x3d4>
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d005      	beq.n	8005c9e <UART_SetConfig+0x3de>
 8005c92:	e010      	b.n	8005cb6 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005c94:	f7ff fb4c 	bl	8005330 <HAL_RCC_GetPCLK1Freq>
 8005c98:	0003      	movs	r3, r0
 8005c9a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005c9c:	e014      	b.n	8005cc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005c9e:	4b66      	ldr	r3, [pc, #408]	@ (8005e38 <UART_SetConfig+0x578>)
 8005ca0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005ca2:	e011      	b.n	8005cc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005ca4:	f7ff fab8 	bl	8005218 <HAL_RCC_GetSysClockFreq>
 8005ca8:	0003      	movs	r3, r0
 8005caa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cac:	e00c      	b.n	8005cc8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005cae:	2380      	movs	r3, #128	@ 0x80
 8005cb0:	021b      	lsls	r3, r3, #8
 8005cb2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005cb4:	e008      	b.n	8005cc8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005cba:	231a      	movs	r3, #26
 8005cbc:	2220      	movs	r2, #32
 8005cbe:	189b      	adds	r3, r3, r2
 8005cc0:	19db      	adds	r3, r3, r7
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	701a      	strb	r2, [r3, #0]
        break;
 8005cc6:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005cc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d100      	bne.n	8005cd0 <UART_SetConfig+0x410>
 8005cce:	e09a      	b.n	8005e06 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005cd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cd2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005cd4:	4b57      	ldr	r3, [pc, #348]	@ (8005e34 <UART_SetConfig+0x574>)
 8005cd6:	0052      	lsls	r2, r2, #1
 8005cd8:	5ad3      	ldrh	r3, [r2, r3]
 8005cda:	0019      	movs	r1, r3
 8005cdc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005cde:	f7fa fa2d 	bl	800013c <__udivsi3>
 8005ce2:	0003      	movs	r3, r0
 8005ce4:	005a      	lsls	r2, r3, #1
 8005ce6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ce8:	685b      	ldr	r3, [r3, #4]
 8005cea:	085b      	lsrs	r3, r3, #1
 8005cec:	18d2      	adds	r2, r2, r3
 8005cee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf0:	685b      	ldr	r3, [r3, #4]
 8005cf2:	0019      	movs	r1, r3
 8005cf4:	0010      	movs	r0, r2
 8005cf6:	f7fa fa21 	bl	800013c <__udivsi3>
 8005cfa:	0003      	movs	r3, r0
 8005cfc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d00:	2b0f      	cmp	r3, #15
 8005d02:	d921      	bls.n	8005d48 <UART_SetConfig+0x488>
 8005d04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d06:	2380      	movs	r3, #128	@ 0x80
 8005d08:	025b      	lsls	r3, r3, #9
 8005d0a:	429a      	cmp	r2, r3
 8005d0c:	d21c      	bcs.n	8005d48 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	200e      	movs	r0, #14
 8005d14:	2420      	movs	r4, #32
 8005d16:	1903      	adds	r3, r0, r4
 8005d18:	19db      	adds	r3, r3, r7
 8005d1a:	210f      	movs	r1, #15
 8005d1c:	438a      	bics	r2, r1
 8005d1e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005d20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d22:	085b      	lsrs	r3, r3, #1
 8005d24:	b29b      	uxth	r3, r3
 8005d26:	2207      	movs	r2, #7
 8005d28:	4013      	ands	r3, r2
 8005d2a:	b299      	uxth	r1, r3
 8005d2c:	1903      	adds	r3, r0, r4
 8005d2e:	19db      	adds	r3, r3, r7
 8005d30:	1902      	adds	r2, r0, r4
 8005d32:	19d2      	adds	r2, r2, r7
 8005d34:	8812      	ldrh	r2, [r2, #0]
 8005d36:	430a      	orrs	r2, r1
 8005d38:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	1902      	adds	r2, r0, r4
 8005d40:	19d2      	adds	r2, r2, r7
 8005d42:	8812      	ldrh	r2, [r2, #0]
 8005d44:	60da      	str	r2, [r3, #12]
 8005d46:	e05e      	b.n	8005e06 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8005d48:	231a      	movs	r3, #26
 8005d4a:	2220      	movs	r2, #32
 8005d4c:	189b      	adds	r3, r3, r2
 8005d4e:	19db      	adds	r3, r3, r7
 8005d50:	2201      	movs	r2, #1
 8005d52:	701a      	strb	r2, [r3, #0]
 8005d54:	e057      	b.n	8005e06 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005d56:	231b      	movs	r3, #27
 8005d58:	2220      	movs	r2, #32
 8005d5a:	189b      	adds	r3, r3, r2
 8005d5c:	19db      	adds	r3, r3, r7
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	2b08      	cmp	r3, #8
 8005d62:	d015      	beq.n	8005d90 <UART_SetConfig+0x4d0>
 8005d64:	dc18      	bgt.n	8005d98 <UART_SetConfig+0x4d8>
 8005d66:	2b04      	cmp	r3, #4
 8005d68:	d00d      	beq.n	8005d86 <UART_SetConfig+0x4c6>
 8005d6a:	dc15      	bgt.n	8005d98 <UART_SetConfig+0x4d8>
 8005d6c:	2b00      	cmp	r3, #0
 8005d6e:	d002      	beq.n	8005d76 <UART_SetConfig+0x4b6>
 8005d70:	2b02      	cmp	r3, #2
 8005d72:	d005      	beq.n	8005d80 <UART_SetConfig+0x4c0>
 8005d74:	e010      	b.n	8005d98 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005d76:	f7ff fadb 	bl	8005330 <HAL_RCC_GetPCLK1Freq>
 8005d7a:	0003      	movs	r3, r0
 8005d7c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d7e:	e014      	b.n	8005daa <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005d80:	4b2d      	ldr	r3, [pc, #180]	@ (8005e38 <UART_SetConfig+0x578>)
 8005d82:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d84:	e011      	b.n	8005daa <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005d86:	f7ff fa47 	bl	8005218 <HAL_RCC_GetSysClockFreq>
 8005d8a:	0003      	movs	r3, r0
 8005d8c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d8e:	e00c      	b.n	8005daa <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005d90:	2380      	movs	r3, #128	@ 0x80
 8005d92:	021b      	lsls	r3, r3, #8
 8005d94:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d96:	e008      	b.n	8005daa <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8005d98:	2300      	movs	r3, #0
 8005d9a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8005d9c:	231a      	movs	r3, #26
 8005d9e:	2220      	movs	r2, #32
 8005da0:	189b      	adds	r3, r3, r2
 8005da2:	19db      	adds	r3, r3, r7
 8005da4:	2201      	movs	r2, #1
 8005da6:	701a      	strb	r2, [r3, #0]
        break;
 8005da8:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8005daa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d02a      	beq.n	8005e06 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005db0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005db4:	4b1f      	ldr	r3, [pc, #124]	@ (8005e34 <UART_SetConfig+0x574>)
 8005db6:	0052      	lsls	r2, r2, #1
 8005db8:	5ad3      	ldrh	r3, [r2, r3]
 8005dba:	0019      	movs	r1, r3
 8005dbc:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8005dbe:	f7fa f9bd 	bl	800013c <__udivsi3>
 8005dc2:	0003      	movs	r3, r0
 8005dc4:	001a      	movs	r2, r3
 8005dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dc8:	685b      	ldr	r3, [r3, #4]
 8005dca:	085b      	lsrs	r3, r3, #1
 8005dcc:	18d2      	adds	r2, r2, r3
 8005dce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd0:	685b      	ldr	r3, [r3, #4]
 8005dd2:	0019      	movs	r1, r3
 8005dd4:	0010      	movs	r0, r2
 8005dd6:	f7fa f9b1 	bl	800013c <__udivsi3>
 8005dda:	0003      	movs	r3, r0
 8005ddc:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005dde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005de0:	2b0f      	cmp	r3, #15
 8005de2:	d90a      	bls.n	8005dfa <UART_SetConfig+0x53a>
 8005de4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005de6:	2380      	movs	r3, #128	@ 0x80
 8005de8:	025b      	lsls	r3, r3, #9
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d205      	bcs.n	8005dfa <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005df0:	b29a      	uxth	r2, r3
 8005df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	60da      	str	r2, [r3, #12]
 8005df8:	e005      	b.n	8005e06 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8005dfa:	231a      	movs	r3, #26
 8005dfc:	2220      	movs	r2, #32
 8005dfe:	189b      	adds	r3, r3, r2
 8005e00:	19db      	adds	r3, r3, r7
 8005e02:	2201      	movs	r2, #1
 8005e04:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e08:	226a      	movs	r2, #106	@ 0x6a
 8005e0a:	2101      	movs	r1, #1
 8005e0c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8005e0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e10:	2268      	movs	r2, #104	@ 0x68
 8005e12:	2101      	movs	r1, #1
 8005e14:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e18:	2200      	movs	r2, #0
 8005e1a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005e1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e1e:	2200      	movs	r2, #0
 8005e20:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005e22:	231a      	movs	r3, #26
 8005e24:	2220      	movs	r2, #32
 8005e26:	189b      	adds	r3, r3, r2
 8005e28:	19db      	adds	r3, r3, r7
 8005e2a:	781b      	ldrb	r3, [r3, #0]
}
 8005e2c:	0018      	movs	r0, r3
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	b010      	add	sp, #64	@ 0x40
 8005e32:	bdb0      	pop	{r4, r5, r7, pc}
 8005e34:	08009424 	.word	0x08009424
 8005e38:	00f42400 	.word	0x00f42400

08005e3c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005e3c:	b580      	push	{r7, lr}
 8005e3e:	b082      	sub	sp, #8
 8005e40:	af00      	add	r7, sp, #0
 8005e42:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e48:	2208      	movs	r2, #8
 8005e4a:	4013      	ands	r3, r2
 8005e4c:	d00b      	beq.n	8005e66 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	685b      	ldr	r3, [r3, #4]
 8005e54:	4a4a      	ldr	r2, [pc, #296]	@ (8005f80 <UART_AdvFeatureConfig+0x144>)
 8005e56:	4013      	ands	r3, r2
 8005e58:	0019      	movs	r1, r3
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	430a      	orrs	r2, r1
 8005e64:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e6a:	2201      	movs	r2, #1
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	d00b      	beq.n	8005e88 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	685b      	ldr	r3, [r3, #4]
 8005e76:	4a43      	ldr	r2, [pc, #268]	@ (8005f84 <UART_AdvFeatureConfig+0x148>)
 8005e78:	4013      	ands	r3, r2
 8005e7a:	0019      	movs	r1, r3
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	430a      	orrs	r2, r1
 8005e86:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e8c:	2202      	movs	r2, #2
 8005e8e:	4013      	ands	r3, r2
 8005e90:	d00b      	beq.n	8005eaa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	685b      	ldr	r3, [r3, #4]
 8005e98:	4a3b      	ldr	r2, [pc, #236]	@ (8005f88 <UART_AdvFeatureConfig+0x14c>)
 8005e9a:	4013      	ands	r3, r2
 8005e9c:	0019      	movs	r1, r3
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	430a      	orrs	r2, r1
 8005ea8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eae:	2204      	movs	r2, #4
 8005eb0:	4013      	ands	r3, r2
 8005eb2:	d00b      	beq.n	8005ecc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	4a34      	ldr	r2, [pc, #208]	@ (8005f8c <UART_AdvFeatureConfig+0x150>)
 8005ebc:	4013      	ands	r3, r2
 8005ebe:	0019      	movs	r1, r3
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	430a      	orrs	r2, r1
 8005eca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ed0:	2210      	movs	r2, #16
 8005ed2:	4013      	ands	r3, r2
 8005ed4:	d00b      	beq.n	8005eee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4a2c      	ldr	r2, [pc, #176]	@ (8005f90 <UART_AdvFeatureConfig+0x154>)
 8005ede:	4013      	ands	r3, r2
 8005ee0:	0019      	movs	r1, r3
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	430a      	orrs	r2, r1
 8005eec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	4013      	ands	r3, r2
 8005ef6:	d00b      	beq.n	8005f10 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	689b      	ldr	r3, [r3, #8]
 8005efe:	4a25      	ldr	r2, [pc, #148]	@ (8005f94 <UART_AdvFeatureConfig+0x158>)
 8005f00:	4013      	ands	r3, r2
 8005f02:	0019      	movs	r1, r3
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	430a      	orrs	r2, r1
 8005f0e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f14:	2240      	movs	r2, #64	@ 0x40
 8005f16:	4013      	ands	r3, r2
 8005f18:	d01d      	beq.n	8005f56 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	4a1d      	ldr	r2, [pc, #116]	@ (8005f98 <UART_AdvFeatureConfig+0x15c>)
 8005f22:	4013      	ands	r3, r2
 8005f24:	0019      	movs	r1, r3
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	430a      	orrs	r2, r1
 8005f30:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005f36:	2380      	movs	r3, #128	@ 0x80
 8005f38:	035b      	lsls	r3, r3, #13
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d10b      	bne.n	8005f56 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	4a15      	ldr	r2, [pc, #84]	@ (8005f9c <UART_AdvFeatureConfig+0x160>)
 8005f46:	4013      	ands	r3, r2
 8005f48:	0019      	movs	r1, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	430a      	orrs	r2, r1
 8005f54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f5a:	2280      	movs	r2, #128	@ 0x80
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	d00b      	beq.n	8005f78 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	685b      	ldr	r3, [r3, #4]
 8005f66:	4a0e      	ldr	r2, [pc, #56]	@ (8005fa0 <UART_AdvFeatureConfig+0x164>)
 8005f68:	4013      	ands	r3, r2
 8005f6a:	0019      	movs	r1, r3
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	430a      	orrs	r2, r1
 8005f76:	605a      	str	r2, [r3, #4]
  }
}
 8005f78:	46c0      	nop			@ (mov r8, r8)
 8005f7a:	46bd      	mov	sp, r7
 8005f7c:	b002      	add	sp, #8
 8005f7e:	bd80      	pop	{r7, pc}
 8005f80:	ffff7fff 	.word	0xffff7fff
 8005f84:	fffdffff 	.word	0xfffdffff
 8005f88:	fffeffff 	.word	0xfffeffff
 8005f8c:	fffbffff 	.word	0xfffbffff
 8005f90:	ffffefff 	.word	0xffffefff
 8005f94:	ffffdfff 	.word	0xffffdfff
 8005f98:	ffefffff 	.word	0xffefffff
 8005f9c:	ff9fffff 	.word	0xff9fffff
 8005fa0:	fff7ffff 	.word	0xfff7ffff

08005fa4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005fa4:	b580      	push	{r7, lr}
 8005fa6:	b092      	sub	sp, #72	@ 0x48
 8005fa8:	af02      	add	r7, sp, #8
 8005faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	2290      	movs	r2, #144	@ 0x90
 8005fb0:	2100      	movs	r1, #0
 8005fb2:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005fb4:	f7fd fc1a 	bl	80037ec <HAL_GetTick>
 8005fb8:	0003      	movs	r3, r0
 8005fba:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	2208      	movs	r2, #8
 8005fc4:	4013      	ands	r3, r2
 8005fc6:	2b08      	cmp	r3, #8
 8005fc8:	d12d      	bne.n	8006026 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005fca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005fcc:	2280      	movs	r2, #128	@ 0x80
 8005fce:	0391      	lsls	r1, r2, #14
 8005fd0:	6878      	ldr	r0, [r7, #4]
 8005fd2:	4a47      	ldr	r2, [pc, #284]	@ (80060f0 <UART_CheckIdleState+0x14c>)
 8005fd4:	9200      	str	r2, [sp, #0]
 8005fd6:	2200      	movs	r2, #0
 8005fd8:	f000 f88e 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 8005fdc:	1e03      	subs	r3, r0, #0
 8005fde:	d022      	beq.n	8006026 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8005fe0:	f3ef 8310 	mrs	r3, PRIMASK
 8005fe4:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8005fe6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005fe8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005fea:	2301      	movs	r3, #1
 8005fec:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005fee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ff0:	f383 8810 	msr	PRIMASK, r3
}
 8005ff4:	46c0      	nop			@ (mov r8, r8)
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	681a      	ldr	r2, [r3, #0]
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2180      	movs	r1, #128	@ 0x80
 8006002:	438a      	bics	r2, r1
 8006004:	601a      	str	r2, [r3, #0]
 8006006:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006008:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800600a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600c:	f383 8810 	msr	PRIMASK, r3
}
 8006010:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2288      	movs	r2, #136	@ 0x88
 8006016:	2120      	movs	r1, #32
 8006018:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2284      	movs	r2, #132	@ 0x84
 800601e:	2100      	movs	r1, #0
 8006020:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006022:	2303      	movs	r3, #3
 8006024:	e060      	b.n	80060e8 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	2204      	movs	r2, #4
 800602e:	4013      	ands	r3, r2
 8006030:	2b04      	cmp	r3, #4
 8006032:	d146      	bne.n	80060c2 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006034:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006036:	2280      	movs	r2, #128	@ 0x80
 8006038:	03d1      	lsls	r1, r2, #15
 800603a:	6878      	ldr	r0, [r7, #4]
 800603c:	4a2c      	ldr	r2, [pc, #176]	@ (80060f0 <UART_CheckIdleState+0x14c>)
 800603e:	9200      	str	r2, [sp, #0]
 8006040:	2200      	movs	r2, #0
 8006042:	f000 f859 	bl	80060f8 <UART_WaitOnFlagUntilTimeout>
 8006046:	1e03      	subs	r3, r0, #0
 8006048:	d03b      	beq.n	80060c2 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800604a:	f3ef 8310 	mrs	r3, PRIMASK
 800604e:	60fb      	str	r3, [r7, #12]
  return(result);
 8006050:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006052:	637b      	str	r3, [r7, #52]	@ 0x34
 8006054:	2301      	movs	r3, #1
 8006056:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f383 8810 	msr	PRIMASK, r3
}
 800605e:	46c0      	nop			@ (mov r8, r8)
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	681a      	ldr	r2, [r3, #0]
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	4922      	ldr	r1, [pc, #136]	@ (80060f4 <UART_CheckIdleState+0x150>)
 800606c:	400a      	ands	r2, r1
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006072:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006074:	697b      	ldr	r3, [r7, #20]
 8006076:	f383 8810 	msr	PRIMASK, r3
}
 800607a:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800607c:	f3ef 8310 	mrs	r3, PRIMASK
 8006080:	61bb      	str	r3, [r7, #24]
  return(result);
 8006082:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006084:	633b      	str	r3, [r7, #48]	@ 0x30
 8006086:	2301      	movs	r3, #1
 8006088:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800608a:	69fb      	ldr	r3, [r7, #28]
 800608c:	f383 8810 	msr	PRIMASK, r3
}
 8006090:	46c0      	nop			@ (mov r8, r8)
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	689a      	ldr	r2, [r3, #8]
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2101      	movs	r1, #1
 800609e:	438a      	bics	r2, r1
 80060a0:	609a      	str	r2, [r3, #8]
 80060a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a4:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80060a6:	6a3b      	ldr	r3, [r7, #32]
 80060a8:	f383 8810 	msr	PRIMASK, r3
}
 80060ac:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	228c      	movs	r2, #140	@ 0x8c
 80060b2:	2120      	movs	r1, #32
 80060b4:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2284      	movs	r2, #132	@ 0x84
 80060ba:	2100      	movs	r1, #0
 80060bc:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e012      	b.n	80060e8 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	2288      	movs	r2, #136	@ 0x88
 80060c6:	2120      	movs	r1, #32
 80060c8:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	228c      	movs	r2, #140	@ 0x8c
 80060ce:	2120      	movs	r1, #32
 80060d0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2200      	movs	r2, #0
 80060d6:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2200      	movs	r2, #0
 80060dc:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	2284      	movs	r2, #132	@ 0x84
 80060e2:	2100      	movs	r1, #0
 80060e4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80060e6:	2300      	movs	r3, #0
}
 80060e8:	0018      	movs	r0, r3
 80060ea:	46bd      	mov	sp, r7
 80060ec:	b010      	add	sp, #64	@ 0x40
 80060ee:	bd80      	pop	{r7, pc}
 80060f0:	01ffffff 	.word	0x01ffffff
 80060f4:	fffffedf 	.word	0xfffffedf

080060f8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80060f8:	b580      	push	{r7, lr}
 80060fa:	b084      	sub	sp, #16
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	60f8      	str	r0, [r7, #12]
 8006100:	60b9      	str	r1, [r7, #8]
 8006102:	603b      	str	r3, [r7, #0]
 8006104:	1dfb      	adds	r3, r7, #7
 8006106:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006108:	e051      	b.n	80061ae <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800610a:	69bb      	ldr	r3, [r7, #24]
 800610c:	3301      	adds	r3, #1
 800610e:	d04e      	beq.n	80061ae <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006110:	f7fd fb6c 	bl	80037ec <HAL_GetTick>
 8006114:	0002      	movs	r2, r0
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	1ad3      	subs	r3, r2, r3
 800611a:	69ba      	ldr	r2, [r7, #24]
 800611c:	429a      	cmp	r2, r3
 800611e:	d302      	bcc.n	8006126 <UART_WaitOnFlagUntilTimeout+0x2e>
 8006120:	69bb      	ldr	r3, [r7, #24]
 8006122:	2b00      	cmp	r3, #0
 8006124:	d101      	bne.n	800612a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8006126:	2303      	movs	r3, #3
 8006128:	e051      	b.n	80061ce <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800612a:	68fb      	ldr	r3, [r7, #12]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	2204      	movs	r2, #4
 8006132:	4013      	ands	r3, r2
 8006134:	d03b      	beq.n	80061ae <UART_WaitOnFlagUntilTimeout+0xb6>
 8006136:	68bb      	ldr	r3, [r7, #8]
 8006138:	2b80      	cmp	r3, #128	@ 0x80
 800613a:	d038      	beq.n	80061ae <UART_WaitOnFlagUntilTimeout+0xb6>
 800613c:	68bb      	ldr	r3, [r7, #8]
 800613e:	2b40      	cmp	r3, #64	@ 0x40
 8006140:	d035      	beq.n	80061ae <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	69db      	ldr	r3, [r3, #28]
 8006148:	2208      	movs	r2, #8
 800614a:	4013      	ands	r3, r2
 800614c:	2b08      	cmp	r3, #8
 800614e:	d111      	bne.n	8006174 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2208      	movs	r2, #8
 8006156:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	0018      	movs	r0, r3
 800615c:	f000 f83c 	bl	80061d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	2290      	movs	r2, #144	@ 0x90
 8006164:	2108      	movs	r1, #8
 8006166:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	2284      	movs	r2, #132	@ 0x84
 800616c:	2100      	movs	r1, #0
 800616e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8006170:	2301      	movs	r3, #1
 8006172:	e02c      	b.n	80061ce <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	69da      	ldr	r2, [r3, #28]
 800617a:	2380      	movs	r3, #128	@ 0x80
 800617c:	011b      	lsls	r3, r3, #4
 800617e:	401a      	ands	r2, r3
 8006180:	2380      	movs	r3, #128	@ 0x80
 8006182:	011b      	lsls	r3, r3, #4
 8006184:	429a      	cmp	r2, r3
 8006186:	d112      	bne.n	80061ae <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	2280      	movs	r2, #128	@ 0x80
 800618e:	0112      	lsls	r2, r2, #4
 8006190:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006192:	68fb      	ldr	r3, [r7, #12]
 8006194:	0018      	movs	r0, r3
 8006196:	f000 f81f 	bl	80061d8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800619a:	68fb      	ldr	r3, [r7, #12]
 800619c:	2290      	movs	r2, #144	@ 0x90
 800619e:	2120      	movs	r1, #32
 80061a0:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	2284      	movs	r2, #132	@ 0x84
 80061a6:	2100      	movs	r1, #0
 80061a8:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e00f      	b.n	80061ce <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69db      	ldr	r3, [r3, #28]
 80061b4:	68ba      	ldr	r2, [r7, #8]
 80061b6:	4013      	ands	r3, r2
 80061b8:	68ba      	ldr	r2, [r7, #8]
 80061ba:	1ad3      	subs	r3, r2, r3
 80061bc:	425a      	negs	r2, r3
 80061be:	4153      	adcs	r3, r2
 80061c0:	b2db      	uxtb	r3, r3
 80061c2:	001a      	movs	r2, r3
 80061c4:	1dfb      	adds	r3, r7, #7
 80061c6:	781b      	ldrb	r3, [r3, #0]
 80061c8:	429a      	cmp	r2, r3
 80061ca:	d09e      	beq.n	800610a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80061cc:	2300      	movs	r3, #0
}
 80061ce:	0018      	movs	r0, r3
 80061d0:	46bd      	mov	sp, r7
 80061d2:	b004      	add	sp, #16
 80061d4:	bd80      	pop	{r7, pc}
	...

080061d8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80061d8:	b580      	push	{r7, lr}
 80061da:	b08e      	sub	sp, #56	@ 0x38
 80061dc:	af00      	add	r7, sp, #0
 80061de:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80061e0:	f3ef 8310 	mrs	r3, PRIMASK
 80061e4:	617b      	str	r3, [r7, #20]
  return(result);
 80061e6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80061e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80061ea:	2301      	movs	r3, #1
 80061ec:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80061ee:	69bb      	ldr	r3, [r7, #24]
 80061f0:	f383 8810 	msr	PRIMASK, r3
}
 80061f4:	46c0      	nop			@ (mov r8, r8)
 80061f6:	687b      	ldr	r3, [r7, #4]
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	681a      	ldr	r2, [r3, #0]
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4926      	ldr	r1, [pc, #152]	@ (800629c <UART_EndRxTransfer+0xc4>)
 8006202:	400a      	ands	r2, r1
 8006204:	601a      	str	r2, [r3, #0]
 8006206:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006208:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800620a:	69fb      	ldr	r3, [r7, #28]
 800620c:	f383 8810 	msr	PRIMASK, r3
}
 8006210:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8006212:	f3ef 8310 	mrs	r3, PRIMASK
 8006216:	623b      	str	r3, [r7, #32]
  return(result);
 8006218:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800621a:	633b      	str	r3, [r7, #48]	@ 0x30
 800621c:	2301      	movs	r3, #1
 800621e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006220:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006222:	f383 8810 	msr	PRIMASK, r3
}
 8006226:	46c0      	nop			@ (mov r8, r8)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	689a      	ldr	r2, [r3, #8]
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	491b      	ldr	r1, [pc, #108]	@ (80062a0 <UART_EndRxTransfer+0xc8>)
 8006234:	400a      	ands	r2, r1
 8006236:	609a      	str	r2, [r3, #8]
 8006238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800623a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800623c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800623e:	f383 8810 	msr	PRIMASK, r3
}
 8006242:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006248:	2b01      	cmp	r3, #1
 800624a:	d118      	bne.n	800627e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800624c:	f3ef 8310 	mrs	r3, PRIMASK
 8006250:	60bb      	str	r3, [r7, #8]
  return(result);
 8006252:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006254:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006256:	2301      	movs	r3, #1
 8006258:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f383 8810 	msr	PRIMASK, r3
}
 8006260:	46c0      	nop			@ (mov r8, r8)
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	2110      	movs	r1, #16
 800626e:	438a      	bics	r2, r1
 8006270:	601a      	str	r2, [r3, #0]
 8006272:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006274:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8006276:	693b      	ldr	r3, [r7, #16]
 8006278:	f383 8810 	msr	PRIMASK, r3
}
 800627c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	228c      	movs	r2, #140	@ 0x8c
 8006282:	2120      	movs	r1, #32
 8006284:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	2200      	movs	r2, #0
 800628a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	2200      	movs	r2, #0
 8006290:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8006292:	46c0      	nop			@ (mov r8, r8)
 8006294:	46bd      	mov	sp, r7
 8006296:	b00e      	add	sp, #56	@ 0x38
 8006298:	bd80      	pop	{r7, pc}
 800629a:	46c0      	nop			@ (mov r8, r8)
 800629c:	fffffedf 	.word	0xfffffedf
 80062a0:	effffffe 	.word	0xeffffffe

080062a4 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b084      	sub	sp, #16
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2284      	movs	r2, #132	@ 0x84
 80062b0:	5c9b      	ldrb	r3, [r3, r2]
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	d101      	bne.n	80062ba <HAL_UARTEx_DisableFifoMode+0x16>
 80062b6:	2302      	movs	r3, #2
 80062b8:	e027      	b.n	800630a <HAL_UARTEx_DisableFifoMode+0x66>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	2284      	movs	r2, #132	@ 0x84
 80062be:	2101      	movs	r1, #1
 80062c0:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	2288      	movs	r2, #136	@ 0x88
 80062c6:	2124      	movs	r1, #36	@ 0x24
 80062c8:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	681a      	ldr	r2, [r3, #0]
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	2101      	movs	r1, #1
 80062de:	438a      	bics	r2, r1
 80062e0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	4a0b      	ldr	r2, [pc, #44]	@ (8006314 <HAL_UARTEx_DisableFifoMode+0x70>)
 80062e6:	4013      	ands	r3, r2
 80062e8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2200      	movs	r2, #0
 80062ee:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80062f0:	687b      	ldr	r3, [r7, #4]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	68fa      	ldr	r2, [r7, #12]
 80062f6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	2288      	movs	r2, #136	@ 0x88
 80062fc:	2120      	movs	r1, #32
 80062fe:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	2284      	movs	r2, #132	@ 0x84
 8006304:	2100      	movs	r1, #0
 8006306:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	0018      	movs	r0, r3
 800630c:	46bd      	mov	sp, r7
 800630e:	b004      	add	sp, #16
 8006310:	bd80      	pop	{r7, pc}
 8006312:	46c0      	nop			@ (mov r8, r8)
 8006314:	dfffffff 	.word	0xdfffffff

08006318 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	b084      	sub	sp, #16
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
 8006320:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2284      	movs	r2, #132	@ 0x84
 8006326:	5c9b      	ldrb	r3, [r3, r2]
 8006328:	2b01      	cmp	r3, #1
 800632a:	d101      	bne.n	8006330 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800632c:	2302      	movs	r3, #2
 800632e:	e02e      	b.n	800638e <HAL_UARTEx_SetTxFifoThreshold+0x76>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	2284      	movs	r2, #132	@ 0x84
 8006334:	2101      	movs	r1, #1
 8006336:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2288      	movs	r2, #136	@ 0x88
 800633c:	2124      	movs	r1, #36	@ 0x24
 800633e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	681a      	ldr	r2, [r3, #0]
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	2101      	movs	r1, #1
 8006354:	438a      	bics	r2, r1
 8006356:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	689b      	ldr	r3, [r3, #8]
 800635e:	00db      	lsls	r3, r3, #3
 8006360:	08d9      	lsrs	r1, r3, #3
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	683a      	ldr	r2, [r7, #0]
 8006368:	430a      	orrs	r2, r1
 800636a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	0018      	movs	r0, r3
 8006370:	f000 f854 	bl	800641c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	68fa      	ldr	r2, [r7, #12]
 800637a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2288      	movs	r2, #136	@ 0x88
 8006380:	2120      	movs	r1, #32
 8006382:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2284      	movs	r2, #132	@ 0x84
 8006388:	2100      	movs	r1, #0
 800638a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800638c:	2300      	movs	r3, #0
}
 800638e:	0018      	movs	r0, r3
 8006390:	46bd      	mov	sp, r7
 8006392:	b004      	add	sp, #16
 8006394:	bd80      	pop	{r7, pc}
	...

08006398 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	6078      	str	r0, [r7, #4]
 80063a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	2284      	movs	r2, #132	@ 0x84
 80063a6:	5c9b      	ldrb	r3, [r3, r2]
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80063ac:	2302      	movs	r3, #2
 80063ae:	e02f      	b.n	8006410 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	2284      	movs	r2, #132	@ 0x84
 80063b4:	2101      	movs	r1, #1
 80063b6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	2288      	movs	r2, #136	@ 0x88
 80063bc:	2124      	movs	r1, #36	@ 0x24
 80063be:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	681b      	ldr	r3, [r3, #0]
 80063cc:	681a      	ldr	r2, [r3, #0]
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	681b      	ldr	r3, [r3, #0]
 80063d2:	2101      	movs	r1, #1
 80063d4:	438a      	bics	r2, r1
 80063d6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	4a0e      	ldr	r2, [pc, #56]	@ (8006418 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 80063e0:	4013      	ands	r3, r2
 80063e2:	0019      	movs	r1, r3
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	683a      	ldr	r2, [r7, #0]
 80063ea:	430a      	orrs	r2, r1
 80063ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	0018      	movs	r0, r3
 80063f2:	f000 f813 	bl	800641c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	68fa      	ldr	r2, [r7, #12]
 80063fc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2288      	movs	r2, #136	@ 0x88
 8006402:	2120      	movs	r1, #32
 8006404:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	2284      	movs	r2, #132	@ 0x84
 800640a:	2100      	movs	r1, #0
 800640c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800640e:	2300      	movs	r3, #0
}
 8006410:	0018      	movs	r0, r3
 8006412:	46bd      	mov	sp, r7
 8006414:	b004      	add	sp, #16
 8006416:	bd80      	pop	{r7, pc}
 8006418:	f1ffffff 	.word	0xf1ffffff

0800641c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800641c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800641e:	b085      	sub	sp, #20
 8006420:	af00      	add	r7, sp, #0
 8006422:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006428:	2b00      	cmp	r3, #0
 800642a:	d108      	bne.n	800643e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	226a      	movs	r2, #106	@ 0x6a
 8006430:	2101      	movs	r1, #1
 8006432:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	2268      	movs	r2, #104	@ 0x68
 8006438:	2101      	movs	r1, #1
 800643a:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800643c:	e043      	b.n	80064c6 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800643e:	260f      	movs	r6, #15
 8006440:	19bb      	adds	r3, r7, r6
 8006442:	2208      	movs	r2, #8
 8006444:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006446:	200e      	movs	r0, #14
 8006448:	183b      	adds	r3, r7, r0
 800644a:	2208      	movs	r2, #8
 800644c:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	689b      	ldr	r3, [r3, #8]
 8006454:	0e5b      	lsrs	r3, r3, #25
 8006456:	b2da      	uxtb	r2, r3
 8006458:	240d      	movs	r4, #13
 800645a:	193b      	adds	r3, r7, r4
 800645c:	2107      	movs	r1, #7
 800645e:	400a      	ands	r2, r1
 8006460:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	681b      	ldr	r3, [r3, #0]
 8006466:	689b      	ldr	r3, [r3, #8]
 8006468:	0f5b      	lsrs	r3, r3, #29
 800646a:	b2da      	uxtb	r2, r3
 800646c:	250c      	movs	r5, #12
 800646e:	197b      	adds	r3, r7, r5
 8006470:	2107      	movs	r1, #7
 8006472:	400a      	ands	r2, r1
 8006474:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006476:	183b      	adds	r3, r7, r0
 8006478:	781b      	ldrb	r3, [r3, #0]
 800647a:	197a      	adds	r2, r7, r5
 800647c:	7812      	ldrb	r2, [r2, #0]
 800647e:	4914      	ldr	r1, [pc, #80]	@ (80064d0 <UARTEx_SetNbDataToProcess+0xb4>)
 8006480:	5c8a      	ldrb	r2, [r1, r2]
 8006482:	435a      	muls	r2, r3
 8006484:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 8006486:	197b      	adds	r3, r7, r5
 8006488:	781b      	ldrb	r3, [r3, #0]
 800648a:	4a12      	ldr	r2, [pc, #72]	@ (80064d4 <UARTEx_SetNbDataToProcess+0xb8>)
 800648c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800648e:	0019      	movs	r1, r3
 8006490:	f7f9 fede 	bl	8000250 <__divsi3>
 8006494:	0003      	movs	r3, r0
 8006496:	b299      	uxth	r1, r3
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	226a      	movs	r2, #106	@ 0x6a
 800649c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800649e:	19bb      	adds	r3, r7, r6
 80064a0:	781b      	ldrb	r3, [r3, #0]
 80064a2:	193a      	adds	r2, r7, r4
 80064a4:	7812      	ldrb	r2, [r2, #0]
 80064a6:	490a      	ldr	r1, [pc, #40]	@ (80064d0 <UARTEx_SetNbDataToProcess+0xb4>)
 80064a8:	5c8a      	ldrb	r2, [r1, r2]
 80064aa:	435a      	muls	r2, r3
 80064ac:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 80064ae:	193b      	adds	r3, r7, r4
 80064b0:	781b      	ldrb	r3, [r3, #0]
 80064b2:	4a08      	ldr	r2, [pc, #32]	@ (80064d4 <UARTEx_SetNbDataToProcess+0xb8>)
 80064b4:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80064b6:	0019      	movs	r1, r3
 80064b8:	f7f9 feca 	bl	8000250 <__divsi3>
 80064bc:	0003      	movs	r3, r0
 80064be:	b299      	uxth	r1, r3
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	2268      	movs	r2, #104	@ 0x68
 80064c4:	5299      	strh	r1, [r3, r2]
}
 80064c6:	46c0      	nop			@ (mov r8, r8)
 80064c8:	46bd      	mov	sp, r7
 80064ca:	b005      	add	sp, #20
 80064cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80064ce:	46c0      	nop			@ (mov r8, r8)
 80064d0:	0800943c 	.word	0x0800943c
 80064d4:	08009444 	.word	0x08009444

080064d8 <__cvt>:
 80064d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80064da:	001f      	movs	r7, r3
 80064dc:	2300      	movs	r3, #0
 80064de:	0016      	movs	r6, r2
 80064e0:	b08b      	sub	sp, #44	@ 0x2c
 80064e2:	429f      	cmp	r7, r3
 80064e4:	da04      	bge.n	80064f0 <__cvt+0x18>
 80064e6:	2180      	movs	r1, #128	@ 0x80
 80064e8:	0609      	lsls	r1, r1, #24
 80064ea:	187b      	adds	r3, r7, r1
 80064ec:	001f      	movs	r7, r3
 80064ee:	232d      	movs	r3, #45	@ 0x2d
 80064f0:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80064f2:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 80064f4:	7013      	strb	r3, [r2, #0]
 80064f6:	2320      	movs	r3, #32
 80064f8:	2203      	movs	r2, #3
 80064fa:	439d      	bics	r5, r3
 80064fc:	2d46      	cmp	r5, #70	@ 0x46
 80064fe:	d007      	beq.n	8006510 <__cvt+0x38>
 8006500:	002b      	movs	r3, r5
 8006502:	3b45      	subs	r3, #69	@ 0x45
 8006504:	4259      	negs	r1, r3
 8006506:	414b      	adcs	r3, r1
 8006508:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800650a:	3a01      	subs	r2, #1
 800650c:	18cb      	adds	r3, r1, r3
 800650e:	9310      	str	r3, [sp, #64]	@ 0x40
 8006510:	ab09      	add	r3, sp, #36	@ 0x24
 8006512:	9304      	str	r3, [sp, #16]
 8006514:	ab08      	add	r3, sp, #32
 8006516:	9303      	str	r3, [sp, #12]
 8006518:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800651a:	9200      	str	r2, [sp, #0]
 800651c:	9302      	str	r3, [sp, #8]
 800651e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006520:	0032      	movs	r2, r6
 8006522:	9301      	str	r3, [sp, #4]
 8006524:	003b      	movs	r3, r7
 8006526:	f000 fe81 	bl	800722c <_dtoa_r>
 800652a:	0004      	movs	r4, r0
 800652c:	2d47      	cmp	r5, #71	@ 0x47
 800652e:	d11b      	bne.n	8006568 <__cvt+0x90>
 8006530:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006532:	07db      	lsls	r3, r3, #31
 8006534:	d511      	bpl.n	800655a <__cvt+0x82>
 8006536:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006538:	18c3      	adds	r3, r0, r3
 800653a:	9307      	str	r3, [sp, #28]
 800653c:	2200      	movs	r2, #0
 800653e:	2300      	movs	r3, #0
 8006540:	0030      	movs	r0, r6
 8006542:	0039      	movs	r1, r7
 8006544:	f7f9 ff80 	bl	8000448 <__aeabi_dcmpeq>
 8006548:	2800      	cmp	r0, #0
 800654a:	d001      	beq.n	8006550 <__cvt+0x78>
 800654c:	9b07      	ldr	r3, [sp, #28]
 800654e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006550:	2230      	movs	r2, #48	@ 0x30
 8006552:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006554:	9907      	ldr	r1, [sp, #28]
 8006556:	428b      	cmp	r3, r1
 8006558:	d320      	bcc.n	800659c <__cvt+0xc4>
 800655a:	0020      	movs	r0, r4
 800655c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800655e:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006560:	1b1b      	subs	r3, r3, r4
 8006562:	6013      	str	r3, [r2, #0]
 8006564:	b00b      	add	sp, #44	@ 0x2c
 8006566:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006568:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800656a:	18c3      	adds	r3, r0, r3
 800656c:	9307      	str	r3, [sp, #28]
 800656e:	2d46      	cmp	r5, #70	@ 0x46
 8006570:	d1e4      	bne.n	800653c <__cvt+0x64>
 8006572:	7803      	ldrb	r3, [r0, #0]
 8006574:	2b30      	cmp	r3, #48	@ 0x30
 8006576:	d10c      	bne.n	8006592 <__cvt+0xba>
 8006578:	2200      	movs	r2, #0
 800657a:	2300      	movs	r3, #0
 800657c:	0030      	movs	r0, r6
 800657e:	0039      	movs	r1, r7
 8006580:	f7f9 ff62 	bl	8000448 <__aeabi_dcmpeq>
 8006584:	2800      	cmp	r0, #0
 8006586:	d104      	bne.n	8006592 <__cvt+0xba>
 8006588:	2301      	movs	r3, #1
 800658a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800658c:	1a9b      	subs	r3, r3, r2
 800658e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006590:	6013      	str	r3, [r2, #0]
 8006592:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006594:	9a07      	ldr	r2, [sp, #28]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	18d3      	adds	r3, r2, r3
 800659a:	e7ce      	b.n	800653a <__cvt+0x62>
 800659c:	1c59      	adds	r1, r3, #1
 800659e:	9109      	str	r1, [sp, #36]	@ 0x24
 80065a0:	701a      	strb	r2, [r3, #0]
 80065a2:	e7d6      	b.n	8006552 <__cvt+0x7a>

080065a4 <__exponent>:
 80065a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80065a6:	232b      	movs	r3, #43	@ 0x2b
 80065a8:	b085      	sub	sp, #20
 80065aa:	0005      	movs	r5, r0
 80065ac:	1e0c      	subs	r4, r1, #0
 80065ae:	7002      	strb	r2, [r0, #0]
 80065b0:	da01      	bge.n	80065b6 <__exponent+0x12>
 80065b2:	424c      	negs	r4, r1
 80065b4:	3302      	adds	r3, #2
 80065b6:	706b      	strb	r3, [r5, #1]
 80065b8:	2c09      	cmp	r4, #9
 80065ba:	dd2c      	ble.n	8006616 <__exponent+0x72>
 80065bc:	ab02      	add	r3, sp, #8
 80065be:	1dde      	adds	r6, r3, #7
 80065c0:	0020      	movs	r0, r4
 80065c2:	210a      	movs	r1, #10
 80065c4:	f7f9 ff2a 	bl	800041c <__aeabi_idivmod>
 80065c8:	0037      	movs	r7, r6
 80065ca:	3130      	adds	r1, #48	@ 0x30
 80065cc:	3e01      	subs	r6, #1
 80065ce:	0020      	movs	r0, r4
 80065d0:	7031      	strb	r1, [r6, #0]
 80065d2:	210a      	movs	r1, #10
 80065d4:	9401      	str	r4, [sp, #4]
 80065d6:	f7f9 fe3b 	bl	8000250 <__divsi3>
 80065da:	9b01      	ldr	r3, [sp, #4]
 80065dc:	0004      	movs	r4, r0
 80065de:	2b63      	cmp	r3, #99	@ 0x63
 80065e0:	dcee      	bgt.n	80065c0 <__exponent+0x1c>
 80065e2:	1eba      	subs	r2, r7, #2
 80065e4:	1ca8      	adds	r0, r5, #2
 80065e6:	0001      	movs	r1, r0
 80065e8:	0013      	movs	r3, r2
 80065ea:	3430      	adds	r4, #48	@ 0x30
 80065ec:	7014      	strb	r4, [r2, #0]
 80065ee:	ac02      	add	r4, sp, #8
 80065f0:	3407      	adds	r4, #7
 80065f2:	429c      	cmp	r4, r3
 80065f4:	d80a      	bhi.n	800660c <__exponent+0x68>
 80065f6:	2300      	movs	r3, #0
 80065f8:	4294      	cmp	r4, r2
 80065fa:	d303      	bcc.n	8006604 <__exponent+0x60>
 80065fc:	3309      	adds	r3, #9
 80065fe:	aa02      	add	r2, sp, #8
 8006600:	189b      	adds	r3, r3, r2
 8006602:	1bdb      	subs	r3, r3, r7
 8006604:	18c0      	adds	r0, r0, r3
 8006606:	1b40      	subs	r0, r0, r5
 8006608:	b005      	add	sp, #20
 800660a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800660c:	781c      	ldrb	r4, [r3, #0]
 800660e:	3301      	adds	r3, #1
 8006610:	700c      	strb	r4, [r1, #0]
 8006612:	3101      	adds	r1, #1
 8006614:	e7eb      	b.n	80065ee <__exponent+0x4a>
 8006616:	2330      	movs	r3, #48	@ 0x30
 8006618:	18e4      	adds	r4, r4, r3
 800661a:	70ab      	strb	r3, [r5, #2]
 800661c:	1d28      	adds	r0, r5, #4
 800661e:	70ec      	strb	r4, [r5, #3]
 8006620:	e7f1      	b.n	8006606 <__exponent+0x62>
	...

08006624 <_printf_float>:
 8006624:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006626:	b097      	sub	sp, #92	@ 0x5c
 8006628:	000d      	movs	r5, r1
 800662a:	920a      	str	r2, [sp, #40]	@ 0x28
 800662c:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800662e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006630:	9009      	str	r0, [sp, #36]	@ 0x24
 8006632:	f000 fceb 	bl	800700c <_localeconv_r>
 8006636:	6803      	ldr	r3, [r0, #0]
 8006638:	0018      	movs	r0, r3
 800663a:	930d      	str	r3, [sp, #52]	@ 0x34
 800663c:	f7f9 fd62 	bl	8000104 <strlen>
 8006640:	2300      	movs	r3, #0
 8006642:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006644:	9314      	str	r3, [sp, #80]	@ 0x50
 8006646:	7e2b      	ldrb	r3, [r5, #24]
 8006648:	2207      	movs	r2, #7
 800664a:	930c      	str	r3, [sp, #48]	@ 0x30
 800664c:	682b      	ldr	r3, [r5, #0]
 800664e:	930e      	str	r3, [sp, #56]	@ 0x38
 8006650:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8006652:	6823      	ldr	r3, [r4, #0]
 8006654:	05c9      	lsls	r1, r1, #23
 8006656:	d545      	bpl.n	80066e4 <_printf_float+0xc0>
 8006658:	189b      	adds	r3, r3, r2
 800665a:	4393      	bics	r3, r2
 800665c:	001a      	movs	r2, r3
 800665e:	3208      	adds	r2, #8
 8006660:	6022      	str	r2, [r4, #0]
 8006662:	2201      	movs	r2, #1
 8006664:	681e      	ldr	r6, [r3, #0]
 8006666:	685f      	ldr	r7, [r3, #4]
 8006668:	007b      	lsls	r3, r7, #1
 800666a:	085b      	lsrs	r3, r3, #1
 800666c:	9311      	str	r3, [sp, #68]	@ 0x44
 800666e:	9610      	str	r6, [sp, #64]	@ 0x40
 8006670:	64ae      	str	r6, [r5, #72]	@ 0x48
 8006672:	64ef      	str	r7, [r5, #76]	@ 0x4c
 8006674:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006676:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006678:	4ba7      	ldr	r3, [pc, #668]	@ (8006918 <_printf_float+0x2f4>)
 800667a:	4252      	negs	r2, r2
 800667c:	f7fc f89a 	bl	80027b4 <__aeabi_dcmpun>
 8006680:	2800      	cmp	r0, #0
 8006682:	d131      	bne.n	80066e8 <_printf_float+0xc4>
 8006684:	9810      	ldr	r0, [sp, #64]	@ 0x40
 8006686:	9911      	ldr	r1, [sp, #68]	@ 0x44
 8006688:	2201      	movs	r2, #1
 800668a:	4ba3      	ldr	r3, [pc, #652]	@ (8006918 <_printf_float+0x2f4>)
 800668c:	4252      	negs	r2, r2
 800668e:	f7f9 feeb 	bl	8000468 <__aeabi_dcmple>
 8006692:	2800      	cmp	r0, #0
 8006694:	d128      	bne.n	80066e8 <_printf_float+0xc4>
 8006696:	2200      	movs	r2, #0
 8006698:	2300      	movs	r3, #0
 800669a:	0030      	movs	r0, r6
 800669c:	0039      	movs	r1, r7
 800669e:	f7f9 fed9 	bl	8000454 <__aeabi_dcmplt>
 80066a2:	2800      	cmp	r0, #0
 80066a4:	d003      	beq.n	80066ae <_printf_float+0x8a>
 80066a6:	002b      	movs	r3, r5
 80066a8:	222d      	movs	r2, #45	@ 0x2d
 80066aa:	3343      	adds	r3, #67	@ 0x43
 80066ac:	701a      	strb	r2, [r3, #0]
 80066ae:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80066b0:	4f9a      	ldr	r7, [pc, #616]	@ (800691c <_printf_float+0x2f8>)
 80066b2:	2b47      	cmp	r3, #71	@ 0x47
 80066b4:	d800      	bhi.n	80066b8 <_printf_float+0x94>
 80066b6:	4f9a      	ldr	r7, [pc, #616]	@ (8006920 <_printf_float+0x2fc>)
 80066b8:	2303      	movs	r3, #3
 80066ba:	2400      	movs	r4, #0
 80066bc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80066be:	612b      	str	r3, [r5, #16]
 80066c0:	3301      	adds	r3, #1
 80066c2:	439a      	bics	r2, r3
 80066c4:	602a      	str	r2, [r5, #0]
 80066c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066c8:	0029      	movs	r1, r5
 80066ca:	9300      	str	r3, [sp, #0]
 80066cc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80066ce:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066d0:	aa15      	add	r2, sp, #84	@ 0x54
 80066d2:	f000 f9e5 	bl	8006aa0 <_printf_common>
 80066d6:	3001      	adds	r0, #1
 80066d8:	d000      	beq.n	80066dc <_printf_float+0xb8>
 80066da:	e09e      	b.n	800681a <_printf_float+0x1f6>
 80066dc:	2001      	movs	r0, #1
 80066de:	4240      	negs	r0, r0
 80066e0:	b017      	add	sp, #92	@ 0x5c
 80066e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80066e4:	3307      	adds	r3, #7
 80066e6:	e7b8      	b.n	800665a <_printf_float+0x36>
 80066e8:	0032      	movs	r2, r6
 80066ea:	003b      	movs	r3, r7
 80066ec:	0030      	movs	r0, r6
 80066ee:	0039      	movs	r1, r7
 80066f0:	f7fc f860 	bl	80027b4 <__aeabi_dcmpun>
 80066f4:	2800      	cmp	r0, #0
 80066f6:	d00b      	beq.n	8006710 <_printf_float+0xec>
 80066f8:	2f00      	cmp	r7, #0
 80066fa:	da03      	bge.n	8006704 <_printf_float+0xe0>
 80066fc:	002b      	movs	r3, r5
 80066fe:	222d      	movs	r2, #45	@ 0x2d
 8006700:	3343      	adds	r3, #67	@ 0x43
 8006702:	701a      	strb	r2, [r3, #0]
 8006704:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006706:	4f87      	ldr	r7, [pc, #540]	@ (8006924 <_printf_float+0x300>)
 8006708:	2b47      	cmp	r3, #71	@ 0x47
 800670a:	d8d5      	bhi.n	80066b8 <_printf_float+0x94>
 800670c:	4f86      	ldr	r7, [pc, #536]	@ (8006928 <_printf_float+0x304>)
 800670e:	e7d3      	b.n	80066b8 <_printf_float+0x94>
 8006710:	2220      	movs	r2, #32
 8006712:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8006714:	686b      	ldr	r3, [r5, #4]
 8006716:	4394      	bics	r4, r2
 8006718:	1c5a      	adds	r2, r3, #1
 800671a:	d146      	bne.n	80067aa <_printf_float+0x186>
 800671c:	3307      	adds	r3, #7
 800671e:	606b      	str	r3, [r5, #4]
 8006720:	2380      	movs	r3, #128	@ 0x80
 8006722:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006724:	00db      	lsls	r3, r3, #3
 8006726:	4313      	orrs	r3, r2
 8006728:	2200      	movs	r2, #0
 800672a:	602b      	str	r3, [r5, #0]
 800672c:	9206      	str	r2, [sp, #24]
 800672e:	aa14      	add	r2, sp, #80	@ 0x50
 8006730:	9205      	str	r2, [sp, #20]
 8006732:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006734:	a90a      	add	r1, sp, #40	@ 0x28
 8006736:	9204      	str	r2, [sp, #16]
 8006738:	aa13      	add	r2, sp, #76	@ 0x4c
 800673a:	9203      	str	r2, [sp, #12]
 800673c:	2223      	movs	r2, #35	@ 0x23
 800673e:	1852      	adds	r2, r2, r1
 8006740:	9202      	str	r2, [sp, #8]
 8006742:	9301      	str	r3, [sp, #4]
 8006744:	686b      	ldr	r3, [r5, #4]
 8006746:	0032      	movs	r2, r6
 8006748:	9300      	str	r3, [sp, #0]
 800674a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800674c:	003b      	movs	r3, r7
 800674e:	f7ff fec3 	bl	80064d8 <__cvt>
 8006752:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8006754:	0007      	movs	r7, r0
 8006756:	2c47      	cmp	r4, #71	@ 0x47
 8006758:	d12d      	bne.n	80067b6 <_printf_float+0x192>
 800675a:	1cd3      	adds	r3, r2, #3
 800675c:	db02      	blt.n	8006764 <_printf_float+0x140>
 800675e:	686b      	ldr	r3, [r5, #4]
 8006760:	429a      	cmp	r2, r3
 8006762:	dd47      	ble.n	80067f4 <_printf_float+0x1d0>
 8006764:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006766:	3b02      	subs	r3, #2
 8006768:	b2db      	uxtb	r3, r3
 800676a:	930c      	str	r3, [sp, #48]	@ 0x30
 800676c:	0028      	movs	r0, r5
 800676e:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8006770:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006772:	3901      	subs	r1, #1
 8006774:	3050      	adds	r0, #80	@ 0x50
 8006776:	9113      	str	r1, [sp, #76]	@ 0x4c
 8006778:	f7ff ff14 	bl	80065a4 <__exponent>
 800677c:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800677e:	0004      	movs	r4, r0
 8006780:	1813      	adds	r3, r2, r0
 8006782:	612b      	str	r3, [r5, #16]
 8006784:	2a01      	cmp	r2, #1
 8006786:	dc02      	bgt.n	800678e <_printf_float+0x16a>
 8006788:	682a      	ldr	r2, [r5, #0]
 800678a:	07d2      	lsls	r2, r2, #31
 800678c:	d501      	bpl.n	8006792 <_printf_float+0x16e>
 800678e:	3301      	adds	r3, #1
 8006790:	612b      	str	r3, [r5, #16]
 8006792:	2323      	movs	r3, #35	@ 0x23
 8006794:	aa0a      	add	r2, sp, #40	@ 0x28
 8006796:	189b      	adds	r3, r3, r2
 8006798:	781b      	ldrb	r3, [r3, #0]
 800679a:	2b00      	cmp	r3, #0
 800679c:	d100      	bne.n	80067a0 <_printf_float+0x17c>
 800679e:	e792      	b.n	80066c6 <_printf_float+0xa2>
 80067a0:	002b      	movs	r3, r5
 80067a2:	222d      	movs	r2, #45	@ 0x2d
 80067a4:	3343      	adds	r3, #67	@ 0x43
 80067a6:	701a      	strb	r2, [r3, #0]
 80067a8:	e78d      	b.n	80066c6 <_printf_float+0xa2>
 80067aa:	2c47      	cmp	r4, #71	@ 0x47
 80067ac:	d1b8      	bne.n	8006720 <_printf_float+0xfc>
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d1b6      	bne.n	8006720 <_printf_float+0xfc>
 80067b2:	3301      	adds	r3, #1
 80067b4:	e7b3      	b.n	800671e <_printf_float+0xfa>
 80067b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067b8:	2b65      	cmp	r3, #101	@ 0x65
 80067ba:	d9d7      	bls.n	800676c <_printf_float+0x148>
 80067bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80067be:	2b66      	cmp	r3, #102	@ 0x66
 80067c0:	d11a      	bne.n	80067f8 <_printf_float+0x1d4>
 80067c2:	686b      	ldr	r3, [r5, #4]
 80067c4:	2a00      	cmp	r2, #0
 80067c6:	dd09      	ble.n	80067dc <_printf_float+0x1b8>
 80067c8:	612a      	str	r2, [r5, #16]
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d102      	bne.n	80067d4 <_printf_float+0x1b0>
 80067ce:	6829      	ldr	r1, [r5, #0]
 80067d0:	07c9      	lsls	r1, r1, #31
 80067d2:	d50b      	bpl.n	80067ec <_printf_float+0x1c8>
 80067d4:	3301      	adds	r3, #1
 80067d6:	189b      	adds	r3, r3, r2
 80067d8:	612b      	str	r3, [r5, #16]
 80067da:	e007      	b.n	80067ec <_printf_float+0x1c8>
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d103      	bne.n	80067e8 <_printf_float+0x1c4>
 80067e0:	2201      	movs	r2, #1
 80067e2:	6829      	ldr	r1, [r5, #0]
 80067e4:	4211      	tst	r1, r2
 80067e6:	d000      	beq.n	80067ea <_printf_float+0x1c6>
 80067e8:	1c9a      	adds	r2, r3, #2
 80067ea:	612a      	str	r2, [r5, #16]
 80067ec:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80067ee:	2400      	movs	r4, #0
 80067f0:	65ab      	str	r3, [r5, #88]	@ 0x58
 80067f2:	e7ce      	b.n	8006792 <_printf_float+0x16e>
 80067f4:	2367      	movs	r3, #103	@ 0x67
 80067f6:	930c      	str	r3, [sp, #48]	@ 0x30
 80067f8:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80067fa:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80067fc:	4299      	cmp	r1, r3
 80067fe:	db06      	blt.n	800680e <_printf_float+0x1ea>
 8006800:	682b      	ldr	r3, [r5, #0]
 8006802:	6129      	str	r1, [r5, #16]
 8006804:	07db      	lsls	r3, r3, #31
 8006806:	d5f1      	bpl.n	80067ec <_printf_float+0x1c8>
 8006808:	3101      	adds	r1, #1
 800680a:	6129      	str	r1, [r5, #16]
 800680c:	e7ee      	b.n	80067ec <_printf_float+0x1c8>
 800680e:	2201      	movs	r2, #1
 8006810:	2900      	cmp	r1, #0
 8006812:	dce0      	bgt.n	80067d6 <_printf_float+0x1b2>
 8006814:	1892      	adds	r2, r2, r2
 8006816:	1a52      	subs	r2, r2, r1
 8006818:	e7dd      	b.n	80067d6 <_printf_float+0x1b2>
 800681a:	682a      	ldr	r2, [r5, #0]
 800681c:	0553      	lsls	r3, r2, #21
 800681e:	d408      	bmi.n	8006832 <_printf_float+0x20e>
 8006820:	692b      	ldr	r3, [r5, #16]
 8006822:	003a      	movs	r2, r7
 8006824:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006826:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006828:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800682a:	47a0      	blx	r4
 800682c:	3001      	adds	r0, #1
 800682e:	d129      	bne.n	8006884 <_printf_float+0x260>
 8006830:	e754      	b.n	80066dc <_printf_float+0xb8>
 8006832:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006834:	2b65      	cmp	r3, #101	@ 0x65
 8006836:	d800      	bhi.n	800683a <_printf_float+0x216>
 8006838:	e0db      	b.n	80069f2 <_printf_float+0x3ce>
 800683a:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 800683c:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 800683e:	2200      	movs	r2, #0
 8006840:	2300      	movs	r3, #0
 8006842:	f7f9 fe01 	bl	8000448 <__aeabi_dcmpeq>
 8006846:	2800      	cmp	r0, #0
 8006848:	d033      	beq.n	80068b2 <_printf_float+0x28e>
 800684a:	2301      	movs	r3, #1
 800684c:	4a37      	ldr	r2, [pc, #220]	@ (800692c <_printf_float+0x308>)
 800684e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006850:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006852:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006854:	47a0      	blx	r4
 8006856:	3001      	adds	r0, #1
 8006858:	d100      	bne.n	800685c <_printf_float+0x238>
 800685a:	e73f      	b.n	80066dc <_printf_float+0xb8>
 800685c:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800685e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006860:	42b3      	cmp	r3, r6
 8006862:	db02      	blt.n	800686a <_printf_float+0x246>
 8006864:	682b      	ldr	r3, [r5, #0]
 8006866:	07db      	lsls	r3, r3, #31
 8006868:	d50c      	bpl.n	8006884 <_printf_float+0x260>
 800686a:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 800686c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800686e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006870:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006872:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006874:	47a0      	blx	r4
 8006876:	2400      	movs	r4, #0
 8006878:	3001      	adds	r0, #1
 800687a:	d100      	bne.n	800687e <_printf_float+0x25a>
 800687c:	e72e      	b.n	80066dc <_printf_float+0xb8>
 800687e:	1e73      	subs	r3, r6, #1
 8006880:	42a3      	cmp	r3, r4
 8006882:	dc0a      	bgt.n	800689a <_printf_float+0x276>
 8006884:	682b      	ldr	r3, [r5, #0]
 8006886:	079b      	lsls	r3, r3, #30
 8006888:	d500      	bpl.n	800688c <_printf_float+0x268>
 800688a:	e106      	b.n	8006a9a <_printf_float+0x476>
 800688c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800688e:	68e8      	ldr	r0, [r5, #12]
 8006890:	4298      	cmp	r0, r3
 8006892:	db00      	blt.n	8006896 <_printf_float+0x272>
 8006894:	e724      	b.n	80066e0 <_printf_float+0xbc>
 8006896:	0018      	movs	r0, r3
 8006898:	e722      	b.n	80066e0 <_printf_float+0xbc>
 800689a:	002a      	movs	r2, r5
 800689c:	2301      	movs	r3, #1
 800689e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068a0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068a2:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80068a4:	321a      	adds	r2, #26
 80068a6:	47b8      	blx	r7
 80068a8:	3001      	adds	r0, #1
 80068aa:	d100      	bne.n	80068ae <_printf_float+0x28a>
 80068ac:	e716      	b.n	80066dc <_printf_float+0xb8>
 80068ae:	3401      	adds	r4, #1
 80068b0:	e7e5      	b.n	800687e <_printf_float+0x25a>
 80068b2:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	dc3b      	bgt.n	8006930 <_printf_float+0x30c>
 80068b8:	2301      	movs	r3, #1
 80068ba:	4a1c      	ldr	r2, [pc, #112]	@ (800692c <_printf_float+0x308>)
 80068bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068c0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80068c2:	47a0      	blx	r4
 80068c4:	3001      	adds	r0, #1
 80068c6:	d100      	bne.n	80068ca <_printf_float+0x2a6>
 80068c8:	e708      	b.n	80066dc <_printf_float+0xb8>
 80068ca:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80068cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068ce:	4333      	orrs	r3, r6
 80068d0:	d102      	bne.n	80068d8 <_printf_float+0x2b4>
 80068d2:	682b      	ldr	r3, [r5, #0]
 80068d4:	07db      	lsls	r3, r3, #31
 80068d6:	d5d5      	bpl.n	8006884 <_printf_float+0x260>
 80068d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80068da:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80068dc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80068e0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80068e2:	47a0      	blx	r4
 80068e4:	2300      	movs	r3, #0
 80068e6:	3001      	adds	r0, #1
 80068e8:	d100      	bne.n	80068ec <_printf_float+0x2c8>
 80068ea:	e6f7      	b.n	80066dc <_printf_float+0xb8>
 80068ec:	930c      	str	r3, [sp, #48]	@ 0x30
 80068ee:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80068f0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80068f2:	425b      	negs	r3, r3
 80068f4:	4293      	cmp	r3, r2
 80068f6:	dc01      	bgt.n	80068fc <_printf_float+0x2d8>
 80068f8:	0033      	movs	r3, r6
 80068fa:	e792      	b.n	8006822 <_printf_float+0x1fe>
 80068fc:	002a      	movs	r2, r5
 80068fe:	2301      	movs	r3, #1
 8006900:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006902:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006904:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8006906:	321a      	adds	r2, #26
 8006908:	47a0      	blx	r4
 800690a:	3001      	adds	r0, #1
 800690c:	d100      	bne.n	8006910 <_printf_float+0x2ec>
 800690e:	e6e5      	b.n	80066dc <_printf_float+0xb8>
 8006910:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006912:	3301      	adds	r3, #1
 8006914:	e7ea      	b.n	80068ec <_printf_float+0x2c8>
 8006916:	46c0      	nop			@ (mov r8, r8)
 8006918:	7fefffff 	.word	0x7fefffff
 800691c:	08009450 	.word	0x08009450
 8006920:	0800944c 	.word	0x0800944c
 8006924:	08009458 	.word	0x08009458
 8006928:	08009454 	.word	0x08009454
 800692c:	0800945c 	.word	0x0800945c
 8006930:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006932:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 8006934:	930c      	str	r3, [sp, #48]	@ 0x30
 8006936:	429e      	cmp	r6, r3
 8006938:	dd00      	ble.n	800693c <_printf_float+0x318>
 800693a:	001e      	movs	r6, r3
 800693c:	2e00      	cmp	r6, #0
 800693e:	dc31      	bgt.n	80069a4 <_printf_float+0x380>
 8006940:	43f3      	mvns	r3, r6
 8006942:	2400      	movs	r4, #0
 8006944:	17db      	asrs	r3, r3, #31
 8006946:	4033      	ands	r3, r6
 8006948:	930e      	str	r3, [sp, #56]	@ 0x38
 800694a:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 800694c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800694e:	1af3      	subs	r3, r6, r3
 8006950:	42a3      	cmp	r3, r4
 8006952:	dc30      	bgt.n	80069b6 <_printf_float+0x392>
 8006954:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006956:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006958:	429a      	cmp	r2, r3
 800695a:	dc38      	bgt.n	80069ce <_printf_float+0x3aa>
 800695c:	682b      	ldr	r3, [r5, #0]
 800695e:	07db      	lsls	r3, r3, #31
 8006960:	d435      	bmi.n	80069ce <_printf_float+0x3aa>
 8006962:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 8006964:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006966:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006968:	1b9b      	subs	r3, r3, r6
 800696a:	1b14      	subs	r4, r2, r4
 800696c:	429c      	cmp	r4, r3
 800696e:	dd00      	ble.n	8006972 <_printf_float+0x34e>
 8006970:	001c      	movs	r4, r3
 8006972:	2c00      	cmp	r4, #0
 8006974:	dc34      	bgt.n	80069e0 <_printf_float+0x3bc>
 8006976:	43e3      	mvns	r3, r4
 8006978:	2600      	movs	r6, #0
 800697a:	17db      	asrs	r3, r3, #31
 800697c:	401c      	ands	r4, r3
 800697e:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8006980:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8006982:	1ad3      	subs	r3, r2, r3
 8006984:	1b1b      	subs	r3, r3, r4
 8006986:	42b3      	cmp	r3, r6
 8006988:	dc00      	bgt.n	800698c <_printf_float+0x368>
 800698a:	e77b      	b.n	8006884 <_printf_float+0x260>
 800698c:	002a      	movs	r2, r5
 800698e:	2301      	movs	r3, #1
 8006990:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006992:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006994:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006996:	321a      	adds	r2, #26
 8006998:	47b8      	blx	r7
 800699a:	3001      	adds	r0, #1
 800699c:	d100      	bne.n	80069a0 <_printf_float+0x37c>
 800699e:	e69d      	b.n	80066dc <_printf_float+0xb8>
 80069a0:	3601      	adds	r6, #1
 80069a2:	e7ec      	b.n	800697e <_printf_float+0x35a>
 80069a4:	0033      	movs	r3, r6
 80069a6:	003a      	movs	r2, r7
 80069a8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069aa:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069ac:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80069ae:	47a0      	blx	r4
 80069b0:	3001      	adds	r0, #1
 80069b2:	d1c5      	bne.n	8006940 <_printf_float+0x31c>
 80069b4:	e692      	b.n	80066dc <_printf_float+0xb8>
 80069b6:	002a      	movs	r2, r5
 80069b8:	2301      	movs	r3, #1
 80069ba:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069bc:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069be:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80069c0:	321a      	adds	r2, #26
 80069c2:	47b0      	blx	r6
 80069c4:	3001      	adds	r0, #1
 80069c6:	d100      	bne.n	80069ca <_printf_float+0x3a6>
 80069c8:	e688      	b.n	80066dc <_printf_float+0xb8>
 80069ca:	3401      	adds	r4, #1
 80069cc:	e7bd      	b.n	800694a <_printf_float+0x326>
 80069ce:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80069d0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80069d2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069d4:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069d6:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80069d8:	47a0      	blx	r4
 80069da:	3001      	adds	r0, #1
 80069dc:	d1c1      	bne.n	8006962 <_printf_float+0x33e>
 80069de:	e67d      	b.n	80066dc <_printf_float+0xb8>
 80069e0:	19ba      	adds	r2, r7, r6
 80069e2:	0023      	movs	r3, r4
 80069e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80069e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80069e8:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80069ea:	47b0      	blx	r6
 80069ec:	3001      	adds	r0, #1
 80069ee:	d1c2      	bne.n	8006976 <_printf_float+0x352>
 80069f0:	e674      	b.n	80066dc <_printf_float+0xb8>
 80069f2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069f4:	930c      	str	r3, [sp, #48]	@ 0x30
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	dc02      	bgt.n	8006a00 <_printf_float+0x3dc>
 80069fa:	2301      	movs	r3, #1
 80069fc:	421a      	tst	r2, r3
 80069fe:	d039      	beq.n	8006a74 <_printf_float+0x450>
 8006a00:	2301      	movs	r3, #1
 8006a02:	003a      	movs	r2, r7
 8006a04:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a06:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a08:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006a0a:	47b0      	blx	r6
 8006a0c:	3001      	adds	r0, #1
 8006a0e:	d100      	bne.n	8006a12 <_printf_float+0x3ee>
 8006a10:	e664      	b.n	80066dc <_printf_float+0xb8>
 8006a12:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a14:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8006a16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a18:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a1a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006a1c:	47b0      	blx	r6
 8006a1e:	3001      	adds	r0, #1
 8006a20:	d100      	bne.n	8006a24 <_printf_float+0x400>
 8006a22:	e65b      	b.n	80066dc <_printf_float+0xb8>
 8006a24:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8006a26:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8006a28:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a2a:	2200      	movs	r2, #0
 8006a2c:	3b01      	subs	r3, #1
 8006a2e:	930c      	str	r3, [sp, #48]	@ 0x30
 8006a30:	2300      	movs	r3, #0
 8006a32:	f7f9 fd09 	bl	8000448 <__aeabi_dcmpeq>
 8006a36:	2800      	cmp	r0, #0
 8006a38:	d11a      	bne.n	8006a70 <_printf_float+0x44c>
 8006a3a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a3c:	1c7a      	adds	r2, r7, #1
 8006a3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a40:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a42:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006a44:	47b0      	blx	r6
 8006a46:	3001      	adds	r0, #1
 8006a48:	d10e      	bne.n	8006a68 <_printf_float+0x444>
 8006a4a:	e647      	b.n	80066dc <_printf_float+0xb8>
 8006a4c:	002a      	movs	r2, r5
 8006a4e:	2301      	movs	r3, #1
 8006a50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a54:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8006a56:	321a      	adds	r2, #26
 8006a58:	47b8      	blx	r7
 8006a5a:	3001      	adds	r0, #1
 8006a5c:	d100      	bne.n	8006a60 <_printf_float+0x43c>
 8006a5e:	e63d      	b.n	80066dc <_printf_float+0xb8>
 8006a60:	3601      	adds	r6, #1
 8006a62:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a64:	429e      	cmp	r6, r3
 8006a66:	dbf1      	blt.n	8006a4c <_printf_float+0x428>
 8006a68:	002a      	movs	r2, r5
 8006a6a:	0023      	movs	r3, r4
 8006a6c:	3250      	adds	r2, #80	@ 0x50
 8006a6e:	e6d9      	b.n	8006824 <_printf_float+0x200>
 8006a70:	2600      	movs	r6, #0
 8006a72:	e7f6      	b.n	8006a62 <_printf_float+0x43e>
 8006a74:	003a      	movs	r2, r7
 8006a76:	e7e2      	b.n	8006a3e <_printf_float+0x41a>
 8006a78:	002a      	movs	r2, r5
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8006a7e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006a80:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8006a82:	3219      	adds	r2, #25
 8006a84:	47b0      	blx	r6
 8006a86:	3001      	adds	r0, #1
 8006a88:	d100      	bne.n	8006a8c <_printf_float+0x468>
 8006a8a:	e627      	b.n	80066dc <_printf_float+0xb8>
 8006a8c:	3401      	adds	r4, #1
 8006a8e:	68eb      	ldr	r3, [r5, #12]
 8006a90:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8006a92:	1a9b      	subs	r3, r3, r2
 8006a94:	42a3      	cmp	r3, r4
 8006a96:	dcef      	bgt.n	8006a78 <_printf_float+0x454>
 8006a98:	e6f8      	b.n	800688c <_printf_float+0x268>
 8006a9a:	2400      	movs	r4, #0
 8006a9c:	e7f7      	b.n	8006a8e <_printf_float+0x46a>
 8006a9e:	46c0      	nop			@ (mov r8, r8)

08006aa0 <_printf_common>:
 8006aa0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006aa2:	0016      	movs	r6, r2
 8006aa4:	9301      	str	r3, [sp, #4]
 8006aa6:	688a      	ldr	r2, [r1, #8]
 8006aa8:	690b      	ldr	r3, [r1, #16]
 8006aaa:	000c      	movs	r4, r1
 8006aac:	9000      	str	r0, [sp, #0]
 8006aae:	4293      	cmp	r3, r2
 8006ab0:	da00      	bge.n	8006ab4 <_printf_common+0x14>
 8006ab2:	0013      	movs	r3, r2
 8006ab4:	0022      	movs	r2, r4
 8006ab6:	6033      	str	r3, [r6, #0]
 8006ab8:	3243      	adds	r2, #67	@ 0x43
 8006aba:	7812      	ldrb	r2, [r2, #0]
 8006abc:	2a00      	cmp	r2, #0
 8006abe:	d001      	beq.n	8006ac4 <_printf_common+0x24>
 8006ac0:	3301      	adds	r3, #1
 8006ac2:	6033      	str	r3, [r6, #0]
 8006ac4:	6823      	ldr	r3, [r4, #0]
 8006ac6:	069b      	lsls	r3, r3, #26
 8006ac8:	d502      	bpl.n	8006ad0 <_printf_common+0x30>
 8006aca:	6833      	ldr	r3, [r6, #0]
 8006acc:	3302      	adds	r3, #2
 8006ace:	6033      	str	r3, [r6, #0]
 8006ad0:	6822      	ldr	r2, [r4, #0]
 8006ad2:	2306      	movs	r3, #6
 8006ad4:	0015      	movs	r5, r2
 8006ad6:	401d      	ands	r5, r3
 8006ad8:	421a      	tst	r2, r3
 8006ada:	d027      	beq.n	8006b2c <_printf_common+0x8c>
 8006adc:	0023      	movs	r3, r4
 8006ade:	3343      	adds	r3, #67	@ 0x43
 8006ae0:	781b      	ldrb	r3, [r3, #0]
 8006ae2:	1e5a      	subs	r2, r3, #1
 8006ae4:	4193      	sbcs	r3, r2
 8006ae6:	6822      	ldr	r2, [r4, #0]
 8006ae8:	0692      	lsls	r2, r2, #26
 8006aea:	d430      	bmi.n	8006b4e <_printf_common+0xae>
 8006aec:	0022      	movs	r2, r4
 8006aee:	9901      	ldr	r1, [sp, #4]
 8006af0:	9800      	ldr	r0, [sp, #0]
 8006af2:	9d08      	ldr	r5, [sp, #32]
 8006af4:	3243      	adds	r2, #67	@ 0x43
 8006af6:	47a8      	blx	r5
 8006af8:	3001      	adds	r0, #1
 8006afa:	d025      	beq.n	8006b48 <_printf_common+0xa8>
 8006afc:	2206      	movs	r2, #6
 8006afe:	6823      	ldr	r3, [r4, #0]
 8006b00:	2500      	movs	r5, #0
 8006b02:	4013      	ands	r3, r2
 8006b04:	2b04      	cmp	r3, #4
 8006b06:	d105      	bne.n	8006b14 <_printf_common+0x74>
 8006b08:	6833      	ldr	r3, [r6, #0]
 8006b0a:	68e5      	ldr	r5, [r4, #12]
 8006b0c:	1aed      	subs	r5, r5, r3
 8006b0e:	43eb      	mvns	r3, r5
 8006b10:	17db      	asrs	r3, r3, #31
 8006b12:	401d      	ands	r5, r3
 8006b14:	68a3      	ldr	r3, [r4, #8]
 8006b16:	6922      	ldr	r2, [r4, #16]
 8006b18:	4293      	cmp	r3, r2
 8006b1a:	dd01      	ble.n	8006b20 <_printf_common+0x80>
 8006b1c:	1a9b      	subs	r3, r3, r2
 8006b1e:	18ed      	adds	r5, r5, r3
 8006b20:	2600      	movs	r6, #0
 8006b22:	42b5      	cmp	r5, r6
 8006b24:	d120      	bne.n	8006b68 <_printf_common+0xc8>
 8006b26:	2000      	movs	r0, #0
 8006b28:	e010      	b.n	8006b4c <_printf_common+0xac>
 8006b2a:	3501      	adds	r5, #1
 8006b2c:	68e3      	ldr	r3, [r4, #12]
 8006b2e:	6832      	ldr	r2, [r6, #0]
 8006b30:	1a9b      	subs	r3, r3, r2
 8006b32:	42ab      	cmp	r3, r5
 8006b34:	ddd2      	ble.n	8006adc <_printf_common+0x3c>
 8006b36:	0022      	movs	r2, r4
 8006b38:	2301      	movs	r3, #1
 8006b3a:	9901      	ldr	r1, [sp, #4]
 8006b3c:	9800      	ldr	r0, [sp, #0]
 8006b3e:	9f08      	ldr	r7, [sp, #32]
 8006b40:	3219      	adds	r2, #25
 8006b42:	47b8      	blx	r7
 8006b44:	3001      	adds	r0, #1
 8006b46:	d1f0      	bne.n	8006b2a <_printf_common+0x8a>
 8006b48:	2001      	movs	r0, #1
 8006b4a:	4240      	negs	r0, r0
 8006b4c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006b4e:	2030      	movs	r0, #48	@ 0x30
 8006b50:	18e1      	adds	r1, r4, r3
 8006b52:	3143      	adds	r1, #67	@ 0x43
 8006b54:	7008      	strb	r0, [r1, #0]
 8006b56:	0021      	movs	r1, r4
 8006b58:	1c5a      	adds	r2, r3, #1
 8006b5a:	3145      	adds	r1, #69	@ 0x45
 8006b5c:	7809      	ldrb	r1, [r1, #0]
 8006b5e:	18a2      	adds	r2, r4, r2
 8006b60:	3243      	adds	r2, #67	@ 0x43
 8006b62:	3302      	adds	r3, #2
 8006b64:	7011      	strb	r1, [r2, #0]
 8006b66:	e7c1      	b.n	8006aec <_printf_common+0x4c>
 8006b68:	0022      	movs	r2, r4
 8006b6a:	2301      	movs	r3, #1
 8006b6c:	9901      	ldr	r1, [sp, #4]
 8006b6e:	9800      	ldr	r0, [sp, #0]
 8006b70:	9f08      	ldr	r7, [sp, #32]
 8006b72:	321a      	adds	r2, #26
 8006b74:	47b8      	blx	r7
 8006b76:	3001      	adds	r0, #1
 8006b78:	d0e6      	beq.n	8006b48 <_printf_common+0xa8>
 8006b7a:	3601      	adds	r6, #1
 8006b7c:	e7d1      	b.n	8006b22 <_printf_common+0x82>
	...

08006b80 <_printf_i>:
 8006b80:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006b82:	b08b      	sub	sp, #44	@ 0x2c
 8006b84:	9206      	str	r2, [sp, #24]
 8006b86:	000a      	movs	r2, r1
 8006b88:	3243      	adds	r2, #67	@ 0x43
 8006b8a:	9307      	str	r3, [sp, #28]
 8006b8c:	9005      	str	r0, [sp, #20]
 8006b8e:	9203      	str	r2, [sp, #12]
 8006b90:	7e0a      	ldrb	r2, [r1, #24]
 8006b92:	000c      	movs	r4, r1
 8006b94:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006b96:	2a78      	cmp	r2, #120	@ 0x78
 8006b98:	d809      	bhi.n	8006bae <_printf_i+0x2e>
 8006b9a:	2a62      	cmp	r2, #98	@ 0x62
 8006b9c:	d80b      	bhi.n	8006bb6 <_printf_i+0x36>
 8006b9e:	2a00      	cmp	r2, #0
 8006ba0:	d100      	bne.n	8006ba4 <_printf_i+0x24>
 8006ba2:	e0ba      	b.n	8006d1a <_printf_i+0x19a>
 8006ba4:	497a      	ldr	r1, [pc, #488]	@ (8006d90 <_printf_i+0x210>)
 8006ba6:	9104      	str	r1, [sp, #16]
 8006ba8:	2a58      	cmp	r2, #88	@ 0x58
 8006baa:	d100      	bne.n	8006bae <_printf_i+0x2e>
 8006bac:	e08e      	b.n	8006ccc <_printf_i+0x14c>
 8006bae:	0025      	movs	r5, r4
 8006bb0:	3542      	adds	r5, #66	@ 0x42
 8006bb2:	702a      	strb	r2, [r5, #0]
 8006bb4:	e022      	b.n	8006bfc <_printf_i+0x7c>
 8006bb6:	0010      	movs	r0, r2
 8006bb8:	3863      	subs	r0, #99	@ 0x63
 8006bba:	2815      	cmp	r0, #21
 8006bbc:	d8f7      	bhi.n	8006bae <_printf_i+0x2e>
 8006bbe:	f7f9 fab3 	bl	8000128 <__gnu_thumb1_case_shi>
 8006bc2:	0016      	.short	0x0016
 8006bc4:	fff6001f 	.word	0xfff6001f
 8006bc8:	fff6fff6 	.word	0xfff6fff6
 8006bcc:	001ffff6 	.word	0x001ffff6
 8006bd0:	fff6fff6 	.word	0xfff6fff6
 8006bd4:	fff6fff6 	.word	0xfff6fff6
 8006bd8:	0036009f 	.word	0x0036009f
 8006bdc:	fff6007e 	.word	0xfff6007e
 8006be0:	00b0fff6 	.word	0x00b0fff6
 8006be4:	0036fff6 	.word	0x0036fff6
 8006be8:	fff6fff6 	.word	0xfff6fff6
 8006bec:	0082      	.short	0x0082
 8006bee:	0025      	movs	r5, r4
 8006bf0:	681a      	ldr	r2, [r3, #0]
 8006bf2:	3542      	adds	r5, #66	@ 0x42
 8006bf4:	1d11      	adds	r1, r2, #4
 8006bf6:	6019      	str	r1, [r3, #0]
 8006bf8:	6813      	ldr	r3, [r2, #0]
 8006bfa:	702b      	strb	r3, [r5, #0]
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e09e      	b.n	8006d3e <_printf_i+0x1be>
 8006c00:	6818      	ldr	r0, [r3, #0]
 8006c02:	6809      	ldr	r1, [r1, #0]
 8006c04:	1d02      	adds	r2, r0, #4
 8006c06:	060d      	lsls	r5, r1, #24
 8006c08:	d50b      	bpl.n	8006c22 <_printf_i+0xa2>
 8006c0a:	6806      	ldr	r6, [r0, #0]
 8006c0c:	601a      	str	r2, [r3, #0]
 8006c0e:	2e00      	cmp	r6, #0
 8006c10:	da03      	bge.n	8006c1a <_printf_i+0x9a>
 8006c12:	232d      	movs	r3, #45	@ 0x2d
 8006c14:	9a03      	ldr	r2, [sp, #12]
 8006c16:	4276      	negs	r6, r6
 8006c18:	7013      	strb	r3, [r2, #0]
 8006c1a:	4b5d      	ldr	r3, [pc, #372]	@ (8006d90 <_printf_i+0x210>)
 8006c1c:	270a      	movs	r7, #10
 8006c1e:	9304      	str	r3, [sp, #16]
 8006c20:	e018      	b.n	8006c54 <_printf_i+0xd4>
 8006c22:	6806      	ldr	r6, [r0, #0]
 8006c24:	601a      	str	r2, [r3, #0]
 8006c26:	0649      	lsls	r1, r1, #25
 8006c28:	d5f1      	bpl.n	8006c0e <_printf_i+0x8e>
 8006c2a:	b236      	sxth	r6, r6
 8006c2c:	e7ef      	b.n	8006c0e <_printf_i+0x8e>
 8006c2e:	6808      	ldr	r0, [r1, #0]
 8006c30:	6819      	ldr	r1, [r3, #0]
 8006c32:	c940      	ldmia	r1!, {r6}
 8006c34:	0605      	lsls	r5, r0, #24
 8006c36:	d402      	bmi.n	8006c3e <_printf_i+0xbe>
 8006c38:	0640      	lsls	r0, r0, #25
 8006c3a:	d500      	bpl.n	8006c3e <_printf_i+0xbe>
 8006c3c:	b2b6      	uxth	r6, r6
 8006c3e:	6019      	str	r1, [r3, #0]
 8006c40:	4b53      	ldr	r3, [pc, #332]	@ (8006d90 <_printf_i+0x210>)
 8006c42:	270a      	movs	r7, #10
 8006c44:	9304      	str	r3, [sp, #16]
 8006c46:	2a6f      	cmp	r2, #111	@ 0x6f
 8006c48:	d100      	bne.n	8006c4c <_printf_i+0xcc>
 8006c4a:	3f02      	subs	r7, #2
 8006c4c:	0023      	movs	r3, r4
 8006c4e:	2200      	movs	r2, #0
 8006c50:	3343      	adds	r3, #67	@ 0x43
 8006c52:	701a      	strb	r2, [r3, #0]
 8006c54:	6863      	ldr	r3, [r4, #4]
 8006c56:	60a3      	str	r3, [r4, #8]
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	db06      	blt.n	8006c6a <_printf_i+0xea>
 8006c5c:	2104      	movs	r1, #4
 8006c5e:	6822      	ldr	r2, [r4, #0]
 8006c60:	9d03      	ldr	r5, [sp, #12]
 8006c62:	438a      	bics	r2, r1
 8006c64:	6022      	str	r2, [r4, #0]
 8006c66:	4333      	orrs	r3, r6
 8006c68:	d00c      	beq.n	8006c84 <_printf_i+0x104>
 8006c6a:	9d03      	ldr	r5, [sp, #12]
 8006c6c:	0030      	movs	r0, r6
 8006c6e:	0039      	movs	r1, r7
 8006c70:	f7f9 faea 	bl	8000248 <__aeabi_uidivmod>
 8006c74:	9b04      	ldr	r3, [sp, #16]
 8006c76:	3d01      	subs	r5, #1
 8006c78:	5c5b      	ldrb	r3, [r3, r1]
 8006c7a:	702b      	strb	r3, [r5, #0]
 8006c7c:	0033      	movs	r3, r6
 8006c7e:	0006      	movs	r6, r0
 8006c80:	429f      	cmp	r7, r3
 8006c82:	d9f3      	bls.n	8006c6c <_printf_i+0xec>
 8006c84:	2f08      	cmp	r7, #8
 8006c86:	d109      	bne.n	8006c9c <_printf_i+0x11c>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	07db      	lsls	r3, r3, #31
 8006c8c:	d506      	bpl.n	8006c9c <_printf_i+0x11c>
 8006c8e:	6862      	ldr	r2, [r4, #4]
 8006c90:	6923      	ldr	r3, [r4, #16]
 8006c92:	429a      	cmp	r2, r3
 8006c94:	dc02      	bgt.n	8006c9c <_printf_i+0x11c>
 8006c96:	2330      	movs	r3, #48	@ 0x30
 8006c98:	3d01      	subs	r5, #1
 8006c9a:	702b      	strb	r3, [r5, #0]
 8006c9c:	9b03      	ldr	r3, [sp, #12]
 8006c9e:	1b5b      	subs	r3, r3, r5
 8006ca0:	6123      	str	r3, [r4, #16]
 8006ca2:	9b07      	ldr	r3, [sp, #28]
 8006ca4:	0021      	movs	r1, r4
 8006ca6:	9300      	str	r3, [sp, #0]
 8006ca8:	9805      	ldr	r0, [sp, #20]
 8006caa:	9b06      	ldr	r3, [sp, #24]
 8006cac:	aa09      	add	r2, sp, #36	@ 0x24
 8006cae:	f7ff fef7 	bl	8006aa0 <_printf_common>
 8006cb2:	3001      	adds	r0, #1
 8006cb4:	d148      	bne.n	8006d48 <_printf_i+0x1c8>
 8006cb6:	2001      	movs	r0, #1
 8006cb8:	4240      	negs	r0, r0
 8006cba:	b00b      	add	sp, #44	@ 0x2c
 8006cbc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006cbe:	2220      	movs	r2, #32
 8006cc0:	6809      	ldr	r1, [r1, #0]
 8006cc2:	430a      	orrs	r2, r1
 8006cc4:	6022      	str	r2, [r4, #0]
 8006cc6:	2278      	movs	r2, #120	@ 0x78
 8006cc8:	4932      	ldr	r1, [pc, #200]	@ (8006d94 <_printf_i+0x214>)
 8006cca:	9104      	str	r1, [sp, #16]
 8006ccc:	0021      	movs	r1, r4
 8006cce:	3145      	adds	r1, #69	@ 0x45
 8006cd0:	700a      	strb	r2, [r1, #0]
 8006cd2:	6819      	ldr	r1, [r3, #0]
 8006cd4:	6822      	ldr	r2, [r4, #0]
 8006cd6:	c940      	ldmia	r1!, {r6}
 8006cd8:	0610      	lsls	r0, r2, #24
 8006cda:	d402      	bmi.n	8006ce2 <_printf_i+0x162>
 8006cdc:	0650      	lsls	r0, r2, #25
 8006cde:	d500      	bpl.n	8006ce2 <_printf_i+0x162>
 8006ce0:	b2b6      	uxth	r6, r6
 8006ce2:	6019      	str	r1, [r3, #0]
 8006ce4:	07d3      	lsls	r3, r2, #31
 8006ce6:	d502      	bpl.n	8006cee <_printf_i+0x16e>
 8006ce8:	2320      	movs	r3, #32
 8006cea:	4313      	orrs	r3, r2
 8006cec:	6023      	str	r3, [r4, #0]
 8006cee:	2e00      	cmp	r6, #0
 8006cf0:	d001      	beq.n	8006cf6 <_printf_i+0x176>
 8006cf2:	2710      	movs	r7, #16
 8006cf4:	e7aa      	b.n	8006c4c <_printf_i+0xcc>
 8006cf6:	2220      	movs	r2, #32
 8006cf8:	6823      	ldr	r3, [r4, #0]
 8006cfa:	4393      	bics	r3, r2
 8006cfc:	6023      	str	r3, [r4, #0]
 8006cfe:	e7f8      	b.n	8006cf2 <_printf_i+0x172>
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	680d      	ldr	r5, [r1, #0]
 8006d04:	1d10      	adds	r0, r2, #4
 8006d06:	6949      	ldr	r1, [r1, #20]
 8006d08:	6018      	str	r0, [r3, #0]
 8006d0a:	6813      	ldr	r3, [r2, #0]
 8006d0c:	062e      	lsls	r6, r5, #24
 8006d0e:	d501      	bpl.n	8006d14 <_printf_i+0x194>
 8006d10:	6019      	str	r1, [r3, #0]
 8006d12:	e002      	b.n	8006d1a <_printf_i+0x19a>
 8006d14:	066d      	lsls	r5, r5, #25
 8006d16:	d5fb      	bpl.n	8006d10 <_printf_i+0x190>
 8006d18:	8019      	strh	r1, [r3, #0]
 8006d1a:	2300      	movs	r3, #0
 8006d1c:	9d03      	ldr	r5, [sp, #12]
 8006d1e:	6123      	str	r3, [r4, #16]
 8006d20:	e7bf      	b.n	8006ca2 <_printf_i+0x122>
 8006d22:	681a      	ldr	r2, [r3, #0]
 8006d24:	1d11      	adds	r1, r2, #4
 8006d26:	6019      	str	r1, [r3, #0]
 8006d28:	6815      	ldr	r5, [r2, #0]
 8006d2a:	2100      	movs	r1, #0
 8006d2c:	0028      	movs	r0, r5
 8006d2e:	6862      	ldr	r2, [r4, #4]
 8006d30:	f000 f9eb 	bl	800710a <memchr>
 8006d34:	2800      	cmp	r0, #0
 8006d36:	d001      	beq.n	8006d3c <_printf_i+0x1bc>
 8006d38:	1b40      	subs	r0, r0, r5
 8006d3a:	6060      	str	r0, [r4, #4]
 8006d3c:	6863      	ldr	r3, [r4, #4]
 8006d3e:	6123      	str	r3, [r4, #16]
 8006d40:	2300      	movs	r3, #0
 8006d42:	9a03      	ldr	r2, [sp, #12]
 8006d44:	7013      	strb	r3, [r2, #0]
 8006d46:	e7ac      	b.n	8006ca2 <_printf_i+0x122>
 8006d48:	002a      	movs	r2, r5
 8006d4a:	6923      	ldr	r3, [r4, #16]
 8006d4c:	9906      	ldr	r1, [sp, #24]
 8006d4e:	9805      	ldr	r0, [sp, #20]
 8006d50:	9d07      	ldr	r5, [sp, #28]
 8006d52:	47a8      	blx	r5
 8006d54:	3001      	adds	r0, #1
 8006d56:	d0ae      	beq.n	8006cb6 <_printf_i+0x136>
 8006d58:	6823      	ldr	r3, [r4, #0]
 8006d5a:	079b      	lsls	r3, r3, #30
 8006d5c:	d415      	bmi.n	8006d8a <_printf_i+0x20a>
 8006d5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006d60:	68e0      	ldr	r0, [r4, #12]
 8006d62:	4298      	cmp	r0, r3
 8006d64:	daa9      	bge.n	8006cba <_printf_i+0x13a>
 8006d66:	0018      	movs	r0, r3
 8006d68:	e7a7      	b.n	8006cba <_printf_i+0x13a>
 8006d6a:	0022      	movs	r2, r4
 8006d6c:	2301      	movs	r3, #1
 8006d6e:	9906      	ldr	r1, [sp, #24]
 8006d70:	9805      	ldr	r0, [sp, #20]
 8006d72:	9e07      	ldr	r6, [sp, #28]
 8006d74:	3219      	adds	r2, #25
 8006d76:	47b0      	blx	r6
 8006d78:	3001      	adds	r0, #1
 8006d7a:	d09c      	beq.n	8006cb6 <_printf_i+0x136>
 8006d7c:	3501      	adds	r5, #1
 8006d7e:	68e3      	ldr	r3, [r4, #12]
 8006d80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006d82:	1a9b      	subs	r3, r3, r2
 8006d84:	42ab      	cmp	r3, r5
 8006d86:	dcf0      	bgt.n	8006d6a <_printf_i+0x1ea>
 8006d88:	e7e9      	b.n	8006d5e <_printf_i+0x1de>
 8006d8a:	2500      	movs	r5, #0
 8006d8c:	e7f7      	b.n	8006d7e <_printf_i+0x1fe>
 8006d8e:	46c0      	nop			@ (mov r8, r8)
 8006d90:	0800945e 	.word	0x0800945e
 8006d94:	0800946f 	.word	0x0800946f

08006d98 <std>:
 8006d98:	2300      	movs	r3, #0
 8006d9a:	b510      	push	{r4, lr}
 8006d9c:	0004      	movs	r4, r0
 8006d9e:	6003      	str	r3, [r0, #0]
 8006da0:	6043      	str	r3, [r0, #4]
 8006da2:	6083      	str	r3, [r0, #8]
 8006da4:	8181      	strh	r1, [r0, #12]
 8006da6:	6643      	str	r3, [r0, #100]	@ 0x64
 8006da8:	81c2      	strh	r2, [r0, #14]
 8006daa:	6103      	str	r3, [r0, #16]
 8006dac:	6143      	str	r3, [r0, #20]
 8006dae:	6183      	str	r3, [r0, #24]
 8006db0:	0019      	movs	r1, r3
 8006db2:	2208      	movs	r2, #8
 8006db4:	305c      	adds	r0, #92	@ 0x5c
 8006db6:	f000 f921 	bl	8006ffc <memset>
 8006dba:	4b0b      	ldr	r3, [pc, #44]	@ (8006de8 <std+0x50>)
 8006dbc:	6224      	str	r4, [r4, #32]
 8006dbe:	6263      	str	r3, [r4, #36]	@ 0x24
 8006dc0:	4b0a      	ldr	r3, [pc, #40]	@ (8006dec <std+0x54>)
 8006dc2:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006dc4:	4b0a      	ldr	r3, [pc, #40]	@ (8006df0 <std+0x58>)
 8006dc6:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006dc8:	4b0a      	ldr	r3, [pc, #40]	@ (8006df4 <std+0x5c>)
 8006dca:	6323      	str	r3, [r4, #48]	@ 0x30
 8006dcc:	4b0a      	ldr	r3, [pc, #40]	@ (8006df8 <std+0x60>)
 8006dce:	429c      	cmp	r4, r3
 8006dd0:	d005      	beq.n	8006dde <std+0x46>
 8006dd2:	4b0a      	ldr	r3, [pc, #40]	@ (8006dfc <std+0x64>)
 8006dd4:	429c      	cmp	r4, r3
 8006dd6:	d002      	beq.n	8006dde <std+0x46>
 8006dd8:	4b09      	ldr	r3, [pc, #36]	@ (8006e00 <std+0x68>)
 8006dda:	429c      	cmp	r4, r3
 8006ddc:	d103      	bne.n	8006de6 <std+0x4e>
 8006dde:	0020      	movs	r0, r4
 8006de0:	3058      	adds	r0, #88	@ 0x58
 8006de2:	f000 f98f 	bl	8007104 <__retarget_lock_init_recursive>
 8006de6:	bd10      	pop	{r4, pc}
 8006de8:	08006f65 	.word	0x08006f65
 8006dec:	08006f8d 	.word	0x08006f8d
 8006df0:	08006fc5 	.word	0x08006fc5
 8006df4:	08006ff1 	.word	0x08006ff1
 8006df8:	2000036c 	.word	0x2000036c
 8006dfc:	200003d4 	.word	0x200003d4
 8006e00:	2000043c 	.word	0x2000043c

08006e04 <stdio_exit_handler>:
 8006e04:	b510      	push	{r4, lr}
 8006e06:	4a03      	ldr	r2, [pc, #12]	@ (8006e14 <stdio_exit_handler+0x10>)
 8006e08:	4903      	ldr	r1, [pc, #12]	@ (8006e18 <stdio_exit_handler+0x14>)
 8006e0a:	4804      	ldr	r0, [pc, #16]	@ (8006e1c <stdio_exit_handler+0x18>)
 8006e0c:	f000 f86c 	bl	8006ee8 <_fwalk_sglue>
 8006e10:	bd10      	pop	{r4, pc}
 8006e12:	46c0      	nop			@ (mov r8, r8)
 8006e14:	2000000c 	.word	0x2000000c
 8006e18:	08008b19 	.word	0x08008b19
 8006e1c:	2000001c 	.word	0x2000001c

08006e20 <cleanup_stdio>:
 8006e20:	6841      	ldr	r1, [r0, #4]
 8006e22:	4b0b      	ldr	r3, [pc, #44]	@ (8006e50 <cleanup_stdio+0x30>)
 8006e24:	b510      	push	{r4, lr}
 8006e26:	0004      	movs	r4, r0
 8006e28:	4299      	cmp	r1, r3
 8006e2a:	d001      	beq.n	8006e30 <cleanup_stdio+0x10>
 8006e2c:	f001 fe74 	bl	8008b18 <_fflush_r>
 8006e30:	68a1      	ldr	r1, [r4, #8]
 8006e32:	4b08      	ldr	r3, [pc, #32]	@ (8006e54 <cleanup_stdio+0x34>)
 8006e34:	4299      	cmp	r1, r3
 8006e36:	d002      	beq.n	8006e3e <cleanup_stdio+0x1e>
 8006e38:	0020      	movs	r0, r4
 8006e3a:	f001 fe6d 	bl	8008b18 <_fflush_r>
 8006e3e:	68e1      	ldr	r1, [r4, #12]
 8006e40:	4b05      	ldr	r3, [pc, #20]	@ (8006e58 <cleanup_stdio+0x38>)
 8006e42:	4299      	cmp	r1, r3
 8006e44:	d002      	beq.n	8006e4c <cleanup_stdio+0x2c>
 8006e46:	0020      	movs	r0, r4
 8006e48:	f001 fe66 	bl	8008b18 <_fflush_r>
 8006e4c:	bd10      	pop	{r4, pc}
 8006e4e:	46c0      	nop			@ (mov r8, r8)
 8006e50:	2000036c 	.word	0x2000036c
 8006e54:	200003d4 	.word	0x200003d4
 8006e58:	2000043c 	.word	0x2000043c

08006e5c <global_stdio_init.part.0>:
 8006e5c:	b510      	push	{r4, lr}
 8006e5e:	4b09      	ldr	r3, [pc, #36]	@ (8006e84 <global_stdio_init.part.0+0x28>)
 8006e60:	4a09      	ldr	r2, [pc, #36]	@ (8006e88 <global_stdio_init.part.0+0x2c>)
 8006e62:	2104      	movs	r1, #4
 8006e64:	601a      	str	r2, [r3, #0]
 8006e66:	4809      	ldr	r0, [pc, #36]	@ (8006e8c <global_stdio_init.part.0+0x30>)
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f7ff ff95 	bl	8006d98 <std>
 8006e6e:	2201      	movs	r2, #1
 8006e70:	2109      	movs	r1, #9
 8006e72:	4807      	ldr	r0, [pc, #28]	@ (8006e90 <global_stdio_init.part.0+0x34>)
 8006e74:	f7ff ff90 	bl	8006d98 <std>
 8006e78:	2202      	movs	r2, #2
 8006e7a:	2112      	movs	r1, #18
 8006e7c:	4805      	ldr	r0, [pc, #20]	@ (8006e94 <global_stdio_init.part.0+0x38>)
 8006e7e:	f7ff ff8b 	bl	8006d98 <std>
 8006e82:	bd10      	pop	{r4, pc}
 8006e84:	200004a4 	.word	0x200004a4
 8006e88:	08006e05 	.word	0x08006e05
 8006e8c:	2000036c 	.word	0x2000036c
 8006e90:	200003d4 	.word	0x200003d4
 8006e94:	2000043c 	.word	0x2000043c

08006e98 <__sfp_lock_acquire>:
 8006e98:	b510      	push	{r4, lr}
 8006e9a:	4802      	ldr	r0, [pc, #8]	@ (8006ea4 <__sfp_lock_acquire+0xc>)
 8006e9c:	f000 f933 	bl	8007106 <__retarget_lock_acquire_recursive>
 8006ea0:	bd10      	pop	{r4, pc}
 8006ea2:	46c0      	nop			@ (mov r8, r8)
 8006ea4:	200004ad 	.word	0x200004ad

08006ea8 <__sfp_lock_release>:
 8006ea8:	b510      	push	{r4, lr}
 8006eaa:	4802      	ldr	r0, [pc, #8]	@ (8006eb4 <__sfp_lock_release+0xc>)
 8006eac:	f000 f92c 	bl	8007108 <__retarget_lock_release_recursive>
 8006eb0:	bd10      	pop	{r4, pc}
 8006eb2:	46c0      	nop			@ (mov r8, r8)
 8006eb4:	200004ad 	.word	0x200004ad

08006eb8 <__sinit>:
 8006eb8:	b510      	push	{r4, lr}
 8006eba:	0004      	movs	r4, r0
 8006ebc:	f7ff ffec 	bl	8006e98 <__sfp_lock_acquire>
 8006ec0:	6a23      	ldr	r3, [r4, #32]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d002      	beq.n	8006ecc <__sinit+0x14>
 8006ec6:	f7ff ffef 	bl	8006ea8 <__sfp_lock_release>
 8006eca:	bd10      	pop	{r4, pc}
 8006ecc:	4b04      	ldr	r3, [pc, #16]	@ (8006ee0 <__sinit+0x28>)
 8006ece:	6223      	str	r3, [r4, #32]
 8006ed0:	4b04      	ldr	r3, [pc, #16]	@ (8006ee4 <__sinit+0x2c>)
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d1f6      	bne.n	8006ec6 <__sinit+0xe>
 8006ed8:	f7ff ffc0 	bl	8006e5c <global_stdio_init.part.0>
 8006edc:	e7f3      	b.n	8006ec6 <__sinit+0xe>
 8006ede:	46c0      	nop			@ (mov r8, r8)
 8006ee0:	08006e21 	.word	0x08006e21
 8006ee4:	200004a4 	.word	0x200004a4

08006ee8 <_fwalk_sglue>:
 8006ee8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006eea:	0014      	movs	r4, r2
 8006eec:	2600      	movs	r6, #0
 8006eee:	9000      	str	r0, [sp, #0]
 8006ef0:	9101      	str	r1, [sp, #4]
 8006ef2:	68a5      	ldr	r5, [r4, #8]
 8006ef4:	6867      	ldr	r7, [r4, #4]
 8006ef6:	3f01      	subs	r7, #1
 8006ef8:	d504      	bpl.n	8006f04 <_fwalk_sglue+0x1c>
 8006efa:	6824      	ldr	r4, [r4, #0]
 8006efc:	2c00      	cmp	r4, #0
 8006efe:	d1f8      	bne.n	8006ef2 <_fwalk_sglue+0xa>
 8006f00:	0030      	movs	r0, r6
 8006f02:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8006f04:	89ab      	ldrh	r3, [r5, #12]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d908      	bls.n	8006f1c <_fwalk_sglue+0x34>
 8006f0a:	220e      	movs	r2, #14
 8006f0c:	5eab      	ldrsh	r3, [r5, r2]
 8006f0e:	3301      	adds	r3, #1
 8006f10:	d004      	beq.n	8006f1c <_fwalk_sglue+0x34>
 8006f12:	0029      	movs	r1, r5
 8006f14:	9800      	ldr	r0, [sp, #0]
 8006f16:	9b01      	ldr	r3, [sp, #4]
 8006f18:	4798      	blx	r3
 8006f1a:	4306      	orrs	r6, r0
 8006f1c:	3568      	adds	r5, #104	@ 0x68
 8006f1e:	e7ea      	b.n	8006ef6 <_fwalk_sglue+0xe>

08006f20 <siprintf>:
 8006f20:	b40e      	push	{r1, r2, r3}
 8006f22:	b510      	push	{r4, lr}
 8006f24:	2400      	movs	r4, #0
 8006f26:	490c      	ldr	r1, [pc, #48]	@ (8006f58 <siprintf+0x38>)
 8006f28:	b09d      	sub	sp, #116	@ 0x74
 8006f2a:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006f2c:	9002      	str	r0, [sp, #8]
 8006f2e:	9006      	str	r0, [sp, #24]
 8006f30:	9107      	str	r1, [sp, #28]
 8006f32:	9104      	str	r1, [sp, #16]
 8006f34:	4809      	ldr	r0, [pc, #36]	@ (8006f5c <siprintf+0x3c>)
 8006f36:	490a      	ldr	r1, [pc, #40]	@ (8006f60 <siprintf+0x40>)
 8006f38:	cb04      	ldmia	r3!, {r2}
 8006f3a:	9105      	str	r1, [sp, #20]
 8006f3c:	6800      	ldr	r0, [r0, #0]
 8006f3e:	a902      	add	r1, sp, #8
 8006f40:	9301      	str	r3, [sp, #4]
 8006f42:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006f44:	f001 fc64 	bl	8008810 <_svfiprintf_r>
 8006f48:	9b02      	ldr	r3, [sp, #8]
 8006f4a:	701c      	strb	r4, [r3, #0]
 8006f4c:	b01d      	add	sp, #116	@ 0x74
 8006f4e:	bc10      	pop	{r4}
 8006f50:	bc08      	pop	{r3}
 8006f52:	b003      	add	sp, #12
 8006f54:	4718      	bx	r3
 8006f56:	46c0      	nop			@ (mov r8, r8)
 8006f58:	7fffffff 	.word	0x7fffffff
 8006f5c:	20000018 	.word	0x20000018
 8006f60:	ffff0208 	.word	0xffff0208

08006f64 <__sread>:
 8006f64:	b570      	push	{r4, r5, r6, lr}
 8006f66:	000c      	movs	r4, r1
 8006f68:	250e      	movs	r5, #14
 8006f6a:	5f49      	ldrsh	r1, [r1, r5]
 8006f6c:	f000 f878 	bl	8007060 <_read_r>
 8006f70:	2800      	cmp	r0, #0
 8006f72:	db03      	blt.n	8006f7c <__sread+0x18>
 8006f74:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8006f76:	181b      	adds	r3, r3, r0
 8006f78:	6563      	str	r3, [r4, #84]	@ 0x54
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}
 8006f7c:	89a3      	ldrh	r3, [r4, #12]
 8006f7e:	4a02      	ldr	r2, [pc, #8]	@ (8006f88 <__sread+0x24>)
 8006f80:	4013      	ands	r3, r2
 8006f82:	81a3      	strh	r3, [r4, #12]
 8006f84:	e7f9      	b.n	8006f7a <__sread+0x16>
 8006f86:	46c0      	nop			@ (mov r8, r8)
 8006f88:	ffffefff 	.word	0xffffefff

08006f8c <__swrite>:
 8006f8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f8e:	001f      	movs	r7, r3
 8006f90:	898b      	ldrh	r3, [r1, #12]
 8006f92:	0005      	movs	r5, r0
 8006f94:	000c      	movs	r4, r1
 8006f96:	0016      	movs	r6, r2
 8006f98:	05db      	lsls	r3, r3, #23
 8006f9a:	d505      	bpl.n	8006fa8 <__swrite+0x1c>
 8006f9c:	230e      	movs	r3, #14
 8006f9e:	5ec9      	ldrsh	r1, [r1, r3]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2302      	movs	r3, #2
 8006fa4:	f000 f848 	bl	8007038 <_lseek_r>
 8006fa8:	89a3      	ldrh	r3, [r4, #12]
 8006faa:	4a05      	ldr	r2, [pc, #20]	@ (8006fc0 <__swrite+0x34>)
 8006fac:	0028      	movs	r0, r5
 8006fae:	4013      	ands	r3, r2
 8006fb0:	81a3      	strh	r3, [r4, #12]
 8006fb2:	0032      	movs	r2, r6
 8006fb4:	230e      	movs	r3, #14
 8006fb6:	5ee1      	ldrsh	r1, [r4, r3]
 8006fb8:	003b      	movs	r3, r7
 8006fba:	f000 f865 	bl	8007088 <_write_r>
 8006fbe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006fc0:	ffffefff 	.word	0xffffefff

08006fc4 <__sseek>:
 8006fc4:	b570      	push	{r4, r5, r6, lr}
 8006fc6:	000c      	movs	r4, r1
 8006fc8:	250e      	movs	r5, #14
 8006fca:	5f49      	ldrsh	r1, [r1, r5]
 8006fcc:	f000 f834 	bl	8007038 <_lseek_r>
 8006fd0:	89a3      	ldrh	r3, [r4, #12]
 8006fd2:	1c42      	adds	r2, r0, #1
 8006fd4:	d103      	bne.n	8006fde <__sseek+0x1a>
 8006fd6:	4a05      	ldr	r2, [pc, #20]	@ (8006fec <__sseek+0x28>)
 8006fd8:	4013      	ands	r3, r2
 8006fda:	81a3      	strh	r3, [r4, #12]
 8006fdc:	bd70      	pop	{r4, r5, r6, pc}
 8006fde:	2280      	movs	r2, #128	@ 0x80
 8006fe0:	0152      	lsls	r2, r2, #5
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	81a3      	strh	r3, [r4, #12]
 8006fe6:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fe8:	e7f8      	b.n	8006fdc <__sseek+0x18>
 8006fea:	46c0      	nop			@ (mov r8, r8)
 8006fec:	ffffefff 	.word	0xffffefff

08006ff0 <__sclose>:
 8006ff0:	b510      	push	{r4, lr}
 8006ff2:	230e      	movs	r3, #14
 8006ff4:	5ec9      	ldrsh	r1, [r1, r3]
 8006ff6:	f000 f80d 	bl	8007014 <_close_r>
 8006ffa:	bd10      	pop	{r4, pc}

08006ffc <memset>:
 8006ffc:	0003      	movs	r3, r0
 8006ffe:	1882      	adds	r2, r0, r2
 8007000:	4293      	cmp	r3, r2
 8007002:	d100      	bne.n	8007006 <memset+0xa>
 8007004:	4770      	bx	lr
 8007006:	7019      	strb	r1, [r3, #0]
 8007008:	3301      	adds	r3, #1
 800700a:	e7f9      	b.n	8007000 <memset+0x4>

0800700c <_localeconv_r>:
 800700c:	4800      	ldr	r0, [pc, #0]	@ (8007010 <_localeconv_r+0x4>)
 800700e:	4770      	bx	lr
 8007010:	20000158 	.word	0x20000158

08007014 <_close_r>:
 8007014:	2300      	movs	r3, #0
 8007016:	b570      	push	{r4, r5, r6, lr}
 8007018:	4d06      	ldr	r5, [pc, #24]	@ (8007034 <_close_r+0x20>)
 800701a:	0004      	movs	r4, r0
 800701c:	0008      	movs	r0, r1
 800701e:	602b      	str	r3, [r5, #0]
 8007020:	f7fc fad5 	bl	80035ce <_close>
 8007024:	1c43      	adds	r3, r0, #1
 8007026:	d103      	bne.n	8007030 <_close_r+0x1c>
 8007028:	682b      	ldr	r3, [r5, #0]
 800702a:	2b00      	cmp	r3, #0
 800702c:	d000      	beq.n	8007030 <_close_r+0x1c>
 800702e:	6023      	str	r3, [r4, #0]
 8007030:	bd70      	pop	{r4, r5, r6, pc}
 8007032:	46c0      	nop			@ (mov r8, r8)
 8007034:	200004a8 	.word	0x200004a8

08007038 <_lseek_r>:
 8007038:	b570      	push	{r4, r5, r6, lr}
 800703a:	0004      	movs	r4, r0
 800703c:	0008      	movs	r0, r1
 800703e:	0011      	movs	r1, r2
 8007040:	001a      	movs	r2, r3
 8007042:	2300      	movs	r3, #0
 8007044:	4d05      	ldr	r5, [pc, #20]	@ (800705c <_lseek_r+0x24>)
 8007046:	602b      	str	r3, [r5, #0]
 8007048:	f7fc fae2 	bl	8003610 <_lseek>
 800704c:	1c43      	adds	r3, r0, #1
 800704e:	d103      	bne.n	8007058 <_lseek_r+0x20>
 8007050:	682b      	ldr	r3, [r5, #0]
 8007052:	2b00      	cmp	r3, #0
 8007054:	d000      	beq.n	8007058 <_lseek_r+0x20>
 8007056:	6023      	str	r3, [r4, #0]
 8007058:	bd70      	pop	{r4, r5, r6, pc}
 800705a:	46c0      	nop			@ (mov r8, r8)
 800705c:	200004a8 	.word	0x200004a8

08007060 <_read_r>:
 8007060:	b570      	push	{r4, r5, r6, lr}
 8007062:	0004      	movs	r4, r0
 8007064:	0008      	movs	r0, r1
 8007066:	0011      	movs	r1, r2
 8007068:	001a      	movs	r2, r3
 800706a:	2300      	movs	r3, #0
 800706c:	4d05      	ldr	r5, [pc, #20]	@ (8007084 <_read_r+0x24>)
 800706e:	602b      	str	r3, [r5, #0]
 8007070:	f7fc fa74 	bl	800355c <_read>
 8007074:	1c43      	adds	r3, r0, #1
 8007076:	d103      	bne.n	8007080 <_read_r+0x20>
 8007078:	682b      	ldr	r3, [r5, #0]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d000      	beq.n	8007080 <_read_r+0x20>
 800707e:	6023      	str	r3, [r4, #0]
 8007080:	bd70      	pop	{r4, r5, r6, pc}
 8007082:	46c0      	nop			@ (mov r8, r8)
 8007084:	200004a8 	.word	0x200004a8

08007088 <_write_r>:
 8007088:	b570      	push	{r4, r5, r6, lr}
 800708a:	0004      	movs	r4, r0
 800708c:	0008      	movs	r0, r1
 800708e:	0011      	movs	r1, r2
 8007090:	001a      	movs	r2, r3
 8007092:	2300      	movs	r3, #0
 8007094:	4d05      	ldr	r5, [pc, #20]	@ (80070ac <_write_r+0x24>)
 8007096:	602b      	str	r3, [r5, #0]
 8007098:	f7fc fa7d 	bl	8003596 <_write>
 800709c:	1c43      	adds	r3, r0, #1
 800709e:	d103      	bne.n	80070a8 <_write_r+0x20>
 80070a0:	682b      	ldr	r3, [r5, #0]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d000      	beq.n	80070a8 <_write_r+0x20>
 80070a6:	6023      	str	r3, [r4, #0]
 80070a8:	bd70      	pop	{r4, r5, r6, pc}
 80070aa:	46c0      	nop			@ (mov r8, r8)
 80070ac:	200004a8 	.word	0x200004a8

080070b0 <__errno>:
 80070b0:	4b01      	ldr	r3, [pc, #4]	@ (80070b8 <__errno+0x8>)
 80070b2:	6818      	ldr	r0, [r3, #0]
 80070b4:	4770      	bx	lr
 80070b6:	46c0      	nop			@ (mov r8, r8)
 80070b8:	20000018 	.word	0x20000018

080070bc <__libc_init_array>:
 80070bc:	b570      	push	{r4, r5, r6, lr}
 80070be:	2600      	movs	r6, #0
 80070c0:	4c0c      	ldr	r4, [pc, #48]	@ (80070f4 <__libc_init_array+0x38>)
 80070c2:	4d0d      	ldr	r5, [pc, #52]	@ (80070f8 <__libc_init_array+0x3c>)
 80070c4:	1b64      	subs	r4, r4, r5
 80070c6:	10a4      	asrs	r4, r4, #2
 80070c8:	42a6      	cmp	r6, r4
 80070ca:	d109      	bne.n	80070e0 <__libc_init_array+0x24>
 80070cc:	2600      	movs	r6, #0
 80070ce:	f002 f8f3 	bl	80092b8 <_init>
 80070d2:	4c0a      	ldr	r4, [pc, #40]	@ (80070fc <__libc_init_array+0x40>)
 80070d4:	4d0a      	ldr	r5, [pc, #40]	@ (8007100 <__libc_init_array+0x44>)
 80070d6:	1b64      	subs	r4, r4, r5
 80070d8:	10a4      	asrs	r4, r4, #2
 80070da:	42a6      	cmp	r6, r4
 80070dc:	d105      	bne.n	80070ea <__libc_init_array+0x2e>
 80070de:	bd70      	pop	{r4, r5, r6, pc}
 80070e0:	00b3      	lsls	r3, r6, #2
 80070e2:	58eb      	ldr	r3, [r5, r3]
 80070e4:	4798      	blx	r3
 80070e6:	3601      	adds	r6, #1
 80070e8:	e7ee      	b.n	80070c8 <__libc_init_array+0xc>
 80070ea:	00b3      	lsls	r3, r6, #2
 80070ec:	58eb      	ldr	r3, [r5, r3]
 80070ee:	4798      	blx	r3
 80070f0:	3601      	adds	r6, #1
 80070f2:	e7f2      	b.n	80070da <__libc_init_array+0x1e>
 80070f4:	080097cc 	.word	0x080097cc
 80070f8:	080097cc 	.word	0x080097cc
 80070fc:	080097d0 	.word	0x080097d0
 8007100:	080097cc 	.word	0x080097cc

08007104 <__retarget_lock_init_recursive>:
 8007104:	4770      	bx	lr

08007106 <__retarget_lock_acquire_recursive>:
 8007106:	4770      	bx	lr

08007108 <__retarget_lock_release_recursive>:
 8007108:	4770      	bx	lr

0800710a <memchr>:
 800710a:	b2c9      	uxtb	r1, r1
 800710c:	1882      	adds	r2, r0, r2
 800710e:	4290      	cmp	r0, r2
 8007110:	d101      	bne.n	8007116 <memchr+0xc>
 8007112:	2000      	movs	r0, #0
 8007114:	4770      	bx	lr
 8007116:	7803      	ldrb	r3, [r0, #0]
 8007118:	428b      	cmp	r3, r1
 800711a:	d0fb      	beq.n	8007114 <memchr+0xa>
 800711c:	3001      	adds	r0, #1
 800711e:	e7f6      	b.n	800710e <memchr+0x4>

08007120 <quorem>:
 8007120:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007122:	6903      	ldr	r3, [r0, #16]
 8007124:	690c      	ldr	r4, [r1, #16]
 8007126:	b089      	sub	sp, #36	@ 0x24
 8007128:	9003      	str	r0, [sp, #12]
 800712a:	9106      	str	r1, [sp, #24]
 800712c:	2000      	movs	r0, #0
 800712e:	42a3      	cmp	r3, r4
 8007130:	db63      	blt.n	80071fa <quorem+0xda>
 8007132:	000b      	movs	r3, r1
 8007134:	3c01      	subs	r4, #1
 8007136:	3314      	adds	r3, #20
 8007138:	00a5      	lsls	r5, r4, #2
 800713a:	9304      	str	r3, [sp, #16]
 800713c:	195b      	adds	r3, r3, r5
 800713e:	9305      	str	r3, [sp, #20]
 8007140:	9b03      	ldr	r3, [sp, #12]
 8007142:	3314      	adds	r3, #20
 8007144:	9301      	str	r3, [sp, #4]
 8007146:	195d      	adds	r5, r3, r5
 8007148:	9b05      	ldr	r3, [sp, #20]
 800714a:	682f      	ldr	r7, [r5, #0]
 800714c:	681e      	ldr	r6, [r3, #0]
 800714e:	0038      	movs	r0, r7
 8007150:	3601      	adds	r6, #1
 8007152:	0031      	movs	r1, r6
 8007154:	f7f8 fff2 	bl	800013c <__udivsi3>
 8007158:	9002      	str	r0, [sp, #8]
 800715a:	42b7      	cmp	r7, r6
 800715c:	d327      	bcc.n	80071ae <quorem+0x8e>
 800715e:	9b04      	ldr	r3, [sp, #16]
 8007160:	2700      	movs	r7, #0
 8007162:	469c      	mov	ip, r3
 8007164:	9e01      	ldr	r6, [sp, #4]
 8007166:	9707      	str	r7, [sp, #28]
 8007168:	4662      	mov	r2, ip
 800716a:	ca08      	ldmia	r2!, {r3}
 800716c:	6830      	ldr	r0, [r6, #0]
 800716e:	4694      	mov	ip, r2
 8007170:	9a02      	ldr	r2, [sp, #8]
 8007172:	b299      	uxth	r1, r3
 8007174:	4351      	muls	r1, r2
 8007176:	0c1b      	lsrs	r3, r3, #16
 8007178:	4353      	muls	r3, r2
 800717a:	19c9      	adds	r1, r1, r7
 800717c:	0c0a      	lsrs	r2, r1, #16
 800717e:	189b      	adds	r3, r3, r2
 8007180:	b289      	uxth	r1, r1
 8007182:	b282      	uxth	r2, r0
 8007184:	1a52      	subs	r2, r2, r1
 8007186:	9907      	ldr	r1, [sp, #28]
 8007188:	0c1f      	lsrs	r7, r3, #16
 800718a:	1852      	adds	r2, r2, r1
 800718c:	0c00      	lsrs	r0, r0, #16
 800718e:	b29b      	uxth	r3, r3
 8007190:	1411      	asrs	r1, r2, #16
 8007192:	1ac3      	subs	r3, r0, r3
 8007194:	185b      	adds	r3, r3, r1
 8007196:	1419      	asrs	r1, r3, #16
 8007198:	b292      	uxth	r2, r2
 800719a:	041b      	lsls	r3, r3, #16
 800719c:	431a      	orrs	r2, r3
 800719e:	9b05      	ldr	r3, [sp, #20]
 80071a0:	9107      	str	r1, [sp, #28]
 80071a2:	c604      	stmia	r6!, {r2}
 80071a4:	4563      	cmp	r3, ip
 80071a6:	d2df      	bcs.n	8007168 <quorem+0x48>
 80071a8:	682b      	ldr	r3, [r5, #0]
 80071aa:	2b00      	cmp	r3, #0
 80071ac:	d02b      	beq.n	8007206 <quorem+0xe6>
 80071ae:	9906      	ldr	r1, [sp, #24]
 80071b0:	9803      	ldr	r0, [sp, #12]
 80071b2:	f001 f9b7 	bl	8008524 <__mcmp>
 80071b6:	2800      	cmp	r0, #0
 80071b8:	db1e      	blt.n	80071f8 <quorem+0xd8>
 80071ba:	2600      	movs	r6, #0
 80071bc:	9d01      	ldr	r5, [sp, #4]
 80071be:	9904      	ldr	r1, [sp, #16]
 80071c0:	c901      	ldmia	r1!, {r0}
 80071c2:	682b      	ldr	r3, [r5, #0]
 80071c4:	b287      	uxth	r7, r0
 80071c6:	b29a      	uxth	r2, r3
 80071c8:	1bd2      	subs	r2, r2, r7
 80071ca:	1992      	adds	r2, r2, r6
 80071cc:	0c00      	lsrs	r0, r0, #16
 80071ce:	0c1b      	lsrs	r3, r3, #16
 80071d0:	1a1b      	subs	r3, r3, r0
 80071d2:	1410      	asrs	r0, r2, #16
 80071d4:	181b      	adds	r3, r3, r0
 80071d6:	141e      	asrs	r6, r3, #16
 80071d8:	b292      	uxth	r2, r2
 80071da:	041b      	lsls	r3, r3, #16
 80071dc:	431a      	orrs	r2, r3
 80071de:	9b05      	ldr	r3, [sp, #20]
 80071e0:	c504      	stmia	r5!, {r2}
 80071e2:	428b      	cmp	r3, r1
 80071e4:	d2ec      	bcs.n	80071c0 <quorem+0xa0>
 80071e6:	9a01      	ldr	r2, [sp, #4]
 80071e8:	00a3      	lsls	r3, r4, #2
 80071ea:	18d3      	adds	r3, r2, r3
 80071ec:	681a      	ldr	r2, [r3, #0]
 80071ee:	2a00      	cmp	r2, #0
 80071f0:	d014      	beq.n	800721c <quorem+0xfc>
 80071f2:	9b02      	ldr	r3, [sp, #8]
 80071f4:	3301      	adds	r3, #1
 80071f6:	9302      	str	r3, [sp, #8]
 80071f8:	9802      	ldr	r0, [sp, #8]
 80071fa:	b009      	add	sp, #36	@ 0x24
 80071fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80071fe:	682b      	ldr	r3, [r5, #0]
 8007200:	2b00      	cmp	r3, #0
 8007202:	d104      	bne.n	800720e <quorem+0xee>
 8007204:	3c01      	subs	r4, #1
 8007206:	9b01      	ldr	r3, [sp, #4]
 8007208:	3d04      	subs	r5, #4
 800720a:	42ab      	cmp	r3, r5
 800720c:	d3f7      	bcc.n	80071fe <quorem+0xde>
 800720e:	9b03      	ldr	r3, [sp, #12]
 8007210:	611c      	str	r4, [r3, #16]
 8007212:	e7cc      	b.n	80071ae <quorem+0x8e>
 8007214:	681a      	ldr	r2, [r3, #0]
 8007216:	2a00      	cmp	r2, #0
 8007218:	d104      	bne.n	8007224 <quorem+0x104>
 800721a:	3c01      	subs	r4, #1
 800721c:	9a01      	ldr	r2, [sp, #4]
 800721e:	3b04      	subs	r3, #4
 8007220:	429a      	cmp	r2, r3
 8007222:	d3f7      	bcc.n	8007214 <quorem+0xf4>
 8007224:	9b03      	ldr	r3, [sp, #12]
 8007226:	611c      	str	r4, [r3, #16]
 8007228:	e7e3      	b.n	80071f2 <quorem+0xd2>
	...

0800722c <_dtoa_r>:
 800722c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800722e:	0014      	movs	r4, r2
 8007230:	001d      	movs	r5, r3
 8007232:	69c6      	ldr	r6, [r0, #28]
 8007234:	b09d      	sub	sp, #116	@ 0x74
 8007236:	940a      	str	r4, [sp, #40]	@ 0x28
 8007238:	950b      	str	r5, [sp, #44]	@ 0x2c
 800723a:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 800723c:	9003      	str	r0, [sp, #12]
 800723e:	2e00      	cmp	r6, #0
 8007240:	d10f      	bne.n	8007262 <_dtoa_r+0x36>
 8007242:	2010      	movs	r0, #16
 8007244:	f000 fe2c 	bl	8007ea0 <malloc>
 8007248:	9b03      	ldr	r3, [sp, #12]
 800724a:	1e02      	subs	r2, r0, #0
 800724c:	61d8      	str	r0, [r3, #28]
 800724e:	d104      	bne.n	800725a <_dtoa_r+0x2e>
 8007250:	21ef      	movs	r1, #239	@ 0xef
 8007252:	4bc7      	ldr	r3, [pc, #796]	@ (8007570 <_dtoa_r+0x344>)
 8007254:	48c7      	ldr	r0, [pc, #796]	@ (8007574 <_dtoa_r+0x348>)
 8007256:	f001 fcb9 	bl	8008bcc <__assert_func>
 800725a:	6046      	str	r6, [r0, #4]
 800725c:	6086      	str	r6, [r0, #8]
 800725e:	6006      	str	r6, [r0, #0]
 8007260:	60c6      	str	r6, [r0, #12]
 8007262:	9b03      	ldr	r3, [sp, #12]
 8007264:	69db      	ldr	r3, [r3, #28]
 8007266:	6819      	ldr	r1, [r3, #0]
 8007268:	2900      	cmp	r1, #0
 800726a:	d00b      	beq.n	8007284 <_dtoa_r+0x58>
 800726c:	685a      	ldr	r2, [r3, #4]
 800726e:	2301      	movs	r3, #1
 8007270:	4093      	lsls	r3, r2
 8007272:	604a      	str	r2, [r1, #4]
 8007274:	608b      	str	r3, [r1, #8]
 8007276:	9803      	ldr	r0, [sp, #12]
 8007278:	f000 ff12 	bl	80080a0 <_Bfree>
 800727c:	2200      	movs	r2, #0
 800727e:	9b03      	ldr	r3, [sp, #12]
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	601a      	str	r2, [r3, #0]
 8007284:	2d00      	cmp	r5, #0
 8007286:	da1e      	bge.n	80072c6 <_dtoa_r+0x9a>
 8007288:	2301      	movs	r3, #1
 800728a:	603b      	str	r3, [r7, #0]
 800728c:	006b      	lsls	r3, r5, #1
 800728e:	085b      	lsrs	r3, r3, #1
 8007290:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007292:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007294:	4bb8      	ldr	r3, [pc, #736]	@ (8007578 <_dtoa_r+0x34c>)
 8007296:	4ab8      	ldr	r2, [pc, #736]	@ (8007578 <_dtoa_r+0x34c>)
 8007298:	403b      	ands	r3, r7
 800729a:	4293      	cmp	r3, r2
 800729c:	d116      	bne.n	80072cc <_dtoa_r+0xa0>
 800729e:	4bb7      	ldr	r3, [pc, #732]	@ (800757c <_dtoa_r+0x350>)
 80072a0:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80072a2:	6013      	str	r3, [r2, #0]
 80072a4:	033b      	lsls	r3, r7, #12
 80072a6:	0b1b      	lsrs	r3, r3, #12
 80072a8:	4323      	orrs	r3, r4
 80072aa:	d101      	bne.n	80072b0 <_dtoa_r+0x84>
 80072ac:	f000 fd80 	bl	8007db0 <_dtoa_r+0xb84>
 80072b0:	4bb3      	ldr	r3, [pc, #716]	@ (8007580 <_dtoa_r+0x354>)
 80072b2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80072b4:	9308      	str	r3, [sp, #32]
 80072b6:	2a00      	cmp	r2, #0
 80072b8:	d002      	beq.n	80072c0 <_dtoa_r+0x94>
 80072ba:	4bb2      	ldr	r3, [pc, #712]	@ (8007584 <_dtoa_r+0x358>)
 80072bc:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80072be:	6013      	str	r3, [r2, #0]
 80072c0:	9808      	ldr	r0, [sp, #32]
 80072c2:	b01d      	add	sp, #116	@ 0x74
 80072c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072c6:	2300      	movs	r3, #0
 80072c8:	603b      	str	r3, [r7, #0]
 80072ca:	e7e2      	b.n	8007292 <_dtoa_r+0x66>
 80072cc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80072ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80072d0:	9212      	str	r2, [sp, #72]	@ 0x48
 80072d2:	9313      	str	r3, [sp, #76]	@ 0x4c
 80072d4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80072d6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80072d8:	2200      	movs	r2, #0
 80072da:	2300      	movs	r3, #0
 80072dc:	f7f9 f8b4 	bl	8000448 <__aeabi_dcmpeq>
 80072e0:	1e06      	subs	r6, r0, #0
 80072e2:	d00b      	beq.n	80072fc <_dtoa_r+0xd0>
 80072e4:	2301      	movs	r3, #1
 80072e6:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80072e8:	6013      	str	r3, [r2, #0]
 80072ea:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d002      	beq.n	80072f6 <_dtoa_r+0xca>
 80072f0:	4ba5      	ldr	r3, [pc, #660]	@ (8007588 <_dtoa_r+0x35c>)
 80072f2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80072f4:	6013      	str	r3, [r2, #0]
 80072f6:	4ba5      	ldr	r3, [pc, #660]	@ (800758c <_dtoa_r+0x360>)
 80072f8:	9308      	str	r3, [sp, #32]
 80072fa:	e7e1      	b.n	80072c0 <_dtoa_r+0x94>
 80072fc:	ab1a      	add	r3, sp, #104	@ 0x68
 80072fe:	9301      	str	r3, [sp, #4]
 8007300:	ab1b      	add	r3, sp, #108	@ 0x6c
 8007302:	9300      	str	r3, [sp, #0]
 8007304:	9803      	ldr	r0, [sp, #12]
 8007306:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007308:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800730a:	f001 f9c1 	bl	8008690 <__d2b>
 800730e:	007a      	lsls	r2, r7, #1
 8007310:	9005      	str	r0, [sp, #20]
 8007312:	0d52      	lsrs	r2, r2, #21
 8007314:	d100      	bne.n	8007318 <_dtoa_r+0xec>
 8007316:	e07b      	b.n	8007410 <_dtoa_r+0x1e4>
 8007318:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800731a:	9618      	str	r6, [sp, #96]	@ 0x60
 800731c:	0319      	lsls	r1, r3, #12
 800731e:	4b9c      	ldr	r3, [pc, #624]	@ (8007590 <_dtoa_r+0x364>)
 8007320:	0b09      	lsrs	r1, r1, #12
 8007322:	430b      	orrs	r3, r1
 8007324:	499b      	ldr	r1, [pc, #620]	@ (8007594 <_dtoa_r+0x368>)
 8007326:	1857      	adds	r7, r2, r1
 8007328:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800732a:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800732c:	0019      	movs	r1, r3
 800732e:	2200      	movs	r2, #0
 8007330:	4b99      	ldr	r3, [pc, #612]	@ (8007598 <_dtoa_r+0x36c>)
 8007332:	f7fa fe35 	bl	8001fa0 <__aeabi_dsub>
 8007336:	4a99      	ldr	r2, [pc, #612]	@ (800759c <_dtoa_r+0x370>)
 8007338:	4b99      	ldr	r3, [pc, #612]	@ (80075a0 <_dtoa_r+0x374>)
 800733a:	f7fa fb4b 	bl	80019d4 <__aeabi_dmul>
 800733e:	4a99      	ldr	r2, [pc, #612]	@ (80075a4 <_dtoa_r+0x378>)
 8007340:	4b99      	ldr	r3, [pc, #612]	@ (80075a8 <_dtoa_r+0x37c>)
 8007342:	f7f9 fb47 	bl	80009d4 <__aeabi_dadd>
 8007346:	0004      	movs	r4, r0
 8007348:	0038      	movs	r0, r7
 800734a:	000d      	movs	r5, r1
 800734c:	f7fb fa90 	bl	8002870 <__aeabi_i2d>
 8007350:	4a96      	ldr	r2, [pc, #600]	@ (80075ac <_dtoa_r+0x380>)
 8007352:	4b97      	ldr	r3, [pc, #604]	@ (80075b0 <_dtoa_r+0x384>)
 8007354:	f7fa fb3e 	bl	80019d4 <__aeabi_dmul>
 8007358:	0002      	movs	r2, r0
 800735a:	000b      	movs	r3, r1
 800735c:	0020      	movs	r0, r4
 800735e:	0029      	movs	r1, r5
 8007360:	f7f9 fb38 	bl	80009d4 <__aeabi_dadd>
 8007364:	0004      	movs	r4, r0
 8007366:	000d      	movs	r5, r1
 8007368:	f7fb fa46 	bl	80027f8 <__aeabi_d2iz>
 800736c:	2200      	movs	r2, #0
 800736e:	9004      	str	r0, [sp, #16]
 8007370:	2300      	movs	r3, #0
 8007372:	0020      	movs	r0, r4
 8007374:	0029      	movs	r1, r5
 8007376:	f7f9 f86d 	bl	8000454 <__aeabi_dcmplt>
 800737a:	2800      	cmp	r0, #0
 800737c:	d00b      	beq.n	8007396 <_dtoa_r+0x16a>
 800737e:	9804      	ldr	r0, [sp, #16]
 8007380:	f7fb fa76 	bl	8002870 <__aeabi_i2d>
 8007384:	002b      	movs	r3, r5
 8007386:	0022      	movs	r2, r4
 8007388:	f7f9 f85e 	bl	8000448 <__aeabi_dcmpeq>
 800738c:	4243      	negs	r3, r0
 800738e:	4158      	adcs	r0, r3
 8007390:	9b04      	ldr	r3, [sp, #16]
 8007392:	1a1b      	subs	r3, r3, r0
 8007394:	9304      	str	r3, [sp, #16]
 8007396:	2301      	movs	r3, #1
 8007398:	9315      	str	r3, [sp, #84]	@ 0x54
 800739a:	9b04      	ldr	r3, [sp, #16]
 800739c:	2b16      	cmp	r3, #22
 800739e:	d810      	bhi.n	80073c2 <_dtoa_r+0x196>
 80073a0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80073a2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80073a4:	9a04      	ldr	r2, [sp, #16]
 80073a6:	4b83      	ldr	r3, [pc, #524]	@ (80075b4 <_dtoa_r+0x388>)
 80073a8:	00d2      	lsls	r2, r2, #3
 80073aa:	189b      	adds	r3, r3, r2
 80073ac:	681a      	ldr	r2, [r3, #0]
 80073ae:	685b      	ldr	r3, [r3, #4]
 80073b0:	f7f9 f850 	bl	8000454 <__aeabi_dcmplt>
 80073b4:	2800      	cmp	r0, #0
 80073b6:	d047      	beq.n	8007448 <_dtoa_r+0x21c>
 80073b8:	9b04      	ldr	r3, [sp, #16]
 80073ba:	3b01      	subs	r3, #1
 80073bc:	9304      	str	r3, [sp, #16]
 80073be:	2300      	movs	r3, #0
 80073c0:	9315      	str	r3, [sp, #84]	@ 0x54
 80073c2:	2200      	movs	r2, #0
 80073c4:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80073c6:	9206      	str	r2, [sp, #24]
 80073c8:	1bdb      	subs	r3, r3, r7
 80073ca:	1e5a      	subs	r2, r3, #1
 80073cc:	d53e      	bpl.n	800744c <_dtoa_r+0x220>
 80073ce:	2201      	movs	r2, #1
 80073d0:	1ad3      	subs	r3, r2, r3
 80073d2:	9306      	str	r3, [sp, #24]
 80073d4:	2300      	movs	r3, #0
 80073d6:	930d      	str	r3, [sp, #52]	@ 0x34
 80073d8:	9b04      	ldr	r3, [sp, #16]
 80073da:	2b00      	cmp	r3, #0
 80073dc:	db38      	blt.n	8007450 <_dtoa_r+0x224>
 80073de:	9a04      	ldr	r2, [sp, #16]
 80073e0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80073e2:	4694      	mov	ip, r2
 80073e4:	4463      	add	r3, ip
 80073e6:	930d      	str	r3, [sp, #52]	@ 0x34
 80073e8:	2300      	movs	r3, #0
 80073ea:	9214      	str	r2, [sp, #80]	@ 0x50
 80073ec:	930f      	str	r3, [sp, #60]	@ 0x3c
 80073ee:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80073f0:	2401      	movs	r4, #1
 80073f2:	2b09      	cmp	r3, #9
 80073f4:	d862      	bhi.n	80074bc <_dtoa_r+0x290>
 80073f6:	2b05      	cmp	r3, #5
 80073f8:	dd02      	ble.n	8007400 <_dtoa_r+0x1d4>
 80073fa:	2400      	movs	r4, #0
 80073fc:	3b04      	subs	r3, #4
 80073fe:	9322      	str	r3, [sp, #136]	@ 0x88
 8007400:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007402:	1e98      	subs	r0, r3, #2
 8007404:	2803      	cmp	r0, #3
 8007406:	d863      	bhi.n	80074d0 <_dtoa_r+0x2a4>
 8007408:	f7f8 fe84 	bl	8000114 <__gnu_thumb1_case_uqi>
 800740c:	2b385654 	.word	0x2b385654
 8007410:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 8007412:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8007414:	18f6      	adds	r6, r6, r3
 8007416:	4b68      	ldr	r3, [pc, #416]	@ (80075b8 <_dtoa_r+0x38c>)
 8007418:	18f2      	adds	r2, r6, r3
 800741a:	2a20      	cmp	r2, #32
 800741c:	dd0f      	ble.n	800743e <_dtoa_r+0x212>
 800741e:	2340      	movs	r3, #64	@ 0x40
 8007420:	1a9b      	subs	r3, r3, r2
 8007422:	409f      	lsls	r7, r3
 8007424:	4b65      	ldr	r3, [pc, #404]	@ (80075bc <_dtoa_r+0x390>)
 8007426:	0038      	movs	r0, r7
 8007428:	18f3      	adds	r3, r6, r3
 800742a:	40dc      	lsrs	r4, r3
 800742c:	4320      	orrs	r0, r4
 800742e:	f7fb fa4d 	bl	80028cc <__aeabi_ui2d>
 8007432:	2201      	movs	r2, #1
 8007434:	4b62      	ldr	r3, [pc, #392]	@ (80075c0 <_dtoa_r+0x394>)
 8007436:	1e77      	subs	r7, r6, #1
 8007438:	18cb      	adds	r3, r1, r3
 800743a:	9218      	str	r2, [sp, #96]	@ 0x60
 800743c:	e776      	b.n	800732c <_dtoa_r+0x100>
 800743e:	2320      	movs	r3, #32
 8007440:	0020      	movs	r0, r4
 8007442:	1a9b      	subs	r3, r3, r2
 8007444:	4098      	lsls	r0, r3
 8007446:	e7f2      	b.n	800742e <_dtoa_r+0x202>
 8007448:	9015      	str	r0, [sp, #84]	@ 0x54
 800744a:	e7ba      	b.n	80073c2 <_dtoa_r+0x196>
 800744c:	920d      	str	r2, [sp, #52]	@ 0x34
 800744e:	e7c3      	b.n	80073d8 <_dtoa_r+0x1ac>
 8007450:	9b06      	ldr	r3, [sp, #24]
 8007452:	9a04      	ldr	r2, [sp, #16]
 8007454:	1a9b      	subs	r3, r3, r2
 8007456:	9306      	str	r3, [sp, #24]
 8007458:	4253      	negs	r3, r2
 800745a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800745c:	2300      	movs	r3, #0
 800745e:	9314      	str	r3, [sp, #80]	@ 0x50
 8007460:	e7c5      	b.n	80073ee <_dtoa_r+0x1c2>
 8007462:	2301      	movs	r3, #1
 8007464:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8007466:	9310      	str	r3, [sp, #64]	@ 0x40
 8007468:	4694      	mov	ip, r2
 800746a:	9b04      	ldr	r3, [sp, #16]
 800746c:	4463      	add	r3, ip
 800746e:	930e      	str	r3, [sp, #56]	@ 0x38
 8007470:	3301      	adds	r3, #1
 8007472:	9309      	str	r3, [sp, #36]	@ 0x24
 8007474:	2b00      	cmp	r3, #0
 8007476:	dc08      	bgt.n	800748a <_dtoa_r+0x25e>
 8007478:	2301      	movs	r3, #1
 800747a:	e006      	b.n	800748a <_dtoa_r+0x25e>
 800747c:	2301      	movs	r3, #1
 800747e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007480:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8007482:	2b00      	cmp	r3, #0
 8007484:	dd28      	ble.n	80074d8 <_dtoa_r+0x2ac>
 8007486:	930e      	str	r3, [sp, #56]	@ 0x38
 8007488:	9309      	str	r3, [sp, #36]	@ 0x24
 800748a:	9a03      	ldr	r2, [sp, #12]
 800748c:	2100      	movs	r1, #0
 800748e:	69d0      	ldr	r0, [r2, #28]
 8007490:	2204      	movs	r2, #4
 8007492:	0015      	movs	r5, r2
 8007494:	3514      	adds	r5, #20
 8007496:	429d      	cmp	r5, r3
 8007498:	d923      	bls.n	80074e2 <_dtoa_r+0x2b6>
 800749a:	6041      	str	r1, [r0, #4]
 800749c:	9803      	ldr	r0, [sp, #12]
 800749e:	f000 fdbb 	bl	8008018 <_Balloc>
 80074a2:	9008      	str	r0, [sp, #32]
 80074a4:	2800      	cmp	r0, #0
 80074a6:	d11f      	bne.n	80074e8 <_dtoa_r+0x2bc>
 80074a8:	21b0      	movs	r1, #176	@ 0xb0
 80074aa:	4b46      	ldr	r3, [pc, #280]	@ (80075c4 <_dtoa_r+0x398>)
 80074ac:	4831      	ldr	r0, [pc, #196]	@ (8007574 <_dtoa_r+0x348>)
 80074ae:	9a08      	ldr	r2, [sp, #32]
 80074b0:	31ff      	adds	r1, #255	@ 0xff
 80074b2:	e6d0      	b.n	8007256 <_dtoa_r+0x2a>
 80074b4:	2300      	movs	r3, #0
 80074b6:	e7e2      	b.n	800747e <_dtoa_r+0x252>
 80074b8:	2300      	movs	r3, #0
 80074ba:	e7d3      	b.n	8007464 <_dtoa_r+0x238>
 80074bc:	2300      	movs	r3, #0
 80074be:	9410      	str	r4, [sp, #64]	@ 0x40
 80074c0:	9322      	str	r3, [sp, #136]	@ 0x88
 80074c2:	3b01      	subs	r3, #1
 80074c4:	2200      	movs	r2, #0
 80074c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80074c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80074ca:	3313      	adds	r3, #19
 80074cc:	9223      	str	r2, [sp, #140]	@ 0x8c
 80074ce:	e7dc      	b.n	800748a <_dtoa_r+0x25e>
 80074d0:	2301      	movs	r3, #1
 80074d2:	9310      	str	r3, [sp, #64]	@ 0x40
 80074d4:	3b02      	subs	r3, #2
 80074d6:	e7f5      	b.n	80074c4 <_dtoa_r+0x298>
 80074d8:	2301      	movs	r3, #1
 80074da:	001a      	movs	r2, r3
 80074dc:	930e      	str	r3, [sp, #56]	@ 0x38
 80074de:	9309      	str	r3, [sp, #36]	@ 0x24
 80074e0:	e7f4      	b.n	80074cc <_dtoa_r+0x2a0>
 80074e2:	3101      	adds	r1, #1
 80074e4:	0052      	lsls	r2, r2, #1
 80074e6:	e7d4      	b.n	8007492 <_dtoa_r+0x266>
 80074e8:	9b03      	ldr	r3, [sp, #12]
 80074ea:	9a08      	ldr	r2, [sp, #32]
 80074ec:	69db      	ldr	r3, [r3, #28]
 80074ee:	601a      	str	r2, [r3, #0]
 80074f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074f2:	2b0e      	cmp	r3, #14
 80074f4:	d900      	bls.n	80074f8 <_dtoa_r+0x2cc>
 80074f6:	e0d6      	b.n	80076a6 <_dtoa_r+0x47a>
 80074f8:	2c00      	cmp	r4, #0
 80074fa:	d100      	bne.n	80074fe <_dtoa_r+0x2d2>
 80074fc:	e0d3      	b.n	80076a6 <_dtoa_r+0x47a>
 80074fe:	9b04      	ldr	r3, [sp, #16]
 8007500:	2b00      	cmp	r3, #0
 8007502:	dd63      	ble.n	80075cc <_dtoa_r+0x3a0>
 8007504:	210f      	movs	r1, #15
 8007506:	9a04      	ldr	r2, [sp, #16]
 8007508:	4b2a      	ldr	r3, [pc, #168]	@ (80075b4 <_dtoa_r+0x388>)
 800750a:	400a      	ands	r2, r1
 800750c:	00d2      	lsls	r2, r2, #3
 800750e:	189b      	adds	r3, r3, r2
 8007510:	681e      	ldr	r6, [r3, #0]
 8007512:	685f      	ldr	r7, [r3, #4]
 8007514:	9b04      	ldr	r3, [sp, #16]
 8007516:	2402      	movs	r4, #2
 8007518:	111d      	asrs	r5, r3, #4
 800751a:	05db      	lsls	r3, r3, #23
 800751c:	d50a      	bpl.n	8007534 <_dtoa_r+0x308>
 800751e:	4b2a      	ldr	r3, [pc, #168]	@ (80075c8 <_dtoa_r+0x39c>)
 8007520:	400d      	ands	r5, r1
 8007522:	6a1a      	ldr	r2, [r3, #32]
 8007524:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007526:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8007528:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 800752a:	f7f9 fe19 	bl	8001160 <__aeabi_ddiv>
 800752e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007530:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007532:	3401      	adds	r4, #1
 8007534:	4b24      	ldr	r3, [pc, #144]	@ (80075c8 <_dtoa_r+0x39c>)
 8007536:	930c      	str	r3, [sp, #48]	@ 0x30
 8007538:	2d00      	cmp	r5, #0
 800753a:	d108      	bne.n	800754e <_dtoa_r+0x322>
 800753c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800753e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007540:	0032      	movs	r2, r6
 8007542:	003b      	movs	r3, r7
 8007544:	f7f9 fe0c 	bl	8001160 <__aeabi_ddiv>
 8007548:	900a      	str	r0, [sp, #40]	@ 0x28
 800754a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800754c:	e059      	b.n	8007602 <_dtoa_r+0x3d6>
 800754e:	2301      	movs	r3, #1
 8007550:	421d      	tst	r5, r3
 8007552:	d009      	beq.n	8007568 <_dtoa_r+0x33c>
 8007554:	18e4      	adds	r4, r4, r3
 8007556:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007558:	0030      	movs	r0, r6
 800755a:	681a      	ldr	r2, [r3, #0]
 800755c:	685b      	ldr	r3, [r3, #4]
 800755e:	0039      	movs	r1, r7
 8007560:	f7fa fa38 	bl	80019d4 <__aeabi_dmul>
 8007564:	0006      	movs	r6, r0
 8007566:	000f      	movs	r7, r1
 8007568:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800756a:	106d      	asrs	r5, r5, #1
 800756c:	3308      	adds	r3, #8
 800756e:	e7e2      	b.n	8007536 <_dtoa_r+0x30a>
 8007570:	0800948d 	.word	0x0800948d
 8007574:	080094a4 	.word	0x080094a4
 8007578:	7ff00000 	.word	0x7ff00000
 800757c:	0000270f 	.word	0x0000270f
 8007580:	08009489 	.word	0x08009489
 8007584:	0800948c 	.word	0x0800948c
 8007588:	0800945d 	.word	0x0800945d
 800758c:	0800945c 	.word	0x0800945c
 8007590:	3ff00000 	.word	0x3ff00000
 8007594:	fffffc01 	.word	0xfffffc01
 8007598:	3ff80000 	.word	0x3ff80000
 800759c:	636f4361 	.word	0x636f4361
 80075a0:	3fd287a7 	.word	0x3fd287a7
 80075a4:	8b60c8b3 	.word	0x8b60c8b3
 80075a8:	3fc68a28 	.word	0x3fc68a28
 80075ac:	509f79fb 	.word	0x509f79fb
 80075b0:	3fd34413 	.word	0x3fd34413
 80075b4:	080095f8 	.word	0x080095f8
 80075b8:	00000432 	.word	0x00000432
 80075bc:	00000412 	.word	0x00000412
 80075c0:	fe100000 	.word	0xfe100000
 80075c4:	080094fc 	.word	0x080094fc
 80075c8:	080095d0 	.word	0x080095d0
 80075cc:	9b04      	ldr	r3, [sp, #16]
 80075ce:	2402      	movs	r4, #2
 80075d0:	2b00      	cmp	r3, #0
 80075d2:	d016      	beq.n	8007602 <_dtoa_r+0x3d6>
 80075d4:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80075d6:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80075d8:	220f      	movs	r2, #15
 80075da:	425d      	negs	r5, r3
 80075dc:	402a      	ands	r2, r5
 80075de:	4bd5      	ldr	r3, [pc, #852]	@ (8007934 <_dtoa_r+0x708>)
 80075e0:	00d2      	lsls	r2, r2, #3
 80075e2:	189b      	adds	r3, r3, r2
 80075e4:	681a      	ldr	r2, [r3, #0]
 80075e6:	685b      	ldr	r3, [r3, #4]
 80075e8:	f7fa f9f4 	bl	80019d4 <__aeabi_dmul>
 80075ec:	2701      	movs	r7, #1
 80075ee:	2300      	movs	r3, #0
 80075f0:	900a      	str	r0, [sp, #40]	@ 0x28
 80075f2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80075f4:	4ed0      	ldr	r6, [pc, #832]	@ (8007938 <_dtoa_r+0x70c>)
 80075f6:	112d      	asrs	r5, r5, #4
 80075f8:	2d00      	cmp	r5, #0
 80075fa:	d000      	beq.n	80075fe <_dtoa_r+0x3d2>
 80075fc:	e095      	b.n	800772a <_dtoa_r+0x4fe>
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d1a2      	bne.n	8007548 <_dtoa_r+0x31c>
 8007602:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8007604:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8007606:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007608:	2b00      	cmp	r3, #0
 800760a:	d100      	bne.n	800760e <_dtoa_r+0x3e2>
 800760c:	e098      	b.n	8007740 <_dtoa_r+0x514>
 800760e:	2200      	movs	r2, #0
 8007610:	0030      	movs	r0, r6
 8007612:	0039      	movs	r1, r7
 8007614:	4bc9      	ldr	r3, [pc, #804]	@ (800793c <_dtoa_r+0x710>)
 8007616:	f7f8 ff1d 	bl	8000454 <__aeabi_dcmplt>
 800761a:	2800      	cmp	r0, #0
 800761c:	d100      	bne.n	8007620 <_dtoa_r+0x3f4>
 800761e:	e08f      	b.n	8007740 <_dtoa_r+0x514>
 8007620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007622:	2b00      	cmp	r3, #0
 8007624:	d100      	bne.n	8007628 <_dtoa_r+0x3fc>
 8007626:	e08b      	b.n	8007740 <_dtoa_r+0x514>
 8007628:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800762a:	2b00      	cmp	r3, #0
 800762c:	dd37      	ble.n	800769e <_dtoa_r+0x472>
 800762e:	9b04      	ldr	r3, [sp, #16]
 8007630:	2200      	movs	r2, #0
 8007632:	3b01      	subs	r3, #1
 8007634:	930c      	str	r3, [sp, #48]	@ 0x30
 8007636:	0030      	movs	r0, r6
 8007638:	4bc1      	ldr	r3, [pc, #772]	@ (8007940 <_dtoa_r+0x714>)
 800763a:	0039      	movs	r1, r7
 800763c:	f7fa f9ca 	bl	80019d4 <__aeabi_dmul>
 8007640:	900a      	str	r0, [sp, #40]	@ 0x28
 8007642:	910b      	str	r1, [sp, #44]	@ 0x2c
 8007644:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007646:	3401      	adds	r4, #1
 8007648:	0020      	movs	r0, r4
 800764a:	9311      	str	r3, [sp, #68]	@ 0x44
 800764c:	f7fb f910 	bl	8002870 <__aeabi_i2d>
 8007650:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007652:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007654:	f7fa f9be 	bl	80019d4 <__aeabi_dmul>
 8007658:	4bba      	ldr	r3, [pc, #744]	@ (8007944 <_dtoa_r+0x718>)
 800765a:	2200      	movs	r2, #0
 800765c:	f7f9 f9ba 	bl	80009d4 <__aeabi_dadd>
 8007660:	4bb9      	ldr	r3, [pc, #740]	@ (8007948 <_dtoa_r+0x71c>)
 8007662:	0006      	movs	r6, r0
 8007664:	18cf      	adds	r7, r1, r3
 8007666:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007668:	2b00      	cmp	r3, #0
 800766a:	d16d      	bne.n	8007748 <_dtoa_r+0x51c>
 800766c:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800766e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007670:	2200      	movs	r2, #0
 8007672:	4bb6      	ldr	r3, [pc, #728]	@ (800794c <_dtoa_r+0x720>)
 8007674:	f7fa fc94 	bl	8001fa0 <__aeabi_dsub>
 8007678:	0032      	movs	r2, r6
 800767a:	003b      	movs	r3, r7
 800767c:	0004      	movs	r4, r0
 800767e:	000d      	movs	r5, r1
 8007680:	f7f8 fefc 	bl	800047c <__aeabi_dcmpgt>
 8007684:	2800      	cmp	r0, #0
 8007686:	d000      	beq.n	800768a <_dtoa_r+0x45e>
 8007688:	e2b6      	b.n	8007bf8 <_dtoa_r+0x9cc>
 800768a:	2180      	movs	r1, #128	@ 0x80
 800768c:	0609      	lsls	r1, r1, #24
 800768e:	187b      	adds	r3, r7, r1
 8007690:	0032      	movs	r2, r6
 8007692:	0020      	movs	r0, r4
 8007694:	0029      	movs	r1, r5
 8007696:	f7f8 fedd 	bl	8000454 <__aeabi_dcmplt>
 800769a:	2800      	cmp	r0, #0
 800769c:	d128      	bne.n	80076f0 <_dtoa_r+0x4c4>
 800769e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80076a0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80076a2:	930a      	str	r3, [sp, #40]	@ 0x28
 80076a4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80076a6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80076a8:	2b00      	cmp	r3, #0
 80076aa:	da00      	bge.n	80076ae <_dtoa_r+0x482>
 80076ac:	e174      	b.n	8007998 <_dtoa_r+0x76c>
 80076ae:	9a04      	ldr	r2, [sp, #16]
 80076b0:	2a0e      	cmp	r2, #14
 80076b2:	dd00      	ble.n	80076b6 <_dtoa_r+0x48a>
 80076b4:	e170      	b.n	8007998 <_dtoa_r+0x76c>
 80076b6:	4b9f      	ldr	r3, [pc, #636]	@ (8007934 <_dtoa_r+0x708>)
 80076b8:	00d2      	lsls	r2, r2, #3
 80076ba:	189b      	adds	r3, r3, r2
 80076bc:	685c      	ldr	r4, [r3, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	9306      	str	r3, [sp, #24]
 80076c2:	9407      	str	r4, [sp, #28]
 80076c4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80076c6:	2b00      	cmp	r3, #0
 80076c8:	db00      	blt.n	80076cc <_dtoa_r+0x4a0>
 80076ca:	e0e7      	b.n	800789c <_dtoa_r+0x670>
 80076cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	dd00      	ble.n	80076d4 <_dtoa_r+0x4a8>
 80076d2:	e0e3      	b.n	800789c <_dtoa_r+0x670>
 80076d4:	d10c      	bne.n	80076f0 <_dtoa_r+0x4c4>
 80076d6:	9806      	ldr	r0, [sp, #24]
 80076d8:	9907      	ldr	r1, [sp, #28]
 80076da:	2200      	movs	r2, #0
 80076dc:	4b9b      	ldr	r3, [pc, #620]	@ (800794c <_dtoa_r+0x720>)
 80076de:	f7fa f979 	bl	80019d4 <__aeabi_dmul>
 80076e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80076e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80076e6:	f7f8 fed3 	bl	8000490 <__aeabi_dcmpge>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d100      	bne.n	80076f0 <_dtoa_r+0x4c4>
 80076ee:	e286      	b.n	8007bfe <_dtoa_r+0x9d2>
 80076f0:	2600      	movs	r6, #0
 80076f2:	0037      	movs	r7, r6
 80076f4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80076f6:	9c08      	ldr	r4, [sp, #32]
 80076f8:	43db      	mvns	r3, r3
 80076fa:	930c      	str	r3, [sp, #48]	@ 0x30
 80076fc:	9704      	str	r7, [sp, #16]
 80076fe:	2700      	movs	r7, #0
 8007700:	0031      	movs	r1, r6
 8007702:	9803      	ldr	r0, [sp, #12]
 8007704:	f000 fccc 	bl	80080a0 <_Bfree>
 8007708:	9b04      	ldr	r3, [sp, #16]
 800770a:	2b00      	cmp	r3, #0
 800770c:	d100      	bne.n	8007710 <_dtoa_r+0x4e4>
 800770e:	e0bb      	b.n	8007888 <_dtoa_r+0x65c>
 8007710:	2f00      	cmp	r7, #0
 8007712:	d005      	beq.n	8007720 <_dtoa_r+0x4f4>
 8007714:	429f      	cmp	r7, r3
 8007716:	d003      	beq.n	8007720 <_dtoa_r+0x4f4>
 8007718:	0039      	movs	r1, r7
 800771a:	9803      	ldr	r0, [sp, #12]
 800771c:	f000 fcc0 	bl	80080a0 <_Bfree>
 8007720:	9904      	ldr	r1, [sp, #16]
 8007722:	9803      	ldr	r0, [sp, #12]
 8007724:	f000 fcbc 	bl	80080a0 <_Bfree>
 8007728:	e0ae      	b.n	8007888 <_dtoa_r+0x65c>
 800772a:	423d      	tst	r5, r7
 800772c:	d005      	beq.n	800773a <_dtoa_r+0x50e>
 800772e:	6832      	ldr	r2, [r6, #0]
 8007730:	6873      	ldr	r3, [r6, #4]
 8007732:	f7fa f94f 	bl	80019d4 <__aeabi_dmul>
 8007736:	003b      	movs	r3, r7
 8007738:	3401      	adds	r4, #1
 800773a:	106d      	asrs	r5, r5, #1
 800773c:	3608      	adds	r6, #8
 800773e:	e75b      	b.n	80075f8 <_dtoa_r+0x3cc>
 8007740:	9b04      	ldr	r3, [sp, #16]
 8007742:	930c      	str	r3, [sp, #48]	@ 0x30
 8007744:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007746:	e77f      	b.n	8007648 <_dtoa_r+0x41c>
 8007748:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800774a:	4b7a      	ldr	r3, [pc, #488]	@ (8007934 <_dtoa_r+0x708>)
 800774c:	3a01      	subs	r2, #1
 800774e:	00d2      	lsls	r2, r2, #3
 8007750:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8007752:	189b      	adds	r3, r3, r2
 8007754:	681a      	ldr	r2, [r3, #0]
 8007756:	685b      	ldr	r3, [r3, #4]
 8007758:	2900      	cmp	r1, #0
 800775a:	d04c      	beq.n	80077f6 <_dtoa_r+0x5ca>
 800775c:	2000      	movs	r0, #0
 800775e:	497c      	ldr	r1, [pc, #496]	@ (8007950 <_dtoa_r+0x724>)
 8007760:	f7f9 fcfe 	bl	8001160 <__aeabi_ddiv>
 8007764:	0032      	movs	r2, r6
 8007766:	003b      	movs	r3, r7
 8007768:	f7fa fc1a 	bl	8001fa0 <__aeabi_dsub>
 800776c:	9a08      	ldr	r2, [sp, #32]
 800776e:	0006      	movs	r6, r0
 8007770:	4694      	mov	ip, r2
 8007772:	000f      	movs	r7, r1
 8007774:	9b08      	ldr	r3, [sp, #32]
 8007776:	9316      	str	r3, [sp, #88]	@ 0x58
 8007778:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800777a:	4463      	add	r3, ip
 800777c:	9311      	str	r3, [sp, #68]	@ 0x44
 800777e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007780:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007782:	f7fb f839 	bl	80027f8 <__aeabi_d2iz>
 8007786:	0005      	movs	r5, r0
 8007788:	f7fb f872 	bl	8002870 <__aeabi_i2d>
 800778c:	0002      	movs	r2, r0
 800778e:	000b      	movs	r3, r1
 8007790:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007792:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007794:	f7fa fc04 	bl	8001fa0 <__aeabi_dsub>
 8007798:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800779a:	3530      	adds	r5, #48	@ 0x30
 800779c:	1c5c      	adds	r4, r3, #1
 800779e:	701d      	strb	r5, [r3, #0]
 80077a0:	0032      	movs	r2, r6
 80077a2:	003b      	movs	r3, r7
 80077a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80077a6:	910b      	str	r1, [sp, #44]	@ 0x2c
 80077a8:	f7f8 fe54 	bl	8000454 <__aeabi_dcmplt>
 80077ac:	2800      	cmp	r0, #0
 80077ae:	d16b      	bne.n	8007888 <_dtoa_r+0x65c>
 80077b0:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80077b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80077b4:	2000      	movs	r0, #0
 80077b6:	4961      	ldr	r1, [pc, #388]	@ (800793c <_dtoa_r+0x710>)
 80077b8:	f7fa fbf2 	bl	8001fa0 <__aeabi_dsub>
 80077bc:	0032      	movs	r2, r6
 80077be:	003b      	movs	r3, r7
 80077c0:	f7f8 fe48 	bl	8000454 <__aeabi_dcmplt>
 80077c4:	2800      	cmp	r0, #0
 80077c6:	d000      	beq.n	80077ca <_dtoa_r+0x59e>
 80077c8:	e0c6      	b.n	8007958 <_dtoa_r+0x72c>
 80077ca:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80077cc:	42a3      	cmp	r3, r4
 80077ce:	d100      	bne.n	80077d2 <_dtoa_r+0x5a6>
 80077d0:	e765      	b.n	800769e <_dtoa_r+0x472>
 80077d2:	2200      	movs	r2, #0
 80077d4:	0030      	movs	r0, r6
 80077d6:	0039      	movs	r1, r7
 80077d8:	4b59      	ldr	r3, [pc, #356]	@ (8007940 <_dtoa_r+0x714>)
 80077da:	f7fa f8fb 	bl	80019d4 <__aeabi_dmul>
 80077de:	2200      	movs	r2, #0
 80077e0:	0006      	movs	r6, r0
 80077e2:	000f      	movs	r7, r1
 80077e4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80077e6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80077e8:	4b55      	ldr	r3, [pc, #340]	@ (8007940 <_dtoa_r+0x714>)
 80077ea:	f7fa f8f3 	bl	80019d4 <__aeabi_dmul>
 80077ee:	9416      	str	r4, [sp, #88]	@ 0x58
 80077f0:	900a      	str	r0, [sp, #40]	@ 0x28
 80077f2:	910b      	str	r1, [sp, #44]	@ 0x2c
 80077f4:	e7c3      	b.n	800777e <_dtoa_r+0x552>
 80077f6:	0030      	movs	r0, r6
 80077f8:	0039      	movs	r1, r7
 80077fa:	f7fa f8eb 	bl	80019d4 <__aeabi_dmul>
 80077fe:	9d08      	ldr	r5, [sp, #32]
 8007800:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007802:	002b      	movs	r3, r5
 8007804:	4694      	mov	ip, r2
 8007806:	9016      	str	r0, [sp, #88]	@ 0x58
 8007808:	9117      	str	r1, [sp, #92]	@ 0x5c
 800780a:	4463      	add	r3, ip
 800780c:	9319      	str	r3, [sp, #100]	@ 0x64
 800780e:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007810:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007812:	f7fa fff1 	bl	80027f8 <__aeabi_d2iz>
 8007816:	0004      	movs	r4, r0
 8007818:	f7fb f82a 	bl	8002870 <__aeabi_i2d>
 800781c:	000b      	movs	r3, r1
 800781e:	0002      	movs	r2, r0
 8007820:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8007822:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8007824:	f7fa fbbc 	bl	8001fa0 <__aeabi_dsub>
 8007828:	3430      	adds	r4, #48	@ 0x30
 800782a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800782c:	702c      	strb	r4, [r5, #0]
 800782e:	3501      	adds	r5, #1
 8007830:	0006      	movs	r6, r0
 8007832:	000f      	movs	r7, r1
 8007834:	42ab      	cmp	r3, r5
 8007836:	d12a      	bne.n	800788e <_dtoa_r+0x662>
 8007838:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800783a:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 800783c:	9b08      	ldr	r3, [sp, #32]
 800783e:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8007840:	469c      	mov	ip, r3
 8007842:	2200      	movs	r2, #0
 8007844:	4b42      	ldr	r3, [pc, #264]	@ (8007950 <_dtoa_r+0x724>)
 8007846:	4464      	add	r4, ip
 8007848:	f7f9 f8c4 	bl	80009d4 <__aeabi_dadd>
 800784c:	0002      	movs	r2, r0
 800784e:	000b      	movs	r3, r1
 8007850:	0030      	movs	r0, r6
 8007852:	0039      	movs	r1, r7
 8007854:	f7f8 fe12 	bl	800047c <__aeabi_dcmpgt>
 8007858:	2800      	cmp	r0, #0
 800785a:	d000      	beq.n	800785e <_dtoa_r+0x632>
 800785c:	e07c      	b.n	8007958 <_dtoa_r+0x72c>
 800785e:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8007860:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8007862:	2000      	movs	r0, #0
 8007864:	493a      	ldr	r1, [pc, #232]	@ (8007950 <_dtoa_r+0x724>)
 8007866:	f7fa fb9b 	bl	8001fa0 <__aeabi_dsub>
 800786a:	0002      	movs	r2, r0
 800786c:	000b      	movs	r3, r1
 800786e:	0030      	movs	r0, r6
 8007870:	0039      	movs	r1, r7
 8007872:	f7f8 fdef 	bl	8000454 <__aeabi_dcmplt>
 8007876:	2800      	cmp	r0, #0
 8007878:	d100      	bne.n	800787c <_dtoa_r+0x650>
 800787a:	e710      	b.n	800769e <_dtoa_r+0x472>
 800787c:	0023      	movs	r3, r4
 800787e:	3c01      	subs	r4, #1
 8007880:	7822      	ldrb	r2, [r4, #0]
 8007882:	2a30      	cmp	r2, #48	@ 0x30
 8007884:	d0fa      	beq.n	800787c <_dtoa_r+0x650>
 8007886:	001c      	movs	r4, r3
 8007888:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800788a:	9304      	str	r3, [sp, #16]
 800788c:	e042      	b.n	8007914 <_dtoa_r+0x6e8>
 800788e:	2200      	movs	r2, #0
 8007890:	4b2b      	ldr	r3, [pc, #172]	@ (8007940 <_dtoa_r+0x714>)
 8007892:	f7fa f89f 	bl	80019d4 <__aeabi_dmul>
 8007896:	900a      	str	r0, [sp, #40]	@ 0x28
 8007898:	910b      	str	r1, [sp, #44]	@ 0x2c
 800789a:	e7b8      	b.n	800780e <_dtoa_r+0x5e2>
 800789c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800789e:	9d08      	ldr	r5, [sp, #32]
 80078a0:	3b01      	subs	r3, #1
 80078a2:	195b      	adds	r3, r3, r5
 80078a4:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80078a6:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80078a8:	930a      	str	r3, [sp, #40]	@ 0x28
 80078aa:	9a06      	ldr	r2, [sp, #24]
 80078ac:	9b07      	ldr	r3, [sp, #28]
 80078ae:	0030      	movs	r0, r6
 80078b0:	0039      	movs	r1, r7
 80078b2:	f7f9 fc55 	bl	8001160 <__aeabi_ddiv>
 80078b6:	f7fa ff9f 	bl	80027f8 <__aeabi_d2iz>
 80078ba:	9009      	str	r0, [sp, #36]	@ 0x24
 80078bc:	f7fa ffd8 	bl	8002870 <__aeabi_i2d>
 80078c0:	9a06      	ldr	r2, [sp, #24]
 80078c2:	9b07      	ldr	r3, [sp, #28]
 80078c4:	f7fa f886 	bl	80019d4 <__aeabi_dmul>
 80078c8:	0002      	movs	r2, r0
 80078ca:	000b      	movs	r3, r1
 80078cc:	0030      	movs	r0, r6
 80078ce:	0039      	movs	r1, r7
 80078d0:	f7fa fb66 	bl	8001fa0 <__aeabi_dsub>
 80078d4:	002b      	movs	r3, r5
 80078d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80078d8:	3501      	adds	r5, #1
 80078da:	3230      	adds	r2, #48	@ 0x30
 80078dc:	701a      	strb	r2, [r3, #0]
 80078de:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80078e0:	002c      	movs	r4, r5
 80078e2:	429a      	cmp	r2, r3
 80078e4:	d14b      	bne.n	800797e <_dtoa_r+0x752>
 80078e6:	0002      	movs	r2, r0
 80078e8:	000b      	movs	r3, r1
 80078ea:	f7f9 f873 	bl	80009d4 <__aeabi_dadd>
 80078ee:	9a06      	ldr	r2, [sp, #24]
 80078f0:	9b07      	ldr	r3, [sp, #28]
 80078f2:	0006      	movs	r6, r0
 80078f4:	000f      	movs	r7, r1
 80078f6:	f7f8 fdc1 	bl	800047c <__aeabi_dcmpgt>
 80078fa:	2800      	cmp	r0, #0
 80078fc:	d12a      	bne.n	8007954 <_dtoa_r+0x728>
 80078fe:	9a06      	ldr	r2, [sp, #24]
 8007900:	9b07      	ldr	r3, [sp, #28]
 8007902:	0030      	movs	r0, r6
 8007904:	0039      	movs	r1, r7
 8007906:	f7f8 fd9f 	bl	8000448 <__aeabi_dcmpeq>
 800790a:	2800      	cmp	r0, #0
 800790c:	d002      	beq.n	8007914 <_dtoa_r+0x6e8>
 800790e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007910:	07dd      	lsls	r5, r3, #31
 8007912:	d41f      	bmi.n	8007954 <_dtoa_r+0x728>
 8007914:	9905      	ldr	r1, [sp, #20]
 8007916:	9803      	ldr	r0, [sp, #12]
 8007918:	f000 fbc2 	bl	80080a0 <_Bfree>
 800791c:	2300      	movs	r3, #0
 800791e:	7023      	strb	r3, [r4, #0]
 8007920:	9b04      	ldr	r3, [sp, #16]
 8007922:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007924:	3301      	adds	r3, #1
 8007926:	6013      	str	r3, [r2, #0]
 8007928:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 800792a:	2b00      	cmp	r3, #0
 800792c:	d100      	bne.n	8007930 <_dtoa_r+0x704>
 800792e:	e4c7      	b.n	80072c0 <_dtoa_r+0x94>
 8007930:	601c      	str	r4, [r3, #0]
 8007932:	e4c5      	b.n	80072c0 <_dtoa_r+0x94>
 8007934:	080095f8 	.word	0x080095f8
 8007938:	080095d0 	.word	0x080095d0
 800793c:	3ff00000 	.word	0x3ff00000
 8007940:	40240000 	.word	0x40240000
 8007944:	401c0000 	.word	0x401c0000
 8007948:	fcc00000 	.word	0xfcc00000
 800794c:	40140000 	.word	0x40140000
 8007950:	3fe00000 	.word	0x3fe00000
 8007954:	9b04      	ldr	r3, [sp, #16]
 8007956:	930c      	str	r3, [sp, #48]	@ 0x30
 8007958:	0023      	movs	r3, r4
 800795a:	001c      	movs	r4, r3
 800795c:	3b01      	subs	r3, #1
 800795e:	781a      	ldrb	r2, [r3, #0]
 8007960:	2a39      	cmp	r2, #57	@ 0x39
 8007962:	d108      	bne.n	8007976 <_dtoa_r+0x74a>
 8007964:	9a08      	ldr	r2, [sp, #32]
 8007966:	429a      	cmp	r2, r3
 8007968:	d1f7      	bne.n	800795a <_dtoa_r+0x72e>
 800796a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800796c:	9908      	ldr	r1, [sp, #32]
 800796e:	3201      	adds	r2, #1
 8007970:	920c      	str	r2, [sp, #48]	@ 0x30
 8007972:	2230      	movs	r2, #48	@ 0x30
 8007974:	700a      	strb	r2, [r1, #0]
 8007976:	781a      	ldrb	r2, [r3, #0]
 8007978:	3201      	adds	r2, #1
 800797a:	701a      	strb	r2, [r3, #0]
 800797c:	e784      	b.n	8007888 <_dtoa_r+0x65c>
 800797e:	2200      	movs	r2, #0
 8007980:	4bc6      	ldr	r3, [pc, #792]	@ (8007c9c <_dtoa_r+0xa70>)
 8007982:	f7fa f827 	bl	80019d4 <__aeabi_dmul>
 8007986:	2200      	movs	r2, #0
 8007988:	2300      	movs	r3, #0
 800798a:	0006      	movs	r6, r0
 800798c:	000f      	movs	r7, r1
 800798e:	f7f8 fd5b 	bl	8000448 <__aeabi_dcmpeq>
 8007992:	2800      	cmp	r0, #0
 8007994:	d089      	beq.n	80078aa <_dtoa_r+0x67e>
 8007996:	e7bd      	b.n	8007914 <_dtoa_r+0x6e8>
 8007998:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 800799a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800799c:	9c06      	ldr	r4, [sp, #24]
 800799e:	2f00      	cmp	r7, #0
 80079a0:	d014      	beq.n	80079cc <_dtoa_r+0x7a0>
 80079a2:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 80079a4:	2a01      	cmp	r2, #1
 80079a6:	dd00      	ble.n	80079aa <_dtoa_r+0x77e>
 80079a8:	e0e4      	b.n	8007b74 <_dtoa_r+0x948>
 80079aa:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 80079ac:	2a00      	cmp	r2, #0
 80079ae:	d100      	bne.n	80079b2 <_dtoa_r+0x786>
 80079b0:	e0da      	b.n	8007b68 <_dtoa_r+0x93c>
 80079b2:	4abb      	ldr	r2, [pc, #748]	@ (8007ca0 <_dtoa_r+0xa74>)
 80079b4:	189b      	adds	r3, r3, r2
 80079b6:	9a06      	ldr	r2, [sp, #24]
 80079b8:	2101      	movs	r1, #1
 80079ba:	18d2      	adds	r2, r2, r3
 80079bc:	9206      	str	r2, [sp, #24]
 80079be:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80079c0:	9803      	ldr	r0, [sp, #12]
 80079c2:	18d3      	adds	r3, r2, r3
 80079c4:	930d      	str	r3, [sp, #52]	@ 0x34
 80079c6:	f000 fc23 	bl	8008210 <__i2b>
 80079ca:	0007      	movs	r7, r0
 80079cc:	2c00      	cmp	r4, #0
 80079ce:	d00e      	beq.n	80079ee <_dtoa_r+0x7c2>
 80079d0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80079d2:	2b00      	cmp	r3, #0
 80079d4:	dd0b      	ble.n	80079ee <_dtoa_r+0x7c2>
 80079d6:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80079d8:	0023      	movs	r3, r4
 80079da:	4294      	cmp	r4, r2
 80079dc:	dd00      	ble.n	80079e0 <_dtoa_r+0x7b4>
 80079de:	0013      	movs	r3, r2
 80079e0:	9a06      	ldr	r2, [sp, #24]
 80079e2:	1ae4      	subs	r4, r4, r3
 80079e4:	1ad2      	subs	r2, r2, r3
 80079e6:	9206      	str	r2, [sp, #24]
 80079e8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80079ea:	1ad3      	subs	r3, r2, r3
 80079ec:	930d      	str	r3, [sp, #52]	@ 0x34
 80079ee:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d021      	beq.n	8007a38 <_dtoa_r+0x80c>
 80079f4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80079f6:	2b00      	cmp	r3, #0
 80079f8:	d100      	bne.n	80079fc <_dtoa_r+0x7d0>
 80079fa:	e0d3      	b.n	8007ba4 <_dtoa_r+0x978>
 80079fc:	9e05      	ldr	r6, [sp, #20]
 80079fe:	2d00      	cmp	r5, #0
 8007a00:	d014      	beq.n	8007a2c <_dtoa_r+0x800>
 8007a02:	0039      	movs	r1, r7
 8007a04:	002a      	movs	r2, r5
 8007a06:	9803      	ldr	r0, [sp, #12]
 8007a08:	f000 fcc4 	bl	8008394 <__pow5mult>
 8007a0c:	9a05      	ldr	r2, [sp, #20]
 8007a0e:	0001      	movs	r1, r0
 8007a10:	0007      	movs	r7, r0
 8007a12:	9803      	ldr	r0, [sp, #12]
 8007a14:	f000 fc14 	bl	8008240 <__multiply>
 8007a18:	0006      	movs	r6, r0
 8007a1a:	9905      	ldr	r1, [sp, #20]
 8007a1c:	9803      	ldr	r0, [sp, #12]
 8007a1e:	f000 fb3f 	bl	80080a0 <_Bfree>
 8007a22:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a24:	9605      	str	r6, [sp, #20]
 8007a26:	1b5b      	subs	r3, r3, r5
 8007a28:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007a2a:	d005      	beq.n	8007a38 <_dtoa_r+0x80c>
 8007a2c:	0031      	movs	r1, r6
 8007a2e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007a30:	9803      	ldr	r0, [sp, #12]
 8007a32:	f000 fcaf 	bl	8008394 <__pow5mult>
 8007a36:	9005      	str	r0, [sp, #20]
 8007a38:	2101      	movs	r1, #1
 8007a3a:	9803      	ldr	r0, [sp, #12]
 8007a3c:	f000 fbe8 	bl	8008210 <__i2b>
 8007a40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a42:	0006      	movs	r6, r0
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d100      	bne.n	8007a4a <_dtoa_r+0x81e>
 8007a48:	e1bc      	b.n	8007dc4 <_dtoa_r+0xb98>
 8007a4a:	001a      	movs	r2, r3
 8007a4c:	0001      	movs	r1, r0
 8007a4e:	9803      	ldr	r0, [sp, #12]
 8007a50:	f000 fca0 	bl	8008394 <__pow5mult>
 8007a54:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007a56:	0006      	movs	r6, r0
 8007a58:	2500      	movs	r5, #0
 8007a5a:	2b01      	cmp	r3, #1
 8007a5c:	dc16      	bgt.n	8007a8c <_dtoa_r+0x860>
 8007a5e:	2500      	movs	r5, #0
 8007a60:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007a62:	42ab      	cmp	r3, r5
 8007a64:	d10e      	bne.n	8007a84 <_dtoa_r+0x858>
 8007a66:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007a68:	031b      	lsls	r3, r3, #12
 8007a6a:	42ab      	cmp	r3, r5
 8007a6c:	d10a      	bne.n	8007a84 <_dtoa_r+0x858>
 8007a6e:	4b8d      	ldr	r3, [pc, #564]	@ (8007ca4 <_dtoa_r+0xa78>)
 8007a70:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8007a72:	4213      	tst	r3, r2
 8007a74:	d006      	beq.n	8007a84 <_dtoa_r+0x858>
 8007a76:	9b06      	ldr	r3, [sp, #24]
 8007a78:	3501      	adds	r5, #1
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	9306      	str	r3, [sp, #24]
 8007a7e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007a80:	3301      	adds	r3, #1
 8007a82:	930d      	str	r3, [sp, #52]	@ 0x34
 8007a84:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007a86:	2001      	movs	r0, #1
 8007a88:	2b00      	cmp	r3, #0
 8007a8a:	d008      	beq.n	8007a9e <_dtoa_r+0x872>
 8007a8c:	6933      	ldr	r3, [r6, #16]
 8007a8e:	3303      	adds	r3, #3
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	18f3      	adds	r3, r6, r3
 8007a94:	6858      	ldr	r0, [r3, #4]
 8007a96:	f000 fb6b 	bl	8008170 <__hi0bits>
 8007a9a:	2320      	movs	r3, #32
 8007a9c:	1a18      	subs	r0, r3, r0
 8007a9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007aa0:	1818      	adds	r0, r3, r0
 8007aa2:	0002      	movs	r2, r0
 8007aa4:	231f      	movs	r3, #31
 8007aa6:	401a      	ands	r2, r3
 8007aa8:	4218      	tst	r0, r3
 8007aaa:	d100      	bne.n	8007aae <_dtoa_r+0x882>
 8007aac:	e081      	b.n	8007bb2 <_dtoa_r+0x986>
 8007aae:	3301      	adds	r3, #1
 8007ab0:	1a9b      	subs	r3, r3, r2
 8007ab2:	2b04      	cmp	r3, #4
 8007ab4:	dd79      	ble.n	8007baa <_dtoa_r+0x97e>
 8007ab6:	231c      	movs	r3, #28
 8007ab8:	1a9b      	subs	r3, r3, r2
 8007aba:	9a06      	ldr	r2, [sp, #24]
 8007abc:	18e4      	adds	r4, r4, r3
 8007abe:	18d2      	adds	r2, r2, r3
 8007ac0:	9206      	str	r2, [sp, #24]
 8007ac2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007ac4:	18d3      	adds	r3, r2, r3
 8007ac6:	930d      	str	r3, [sp, #52]	@ 0x34
 8007ac8:	9b06      	ldr	r3, [sp, #24]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	dd05      	ble.n	8007ada <_dtoa_r+0x8ae>
 8007ace:	001a      	movs	r2, r3
 8007ad0:	9905      	ldr	r1, [sp, #20]
 8007ad2:	9803      	ldr	r0, [sp, #12]
 8007ad4:	f000 fcba 	bl	800844c <__lshift>
 8007ad8:	9005      	str	r0, [sp, #20]
 8007ada:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	dd05      	ble.n	8007aec <_dtoa_r+0x8c0>
 8007ae0:	0031      	movs	r1, r6
 8007ae2:	001a      	movs	r2, r3
 8007ae4:	9803      	ldr	r0, [sp, #12]
 8007ae6:	f000 fcb1 	bl	800844c <__lshift>
 8007aea:	0006      	movs	r6, r0
 8007aec:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d061      	beq.n	8007bb6 <_dtoa_r+0x98a>
 8007af2:	0031      	movs	r1, r6
 8007af4:	9805      	ldr	r0, [sp, #20]
 8007af6:	f000 fd15 	bl	8008524 <__mcmp>
 8007afa:	2800      	cmp	r0, #0
 8007afc:	da5b      	bge.n	8007bb6 <_dtoa_r+0x98a>
 8007afe:	9b04      	ldr	r3, [sp, #16]
 8007b00:	220a      	movs	r2, #10
 8007b02:	3b01      	subs	r3, #1
 8007b04:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b06:	9905      	ldr	r1, [sp, #20]
 8007b08:	2300      	movs	r3, #0
 8007b0a:	9803      	ldr	r0, [sp, #12]
 8007b0c:	f000 faec 	bl	80080e8 <__multadd>
 8007b10:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007b12:	9005      	str	r0, [sp, #20]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d100      	bne.n	8007b1a <_dtoa_r+0x8ee>
 8007b18:	e15b      	b.n	8007dd2 <_dtoa_r+0xba6>
 8007b1a:	2300      	movs	r3, #0
 8007b1c:	0039      	movs	r1, r7
 8007b1e:	220a      	movs	r2, #10
 8007b20:	9803      	ldr	r0, [sp, #12]
 8007b22:	f000 fae1 	bl	80080e8 <__multadd>
 8007b26:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b28:	0007      	movs	r7, r0
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	dc4d      	bgt.n	8007bca <_dtoa_r+0x99e>
 8007b2e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	dd46      	ble.n	8007bc2 <_dtoa_r+0x996>
 8007b34:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d000      	beq.n	8007b3c <_dtoa_r+0x910>
 8007b3a:	e5db      	b.n	80076f4 <_dtoa_r+0x4c8>
 8007b3c:	0031      	movs	r1, r6
 8007b3e:	2205      	movs	r2, #5
 8007b40:	9803      	ldr	r0, [sp, #12]
 8007b42:	f000 fad1 	bl	80080e8 <__multadd>
 8007b46:	0006      	movs	r6, r0
 8007b48:	0001      	movs	r1, r0
 8007b4a:	9805      	ldr	r0, [sp, #20]
 8007b4c:	f000 fcea 	bl	8008524 <__mcmp>
 8007b50:	2800      	cmp	r0, #0
 8007b52:	dc00      	bgt.n	8007b56 <_dtoa_r+0x92a>
 8007b54:	e5ce      	b.n	80076f4 <_dtoa_r+0x4c8>
 8007b56:	9b08      	ldr	r3, [sp, #32]
 8007b58:	9a08      	ldr	r2, [sp, #32]
 8007b5a:	1c5c      	adds	r4, r3, #1
 8007b5c:	2331      	movs	r3, #49	@ 0x31
 8007b5e:	7013      	strb	r3, [r2, #0]
 8007b60:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007b62:	3301      	adds	r3, #1
 8007b64:	930c      	str	r3, [sp, #48]	@ 0x30
 8007b66:	e5c9      	b.n	80076fc <_dtoa_r+0x4d0>
 8007b68:	2336      	movs	r3, #54	@ 0x36
 8007b6a:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8007b6c:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8007b6e:	1a9b      	subs	r3, r3, r2
 8007b70:	9c06      	ldr	r4, [sp, #24]
 8007b72:	e720      	b.n	80079b6 <_dtoa_r+0x78a>
 8007b74:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b76:	1e5d      	subs	r5, r3, #1
 8007b78:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b7a:	42ab      	cmp	r3, r5
 8007b7c:	db08      	blt.n	8007b90 <_dtoa_r+0x964>
 8007b7e:	1b5d      	subs	r5, r3, r5
 8007b80:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	daf4      	bge.n	8007b70 <_dtoa_r+0x944>
 8007b86:	9b06      	ldr	r3, [sp, #24]
 8007b88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b8a:	1a9c      	subs	r4, r3, r2
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	e712      	b.n	80079b6 <_dtoa_r+0x78a>
 8007b90:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007b92:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8007b94:	1aeb      	subs	r3, r5, r3
 8007b96:	18d3      	adds	r3, r2, r3
 8007b98:	9314      	str	r3, [sp, #80]	@ 0x50
 8007b9a:	950f      	str	r5, [sp, #60]	@ 0x3c
 8007b9c:	9c06      	ldr	r4, [sp, #24]
 8007b9e:	2500      	movs	r5, #0
 8007ba0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ba2:	e708      	b.n	80079b6 <_dtoa_r+0x78a>
 8007ba4:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8007ba6:	9905      	ldr	r1, [sp, #20]
 8007ba8:	e742      	b.n	8007a30 <_dtoa_r+0x804>
 8007baa:	2b04      	cmp	r3, #4
 8007bac:	d08c      	beq.n	8007ac8 <_dtoa_r+0x89c>
 8007bae:	331c      	adds	r3, #28
 8007bb0:	e783      	b.n	8007aba <_dtoa_r+0x88e>
 8007bb2:	0013      	movs	r3, r2
 8007bb4:	e7fb      	b.n	8007bae <_dtoa_r+0x982>
 8007bb6:	9b04      	ldr	r3, [sp, #16]
 8007bb8:	930c      	str	r3, [sp, #48]	@ 0x30
 8007bba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007bbc:	930e      	str	r3, [sp, #56]	@ 0x38
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	ddb5      	ble.n	8007b2e <_dtoa_r+0x902>
 8007bc2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007bc4:	2b00      	cmp	r3, #0
 8007bc6:	d100      	bne.n	8007bca <_dtoa_r+0x99e>
 8007bc8:	e107      	b.n	8007dda <_dtoa_r+0xbae>
 8007bca:	2c00      	cmp	r4, #0
 8007bcc:	dd05      	ble.n	8007bda <_dtoa_r+0x9ae>
 8007bce:	0039      	movs	r1, r7
 8007bd0:	0022      	movs	r2, r4
 8007bd2:	9803      	ldr	r0, [sp, #12]
 8007bd4:	f000 fc3a 	bl	800844c <__lshift>
 8007bd8:	0007      	movs	r7, r0
 8007bda:	9704      	str	r7, [sp, #16]
 8007bdc:	2d00      	cmp	r5, #0
 8007bde:	d020      	beq.n	8007c22 <_dtoa_r+0x9f6>
 8007be0:	6879      	ldr	r1, [r7, #4]
 8007be2:	9803      	ldr	r0, [sp, #12]
 8007be4:	f000 fa18 	bl	8008018 <_Balloc>
 8007be8:	1e04      	subs	r4, r0, #0
 8007bea:	d10c      	bne.n	8007c06 <_dtoa_r+0x9da>
 8007bec:	0022      	movs	r2, r4
 8007bee:	4b2e      	ldr	r3, [pc, #184]	@ (8007ca8 <_dtoa_r+0xa7c>)
 8007bf0:	482e      	ldr	r0, [pc, #184]	@ (8007cac <_dtoa_r+0xa80>)
 8007bf2:	492f      	ldr	r1, [pc, #188]	@ (8007cb0 <_dtoa_r+0xa84>)
 8007bf4:	f7ff fb2f 	bl	8007256 <_dtoa_r+0x2a>
 8007bf8:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8007bfa:	0037      	movs	r7, r6
 8007bfc:	e7ab      	b.n	8007b56 <_dtoa_r+0x92a>
 8007bfe:	9b04      	ldr	r3, [sp, #16]
 8007c00:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8007c02:	930c      	str	r3, [sp, #48]	@ 0x30
 8007c04:	e7f9      	b.n	8007bfa <_dtoa_r+0x9ce>
 8007c06:	0039      	movs	r1, r7
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	310c      	adds	r1, #12
 8007c0c:	3202      	adds	r2, #2
 8007c0e:	0092      	lsls	r2, r2, #2
 8007c10:	300c      	adds	r0, #12
 8007c12:	f000 ffd1 	bl	8008bb8 <memcpy>
 8007c16:	2201      	movs	r2, #1
 8007c18:	0021      	movs	r1, r4
 8007c1a:	9803      	ldr	r0, [sp, #12]
 8007c1c:	f000 fc16 	bl	800844c <__lshift>
 8007c20:	9004      	str	r0, [sp, #16]
 8007c22:	9b08      	ldr	r3, [sp, #32]
 8007c24:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c26:	9306      	str	r3, [sp, #24]
 8007c28:	3b01      	subs	r3, #1
 8007c2a:	189b      	adds	r3, r3, r2
 8007c2c:	2201      	movs	r2, #1
 8007c2e:	930f      	str	r3, [sp, #60]	@ 0x3c
 8007c30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007c32:	4013      	ands	r3, r2
 8007c34:	930e      	str	r3, [sp, #56]	@ 0x38
 8007c36:	0031      	movs	r1, r6
 8007c38:	9805      	ldr	r0, [sp, #20]
 8007c3a:	f7ff fa71 	bl	8007120 <quorem>
 8007c3e:	0039      	movs	r1, r7
 8007c40:	0005      	movs	r5, r0
 8007c42:	900a      	str	r0, [sp, #40]	@ 0x28
 8007c44:	9805      	ldr	r0, [sp, #20]
 8007c46:	f000 fc6d 	bl	8008524 <__mcmp>
 8007c4a:	9a04      	ldr	r2, [sp, #16]
 8007c4c:	900d      	str	r0, [sp, #52]	@ 0x34
 8007c4e:	0031      	movs	r1, r6
 8007c50:	9803      	ldr	r0, [sp, #12]
 8007c52:	f000 fc83 	bl	800855c <__mdiff>
 8007c56:	2201      	movs	r2, #1
 8007c58:	68c3      	ldr	r3, [r0, #12]
 8007c5a:	0004      	movs	r4, r0
 8007c5c:	3530      	adds	r5, #48	@ 0x30
 8007c5e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d104      	bne.n	8007c6e <_dtoa_r+0xa42>
 8007c64:	0001      	movs	r1, r0
 8007c66:	9805      	ldr	r0, [sp, #20]
 8007c68:	f000 fc5c 	bl	8008524 <__mcmp>
 8007c6c:	9009      	str	r0, [sp, #36]	@ 0x24
 8007c6e:	0021      	movs	r1, r4
 8007c70:	9803      	ldr	r0, [sp, #12]
 8007c72:	f000 fa15 	bl	80080a0 <_Bfree>
 8007c76:	9b06      	ldr	r3, [sp, #24]
 8007c78:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007c7a:	1c5c      	adds	r4, r3, #1
 8007c7c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007c82:	4313      	orrs	r3, r2
 8007c84:	d116      	bne.n	8007cb4 <_dtoa_r+0xa88>
 8007c86:	2d39      	cmp	r5, #57	@ 0x39
 8007c88:	d02f      	beq.n	8007cea <_dtoa_r+0xabe>
 8007c8a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	dd01      	ble.n	8007c94 <_dtoa_r+0xa68>
 8007c90:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8007c92:	3531      	adds	r5, #49	@ 0x31
 8007c94:	9b06      	ldr	r3, [sp, #24]
 8007c96:	701d      	strb	r5, [r3, #0]
 8007c98:	e532      	b.n	8007700 <_dtoa_r+0x4d4>
 8007c9a:	46c0      	nop			@ (mov r8, r8)
 8007c9c:	40240000 	.word	0x40240000
 8007ca0:	00000433 	.word	0x00000433
 8007ca4:	7ff00000 	.word	0x7ff00000
 8007ca8:	080094fc 	.word	0x080094fc
 8007cac:	080094a4 	.word	0x080094a4
 8007cb0:	000002ef 	.word	0x000002ef
 8007cb4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	db04      	blt.n	8007cc4 <_dtoa_r+0xa98>
 8007cba:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8007cbc:	4313      	orrs	r3, r2
 8007cbe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8007cc0:	4313      	orrs	r3, r2
 8007cc2:	d11e      	bne.n	8007d02 <_dtoa_r+0xad6>
 8007cc4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	dde4      	ble.n	8007c94 <_dtoa_r+0xa68>
 8007cca:	9905      	ldr	r1, [sp, #20]
 8007ccc:	2201      	movs	r2, #1
 8007cce:	9803      	ldr	r0, [sp, #12]
 8007cd0:	f000 fbbc 	bl	800844c <__lshift>
 8007cd4:	0031      	movs	r1, r6
 8007cd6:	9005      	str	r0, [sp, #20]
 8007cd8:	f000 fc24 	bl	8008524 <__mcmp>
 8007cdc:	2800      	cmp	r0, #0
 8007cde:	dc02      	bgt.n	8007ce6 <_dtoa_r+0xaba>
 8007ce0:	d1d8      	bne.n	8007c94 <_dtoa_r+0xa68>
 8007ce2:	07eb      	lsls	r3, r5, #31
 8007ce4:	d5d6      	bpl.n	8007c94 <_dtoa_r+0xa68>
 8007ce6:	2d39      	cmp	r5, #57	@ 0x39
 8007ce8:	d1d2      	bne.n	8007c90 <_dtoa_r+0xa64>
 8007cea:	2339      	movs	r3, #57	@ 0x39
 8007cec:	9a06      	ldr	r2, [sp, #24]
 8007cee:	7013      	strb	r3, [r2, #0]
 8007cf0:	0023      	movs	r3, r4
 8007cf2:	001c      	movs	r4, r3
 8007cf4:	3b01      	subs	r3, #1
 8007cf6:	781a      	ldrb	r2, [r3, #0]
 8007cf8:	2a39      	cmp	r2, #57	@ 0x39
 8007cfa:	d050      	beq.n	8007d9e <_dtoa_r+0xb72>
 8007cfc:	3201      	adds	r2, #1
 8007cfe:	701a      	strb	r2, [r3, #0]
 8007d00:	e4fe      	b.n	8007700 <_dtoa_r+0x4d4>
 8007d02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	dd03      	ble.n	8007d10 <_dtoa_r+0xae4>
 8007d08:	2d39      	cmp	r5, #57	@ 0x39
 8007d0a:	d0ee      	beq.n	8007cea <_dtoa_r+0xabe>
 8007d0c:	3501      	adds	r5, #1
 8007d0e:	e7c1      	b.n	8007c94 <_dtoa_r+0xa68>
 8007d10:	9b06      	ldr	r3, [sp, #24]
 8007d12:	9a06      	ldr	r2, [sp, #24]
 8007d14:	701d      	strb	r5, [r3, #0]
 8007d16:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d02b      	beq.n	8007d74 <_dtoa_r+0xb48>
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	220a      	movs	r2, #10
 8007d20:	9905      	ldr	r1, [sp, #20]
 8007d22:	9803      	ldr	r0, [sp, #12]
 8007d24:	f000 f9e0 	bl	80080e8 <__multadd>
 8007d28:	9b04      	ldr	r3, [sp, #16]
 8007d2a:	9005      	str	r0, [sp, #20]
 8007d2c:	429f      	cmp	r7, r3
 8007d2e:	d109      	bne.n	8007d44 <_dtoa_r+0xb18>
 8007d30:	0039      	movs	r1, r7
 8007d32:	2300      	movs	r3, #0
 8007d34:	220a      	movs	r2, #10
 8007d36:	9803      	ldr	r0, [sp, #12]
 8007d38:	f000 f9d6 	bl	80080e8 <__multadd>
 8007d3c:	0007      	movs	r7, r0
 8007d3e:	9004      	str	r0, [sp, #16]
 8007d40:	9406      	str	r4, [sp, #24]
 8007d42:	e778      	b.n	8007c36 <_dtoa_r+0xa0a>
 8007d44:	0039      	movs	r1, r7
 8007d46:	2300      	movs	r3, #0
 8007d48:	220a      	movs	r2, #10
 8007d4a:	9803      	ldr	r0, [sp, #12]
 8007d4c:	f000 f9cc 	bl	80080e8 <__multadd>
 8007d50:	2300      	movs	r3, #0
 8007d52:	0007      	movs	r7, r0
 8007d54:	220a      	movs	r2, #10
 8007d56:	9904      	ldr	r1, [sp, #16]
 8007d58:	9803      	ldr	r0, [sp, #12]
 8007d5a:	f000 f9c5 	bl	80080e8 <__multadd>
 8007d5e:	9004      	str	r0, [sp, #16]
 8007d60:	e7ee      	b.n	8007d40 <_dtoa_r+0xb14>
 8007d62:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007d64:	2401      	movs	r4, #1
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	dd00      	ble.n	8007d6c <_dtoa_r+0xb40>
 8007d6a:	001c      	movs	r4, r3
 8007d6c:	9704      	str	r7, [sp, #16]
 8007d6e:	2700      	movs	r7, #0
 8007d70:	9b08      	ldr	r3, [sp, #32]
 8007d72:	191c      	adds	r4, r3, r4
 8007d74:	9905      	ldr	r1, [sp, #20]
 8007d76:	2201      	movs	r2, #1
 8007d78:	9803      	ldr	r0, [sp, #12]
 8007d7a:	f000 fb67 	bl	800844c <__lshift>
 8007d7e:	0031      	movs	r1, r6
 8007d80:	9005      	str	r0, [sp, #20]
 8007d82:	f000 fbcf 	bl	8008524 <__mcmp>
 8007d86:	2800      	cmp	r0, #0
 8007d88:	dcb2      	bgt.n	8007cf0 <_dtoa_r+0xac4>
 8007d8a:	d101      	bne.n	8007d90 <_dtoa_r+0xb64>
 8007d8c:	07ed      	lsls	r5, r5, #31
 8007d8e:	d4af      	bmi.n	8007cf0 <_dtoa_r+0xac4>
 8007d90:	0023      	movs	r3, r4
 8007d92:	001c      	movs	r4, r3
 8007d94:	3b01      	subs	r3, #1
 8007d96:	781a      	ldrb	r2, [r3, #0]
 8007d98:	2a30      	cmp	r2, #48	@ 0x30
 8007d9a:	d0fa      	beq.n	8007d92 <_dtoa_r+0xb66>
 8007d9c:	e4b0      	b.n	8007700 <_dtoa_r+0x4d4>
 8007d9e:	9a08      	ldr	r2, [sp, #32]
 8007da0:	429a      	cmp	r2, r3
 8007da2:	d1a6      	bne.n	8007cf2 <_dtoa_r+0xac6>
 8007da4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007da6:	3301      	adds	r3, #1
 8007da8:	930c      	str	r3, [sp, #48]	@ 0x30
 8007daa:	2331      	movs	r3, #49	@ 0x31
 8007dac:	7013      	strb	r3, [r2, #0]
 8007dae:	e4a7      	b.n	8007700 <_dtoa_r+0x4d4>
 8007db0:	4b14      	ldr	r3, [pc, #80]	@ (8007e04 <_dtoa_r+0xbd8>)
 8007db2:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8007db4:	9308      	str	r3, [sp, #32]
 8007db6:	4b14      	ldr	r3, [pc, #80]	@ (8007e08 <_dtoa_r+0xbdc>)
 8007db8:	2a00      	cmp	r2, #0
 8007dba:	d001      	beq.n	8007dc0 <_dtoa_r+0xb94>
 8007dbc:	f7ff fa7e 	bl	80072bc <_dtoa_r+0x90>
 8007dc0:	f7ff fa7e 	bl	80072c0 <_dtoa_r+0x94>
 8007dc4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	dc00      	bgt.n	8007dcc <_dtoa_r+0xba0>
 8007dca:	e648      	b.n	8007a5e <_dtoa_r+0x832>
 8007dcc:	2001      	movs	r0, #1
 8007dce:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8007dd0:	e665      	b.n	8007a9e <_dtoa_r+0x872>
 8007dd2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dd4:	2b00      	cmp	r3, #0
 8007dd6:	dc00      	bgt.n	8007dda <_dtoa_r+0xbae>
 8007dd8:	e6a9      	b.n	8007b2e <_dtoa_r+0x902>
 8007dda:	2400      	movs	r4, #0
 8007ddc:	0031      	movs	r1, r6
 8007dde:	9805      	ldr	r0, [sp, #20]
 8007de0:	f7ff f99e 	bl	8007120 <quorem>
 8007de4:	9b08      	ldr	r3, [sp, #32]
 8007de6:	3030      	adds	r0, #48	@ 0x30
 8007de8:	5518      	strb	r0, [r3, r4]
 8007dea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007dec:	3401      	adds	r4, #1
 8007dee:	0005      	movs	r5, r0
 8007df0:	42a3      	cmp	r3, r4
 8007df2:	ddb6      	ble.n	8007d62 <_dtoa_r+0xb36>
 8007df4:	2300      	movs	r3, #0
 8007df6:	220a      	movs	r2, #10
 8007df8:	9905      	ldr	r1, [sp, #20]
 8007dfa:	9803      	ldr	r0, [sp, #12]
 8007dfc:	f000 f974 	bl	80080e8 <__multadd>
 8007e00:	9005      	str	r0, [sp, #20]
 8007e02:	e7eb      	b.n	8007ddc <_dtoa_r+0xbb0>
 8007e04:	08009480 	.word	0x08009480
 8007e08:	08009488 	.word	0x08009488

08007e0c <_free_r>:
 8007e0c:	b570      	push	{r4, r5, r6, lr}
 8007e0e:	0005      	movs	r5, r0
 8007e10:	1e0c      	subs	r4, r1, #0
 8007e12:	d010      	beq.n	8007e36 <_free_r+0x2a>
 8007e14:	3c04      	subs	r4, #4
 8007e16:	6823      	ldr	r3, [r4, #0]
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	da00      	bge.n	8007e1e <_free_r+0x12>
 8007e1c:	18e4      	adds	r4, r4, r3
 8007e1e:	0028      	movs	r0, r5
 8007e20:	f000 f8ea 	bl	8007ff8 <__malloc_lock>
 8007e24:	4a1d      	ldr	r2, [pc, #116]	@ (8007e9c <_free_r+0x90>)
 8007e26:	6813      	ldr	r3, [r2, #0]
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	d105      	bne.n	8007e38 <_free_r+0x2c>
 8007e2c:	6063      	str	r3, [r4, #4]
 8007e2e:	6014      	str	r4, [r2, #0]
 8007e30:	0028      	movs	r0, r5
 8007e32:	f000 f8e9 	bl	8008008 <__malloc_unlock>
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	42a3      	cmp	r3, r4
 8007e3a:	d908      	bls.n	8007e4e <_free_r+0x42>
 8007e3c:	6820      	ldr	r0, [r4, #0]
 8007e3e:	1821      	adds	r1, r4, r0
 8007e40:	428b      	cmp	r3, r1
 8007e42:	d1f3      	bne.n	8007e2c <_free_r+0x20>
 8007e44:	6819      	ldr	r1, [r3, #0]
 8007e46:	685b      	ldr	r3, [r3, #4]
 8007e48:	1809      	adds	r1, r1, r0
 8007e4a:	6021      	str	r1, [r4, #0]
 8007e4c:	e7ee      	b.n	8007e2c <_free_r+0x20>
 8007e4e:	001a      	movs	r2, r3
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d001      	beq.n	8007e5a <_free_r+0x4e>
 8007e56:	42a3      	cmp	r3, r4
 8007e58:	d9f9      	bls.n	8007e4e <_free_r+0x42>
 8007e5a:	6811      	ldr	r1, [r2, #0]
 8007e5c:	1850      	adds	r0, r2, r1
 8007e5e:	42a0      	cmp	r0, r4
 8007e60:	d10b      	bne.n	8007e7a <_free_r+0x6e>
 8007e62:	6820      	ldr	r0, [r4, #0]
 8007e64:	1809      	adds	r1, r1, r0
 8007e66:	1850      	adds	r0, r2, r1
 8007e68:	6011      	str	r1, [r2, #0]
 8007e6a:	4283      	cmp	r3, r0
 8007e6c:	d1e0      	bne.n	8007e30 <_free_r+0x24>
 8007e6e:	6818      	ldr	r0, [r3, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
 8007e72:	1841      	adds	r1, r0, r1
 8007e74:	6011      	str	r1, [r2, #0]
 8007e76:	6053      	str	r3, [r2, #4]
 8007e78:	e7da      	b.n	8007e30 <_free_r+0x24>
 8007e7a:	42a0      	cmp	r0, r4
 8007e7c:	d902      	bls.n	8007e84 <_free_r+0x78>
 8007e7e:	230c      	movs	r3, #12
 8007e80:	602b      	str	r3, [r5, #0]
 8007e82:	e7d5      	b.n	8007e30 <_free_r+0x24>
 8007e84:	6820      	ldr	r0, [r4, #0]
 8007e86:	1821      	adds	r1, r4, r0
 8007e88:	428b      	cmp	r3, r1
 8007e8a:	d103      	bne.n	8007e94 <_free_r+0x88>
 8007e8c:	6819      	ldr	r1, [r3, #0]
 8007e8e:	685b      	ldr	r3, [r3, #4]
 8007e90:	1809      	adds	r1, r1, r0
 8007e92:	6021      	str	r1, [r4, #0]
 8007e94:	6063      	str	r3, [r4, #4]
 8007e96:	6054      	str	r4, [r2, #4]
 8007e98:	e7ca      	b.n	8007e30 <_free_r+0x24>
 8007e9a:	46c0      	nop			@ (mov r8, r8)
 8007e9c:	200004b4 	.word	0x200004b4

08007ea0 <malloc>:
 8007ea0:	b510      	push	{r4, lr}
 8007ea2:	4b03      	ldr	r3, [pc, #12]	@ (8007eb0 <malloc+0x10>)
 8007ea4:	0001      	movs	r1, r0
 8007ea6:	6818      	ldr	r0, [r3, #0]
 8007ea8:	f000 f826 	bl	8007ef8 <_malloc_r>
 8007eac:	bd10      	pop	{r4, pc}
 8007eae:	46c0      	nop			@ (mov r8, r8)
 8007eb0:	20000018 	.word	0x20000018

08007eb4 <sbrk_aligned>:
 8007eb4:	b570      	push	{r4, r5, r6, lr}
 8007eb6:	4e0f      	ldr	r6, [pc, #60]	@ (8007ef4 <sbrk_aligned+0x40>)
 8007eb8:	000d      	movs	r5, r1
 8007eba:	6831      	ldr	r1, [r6, #0]
 8007ebc:	0004      	movs	r4, r0
 8007ebe:	2900      	cmp	r1, #0
 8007ec0:	d102      	bne.n	8007ec8 <sbrk_aligned+0x14>
 8007ec2:	f000 fe67 	bl	8008b94 <_sbrk_r>
 8007ec6:	6030      	str	r0, [r6, #0]
 8007ec8:	0029      	movs	r1, r5
 8007eca:	0020      	movs	r0, r4
 8007ecc:	f000 fe62 	bl	8008b94 <_sbrk_r>
 8007ed0:	1c43      	adds	r3, r0, #1
 8007ed2:	d103      	bne.n	8007edc <sbrk_aligned+0x28>
 8007ed4:	2501      	movs	r5, #1
 8007ed6:	426d      	negs	r5, r5
 8007ed8:	0028      	movs	r0, r5
 8007eda:	bd70      	pop	{r4, r5, r6, pc}
 8007edc:	2303      	movs	r3, #3
 8007ede:	1cc5      	adds	r5, r0, #3
 8007ee0:	439d      	bics	r5, r3
 8007ee2:	42a8      	cmp	r0, r5
 8007ee4:	d0f8      	beq.n	8007ed8 <sbrk_aligned+0x24>
 8007ee6:	1a29      	subs	r1, r5, r0
 8007ee8:	0020      	movs	r0, r4
 8007eea:	f000 fe53 	bl	8008b94 <_sbrk_r>
 8007eee:	3001      	adds	r0, #1
 8007ef0:	d1f2      	bne.n	8007ed8 <sbrk_aligned+0x24>
 8007ef2:	e7ef      	b.n	8007ed4 <sbrk_aligned+0x20>
 8007ef4:	200004b0 	.word	0x200004b0

08007ef8 <_malloc_r>:
 8007ef8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007efa:	2203      	movs	r2, #3
 8007efc:	1ccb      	adds	r3, r1, #3
 8007efe:	4393      	bics	r3, r2
 8007f00:	3308      	adds	r3, #8
 8007f02:	0005      	movs	r5, r0
 8007f04:	001f      	movs	r7, r3
 8007f06:	2b0c      	cmp	r3, #12
 8007f08:	d234      	bcs.n	8007f74 <_malloc_r+0x7c>
 8007f0a:	270c      	movs	r7, #12
 8007f0c:	42b9      	cmp	r1, r7
 8007f0e:	d833      	bhi.n	8007f78 <_malloc_r+0x80>
 8007f10:	0028      	movs	r0, r5
 8007f12:	f000 f871 	bl	8007ff8 <__malloc_lock>
 8007f16:	4e37      	ldr	r6, [pc, #220]	@ (8007ff4 <_malloc_r+0xfc>)
 8007f18:	6833      	ldr	r3, [r6, #0]
 8007f1a:	001c      	movs	r4, r3
 8007f1c:	2c00      	cmp	r4, #0
 8007f1e:	d12f      	bne.n	8007f80 <_malloc_r+0x88>
 8007f20:	0039      	movs	r1, r7
 8007f22:	0028      	movs	r0, r5
 8007f24:	f7ff ffc6 	bl	8007eb4 <sbrk_aligned>
 8007f28:	0004      	movs	r4, r0
 8007f2a:	1c43      	adds	r3, r0, #1
 8007f2c:	d15f      	bne.n	8007fee <_malloc_r+0xf6>
 8007f2e:	6834      	ldr	r4, [r6, #0]
 8007f30:	9400      	str	r4, [sp, #0]
 8007f32:	9b00      	ldr	r3, [sp, #0]
 8007f34:	2b00      	cmp	r3, #0
 8007f36:	d14a      	bne.n	8007fce <_malloc_r+0xd6>
 8007f38:	2c00      	cmp	r4, #0
 8007f3a:	d052      	beq.n	8007fe2 <_malloc_r+0xea>
 8007f3c:	6823      	ldr	r3, [r4, #0]
 8007f3e:	0028      	movs	r0, r5
 8007f40:	18e3      	adds	r3, r4, r3
 8007f42:	9900      	ldr	r1, [sp, #0]
 8007f44:	9301      	str	r3, [sp, #4]
 8007f46:	f000 fe25 	bl	8008b94 <_sbrk_r>
 8007f4a:	9b01      	ldr	r3, [sp, #4]
 8007f4c:	4283      	cmp	r3, r0
 8007f4e:	d148      	bne.n	8007fe2 <_malloc_r+0xea>
 8007f50:	6823      	ldr	r3, [r4, #0]
 8007f52:	0028      	movs	r0, r5
 8007f54:	1aff      	subs	r7, r7, r3
 8007f56:	0039      	movs	r1, r7
 8007f58:	f7ff ffac 	bl	8007eb4 <sbrk_aligned>
 8007f5c:	3001      	adds	r0, #1
 8007f5e:	d040      	beq.n	8007fe2 <_malloc_r+0xea>
 8007f60:	6823      	ldr	r3, [r4, #0]
 8007f62:	19db      	adds	r3, r3, r7
 8007f64:	6023      	str	r3, [r4, #0]
 8007f66:	6833      	ldr	r3, [r6, #0]
 8007f68:	685a      	ldr	r2, [r3, #4]
 8007f6a:	2a00      	cmp	r2, #0
 8007f6c:	d133      	bne.n	8007fd6 <_malloc_r+0xde>
 8007f6e:	9b00      	ldr	r3, [sp, #0]
 8007f70:	6033      	str	r3, [r6, #0]
 8007f72:	e019      	b.n	8007fa8 <_malloc_r+0xb0>
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	dac9      	bge.n	8007f0c <_malloc_r+0x14>
 8007f78:	230c      	movs	r3, #12
 8007f7a:	602b      	str	r3, [r5, #0]
 8007f7c:	2000      	movs	r0, #0
 8007f7e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8007f80:	6821      	ldr	r1, [r4, #0]
 8007f82:	1bc9      	subs	r1, r1, r7
 8007f84:	d420      	bmi.n	8007fc8 <_malloc_r+0xd0>
 8007f86:	290b      	cmp	r1, #11
 8007f88:	d90a      	bls.n	8007fa0 <_malloc_r+0xa8>
 8007f8a:	19e2      	adds	r2, r4, r7
 8007f8c:	6027      	str	r7, [r4, #0]
 8007f8e:	42a3      	cmp	r3, r4
 8007f90:	d104      	bne.n	8007f9c <_malloc_r+0xa4>
 8007f92:	6032      	str	r2, [r6, #0]
 8007f94:	6863      	ldr	r3, [r4, #4]
 8007f96:	6011      	str	r1, [r2, #0]
 8007f98:	6053      	str	r3, [r2, #4]
 8007f9a:	e005      	b.n	8007fa8 <_malloc_r+0xb0>
 8007f9c:	605a      	str	r2, [r3, #4]
 8007f9e:	e7f9      	b.n	8007f94 <_malloc_r+0x9c>
 8007fa0:	6862      	ldr	r2, [r4, #4]
 8007fa2:	42a3      	cmp	r3, r4
 8007fa4:	d10e      	bne.n	8007fc4 <_malloc_r+0xcc>
 8007fa6:	6032      	str	r2, [r6, #0]
 8007fa8:	0028      	movs	r0, r5
 8007faa:	f000 f82d 	bl	8008008 <__malloc_unlock>
 8007fae:	0020      	movs	r0, r4
 8007fb0:	2207      	movs	r2, #7
 8007fb2:	300b      	adds	r0, #11
 8007fb4:	1d23      	adds	r3, r4, #4
 8007fb6:	4390      	bics	r0, r2
 8007fb8:	1ac2      	subs	r2, r0, r3
 8007fba:	4298      	cmp	r0, r3
 8007fbc:	d0df      	beq.n	8007f7e <_malloc_r+0x86>
 8007fbe:	1a1b      	subs	r3, r3, r0
 8007fc0:	50a3      	str	r3, [r4, r2]
 8007fc2:	e7dc      	b.n	8007f7e <_malloc_r+0x86>
 8007fc4:	605a      	str	r2, [r3, #4]
 8007fc6:	e7ef      	b.n	8007fa8 <_malloc_r+0xb0>
 8007fc8:	0023      	movs	r3, r4
 8007fca:	6864      	ldr	r4, [r4, #4]
 8007fcc:	e7a6      	b.n	8007f1c <_malloc_r+0x24>
 8007fce:	9c00      	ldr	r4, [sp, #0]
 8007fd0:	6863      	ldr	r3, [r4, #4]
 8007fd2:	9300      	str	r3, [sp, #0]
 8007fd4:	e7ad      	b.n	8007f32 <_malloc_r+0x3a>
 8007fd6:	001a      	movs	r2, r3
 8007fd8:	685b      	ldr	r3, [r3, #4]
 8007fda:	42a3      	cmp	r3, r4
 8007fdc:	d1fb      	bne.n	8007fd6 <_malloc_r+0xde>
 8007fde:	2300      	movs	r3, #0
 8007fe0:	e7da      	b.n	8007f98 <_malloc_r+0xa0>
 8007fe2:	230c      	movs	r3, #12
 8007fe4:	0028      	movs	r0, r5
 8007fe6:	602b      	str	r3, [r5, #0]
 8007fe8:	f000 f80e 	bl	8008008 <__malloc_unlock>
 8007fec:	e7c6      	b.n	8007f7c <_malloc_r+0x84>
 8007fee:	6007      	str	r7, [r0, #0]
 8007ff0:	e7da      	b.n	8007fa8 <_malloc_r+0xb0>
 8007ff2:	46c0      	nop			@ (mov r8, r8)
 8007ff4:	200004b4 	.word	0x200004b4

08007ff8 <__malloc_lock>:
 8007ff8:	b510      	push	{r4, lr}
 8007ffa:	4802      	ldr	r0, [pc, #8]	@ (8008004 <__malloc_lock+0xc>)
 8007ffc:	f7ff f883 	bl	8007106 <__retarget_lock_acquire_recursive>
 8008000:	bd10      	pop	{r4, pc}
 8008002:	46c0      	nop			@ (mov r8, r8)
 8008004:	200004ac 	.word	0x200004ac

08008008 <__malloc_unlock>:
 8008008:	b510      	push	{r4, lr}
 800800a:	4802      	ldr	r0, [pc, #8]	@ (8008014 <__malloc_unlock+0xc>)
 800800c:	f7ff f87c 	bl	8007108 <__retarget_lock_release_recursive>
 8008010:	bd10      	pop	{r4, pc}
 8008012:	46c0      	nop			@ (mov r8, r8)
 8008014:	200004ac 	.word	0x200004ac

08008018 <_Balloc>:
 8008018:	b570      	push	{r4, r5, r6, lr}
 800801a:	69c5      	ldr	r5, [r0, #28]
 800801c:	0006      	movs	r6, r0
 800801e:	000c      	movs	r4, r1
 8008020:	2d00      	cmp	r5, #0
 8008022:	d10e      	bne.n	8008042 <_Balloc+0x2a>
 8008024:	2010      	movs	r0, #16
 8008026:	f7ff ff3b 	bl	8007ea0 <malloc>
 800802a:	1e02      	subs	r2, r0, #0
 800802c:	61f0      	str	r0, [r6, #28]
 800802e:	d104      	bne.n	800803a <_Balloc+0x22>
 8008030:	216b      	movs	r1, #107	@ 0x6b
 8008032:	4b19      	ldr	r3, [pc, #100]	@ (8008098 <_Balloc+0x80>)
 8008034:	4819      	ldr	r0, [pc, #100]	@ (800809c <_Balloc+0x84>)
 8008036:	f000 fdc9 	bl	8008bcc <__assert_func>
 800803a:	6045      	str	r5, [r0, #4]
 800803c:	6085      	str	r5, [r0, #8]
 800803e:	6005      	str	r5, [r0, #0]
 8008040:	60c5      	str	r5, [r0, #12]
 8008042:	69f5      	ldr	r5, [r6, #28]
 8008044:	68eb      	ldr	r3, [r5, #12]
 8008046:	2b00      	cmp	r3, #0
 8008048:	d013      	beq.n	8008072 <_Balloc+0x5a>
 800804a:	69f3      	ldr	r3, [r6, #28]
 800804c:	00a2      	lsls	r2, r4, #2
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	189b      	adds	r3, r3, r2
 8008052:	6818      	ldr	r0, [r3, #0]
 8008054:	2800      	cmp	r0, #0
 8008056:	d118      	bne.n	800808a <_Balloc+0x72>
 8008058:	2101      	movs	r1, #1
 800805a:	000d      	movs	r5, r1
 800805c:	40a5      	lsls	r5, r4
 800805e:	1d6a      	adds	r2, r5, #5
 8008060:	0030      	movs	r0, r6
 8008062:	0092      	lsls	r2, r2, #2
 8008064:	f000 fdd0 	bl	8008c08 <_calloc_r>
 8008068:	2800      	cmp	r0, #0
 800806a:	d00c      	beq.n	8008086 <_Balloc+0x6e>
 800806c:	6044      	str	r4, [r0, #4]
 800806e:	6085      	str	r5, [r0, #8]
 8008070:	e00d      	b.n	800808e <_Balloc+0x76>
 8008072:	2221      	movs	r2, #33	@ 0x21
 8008074:	2104      	movs	r1, #4
 8008076:	0030      	movs	r0, r6
 8008078:	f000 fdc6 	bl	8008c08 <_calloc_r>
 800807c:	69f3      	ldr	r3, [r6, #28]
 800807e:	60e8      	str	r0, [r5, #12]
 8008080:	68db      	ldr	r3, [r3, #12]
 8008082:	2b00      	cmp	r3, #0
 8008084:	d1e1      	bne.n	800804a <_Balloc+0x32>
 8008086:	2000      	movs	r0, #0
 8008088:	bd70      	pop	{r4, r5, r6, pc}
 800808a:	6802      	ldr	r2, [r0, #0]
 800808c:	601a      	str	r2, [r3, #0]
 800808e:	2300      	movs	r3, #0
 8008090:	6103      	str	r3, [r0, #16]
 8008092:	60c3      	str	r3, [r0, #12]
 8008094:	e7f8      	b.n	8008088 <_Balloc+0x70>
 8008096:	46c0      	nop			@ (mov r8, r8)
 8008098:	0800948d 	.word	0x0800948d
 800809c:	0800950d 	.word	0x0800950d

080080a0 <_Bfree>:
 80080a0:	b570      	push	{r4, r5, r6, lr}
 80080a2:	69c6      	ldr	r6, [r0, #28]
 80080a4:	0005      	movs	r5, r0
 80080a6:	000c      	movs	r4, r1
 80080a8:	2e00      	cmp	r6, #0
 80080aa:	d10e      	bne.n	80080ca <_Bfree+0x2a>
 80080ac:	2010      	movs	r0, #16
 80080ae:	f7ff fef7 	bl	8007ea0 <malloc>
 80080b2:	1e02      	subs	r2, r0, #0
 80080b4:	61e8      	str	r0, [r5, #28]
 80080b6:	d104      	bne.n	80080c2 <_Bfree+0x22>
 80080b8:	218f      	movs	r1, #143	@ 0x8f
 80080ba:	4b09      	ldr	r3, [pc, #36]	@ (80080e0 <_Bfree+0x40>)
 80080bc:	4809      	ldr	r0, [pc, #36]	@ (80080e4 <_Bfree+0x44>)
 80080be:	f000 fd85 	bl	8008bcc <__assert_func>
 80080c2:	6046      	str	r6, [r0, #4]
 80080c4:	6086      	str	r6, [r0, #8]
 80080c6:	6006      	str	r6, [r0, #0]
 80080c8:	60c6      	str	r6, [r0, #12]
 80080ca:	2c00      	cmp	r4, #0
 80080cc:	d007      	beq.n	80080de <_Bfree+0x3e>
 80080ce:	69eb      	ldr	r3, [r5, #28]
 80080d0:	6862      	ldr	r2, [r4, #4]
 80080d2:	68db      	ldr	r3, [r3, #12]
 80080d4:	0092      	lsls	r2, r2, #2
 80080d6:	189b      	adds	r3, r3, r2
 80080d8:	681a      	ldr	r2, [r3, #0]
 80080da:	6022      	str	r2, [r4, #0]
 80080dc:	601c      	str	r4, [r3, #0]
 80080de:	bd70      	pop	{r4, r5, r6, pc}
 80080e0:	0800948d 	.word	0x0800948d
 80080e4:	0800950d 	.word	0x0800950d

080080e8 <__multadd>:
 80080e8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80080ea:	000f      	movs	r7, r1
 80080ec:	9001      	str	r0, [sp, #4]
 80080ee:	000c      	movs	r4, r1
 80080f0:	001e      	movs	r6, r3
 80080f2:	2000      	movs	r0, #0
 80080f4:	690d      	ldr	r5, [r1, #16]
 80080f6:	3714      	adds	r7, #20
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	3001      	adds	r0, #1
 80080fc:	b299      	uxth	r1, r3
 80080fe:	4351      	muls	r1, r2
 8008100:	0c1b      	lsrs	r3, r3, #16
 8008102:	4353      	muls	r3, r2
 8008104:	1989      	adds	r1, r1, r6
 8008106:	0c0e      	lsrs	r6, r1, #16
 8008108:	199b      	adds	r3, r3, r6
 800810a:	0c1e      	lsrs	r6, r3, #16
 800810c:	b289      	uxth	r1, r1
 800810e:	041b      	lsls	r3, r3, #16
 8008110:	185b      	adds	r3, r3, r1
 8008112:	c708      	stmia	r7!, {r3}
 8008114:	4285      	cmp	r5, r0
 8008116:	dcef      	bgt.n	80080f8 <__multadd+0x10>
 8008118:	2e00      	cmp	r6, #0
 800811a:	d022      	beq.n	8008162 <__multadd+0x7a>
 800811c:	68a3      	ldr	r3, [r4, #8]
 800811e:	42ab      	cmp	r3, r5
 8008120:	dc19      	bgt.n	8008156 <__multadd+0x6e>
 8008122:	6861      	ldr	r1, [r4, #4]
 8008124:	9801      	ldr	r0, [sp, #4]
 8008126:	3101      	adds	r1, #1
 8008128:	f7ff ff76 	bl	8008018 <_Balloc>
 800812c:	1e07      	subs	r7, r0, #0
 800812e:	d105      	bne.n	800813c <__multadd+0x54>
 8008130:	003a      	movs	r2, r7
 8008132:	21ba      	movs	r1, #186	@ 0xba
 8008134:	4b0c      	ldr	r3, [pc, #48]	@ (8008168 <__multadd+0x80>)
 8008136:	480d      	ldr	r0, [pc, #52]	@ (800816c <__multadd+0x84>)
 8008138:	f000 fd48 	bl	8008bcc <__assert_func>
 800813c:	0021      	movs	r1, r4
 800813e:	6922      	ldr	r2, [r4, #16]
 8008140:	310c      	adds	r1, #12
 8008142:	3202      	adds	r2, #2
 8008144:	0092      	lsls	r2, r2, #2
 8008146:	300c      	adds	r0, #12
 8008148:	f000 fd36 	bl	8008bb8 <memcpy>
 800814c:	0021      	movs	r1, r4
 800814e:	9801      	ldr	r0, [sp, #4]
 8008150:	f7ff ffa6 	bl	80080a0 <_Bfree>
 8008154:	003c      	movs	r4, r7
 8008156:	1d2b      	adds	r3, r5, #4
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	18e3      	adds	r3, r4, r3
 800815c:	3501      	adds	r5, #1
 800815e:	605e      	str	r6, [r3, #4]
 8008160:	6125      	str	r5, [r4, #16]
 8008162:	0020      	movs	r0, r4
 8008164:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008166:	46c0      	nop			@ (mov r8, r8)
 8008168:	080094fc 	.word	0x080094fc
 800816c:	0800950d 	.word	0x0800950d

08008170 <__hi0bits>:
 8008170:	2280      	movs	r2, #128	@ 0x80
 8008172:	0003      	movs	r3, r0
 8008174:	0252      	lsls	r2, r2, #9
 8008176:	2000      	movs	r0, #0
 8008178:	4293      	cmp	r3, r2
 800817a:	d201      	bcs.n	8008180 <__hi0bits+0x10>
 800817c:	041b      	lsls	r3, r3, #16
 800817e:	3010      	adds	r0, #16
 8008180:	2280      	movs	r2, #128	@ 0x80
 8008182:	0452      	lsls	r2, r2, #17
 8008184:	4293      	cmp	r3, r2
 8008186:	d201      	bcs.n	800818c <__hi0bits+0x1c>
 8008188:	3008      	adds	r0, #8
 800818a:	021b      	lsls	r3, r3, #8
 800818c:	2280      	movs	r2, #128	@ 0x80
 800818e:	0552      	lsls	r2, r2, #21
 8008190:	4293      	cmp	r3, r2
 8008192:	d201      	bcs.n	8008198 <__hi0bits+0x28>
 8008194:	3004      	adds	r0, #4
 8008196:	011b      	lsls	r3, r3, #4
 8008198:	2280      	movs	r2, #128	@ 0x80
 800819a:	05d2      	lsls	r2, r2, #23
 800819c:	4293      	cmp	r3, r2
 800819e:	d201      	bcs.n	80081a4 <__hi0bits+0x34>
 80081a0:	3002      	adds	r0, #2
 80081a2:	009b      	lsls	r3, r3, #2
 80081a4:	2b00      	cmp	r3, #0
 80081a6:	db03      	blt.n	80081b0 <__hi0bits+0x40>
 80081a8:	3001      	adds	r0, #1
 80081aa:	4213      	tst	r3, r2
 80081ac:	d100      	bne.n	80081b0 <__hi0bits+0x40>
 80081ae:	2020      	movs	r0, #32
 80081b0:	4770      	bx	lr

080081b2 <__lo0bits>:
 80081b2:	6803      	ldr	r3, [r0, #0]
 80081b4:	0001      	movs	r1, r0
 80081b6:	2207      	movs	r2, #7
 80081b8:	0018      	movs	r0, r3
 80081ba:	4010      	ands	r0, r2
 80081bc:	4213      	tst	r3, r2
 80081be:	d00d      	beq.n	80081dc <__lo0bits+0x2a>
 80081c0:	3a06      	subs	r2, #6
 80081c2:	2000      	movs	r0, #0
 80081c4:	4213      	tst	r3, r2
 80081c6:	d105      	bne.n	80081d4 <__lo0bits+0x22>
 80081c8:	3002      	adds	r0, #2
 80081ca:	4203      	tst	r3, r0
 80081cc:	d003      	beq.n	80081d6 <__lo0bits+0x24>
 80081ce:	40d3      	lsrs	r3, r2
 80081d0:	0010      	movs	r0, r2
 80081d2:	600b      	str	r3, [r1, #0]
 80081d4:	4770      	bx	lr
 80081d6:	089b      	lsrs	r3, r3, #2
 80081d8:	600b      	str	r3, [r1, #0]
 80081da:	e7fb      	b.n	80081d4 <__lo0bits+0x22>
 80081dc:	b29a      	uxth	r2, r3
 80081de:	2a00      	cmp	r2, #0
 80081e0:	d101      	bne.n	80081e6 <__lo0bits+0x34>
 80081e2:	2010      	movs	r0, #16
 80081e4:	0c1b      	lsrs	r3, r3, #16
 80081e6:	b2da      	uxtb	r2, r3
 80081e8:	2a00      	cmp	r2, #0
 80081ea:	d101      	bne.n	80081f0 <__lo0bits+0x3e>
 80081ec:	3008      	adds	r0, #8
 80081ee:	0a1b      	lsrs	r3, r3, #8
 80081f0:	071a      	lsls	r2, r3, #28
 80081f2:	d101      	bne.n	80081f8 <__lo0bits+0x46>
 80081f4:	3004      	adds	r0, #4
 80081f6:	091b      	lsrs	r3, r3, #4
 80081f8:	079a      	lsls	r2, r3, #30
 80081fa:	d101      	bne.n	8008200 <__lo0bits+0x4e>
 80081fc:	3002      	adds	r0, #2
 80081fe:	089b      	lsrs	r3, r3, #2
 8008200:	07da      	lsls	r2, r3, #31
 8008202:	d4e9      	bmi.n	80081d8 <__lo0bits+0x26>
 8008204:	3001      	adds	r0, #1
 8008206:	085b      	lsrs	r3, r3, #1
 8008208:	d1e6      	bne.n	80081d8 <__lo0bits+0x26>
 800820a:	2020      	movs	r0, #32
 800820c:	e7e2      	b.n	80081d4 <__lo0bits+0x22>
	...

08008210 <__i2b>:
 8008210:	b510      	push	{r4, lr}
 8008212:	000c      	movs	r4, r1
 8008214:	2101      	movs	r1, #1
 8008216:	f7ff feff 	bl	8008018 <_Balloc>
 800821a:	2800      	cmp	r0, #0
 800821c:	d107      	bne.n	800822e <__i2b+0x1e>
 800821e:	2146      	movs	r1, #70	@ 0x46
 8008220:	4c05      	ldr	r4, [pc, #20]	@ (8008238 <__i2b+0x28>)
 8008222:	0002      	movs	r2, r0
 8008224:	4b05      	ldr	r3, [pc, #20]	@ (800823c <__i2b+0x2c>)
 8008226:	0020      	movs	r0, r4
 8008228:	31ff      	adds	r1, #255	@ 0xff
 800822a:	f000 fccf 	bl	8008bcc <__assert_func>
 800822e:	2301      	movs	r3, #1
 8008230:	6144      	str	r4, [r0, #20]
 8008232:	6103      	str	r3, [r0, #16]
 8008234:	bd10      	pop	{r4, pc}
 8008236:	46c0      	nop			@ (mov r8, r8)
 8008238:	0800950d 	.word	0x0800950d
 800823c:	080094fc 	.word	0x080094fc

08008240 <__multiply>:
 8008240:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008242:	0014      	movs	r4, r2
 8008244:	690a      	ldr	r2, [r1, #16]
 8008246:	6923      	ldr	r3, [r4, #16]
 8008248:	000d      	movs	r5, r1
 800824a:	b089      	sub	sp, #36	@ 0x24
 800824c:	429a      	cmp	r2, r3
 800824e:	db02      	blt.n	8008256 <__multiply+0x16>
 8008250:	0023      	movs	r3, r4
 8008252:	000c      	movs	r4, r1
 8008254:	001d      	movs	r5, r3
 8008256:	6927      	ldr	r7, [r4, #16]
 8008258:	692e      	ldr	r6, [r5, #16]
 800825a:	6861      	ldr	r1, [r4, #4]
 800825c:	19bb      	adds	r3, r7, r6
 800825e:	9300      	str	r3, [sp, #0]
 8008260:	68a3      	ldr	r3, [r4, #8]
 8008262:	19ba      	adds	r2, r7, r6
 8008264:	4293      	cmp	r3, r2
 8008266:	da00      	bge.n	800826a <__multiply+0x2a>
 8008268:	3101      	adds	r1, #1
 800826a:	f7ff fed5 	bl	8008018 <_Balloc>
 800826e:	4684      	mov	ip, r0
 8008270:	2800      	cmp	r0, #0
 8008272:	d106      	bne.n	8008282 <__multiply+0x42>
 8008274:	21b1      	movs	r1, #177	@ 0xb1
 8008276:	4662      	mov	r2, ip
 8008278:	4b44      	ldr	r3, [pc, #272]	@ (800838c <__multiply+0x14c>)
 800827a:	4845      	ldr	r0, [pc, #276]	@ (8008390 <__multiply+0x150>)
 800827c:	0049      	lsls	r1, r1, #1
 800827e:	f000 fca5 	bl	8008bcc <__assert_func>
 8008282:	0002      	movs	r2, r0
 8008284:	19bb      	adds	r3, r7, r6
 8008286:	3214      	adds	r2, #20
 8008288:	009b      	lsls	r3, r3, #2
 800828a:	18d3      	adds	r3, r2, r3
 800828c:	9301      	str	r3, [sp, #4]
 800828e:	2100      	movs	r1, #0
 8008290:	0013      	movs	r3, r2
 8008292:	9801      	ldr	r0, [sp, #4]
 8008294:	4283      	cmp	r3, r0
 8008296:	d328      	bcc.n	80082ea <__multiply+0xaa>
 8008298:	0023      	movs	r3, r4
 800829a:	00bf      	lsls	r7, r7, #2
 800829c:	3314      	adds	r3, #20
 800829e:	9304      	str	r3, [sp, #16]
 80082a0:	3514      	adds	r5, #20
 80082a2:	19db      	adds	r3, r3, r7
 80082a4:	00b6      	lsls	r6, r6, #2
 80082a6:	9302      	str	r3, [sp, #8]
 80082a8:	19ab      	adds	r3, r5, r6
 80082aa:	9307      	str	r3, [sp, #28]
 80082ac:	2304      	movs	r3, #4
 80082ae:	9305      	str	r3, [sp, #20]
 80082b0:	0023      	movs	r3, r4
 80082b2:	9902      	ldr	r1, [sp, #8]
 80082b4:	3315      	adds	r3, #21
 80082b6:	4299      	cmp	r1, r3
 80082b8:	d305      	bcc.n	80082c6 <__multiply+0x86>
 80082ba:	1b0c      	subs	r4, r1, r4
 80082bc:	3c15      	subs	r4, #21
 80082be:	08a4      	lsrs	r4, r4, #2
 80082c0:	3401      	adds	r4, #1
 80082c2:	00a3      	lsls	r3, r4, #2
 80082c4:	9305      	str	r3, [sp, #20]
 80082c6:	9b07      	ldr	r3, [sp, #28]
 80082c8:	429d      	cmp	r5, r3
 80082ca:	d310      	bcc.n	80082ee <__multiply+0xae>
 80082cc:	9b00      	ldr	r3, [sp, #0]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	dd05      	ble.n	80082de <__multiply+0x9e>
 80082d2:	9b01      	ldr	r3, [sp, #4]
 80082d4:	3b04      	subs	r3, #4
 80082d6:	9301      	str	r3, [sp, #4]
 80082d8:	681b      	ldr	r3, [r3, #0]
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d052      	beq.n	8008384 <__multiply+0x144>
 80082de:	4663      	mov	r3, ip
 80082e0:	4660      	mov	r0, ip
 80082e2:	9a00      	ldr	r2, [sp, #0]
 80082e4:	611a      	str	r2, [r3, #16]
 80082e6:	b009      	add	sp, #36	@ 0x24
 80082e8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80082ea:	c302      	stmia	r3!, {r1}
 80082ec:	e7d1      	b.n	8008292 <__multiply+0x52>
 80082ee:	682c      	ldr	r4, [r5, #0]
 80082f0:	b2a4      	uxth	r4, r4
 80082f2:	2c00      	cmp	r4, #0
 80082f4:	d01f      	beq.n	8008336 <__multiply+0xf6>
 80082f6:	2300      	movs	r3, #0
 80082f8:	0017      	movs	r7, r2
 80082fa:	9e04      	ldr	r6, [sp, #16]
 80082fc:	9303      	str	r3, [sp, #12]
 80082fe:	ce08      	ldmia	r6!, {r3}
 8008300:	6839      	ldr	r1, [r7, #0]
 8008302:	9306      	str	r3, [sp, #24]
 8008304:	466b      	mov	r3, sp
 8008306:	8b1b      	ldrh	r3, [r3, #24]
 8008308:	b288      	uxth	r0, r1
 800830a:	4363      	muls	r3, r4
 800830c:	181b      	adds	r3, r3, r0
 800830e:	9803      	ldr	r0, [sp, #12]
 8008310:	0c09      	lsrs	r1, r1, #16
 8008312:	181b      	adds	r3, r3, r0
 8008314:	9806      	ldr	r0, [sp, #24]
 8008316:	0c00      	lsrs	r0, r0, #16
 8008318:	4360      	muls	r0, r4
 800831a:	1840      	adds	r0, r0, r1
 800831c:	0c19      	lsrs	r1, r3, #16
 800831e:	1841      	adds	r1, r0, r1
 8008320:	0c08      	lsrs	r0, r1, #16
 8008322:	b29b      	uxth	r3, r3
 8008324:	0409      	lsls	r1, r1, #16
 8008326:	4319      	orrs	r1, r3
 8008328:	9b02      	ldr	r3, [sp, #8]
 800832a:	9003      	str	r0, [sp, #12]
 800832c:	c702      	stmia	r7!, {r1}
 800832e:	42b3      	cmp	r3, r6
 8008330:	d8e5      	bhi.n	80082fe <__multiply+0xbe>
 8008332:	9b05      	ldr	r3, [sp, #20]
 8008334:	50d0      	str	r0, [r2, r3]
 8008336:	682c      	ldr	r4, [r5, #0]
 8008338:	0c24      	lsrs	r4, r4, #16
 800833a:	d020      	beq.n	800837e <__multiply+0x13e>
 800833c:	2100      	movs	r1, #0
 800833e:	0010      	movs	r0, r2
 8008340:	6813      	ldr	r3, [r2, #0]
 8008342:	9e04      	ldr	r6, [sp, #16]
 8008344:	9103      	str	r1, [sp, #12]
 8008346:	6831      	ldr	r1, [r6, #0]
 8008348:	6807      	ldr	r7, [r0, #0]
 800834a:	b289      	uxth	r1, r1
 800834c:	4361      	muls	r1, r4
 800834e:	0c3f      	lsrs	r7, r7, #16
 8008350:	19c9      	adds	r1, r1, r7
 8008352:	9f03      	ldr	r7, [sp, #12]
 8008354:	b29b      	uxth	r3, r3
 8008356:	19c9      	adds	r1, r1, r7
 8008358:	040f      	lsls	r7, r1, #16
 800835a:	431f      	orrs	r7, r3
 800835c:	6007      	str	r7, [r0, #0]
 800835e:	ce80      	ldmia	r6!, {r7}
 8008360:	6843      	ldr	r3, [r0, #4]
 8008362:	0c3f      	lsrs	r7, r7, #16
 8008364:	4367      	muls	r7, r4
 8008366:	b29b      	uxth	r3, r3
 8008368:	0c09      	lsrs	r1, r1, #16
 800836a:	18fb      	adds	r3, r7, r3
 800836c:	185b      	adds	r3, r3, r1
 800836e:	0c19      	lsrs	r1, r3, #16
 8008370:	9103      	str	r1, [sp, #12]
 8008372:	9902      	ldr	r1, [sp, #8]
 8008374:	3004      	adds	r0, #4
 8008376:	42b1      	cmp	r1, r6
 8008378:	d8e5      	bhi.n	8008346 <__multiply+0x106>
 800837a:	9905      	ldr	r1, [sp, #20]
 800837c:	5053      	str	r3, [r2, r1]
 800837e:	3504      	adds	r5, #4
 8008380:	3204      	adds	r2, #4
 8008382:	e7a0      	b.n	80082c6 <__multiply+0x86>
 8008384:	9b00      	ldr	r3, [sp, #0]
 8008386:	3b01      	subs	r3, #1
 8008388:	9300      	str	r3, [sp, #0]
 800838a:	e79f      	b.n	80082cc <__multiply+0x8c>
 800838c:	080094fc 	.word	0x080094fc
 8008390:	0800950d 	.word	0x0800950d

08008394 <__pow5mult>:
 8008394:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008396:	2303      	movs	r3, #3
 8008398:	0015      	movs	r5, r2
 800839a:	0007      	movs	r7, r0
 800839c:	000e      	movs	r6, r1
 800839e:	401a      	ands	r2, r3
 80083a0:	421d      	tst	r5, r3
 80083a2:	d008      	beq.n	80083b6 <__pow5mult+0x22>
 80083a4:	4925      	ldr	r1, [pc, #148]	@ (800843c <__pow5mult+0xa8>)
 80083a6:	3a01      	subs	r2, #1
 80083a8:	0092      	lsls	r2, r2, #2
 80083aa:	5852      	ldr	r2, [r2, r1]
 80083ac:	2300      	movs	r3, #0
 80083ae:	0031      	movs	r1, r6
 80083b0:	f7ff fe9a 	bl	80080e8 <__multadd>
 80083b4:	0006      	movs	r6, r0
 80083b6:	10ad      	asrs	r5, r5, #2
 80083b8:	d03d      	beq.n	8008436 <__pow5mult+0xa2>
 80083ba:	69fc      	ldr	r4, [r7, #28]
 80083bc:	2c00      	cmp	r4, #0
 80083be:	d10f      	bne.n	80083e0 <__pow5mult+0x4c>
 80083c0:	2010      	movs	r0, #16
 80083c2:	f7ff fd6d 	bl	8007ea0 <malloc>
 80083c6:	1e02      	subs	r2, r0, #0
 80083c8:	61f8      	str	r0, [r7, #28]
 80083ca:	d105      	bne.n	80083d8 <__pow5mult+0x44>
 80083cc:	21b4      	movs	r1, #180	@ 0xb4
 80083ce:	4b1c      	ldr	r3, [pc, #112]	@ (8008440 <__pow5mult+0xac>)
 80083d0:	481c      	ldr	r0, [pc, #112]	@ (8008444 <__pow5mult+0xb0>)
 80083d2:	31ff      	adds	r1, #255	@ 0xff
 80083d4:	f000 fbfa 	bl	8008bcc <__assert_func>
 80083d8:	6044      	str	r4, [r0, #4]
 80083da:	6084      	str	r4, [r0, #8]
 80083dc:	6004      	str	r4, [r0, #0]
 80083de:	60c4      	str	r4, [r0, #12]
 80083e0:	69fb      	ldr	r3, [r7, #28]
 80083e2:	689c      	ldr	r4, [r3, #8]
 80083e4:	9301      	str	r3, [sp, #4]
 80083e6:	2c00      	cmp	r4, #0
 80083e8:	d108      	bne.n	80083fc <__pow5mult+0x68>
 80083ea:	0038      	movs	r0, r7
 80083ec:	4916      	ldr	r1, [pc, #88]	@ (8008448 <__pow5mult+0xb4>)
 80083ee:	f7ff ff0f 	bl	8008210 <__i2b>
 80083f2:	9b01      	ldr	r3, [sp, #4]
 80083f4:	0004      	movs	r4, r0
 80083f6:	6098      	str	r0, [r3, #8]
 80083f8:	2300      	movs	r3, #0
 80083fa:	6003      	str	r3, [r0, #0]
 80083fc:	2301      	movs	r3, #1
 80083fe:	421d      	tst	r5, r3
 8008400:	d00a      	beq.n	8008418 <__pow5mult+0x84>
 8008402:	0031      	movs	r1, r6
 8008404:	0022      	movs	r2, r4
 8008406:	0038      	movs	r0, r7
 8008408:	f7ff ff1a 	bl	8008240 <__multiply>
 800840c:	0031      	movs	r1, r6
 800840e:	9001      	str	r0, [sp, #4]
 8008410:	0038      	movs	r0, r7
 8008412:	f7ff fe45 	bl	80080a0 <_Bfree>
 8008416:	9e01      	ldr	r6, [sp, #4]
 8008418:	106d      	asrs	r5, r5, #1
 800841a:	d00c      	beq.n	8008436 <__pow5mult+0xa2>
 800841c:	6820      	ldr	r0, [r4, #0]
 800841e:	2800      	cmp	r0, #0
 8008420:	d107      	bne.n	8008432 <__pow5mult+0x9e>
 8008422:	0022      	movs	r2, r4
 8008424:	0021      	movs	r1, r4
 8008426:	0038      	movs	r0, r7
 8008428:	f7ff ff0a 	bl	8008240 <__multiply>
 800842c:	2300      	movs	r3, #0
 800842e:	6020      	str	r0, [r4, #0]
 8008430:	6003      	str	r3, [r0, #0]
 8008432:	0004      	movs	r4, r0
 8008434:	e7e2      	b.n	80083fc <__pow5mult+0x68>
 8008436:	0030      	movs	r0, r6
 8008438:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800843a:	46c0      	nop			@ (mov r8, r8)
 800843c:	080095c0 	.word	0x080095c0
 8008440:	0800948d 	.word	0x0800948d
 8008444:	0800950d 	.word	0x0800950d
 8008448:	00000271 	.word	0x00000271

0800844c <__lshift>:
 800844c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800844e:	000c      	movs	r4, r1
 8008450:	0016      	movs	r6, r2
 8008452:	6923      	ldr	r3, [r4, #16]
 8008454:	1157      	asrs	r7, r2, #5
 8008456:	b085      	sub	sp, #20
 8008458:	18fb      	adds	r3, r7, r3
 800845a:	9301      	str	r3, [sp, #4]
 800845c:	3301      	adds	r3, #1
 800845e:	9300      	str	r3, [sp, #0]
 8008460:	6849      	ldr	r1, [r1, #4]
 8008462:	68a3      	ldr	r3, [r4, #8]
 8008464:	9002      	str	r0, [sp, #8]
 8008466:	9a00      	ldr	r2, [sp, #0]
 8008468:	4293      	cmp	r3, r2
 800846a:	db10      	blt.n	800848e <__lshift+0x42>
 800846c:	9802      	ldr	r0, [sp, #8]
 800846e:	f7ff fdd3 	bl	8008018 <_Balloc>
 8008472:	2300      	movs	r3, #0
 8008474:	0001      	movs	r1, r0
 8008476:	0005      	movs	r5, r0
 8008478:	001a      	movs	r2, r3
 800847a:	3114      	adds	r1, #20
 800847c:	4298      	cmp	r0, r3
 800847e:	d10c      	bne.n	800849a <__lshift+0x4e>
 8008480:	21ef      	movs	r1, #239	@ 0xef
 8008482:	002a      	movs	r2, r5
 8008484:	4b25      	ldr	r3, [pc, #148]	@ (800851c <__lshift+0xd0>)
 8008486:	4826      	ldr	r0, [pc, #152]	@ (8008520 <__lshift+0xd4>)
 8008488:	0049      	lsls	r1, r1, #1
 800848a:	f000 fb9f 	bl	8008bcc <__assert_func>
 800848e:	3101      	adds	r1, #1
 8008490:	005b      	lsls	r3, r3, #1
 8008492:	e7e8      	b.n	8008466 <__lshift+0x1a>
 8008494:	0098      	lsls	r0, r3, #2
 8008496:	500a      	str	r2, [r1, r0]
 8008498:	3301      	adds	r3, #1
 800849a:	42bb      	cmp	r3, r7
 800849c:	dbfa      	blt.n	8008494 <__lshift+0x48>
 800849e:	43fb      	mvns	r3, r7
 80084a0:	17db      	asrs	r3, r3, #31
 80084a2:	401f      	ands	r7, r3
 80084a4:	00bf      	lsls	r7, r7, #2
 80084a6:	0023      	movs	r3, r4
 80084a8:	201f      	movs	r0, #31
 80084aa:	19c9      	adds	r1, r1, r7
 80084ac:	0037      	movs	r7, r6
 80084ae:	6922      	ldr	r2, [r4, #16]
 80084b0:	3314      	adds	r3, #20
 80084b2:	0092      	lsls	r2, r2, #2
 80084b4:	189a      	adds	r2, r3, r2
 80084b6:	4007      	ands	r7, r0
 80084b8:	4206      	tst	r6, r0
 80084ba:	d029      	beq.n	8008510 <__lshift+0xc4>
 80084bc:	3001      	adds	r0, #1
 80084be:	1bc0      	subs	r0, r0, r7
 80084c0:	9003      	str	r0, [sp, #12]
 80084c2:	468c      	mov	ip, r1
 80084c4:	2000      	movs	r0, #0
 80084c6:	681e      	ldr	r6, [r3, #0]
 80084c8:	40be      	lsls	r6, r7
 80084ca:	4306      	orrs	r6, r0
 80084cc:	4660      	mov	r0, ip
 80084ce:	c040      	stmia	r0!, {r6}
 80084d0:	4684      	mov	ip, r0
 80084d2:	9e03      	ldr	r6, [sp, #12]
 80084d4:	cb01      	ldmia	r3!, {r0}
 80084d6:	40f0      	lsrs	r0, r6
 80084d8:	429a      	cmp	r2, r3
 80084da:	d8f4      	bhi.n	80084c6 <__lshift+0x7a>
 80084dc:	0026      	movs	r6, r4
 80084de:	3615      	adds	r6, #21
 80084e0:	2304      	movs	r3, #4
 80084e2:	42b2      	cmp	r2, r6
 80084e4:	d304      	bcc.n	80084f0 <__lshift+0xa4>
 80084e6:	1b13      	subs	r3, r2, r4
 80084e8:	3b15      	subs	r3, #21
 80084ea:	089b      	lsrs	r3, r3, #2
 80084ec:	3301      	adds	r3, #1
 80084ee:	009b      	lsls	r3, r3, #2
 80084f0:	50c8      	str	r0, [r1, r3]
 80084f2:	2800      	cmp	r0, #0
 80084f4:	d002      	beq.n	80084fc <__lshift+0xb0>
 80084f6:	9b01      	ldr	r3, [sp, #4]
 80084f8:	3302      	adds	r3, #2
 80084fa:	9300      	str	r3, [sp, #0]
 80084fc:	9b00      	ldr	r3, [sp, #0]
 80084fe:	9802      	ldr	r0, [sp, #8]
 8008500:	3b01      	subs	r3, #1
 8008502:	0021      	movs	r1, r4
 8008504:	612b      	str	r3, [r5, #16]
 8008506:	f7ff fdcb 	bl	80080a0 <_Bfree>
 800850a:	0028      	movs	r0, r5
 800850c:	b005      	add	sp, #20
 800850e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008510:	cb01      	ldmia	r3!, {r0}
 8008512:	c101      	stmia	r1!, {r0}
 8008514:	429a      	cmp	r2, r3
 8008516:	d8fb      	bhi.n	8008510 <__lshift+0xc4>
 8008518:	e7f0      	b.n	80084fc <__lshift+0xb0>
 800851a:	46c0      	nop			@ (mov r8, r8)
 800851c:	080094fc 	.word	0x080094fc
 8008520:	0800950d 	.word	0x0800950d

08008524 <__mcmp>:
 8008524:	b530      	push	{r4, r5, lr}
 8008526:	690b      	ldr	r3, [r1, #16]
 8008528:	6904      	ldr	r4, [r0, #16]
 800852a:	0002      	movs	r2, r0
 800852c:	1ae0      	subs	r0, r4, r3
 800852e:	429c      	cmp	r4, r3
 8008530:	d10f      	bne.n	8008552 <__mcmp+0x2e>
 8008532:	3214      	adds	r2, #20
 8008534:	009b      	lsls	r3, r3, #2
 8008536:	3114      	adds	r1, #20
 8008538:	0014      	movs	r4, r2
 800853a:	18c9      	adds	r1, r1, r3
 800853c:	18d2      	adds	r2, r2, r3
 800853e:	3a04      	subs	r2, #4
 8008540:	3904      	subs	r1, #4
 8008542:	6815      	ldr	r5, [r2, #0]
 8008544:	680b      	ldr	r3, [r1, #0]
 8008546:	429d      	cmp	r5, r3
 8008548:	d004      	beq.n	8008554 <__mcmp+0x30>
 800854a:	2001      	movs	r0, #1
 800854c:	429d      	cmp	r5, r3
 800854e:	d200      	bcs.n	8008552 <__mcmp+0x2e>
 8008550:	3802      	subs	r0, #2
 8008552:	bd30      	pop	{r4, r5, pc}
 8008554:	4294      	cmp	r4, r2
 8008556:	d3f2      	bcc.n	800853e <__mcmp+0x1a>
 8008558:	e7fb      	b.n	8008552 <__mcmp+0x2e>
	...

0800855c <__mdiff>:
 800855c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800855e:	000c      	movs	r4, r1
 8008560:	b087      	sub	sp, #28
 8008562:	9000      	str	r0, [sp, #0]
 8008564:	0011      	movs	r1, r2
 8008566:	0020      	movs	r0, r4
 8008568:	0017      	movs	r7, r2
 800856a:	f7ff ffdb 	bl	8008524 <__mcmp>
 800856e:	1e05      	subs	r5, r0, #0
 8008570:	d110      	bne.n	8008594 <__mdiff+0x38>
 8008572:	0001      	movs	r1, r0
 8008574:	9800      	ldr	r0, [sp, #0]
 8008576:	f7ff fd4f 	bl	8008018 <_Balloc>
 800857a:	1e02      	subs	r2, r0, #0
 800857c:	d104      	bne.n	8008588 <__mdiff+0x2c>
 800857e:	4b40      	ldr	r3, [pc, #256]	@ (8008680 <__mdiff+0x124>)
 8008580:	4840      	ldr	r0, [pc, #256]	@ (8008684 <__mdiff+0x128>)
 8008582:	4941      	ldr	r1, [pc, #260]	@ (8008688 <__mdiff+0x12c>)
 8008584:	f000 fb22 	bl	8008bcc <__assert_func>
 8008588:	2301      	movs	r3, #1
 800858a:	6145      	str	r5, [r0, #20]
 800858c:	6103      	str	r3, [r0, #16]
 800858e:	0010      	movs	r0, r2
 8008590:	b007      	add	sp, #28
 8008592:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008594:	2600      	movs	r6, #0
 8008596:	42b0      	cmp	r0, r6
 8008598:	da03      	bge.n	80085a2 <__mdiff+0x46>
 800859a:	0023      	movs	r3, r4
 800859c:	003c      	movs	r4, r7
 800859e:	001f      	movs	r7, r3
 80085a0:	3601      	adds	r6, #1
 80085a2:	6861      	ldr	r1, [r4, #4]
 80085a4:	9800      	ldr	r0, [sp, #0]
 80085a6:	f7ff fd37 	bl	8008018 <_Balloc>
 80085aa:	1e02      	subs	r2, r0, #0
 80085ac:	d103      	bne.n	80085b6 <__mdiff+0x5a>
 80085ae:	4b34      	ldr	r3, [pc, #208]	@ (8008680 <__mdiff+0x124>)
 80085b0:	4834      	ldr	r0, [pc, #208]	@ (8008684 <__mdiff+0x128>)
 80085b2:	4936      	ldr	r1, [pc, #216]	@ (800868c <__mdiff+0x130>)
 80085b4:	e7e6      	b.n	8008584 <__mdiff+0x28>
 80085b6:	6923      	ldr	r3, [r4, #16]
 80085b8:	3414      	adds	r4, #20
 80085ba:	9300      	str	r3, [sp, #0]
 80085bc:	009b      	lsls	r3, r3, #2
 80085be:	18e3      	adds	r3, r4, r3
 80085c0:	0021      	movs	r1, r4
 80085c2:	9401      	str	r4, [sp, #4]
 80085c4:	003c      	movs	r4, r7
 80085c6:	9302      	str	r3, [sp, #8]
 80085c8:	693b      	ldr	r3, [r7, #16]
 80085ca:	3414      	adds	r4, #20
 80085cc:	009b      	lsls	r3, r3, #2
 80085ce:	18e3      	adds	r3, r4, r3
 80085d0:	9303      	str	r3, [sp, #12]
 80085d2:	0003      	movs	r3, r0
 80085d4:	60c6      	str	r6, [r0, #12]
 80085d6:	468c      	mov	ip, r1
 80085d8:	2000      	movs	r0, #0
 80085da:	3314      	adds	r3, #20
 80085dc:	9304      	str	r3, [sp, #16]
 80085de:	9305      	str	r3, [sp, #20]
 80085e0:	4663      	mov	r3, ip
 80085e2:	cb20      	ldmia	r3!, {r5}
 80085e4:	b2a9      	uxth	r1, r5
 80085e6:	000e      	movs	r6, r1
 80085e8:	469c      	mov	ip, r3
 80085ea:	cc08      	ldmia	r4!, {r3}
 80085ec:	0c2d      	lsrs	r5, r5, #16
 80085ee:	b299      	uxth	r1, r3
 80085f0:	1a71      	subs	r1, r6, r1
 80085f2:	1809      	adds	r1, r1, r0
 80085f4:	0c1b      	lsrs	r3, r3, #16
 80085f6:	1408      	asrs	r0, r1, #16
 80085f8:	1aeb      	subs	r3, r5, r3
 80085fa:	181b      	adds	r3, r3, r0
 80085fc:	1418      	asrs	r0, r3, #16
 80085fe:	b289      	uxth	r1, r1
 8008600:	041b      	lsls	r3, r3, #16
 8008602:	4319      	orrs	r1, r3
 8008604:	9b05      	ldr	r3, [sp, #20]
 8008606:	c302      	stmia	r3!, {r1}
 8008608:	9305      	str	r3, [sp, #20]
 800860a:	9b03      	ldr	r3, [sp, #12]
 800860c:	42a3      	cmp	r3, r4
 800860e:	d8e7      	bhi.n	80085e0 <__mdiff+0x84>
 8008610:	0039      	movs	r1, r7
 8008612:	9c03      	ldr	r4, [sp, #12]
 8008614:	3115      	adds	r1, #21
 8008616:	2304      	movs	r3, #4
 8008618:	428c      	cmp	r4, r1
 800861a:	d304      	bcc.n	8008626 <__mdiff+0xca>
 800861c:	1be3      	subs	r3, r4, r7
 800861e:	3b15      	subs	r3, #21
 8008620:	089b      	lsrs	r3, r3, #2
 8008622:	3301      	adds	r3, #1
 8008624:	009b      	lsls	r3, r3, #2
 8008626:	9901      	ldr	r1, [sp, #4]
 8008628:	18cd      	adds	r5, r1, r3
 800862a:	9904      	ldr	r1, [sp, #16]
 800862c:	002e      	movs	r6, r5
 800862e:	18cb      	adds	r3, r1, r3
 8008630:	001f      	movs	r7, r3
 8008632:	9902      	ldr	r1, [sp, #8]
 8008634:	428e      	cmp	r6, r1
 8008636:	d311      	bcc.n	800865c <__mdiff+0x100>
 8008638:	9c02      	ldr	r4, [sp, #8]
 800863a:	1ee9      	subs	r1, r5, #3
 800863c:	2000      	movs	r0, #0
 800863e:	428c      	cmp	r4, r1
 8008640:	d304      	bcc.n	800864c <__mdiff+0xf0>
 8008642:	0021      	movs	r1, r4
 8008644:	3103      	adds	r1, #3
 8008646:	1b49      	subs	r1, r1, r5
 8008648:	0889      	lsrs	r1, r1, #2
 800864a:	0088      	lsls	r0, r1, #2
 800864c:	181b      	adds	r3, r3, r0
 800864e:	3b04      	subs	r3, #4
 8008650:	6819      	ldr	r1, [r3, #0]
 8008652:	2900      	cmp	r1, #0
 8008654:	d010      	beq.n	8008678 <__mdiff+0x11c>
 8008656:	9b00      	ldr	r3, [sp, #0]
 8008658:	6113      	str	r3, [r2, #16]
 800865a:	e798      	b.n	800858e <__mdiff+0x32>
 800865c:	4684      	mov	ip, r0
 800865e:	ce02      	ldmia	r6!, {r1}
 8008660:	b288      	uxth	r0, r1
 8008662:	4460      	add	r0, ip
 8008664:	1400      	asrs	r0, r0, #16
 8008666:	0c0c      	lsrs	r4, r1, #16
 8008668:	1904      	adds	r4, r0, r4
 800866a:	4461      	add	r1, ip
 800866c:	1420      	asrs	r0, r4, #16
 800866e:	b289      	uxth	r1, r1
 8008670:	0424      	lsls	r4, r4, #16
 8008672:	4321      	orrs	r1, r4
 8008674:	c702      	stmia	r7!, {r1}
 8008676:	e7dc      	b.n	8008632 <__mdiff+0xd6>
 8008678:	9900      	ldr	r1, [sp, #0]
 800867a:	3901      	subs	r1, #1
 800867c:	9100      	str	r1, [sp, #0]
 800867e:	e7e6      	b.n	800864e <__mdiff+0xf2>
 8008680:	080094fc 	.word	0x080094fc
 8008684:	0800950d 	.word	0x0800950d
 8008688:	00000237 	.word	0x00000237
 800868c:	00000245 	.word	0x00000245

08008690 <__d2b>:
 8008690:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008692:	2101      	movs	r1, #1
 8008694:	0016      	movs	r6, r2
 8008696:	001f      	movs	r7, r3
 8008698:	f7ff fcbe 	bl	8008018 <_Balloc>
 800869c:	1e04      	subs	r4, r0, #0
 800869e:	d105      	bne.n	80086ac <__d2b+0x1c>
 80086a0:	0022      	movs	r2, r4
 80086a2:	4b25      	ldr	r3, [pc, #148]	@ (8008738 <__d2b+0xa8>)
 80086a4:	4825      	ldr	r0, [pc, #148]	@ (800873c <__d2b+0xac>)
 80086a6:	4926      	ldr	r1, [pc, #152]	@ (8008740 <__d2b+0xb0>)
 80086a8:	f000 fa90 	bl	8008bcc <__assert_func>
 80086ac:	033b      	lsls	r3, r7, #12
 80086ae:	007d      	lsls	r5, r7, #1
 80086b0:	0b1b      	lsrs	r3, r3, #12
 80086b2:	0d6d      	lsrs	r5, r5, #21
 80086b4:	d002      	beq.n	80086bc <__d2b+0x2c>
 80086b6:	2280      	movs	r2, #128	@ 0x80
 80086b8:	0352      	lsls	r2, r2, #13
 80086ba:	4313      	orrs	r3, r2
 80086bc:	9301      	str	r3, [sp, #4]
 80086be:	2e00      	cmp	r6, #0
 80086c0:	d025      	beq.n	800870e <__d2b+0x7e>
 80086c2:	4668      	mov	r0, sp
 80086c4:	9600      	str	r6, [sp, #0]
 80086c6:	f7ff fd74 	bl	80081b2 <__lo0bits>
 80086ca:	9b01      	ldr	r3, [sp, #4]
 80086cc:	9900      	ldr	r1, [sp, #0]
 80086ce:	2800      	cmp	r0, #0
 80086d0:	d01b      	beq.n	800870a <__d2b+0x7a>
 80086d2:	2220      	movs	r2, #32
 80086d4:	001e      	movs	r6, r3
 80086d6:	1a12      	subs	r2, r2, r0
 80086d8:	4096      	lsls	r6, r2
 80086da:	0032      	movs	r2, r6
 80086dc:	40c3      	lsrs	r3, r0
 80086de:	430a      	orrs	r2, r1
 80086e0:	6162      	str	r2, [r4, #20]
 80086e2:	9301      	str	r3, [sp, #4]
 80086e4:	9e01      	ldr	r6, [sp, #4]
 80086e6:	61a6      	str	r6, [r4, #24]
 80086e8:	1e73      	subs	r3, r6, #1
 80086ea:	419e      	sbcs	r6, r3
 80086ec:	3601      	adds	r6, #1
 80086ee:	6126      	str	r6, [r4, #16]
 80086f0:	2d00      	cmp	r5, #0
 80086f2:	d014      	beq.n	800871e <__d2b+0x8e>
 80086f4:	2635      	movs	r6, #53	@ 0x35
 80086f6:	4b13      	ldr	r3, [pc, #76]	@ (8008744 <__d2b+0xb4>)
 80086f8:	18ed      	adds	r5, r5, r3
 80086fa:	9b08      	ldr	r3, [sp, #32]
 80086fc:	182d      	adds	r5, r5, r0
 80086fe:	601d      	str	r5, [r3, #0]
 8008700:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008702:	1a36      	subs	r6, r6, r0
 8008704:	601e      	str	r6, [r3, #0]
 8008706:	0020      	movs	r0, r4
 8008708:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800870a:	6161      	str	r1, [r4, #20]
 800870c:	e7ea      	b.n	80086e4 <__d2b+0x54>
 800870e:	a801      	add	r0, sp, #4
 8008710:	f7ff fd4f 	bl	80081b2 <__lo0bits>
 8008714:	9b01      	ldr	r3, [sp, #4]
 8008716:	2601      	movs	r6, #1
 8008718:	6163      	str	r3, [r4, #20]
 800871a:	3020      	adds	r0, #32
 800871c:	e7e7      	b.n	80086ee <__d2b+0x5e>
 800871e:	4b0a      	ldr	r3, [pc, #40]	@ (8008748 <__d2b+0xb8>)
 8008720:	18c0      	adds	r0, r0, r3
 8008722:	9b08      	ldr	r3, [sp, #32]
 8008724:	6018      	str	r0, [r3, #0]
 8008726:	4b09      	ldr	r3, [pc, #36]	@ (800874c <__d2b+0xbc>)
 8008728:	18f3      	adds	r3, r6, r3
 800872a:	009b      	lsls	r3, r3, #2
 800872c:	18e3      	adds	r3, r4, r3
 800872e:	6958      	ldr	r0, [r3, #20]
 8008730:	f7ff fd1e 	bl	8008170 <__hi0bits>
 8008734:	0176      	lsls	r6, r6, #5
 8008736:	e7e3      	b.n	8008700 <__d2b+0x70>
 8008738:	080094fc 	.word	0x080094fc
 800873c:	0800950d 	.word	0x0800950d
 8008740:	0000030f 	.word	0x0000030f
 8008744:	fffffbcd 	.word	0xfffffbcd
 8008748:	fffffbce 	.word	0xfffffbce
 800874c:	3fffffff 	.word	0x3fffffff

08008750 <__ssputs_r>:
 8008750:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008752:	688e      	ldr	r6, [r1, #8]
 8008754:	b085      	sub	sp, #20
 8008756:	001f      	movs	r7, r3
 8008758:	000c      	movs	r4, r1
 800875a:	680b      	ldr	r3, [r1, #0]
 800875c:	9002      	str	r0, [sp, #8]
 800875e:	9203      	str	r2, [sp, #12]
 8008760:	42be      	cmp	r6, r7
 8008762:	d830      	bhi.n	80087c6 <__ssputs_r+0x76>
 8008764:	210c      	movs	r1, #12
 8008766:	5e62      	ldrsh	r2, [r4, r1]
 8008768:	2190      	movs	r1, #144	@ 0x90
 800876a:	00c9      	lsls	r1, r1, #3
 800876c:	420a      	tst	r2, r1
 800876e:	d028      	beq.n	80087c2 <__ssputs_r+0x72>
 8008770:	2003      	movs	r0, #3
 8008772:	6921      	ldr	r1, [r4, #16]
 8008774:	1a5b      	subs	r3, r3, r1
 8008776:	9301      	str	r3, [sp, #4]
 8008778:	6963      	ldr	r3, [r4, #20]
 800877a:	4343      	muls	r3, r0
 800877c:	9801      	ldr	r0, [sp, #4]
 800877e:	0fdd      	lsrs	r5, r3, #31
 8008780:	18ed      	adds	r5, r5, r3
 8008782:	1c7b      	adds	r3, r7, #1
 8008784:	181b      	adds	r3, r3, r0
 8008786:	106d      	asrs	r5, r5, #1
 8008788:	42ab      	cmp	r3, r5
 800878a:	d900      	bls.n	800878e <__ssputs_r+0x3e>
 800878c:	001d      	movs	r5, r3
 800878e:	0552      	lsls	r2, r2, #21
 8008790:	d528      	bpl.n	80087e4 <__ssputs_r+0x94>
 8008792:	0029      	movs	r1, r5
 8008794:	9802      	ldr	r0, [sp, #8]
 8008796:	f7ff fbaf 	bl	8007ef8 <_malloc_r>
 800879a:	1e06      	subs	r6, r0, #0
 800879c:	d02c      	beq.n	80087f8 <__ssputs_r+0xa8>
 800879e:	9a01      	ldr	r2, [sp, #4]
 80087a0:	6921      	ldr	r1, [r4, #16]
 80087a2:	f000 fa09 	bl	8008bb8 <memcpy>
 80087a6:	89a2      	ldrh	r2, [r4, #12]
 80087a8:	4b18      	ldr	r3, [pc, #96]	@ (800880c <__ssputs_r+0xbc>)
 80087aa:	401a      	ands	r2, r3
 80087ac:	2380      	movs	r3, #128	@ 0x80
 80087ae:	4313      	orrs	r3, r2
 80087b0:	81a3      	strh	r3, [r4, #12]
 80087b2:	9b01      	ldr	r3, [sp, #4]
 80087b4:	6126      	str	r6, [r4, #16]
 80087b6:	18f6      	adds	r6, r6, r3
 80087b8:	6026      	str	r6, [r4, #0]
 80087ba:	003e      	movs	r6, r7
 80087bc:	6165      	str	r5, [r4, #20]
 80087be:	1aed      	subs	r5, r5, r3
 80087c0:	60a5      	str	r5, [r4, #8]
 80087c2:	42be      	cmp	r6, r7
 80087c4:	d900      	bls.n	80087c8 <__ssputs_r+0x78>
 80087c6:	003e      	movs	r6, r7
 80087c8:	0032      	movs	r2, r6
 80087ca:	9903      	ldr	r1, [sp, #12]
 80087cc:	6820      	ldr	r0, [r4, #0]
 80087ce:	f000 f9ce 	bl	8008b6e <memmove>
 80087d2:	2000      	movs	r0, #0
 80087d4:	68a3      	ldr	r3, [r4, #8]
 80087d6:	1b9b      	subs	r3, r3, r6
 80087d8:	60a3      	str	r3, [r4, #8]
 80087da:	6823      	ldr	r3, [r4, #0]
 80087dc:	199b      	adds	r3, r3, r6
 80087de:	6023      	str	r3, [r4, #0]
 80087e0:	b005      	add	sp, #20
 80087e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80087e4:	002a      	movs	r2, r5
 80087e6:	9802      	ldr	r0, [sp, #8]
 80087e8:	f000 fa4d 	bl	8008c86 <_realloc_r>
 80087ec:	1e06      	subs	r6, r0, #0
 80087ee:	d1e0      	bne.n	80087b2 <__ssputs_r+0x62>
 80087f0:	6921      	ldr	r1, [r4, #16]
 80087f2:	9802      	ldr	r0, [sp, #8]
 80087f4:	f7ff fb0a 	bl	8007e0c <_free_r>
 80087f8:	230c      	movs	r3, #12
 80087fa:	2001      	movs	r0, #1
 80087fc:	9a02      	ldr	r2, [sp, #8]
 80087fe:	4240      	negs	r0, r0
 8008800:	6013      	str	r3, [r2, #0]
 8008802:	89a2      	ldrh	r2, [r4, #12]
 8008804:	3334      	adds	r3, #52	@ 0x34
 8008806:	4313      	orrs	r3, r2
 8008808:	81a3      	strh	r3, [r4, #12]
 800880a:	e7e9      	b.n	80087e0 <__ssputs_r+0x90>
 800880c:	fffffb7f 	.word	0xfffffb7f

08008810 <_svfiprintf_r>:
 8008810:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008812:	b0a1      	sub	sp, #132	@ 0x84
 8008814:	9003      	str	r0, [sp, #12]
 8008816:	001d      	movs	r5, r3
 8008818:	898b      	ldrh	r3, [r1, #12]
 800881a:	000f      	movs	r7, r1
 800881c:	0016      	movs	r6, r2
 800881e:	061b      	lsls	r3, r3, #24
 8008820:	d511      	bpl.n	8008846 <_svfiprintf_r+0x36>
 8008822:	690b      	ldr	r3, [r1, #16]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d10e      	bne.n	8008846 <_svfiprintf_r+0x36>
 8008828:	2140      	movs	r1, #64	@ 0x40
 800882a:	f7ff fb65 	bl	8007ef8 <_malloc_r>
 800882e:	6038      	str	r0, [r7, #0]
 8008830:	6138      	str	r0, [r7, #16]
 8008832:	2800      	cmp	r0, #0
 8008834:	d105      	bne.n	8008842 <_svfiprintf_r+0x32>
 8008836:	230c      	movs	r3, #12
 8008838:	9a03      	ldr	r2, [sp, #12]
 800883a:	6013      	str	r3, [r2, #0]
 800883c:	2001      	movs	r0, #1
 800883e:	4240      	negs	r0, r0
 8008840:	e0cf      	b.n	80089e2 <_svfiprintf_r+0x1d2>
 8008842:	2340      	movs	r3, #64	@ 0x40
 8008844:	617b      	str	r3, [r7, #20]
 8008846:	2300      	movs	r3, #0
 8008848:	ac08      	add	r4, sp, #32
 800884a:	6163      	str	r3, [r4, #20]
 800884c:	3320      	adds	r3, #32
 800884e:	7663      	strb	r3, [r4, #25]
 8008850:	3310      	adds	r3, #16
 8008852:	76a3      	strb	r3, [r4, #26]
 8008854:	9507      	str	r5, [sp, #28]
 8008856:	0035      	movs	r5, r6
 8008858:	782b      	ldrb	r3, [r5, #0]
 800885a:	2b00      	cmp	r3, #0
 800885c:	d001      	beq.n	8008862 <_svfiprintf_r+0x52>
 800885e:	2b25      	cmp	r3, #37	@ 0x25
 8008860:	d148      	bne.n	80088f4 <_svfiprintf_r+0xe4>
 8008862:	1bab      	subs	r3, r5, r6
 8008864:	9305      	str	r3, [sp, #20]
 8008866:	42b5      	cmp	r5, r6
 8008868:	d00b      	beq.n	8008882 <_svfiprintf_r+0x72>
 800886a:	0032      	movs	r2, r6
 800886c:	0039      	movs	r1, r7
 800886e:	9803      	ldr	r0, [sp, #12]
 8008870:	f7ff ff6e 	bl	8008750 <__ssputs_r>
 8008874:	3001      	adds	r0, #1
 8008876:	d100      	bne.n	800887a <_svfiprintf_r+0x6a>
 8008878:	e0ae      	b.n	80089d8 <_svfiprintf_r+0x1c8>
 800887a:	6963      	ldr	r3, [r4, #20]
 800887c:	9a05      	ldr	r2, [sp, #20]
 800887e:	189b      	adds	r3, r3, r2
 8008880:	6163      	str	r3, [r4, #20]
 8008882:	782b      	ldrb	r3, [r5, #0]
 8008884:	2b00      	cmp	r3, #0
 8008886:	d100      	bne.n	800888a <_svfiprintf_r+0x7a>
 8008888:	e0a6      	b.n	80089d8 <_svfiprintf_r+0x1c8>
 800888a:	2201      	movs	r2, #1
 800888c:	2300      	movs	r3, #0
 800888e:	4252      	negs	r2, r2
 8008890:	6062      	str	r2, [r4, #4]
 8008892:	a904      	add	r1, sp, #16
 8008894:	3254      	adds	r2, #84	@ 0x54
 8008896:	1852      	adds	r2, r2, r1
 8008898:	1c6e      	adds	r6, r5, #1
 800889a:	6023      	str	r3, [r4, #0]
 800889c:	60e3      	str	r3, [r4, #12]
 800889e:	60a3      	str	r3, [r4, #8]
 80088a0:	7013      	strb	r3, [r2, #0]
 80088a2:	65a3      	str	r3, [r4, #88]	@ 0x58
 80088a4:	4b54      	ldr	r3, [pc, #336]	@ (80089f8 <_svfiprintf_r+0x1e8>)
 80088a6:	2205      	movs	r2, #5
 80088a8:	0018      	movs	r0, r3
 80088aa:	7831      	ldrb	r1, [r6, #0]
 80088ac:	9305      	str	r3, [sp, #20]
 80088ae:	f7fe fc2c 	bl	800710a <memchr>
 80088b2:	1c75      	adds	r5, r6, #1
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d11f      	bne.n	80088f8 <_svfiprintf_r+0xe8>
 80088b8:	6822      	ldr	r2, [r4, #0]
 80088ba:	06d3      	lsls	r3, r2, #27
 80088bc:	d504      	bpl.n	80088c8 <_svfiprintf_r+0xb8>
 80088be:	2353      	movs	r3, #83	@ 0x53
 80088c0:	a904      	add	r1, sp, #16
 80088c2:	185b      	adds	r3, r3, r1
 80088c4:	2120      	movs	r1, #32
 80088c6:	7019      	strb	r1, [r3, #0]
 80088c8:	0713      	lsls	r3, r2, #28
 80088ca:	d504      	bpl.n	80088d6 <_svfiprintf_r+0xc6>
 80088cc:	2353      	movs	r3, #83	@ 0x53
 80088ce:	a904      	add	r1, sp, #16
 80088d0:	185b      	adds	r3, r3, r1
 80088d2:	212b      	movs	r1, #43	@ 0x2b
 80088d4:	7019      	strb	r1, [r3, #0]
 80088d6:	7833      	ldrb	r3, [r6, #0]
 80088d8:	2b2a      	cmp	r3, #42	@ 0x2a
 80088da:	d016      	beq.n	800890a <_svfiprintf_r+0xfa>
 80088dc:	0035      	movs	r5, r6
 80088de:	2100      	movs	r1, #0
 80088e0:	200a      	movs	r0, #10
 80088e2:	68e3      	ldr	r3, [r4, #12]
 80088e4:	782a      	ldrb	r2, [r5, #0]
 80088e6:	1c6e      	adds	r6, r5, #1
 80088e8:	3a30      	subs	r2, #48	@ 0x30
 80088ea:	2a09      	cmp	r2, #9
 80088ec:	d950      	bls.n	8008990 <_svfiprintf_r+0x180>
 80088ee:	2900      	cmp	r1, #0
 80088f0:	d111      	bne.n	8008916 <_svfiprintf_r+0x106>
 80088f2:	e017      	b.n	8008924 <_svfiprintf_r+0x114>
 80088f4:	3501      	adds	r5, #1
 80088f6:	e7af      	b.n	8008858 <_svfiprintf_r+0x48>
 80088f8:	9b05      	ldr	r3, [sp, #20]
 80088fa:	6822      	ldr	r2, [r4, #0]
 80088fc:	1ac0      	subs	r0, r0, r3
 80088fe:	2301      	movs	r3, #1
 8008900:	4083      	lsls	r3, r0
 8008902:	4313      	orrs	r3, r2
 8008904:	002e      	movs	r6, r5
 8008906:	6023      	str	r3, [r4, #0]
 8008908:	e7cc      	b.n	80088a4 <_svfiprintf_r+0x94>
 800890a:	9b07      	ldr	r3, [sp, #28]
 800890c:	1d19      	adds	r1, r3, #4
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	9107      	str	r1, [sp, #28]
 8008912:	2b00      	cmp	r3, #0
 8008914:	db01      	blt.n	800891a <_svfiprintf_r+0x10a>
 8008916:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008918:	e004      	b.n	8008924 <_svfiprintf_r+0x114>
 800891a:	425b      	negs	r3, r3
 800891c:	60e3      	str	r3, [r4, #12]
 800891e:	2302      	movs	r3, #2
 8008920:	4313      	orrs	r3, r2
 8008922:	6023      	str	r3, [r4, #0]
 8008924:	782b      	ldrb	r3, [r5, #0]
 8008926:	2b2e      	cmp	r3, #46	@ 0x2e
 8008928:	d10c      	bne.n	8008944 <_svfiprintf_r+0x134>
 800892a:	786b      	ldrb	r3, [r5, #1]
 800892c:	2b2a      	cmp	r3, #42	@ 0x2a
 800892e:	d134      	bne.n	800899a <_svfiprintf_r+0x18a>
 8008930:	9b07      	ldr	r3, [sp, #28]
 8008932:	3502      	adds	r5, #2
 8008934:	1d1a      	adds	r2, r3, #4
 8008936:	681b      	ldr	r3, [r3, #0]
 8008938:	9207      	str	r2, [sp, #28]
 800893a:	2b00      	cmp	r3, #0
 800893c:	da01      	bge.n	8008942 <_svfiprintf_r+0x132>
 800893e:	2301      	movs	r3, #1
 8008940:	425b      	negs	r3, r3
 8008942:	9309      	str	r3, [sp, #36]	@ 0x24
 8008944:	4e2d      	ldr	r6, [pc, #180]	@ (80089fc <_svfiprintf_r+0x1ec>)
 8008946:	2203      	movs	r2, #3
 8008948:	0030      	movs	r0, r6
 800894a:	7829      	ldrb	r1, [r5, #0]
 800894c:	f7fe fbdd 	bl	800710a <memchr>
 8008950:	2800      	cmp	r0, #0
 8008952:	d006      	beq.n	8008962 <_svfiprintf_r+0x152>
 8008954:	2340      	movs	r3, #64	@ 0x40
 8008956:	1b80      	subs	r0, r0, r6
 8008958:	4083      	lsls	r3, r0
 800895a:	6822      	ldr	r2, [r4, #0]
 800895c:	3501      	adds	r5, #1
 800895e:	4313      	orrs	r3, r2
 8008960:	6023      	str	r3, [r4, #0]
 8008962:	7829      	ldrb	r1, [r5, #0]
 8008964:	2206      	movs	r2, #6
 8008966:	4826      	ldr	r0, [pc, #152]	@ (8008a00 <_svfiprintf_r+0x1f0>)
 8008968:	1c6e      	adds	r6, r5, #1
 800896a:	7621      	strb	r1, [r4, #24]
 800896c:	f7fe fbcd 	bl	800710a <memchr>
 8008970:	2800      	cmp	r0, #0
 8008972:	d038      	beq.n	80089e6 <_svfiprintf_r+0x1d6>
 8008974:	4b23      	ldr	r3, [pc, #140]	@ (8008a04 <_svfiprintf_r+0x1f4>)
 8008976:	2b00      	cmp	r3, #0
 8008978:	d122      	bne.n	80089c0 <_svfiprintf_r+0x1b0>
 800897a:	2207      	movs	r2, #7
 800897c:	9b07      	ldr	r3, [sp, #28]
 800897e:	3307      	adds	r3, #7
 8008980:	4393      	bics	r3, r2
 8008982:	3308      	adds	r3, #8
 8008984:	9307      	str	r3, [sp, #28]
 8008986:	6963      	ldr	r3, [r4, #20]
 8008988:	9a04      	ldr	r2, [sp, #16]
 800898a:	189b      	adds	r3, r3, r2
 800898c:	6163      	str	r3, [r4, #20]
 800898e:	e762      	b.n	8008856 <_svfiprintf_r+0x46>
 8008990:	4343      	muls	r3, r0
 8008992:	0035      	movs	r5, r6
 8008994:	2101      	movs	r1, #1
 8008996:	189b      	adds	r3, r3, r2
 8008998:	e7a4      	b.n	80088e4 <_svfiprintf_r+0xd4>
 800899a:	2300      	movs	r3, #0
 800899c:	200a      	movs	r0, #10
 800899e:	0019      	movs	r1, r3
 80089a0:	3501      	adds	r5, #1
 80089a2:	6063      	str	r3, [r4, #4]
 80089a4:	782a      	ldrb	r2, [r5, #0]
 80089a6:	1c6e      	adds	r6, r5, #1
 80089a8:	3a30      	subs	r2, #48	@ 0x30
 80089aa:	2a09      	cmp	r2, #9
 80089ac:	d903      	bls.n	80089b6 <_svfiprintf_r+0x1a6>
 80089ae:	2b00      	cmp	r3, #0
 80089b0:	d0c8      	beq.n	8008944 <_svfiprintf_r+0x134>
 80089b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80089b4:	e7c6      	b.n	8008944 <_svfiprintf_r+0x134>
 80089b6:	4341      	muls	r1, r0
 80089b8:	0035      	movs	r5, r6
 80089ba:	2301      	movs	r3, #1
 80089bc:	1889      	adds	r1, r1, r2
 80089be:	e7f1      	b.n	80089a4 <_svfiprintf_r+0x194>
 80089c0:	aa07      	add	r2, sp, #28
 80089c2:	9200      	str	r2, [sp, #0]
 80089c4:	0021      	movs	r1, r4
 80089c6:	003a      	movs	r2, r7
 80089c8:	4b0f      	ldr	r3, [pc, #60]	@ (8008a08 <_svfiprintf_r+0x1f8>)
 80089ca:	9803      	ldr	r0, [sp, #12]
 80089cc:	f7fd fe2a 	bl	8006624 <_printf_float>
 80089d0:	9004      	str	r0, [sp, #16]
 80089d2:	9b04      	ldr	r3, [sp, #16]
 80089d4:	3301      	adds	r3, #1
 80089d6:	d1d6      	bne.n	8008986 <_svfiprintf_r+0x176>
 80089d8:	89bb      	ldrh	r3, [r7, #12]
 80089da:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80089dc:	065b      	lsls	r3, r3, #25
 80089de:	d500      	bpl.n	80089e2 <_svfiprintf_r+0x1d2>
 80089e0:	e72c      	b.n	800883c <_svfiprintf_r+0x2c>
 80089e2:	b021      	add	sp, #132	@ 0x84
 80089e4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80089e6:	aa07      	add	r2, sp, #28
 80089e8:	9200      	str	r2, [sp, #0]
 80089ea:	0021      	movs	r1, r4
 80089ec:	003a      	movs	r2, r7
 80089ee:	4b06      	ldr	r3, [pc, #24]	@ (8008a08 <_svfiprintf_r+0x1f8>)
 80089f0:	9803      	ldr	r0, [sp, #12]
 80089f2:	f7fe f8c5 	bl	8006b80 <_printf_i>
 80089f6:	e7eb      	b.n	80089d0 <_svfiprintf_r+0x1c0>
 80089f8:	08009566 	.word	0x08009566
 80089fc:	0800956c 	.word	0x0800956c
 8008a00:	08009570 	.word	0x08009570
 8008a04:	08006625 	.word	0x08006625
 8008a08:	08008751 	.word	0x08008751

08008a0c <__sflush_r>:
 8008a0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008a0e:	220c      	movs	r2, #12
 8008a10:	5e8b      	ldrsh	r3, [r1, r2]
 8008a12:	0005      	movs	r5, r0
 8008a14:	000c      	movs	r4, r1
 8008a16:	071a      	lsls	r2, r3, #28
 8008a18:	d456      	bmi.n	8008ac8 <__sflush_r+0xbc>
 8008a1a:	684a      	ldr	r2, [r1, #4]
 8008a1c:	2a00      	cmp	r2, #0
 8008a1e:	dc02      	bgt.n	8008a26 <__sflush_r+0x1a>
 8008a20:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 8008a22:	2a00      	cmp	r2, #0
 8008a24:	dd4e      	ble.n	8008ac4 <__sflush_r+0xb8>
 8008a26:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008a28:	2f00      	cmp	r7, #0
 8008a2a:	d04b      	beq.n	8008ac4 <__sflush_r+0xb8>
 8008a2c:	2200      	movs	r2, #0
 8008a2e:	2080      	movs	r0, #128	@ 0x80
 8008a30:	682e      	ldr	r6, [r5, #0]
 8008a32:	602a      	str	r2, [r5, #0]
 8008a34:	001a      	movs	r2, r3
 8008a36:	0140      	lsls	r0, r0, #5
 8008a38:	6a21      	ldr	r1, [r4, #32]
 8008a3a:	4002      	ands	r2, r0
 8008a3c:	4203      	tst	r3, r0
 8008a3e:	d033      	beq.n	8008aa8 <__sflush_r+0x9c>
 8008a40:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008a42:	89a3      	ldrh	r3, [r4, #12]
 8008a44:	075b      	lsls	r3, r3, #29
 8008a46:	d506      	bpl.n	8008a56 <__sflush_r+0x4a>
 8008a48:	6863      	ldr	r3, [r4, #4]
 8008a4a:	1ad2      	subs	r2, r2, r3
 8008a4c:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008a4e:	2b00      	cmp	r3, #0
 8008a50:	d001      	beq.n	8008a56 <__sflush_r+0x4a>
 8008a52:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008a54:	1ad2      	subs	r2, r2, r3
 8008a56:	2300      	movs	r3, #0
 8008a58:	0028      	movs	r0, r5
 8008a5a:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 8008a5c:	6a21      	ldr	r1, [r4, #32]
 8008a5e:	47b8      	blx	r7
 8008a60:	89a2      	ldrh	r2, [r4, #12]
 8008a62:	1c43      	adds	r3, r0, #1
 8008a64:	d106      	bne.n	8008a74 <__sflush_r+0x68>
 8008a66:	6829      	ldr	r1, [r5, #0]
 8008a68:	291d      	cmp	r1, #29
 8008a6a:	d846      	bhi.n	8008afa <__sflush_r+0xee>
 8008a6c:	4b29      	ldr	r3, [pc, #164]	@ (8008b14 <__sflush_r+0x108>)
 8008a6e:	40cb      	lsrs	r3, r1
 8008a70:	07db      	lsls	r3, r3, #31
 8008a72:	d542      	bpl.n	8008afa <__sflush_r+0xee>
 8008a74:	2300      	movs	r3, #0
 8008a76:	6063      	str	r3, [r4, #4]
 8008a78:	6923      	ldr	r3, [r4, #16]
 8008a7a:	6023      	str	r3, [r4, #0]
 8008a7c:	04d2      	lsls	r2, r2, #19
 8008a7e:	d505      	bpl.n	8008a8c <__sflush_r+0x80>
 8008a80:	1c43      	adds	r3, r0, #1
 8008a82:	d102      	bne.n	8008a8a <__sflush_r+0x7e>
 8008a84:	682b      	ldr	r3, [r5, #0]
 8008a86:	2b00      	cmp	r3, #0
 8008a88:	d100      	bne.n	8008a8c <__sflush_r+0x80>
 8008a8a:	6560      	str	r0, [r4, #84]	@ 0x54
 8008a8c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008a8e:	602e      	str	r6, [r5, #0]
 8008a90:	2900      	cmp	r1, #0
 8008a92:	d017      	beq.n	8008ac4 <__sflush_r+0xb8>
 8008a94:	0023      	movs	r3, r4
 8008a96:	3344      	adds	r3, #68	@ 0x44
 8008a98:	4299      	cmp	r1, r3
 8008a9a:	d002      	beq.n	8008aa2 <__sflush_r+0x96>
 8008a9c:	0028      	movs	r0, r5
 8008a9e:	f7ff f9b5 	bl	8007e0c <_free_r>
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	6363      	str	r3, [r4, #52]	@ 0x34
 8008aa6:	e00d      	b.n	8008ac4 <__sflush_r+0xb8>
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	0028      	movs	r0, r5
 8008aac:	47b8      	blx	r7
 8008aae:	0002      	movs	r2, r0
 8008ab0:	1c43      	adds	r3, r0, #1
 8008ab2:	d1c6      	bne.n	8008a42 <__sflush_r+0x36>
 8008ab4:	682b      	ldr	r3, [r5, #0]
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	d0c3      	beq.n	8008a42 <__sflush_r+0x36>
 8008aba:	2b1d      	cmp	r3, #29
 8008abc:	d001      	beq.n	8008ac2 <__sflush_r+0xb6>
 8008abe:	2b16      	cmp	r3, #22
 8008ac0:	d11a      	bne.n	8008af8 <__sflush_r+0xec>
 8008ac2:	602e      	str	r6, [r5, #0]
 8008ac4:	2000      	movs	r0, #0
 8008ac6:	e01e      	b.n	8008b06 <__sflush_r+0xfa>
 8008ac8:	690e      	ldr	r6, [r1, #16]
 8008aca:	2e00      	cmp	r6, #0
 8008acc:	d0fa      	beq.n	8008ac4 <__sflush_r+0xb8>
 8008ace:	680f      	ldr	r7, [r1, #0]
 8008ad0:	600e      	str	r6, [r1, #0]
 8008ad2:	1bba      	subs	r2, r7, r6
 8008ad4:	9201      	str	r2, [sp, #4]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	079b      	lsls	r3, r3, #30
 8008ada:	d100      	bne.n	8008ade <__sflush_r+0xd2>
 8008adc:	694a      	ldr	r2, [r1, #20]
 8008ade:	60a2      	str	r2, [r4, #8]
 8008ae0:	9b01      	ldr	r3, [sp, #4]
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	ddee      	ble.n	8008ac4 <__sflush_r+0xb8>
 8008ae6:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8008ae8:	0032      	movs	r2, r6
 8008aea:	001f      	movs	r7, r3
 8008aec:	0028      	movs	r0, r5
 8008aee:	9b01      	ldr	r3, [sp, #4]
 8008af0:	6a21      	ldr	r1, [r4, #32]
 8008af2:	47b8      	blx	r7
 8008af4:	2800      	cmp	r0, #0
 8008af6:	dc07      	bgt.n	8008b08 <__sflush_r+0xfc>
 8008af8:	89a2      	ldrh	r2, [r4, #12]
 8008afa:	2340      	movs	r3, #64	@ 0x40
 8008afc:	2001      	movs	r0, #1
 8008afe:	4313      	orrs	r3, r2
 8008b00:	b21b      	sxth	r3, r3
 8008b02:	81a3      	strh	r3, [r4, #12]
 8008b04:	4240      	negs	r0, r0
 8008b06:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008b08:	9b01      	ldr	r3, [sp, #4]
 8008b0a:	1836      	adds	r6, r6, r0
 8008b0c:	1a1b      	subs	r3, r3, r0
 8008b0e:	9301      	str	r3, [sp, #4]
 8008b10:	e7e6      	b.n	8008ae0 <__sflush_r+0xd4>
 8008b12:	46c0      	nop			@ (mov r8, r8)
 8008b14:	20400001 	.word	0x20400001

08008b18 <_fflush_r>:
 8008b18:	690b      	ldr	r3, [r1, #16]
 8008b1a:	b570      	push	{r4, r5, r6, lr}
 8008b1c:	0005      	movs	r5, r0
 8008b1e:	000c      	movs	r4, r1
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d102      	bne.n	8008b2a <_fflush_r+0x12>
 8008b24:	2500      	movs	r5, #0
 8008b26:	0028      	movs	r0, r5
 8008b28:	bd70      	pop	{r4, r5, r6, pc}
 8008b2a:	2800      	cmp	r0, #0
 8008b2c:	d004      	beq.n	8008b38 <_fflush_r+0x20>
 8008b2e:	6a03      	ldr	r3, [r0, #32]
 8008b30:	2b00      	cmp	r3, #0
 8008b32:	d101      	bne.n	8008b38 <_fflush_r+0x20>
 8008b34:	f7fe f9c0 	bl	8006eb8 <__sinit>
 8008b38:	220c      	movs	r2, #12
 8008b3a:	5ea3      	ldrsh	r3, [r4, r2]
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d0f1      	beq.n	8008b24 <_fflush_r+0xc>
 8008b40:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008b42:	07d2      	lsls	r2, r2, #31
 8008b44:	d404      	bmi.n	8008b50 <_fflush_r+0x38>
 8008b46:	059b      	lsls	r3, r3, #22
 8008b48:	d402      	bmi.n	8008b50 <_fflush_r+0x38>
 8008b4a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b4c:	f7fe fadb 	bl	8007106 <__retarget_lock_acquire_recursive>
 8008b50:	0028      	movs	r0, r5
 8008b52:	0021      	movs	r1, r4
 8008b54:	f7ff ff5a 	bl	8008a0c <__sflush_r>
 8008b58:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008b5a:	0005      	movs	r5, r0
 8008b5c:	07db      	lsls	r3, r3, #31
 8008b5e:	d4e2      	bmi.n	8008b26 <_fflush_r+0xe>
 8008b60:	89a3      	ldrh	r3, [r4, #12]
 8008b62:	059b      	lsls	r3, r3, #22
 8008b64:	d4df      	bmi.n	8008b26 <_fflush_r+0xe>
 8008b66:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008b68:	f7fe face 	bl	8007108 <__retarget_lock_release_recursive>
 8008b6c:	e7db      	b.n	8008b26 <_fflush_r+0xe>

08008b6e <memmove>:
 8008b6e:	b510      	push	{r4, lr}
 8008b70:	4288      	cmp	r0, r1
 8008b72:	d902      	bls.n	8008b7a <memmove+0xc>
 8008b74:	188b      	adds	r3, r1, r2
 8008b76:	4298      	cmp	r0, r3
 8008b78:	d308      	bcc.n	8008b8c <memmove+0x1e>
 8008b7a:	2300      	movs	r3, #0
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d007      	beq.n	8008b90 <memmove+0x22>
 8008b80:	5ccc      	ldrb	r4, [r1, r3]
 8008b82:	54c4      	strb	r4, [r0, r3]
 8008b84:	3301      	adds	r3, #1
 8008b86:	e7f9      	b.n	8008b7c <memmove+0xe>
 8008b88:	5c8b      	ldrb	r3, [r1, r2]
 8008b8a:	5483      	strb	r3, [r0, r2]
 8008b8c:	3a01      	subs	r2, #1
 8008b8e:	d2fb      	bcs.n	8008b88 <memmove+0x1a>
 8008b90:	bd10      	pop	{r4, pc}
	...

08008b94 <_sbrk_r>:
 8008b94:	2300      	movs	r3, #0
 8008b96:	b570      	push	{r4, r5, r6, lr}
 8008b98:	4d06      	ldr	r5, [pc, #24]	@ (8008bb4 <_sbrk_r+0x20>)
 8008b9a:	0004      	movs	r4, r0
 8008b9c:	0008      	movs	r0, r1
 8008b9e:	602b      	str	r3, [r5, #0]
 8008ba0:	f7fa fd42 	bl	8003628 <_sbrk>
 8008ba4:	1c43      	adds	r3, r0, #1
 8008ba6:	d103      	bne.n	8008bb0 <_sbrk_r+0x1c>
 8008ba8:	682b      	ldr	r3, [r5, #0]
 8008baa:	2b00      	cmp	r3, #0
 8008bac:	d000      	beq.n	8008bb0 <_sbrk_r+0x1c>
 8008bae:	6023      	str	r3, [r4, #0]
 8008bb0:	bd70      	pop	{r4, r5, r6, pc}
 8008bb2:	46c0      	nop			@ (mov r8, r8)
 8008bb4:	200004a8 	.word	0x200004a8

08008bb8 <memcpy>:
 8008bb8:	2300      	movs	r3, #0
 8008bba:	b510      	push	{r4, lr}
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d100      	bne.n	8008bc2 <memcpy+0xa>
 8008bc0:	bd10      	pop	{r4, pc}
 8008bc2:	5ccc      	ldrb	r4, [r1, r3]
 8008bc4:	54c4      	strb	r4, [r0, r3]
 8008bc6:	3301      	adds	r3, #1
 8008bc8:	e7f8      	b.n	8008bbc <memcpy+0x4>
	...

08008bcc <__assert_func>:
 8008bcc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8008bce:	0014      	movs	r4, r2
 8008bd0:	001a      	movs	r2, r3
 8008bd2:	4b09      	ldr	r3, [pc, #36]	@ (8008bf8 <__assert_func+0x2c>)
 8008bd4:	0005      	movs	r5, r0
 8008bd6:	681b      	ldr	r3, [r3, #0]
 8008bd8:	000e      	movs	r6, r1
 8008bda:	68d8      	ldr	r0, [r3, #12]
 8008bdc:	4b07      	ldr	r3, [pc, #28]	@ (8008bfc <__assert_func+0x30>)
 8008bde:	2c00      	cmp	r4, #0
 8008be0:	d101      	bne.n	8008be6 <__assert_func+0x1a>
 8008be2:	4b07      	ldr	r3, [pc, #28]	@ (8008c00 <__assert_func+0x34>)
 8008be4:	001c      	movs	r4, r3
 8008be6:	4907      	ldr	r1, [pc, #28]	@ (8008c04 <__assert_func+0x38>)
 8008be8:	9301      	str	r3, [sp, #4]
 8008bea:	9402      	str	r4, [sp, #8]
 8008bec:	002b      	movs	r3, r5
 8008bee:	9600      	str	r6, [sp, #0]
 8008bf0:	f000 f886 	bl	8008d00 <fiprintf>
 8008bf4:	f000 f894 	bl	8008d20 <abort>
 8008bf8:	20000018 	.word	0x20000018
 8008bfc:	08009581 	.word	0x08009581
 8008c00:	080095bc 	.word	0x080095bc
 8008c04:	0800958e 	.word	0x0800958e

08008c08 <_calloc_r>:
 8008c08:	b570      	push	{r4, r5, r6, lr}
 8008c0a:	0c0b      	lsrs	r3, r1, #16
 8008c0c:	0c15      	lsrs	r5, r2, #16
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	d11e      	bne.n	8008c50 <_calloc_r+0x48>
 8008c12:	2d00      	cmp	r5, #0
 8008c14:	d10c      	bne.n	8008c30 <_calloc_r+0x28>
 8008c16:	b289      	uxth	r1, r1
 8008c18:	b294      	uxth	r4, r2
 8008c1a:	434c      	muls	r4, r1
 8008c1c:	0021      	movs	r1, r4
 8008c1e:	f7ff f96b 	bl	8007ef8 <_malloc_r>
 8008c22:	1e05      	subs	r5, r0, #0
 8008c24:	d01b      	beq.n	8008c5e <_calloc_r+0x56>
 8008c26:	0022      	movs	r2, r4
 8008c28:	2100      	movs	r1, #0
 8008c2a:	f7fe f9e7 	bl	8006ffc <memset>
 8008c2e:	e016      	b.n	8008c5e <_calloc_r+0x56>
 8008c30:	1c2b      	adds	r3, r5, #0
 8008c32:	1c0c      	adds	r4, r1, #0
 8008c34:	b289      	uxth	r1, r1
 8008c36:	b292      	uxth	r2, r2
 8008c38:	434a      	muls	r2, r1
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	b2a1      	uxth	r1, r4
 8008c3e:	4359      	muls	r1, r3
 8008c40:	0c14      	lsrs	r4, r2, #16
 8008c42:	190c      	adds	r4, r1, r4
 8008c44:	0c23      	lsrs	r3, r4, #16
 8008c46:	d107      	bne.n	8008c58 <_calloc_r+0x50>
 8008c48:	0424      	lsls	r4, r4, #16
 8008c4a:	b292      	uxth	r2, r2
 8008c4c:	4314      	orrs	r4, r2
 8008c4e:	e7e5      	b.n	8008c1c <_calloc_r+0x14>
 8008c50:	2d00      	cmp	r5, #0
 8008c52:	d101      	bne.n	8008c58 <_calloc_r+0x50>
 8008c54:	1c14      	adds	r4, r2, #0
 8008c56:	e7ed      	b.n	8008c34 <_calloc_r+0x2c>
 8008c58:	230c      	movs	r3, #12
 8008c5a:	2500      	movs	r5, #0
 8008c5c:	6003      	str	r3, [r0, #0]
 8008c5e:	0028      	movs	r0, r5
 8008c60:	bd70      	pop	{r4, r5, r6, pc}

08008c62 <__ascii_mbtowc>:
 8008c62:	b082      	sub	sp, #8
 8008c64:	2900      	cmp	r1, #0
 8008c66:	d100      	bne.n	8008c6a <__ascii_mbtowc+0x8>
 8008c68:	a901      	add	r1, sp, #4
 8008c6a:	1e10      	subs	r0, r2, #0
 8008c6c:	d006      	beq.n	8008c7c <__ascii_mbtowc+0x1a>
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d006      	beq.n	8008c80 <__ascii_mbtowc+0x1e>
 8008c72:	7813      	ldrb	r3, [r2, #0]
 8008c74:	600b      	str	r3, [r1, #0]
 8008c76:	7810      	ldrb	r0, [r2, #0]
 8008c78:	1e43      	subs	r3, r0, #1
 8008c7a:	4198      	sbcs	r0, r3
 8008c7c:	b002      	add	sp, #8
 8008c7e:	4770      	bx	lr
 8008c80:	2002      	movs	r0, #2
 8008c82:	4240      	negs	r0, r0
 8008c84:	e7fa      	b.n	8008c7c <__ascii_mbtowc+0x1a>

08008c86 <_realloc_r>:
 8008c86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c88:	0006      	movs	r6, r0
 8008c8a:	000c      	movs	r4, r1
 8008c8c:	0015      	movs	r5, r2
 8008c8e:	2900      	cmp	r1, #0
 8008c90:	d105      	bne.n	8008c9e <_realloc_r+0x18>
 8008c92:	0011      	movs	r1, r2
 8008c94:	f7ff f930 	bl	8007ef8 <_malloc_r>
 8008c98:	0004      	movs	r4, r0
 8008c9a:	0020      	movs	r0, r4
 8008c9c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008c9e:	2a00      	cmp	r2, #0
 8008ca0:	d103      	bne.n	8008caa <_realloc_r+0x24>
 8008ca2:	f7ff f8b3 	bl	8007e0c <_free_r>
 8008ca6:	002c      	movs	r4, r5
 8008ca8:	e7f7      	b.n	8008c9a <_realloc_r+0x14>
 8008caa:	f000 f840 	bl	8008d2e <_malloc_usable_size_r>
 8008cae:	0007      	movs	r7, r0
 8008cb0:	4285      	cmp	r5, r0
 8008cb2:	d802      	bhi.n	8008cba <_realloc_r+0x34>
 8008cb4:	0843      	lsrs	r3, r0, #1
 8008cb6:	42ab      	cmp	r3, r5
 8008cb8:	d3ef      	bcc.n	8008c9a <_realloc_r+0x14>
 8008cba:	0029      	movs	r1, r5
 8008cbc:	0030      	movs	r0, r6
 8008cbe:	f7ff f91b 	bl	8007ef8 <_malloc_r>
 8008cc2:	9001      	str	r0, [sp, #4]
 8008cc4:	2800      	cmp	r0, #0
 8008cc6:	d101      	bne.n	8008ccc <_realloc_r+0x46>
 8008cc8:	9c01      	ldr	r4, [sp, #4]
 8008cca:	e7e6      	b.n	8008c9a <_realloc_r+0x14>
 8008ccc:	002a      	movs	r2, r5
 8008cce:	42bd      	cmp	r5, r7
 8008cd0:	d900      	bls.n	8008cd4 <_realloc_r+0x4e>
 8008cd2:	003a      	movs	r2, r7
 8008cd4:	0021      	movs	r1, r4
 8008cd6:	9801      	ldr	r0, [sp, #4]
 8008cd8:	f7ff ff6e 	bl	8008bb8 <memcpy>
 8008cdc:	0021      	movs	r1, r4
 8008cde:	0030      	movs	r0, r6
 8008ce0:	f7ff f894 	bl	8007e0c <_free_r>
 8008ce4:	e7f0      	b.n	8008cc8 <_realloc_r+0x42>

08008ce6 <__ascii_wctomb>:
 8008ce6:	0003      	movs	r3, r0
 8008ce8:	1e08      	subs	r0, r1, #0
 8008cea:	d005      	beq.n	8008cf8 <__ascii_wctomb+0x12>
 8008cec:	2aff      	cmp	r2, #255	@ 0xff
 8008cee:	d904      	bls.n	8008cfa <__ascii_wctomb+0x14>
 8008cf0:	228a      	movs	r2, #138	@ 0x8a
 8008cf2:	2001      	movs	r0, #1
 8008cf4:	601a      	str	r2, [r3, #0]
 8008cf6:	4240      	negs	r0, r0
 8008cf8:	4770      	bx	lr
 8008cfa:	2001      	movs	r0, #1
 8008cfc:	700a      	strb	r2, [r1, #0]
 8008cfe:	e7fb      	b.n	8008cf8 <__ascii_wctomb+0x12>

08008d00 <fiprintf>:
 8008d00:	b40e      	push	{r1, r2, r3}
 8008d02:	b517      	push	{r0, r1, r2, r4, lr}
 8008d04:	4c05      	ldr	r4, [pc, #20]	@ (8008d1c <fiprintf+0x1c>)
 8008d06:	ab05      	add	r3, sp, #20
 8008d08:	cb04      	ldmia	r3!, {r2}
 8008d0a:	0001      	movs	r1, r0
 8008d0c:	6820      	ldr	r0, [r4, #0]
 8008d0e:	9301      	str	r3, [sp, #4]
 8008d10:	f000 f83c 	bl	8008d8c <_vfiprintf_r>
 8008d14:	bc1e      	pop	{r1, r2, r3, r4}
 8008d16:	bc08      	pop	{r3}
 8008d18:	b003      	add	sp, #12
 8008d1a:	4718      	bx	r3
 8008d1c:	20000018 	.word	0x20000018

08008d20 <abort>:
 8008d20:	2006      	movs	r0, #6
 8008d22:	b510      	push	{r4, lr}
 8008d24:	f000 fa18 	bl	8009158 <raise>
 8008d28:	2001      	movs	r0, #1
 8008d2a:	f7fa fc0a 	bl	8003542 <_exit>

08008d2e <_malloc_usable_size_r>:
 8008d2e:	1f0b      	subs	r3, r1, #4
 8008d30:	681b      	ldr	r3, [r3, #0]
 8008d32:	1f18      	subs	r0, r3, #4
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	da01      	bge.n	8008d3c <_malloc_usable_size_r+0xe>
 8008d38:	580b      	ldr	r3, [r1, r0]
 8008d3a:	18c0      	adds	r0, r0, r3
 8008d3c:	4770      	bx	lr

08008d3e <__sfputc_r>:
 8008d3e:	6893      	ldr	r3, [r2, #8]
 8008d40:	b510      	push	{r4, lr}
 8008d42:	3b01      	subs	r3, #1
 8008d44:	6093      	str	r3, [r2, #8]
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	da04      	bge.n	8008d54 <__sfputc_r+0x16>
 8008d4a:	6994      	ldr	r4, [r2, #24]
 8008d4c:	42a3      	cmp	r3, r4
 8008d4e:	db07      	blt.n	8008d60 <__sfputc_r+0x22>
 8008d50:	290a      	cmp	r1, #10
 8008d52:	d005      	beq.n	8008d60 <__sfputc_r+0x22>
 8008d54:	6813      	ldr	r3, [r2, #0]
 8008d56:	1c58      	adds	r0, r3, #1
 8008d58:	6010      	str	r0, [r2, #0]
 8008d5a:	7019      	strb	r1, [r3, #0]
 8008d5c:	0008      	movs	r0, r1
 8008d5e:	bd10      	pop	{r4, pc}
 8008d60:	f000 f930 	bl	8008fc4 <__swbuf_r>
 8008d64:	0001      	movs	r1, r0
 8008d66:	e7f9      	b.n	8008d5c <__sfputc_r+0x1e>

08008d68 <__sfputs_r>:
 8008d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008d6a:	0006      	movs	r6, r0
 8008d6c:	000f      	movs	r7, r1
 8008d6e:	0014      	movs	r4, r2
 8008d70:	18d5      	adds	r5, r2, r3
 8008d72:	42ac      	cmp	r4, r5
 8008d74:	d101      	bne.n	8008d7a <__sfputs_r+0x12>
 8008d76:	2000      	movs	r0, #0
 8008d78:	e007      	b.n	8008d8a <__sfputs_r+0x22>
 8008d7a:	7821      	ldrb	r1, [r4, #0]
 8008d7c:	003a      	movs	r2, r7
 8008d7e:	0030      	movs	r0, r6
 8008d80:	f7ff ffdd 	bl	8008d3e <__sfputc_r>
 8008d84:	3401      	adds	r4, #1
 8008d86:	1c43      	adds	r3, r0, #1
 8008d88:	d1f3      	bne.n	8008d72 <__sfputs_r+0xa>
 8008d8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08008d8c <_vfiprintf_r>:
 8008d8c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008d8e:	b0a1      	sub	sp, #132	@ 0x84
 8008d90:	000f      	movs	r7, r1
 8008d92:	0015      	movs	r5, r2
 8008d94:	001e      	movs	r6, r3
 8008d96:	9003      	str	r0, [sp, #12]
 8008d98:	2800      	cmp	r0, #0
 8008d9a:	d004      	beq.n	8008da6 <_vfiprintf_r+0x1a>
 8008d9c:	6a03      	ldr	r3, [r0, #32]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d101      	bne.n	8008da6 <_vfiprintf_r+0x1a>
 8008da2:	f7fe f889 	bl	8006eb8 <__sinit>
 8008da6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008da8:	07db      	lsls	r3, r3, #31
 8008daa:	d405      	bmi.n	8008db8 <_vfiprintf_r+0x2c>
 8008dac:	89bb      	ldrh	r3, [r7, #12]
 8008dae:	059b      	lsls	r3, r3, #22
 8008db0:	d402      	bmi.n	8008db8 <_vfiprintf_r+0x2c>
 8008db2:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008db4:	f7fe f9a7 	bl	8007106 <__retarget_lock_acquire_recursive>
 8008db8:	89bb      	ldrh	r3, [r7, #12]
 8008dba:	071b      	lsls	r3, r3, #28
 8008dbc:	d502      	bpl.n	8008dc4 <_vfiprintf_r+0x38>
 8008dbe:	693b      	ldr	r3, [r7, #16]
 8008dc0:	2b00      	cmp	r3, #0
 8008dc2:	d113      	bne.n	8008dec <_vfiprintf_r+0x60>
 8008dc4:	0039      	movs	r1, r7
 8008dc6:	9803      	ldr	r0, [sp, #12]
 8008dc8:	f000 f93e 	bl	8009048 <__swsetup_r>
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	d00d      	beq.n	8008dec <_vfiprintf_r+0x60>
 8008dd0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008dd2:	07db      	lsls	r3, r3, #31
 8008dd4:	d503      	bpl.n	8008dde <_vfiprintf_r+0x52>
 8008dd6:	2001      	movs	r0, #1
 8008dd8:	4240      	negs	r0, r0
 8008dda:	b021      	add	sp, #132	@ 0x84
 8008ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dde:	89bb      	ldrh	r3, [r7, #12]
 8008de0:	059b      	lsls	r3, r3, #22
 8008de2:	d4f8      	bmi.n	8008dd6 <_vfiprintf_r+0x4a>
 8008de4:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008de6:	f7fe f98f 	bl	8007108 <__retarget_lock_release_recursive>
 8008dea:	e7f4      	b.n	8008dd6 <_vfiprintf_r+0x4a>
 8008dec:	2300      	movs	r3, #0
 8008dee:	ac08      	add	r4, sp, #32
 8008df0:	6163      	str	r3, [r4, #20]
 8008df2:	3320      	adds	r3, #32
 8008df4:	7663      	strb	r3, [r4, #25]
 8008df6:	3310      	adds	r3, #16
 8008df8:	76a3      	strb	r3, [r4, #26]
 8008dfa:	9607      	str	r6, [sp, #28]
 8008dfc:	002e      	movs	r6, r5
 8008dfe:	7833      	ldrb	r3, [r6, #0]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d001      	beq.n	8008e08 <_vfiprintf_r+0x7c>
 8008e04:	2b25      	cmp	r3, #37	@ 0x25
 8008e06:	d148      	bne.n	8008e9a <_vfiprintf_r+0x10e>
 8008e08:	1b73      	subs	r3, r6, r5
 8008e0a:	9305      	str	r3, [sp, #20]
 8008e0c:	42ae      	cmp	r6, r5
 8008e0e:	d00b      	beq.n	8008e28 <_vfiprintf_r+0x9c>
 8008e10:	002a      	movs	r2, r5
 8008e12:	0039      	movs	r1, r7
 8008e14:	9803      	ldr	r0, [sp, #12]
 8008e16:	f7ff ffa7 	bl	8008d68 <__sfputs_r>
 8008e1a:	3001      	adds	r0, #1
 8008e1c:	d100      	bne.n	8008e20 <_vfiprintf_r+0x94>
 8008e1e:	e0ae      	b.n	8008f7e <_vfiprintf_r+0x1f2>
 8008e20:	6963      	ldr	r3, [r4, #20]
 8008e22:	9a05      	ldr	r2, [sp, #20]
 8008e24:	189b      	adds	r3, r3, r2
 8008e26:	6163      	str	r3, [r4, #20]
 8008e28:	7833      	ldrb	r3, [r6, #0]
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d100      	bne.n	8008e30 <_vfiprintf_r+0xa4>
 8008e2e:	e0a6      	b.n	8008f7e <_vfiprintf_r+0x1f2>
 8008e30:	2201      	movs	r2, #1
 8008e32:	2300      	movs	r3, #0
 8008e34:	4252      	negs	r2, r2
 8008e36:	6062      	str	r2, [r4, #4]
 8008e38:	a904      	add	r1, sp, #16
 8008e3a:	3254      	adds	r2, #84	@ 0x54
 8008e3c:	1852      	adds	r2, r2, r1
 8008e3e:	1c75      	adds	r5, r6, #1
 8008e40:	6023      	str	r3, [r4, #0]
 8008e42:	60e3      	str	r3, [r4, #12]
 8008e44:	60a3      	str	r3, [r4, #8]
 8008e46:	7013      	strb	r3, [r2, #0]
 8008e48:	65a3      	str	r3, [r4, #88]	@ 0x58
 8008e4a:	4b59      	ldr	r3, [pc, #356]	@ (8008fb0 <_vfiprintf_r+0x224>)
 8008e4c:	2205      	movs	r2, #5
 8008e4e:	0018      	movs	r0, r3
 8008e50:	7829      	ldrb	r1, [r5, #0]
 8008e52:	9305      	str	r3, [sp, #20]
 8008e54:	f7fe f959 	bl	800710a <memchr>
 8008e58:	1c6e      	adds	r6, r5, #1
 8008e5a:	2800      	cmp	r0, #0
 8008e5c:	d11f      	bne.n	8008e9e <_vfiprintf_r+0x112>
 8008e5e:	6822      	ldr	r2, [r4, #0]
 8008e60:	06d3      	lsls	r3, r2, #27
 8008e62:	d504      	bpl.n	8008e6e <_vfiprintf_r+0xe2>
 8008e64:	2353      	movs	r3, #83	@ 0x53
 8008e66:	a904      	add	r1, sp, #16
 8008e68:	185b      	adds	r3, r3, r1
 8008e6a:	2120      	movs	r1, #32
 8008e6c:	7019      	strb	r1, [r3, #0]
 8008e6e:	0713      	lsls	r3, r2, #28
 8008e70:	d504      	bpl.n	8008e7c <_vfiprintf_r+0xf0>
 8008e72:	2353      	movs	r3, #83	@ 0x53
 8008e74:	a904      	add	r1, sp, #16
 8008e76:	185b      	adds	r3, r3, r1
 8008e78:	212b      	movs	r1, #43	@ 0x2b
 8008e7a:	7019      	strb	r1, [r3, #0]
 8008e7c:	782b      	ldrb	r3, [r5, #0]
 8008e7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008e80:	d016      	beq.n	8008eb0 <_vfiprintf_r+0x124>
 8008e82:	002e      	movs	r6, r5
 8008e84:	2100      	movs	r1, #0
 8008e86:	200a      	movs	r0, #10
 8008e88:	68e3      	ldr	r3, [r4, #12]
 8008e8a:	7832      	ldrb	r2, [r6, #0]
 8008e8c:	1c75      	adds	r5, r6, #1
 8008e8e:	3a30      	subs	r2, #48	@ 0x30
 8008e90:	2a09      	cmp	r2, #9
 8008e92:	d950      	bls.n	8008f36 <_vfiprintf_r+0x1aa>
 8008e94:	2900      	cmp	r1, #0
 8008e96:	d111      	bne.n	8008ebc <_vfiprintf_r+0x130>
 8008e98:	e017      	b.n	8008eca <_vfiprintf_r+0x13e>
 8008e9a:	3601      	adds	r6, #1
 8008e9c:	e7af      	b.n	8008dfe <_vfiprintf_r+0x72>
 8008e9e:	9b05      	ldr	r3, [sp, #20]
 8008ea0:	6822      	ldr	r2, [r4, #0]
 8008ea2:	1ac0      	subs	r0, r0, r3
 8008ea4:	2301      	movs	r3, #1
 8008ea6:	4083      	lsls	r3, r0
 8008ea8:	4313      	orrs	r3, r2
 8008eaa:	0035      	movs	r5, r6
 8008eac:	6023      	str	r3, [r4, #0]
 8008eae:	e7cc      	b.n	8008e4a <_vfiprintf_r+0xbe>
 8008eb0:	9b07      	ldr	r3, [sp, #28]
 8008eb2:	1d19      	adds	r1, r3, #4
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	9107      	str	r1, [sp, #28]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	db01      	blt.n	8008ec0 <_vfiprintf_r+0x134>
 8008ebc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8008ebe:	e004      	b.n	8008eca <_vfiprintf_r+0x13e>
 8008ec0:	425b      	negs	r3, r3
 8008ec2:	60e3      	str	r3, [r4, #12]
 8008ec4:	2302      	movs	r3, #2
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	6023      	str	r3, [r4, #0]
 8008eca:	7833      	ldrb	r3, [r6, #0]
 8008ecc:	2b2e      	cmp	r3, #46	@ 0x2e
 8008ece:	d10c      	bne.n	8008eea <_vfiprintf_r+0x15e>
 8008ed0:	7873      	ldrb	r3, [r6, #1]
 8008ed2:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ed4:	d134      	bne.n	8008f40 <_vfiprintf_r+0x1b4>
 8008ed6:	9b07      	ldr	r3, [sp, #28]
 8008ed8:	3602      	adds	r6, #2
 8008eda:	1d1a      	adds	r2, r3, #4
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	9207      	str	r2, [sp, #28]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	da01      	bge.n	8008ee8 <_vfiprintf_r+0x15c>
 8008ee4:	2301      	movs	r3, #1
 8008ee6:	425b      	negs	r3, r3
 8008ee8:	9309      	str	r3, [sp, #36]	@ 0x24
 8008eea:	4d32      	ldr	r5, [pc, #200]	@ (8008fb4 <_vfiprintf_r+0x228>)
 8008eec:	2203      	movs	r2, #3
 8008eee:	0028      	movs	r0, r5
 8008ef0:	7831      	ldrb	r1, [r6, #0]
 8008ef2:	f7fe f90a 	bl	800710a <memchr>
 8008ef6:	2800      	cmp	r0, #0
 8008ef8:	d006      	beq.n	8008f08 <_vfiprintf_r+0x17c>
 8008efa:	2340      	movs	r3, #64	@ 0x40
 8008efc:	1b40      	subs	r0, r0, r5
 8008efe:	4083      	lsls	r3, r0
 8008f00:	6822      	ldr	r2, [r4, #0]
 8008f02:	3601      	adds	r6, #1
 8008f04:	4313      	orrs	r3, r2
 8008f06:	6023      	str	r3, [r4, #0]
 8008f08:	7831      	ldrb	r1, [r6, #0]
 8008f0a:	2206      	movs	r2, #6
 8008f0c:	482a      	ldr	r0, [pc, #168]	@ (8008fb8 <_vfiprintf_r+0x22c>)
 8008f0e:	1c75      	adds	r5, r6, #1
 8008f10:	7621      	strb	r1, [r4, #24]
 8008f12:	f7fe f8fa 	bl	800710a <memchr>
 8008f16:	2800      	cmp	r0, #0
 8008f18:	d040      	beq.n	8008f9c <_vfiprintf_r+0x210>
 8008f1a:	4b28      	ldr	r3, [pc, #160]	@ (8008fbc <_vfiprintf_r+0x230>)
 8008f1c:	2b00      	cmp	r3, #0
 8008f1e:	d122      	bne.n	8008f66 <_vfiprintf_r+0x1da>
 8008f20:	2207      	movs	r2, #7
 8008f22:	9b07      	ldr	r3, [sp, #28]
 8008f24:	3307      	adds	r3, #7
 8008f26:	4393      	bics	r3, r2
 8008f28:	3308      	adds	r3, #8
 8008f2a:	9307      	str	r3, [sp, #28]
 8008f2c:	6963      	ldr	r3, [r4, #20]
 8008f2e:	9a04      	ldr	r2, [sp, #16]
 8008f30:	189b      	adds	r3, r3, r2
 8008f32:	6163      	str	r3, [r4, #20]
 8008f34:	e762      	b.n	8008dfc <_vfiprintf_r+0x70>
 8008f36:	4343      	muls	r3, r0
 8008f38:	002e      	movs	r6, r5
 8008f3a:	2101      	movs	r1, #1
 8008f3c:	189b      	adds	r3, r3, r2
 8008f3e:	e7a4      	b.n	8008e8a <_vfiprintf_r+0xfe>
 8008f40:	2300      	movs	r3, #0
 8008f42:	200a      	movs	r0, #10
 8008f44:	0019      	movs	r1, r3
 8008f46:	3601      	adds	r6, #1
 8008f48:	6063      	str	r3, [r4, #4]
 8008f4a:	7832      	ldrb	r2, [r6, #0]
 8008f4c:	1c75      	adds	r5, r6, #1
 8008f4e:	3a30      	subs	r2, #48	@ 0x30
 8008f50:	2a09      	cmp	r2, #9
 8008f52:	d903      	bls.n	8008f5c <_vfiprintf_r+0x1d0>
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d0c8      	beq.n	8008eea <_vfiprintf_r+0x15e>
 8008f58:	9109      	str	r1, [sp, #36]	@ 0x24
 8008f5a:	e7c6      	b.n	8008eea <_vfiprintf_r+0x15e>
 8008f5c:	4341      	muls	r1, r0
 8008f5e:	002e      	movs	r6, r5
 8008f60:	2301      	movs	r3, #1
 8008f62:	1889      	adds	r1, r1, r2
 8008f64:	e7f1      	b.n	8008f4a <_vfiprintf_r+0x1be>
 8008f66:	aa07      	add	r2, sp, #28
 8008f68:	9200      	str	r2, [sp, #0]
 8008f6a:	0021      	movs	r1, r4
 8008f6c:	003a      	movs	r2, r7
 8008f6e:	4b14      	ldr	r3, [pc, #80]	@ (8008fc0 <_vfiprintf_r+0x234>)
 8008f70:	9803      	ldr	r0, [sp, #12]
 8008f72:	f7fd fb57 	bl	8006624 <_printf_float>
 8008f76:	9004      	str	r0, [sp, #16]
 8008f78:	9b04      	ldr	r3, [sp, #16]
 8008f7a:	3301      	adds	r3, #1
 8008f7c:	d1d6      	bne.n	8008f2c <_vfiprintf_r+0x1a0>
 8008f7e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f80:	07db      	lsls	r3, r3, #31
 8008f82:	d405      	bmi.n	8008f90 <_vfiprintf_r+0x204>
 8008f84:	89bb      	ldrh	r3, [r7, #12]
 8008f86:	059b      	lsls	r3, r3, #22
 8008f88:	d402      	bmi.n	8008f90 <_vfiprintf_r+0x204>
 8008f8a:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8008f8c:	f7fe f8bc 	bl	8007108 <__retarget_lock_release_recursive>
 8008f90:	89bb      	ldrh	r3, [r7, #12]
 8008f92:	065b      	lsls	r3, r3, #25
 8008f94:	d500      	bpl.n	8008f98 <_vfiprintf_r+0x20c>
 8008f96:	e71e      	b.n	8008dd6 <_vfiprintf_r+0x4a>
 8008f98:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8008f9a:	e71e      	b.n	8008dda <_vfiprintf_r+0x4e>
 8008f9c:	aa07      	add	r2, sp, #28
 8008f9e:	9200      	str	r2, [sp, #0]
 8008fa0:	0021      	movs	r1, r4
 8008fa2:	003a      	movs	r2, r7
 8008fa4:	4b06      	ldr	r3, [pc, #24]	@ (8008fc0 <_vfiprintf_r+0x234>)
 8008fa6:	9803      	ldr	r0, [sp, #12]
 8008fa8:	f7fd fdea 	bl	8006b80 <_printf_i>
 8008fac:	e7e3      	b.n	8008f76 <_vfiprintf_r+0x1ea>
 8008fae:	46c0      	nop			@ (mov r8, r8)
 8008fb0:	08009566 	.word	0x08009566
 8008fb4:	0800956c 	.word	0x0800956c
 8008fb8:	08009570 	.word	0x08009570
 8008fbc:	08006625 	.word	0x08006625
 8008fc0:	08008d69 	.word	0x08008d69

08008fc4 <__swbuf_r>:
 8008fc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fc6:	0006      	movs	r6, r0
 8008fc8:	000d      	movs	r5, r1
 8008fca:	0014      	movs	r4, r2
 8008fcc:	2800      	cmp	r0, #0
 8008fce:	d004      	beq.n	8008fda <__swbuf_r+0x16>
 8008fd0:	6a03      	ldr	r3, [r0, #32]
 8008fd2:	2b00      	cmp	r3, #0
 8008fd4:	d101      	bne.n	8008fda <__swbuf_r+0x16>
 8008fd6:	f7fd ff6f 	bl	8006eb8 <__sinit>
 8008fda:	69a3      	ldr	r3, [r4, #24]
 8008fdc:	60a3      	str	r3, [r4, #8]
 8008fde:	89a3      	ldrh	r3, [r4, #12]
 8008fe0:	071b      	lsls	r3, r3, #28
 8008fe2:	d502      	bpl.n	8008fea <__swbuf_r+0x26>
 8008fe4:	6923      	ldr	r3, [r4, #16]
 8008fe6:	2b00      	cmp	r3, #0
 8008fe8:	d109      	bne.n	8008ffe <__swbuf_r+0x3a>
 8008fea:	0021      	movs	r1, r4
 8008fec:	0030      	movs	r0, r6
 8008fee:	f000 f82b 	bl	8009048 <__swsetup_r>
 8008ff2:	2800      	cmp	r0, #0
 8008ff4:	d003      	beq.n	8008ffe <__swbuf_r+0x3a>
 8008ff6:	2501      	movs	r5, #1
 8008ff8:	426d      	negs	r5, r5
 8008ffa:	0028      	movs	r0, r5
 8008ffc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ffe:	6923      	ldr	r3, [r4, #16]
 8009000:	6820      	ldr	r0, [r4, #0]
 8009002:	b2ef      	uxtb	r7, r5
 8009004:	1ac0      	subs	r0, r0, r3
 8009006:	6963      	ldr	r3, [r4, #20]
 8009008:	b2ed      	uxtb	r5, r5
 800900a:	4283      	cmp	r3, r0
 800900c:	dc05      	bgt.n	800901a <__swbuf_r+0x56>
 800900e:	0021      	movs	r1, r4
 8009010:	0030      	movs	r0, r6
 8009012:	f7ff fd81 	bl	8008b18 <_fflush_r>
 8009016:	2800      	cmp	r0, #0
 8009018:	d1ed      	bne.n	8008ff6 <__swbuf_r+0x32>
 800901a:	68a3      	ldr	r3, [r4, #8]
 800901c:	3001      	adds	r0, #1
 800901e:	3b01      	subs	r3, #1
 8009020:	60a3      	str	r3, [r4, #8]
 8009022:	6823      	ldr	r3, [r4, #0]
 8009024:	1c5a      	adds	r2, r3, #1
 8009026:	6022      	str	r2, [r4, #0]
 8009028:	701f      	strb	r7, [r3, #0]
 800902a:	6963      	ldr	r3, [r4, #20]
 800902c:	4283      	cmp	r3, r0
 800902e:	d004      	beq.n	800903a <__swbuf_r+0x76>
 8009030:	89a3      	ldrh	r3, [r4, #12]
 8009032:	07db      	lsls	r3, r3, #31
 8009034:	d5e1      	bpl.n	8008ffa <__swbuf_r+0x36>
 8009036:	2d0a      	cmp	r5, #10
 8009038:	d1df      	bne.n	8008ffa <__swbuf_r+0x36>
 800903a:	0021      	movs	r1, r4
 800903c:	0030      	movs	r0, r6
 800903e:	f7ff fd6b 	bl	8008b18 <_fflush_r>
 8009042:	2800      	cmp	r0, #0
 8009044:	d0d9      	beq.n	8008ffa <__swbuf_r+0x36>
 8009046:	e7d6      	b.n	8008ff6 <__swbuf_r+0x32>

08009048 <__swsetup_r>:
 8009048:	4b2d      	ldr	r3, [pc, #180]	@ (8009100 <__swsetup_r+0xb8>)
 800904a:	b570      	push	{r4, r5, r6, lr}
 800904c:	0005      	movs	r5, r0
 800904e:	6818      	ldr	r0, [r3, #0]
 8009050:	000c      	movs	r4, r1
 8009052:	2800      	cmp	r0, #0
 8009054:	d004      	beq.n	8009060 <__swsetup_r+0x18>
 8009056:	6a03      	ldr	r3, [r0, #32]
 8009058:	2b00      	cmp	r3, #0
 800905a:	d101      	bne.n	8009060 <__swsetup_r+0x18>
 800905c:	f7fd ff2c 	bl	8006eb8 <__sinit>
 8009060:	220c      	movs	r2, #12
 8009062:	5ea3      	ldrsh	r3, [r4, r2]
 8009064:	071a      	lsls	r2, r3, #28
 8009066:	d423      	bmi.n	80090b0 <__swsetup_r+0x68>
 8009068:	06da      	lsls	r2, r3, #27
 800906a:	d407      	bmi.n	800907c <__swsetup_r+0x34>
 800906c:	2209      	movs	r2, #9
 800906e:	602a      	str	r2, [r5, #0]
 8009070:	2240      	movs	r2, #64	@ 0x40
 8009072:	2001      	movs	r0, #1
 8009074:	4313      	orrs	r3, r2
 8009076:	81a3      	strh	r3, [r4, #12]
 8009078:	4240      	negs	r0, r0
 800907a:	e03a      	b.n	80090f2 <__swsetup_r+0xaa>
 800907c:	075b      	lsls	r3, r3, #29
 800907e:	d513      	bpl.n	80090a8 <__swsetup_r+0x60>
 8009080:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8009082:	2900      	cmp	r1, #0
 8009084:	d008      	beq.n	8009098 <__swsetup_r+0x50>
 8009086:	0023      	movs	r3, r4
 8009088:	3344      	adds	r3, #68	@ 0x44
 800908a:	4299      	cmp	r1, r3
 800908c:	d002      	beq.n	8009094 <__swsetup_r+0x4c>
 800908e:	0028      	movs	r0, r5
 8009090:	f7fe febc 	bl	8007e0c <_free_r>
 8009094:	2300      	movs	r3, #0
 8009096:	6363      	str	r3, [r4, #52]	@ 0x34
 8009098:	2224      	movs	r2, #36	@ 0x24
 800909a:	89a3      	ldrh	r3, [r4, #12]
 800909c:	4393      	bics	r3, r2
 800909e:	81a3      	strh	r3, [r4, #12]
 80090a0:	2300      	movs	r3, #0
 80090a2:	6063      	str	r3, [r4, #4]
 80090a4:	6923      	ldr	r3, [r4, #16]
 80090a6:	6023      	str	r3, [r4, #0]
 80090a8:	2308      	movs	r3, #8
 80090aa:	89a2      	ldrh	r2, [r4, #12]
 80090ac:	4313      	orrs	r3, r2
 80090ae:	81a3      	strh	r3, [r4, #12]
 80090b0:	6923      	ldr	r3, [r4, #16]
 80090b2:	2b00      	cmp	r3, #0
 80090b4:	d10b      	bne.n	80090ce <__swsetup_r+0x86>
 80090b6:	21a0      	movs	r1, #160	@ 0xa0
 80090b8:	2280      	movs	r2, #128	@ 0x80
 80090ba:	89a3      	ldrh	r3, [r4, #12]
 80090bc:	0089      	lsls	r1, r1, #2
 80090be:	0092      	lsls	r2, r2, #2
 80090c0:	400b      	ands	r3, r1
 80090c2:	4293      	cmp	r3, r2
 80090c4:	d003      	beq.n	80090ce <__swsetup_r+0x86>
 80090c6:	0021      	movs	r1, r4
 80090c8:	0028      	movs	r0, r5
 80090ca:	f000 f88f 	bl	80091ec <__smakebuf_r>
 80090ce:	220c      	movs	r2, #12
 80090d0:	5ea3      	ldrsh	r3, [r4, r2]
 80090d2:	2101      	movs	r1, #1
 80090d4:	001a      	movs	r2, r3
 80090d6:	400a      	ands	r2, r1
 80090d8:	420b      	tst	r3, r1
 80090da:	d00b      	beq.n	80090f4 <__swsetup_r+0xac>
 80090dc:	2200      	movs	r2, #0
 80090de:	60a2      	str	r2, [r4, #8]
 80090e0:	6962      	ldr	r2, [r4, #20]
 80090e2:	4252      	negs	r2, r2
 80090e4:	61a2      	str	r2, [r4, #24]
 80090e6:	2000      	movs	r0, #0
 80090e8:	6922      	ldr	r2, [r4, #16]
 80090ea:	4282      	cmp	r2, r0
 80090ec:	d101      	bne.n	80090f2 <__swsetup_r+0xaa>
 80090ee:	061a      	lsls	r2, r3, #24
 80090f0:	d4be      	bmi.n	8009070 <__swsetup_r+0x28>
 80090f2:	bd70      	pop	{r4, r5, r6, pc}
 80090f4:	0799      	lsls	r1, r3, #30
 80090f6:	d400      	bmi.n	80090fa <__swsetup_r+0xb2>
 80090f8:	6962      	ldr	r2, [r4, #20]
 80090fa:	60a2      	str	r2, [r4, #8]
 80090fc:	e7f3      	b.n	80090e6 <__swsetup_r+0x9e>
 80090fe:	46c0      	nop			@ (mov r8, r8)
 8009100:	20000018 	.word	0x20000018

08009104 <_raise_r>:
 8009104:	b570      	push	{r4, r5, r6, lr}
 8009106:	0004      	movs	r4, r0
 8009108:	000d      	movs	r5, r1
 800910a:	291f      	cmp	r1, #31
 800910c:	d904      	bls.n	8009118 <_raise_r+0x14>
 800910e:	2316      	movs	r3, #22
 8009110:	6003      	str	r3, [r0, #0]
 8009112:	2001      	movs	r0, #1
 8009114:	4240      	negs	r0, r0
 8009116:	bd70      	pop	{r4, r5, r6, pc}
 8009118:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800911a:	2b00      	cmp	r3, #0
 800911c:	d004      	beq.n	8009128 <_raise_r+0x24>
 800911e:	008a      	lsls	r2, r1, #2
 8009120:	189b      	adds	r3, r3, r2
 8009122:	681a      	ldr	r2, [r3, #0]
 8009124:	2a00      	cmp	r2, #0
 8009126:	d108      	bne.n	800913a <_raise_r+0x36>
 8009128:	0020      	movs	r0, r4
 800912a:	f000 f831 	bl	8009190 <_getpid_r>
 800912e:	002a      	movs	r2, r5
 8009130:	0001      	movs	r1, r0
 8009132:	0020      	movs	r0, r4
 8009134:	f000 f81a 	bl	800916c <_kill_r>
 8009138:	e7ed      	b.n	8009116 <_raise_r+0x12>
 800913a:	2a01      	cmp	r2, #1
 800913c:	d009      	beq.n	8009152 <_raise_r+0x4e>
 800913e:	1c51      	adds	r1, r2, #1
 8009140:	d103      	bne.n	800914a <_raise_r+0x46>
 8009142:	2316      	movs	r3, #22
 8009144:	6003      	str	r3, [r0, #0]
 8009146:	2001      	movs	r0, #1
 8009148:	e7e5      	b.n	8009116 <_raise_r+0x12>
 800914a:	2100      	movs	r1, #0
 800914c:	0028      	movs	r0, r5
 800914e:	6019      	str	r1, [r3, #0]
 8009150:	4790      	blx	r2
 8009152:	2000      	movs	r0, #0
 8009154:	e7df      	b.n	8009116 <_raise_r+0x12>
	...

08009158 <raise>:
 8009158:	b510      	push	{r4, lr}
 800915a:	4b03      	ldr	r3, [pc, #12]	@ (8009168 <raise+0x10>)
 800915c:	0001      	movs	r1, r0
 800915e:	6818      	ldr	r0, [r3, #0]
 8009160:	f7ff ffd0 	bl	8009104 <_raise_r>
 8009164:	bd10      	pop	{r4, pc}
 8009166:	46c0      	nop			@ (mov r8, r8)
 8009168:	20000018 	.word	0x20000018

0800916c <_kill_r>:
 800916c:	2300      	movs	r3, #0
 800916e:	b570      	push	{r4, r5, r6, lr}
 8009170:	4d06      	ldr	r5, [pc, #24]	@ (800918c <_kill_r+0x20>)
 8009172:	0004      	movs	r4, r0
 8009174:	0008      	movs	r0, r1
 8009176:	0011      	movs	r1, r2
 8009178:	602b      	str	r3, [r5, #0]
 800917a:	f7fa f9d2 	bl	8003522 <_kill>
 800917e:	1c43      	adds	r3, r0, #1
 8009180:	d103      	bne.n	800918a <_kill_r+0x1e>
 8009182:	682b      	ldr	r3, [r5, #0]
 8009184:	2b00      	cmp	r3, #0
 8009186:	d000      	beq.n	800918a <_kill_r+0x1e>
 8009188:	6023      	str	r3, [r4, #0]
 800918a:	bd70      	pop	{r4, r5, r6, pc}
 800918c:	200004a8 	.word	0x200004a8

08009190 <_getpid_r>:
 8009190:	b510      	push	{r4, lr}
 8009192:	f7fa f9c0 	bl	8003516 <_getpid>
 8009196:	bd10      	pop	{r4, pc}

08009198 <__swhatbuf_r>:
 8009198:	b570      	push	{r4, r5, r6, lr}
 800919a:	000e      	movs	r6, r1
 800919c:	001d      	movs	r5, r3
 800919e:	230e      	movs	r3, #14
 80091a0:	5ec9      	ldrsh	r1, [r1, r3]
 80091a2:	0014      	movs	r4, r2
 80091a4:	b096      	sub	sp, #88	@ 0x58
 80091a6:	2900      	cmp	r1, #0
 80091a8:	da0c      	bge.n	80091c4 <__swhatbuf_r+0x2c>
 80091aa:	89b2      	ldrh	r2, [r6, #12]
 80091ac:	2380      	movs	r3, #128	@ 0x80
 80091ae:	0011      	movs	r1, r2
 80091b0:	4019      	ands	r1, r3
 80091b2:	421a      	tst	r2, r3
 80091b4:	d114      	bne.n	80091e0 <__swhatbuf_r+0x48>
 80091b6:	2380      	movs	r3, #128	@ 0x80
 80091b8:	00db      	lsls	r3, r3, #3
 80091ba:	2000      	movs	r0, #0
 80091bc:	6029      	str	r1, [r5, #0]
 80091be:	6023      	str	r3, [r4, #0]
 80091c0:	b016      	add	sp, #88	@ 0x58
 80091c2:	bd70      	pop	{r4, r5, r6, pc}
 80091c4:	466a      	mov	r2, sp
 80091c6:	f000 f853 	bl	8009270 <_fstat_r>
 80091ca:	2800      	cmp	r0, #0
 80091cc:	dbed      	blt.n	80091aa <__swhatbuf_r+0x12>
 80091ce:	23f0      	movs	r3, #240	@ 0xf0
 80091d0:	9901      	ldr	r1, [sp, #4]
 80091d2:	021b      	lsls	r3, r3, #8
 80091d4:	4019      	ands	r1, r3
 80091d6:	4b04      	ldr	r3, [pc, #16]	@ (80091e8 <__swhatbuf_r+0x50>)
 80091d8:	18c9      	adds	r1, r1, r3
 80091da:	424b      	negs	r3, r1
 80091dc:	4159      	adcs	r1, r3
 80091de:	e7ea      	b.n	80091b6 <__swhatbuf_r+0x1e>
 80091e0:	2100      	movs	r1, #0
 80091e2:	2340      	movs	r3, #64	@ 0x40
 80091e4:	e7e9      	b.n	80091ba <__swhatbuf_r+0x22>
 80091e6:	46c0      	nop			@ (mov r8, r8)
 80091e8:	ffffe000 	.word	0xffffe000

080091ec <__smakebuf_r>:
 80091ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80091ee:	2602      	movs	r6, #2
 80091f0:	898b      	ldrh	r3, [r1, #12]
 80091f2:	0005      	movs	r5, r0
 80091f4:	000c      	movs	r4, r1
 80091f6:	b085      	sub	sp, #20
 80091f8:	4233      	tst	r3, r6
 80091fa:	d007      	beq.n	800920c <__smakebuf_r+0x20>
 80091fc:	0023      	movs	r3, r4
 80091fe:	3347      	adds	r3, #71	@ 0x47
 8009200:	6023      	str	r3, [r4, #0]
 8009202:	6123      	str	r3, [r4, #16]
 8009204:	2301      	movs	r3, #1
 8009206:	6163      	str	r3, [r4, #20]
 8009208:	b005      	add	sp, #20
 800920a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800920c:	ab03      	add	r3, sp, #12
 800920e:	aa02      	add	r2, sp, #8
 8009210:	f7ff ffc2 	bl	8009198 <__swhatbuf_r>
 8009214:	9f02      	ldr	r7, [sp, #8]
 8009216:	9001      	str	r0, [sp, #4]
 8009218:	0039      	movs	r1, r7
 800921a:	0028      	movs	r0, r5
 800921c:	f7fe fe6c 	bl	8007ef8 <_malloc_r>
 8009220:	2800      	cmp	r0, #0
 8009222:	d108      	bne.n	8009236 <__smakebuf_r+0x4a>
 8009224:	220c      	movs	r2, #12
 8009226:	5ea3      	ldrsh	r3, [r4, r2]
 8009228:	059a      	lsls	r2, r3, #22
 800922a:	d4ed      	bmi.n	8009208 <__smakebuf_r+0x1c>
 800922c:	2203      	movs	r2, #3
 800922e:	4393      	bics	r3, r2
 8009230:	431e      	orrs	r6, r3
 8009232:	81a6      	strh	r6, [r4, #12]
 8009234:	e7e2      	b.n	80091fc <__smakebuf_r+0x10>
 8009236:	2380      	movs	r3, #128	@ 0x80
 8009238:	89a2      	ldrh	r2, [r4, #12]
 800923a:	6020      	str	r0, [r4, #0]
 800923c:	4313      	orrs	r3, r2
 800923e:	81a3      	strh	r3, [r4, #12]
 8009240:	9b03      	ldr	r3, [sp, #12]
 8009242:	6120      	str	r0, [r4, #16]
 8009244:	6167      	str	r7, [r4, #20]
 8009246:	2b00      	cmp	r3, #0
 8009248:	d00c      	beq.n	8009264 <__smakebuf_r+0x78>
 800924a:	0028      	movs	r0, r5
 800924c:	230e      	movs	r3, #14
 800924e:	5ee1      	ldrsh	r1, [r4, r3]
 8009250:	f000 f820 	bl	8009294 <_isatty_r>
 8009254:	2800      	cmp	r0, #0
 8009256:	d005      	beq.n	8009264 <__smakebuf_r+0x78>
 8009258:	2303      	movs	r3, #3
 800925a:	89a2      	ldrh	r2, [r4, #12]
 800925c:	439a      	bics	r2, r3
 800925e:	3b02      	subs	r3, #2
 8009260:	4313      	orrs	r3, r2
 8009262:	81a3      	strh	r3, [r4, #12]
 8009264:	89a3      	ldrh	r3, [r4, #12]
 8009266:	9a01      	ldr	r2, [sp, #4]
 8009268:	4313      	orrs	r3, r2
 800926a:	81a3      	strh	r3, [r4, #12]
 800926c:	e7cc      	b.n	8009208 <__smakebuf_r+0x1c>
	...

08009270 <_fstat_r>:
 8009270:	2300      	movs	r3, #0
 8009272:	b570      	push	{r4, r5, r6, lr}
 8009274:	4d06      	ldr	r5, [pc, #24]	@ (8009290 <_fstat_r+0x20>)
 8009276:	0004      	movs	r4, r0
 8009278:	0008      	movs	r0, r1
 800927a:	0011      	movs	r1, r2
 800927c:	602b      	str	r3, [r5, #0]
 800927e:	f7fa f9b0 	bl	80035e2 <_fstat>
 8009282:	1c43      	adds	r3, r0, #1
 8009284:	d103      	bne.n	800928e <_fstat_r+0x1e>
 8009286:	682b      	ldr	r3, [r5, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d000      	beq.n	800928e <_fstat_r+0x1e>
 800928c:	6023      	str	r3, [r4, #0]
 800928e:	bd70      	pop	{r4, r5, r6, pc}
 8009290:	200004a8 	.word	0x200004a8

08009294 <_isatty_r>:
 8009294:	2300      	movs	r3, #0
 8009296:	b570      	push	{r4, r5, r6, lr}
 8009298:	4d06      	ldr	r5, [pc, #24]	@ (80092b4 <_isatty_r+0x20>)
 800929a:	0004      	movs	r4, r0
 800929c:	0008      	movs	r0, r1
 800929e:	602b      	str	r3, [r5, #0]
 80092a0:	f7fa f9ad 	bl	80035fe <_isatty>
 80092a4:	1c43      	adds	r3, r0, #1
 80092a6:	d103      	bne.n	80092b0 <_isatty_r+0x1c>
 80092a8:	682b      	ldr	r3, [r5, #0]
 80092aa:	2b00      	cmp	r3, #0
 80092ac:	d000      	beq.n	80092b0 <_isatty_r+0x1c>
 80092ae:	6023      	str	r3, [r4, #0]
 80092b0:	bd70      	pop	{r4, r5, r6, pc}
 80092b2:	46c0      	nop			@ (mov r8, r8)
 80092b4:	200004a8 	.word	0x200004a8

080092b8 <_init>:
 80092b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092ba:	46c0      	nop			@ (mov r8, r8)
 80092bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092be:	bc08      	pop	{r3}
 80092c0:	469e      	mov	lr, r3
 80092c2:	4770      	bx	lr

080092c4 <_fini>:
 80092c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80092c6:	46c0      	nop			@ (mov r8, r8)
 80092c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80092ca:	bc08      	pop	{r3}
 80092cc:	469e      	mov	lr, r3
 80092ce:	4770      	bx	lr
