[1] I. Daubechies and W. Sweldens. Factoring wavelet transforms into lifting
steps. Journal of Fourier Analysis and Applications, pages 247–269,
December 1998.
[2] David Barina. Lifting scheme cores for wavelet transform. In Thesis,
Brno University of Technology, Brno, page 80, Dec 2015.
[3] Ana Lucia Varbanescu. On the effective parallel programming of multicore processors. In Thesis, Universitatea POLITEHNICA Bucuresti,
Romania, page 217, Jun 2010.
[4] Bo-Cheng Charles Lai, Kun-Chun Li, Guan-Ru Li, and Chin-Hsuan Chiang c. Self adaptable multithreaded object detection on embedded
multicore systems. J. Parallel Distrib. Comput., pages 25–38, January
2015.
[5] Cheng yi Xionga, Jian hua Houa, Jin wen Tianb, and Jian Liub. Efﬁcient
array architectures for multi-dimensional lifting-based discrete wavelet
transforms. Signal Processing, pages 1089–1099, October 2007.
[6] Ricardo Jose Colom-Palero, Rafael Gadea-Girones, Francisco Jose
Ballester-Merelo, and Marcos Martnez-Peiro. Flexible architecture for
the implementation of the two-dimensional discrete wavelet transform
(2d-dwt) oriented to fpga devices. Microprocessors and Microsystems,
pages 509–518, June 2004.
[7] David Barina, Ondrej Klima, and Pavel Zemcik. Single-loop software
architecture for jpeg 2000. In Data Compression Conference (DCC),
pages 1 pp.–, Feb 2016.
[8] R. Kutil. A single-loop approach to simd parallelization of 2d wavelet
lifting. In 14th Euromicro International Conference on Parallel, Distributed, and Network-Based Processing (PDP’06), pages 8 pp.–, Feb
2006.
[9] A. Shahbahrami, B. Juurlink, and S. Vassiliadis. Implementing the 2-d
wavelet transform on simd-enhanced general-purpose processors. IEEE
Transactions on Multimedia, 10(1):43–51, Jan 2008.
[10] David Barina, Michal Kula, and Pavel Zemcik. Parallel wavelet schemes
for images. Journal of Real-Time Image Processing, pages 1–17, 2016.
[11] Daniel Chaver, Christian Tenllado, Luis Piñuel, Manuel Prieto, and
Francisco Tirado. 2-D Wavelet Transform Enhancement on GeneralPurpose Microprocessors: Memory Hierarchy and SIMD Parallelism Exploitation, pages 9–21. Springer Berlin Heidelberg, Berlin, Heidelberg,
2002.
[12] David Barina and Pavel Zemcik. Vectorization and parallelization of 2d wavelet lifting. Journal of Real-Time Image Processing, pages 1–13,
2015.
[13] Daniel Chaver, Christian Tenllado, Luis Piñuel, Manuel Prieto, and Francisco Tirado. Wavelet Transform for Large Scale Image Processing on
Modern Microprocessors, pages 549–562. Springer Berlin Heidelberg,
Berlin, Heidelberg, 2003.
[14] Andrei C. Jalba Wladimir J. van der Laan and Jos B. T. M. Roerdink.
Accelerating wavelet lifting on graphics hardware using cuda. IEEE
Transactions on Parallel and Distributed Systems, pages 132–146, 2011.
[15] Takuya Ikuzawa, Fumihiko Ino, and Kenichi Hagihara. Reducing
memory usage by the lifting-based discrete wavelet transform with
a uniﬁed buffer on a {GPU}. Journal of Parallel and Distributed
Computing, 9394:44 – 55, 2016.
[16] R. Bozinovic and Z. Markovic. Fast dwt-based intermediate video codec
optimized for massively parallel architecture, September 20 2016. US
Patent 9,451,291.
[17] Alex Hutcheson and Vincent Natoli. Memory bound vs. compute
bound: A quantitative study of cache and memory bandwidth in high
performance applications. Technical report, Stone Ridge Technology,
Charlottesville, Virginia, 2011.

[18] John D. McCalpin. Memory bandwidth and machine balance in
current high performance computers. IEEE Computer Society Technical
Committee on Computer Architecture (TCCA) Newsletter, pages 19–25,
December 1995.
[19] John D. McCalpin. Stream: Sustainable memory bandwidth in high
performance computers. Technical report, University of Virginia, Charlottesville, Virginia, 1991-2007. A continually updated technical report.
http://www.cs.virginia.edu/stream/.
[20] Stephane Mallat. Elsevier, third edition. In A Wavelet Tour of Signal
Processing. The Sparse Way, page 805, 2009.
[21] A. Karp and J.F. Collard. Synchronization of threads in a multithreaded
computer program, December 22 2005. US Patent App. 10/870,721.
[22] David Barina, Ondrej Klima, and Pavel Zemcik. Minimum memory
vectorisation of wavelet lifting. In Advanced Concepts for Intel. Vision
Systems (ACIVS), pages pp.91–101, Feb 2013.
[23] Brendam Gregg. Prentice hall, ﬁrst edition. In Systems Performance
Enterprise and the Cloud, page 1128, 2014.
[24] Joshua Ruggiero. Intel corporation, report. In Measuring Cache and
Memory Latency and CPU to Memory Bandwidth For use with Intel
Architecture, page 14, 2008.
[25] David S. Taubman and Michael W. Marcellin. JPEG 2000: Image
Compression Fundamentals, Standards and Practice. Kluwer Academic
Publishers, Norwell, MA, USA, 2001.
[26] Paul E. McKenney. Memory ordering in modern microprocessors, part
i. Linux J., 2005(136):2–, August 2005.
[27] Intel. Intel corporation, manual. In Intel 64 and IA-32 Architectures
Software Developers Manual, page 4684, 2016.