
SPL_gpio_post.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000006c4  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000870  08000870  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000870  08000870  00010870  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000874  08000874  00010874  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000010  20000000  08000878  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020010  2**0
                  CONTENTS
  7 .bss          00000038  20000010  20000010  00020010  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000048  20000048  00020010  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000258b  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000793  00000000  00000000  000225cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000338  00000000  00000000  00022d60  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000002e0  00000000  00000000  00023098  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00001125  00000000  00000000  00023378  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000146b  00000000  00000000  0002449d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00025908  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00000cc4  00000000  00000000  00025984  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00026648  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000010 	.word	0x20000010
 80001c8:	00000000 	.word	0x00000000
 80001cc:	08000858 	.word	0x08000858

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000014 	.word	0x20000014
 80001e8:	08000858 	.word	0x08000858

080001ec <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80001ec:	b480      	push	{r7}
 80001ee:	b083      	sub	sp, #12
 80001f0:	af00      	add	r7, sp, #0
 80001f2:	4603      	mov	r3, r0
 80001f4:	6039      	str	r1, [r7, #0]
 80001f6:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 80001f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001fc:	2b00      	cmp	r3, #0
 80001fe:	da0b      	bge.n	8000218 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 8000200:	490d      	ldr	r1, [pc, #52]	; (8000238 <NVIC_SetPriority+0x4c>)
 8000202:	79fb      	ldrb	r3, [r7, #7]
 8000204:	f003 030f 	and.w	r3, r3, #15
 8000208:	3b04      	subs	r3, #4
 800020a:	683a      	ldr	r2, [r7, #0]
 800020c:	b2d2      	uxtb	r2, r2
 800020e:	0112      	lsls	r2, r2, #4
 8000210:	b2d2      	uxtb	r2, r2
 8000212:	440b      	add	r3, r1
 8000214:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8000216:	e009      	b.n	800022c <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8000218:	4908      	ldr	r1, [pc, #32]	; (800023c <NVIC_SetPriority+0x50>)
 800021a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800021e:	683a      	ldr	r2, [r7, #0]
 8000220:	b2d2      	uxtb	r2, r2
 8000222:	0112      	lsls	r2, r2, #4
 8000224:	b2d2      	uxtb	r2, r2
 8000226:	440b      	add	r3, r1
 8000228:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 800022c:	bf00      	nop
 800022e:	370c      	adds	r7, #12
 8000230:	46bd      	mov	sp, r7
 8000232:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000236:	4770      	bx	lr
 8000238:	e000ed00 	.word	0xe000ed00
 800023c:	e000e100 	.word	0xe000e100

08000240 <SysTick_Config>:
    function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
    must contain a vendor-specific implementation of this function.

 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000240:	b580      	push	{r7, lr}
 8000242:	b082      	sub	sp, #8
 8000244:	af00      	add	r7, sp, #0
 8000246:	6078      	str	r0, [r7, #4]
  if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)  return (1);      /* Reload value impossible */
 8000248:	687b      	ldr	r3, [r7, #4]
 800024a:	3b01      	subs	r3, #1
 800024c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000250:	d301      	bcc.n	8000256 <SysTick_Config+0x16>
 8000252:	2301      	movs	r3, #1
 8000254:	e00f      	b.n	8000276 <SysTick_Config+0x36>

  SysTick->LOAD  = ticks - 1;                                  /* set reload register */
 8000256:	4a0a      	ldr	r2, [pc, #40]	; (8000280 <SysTick_Config+0x40>)
 8000258:	687b      	ldr	r3, [r7, #4]
 800025a:	3b01      	subs	r3, #1
 800025c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1<<__NVIC_PRIO_BITS) - 1);  /* set Priority for Systick Interrupt */
 800025e:	210f      	movs	r1, #15
 8000260:	f04f 30ff 	mov.w	r0, #4294967295
 8000264:	f7ff ffc2 	bl	80001ec <NVIC_SetPriority>
  SysTick->VAL   = 0;                                          /* Load the SysTick Counter Value */
 8000268:	4b05      	ldr	r3, [pc, #20]	; (8000280 <SysTick_Config+0x40>)
 800026a:	2200      	movs	r2, #0
 800026c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800026e:	4b04      	ldr	r3, [pc, #16]	; (8000280 <SysTick_Config+0x40>)
 8000270:	2207      	movs	r2, #7
 8000272:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                    /* Enable SysTick IRQ and SysTick Timer */
  return (0);                                                  /* Function successful */
 8000274:	2300      	movs	r3, #0
}
 8000276:	4618      	mov	r0, r3
 8000278:	3708      	adds	r7, #8
 800027a:	46bd      	mov	sp, r7
 800027c:	bd80      	pop	{r7, pc}
 800027e:	bf00      	nop
 8000280:	e000e010 	.word	0xe000e010

08000284 <main>:
**===========================================================================
*/
RCC_ClocksTypeDef RCC_Clocks;

int main(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
	  /* GPIOG Peripheral clock enable */
	  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);
 8000288:	2101      	movs	r1, #1
 800028a:	2040      	movs	r0, #64	; 0x40
 800028c:	f000 faa0 	bl	80007d0 <RCC_AHB1PeriphClockCmd>
	  RCC_GetClocksFreq(&RCC_Clocks);
 8000290:	4818      	ldr	r0, [pc, #96]	; (80002f4 <main+0x70>)
 8000292:	f000 f9f5 	bl	8000680 <RCC_GetClocksFreq>
	  SysTick_Config(RCC_Clocks.HCLK_Frequency / 1000);
 8000296:	4b17      	ldr	r3, [pc, #92]	; (80002f4 <main+0x70>)
 8000298:	685b      	ldr	r3, [r3, #4]
 800029a:	4a17      	ldr	r2, [pc, #92]	; (80002f8 <main+0x74>)
 800029c:	fba2 2303 	umull	r2, r3, r2, r3
 80002a0:	099b      	lsrs	r3, r3, #6
 80002a2:	4618      	mov	r0, r3
 80002a4:	f7ff ffcc 	bl	8000240 <SysTick_Config>

	  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_13 | GPIO_Pin_14;
 80002a8:	4b14      	ldr	r3, [pc, #80]	; (80002fc <main+0x78>)
 80002aa:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80002ae:	601a      	str	r2, [r3, #0]
	  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 80002b0:	4b12      	ldr	r3, [pc, #72]	; (80002fc <main+0x78>)
 80002b2:	2201      	movs	r2, #1
 80002b4:	711a      	strb	r2, [r3, #4]
	  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 80002b6:	4b11      	ldr	r3, [pc, #68]	; (80002fc <main+0x78>)
 80002b8:	2200      	movs	r2, #0
 80002ba:	719a      	strb	r2, [r3, #6]
	  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 80002bc:	4b0f      	ldr	r3, [pc, #60]	; (80002fc <main+0x78>)
 80002be:	2203      	movs	r2, #3
 80002c0:	715a      	strb	r2, [r3, #5]
	  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 80002c2:	4b0e      	ldr	r3, [pc, #56]	; (80002fc <main+0x78>)
 80002c4:	2200      	movs	r2, #0
 80002c6:	71da      	strb	r2, [r3, #7]
	  GPIO_Init(GPIOG, &GPIO_InitStructure);
 80002c8:	490c      	ldr	r1, [pc, #48]	; (80002fc <main+0x78>)
 80002ca:	480d      	ldr	r0, [pc, #52]	; (8000300 <main+0x7c>)
 80002cc:	f000 f94a 	bl	8000564 <GPIO_Init>

	  /* Infinite loop */
	  while (1)
	  {
		  GPIOG->BSRRL = GPIO_Pin_13 | GPIO_Pin_14;
 80002d0:	4b0b      	ldr	r3, [pc, #44]	; (8000300 <main+0x7c>)
 80002d2:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80002d6:	831a      	strh	r2, [r3, #24]
		  Delay(500);
 80002d8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002dc:	f000 f812 	bl	8000304 <Delay>
		  GPIOG->BSRRH = GPIO_Pin_13 | GPIO_Pin_14;
 80002e0:	4b07      	ldr	r3, [pc, #28]	; (8000300 <main+0x7c>)
 80002e2:	f44f 42c0 	mov.w	r2, #24576	; 0x6000
 80002e6:	835a      	strh	r2, [r3, #26]
		  Delay(500);
 80002e8:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002ec:	f000 f80a 	bl	8000304 <Delay>
		  GPIOG->BSRRL = GPIO_Pin_13 | GPIO_Pin_14;
 80002f0:	e7ee      	b.n	80002d0 <main+0x4c>
 80002f2:	bf00      	nop
 80002f4:	20000038 	.word	0x20000038
 80002f8:	10624dd3 	.word	0x10624dd3
 80002fc:	20000030 	.word	0x20000030
 8000300:	40021800 	.word	0x40021800

08000304 <Delay>:
	  }
}

void Delay(__IO uint32_t nTime)
{
 8000304:	b480      	push	{r7}
 8000306:	b083      	sub	sp, #12
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  TimingDelay = nTime;
 800030c:	687b      	ldr	r3, [r7, #4]
 800030e:	4a06      	ldr	r2, [pc, #24]	; (8000328 <Delay+0x24>)
 8000310:	6013      	str	r3, [r2, #0]

  while(TimingDelay != 0);
 8000312:	bf00      	nop
 8000314:	4b04      	ldr	r3, [pc, #16]	; (8000328 <Delay+0x24>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d1fb      	bne.n	8000314 <Delay+0x10>
}
 800031c:	bf00      	nop
 800031e:	370c      	adds	r7, #12
 8000320:	46bd      	mov	sp, r7
 8000322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000326:	4770      	bx	lr
 8000328:	2000002c 	.word	0x2000002c

0800032c <TimingDelay_Decrement>:
  * @brief  Decrements the TimingDelay variable.
  * @param  None
  * @retval None
  */
void TimingDelay_Decrement(void)
{
 800032c:	b480      	push	{r7}
 800032e:	af00      	add	r7, sp, #0
  if (TimingDelay != 0)
 8000330:	4b06      	ldr	r3, [pc, #24]	; (800034c <TimingDelay_Decrement+0x20>)
 8000332:	681b      	ldr	r3, [r3, #0]
 8000334:	2b00      	cmp	r3, #0
 8000336:	d004      	beq.n	8000342 <TimingDelay_Decrement+0x16>
  {
    TimingDelay--;
 8000338:	4b04      	ldr	r3, [pc, #16]	; (800034c <TimingDelay_Decrement+0x20>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	3b01      	subs	r3, #1
 800033e:	4a03      	ldr	r2, [pc, #12]	; (800034c <TimingDelay_Decrement+0x20>)
 8000340:	6013      	str	r3, [r2, #0]
  }
}
 8000342:	bf00      	nop
 8000344:	46bd      	mov	sp, r7
 8000346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800034a:	4770      	bx	lr
 800034c:	2000002c 	.word	0x2000002c

08000350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000350:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000388 <LoopFillZerobss+0x14>
  
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000354:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000356:	e003      	b.n	8000360 <LoopCopyDataInit>

08000358 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000358:	4b0c      	ldr	r3, [pc, #48]	; (800038c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800035a:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800035c:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800035e:	3104      	adds	r1, #4

08000360 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000360:	480b      	ldr	r0, [pc, #44]	; (8000390 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000362:	4b0c      	ldr	r3, [pc, #48]	; (8000394 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000364:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000366:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000368:	d3f6      	bcc.n	8000358 <CopyDataInit>
  ldr  r2, =_sbss
 800036a:	4a0b      	ldr	r2, [pc, #44]	; (8000398 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 800036c:	e002      	b.n	8000374 <LoopFillZerobss>

0800036e <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800036e:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000370:	f842 3b04 	str.w	r3, [r2], #4

08000374 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000374:	4b09      	ldr	r3, [pc, #36]	; (800039c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000376:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000378:	d3f9      	bcc.n	800036e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800037a:	f000 f841 	bl	8000400 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800037e:	f000 fa47 	bl	8000810 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000382:	f7ff ff7f 	bl	8000284 <main>
  bx  lr    
 8000386:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000388:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 800038c:	08000878 	.word	0x08000878
  ldr  r0, =_sdata
 8000390:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000394:	20000010 	.word	0x20000010
  ldr  r2, =_sbss
 8000398:	20000010 	.word	0x20000010
  ldr  r3, = _ebss
 800039c:	20000048 	.word	0x20000048

080003a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80003a0:	e7fe      	b.n	80003a0 <ADC_IRQHandler>

080003a2 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80003a2:	b480      	push	{r7}
 80003a4:	af00      	add	r7, sp, #0
}
 80003a6:	bf00      	nop
 80003a8:	46bd      	mov	sp, r7
 80003aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ae:	4770      	bx	lr

080003b0 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 80003b0:	b480      	push	{r7}
 80003b2:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 80003b4:	e7fe      	b.n	80003b4 <HardFault_Handler+0x4>

080003b6 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 80003b6:	b480      	push	{r7}
 80003b8:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 80003ba:	e7fe      	b.n	80003ba <MemManage_Handler+0x4>

080003bc <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 80003bc:	b480      	push	{r7}
 80003be:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 80003c0:	e7fe      	b.n	80003c0 <BusFault_Handler+0x4>

080003c2 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 80003c2:	b480      	push	{r7}
 80003c4:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 80003c6:	e7fe      	b.n	80003c6 <UsageFault_Handler+0x4>

080003c8 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 80003c8:	b480      	push	{r7}
 80003ca:	af00      	add	r7, sp, #0
}
 80003cc:	bf00      	nop
 80003ce:	46bd      	mov	sp, r7
 80003d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d4:	4770      	bx	lr

080003d6 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 80003d6:	b480      	push	{r7}
 80003d8:	af00      	add	r7, sp, #0
}
 80003da:	bf00      	nop
 80003dc:	46bd      	mov	sp, r7
 80003de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e2:	4770      	bx	lr

080003e4 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 80003e4:	b480      	push	{r7}
 80003e6:	af00      	add	r7, sp, #0
}
 80003e8:	bf00      	nop
 80003ea:	46bd      	mov	sp, r7
 80003ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003f0:	4770      	bx	lr

080003f2 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 80003f2:	b580      	push	{r7, lr}
 80003f4:	af00      	add	r7, sp, #0
	TimingDelay_Decrement();
 80003f6:	f7ff ff99 	bl	800032c <TimingDelay_Decrement>
}
 80003fa:	bf00      	nop
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000404:	4a16      	ldr	r2, [pc, #88]	; (8000460 <SystemInit+0x60>)
 8000406:	4b16      	ldr	r3, [pc, #88]	; (8000460 <SystemInit+0x60>)
 8000408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800040c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000410:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000414:	4a13      	ldr	r2, [pc, #76]	; (8000464 <SystemInit+0x64>)
 8000416:	4b13      	ldr	r3, [pc, #76]	; (8000464 <SystemInit+0x64>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	f043 0301 	orr.w	r3, r3, #1
 800041e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000420:	4b10      	ldr	r3, [pc, #64]	; (8000464 <SystemInit+0x64>)
 8000422:	2200      	movs	r2, #0
 8000424:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000426:	4a0f      	ldr	r2, [pc, #60]	; (8000464 <SystemInit+0x64>)
 8000428:	4b0e      	ldr	r3, [pc, #56]	; (8000464 <SystemInit+0x64>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8000430:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000434:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000436:	4b0b      	ldr	r3, [pc, #44]	; (8000464 <SystemInit+0x64>)
 8000438:	4a0b      	ldr	r2, [pc, #44]	; (8000468 <SystemInit+0x68>)
 800043a:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800043c:	4a09      	ldr	r2, [pc, #36]	; (8000464 <SystemInit+0x64>)
 800043e:	4b09      	ldr	r3, [pc, #36]	; (8000464 <SystemInit+0x64>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000446:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8000448:	4b06      	ldr	r3, [pc, #24]	; (8000464 <SystemInit+0x64>)
 800044a:	2200      	movs	r2, #0
 800044c:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800044e:	f000 f80d 	bl	800046c <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000452:	4b03      	ldr	r3, [pc, #12]	; (8000460 <SystemInit+0x60>)
 8000454:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000458:	609a      	str	r2, [r3, #8]
#endif
}
 800045a:	bf00      	nop
 800045c:	bd80      	pop	{r7, pc}
 800045e:	bf00      	nop
 8000460:	e000ed00 	.word	0xe000ed00
 8000464:	40023800 	.word	0x40023800
 8000468:	24003010 	.word	0x24003010

0800046c <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 800046c:	b480      	push	{r7}
 800046e:	b083      	sub	sp, #12
 8000470:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8000472:	2300      	movs	r3, #0
 8000474:	607b      	str	r3, [r7, #4]
 8000476:	2300      	movs	r3, #0
 8000478:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800047a:	4a36      	ldr	r2, [pc, #216]	; (8000554 <SetSysClock+0xe8>)
 800047c:	4b35      	ldr	r3, [pc, #212]	; (8000554 <SetSysClock+0xe8>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000484:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8000486:	4b33      	ldr	r3, [pc, #204]	; (8000554 <SetSysClock+0xe8>)
 8000488:	681b      	ldr	r3, [r3, #0]
 800048a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800048e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8000490:	687b      	ldr	r3, [r7, #4]
 8000492:	3301      	adds	r3, #1
 8000494:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8000496:	683b      	ldr	r3, [r7, #0]
 8000498:	2b00      	cmp	r3, #0
 800049a:	d103      	bne.n	80004a4 <SetSysClock+0x38>
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80004a2:	d1f0      	bne.n	8000486 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 80004a4:	4b2b      	ldr	r3, [pc, #172]	; (8000554 <SetSysClock+0xe8>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80004ac:	2b00      	cmp	r3, #0
 80004ae:	d002      	beq.n	80004b6 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80004b0:	2301      	movs	r3, #1
 80004b2:	603b      	str	r3, [r7, #0]
 80004b4:	e001      	b.n	80004ba <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80004b6:	2300      	movs	r3, #0
 80004b8:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 80004ba:	683b      	ldr	r3, [r7, #0]
 80004bc:	2b01      	cmp	r3, #1
 80004be:	d142      	bne.n	8000546 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 80004c0:	4a24      	ldr	r2, [pc, #144]	; (8000554 <SetSysClock+0xe8>)
 80004c2:	4b24      	ldr	r3, [pc, #144]	; (8000554 <SetSysClock+0xe8>)
 80004c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80004c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004ca:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 80004cc:	4a22      	ldr	r2, [pc, #136]	; (8000558 <SetSysClock+0xec>)
 80004ce:	4b22      	ldr	r3, [pc, #136]	; (8000558 <SetSysClock+0xec>)
 80004d0:	681b      	ldr	r3, [r3, #0]
 80004d2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80004d6:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 80004d8:	4a1e      	ldr	r2, [pc, #120]	; (8000554 <SetSysClock+0xe8>)
 80004da:	4b1e      	ldr	r3, [pc, #120]	; (8000554 <SetSysClock+0xe8>)
 80004dc:	689b      	ldr	r3, [r3, #8]
 80004de:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 80004e0:	4a1c      	ldr	r2, [pc, #112]	; (8000554 <SetSysClock+0xe8>)
 80004e2:	4b1c      	ldr	r3, [pc, #112]	; (8000554 <SetSysClock+0xe8>)
 80004e4:	689b      	ldr	r3, [r3, #8]
 80004e6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80004ea:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 80004ec:	4a19      	ldr	r2, [pc, #100]	; (8000554 <SetSysClock+0xe8>)
 80004ee:	4b19      	ldr	r3, [pc, #100]	; (8000554 <SetSysClock+0xe8>)
 80004f0:	689b      	ldr	r3, [r3, #8]
 80004f2:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 80004f6:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 80004f8:	4b16      	ldr	r3, [pc, #88]	; (8000554 <SetSysClock+0xe8>)
 80004fa:	4a18      	ldr	r2, [pc, #96]	; (800055c <SetSysClock+0xf0>)
 80004fc:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 80004fe:	4a15      	ldr	r2, [pc, #84]	; (8000554 <SetSysClock+0xe8>)
 8000500:	4b14      	ldr	r3, [pc, #80]	; (8000554 <SetSysClock+0xe8>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000508:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800050a:	bf00      	nop
 800050c:	4b11      	ldr	r3, [pc, #68]	; (8000554 <SetSysClock+0xe8>)
 800050e:	681b      	ldr	r3, [r3, #0]
 8000510:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000514:	2b00      	cmp	r3, #0
 8000516:	d0f9      	beq.n	800050c <SetSysClock+0xa0>
    {
    }
   
#if defined (STM32F40_41xxx) || defined (STM32F42_43xxx)      
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000518:	4b11      	ldr	r3, [pc, #68]	; (8000560 <SetSysClock+0xf4>)
 800051a:	f240 7205 	movw	r2, #1797	; 0x705
 800051e:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8000520:	4a0c      	ldr	r2, [pc, #48]	; (8000554 <SetSysClock+0xe8>)
 8000522:	4b0c      	ldr	r3, [pc, #48]	; (8000554 <SetSysClock+0xe8>)
 8000524:	689b      	ldr	r3, [r3, #8]
 8000526:	f023 0303 	bic.w	r3, r3, #3
 800052a:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 800052c:	4a09      	ldr	r2, [pc, #36]	; (8000554 <SetSysClock+0xe8>)
 800052e:	4b09      	ldr	r3, [pc, #36]	; (8000554 <SetSysClock+0xe8>)
 8000530:	689b      	ldr	r3, [r3, #8]
 8000532:	f043 0302 	orr.w	r3, r3, #2
 8000536:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000538:	bf00      	nop
 800053a:	4b06      	ldr	r3, [pc, #24]	; (8000554 <SetSysClock+0xe8>)
 800053c:	689b      	ldr	r3, [r3, #8]
 800053e:	f003 030c 	and.w	r3, r3, #12
 8000542:	2b08      	cmp	r3, #8
 8000544:	d1f9      	bne.n	800053a <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8000546:	bf00      	nop
 8000548:	370c      	adds	r7, #12
 800054a:	46bd      	mov	sp, r7
 800054c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop
 8000554:	40023800 	.word	0x40023800
 8000558:	40007000 	.word	0x40007000
 800055c:	07405a19 	.word	0x07405a19
 8000560:	40023c00 	.word	0x40023c00

08000564 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000564:	b480      	push	{r7}
 8000566:	b087      	sub	sp, #28
 8000568:	af00      	add	r7, sp, #0
 800056a:	6078      	str	r0, [r7, #4]
 800056c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800056e:	2300      	movs	r3, #0
 8000570:	617b      	str	r3, [r7, #20]
 8000572:	2300      	movs	r3, #0
 8000574:	613b      	str	r3, [r7, #16]
 8000576:	2300      	movs	r3, #0
 8000578:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800057a:	2300      	movs	r3, #0
 800057c:	617b      	str	r3, [r7, #20]
 800057e:	e076      	b.n	800066e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8000580:	2201      	movs	r2, #1
 8000582:	697b      	ldr	r3, [r7, #20]
 8000584:	fa02 f303 	lsl.w	r3, r2, r3
 8000588:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800058a:	683b      	ldr	r3, [r7, #0]
 800058c:	681a      	ldr	r2, [r3, #0]
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	4013      	ands	r3, r2
 8000592:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000594:	68fa      	ldr	r2, [r7, #12]
 8000596:	693b      	ldr	r3, [r7, #16]
 8000598:	429a      	cmp	r2, r3
 800059a:	d165      	bne.n	8000668 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681a      	ldr	r2, [r3, #0]
 80005a0:	697b      	ldr	r3, [r7, #20]
 80005a2:	005b      	lsls	r3, r3, #1
 80005a4:	2103      	movs	r1, #3
 80005a6:	fa01 f303 	lsl.w	r3, r1, r3
 80005aa:	43db      	mvns	r3, r3
 80005ac:	401a      	ands	r2, r3
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	681a      	ldr	r2, [r3, #0]
 80005b6:	683b      	ldr	r3, [r7, #0]
 80005b8:	791b      	ldrb	r3, [r3, #4]
 80005ba:	4619      	mov	r1, r3
 80005bc:	697b      	ldr	r3, [r7, #20]
 80005be:	005b      	lsls	r3, r3, #1
 80005c0:	fa01 f303 	lsl.w	r3, r1, r3
 80005c4:	431a      	orrs	r2, r3
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80005ca:	683b      	ldr	r3, [r7, #0]
 80005cc:	791b      	ldrb	r3, [r3, #4]
 80005ce:	2b01      	cmp	r3, #1
 80005d0:	d003      	beq.n	80005da <GPIO_Init+0x76>
 80005d2:	683b      	ldr	r3, [r7, #0]
 80005d4:	791b      	ldrb	r3, [r3, #4]
 80005d6:	2b02      	cmp	r3, #2
 80005d8:	d12e      	bne.n	8000638 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80005da:	687b      	ldr	r3, [r7, #4]
 80005dc:	689a      	ldr	r2, [r3, #8]
 80005de:	697b      	ldr	r3, [r7, #20]
 80005e0:	005b      	lsls	r3, r3, #1
 80005e2:	2103      	movs	r1, #3
 80005e4:	fa01 f303 	lsl.w	r3, r1, r3
 80005e8:	43db      	mvns	r3, r3
 80005ea:	401a      	ands	r2, r3
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80005f0:	687b      	ldr	r3, [r7, #4]
 80005f2:	689a      	ldr	r2, [r3, #8]
 80005f4:	683b      	ldr	r3, [r7, #0]
 80005f6:	795b      	ldrb	r3, [r3, #5]
 80005f8:	4619      	mov	r1, r3
 80005fa:	697b      	ldr	r3, [r7, #20]
 80005fc:	005b      	lsls	r3, r3, #1
 80005fe:	fa01 f303 	lsl.w	r3, r1, r3
 8000602:	431a      	orrs	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 8000608:	687b      	ldr	r3, [r7, #4]
 800060a:	685a      	ldr	r2, [r3, #4]
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	b29b      	uxth	r3, r3
 8000610:	4619      	mov	r1, r3
 8000612:	2301      	movs	r3, #1
 8000614:	408b      	lsls	r3, r1
 8000616:	43db      	mvns	r3, r3
 8000618:	401a      	ands	r2, r3
 800061a:	687b      	ldr	r3, [r7, #4]
 800061c:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 800061e:	687b      	ldr	r3, [r7, #4]
 8000620:	685b      	ldr	r3, [r3, #4]
 8000622:	683a      	ldr	r2, [r7, #0]
 8000624:	7992      	ldrb	r2, [r2, #6]
 8000626:	4611      	mov	r1, r2
 8000628:	697a      	ldr	r2, [r7, #20]
 800062a:	b292      	uxth	r2, r2
 800062c:	fa01 f202 	lsl.w	r2, r1, r2
 8000630:	b292      	uxth	r2, r2
 8000632:	431a      	orrs	r2, r3
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	68da      	ldr	r2, [r3, #12]
 800063c:	697b      	ldr	r3, [r7, #20]
 800063e:	b29b      	uxth	r3, r3
 8000640:	005b      	lsls	r3, r3, #1
 8000642:	2103      	movs	r1, #3
 8000644:	fa01 f303 	lsl.w	r3, r1, r3
 8000648:	43db      	mvns	r3, r3
 800064a:	401a      	ands	r2, r3
 800064c:	687b      	ldr	r3, [r7, #4]
 800064e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	68da      	ldr	r2, [r3, #12]
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	79db      	ldrb	r3, [r3, #7]
 8000658:	4619      	mov	r1, r3
 800065a:	697b      	ldr	r3, [r7, #20]
 800065c:	005b      	lsls	r3, r3, #1
 800065e:	fa01 f303 	lsl.w	r3, r1, r3
 8000662:	431a      	orrs	r2, r3
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000668:	697b      	ldr	r3, [r7, #20]
 800066a:	3301      	adds	r3, #1
 800066c:	617b      	str	r3, [r7, #20]
 800066e:	697b      	ldr	r3, [r7, #20]
 8000670:	2b0f      	cmp	r3, #15
 8000672:	d985      	bls.n	8000580 <GPIO_Init+0x1c>
    }
  }
}
 8000674:	bf00      	nop
 8000676:	371c      	adds	r7, #28
 8000678:	46bd      	mov	sp, r7
 800067a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800067e:	4770      	bx	lr

08000680 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000680:	b480      	push	{r7}
 8000682:	b089      	sub	sp, #36	; 0x24
 8000684:	af00      	add	r7, sp, #0
 8000686:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000688:	2300      	movs	r3, #0
 800068a:	61bb      	str	r3, [r7, #24]
 800068c:	2300      	movs	r3, #0
 800068e:	617b      	str	r3, [r7, #20]
 8000690:	2300      	movs	r3, #0
 8000692:	61fb      	str	r3, [r7, #28]
 8000694:	2302      	movs	r3, #2
 8000696:	613b      	str	r3, [r7, #16]
 8000698:	2300      	movs	r3, #0
 800069a:	60fb      	str	r3, [r7, #12]
 800069c:	2302      	movs	r3, #2
 800069e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 80006a0:	4b47      	ldr	r3, [pc, #284]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 80006a2:	689b      	ldr	r3, [r3, #8]
 80006a4:	f003 030c 	and.w	r3, r3, #12
 80006a8:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 80006aa:	69bb      	ldr	r3, [r7, #24]
 80006ac:	2b04      	cmp	r3, #4
 80006ae:	d007      	beq.n	80006c0 <RCC_GetClocksFreq+0x40>
 80006b0:	2b08      	cmp	r3, #8
 80006b2:	d009      	beq.n	80006c8 <RCC_GetClocksFreq+0x48>
 80006b4:	2b00      	cmp	r3, #0
 80006b6:	d13d      	bne.n	8000734 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006b8:	687b      	ldr	r3, [r7, #4]
 80006ba:	4a42      	ldr	r2, [pc, #264]	; (80007c4 <RCC_GetClocksFreq+0x144>)
 80006bc:	601a      	str	r2, [r3, #0]
      break;
 80006be:	e03d      	b.n	800073c <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	4a41      	ldr	r2, [pc, #260]	; (80007c8 <RCC_GetClocksFreq+0x148>)
 80006c4:	601a      	str	r2, [r3, #0]
      break;
 80006c6:	e039      	b.n	800073c <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 80006c8:	4b3d      	ldr	r3, [pc, #244]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 80006ca:	685b      	ldr	r3, [r3, #4]
 80006cc:	0d9b      	lsrs	r3, r3, #22
 80006ce:	f003 0301 	and.w	r3, r3, #1
 80006d2:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80006d4:	4b3a      	ldr	r3, [pc, #232]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 80006d6:	685b      	ldr	r3, [r3, #4]
 80006d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80006dc:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	2b00      	cmp	r3, #0
 80006e2:	d00c      	beq.n	80006fe <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006e4:	4a38      	ldr	r2, [pc, #224]	; (80007c8 <RCC_GetClocksFreq+0x148>)
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ec:	4a34      	ldr	r2, [pc, #208]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 80006ee:	6852      	ldr	r2, [r2, #4]
 80006f0:	0992      	lsrs	r2, r2, #6
 80006f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006f6:	fb02 f303 	mul.w	r3, r2, r3
 80006fa:	61fb      	str	r3, [r7, #28]
 80006fc:	e00b      	b.n	8000716 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006fe:	4a31      	ldr	r2, [pc, #196]	; (80007c4 <RCC_GetClocksFreq+0x144>)
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	fbb2 f3f3 	udiv	r3, r2, r3
 8000706:	4a2e      	ldr	r2, [pc, #184]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 8000708:	6852      	ldr	r2, [r2, #4]
 800070a:	0992      	lsrs	r2, r2, #6
 800070c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8000710:	fb02 f303 	mul.w	r3, r2, r3
 8000714:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 8000716:	4b2a      	ldr	r3, [pc, #168]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 8000718:	685b      	ldr	r3, [r3, #4]
 800071a:	0c1b      	lsrs	r3, r3, #16
 800071c:	f003 0303 	and.w	r3, r3, #3
 8000720:	3301      	adds	r3, #1
 8000722:	005b      	lsls	r3, r3, #1
 8000724:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 8000726:	69fa      	ldr	r2, [r7, #28]
 8000728:	693b      	ldr	r3, [r7, #16]
 800072a:	fbb2 f2f3 	udiv	r2, r2, r3
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	601a      	str	r2, [r3, #0]
      break;
 8000732:	e003      	b.n	800073c <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	4a23      	ldr	r2, [pc, #140]	; (80007c4 <RCC_GetClocksFreq+0x144>)
 8000738:	601a      	str	r2, [r3, #0]
      break;
 800073a:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 800073c:	4b20      	ldr	r3, [pc, #128]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 800073e:	689b      	ldr	r3, [r3, #8]
 8000740:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000744:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000746:	69bb      	ldr	r3, [r7, #24]
 8000748:	091b      	lsrs	r3, r3, #4
 800074a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800074c:	4a1f      	ldr	r2, [pc, #124]	; (80007cc <RCC_GetClocksFreq+0x14c>)
 800074e:	69bb      	ldr	r3, [r7, #24]
 8000750:	4413      	add	r3, r2
 8000752:	781b      	ldrb	r3, [r3, #0]
 8000754:	b2db      	uxtb	r3, r3
 8000756:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681a      	ldr	r2, [r3, #0]
 800075c:	697b      	ldr	r3, [r7, #20]
 800075e:	40da      	lsrs	r2, r3
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000764:	4b16      	ldr	r3, [pc, #88]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 8000766:	689b      	ldr	r3, [r3, #8]
 8000768:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800076c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800076e:	69bb      	ldr	r3, [r7, #24]
 8000770:	0a9b      	lsrs	r3, r3, #10
 8000772:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000774:	4a15      	ldr	r2, [pc, #84]	; (80007cc <RCC_GetClocksFreq+0x14c>)
 8000776:	69bb      	ldr	r3, [r7, #24]
 8000778:	4413      	add	r3, r2
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	b2db      	uxtb	r3, r3
 800077e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	685a      	ldr	r2, [r3, #4]
 8000784:	697b      	ldr	r3, [r7, #20]
 8000786:	40da      	lsrs	r2, r3
 8000788:	687b      	ldr	r3, [r7, #4]
 800078a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800078c:	4b0c      	ldr	r3, [pc, #48]	; (80007c0 <RCC_GetClocksFreq+0x140>)
 800078e:	689b      	ldr	r3, [r3, #8]
 8000790:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000794:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000796:	69bb      	ldr	r3, [r7, #24]
 8000798:	0b5b      	lsrs	r3, r3, #13
 800079a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800079c:	4a0b      	ldr	r2, [pc, #44]	; (80007cc <RCC_GetClocksFreq+0x14c>)
 800079e:	69bb      	ldr	r3, [r7, #24]
 80007a0:	4413      	add	r3, r2
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	b2db      	uxtb	r3, r3
 80007a6:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	685a      	ldr	r2, [r3, #4]
 80007ac:	697b      	ldr	r3, [r7, #20]
 80007ae:	40da      	lsrs	r2, r3
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	60da      	str	r2, [r3, #12]
}
 80007b4:	bf00      	nop
 80007b6:	3724      	adds	r7, #36	; 0x24
 80007b8:	46bd      	mov	sp, r7
 80007ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007be:	4770      	bx	lr
 80007c0:	40023800 	.word	0x40023800
 80007c4:	00f42400 	.word	0x00f42400
 80007c8:	007a1200 	.word	0x007a1200
 80007cc:	20000000 	.word	0x20000000

080007d0 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 80007dc:	78fb      	ldrb	r3, [r7, #3]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d006      	beq.n	80007f0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007e2:	490a      	ldr	r1, [pc, #40]	; (800080c <RCC_AHB1PeriphClockCmd+0x3c>)
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <RCC_AHB1PeriphClockCmd+0x3c>)
 80007e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007ee:	e006      	b.n	80007fe <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007f0:	4906      	ldr	r1, [pc, #24]	; (800080c <RCC_AHB1PeriphClockCmd+0x3c>)
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <RCC_AHB1PeriphClockCmd+0x3c>)
 80007f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	43db      	mvns	r3, r3
 80007fa:	4013      	ands	r3, r2
 80007fc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <__libc_init_array>:
 8000810:	b570      	push	{r4, r5, r6, lr}
 8000812:	4e0d      	ldr	r6, [pc, #52]	; (8000848 <__libc_init_array+0x38>)
 8000814:	4c0d      	ldr	r4, [pc, #52]	; (800084c <__libc_init_array+0x3c>)
 8000816:	1ba4      	subs	r4, r4, r6
 8000818:	10a4      	asrs	r4, r4, #2
 800081a:	2500      	movs	r5, #0
 800081c:	42a5      	cmp	r5, r4
 800081e:	d109      	bne.n	8000834 <__libc_init_array+0x24>
 8000820:	4e0b      	ldr	r6, [pc, #44]	; (8000850 <__libc_init_array+0x40>)
 8000822:	4c0c      	ldr	r4, [pc, #48]	; (8000854 <__libc_init_array+0x44>)
 8000824:	f000 f818 	bl	8000858 <_init>
 8000828:	1ba4      	subs	r4, r4, r6
 800082a:	10a4      	asrs	r4, r4, #2
 800082c:	2500      	movs	r5, #0
 800082e:	42a5      	cmp	r5, r4
 8000830:	d105      	bne.n	800083e <__libc_init_array+0x2e>
 8000832:	bd70      	pop	{r4, r5, r6, pc}
 8000834:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000838:	4798      	blx	r3
 800083a:	3501      	adds	r5, #1
 800083c:	e7ee      	b.n	800081c <__libc_init_array+0xc>
 800083e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8000842:	4798      	blx	r3
 8000844:	3501      	adds	r5, #1
 8000846:	e7f2      	b.n	800082e <__libc_init_array+0x1e>
 8000848:	08000870 	.word	0x08000870
 800084c:	08000870 	.word	0x08000870
 8000850:	08000870 	.word	0x08000870
 8000854:	08000874 	.word	0x08000874

08000858 <_init>:
 8000858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800085a:	bf00      	nop
 800085c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800085e:	bc08      	pop	{r3}
 8000860:	469e      	mov	lr, r3
 8000862:	4770      	bx	lr

08000864 <_fini>:
 8000864:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000866:	bf00      	nop
 8000868:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800086a:	bc08      	pop	{r3}
 800086c:	469e      	mov	lr, r3
 800086e:	4770      	bx	lr
