/*

AMD Vivado v2023.2 (64-bit) [Major: 2023, Minor: 2]
SW Build: 4029153 on Fri Oct 13 20:13:54 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023
IP Build: 4028589 on Sat Oct 14 00:45:43 MDT 2023

Process ID (PID): 175085
License: Customer
Mode: GUI Mode

Current time: 	Tue Dec 19 10:51:14 GMT 2023
Time zone: 	Greenwich Mean Time (Europe/Dublin)

OS: Ubuntu
OS Version: 6.2.0-37-generic
OS Architecture: amd64
Available processors (cores): 20
LSB Release Description: DISTRIB_ID=Ubuntu

Display: 0
Screen size: 1920x1080
Local screen bounds: x = 70, y = 27, width = 1850, height = 1053
Screen resolution (DPI): 100
Available screens: 2
Default font: family=Dialog,name=Dialog,style=plain,size=12
Scale size: 12
OS font scaling: 100%
Anti-Alias Enabled: false

Java version: 	17.0.7 64-bit
JavaFX version: 17.0.1
Java home: 	/tools/Xilinx/Vivado/2023.2/tps/lnx64/jre17.0.7_7
Java executable: 	/tools/Xilinx/Vivado/2023.2/tps/lnx64/jre17.0.7_7/bin/java
Java arguments: 	[-Dsun.java2d.pmoffscreen=false, -Dhttps.protocols=TLSv1,TLSv1.1,TLSv1.2, -Dsun.java2d.xrender=false, -Djdk.gtk.version=2, -Dsun.java2d.uiScale.enabled=false, -Dswing.aatext=true, -XX:-UsePerfData, -Djdk.map.althashing.threshold=512, -XX:StringTableSize=4072, -XX:+UseStringDeduplication, -XX:MaxGCPauseMillis=200, -XX:+ParallelRefProcEnabled, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.base/java.nio=ALL-UNNAMED, --add-opens=java.desktop/sun.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-opens=java.desktop/javax.swing=ALL-UNNAMED, --add-opens=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-opens=java.desktop/java.awt.event=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.base/java.nio=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.tree=ALL-UNNAMED, --add-exports=java.desktop/javax.swing.plaf.basic=ALL-UNNAMED, --add-exports=java.desktop/sun.swing=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.table=ALL-UNNAMED, --add-exports=java.desktop/sun.swing.plaf.synth=ALL-UNNAMED, --add-exports=java.desktop/sun.awt.shell=ALL-UNNAMED, --add-exports=java.base/sun.security.action=ALL-UNNAMED, --add-exports=java.desktop/sun.font=ALL-UNNAMED, --add-opens=java.desktop/sun.awt.X11=ALL-UNNAMED, -XX:NewSize=80m, -XX:MaxNewSize=80m, -Xms512m, -Xmx4072m, -Xss10m, -Xrs]
Java initial memory (-Xms): 	512 MB
Java maximum memory (-Xmx):	 3 GB

User name: 	lic9
User home directory: /home/lic9
User working directory: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v
User country: 	US
User language: 	en
User locale: 	en_US

RDI_BASEROOT: /tools/Xilinx/Vivado
HDI_APPROOT: /tools/Xilinx/Vivado/2023.2
RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data
RDI_BINDIR: /tools/Xilinx/Vivado/2023.2/bin

Vivado preferences file: /home/lic9/.Xilinx/Vivado/2023.2/vivado.xml
Vivado preferences directory: /home/lic9/.Xilinx/Vivado/2023.2/
Vivado layouts directory: /home/lic9/.Xilinx/Vivado/2023.2/data/layouts
PlanAhead jar file: 	/tools/Xilinx/Vivado/2023.2/lib/classes/planAhead.jar
Vivado log file: 	/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.log
Vivado journal file: 	/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/vivado.jou
Engine tmp dir: 	./.Xil/Vivado-175085-administrator-Precision-3660
Non-Default Parameters:	[]

Xilinx & AMD Environment Variables
--------------------------------------------------------------------------------------------
GNOME_SHELL_SESSION_MODE: ubuntu
RDI_APPROOT: /tools/Xilinx/Vivado/2023.2
RDI_BASEROOT: /tools/Xilinx/Vivado
RDI_BINROOT: /tools/Xilinx/Vivado/2023.2/bin
RDI_BUILD: yes
RDI_DATADIR: /tools/Xilinx/Vivado/2023.2/data
RDI_INSTALLROOT: /tools/Xilinx
RDI_INSTALLVER: 2023.2
RDI_JAVA_PLATFORM: 
RDI_JAVA_VERSION: 17.0.7_7
RDI_LIBDIR: /tools/Xilinx/Vivado/2023.2/lib/lnx64.o/Ubuntu/22:/tools/Xilinx/Vivado/2023.2/lib/lnx64.o/Ubuntu:/tools/Xilinx/Vivado/2023.2/lib/lnx64.o
RDI_OPT_EXT: .o
RDI_PATCHROOT: 
RDI_PLATFORM: lnx64
RDI_PREPEND_PATH: /tools/Xilinx/Vitis/2023.2/bin:/tools/Xilinx/Vivado/2023.2/ids_lite/ISE/bin/lin64
RDI_PROG: /tools/Xilinx/Vivado/2023.2/bin/unwrapped/lnx64.o/vivado
RDI_SESSION_INFO: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v:administrator-Precision-3660_1702983065_175044
RDI_SHARED_DATA: /tools/Xilinx/SharedData/2023.2/data
RDI_TPS_ROOT: /tools/Xilinx/Vivado/2023.2/tps/lnx64
RDI_USE_JDK17: True
SHELL: /bin/bash
XILINX: /tools/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_DSP: /tools/Xilinx/Vivado/2023.2/ids_lite/ISE
XILINX_HLS: /tools/Xilinx/Vitis_HLS/2023.2
XILINX_PLANAHEAD: /tools/Xilinx/Vivado/2023.2
XILINX_SDK: /tools/Xilinx/Vitis/2023.2
XILINX_VITIS: /tools/Xilinx/Vitis/2023.2
XILINX_VIVADO: /tools/Xilinx/Vivado/2023.2
XILINX_VIVADO_HLS: /tools/Xilinx/Vivado/2023.2


GUI allocated memory:	512 MB
GUI max memory:		4,072 MB
Engine allocated memory: 1,631 MB

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

*/

// TclEventType: START_GUI
// Tcl Message: start_gui 
selectList(PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS, "/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr", 0); // b.c (PAResourceQtoS.SyntheticaGettingStartedView_RECENT_PROJECTS)
// [GUI Memory]: 87 MB (+88320kb) [00:00:04]
// [Engine Memory]: 1,473 MB (+1393359kb) [00:00:04]
// Opening Vivado Project: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr. Version: Vivado v2023.2 
// TclEventType: DEBUG_PROBE_SET_CHANGE
// TclEventType: FLOW_ADDED
// Tcl Message: open_project /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr 
// HMemoryUtils.trashcanNow. Engine heap size: 1,693 MB. GUI used memory: 67 MB. Current time: 12/19/23, 10:51:15 AM GMT
// TclEventType: MSGMGR_MOVEMSG
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILE_SET_NEW
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_CURRENT
// TclEventType: PROJECT_DASHBOARD_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: PROJECT_DASHBOARD_GADGET_NEW
// TclEventType: PROJECT_DASHBOARD_GADGET_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: PROJECT_NEW
// [GUI Memory]: 115 MB (+24794kb) [00:00:12]
// [Engine Memory]: 2,206 MB (+691477kb) [00:00:12]
// [GUI Memory]: 137 MB (+17142kb) [00:00:12]
// WARNING: HEventQueue.dispatchEvent() is taking  1368 ms.
// Tcl Message: open_project /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.xpr 
// Tcl Message: Scanning sources... Finished scanning sources 
// Tcl Message: INFO: [IP_Flow 19-234] Refreshing IP repositories INFO: [IP_Flow 19-1704] No user IP repositories specified INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'. 
// Tcl Message: open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 8361.957 ; gain = 833.891 ; free physical = 11874 ; free virtual = 39798 
// Project name: nexys-video-riscv; location: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv; part: xc7a200tsbg484-1
dismissDialog("Open Project"); // bq (Open Project Progress)
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: FILE_SET_CHANGE
// TclEventType: IP_LOCK_CHANGE
// TclEventType: DG_GRAPH_STALE
// [Engine Memory]: 2,393 MB (+80177kb) [00:00:20]
// TclEventType: DG_GRAPH_STALE
// [GUI Memory]: 156 MB (+12688kb) [00:00:23]
// Tcl Message: update_compile_order -fileset sources_1 
// Elapsed time: 17 seconds
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v)]", 2); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v)]", 4, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// [GUI Memory]: 164 MB (+381kb) [00:00:58]
// Elapsed time: 24 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// TclEventType: LOAD_FEATURE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: LOAD_FEATURE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// [GUI Memory]: 176 MB (+4103kb) [00:01:03]
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_LOCK_CHANGE
// TclEventType: RSB_CHANGE_CURRENT_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd} 
// TclEventType: RSB_OPEN_DIAGRAM
// WARNING: HEventQueue.dispatchEvent() is taking  1216 ms.
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /IO]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /IO]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// HMemoryUtils.trashcanNow. Engine heap size: 2,512 MB. GUI used memory: 101 MB. Current time: 12/19/23, 10:52:20 AM GMT
// Elapsed time: 22 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectLabel((HResource) null, "IO_dip_switches_8bits"); // i.a (AgAAAgg)
selectLabel((HResource) null, "IO_dip_switches_8bits"); // i.a (AgAAAgg)
selectLabel((HResource) null, "IO_dip_switches_8bits", false, false, false, false, true); // i.a (AgAAAgg) - Double Click
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 21 seconds
setText(PAResourceQtoS.RSBInterfaceConnPropPanels_NAME, "IO_out_led_8bits"); // Q (PAResourceQtoS.RSBInterfaceConnPropPanels_NAME)
// Tcl Command: 'set_property name IO_out_led_8bits [get_bd_intf_nets IO_dip_switches_8bits]'
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_PROPERTY_CHANGE
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Tcl Message: set_property name IO_out_led_8bits [get_bd_intf_nets IO_dip_switches_8bits] 
// Tcl Message: IO_out_led_8bits 
// Elapsed Time for: 'L.f': 01m:52s
// [Engine Memory]: 2,525 MB (+12986kb) [00:02:05]
// Elapsed Time for: 'L.f': 01m:54s
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// HMemoryUtils.trashcanNow. Engine heap size: 2,538 MB. GUI used memory: 101 MB. Current time: 12/19/23, 10:53:15 AM GMT
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 71 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectLabel((HResource) null, "IO_out_led_8bits"); // i.a (AgAAAgg)
selectLabel((HResource) null, "IO_out_led_8bits", false, false, false, false, true); // i.a (AgAAAgg) - Double Click
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
// Elapsed time: 10 seconds
setText(PAResourceQtoS.RSBInterfaceConnPropPanels_NAME, "IO_out_led_8bits"); // Q (PAResourceQtoS.RSBInterfaceConnPropPanels_NAME)
selectLabel((HResource) null, "dip_switches_8bits"); // i.a (AgAAAgg)
selectLabel((HResource) null, "dip_switches_8bits", false, false, false, false, true); // i.a (AgAAAgg) - Double Click
// Run Command: RDIResourceCommand.RDICommands_PROPERTIES
setText(PAResourceQtoS.RSBExternalInterfacePropPanels_NAME, "IO_out_led_8bits"); // Q (PAResourceQtoS.RSBExternalInterfacePropPanels_NAME)
// Tcl Command: 'set_property name IO_out_led_8bits [get_bd_intf_ports dip_switches_8bits]'
// TclEventType: RSB_RENAME_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_RENAME_OBJECT
// Tcl Message: set_property name IO_out_led_8bits [get_bd_intf_ports dip_switches_8bits] 
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/dip_switches_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectButton((HResource) null, "Properties_settings"); // v (Properties_settings): TRUE
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "NAME ; dip_switches_8bits", 3, "dip_switches_8bits", 1, false); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
// TclEventType: RSB_RENAME_OBJECT
// TclEventType: RSB_PROPERTY_CHANGE
// TclEventType: RSB_RENAME_OBJECT
// Tcl Message: set_property NAME IO_out_led_8bits [get_bd_intf_pins /IO/dip_switches_8bits] 
editTreeTable(PAResourceTtoZ.TclObjectTreeTable_TREETABLE, "IO_out_led_8bits", 3, "Value", 1); // k (PAResourceTtoZ.TclObjectTreeTable_TREETABLE)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/IO_out_led_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[riscv, IO, External Interfaces, IO_out_led_8bits]", 18, false); // a (PAResourceQtoS.SystemTreeView_SYSTEM_TREE)
selectTree(PAResourceQtoS.SystemTreeView_SYSTEM_TREE, "[riscv, IO, External Interfaces, IO_out_led_8bits]", 18, false, false, false, false, false, true); // a (PAResourceQtoS.SystemTreeView_SYSTEM_TREE) - Double Click
// Elapsed time: 16 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/IO_out_led_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints]", 13); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1]", 14); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Run Command: PAResourceCommand.PACommandNames_SAVE_RSB_DESIGN
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: DG_GRAPH_STALE
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: save_bd_design 
// Tcl Message: Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>  Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui>  Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui>  
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed Time for: 'L.f': 04m:38s
// HMemoryUtils.trashcanNow. Engine heap size: 2,568 MB. GUI used memory: 103 MB. Current time: 12/19/23, 10:56:00 AM GMT
// Elapsed Time for: 'L.f': 04m:40s
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("uart.xdc", 310, 129); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 631, 48); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey(null, null, 'z');
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 2,631 MB. GUI used memory: 103 MB. Current time: 12/19/23, 10:56:20 AM GMT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 4, 64); // ad (uart.xdc)
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, sdc.xdc]", 16, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, sdc.xdc]", 16, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// HMemoryUtils.trashcanNow. Engine heap size: 2,671 MB. GUI used memory: 181 MB. Current time: 12/19/23, 10:56:35 AM GMT
// [Engine Memory]: 2,671 MB (+20353kb) [00:05:28]
selectCodeEditor("sdc.xdc", 740, 103); // ad (sdc.xdc)
typeControlKey((HResource) null, "sdc.xdc", 'c'); // ad (sdc.xdc)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, top.xdc]", 15, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, top.xdc]", 15, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("uart.xdc", 234, 117); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 115, 85); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 640, 130); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
// Elapsed time: 232 seconds
selectCodeEditor("uart.xdc", 244, 130); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 715, 141); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 773, 132); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'c'); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 765, 122); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
typeControlKey((HResource) null, "uart.xdc", 'v'); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 34, 68); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 695, 144); // ad (uart.xdc)
// Elapsed time: 109 seconds
selectCodeEditor("uart.xdc", 245, 226); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 256, 207); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 454, 192); // ad (uart.xdc)
// Elapsed time: 12 seconds
selectCodeEditor("uart.xdc", 409, 124); // ad (uart.xdc)
// Elapsed time: 10 seconds
selectCodeEditor("uart.xdc", 243, 241); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 619, 385); // ad (uart.xdc)
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("uart.xdc", 586, 293); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 248, 332); // ad (uart.xdc)
// Elapsed time: 71 seconds
selectCodeEditor("uart.xdc", 286, 250); // ad (uart.xdc)
selectCodeEditor("uart.xdc", 317, 270); // ad (uart.xdc)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Elaborate Design"); // u (dialog0)
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: generate_target all [get_files /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd] 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// Tcl Message: clk_domain: riscv_sys_clock, clk_domain_1: riscv_sys_clock, clkDomainValSrc_1: PROPAGATED, clk_domain_ctrl: 0 
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S00_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing. INFO: [BD 5-943] Reserving offset range <0x0_0000_0000 [ 4G ]> from slave interface '/IO/io_axi_m/S01_AXI' to master interface '/IO/io_axi_m/M00_AXI'. This will be used by smartconnect on path for routing. INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode. 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// Tcl Message: INFO: [BD 5-943] Reserving offset range <0x0000_0000 [ 512M ]> from slave interface '/DDR/axi_smc_1/S00_AXI' to master interface '/DDR/axi_smc_1/M00_AXI'. This will be used by smartconnect on path for routing. INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode. 
// TclEventType: REPORT_IP_STATUS_STALE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_CLOSE_DIAGRAM
// TclEventType: REPORT_IP_STATUS_STALE
// HMemoryUtils.trashcanNow. Engine heap size: 2,803 MB. GUI used memory: 105 MB. Current time: 12/19/23, 11:05:15 AM GMT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_REMOVE_OBJECT
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate 
// TclEventType: DG_GRAPH_STALE
// TclEventType: RSB_SAVE_DIAGRAM
// Tcl Message: Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd>  Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_32edb0cf.ui>  Wrote  : </home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/ui/bd_9d4d4b95.ui>  
// TclEventType: RSB_SAVE_DIAGRAM
// TclEventType: RSB_SCRIPT_TASK
// [Engine Memory]: 3,004 MB (+209207kb) [00:14:10]
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 . 
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m . 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RSB_SCRIPT_TASK
// TclEventType: COMPOSITE_FILE_CHANGE
// Tcl Message: Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef 
// Tcl Message: INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s . 
// Tcl Message: Exporting to file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh Generated Hardware Definition File /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef 
// Tcl Message: generate_target: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 9088.055 ; gain = 173.766 ; free physical = 10972 ; free virtual = 38931 
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: FILE_SET_NEW
// TclEventType: FILE_SET_CHANGE
// TclEventType: RUN_ADD
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// Tcl Message: create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd] 
// Tcl Message: launch_runs riscv_axi_smc_1_0_synth_1 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: COMPOSITE_FILE_CHANGE
// [Engine Memory]: 3,813 MB (+690321kb) [00:14:20]
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [GUI Memory]: 189 MB (+3943kb) [00:14:20]
// Tcl Message: [Tue Dec 19 11:05:29 2023] Launched riscv_axi_smc_1_0_synth_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_axi_smc_1_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run riscv_axi_smc_1_0_synth_1 
// Tcl Message: [Tue Dec 19 11:05:29 2023] Waiting for riscv_axi_smc_1_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 3,663 MB. GUI used memory: 112 MB. Current time: 12/19/23, 11:05:31 AM GMT
// Tcl Message: [Tue Dec 19 11:05:34 2023] Waiting for riscv_axi_smc_1_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Dec 19 11:05:39 2023] Waiting for riscv_axi_smc_1_0_synth_1 to finish... 
// Tcl Message: [Tue Dec 19 11:05:39 2023] riscv_axi_smc_1_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 10119.973 ; gain = 0.000 ; free physical = 10956 ; free virtual = 38912 
// Tcl Message: launch_runs riscv_io_axi_m_0_synth_1 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: COMPOSITE_FILE_CHANGE
// [Engine Memory]: 4,164 MB (+168533kb) [00:14:32]
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: [Tue Dec 19 11:05:40 2023] Launched riscv_io_axi_m_0_synth_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_m_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run riscv_io_axi_m_0_synth_1 
// Tcl Message: [Tue Dec 19 11:05:40 2023] Waiting for riscv_io_axi_m_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: [Tue Dec 19 11:05:45 2023] Waiting for riscv_io_axi_m_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Dec 19 11:05:50 2023] Waiting for riscv_io_axi_m_0_synth_1 to finish... 
// Tcl Message: [Tue Dec 19 11:05:50 2023] riscv_io_axi_m_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:00.3 ; elapsed = 00:00:10 . Memory (MB): peak = 10206.828 ; gain = 0.000 ; free physical = 10929 ; free virtual = 38889 
// Tcl Message: launch_runs riscv_io_axi_s_0_synth_1 
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: PROJ_DESIGN_MODE_SET
// TclEventType: COMPOSITE_FILE_CHANGE
// [Engine Memory]: 4,524 MB (+159527kb) [00:14:43]
// TclEventType: COMPOSITE_FILE_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// [GUI Memory]: 204 MB (+6674kb) [00:14:43]
// Tcl Message: [Tue Dec 19 11:05:52 2023] Launched riscv_io_axi_s_0_synth_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/riscv_io_axi_s_0_synth_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: wait_on_run riscv_io_axi_s_0_synth_1 
// Tcl Message: [Tue Dec 19 11:05:52 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish... 
// TclEventType: RUN_STATUS_CHANGE
// HMemoryUtils.trashcanNow. Engine heap size: 4,375 MB. GUI used memory: 121 MB. Current time: 12/19/23, 11:05:55 AM GMT
// Tcl Message: [Tue Dec 19 11:05:57 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish... 
// HMemoryUtils.trashcanNow. Engine heap size: 4,204 MB. GUI used memory: 121 MB. Current time: 12/19/23, 11:06:01 AM GMT
// Tcl Message: [Tue Dec 19 11:06:02 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish... 
// Tcl Message: [Tue Dec 19 11:06:07 2023] Waiting for riscv_io_axi_s_0_synth_1 to finish... 
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Tcl Message: [Tue Dec 19 11:06:12 2023] riscv_io_axi_s_0_synth_1 finished 
// Tcl Message: wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 10576.832 ; gain = 10.000 ; free physical = 10914 ; free virtual = 38875 
// TclEventType: DG_GRAPH_STALE
// TclEventType: FILE_SET_CHANGE
// Tcl Message: synth_design -rtl -rtl_skip_mlo -name rtl_1 
// Tcl Message: Command: synth_design -rtl -rtl_skip_mlo -name rtl_1 Starting synth_design Using part: xc7a200tsbg484-1 Top: riscv_wrapper 
// TclEventType: ELABORATE_START
// TclEventType: MSGMGR_REFRESH_MSG
// TclEventType: ELABORATE_FINISH
// [Engine Memory]: 4,863 MB (+118277kb) [00:15:10]
// HMemoryUtils.trashcanNow. Engine heap size: 4,853 MB. GUI used memory: 127 MB. Current time: 12/19/23, 11:06:20 AM GMT
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// [Engine Memory]: 5,272 MB (+173022kb) [00:15:19]
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SIGNAL_MODIFY
// TclEventType: PLACEDB_MODIFY_PRE
// TclEventType: SIGNAL_MODIFY
// TclEventType: LOC_CONSTRAINT_REMOVE
// TclEventType: LOC_CONSTRAINT_ADD
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: READ_XDC_FILE_START
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: READ_XDC_FILE_END
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 5,319 MB. GUI used memory: 122 MB. Current time: 12/19/23, 11:06:29 AM GMT
// TclEventType: DESIGN_NEW
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 1.1s
// [GUI Memory]: 217 MB (+2605kb) [00:15:22]
// WARNING: HEventQueue.dispatchEvent() is taking  1538 ms.
// TclEventType: CURR_DESIGN_SET
// Tcl Message: INFO: [Device 21-403] Loading part xc7a200tsbg484-1 INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes. INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes INFO: [Synth 8-7075] Helper process launched with PID 177975 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 10816.254 ; gain = 196.074 ; free physical = 10065 ; free virtual = 38027 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: INFO: [Synth 8-6157] synthesizing module 'riscv_RocketChip_0' [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_RocketChip_0_stub.v:6] INFO: [Synth 8-6155] done synthesizing module 'riscv_RocketChip_0' (0#1) [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/.Xil/Vivado-175085-administrator-Precision-3660/realtime/riscv_RocketChip_0_stub.v:6] 
// Tcl Message: INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10904.223 ; gain = 284.043 ; free physical = 9958 ; free virtual = 37921 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: --------------------------------------------------------------------------------- Start Handling Custom Attributes --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10904.223 ; gain = 284.043 ; free physical = 9957 ; free virtual = 37920 
// Tcl Message: --------------------------------------------------------------------------------- --------------------------------------------------------------------------------- 
// Tcl Message: Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 10904.223 ; gain = 284.043 ; free physical = 9957 ; free virtual = 37920 
// Tcl Message: --------------------------------------------------------------------------------- 
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.61 . Memory (MB): peak = 10904.230 ; gain = 0.000 ; free physical = 10241 ; free virtual = 38203 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 4422 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message:  Processing XDC Constraints Initializing timing engine Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_28/bd_9a00_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_28/bd_9a00_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_28/bd_9a00_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_41/bd_9a00_m01bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_41/bd_9a00_m01bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_41/bd_9a00_m01bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_40/bd_9a00_m01wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_40/bd_9a00_m01wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_40/bd_9a00_m01wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_39/bd_9a00_m01awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_39/bd_9a00_m01awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_39/bd_9a00_m01awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_38/bd_9a00_m01rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_38/bd_9a00_m01rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_38/bd_9a00_m01rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_37/bd_9a00_m01arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_37/bd_9a00_m01arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m01_nodes/m01_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_37/bd_9a00_m01arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_34/bd_9a00_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_34/bd_9a00_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_34/bd_9a00_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_33/bd_9a00_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_33/bd_9a00_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_33/bd_9a00_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_32/bd_9a00_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_32/bd_9a00_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_32/bd_9a00_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_31/bd_9a00_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_31/bd_9a00_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_31/bd_9a00_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_30/bd_9a00_m00arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_30/bd_9a00_m00arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m00_nodes/m00_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_30/bd_9a00_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_44/bd_9a00_m02arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_44/bd_9a00_m02arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_44/bd_9a00_m02arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_27/bd_9a00_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_27/bd_9a00_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_27/bd_9a00_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_26/bd_9a00_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_26/bd_9a00_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_26/bd_9a00_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_25/bd_9a00_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_25/bd_9a00_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_25/bd_9a00_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_24/bd_9a00_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_24/bd_9a00_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/s00_nodes/s00_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_24/bd_9a00_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_19/bd_9a00_bni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_19/bd_9a00_bni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_19/bd_9a00_bni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_18/bd_9a00_wni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_18/bd_9a00_wni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_18/bd_9a00_wni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_17/bd_9a00_awni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_17/bd_9a00_awni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_17/bd_9a00_awni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_16/bd_9a00_rni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_16/bd_9a00_rni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_16/bd_9a00_rni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_15/bd_9a00_arni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_15/bd_9a00_arni_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/switchboards/i_nodes/i_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_15/bd_9a00_arni_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk2/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_4/bd_9a00_psr_aclk2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_59/bd_9a00_m04rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_59/bd_9a00_m04rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_59/bd_9a00_m04rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.xdc] for cell 'riscv_i/rst_clk_wiz_0_50M/U0' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.xdc] for cell 'riscv_i/rst_clk_wiz_0_50M/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_rst_clk_wiz_0_50M_5/riscv_rst_clk_wiz_0_50M_5.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_62/bd_9a00_m04bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_62/bd_9a00_m04bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_62/bd_9a00_m04bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_61/bd_9a00_m04wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_61/bd_9a00_m04wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_61/bd_9a00_m04wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_60/bd_9a00_m04awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_60/bd_9a00_m04awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m04_nodes/m04_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_60/bd_9a00_m04awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_58/bd_9a00_m04arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_55/bd_9a00_m03bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_55/bd_9a00_m03bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_55/bd_9a00_m03bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_54/bd_9a00_m03wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_54/bd_9a00_m03wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_54/bd_9a00_m03wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_53/bd_9a00_m03awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_53/bd_9a00_m03awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_53/bd_9a00_m03awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_52/bd_9a00_m03rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_52/bd_9a00_m03rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_52/bd_9a00_m03rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_51/bd_9a00_m03arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_51/bd_9a00_m03arn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m03_nodes/m03_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_51/bd_9a00_m03arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_48/bd_9a00_m02bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_48/bd_9a00_m02bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_48/bd_9a00_m02bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_47/bd_9a00_m02wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_47/bd_9a00_m02wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_47/bd_9a00_m02wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_46/bd_9a00_m02awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_46/bd_9a00_m02awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_46/bd_9a00_m02awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_45/bd_9a00_m02rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_45/bd_9a00_m02rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_s/inst/m02_nodes/m02_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_45/bd_9a00_m02rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/smartconnect.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/smartconnect.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc] for cell 'riscv_i/IO/io_axi_m/inst/clk_map/psr_aclk2/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_4/bd_9c60_psr_aclk2_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_3/bd_9c60_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_2/bd_9c60_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_1/bd_9c60_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_mig_7series_0_0/riscv_mig_7series_0_0/user_design/constraints/riscv_mig_7series_0_0.xdc] for cell 'riscv_i/DDR/mig_7series_0' 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_14/bd_9c60_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_14/bd_9c60_sarn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_14/bd_9c60_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/bd_fe52_sbn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/bd_fe52_sbn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_12/bd_fe52_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/bd_fe52_swn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/bd_fe52_swn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_11/bd_fe52_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/bd_fe52_sawn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/bd_fe52_sawn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_10/bd_fe52_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/bd_fe52_srn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/bd_fe52_srn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_9/bd_fe52_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/bd_fe52_sarn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/bd_fe52_sarn_0_clocks.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/s00_nodes/s00_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_8/bd_fe52_sarn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc] for cell 'riscv_i/DDR/axi_smc_1/inst/clk_map/psr_aclk1/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_3/bd_fe52_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_2/bd_fe52_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/ip/ip_1/bd_fe52_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_30/bd_9c60_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_30/bd_9c60_m00rn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_30/bd_9c60_m00rn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc] for cell 'riscv_i/IO/io_axi_s/inst/clk_map/psr_aclk1/U0' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_3/bd_9a00_psr_aclk1_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_2/bd_9a00_psr_aclk_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/ip/ip_1/bd_9a00_psr0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/smartconnect.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_33/bd_9c60_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_33/bd_9c60_m00bn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_33/bd_9c60_m00bn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_32/bd_9c60_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_32/bd_9c60_m00wn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_32/bd_9c60_m00wn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_31/bd_9c60_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_31/bd_9c60_m00awn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/m00_nodes/m00_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_31/bd_9c60_m00awn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_29/bd_9c60_m00arn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_27/bd_9c60_sbn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_27/bd_9c60_sbn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_27/bd_9c60_sbn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_26/bd_9c60_swn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_26/bd_9c60_swn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_26/bd_9c60_swn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_25/bd_9c60_sawn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_25/bd_9c60_sawn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_25/bd_9c60_sawn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_24/bd_9c60_srn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_24/bd_9c60_srn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_24/bd_9c60_srn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_23/bd_9c60_sarn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_23/bd_9c60_sarn_1_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s01_nodes/s01_ar_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_23/bd_9c60_sarn_1_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_18/bd_9c60_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_18/bd_9c60_sbn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_b_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_18/bd_9c60_sbn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_17/bd_9c60_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_17/bd_9c60_swn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_w_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_17/bd_9c60_swn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_16/bd_9c60_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_16/bd_9c60_sawn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_aw_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_16/bd_9c60_sawn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_15/bd_9c60_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_15/bd_9c60_srn_0_clocks.xdc] for cell 'riscv_i/IO/io_axi_m/inst/s00_nodes/s00_r_node/inst' 
// Tcl Message: INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/ip/ip_15/bd_9c60_srn_0_clocks.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/riscv_wrapper_propImpl.xdc]. Resolution: To avoid this warning, move constraints listed in [.Xil/riscv_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis. 
// Tcl Message: Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst' Finished Parsing XDC File [/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.gen/sources_1/bd/riscv/ip/riscv_clk_wiz_0_0/riscv_clk_wiz_0_0_late.xdc] for cell 'riscv_i/clk_wiz_0/inst' 
// Tcl Message: Completed Processing XDC Constraints  
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11313.328 ; gain = 1.000 ; free physical = 10041 ; free virtual = 38006 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 1107 instances were transformed.   IOBUF => IOBUF (IBUF, OBUFT): 6 instances   IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances   IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance    RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances   RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 884 instances   RAM32X1D => RAM32X1D (RAMD32(x2)): 48 instances   RAM64M => RAM64M (RAMD64E(x4)): 22 instances  
// HMemoryUtils.trashcanNow. Engine heap size: 5,540 MB. GUI used memory: 154 MB. Current time: 12/19/23, 11:06:31 AM GMT
// Tcl Message: RTL Elaboration Complete:  : Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 11674.535 ; gain = 1054.355 ; free physical = 9805 ; free virtual = 37782 
// Tcl Message: 143 Infos, 164 Warnings, 0 Critical Warnings and 0 Errors encountered. synth_design completed successfully 
// Tcl Message: synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:19 . Memory (MB): peak = 11674.535 ; gain = 1097.703 ; free physical = 9805 ; free virtual = 37782 
// Tcl Message: INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 3410.202; main = 3410.202; forked = 0.000 INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 11546.477; main = 11546.477; forked = 0.000 
// [Engine Memory]: 5,540 MB (+4496kb) [00:15:23]
// Elapsed Time for: 'o.a': 01m:34s
// 'dB' command handler elapsed time: 95 seconds
// Elapsed time: 91 seconds
dismissDialog("Open Elaborated Design"); // bq (Open Elaborated Design Progress)
// Elapsed Time for: 'L.f': 15m:12s
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "unselect_objects"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_ports IO_out_led_8bits_tri_o]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_ports IO_out_led_8bits_tri_o]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
// Elapsed Time for: 'L.f': 15m:18s
// [GUI Memory]: 232 MB (+4636kb) [00:15:33]
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "I/O Ports", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[5] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 2, "OUT", 1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Elapsed time: 20 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[6] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 1, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[6] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 1, "LVCMOS25", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[6] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 1, "LVCMOS25", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[6] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 7, "LVCMOS25", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[0] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 6, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[6]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[1] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 5, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[0]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[2] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 4, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[1]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[3] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 3, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[2]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[4] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 2, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[3]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[5] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 1, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[4]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[5] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 1, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[5]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[7] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; default (LVCMOS18) ; 1.8 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 0, "default (LVCMOS18)", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[7]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[7] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 0, "LVCMOS25", 9); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property IOSTANDARD LVCMOS25 [get_ports [list {IO_out_led_8bits_tri_o[7]}]] 
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
selectComboBox(PAResourceAtoD.AddedConstraintsWithoutTargetDialog_SELECT_EXISTING_FILE, "Combo Box", "/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/board/nexys-video/uart.xdc", 2); // d (PAResourceAtoD.AddedConstraintsWithoutTargetDialog_SELECT_EXISTING_FILE, Combo Box)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Save Constraints"); // a (dialog1)
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
selectRadioButton(PAResourceAtoD.AddedConstraintsWithoutTargetDialog_CREATE_NEW_FILE, "Create a new file"); // a (PAResourceAtoD.AddedConstraintsWithoutTargetDialog_CREATE_NEW_FILE)
// Elapsed time: 11 seconds
setText(PAResourceAtoD.CreateConstraintsFilePanel_FILE_NAME, "IO"); // Q (PAResourceAtoD.CreateConstraintsFilePanel_FILE_NAME)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
// 'f' command handler elapsed time: 13 seconds
dismissDialog("Save Constraints"); // a (dialog2)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[7] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 0, "NONE", 14); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[5] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; NONE ; FP_VTT_50 ;  ; N/A", 1, "NONE", 14); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// Tcl Message: set_property PULLTYPE NONE [get_ports [list {IO_out_led_8bits_tri_o[7]}]] 
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, null, -1, null, -1); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property PULLTYPE PULLUP [get_ports [list {IO_out_led_8bits_tri_o[5]}]] 
// Elapsed time: 228 seconds
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[5] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; PULLUP ; FP_VTT_50 ;  ; N/A", 1, "PULLUP", 14); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
selectTable(PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE, "IO_out_led_8bits_tri_o[5] ; OUT ;  ;  ; GPIO_13004 ;  ;  ;  ;  ; LVCMOS25 ; 2.5 ;  ; 12 ;  ; PULLUP ; FP_VTT_50 ;  ; N/A", 1, "PULLUP", 14); // f.a (PAResourceQtoS.SignalTablePanel_SIGNAL_TABLE)
// TclEventType: SIGNAL_MODIFY
// Tcl Message: set_property PULLTYPE NONE [get_ports [list {IO_out_led_8bits_tri_o[5]}]] 
// Elapsed time: 19 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
dismissDialog("Save Project"); // W.d (dialog3)
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Save Constraints"); // a (dialog4)
// Run Command: PAResourceCommand.PACommandNames_SAVE_DESIGN
selectRadioButton(PAResourceAtoD.AddedConstraintsWithoutTargetDialog_CREATE_NEW_FILE, "Create a new file"); // a (PAResourceAtoD.AddedConstraintsWithoutTargetDialog_CREATE_NEW_FILE)
// Elapsed time: 10 seconds
setText(PAResourceAtoD.CreateConstraintsFilePanel_FILE_NAME, "io"); // Q (PAResourceAtoD.CreateConstraintsFilePanel_FILE_NAME)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: FILE_SET_OPTIONS_CHANGE
// Tcl Message: file mkdir /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new 
// Tcl Message: close [ open /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new/io.xdc w ] 
// Tcl Message: add_files -fileset constrs_1 /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new/io.xdc 
// Tcl Message: set_property target_constrs_file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/constrs_1/new/io.xdc [current_fileset -constrset] 
dismissDialog("Save Constraints"); // a (dialog5)
// TclEventType: DESIGN_SAVE
// Tcl Message: save_constraints -force 
// 'f' command handler elapsed time: 12 seconds
dismissDialog("Save Constraints"); // bq (Save Constraints Progress)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("uart.xdc", 191, 296); // ad (uart.xdc)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("uart.xdc", 716, 246); // ad (uart.xdc)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectCodeEditor("io.xdc", 284, 214); // ad (io.xdc)
selectCodeEditor("io.xdc", 568, 188); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
// Elapsed time: 20 seconds
selectCodeEditor("io.xdc", 260, 107); // ad (io.xdc)
selectCodeEditor("io.xdc", 715, 187, false, false, true, false, false); // ad (io.xdc) - Alt Key
selectCodeEditor("io.xdc", 543, 247); // ad (io.xdc)
selectCodeEditor("io.xdc", 712, 181, false, true, false, false, false); // ad (io.xdc) - Control Key
// Elapsed time: 11 seconds
selectCodeEditor("io.xdc", 170, 9, false, true, false, false, false); // ad (io.xdc) - Control Key
typeControlKey((HResource) null, "io.xdc", 'c'); // ad (io.xdc)
selectCodeEditor("io.xdc", 354, 190, false, true, false, false, false); // ad (io.xdc) - Control Key
selectCodeEditor("io.xdc", 362, 167); // ad (io.xdc)
selectCodeEditor("io.xdc", 352, 185, false, true, false, false, false); // ad (io.xdc) - Control Key
selectCodeEditor("io.xdc", 433, 223); // ad (io.xdc)
selectCodeEditor("io.xdc", 352, 191, false, true, false, false, false); // ad (io.xdc) - Control Key
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
selectCodeEditor("io.xdc", 415, 253); // ad (io.xdc)
selectCodeEditor("io.xdc", 418, 251); // ad (io.xdc)
// Elapsed time: 109 seconds
selectCodeEditor("io.xdc", 110, 186); // ad (io.xdc)
// Elapsed time: 16 seconds
selectCodeEditor("io.xdc", 526, 116); // ad (io.xdc)
// Elapsed time: 36 seconds
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design, Schematic]", 17, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_SCHEMATIC
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Node
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
// Run Command: PAResourceCommand.PACommandNames_GOTO_RTL_DESIGN
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, RTL Analysis, Open Elaborated Design]", 13, true, false, false, false, false, true); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree) - Double Click - Node
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "unselect_objects"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
// Elapsed time: 20 seconds
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets IO_out_led_8bits_tri_o]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets IO_out_led_8bits_tri_o]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
runTclCommand (PAResourceOtoP.PAViews_SCHEMATIC, "select_objects [get_nets IO_out_led_8bits_tri_o]"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Aliases", 3); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Cell Pins", 4); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Nodes", 5); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Tiles", 6); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Pips", 7); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Aliases", 3); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Connectivity", 2); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "Properties", 1); // g (RDIResource.PropertiesView_TABBED_PANE)
selectTab(RDIResource.PropertiesView_TABBED_PANE, (HResource) null, "General", 0); // g (RDIResource.PropertiesView_TABBED_PANE)
// Elapsed time: 10 seconds
selectTab("PlanAheadTabBaseWorkspace_JideTabbedPane", (HResource) null, "Schematic (2)", 8); // o (PlanAheadTabBaseWorkspace_JideTabbedPane)
closeView(PAResourceOtoP.PAViews_SCHEMATIC, "Schematic"); // j (PAResourceOtoP.PAViews_SCHEMATIC, PlanAheadTabSchematic)
selectCodeEditor("io.xdc", 529, 97); // ad (io.xdc)
selectCodeEditor("io.xdc", 395, 78); // ad (io.xdc)
selectCodeEditor("io.xdc", 395, 78, false, false, false, false, true); // ad (io.xdc) - Double Click
// Elapsed time: 10 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v), IO : IO_imp_44488Y (riscv.v)]", 6); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v), IO : IO_imp_44488Y (riscv.v)]", 6, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v), IO : IO_imp_44488Y (riscv.v)]", 6, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd} 
closeView(PAResourceOtoP.PAViews_PROJECT_SUMMARY, "Project Summary"); // t (PAResourceOtoP.PAViews_PROJECT_SUMMARY, PlanAheadTabProject Summary)
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd} 
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// [GUI Memory]: 244 MB (+88kb) [00:28:00]
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /IO]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /IO]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 18 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /IO/IO_out_led_8bits]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
expandTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, sdc_controller (axi_sdc_controller.v)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
collapseTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, sdc_controller (axi_sdc_controller.v)]", 4); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, ethernet.xdc]", 18, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, uart.xdc]", 17, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 24, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectCodeEditor("io.xdc", 596, 349); // ad (io.xdc)
selectCodeEditor("io.xdc", 612, 143); // ad (io.xdc)
selectCodeEditor("io.xdc", 496, 170); // ad (io.xdc)
selectCodeEditor("io.xdc", 521, 110); // ad (io.xdc)
// Elapsed time: 13 seconds
selectCodeEditor("io.xdc", 441, 160); // ad (io.xdc)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("io.xdc", 572, 269); // ad (io.xdc)
// Elapsed time: 36 seconds
selectCodeEditor("io.xdc", 199, 296); // ad (io.xdc)
selectCodeEditor("io.xdc", 342, 241); // ad (io.xdc)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 18, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
selectButton(PAResourceQtoS.SaveProjectUtils_SAVE, "Save"); // a (PAResourceQtoS.SaveProjectUtils_SAVE)
// TclEventType: FILE_SET_CHANGE
dismissDialog("Save Project"); // W.d (dialog6)
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp 
// TclEventType: FILE_SET_CHANGE
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "20", 19); // d (PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog7)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: [Tue Dec 19 11:21:03 2023] Launched synth_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log 
// 'i' command handler elapsed time: 7 seconds
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 35 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectComboBox(PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS, "20", 19); // d (PAResourceItoN.NumJobsChooser_NUMBER_OF_JOBS)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog9)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Tue Dec 19 11:21:42 2023] Launched impl_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log 
// 'a' command handler elapsed time: 4 seconds
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 49 seconds
selectCodeEditor("io.xdc", 734, 194); // ad (io.xdc)
selectCodeEditor("io.xdc", 867, 222); // ad (io.xdc)
selectCodeEditor("io.xdc", 406, 339); // ad (io.xdc)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd)]", 3, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// TclEventType: RSB_OPEN_DIAGRAM
// Tcl Message: open_bd_design {/home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/sources_1/bd/riscv/riscv.bd} 
dismissDialog("Open Block Design"); // bq (Open Block Design Progress)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 100 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_intf_pins /RocketChip/MEM_AXI4]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /RocketChip]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "unselect_objects"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// Elapsed time: 15 seconds
runTclCommand (PAResourceOtoP.PAViews_SYSTEM, "select_objects [get_bd_cells /RocketChip]"); // fS (PAResourceOtoP.PAViews_SYSTEM, PlanAheadTabSystem)
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 87 seconds
selectRadioButton(PAResourceCommand.PACommandNames_RUN_BITGEN, "Generate Bitstream"); // a (PAResourceCommand.PACommandNames_RUN_BITGEN)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_RUN_BITGEN
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// 'cu' command handler elapsed time: 7 seconds
dismissDialog("Launch Runs"); // cx (dialog11)
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// Tcl Message: launch_runs impl_1 -to_step write_bitstream -jobs 20 
// Tcl Message: [Tue Dec 19 11:26:14 2023] Launched impl_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log 
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_FAILED
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 31 seconds
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_LOG_WINDOW
dismissDialog("Bitstream Generation Failed"); // Q.a (dialog12)
// Elapsed time: 25 seconds
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectButton(PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, "Messages_cleanUpMessages"); // B (PAResourceItoN.MsgView_CLEAR_MESSAGES_RESULTING_FROM_USER_EXECUTED, Messages_cleanUpMessages)
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "[, Implementation, Write Bitstream, DRC, Pin Planning, [DRC UCIO-1] Unconstrained Logical Port: 9 out of 85 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: IO_out_led_8bits_tri_o[7:0], and reset.. ]", 8, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
// Elapsed time: 22 seconds
selectTree(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, (String) null, 7, false); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
messagesViewCrossProbe(PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE, "port;-;IO_out_led_8bits_tri_o;-;;-;10;-;"); // u.d (PAResourceItoN.MsgTreePanel_MESSAGE_VIEW_TREE)
selectButton("OptionPane.button", "Yes"); // JButton (OptionPane.button)
// Tcl Message: open_run impl_1 
// HMemoryUtils.trashcanNow. Engine heap size: 5,952 MB. GUI used memory: 163 MB. Current time: 12/19/23, 11:27:50 AM GMT
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_CNS_STALE
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: POWER_REPORT_STALE
// TclEventType: SDC_CONSTRAINT_ADD
// TclEventType: FLOORPLAN_MODIFY
// TclEventType: DESIGN_NEW
// HMemoryUtils.trashcanNow. Engine heap size: 6,572 MB. GUI used memory: 158 MB. Current time: 12/19/23, 11:27:54 AM GMT
// [Engine Memory]: 6,572 MB (+792320kb) [00:36:46]
// TclEventType: DESIGN_NEW
// DeviceView Instantiated
// TclEventType: CURR_DESIGN_SET
// Device view-level: 0.0
// RouteApi: Init Delay Mediator Swing Worker Finished
// TclEventType: DRC_ADDED
// Tcl Message: Netlist sorting complete. Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.54 . Memory (MB): peak = 11771.578 ; gain = 0.000 ; free physical = 6573 ; free virtual = 35702 
// Tcl Message: INFO: [Netlist 29-17] Analyzing 4405 Unisim elements for replacement INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds INFO: [Project 1-479] Netlist was created with Vivado 2023.2 INFO: [Project 1-570] Preparing netlist for logic optimization 
// Tcl Message: Read ShapeDB Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 11795.273 ; gain = 11.508 ; free physical = 6389 ; free virtual = 35510 
// Tcl Message: INFO: [Timing 38-478] Restoring timing data from binary archive. INFO: [Timing 38-479] Binary timing data restore complete. INFO: [Project 1-856] Restoring constraints from binary archive. INFO: [Project 1-853] Binary constraint restore complete. INFO: [Designutils 20-5722] Start Reading Physical Databases. 
// Tcl Message: Reading placement. 
// Tcl Message: Read Netlist Cache: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 12496.422 ; gain = 0.000 ; free physical = 5742 ; free virtual = 34864 
// Tcl Message: Reading placer database... 
// Tcl Message: Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12496.422 ; gain = 0.000 ; free physical = 5742 ; free virtual = 34864 Read PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 12531.312 ; gain = 34.891 ; free physical = 5718 ; free virtual = 34839 Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 12531.312 ; gain = 0.000 ; free physical = 5718 ; free virtual = 34839 
// Tcl Message: Reading routing. 
// Tcl Message: Read RouteStorage: Time (s): cpu = 00:00:00.6 ; elapsed = 00:00:00.6 . Memory (MB): peak = 12550.312 ; gain = 19.000 ; free physical = 5705 ; free virtual = 34826 Read Physdb Files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12550.312 ; gain = 53.891 ; free physical = 5705 ; free virtual = 34826 
// Tcl Message: Restored from archive | CPU: 1.950000 secs | Memory: 76.342720 MB | 
// Tcl Message: Finished XDEF File Restore: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 12550.312 ; gain = 53.891 ; free physical = 5705 ; free virtual = 34826 Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 12550.312 ; gain = 0.000 ; free physical = 5703 ; free virtual = 34826 
// Tcl Message: INFO: [Project 1-111] Unisim Transformation Summary:   A total of 1093 instances were transformed.   IOBUF => IOBUF (IBUF, OBUFT): 6 instances   IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT(x2), INV, OBUFTDS(x2)): 2 instances   IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 16 instances   OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS(x2)): 1 instance    RAM16X1D => RAM32X1D (RAMD32(x2)): 128 instances   RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 873 instances   RAM32X1D => RAM32X1D (RAMD32(x2)): 44 instances   RAM64M => RAM64M (RAMD64E(x4)): 22 instances   SRLC32E => SRL16E: 1 instance   
// Tcl Message: open_run: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 12676.051 ; gain = 904.473 ; free physical = 5618 ; free virtual = 34754 
// TclEventType: DRC_ADDED
// TclEventType: METHODOLOGY_ADDED
// TclEventType: POWER_UPDATED
// [Engine Memory]: 6,963 MB (+64725kb) [00:36:48]
// TclEventType: HFED_INIT_ROUTE_STORAGE_COMPLETED
// RouteApi::loadEngineXgdAndInitRouteStorage elapsed time: 2.3s
// [GUI Memory]: 262 MB (+5572kb) [00:36:50]
// [GUI Memory]: 276 MB (+949kb) [00:36:50]
// WARNING: HEventQueue.dispatchEvent() is taking  2847 ms.
// Device view-level: 0.0
// TclEventType: TIMING_SUMMARY_UPDATED
// [GUI Memory]: 299 MB (+9894kb) [00:36:53]
// WARNING: HEventQueue.dispatchEvent() is taking  1847 ms.
// [GUI Memory]: 321 MB (+7126kb) [00:36:53]
// Elapsed time: 18 seconds
dismissDialog("Open Implemented Design"); // bq (Open Implemented Design Progress)
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Methodology Violations"); // aO (dialog13)
// Device view-level: 0.3
// HMemoryUtils.trashcanNow. Engine heap size: 7,220 MB. GUI used memory: 247 MB. Current time: 12/19/23, 11:28:13 AM GMT
// Device view-level: 0.9
// Device view-level: 1.2
// Device view-level: 1.5
// [GUI Memory]: 339 MB (+2802kb) [00:37:06]
// Device view-level: 1.8
// HMemoryUtils.trashcanNow. Engine heap size: 7,221 MB. GUI used memory: 244 MB. Current time: 12/19/23, 11:28:14 AM GMT
// Device view-level: 2.7
// Device view-level: 3.0
// Device view-level: 3.5
// Device view-level: 3.8
// Device view-level: 3.5
// HMemoryUtils.trashcanNow. Engine heap size: 7,224 MB. GUI used memory: 250 MB. Current time: 12/19/23, 11:28:16 AM GMT
// Device view-level: 2.7
// Device view-level: 2.4
// Device view-level: 1.8
// Device view-level: 1.5
// Device view-level: 1.2
// HMemoryUtils.trashcanNow. Engine heap size: 7,224 MB. GUI used memory: 251 MB. Current time: 12/19/23, 11:28:17 AM GMT
// Device view-level: 0.6
// HMemoryUtils.trashcanNow. Engine heap size: 7,225 MB. GUI used memory: 312 MB. Current time: 12/19/23, 11:28:19 AM GMT
// [Engine Memory]: 8,036 MB (+760322kb) [00:37:12]
// Elapsed time: 12 seconds
selectTab((HResource) null, (HResource) null, "Sources", 0); // aa
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v)]", 4, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
// HMemoryUtils.trashcanNow. Engine heap size: 8,036 MB. GUI used memory: 249 MB. Current time: 12/19/23, 11:28:25 AM GMT
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v), riscv_i : riscv (riscv.bd), riscv (riscv.v)]", 4, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
// Elapsed time: 14 seconds
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v)]", 2, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v)]", 2, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Design Sources, riscv_wrapper (riscv_wrapper.v)]", 2, true, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click - Node
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 31, false); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE)
selectTree(PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE, "[root, Constraints, constrs_1, io.xdc]", 31, false, false, false, false, false, true); // E (PAResourceEtoH.FileSetPanel_FILE_SET_PANEL_TREE) - Double Click
// Elapsed time: 11 seconds
selectCodeEditor("io.xdc", 693, 42); // ad (io.xdc)
// Elapsed time: 12 seconds
typeControlKey((HResource) null, "io.xdc", 'c'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
typeControlKey((HResource) null, "io.xdc", 'v'); // ad (io.xdc)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
selectCodeEditor("io.xdc", 555, 262); // ad (io.xdc)
selectCodeEditor("io.xdc", 266, 173); // ad (io.xdc)
// TclEventType: DESIGN_STALE
// TclEventType: FILE_SET_CHANGE
// TclEventType: CURR_DESIGN_SET
selectCodeEditor("io.xdc", 410, 267); // ad (io.xdc)
selectTree(PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, "[, Synthesis, Run Synthesis]", 19, false); // f (PAResourceEtoH.FlowNavigatorTreePanel_FLOW_NAVIGATOR_TREE, Flow Navigator Tree)
// Run Command: PAResourceCommand.PACommandNames_RUN_SYNTHESIS
// TclEventType: RUN_MODIFY
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_RESET
// TclEventType: RUN_MODIFY
// Tcl Message: reset_run synth_1 
// Tcl Message: INFO: [Project 1-1161] Replacing file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.srcs/utils_1/imports/synth_1/riscv_wrapper.dcp with file /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/riscv_wrapper.dcp 
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog14)
// TclEventType: FILE_SET_CHANGE
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs synth_1 -jobs 20 
// Tcl Message: [Tue Dec 19 11:29:29 2023] Launched synth_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/synth_1/runme.log 
// TclEventType: CURR_DESIGN_SET
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// Elapsed time: 21 seconds
selectTab((HResource) null, (HResource) null, "Tcl Console", 0); // aa
selectTab((HResource) null, (HResource) null, "Log", 2); // aa
selectTab((HResource) null, (HResource) null, "Reports", 3); // aa
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aa
selectTab((HResource) null, (HResource) null, "Power", 5); // aa
selectTab((HResource) null, (HResource) null, "Design Runs", 4); // aa
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
// Run Command: PAResourceCommand.PACommandNames_RUN_IMPLEMENTATION
selectButton(RDIResource.BaseDialog_OK, "OK"); // a (RDIResource.BaseDialog_OK)
dismissDialog("Launch Runs"); // f (dialog16)
// TclEventType: FILESET_TARGET_UCF_CHANGE
// TclEventType: DESIGN_STALE
// TclEventType: RUN_LAUNCH
// TclEventType: RUN_MODIFY
// TclEventType: RUN_STATUS_CHANGE
// Tcl Message: launch_runs impl_1 -jobs 20 
// Tcl Message: [Tue Dec 19 11:29:59 2023] Launched impl_1... Run output will be captured here: /home/lic9/prj/HWILCH/HWILCH/ref/vivado-risc-v/workspace/rocket32s2/vivado-nexys-video-riscv/nexys-video-riscv.runs/impl_1/runme.log 
dismissDialog("Starting Design Runs"); // bq (Starting Design Runs Progress)
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// TclEventType: DESIGN_STALE
// TclEventType: RUN_COMPLETED
// TclEventType: RUN_STATUS_CHANGE
// TclEventType: RUN_STEP_COMPLETED
// Elapsed time: 320 seconds
selectButton(RDIResource.BaseDialog_CANCEL, "Cancel"); // a (RDIResource.BaseDialog_CANCEL)
dismissDialog("Implementation Completed"); // Q.a (dialog17)
// HMemoryUtils.trashcanNow. Engine heap size: 7,312 MB. GUI used memory: 230 MB. Current time: 12/19/23, 11:58:26 AM GMT
