<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>DCM_ctrl</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>aresetn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ARESETN.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>aclk</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.ACLK.ASSOCIATED_BUSIF">DCM_IO:DCM_reg_if</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DCM_IO</spirit:name>
      <spirit:busType spirit:vendor="Mindway" spirit:library="user" spirit:name="DCM_IOs" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="Mindway" spirit:library="user" spirit:name="DCM_IOs_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>in1</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_in1</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>in2</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_in2</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pwm</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>port_pwm</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>DCM_reg_if</spirit:name>
      <spirit:busType spirit:vendor="mindway" spirit:library="user" spirit:name="DCM_reg_if" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="mindway" spirit:library="user" spirit:name="DCM_reg_if_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pwm_val</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_val</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>pwm_frq</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>pwm_frq</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>dir</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>run</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>run</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>brake</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>brake</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>status</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>status</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vld_in</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vld_in</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>vld_out</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>vld_out</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>clk200</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>clk200</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK200.ASSOCIATED_RESET">aresetn</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.CLK200.ASSOCIATED_BUSIF"/>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>DCM_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4824b682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>DCM_ctrl</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>4824b682</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>ac510c0e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>DCM_ctrl_TB</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dd94c498</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>clk200</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_val</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">7</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>pwm_frq</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">6</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">20</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>dir</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>run</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>brake</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>status</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic_vector</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vld_in</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>vld_out</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
          <spirit:driver>
            <spirit:defaultValue spirit:format="long">0</spirit:defaultValue>
          </spirit:driver>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_pwm</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_in1</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>port_in2</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>PRESENT</spirit:name>
        <spirit:displayName>Present</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.PRESENT" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>DCM_ctrl_fake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>DCM_ctrl_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>DCM_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_387b3988</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>DCM_ctrl_fake.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>DCM_ctrl_real.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>DCM_ctrl.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/DCM_ctrl_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ac510c0e</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../../sim_1/new/DCM_ctrl_tester.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../sim_1/new/DCM_ctrl_TB.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>../../../DCM_ctrl_TB_behav.wcfg</spirit:name>
        <spirit:fileType>unknown</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>DCM_ctrl_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>PRESENT</spirit:name>
      <spirit:displayName>Present</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.PRESENT" spirit:minimum="0" spirit:maximum="1" spirit:rangeType="long">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">DCM_ctrl_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>DCM_ctrl_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2021-02-01T15:27:57Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fce81b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@498ac97e_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1634c43c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@50d18075_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79d3e5ab_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@95b8831_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71a1b32b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4aeeb2d6_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4f1416_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a2c7abf_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71d1f788_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad55b3b_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c572c70_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d1b6bc4_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@762cea42_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b3b8f07_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66b8a826_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a0a41c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7b7fb103_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75ea56c6_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f37d774_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42adf9e3_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19706d05_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40b077ef_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33550571_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444fdd3c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10428214_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d8885b0_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1401156c_ARCHIVE_LOCATION">d:/mw/rtt/vvd/s/s_0/repo/dcm_ctrl/dcm_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@444864b6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c5c7851_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75d8d77_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19b741cd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@301f76eb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60a0a0fc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25885a4b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6009169c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16224e21_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da520a5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b5fc9e5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d479069_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2db5a470_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b1d939e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e1d9cc4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2066c243_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfda018_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69c8df7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@680d7259_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@25e45554_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@253248df_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b43c520_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@384e86cb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3622449d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1301638d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@542de223_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64ab988b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1adae530_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@413dfda6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d226c07_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b89982_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14e0ee78_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@383b034_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@725f05f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17734ae9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40649c8f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@596a25c3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d1da2ca_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47b612d3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28bc6725_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b07b6d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a92f585_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_1/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66e7f058_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fed305e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70b0ab30_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5589b936_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1407a429_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b06b57c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56832616_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d38b12f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6f796a90_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@40708080_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1edf2f7b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f150e90_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a934250_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2408aa5_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2740b2b9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac2da8b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f9fdc55_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b45f9be_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3191dec4_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7be6db50_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2aa1ff3e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235c0110_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43d6dfbf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47dfb318_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cdcd4e1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@113e40dd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@92c1534_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7157765c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e62504e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_2/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2585976d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7881d52c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@674adc0a_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c4652df_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6083bee2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73b5c854_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c34462f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@748e02a2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18d848e0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656883d_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66c94144_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4168684c_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29659908_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36010f03_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6398eb86_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8f6b4e_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@438bcbf2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6fb694a9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ccb818_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6670b156_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61edeba2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bc3bc52_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ca0944f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22342bcb_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e130e52_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b3df58f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@28273079_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22269e77_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1327b302_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a4b3e62_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b6febef_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32ea644f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@169e5bd2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@eb41d46_ARCHIVE_LOCATION">d:/MW/RTT/VVD/ZED/P0/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6aeefddc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59e82ce1_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1076e9d3_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c8f28bf_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@35432bc_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76e9e0e7_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@589b63ac_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49b62e2_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a0cc2ad_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79985aa6_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d9f60da_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba6e2ae_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@339b3152_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@789a16bd_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65703896_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@133f99f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@436ed65b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@53a1ac51_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@625933e0_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10c60e1f_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ac09925_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65d40b1b_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@666c04b9_ARCHIVE_LOCATION">d:/MW/RTT/VVD/S/S_3/repo/DCM_ctrl/DCM_ctrl.srcs/sources_1/new</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="fbc89095"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="fdd3b88e"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="bb3e2458"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="63009ab2"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="9e45effa"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
