#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:07 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Dec  2 23:15:04 2021
# Process ID: 126336
# Current directory: /misc/scratch/zwei1/raw_data
# Command line: vivado -mode batch -source /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/run_tcl.tcl
# Log file: /misc/scratch/zwei1/raw_data/vivado.log
# Journal file: /misc/scratch/zwei1/raw_data/vivado.jou
#-----------------------------------------------------------
source /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v
# synth_design -part xc7z020clg484-3 -top addr_fifo
Command: synth_design -part xc7z020clg484-3 -top addr_fifo
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 129927 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1395.953 ; gain = 87.996 ; free physical = 313377 ; free virtual = 348070
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'addr_fifo' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:187]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:261]
	Parameter DATA_WIDTH bound to: 4'b0111 
	Parameter ADDR_WIDTH bound to: 4'b0100 
INFO: [Synth 8-256] done synthesizing module 'dual_port_ram' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:261]
INFO: [Synth 8-256] done synthesizing module 'addr_fifo' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:187]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr1[2]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[3]
WARNING: [Synth 8-3331] design dual_port_ram has unconnected port addr2[2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.500 ; gain = 129.543 ; free physical = 313357 ; free virtual = 348071
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1437.500 ; gain = 129.543 ; free physical = 313342 ; free virtual = 348065
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1445.496 ; gain = 137.539 ; free physical = 313341 ; free virtual = 348063
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:210]
WARNING: [Synth 8-6014] Unused sequential element wr_pointer_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:219]
WARNING: [Synth 8-6014] Unused sequential element rd_pointer_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:226]
WARNING: [Synth 8-6014] Unused sequential element status_cnt_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:210]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1453.500 ; gain = 145.543 ; free physical = 313330 ; free virtual = 348061
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---RAMs : 
	               28 Bit         RAMs := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module addr_fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dual_port_ram 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 2     
+---RAMs : 
	               28 Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element status_cnt_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:210]
WARNING: [Synth 8-6014] Unused sequential element wr_pointer_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:219]
WARNING: [Synth 8-6014] Unused sequential element rd_pointer_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:226]
WARNING: [Synth 8-6014] Unused sequential element ram_addr/out2_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo.v:301]
INFO: [Synth 8-3971] The signal ram_addr/ram_reg was recognized as a true dual port RAM template.
WARNING: [Synth 8-3332] Sequential element (wr_pointer_reg[3]) is unused and will be removed from module addr_fifo.
WARNING: [Synth 8-3332] Sequential element (wr_pointer_reg[2]) is unused and will be removed from module addr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pointer_reg[3]) is unused and will be removed from module addr_fifo.
WARNING: [Synth 8-3332] Sequential element (rd_pointer_reg[2]) is unused and will be removed from module addr_fifo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313597 ; free virtual = 348314
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram: | ram_reg    | 4 x 7(NO_CHANGE)       | W | R | 4 x 7(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 1 RAM instances of RAM ram_addr/ram_reg to conserve power

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313594 ; free virtual = 348311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name    | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dual_port_ram: | ram_reg    | 4 x 7(NO_CHANGE)       | W | R | 4 x 7(NO_CHANGE)       | W | R | Port A and B     | 1      | 0      | 
+---------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:01:00 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313593 ; free virtual = 348309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313590 ; free virtual = 348307
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313590 ; free virtual = 348307
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313590 ; free virtual = 348307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313589 ; free virtual = 348306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313589 ; free virtual = 348306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313589 ; free virtual = 348306
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     3|
|3     |LUT2     |     3|
|4     |LUT4     |     2|
|5     |LUT5     |     2|
|6     |LUT6     |     4|
|7     |RAMB18E1 |     1|
|8     |FDRE     |     9|
|9     |IBUF     |    10|
|10    |OBUF     |     9|
+------+---------+------+

Report Instance Areas: 
+------+-----------+--------------+------+
|      |Instance   |Module        |Cells |
+------+-----------+--------------+------+
|1     |top        |              |    44|
|2     |  ram_addr |dual_port_ram |     1|
+------+-----------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313590 ; free virtual = 348306
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 15 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313591 ; free virtual = 348308
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:01:01 . Memory (MB): peak = 1595.496 ; gain = 287.539 ; free physical = 313598 ; free virtual = 348315
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 1735.656 ; gain = 453.520 ; free physical = 313515 ; free virtual = 348232
# write_checkpoint -force $outputDir/post_synth
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 2143.180 ; gain = 383.504 ; free physical = 311330 ; free virtual = 346048
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/post_synth_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2365.602 ; gain = 0.008 ; free physical = 311298 ; free virtual = 345990

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19469b7a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311297 ; free virtual = 345989
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19469b7a0

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311297 ; free virtual = 345988
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 14235e488

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311297 ; free virtual = 345988
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 14235e488

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311297 ; free virtual = 345988
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14235e488

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311296 ; free virtual = 345988
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311296 ; free virtual = 345988
Ending Logic Optimization Task | Checksum: 14235e488

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2365.602 ; gain = 0.000 ; free physical = 311296 ; free virtual = 345988

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.000 | TNS=0.000 |
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 13ab7abcc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311336 ; free virtual = 346028
Ending Power Optimization Task | Checksum: 13ab7abcc

Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2532.703 ; gain = 167.102 ; free physical = 311349 ; free virtual = 346040
INFO: [Common 17-83] Releasing license: Implementation
20 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2532.703 ; gain = 167.109 ; free physical = 311349 ; free virtual = 346040
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311514 ; free virtual = 346206
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f36b6a97

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311514 ; free virtual = 346206
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311511 ; free virtual = 346203

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eccdd2b4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311364 ; free virtual = 346057

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1006899e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311359 ; free virtual = 346052

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1006899e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311359 ; free virtual = 346052
Phase 1 Placer Initialization | Checksum: 1006899e6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311359 ; free virtual = 346051

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 13dbc6be9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311271 ; free virtual = 345963

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 13dbc6be9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311269 ; free virtual = 345962

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1964b06c0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311261 ; free virtual = 345954

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1fbe70248

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311260 ; free virtual = 345952

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1fbe70248

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311259 ; free virtual = 345951

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311232 ; free virtual = 345925

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311232 ; free virtual = 345925

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311232 ; free virtual = 345925
Phase 3 Detail Placement | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311232 ; free virtual = 345925

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311233 ; free virtual = 345925

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311233 ; free virtual = 345926

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16f075a2c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311233 ; free virtual = 345926

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: cba4df08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311235 ; free virtual = 345927
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cba4df08

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311235 ; free virtual = 345927
Ending Placer Task | Checksum: b82e251a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311249 ; free virtual = 345942
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 311227 ; free virtual = 345921
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 72a0f793 ConstDB: 0 ShapeSum: 458d2d87 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1f3a9e6a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309637 ; free virtual = 344330
Post Restoration Checksum: NetGraph: fc1fb44b NumContArr: f78a325e Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1f3a9e6a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309600 ; free virtual = 344293

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1f3a9e6a9

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309600 ; free virtual = 344293
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 126be7820

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309568 ; free virtual = 344261

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1044fdce3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309551 ; free virtual = 344244

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1afc47da1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309548 ; free virtual = 344241
Phase 4 Rip-up And Reroute | Checksum: 1afc47da1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309548 ; free virtual = 344241

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1afc47da1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309548 ; free virtual = 344241

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 1afc47da1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309548 ; free virtual = 344241
Phase 6 Post Hold Fix | Checksum: 1afc47da1

Time (s): cpu = 00:00:19 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309548 ; free virtual = 344241

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00600601 %
  Global Horizontal Routing Utilization  = 0.00921231 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 15.3153%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 8.82353%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 11.7647%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1afc47da1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309544 ; free virtual = 344237

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1afc47da1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309542 ; free virtual = 344235

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 10022d253

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309542 ; free virtual = 344235
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309574 ; free virtual = 344267

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309574 ; free virtual = 344267
# write_checkpoint -force $outputDir/post_route
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 309581 ; free virtual = 344275
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_power.rpt
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2532.703 ; gain = 0.000 ; free physical = 308907 ; free virtual = 343600
# repport_drc -file $outputDir/post_imp_drc.rpt
invalid command name "repport_drc"
    while executing
"repport_drc -file $outputDir/post_imp_drc.rpt"
    (file "/misc/scratch/zwei1/reports/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/addr_fifo/run_tcl.tcl" line 22)
INFO: [Common 17-206] Exiting Vivado at Thu Dec  2 23:17:37 2021...
