// Seed: 34152967
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2
);
  input id_2;
  input id_1;
  assign id_2 = 1;
  type_5(
      id_1, id_3, (id_1)
  );
  assign id_2 = id_3;
  logic id_4;
endmodule
