VPR FPGA Placement and Routing.
Version: 8.1.0-dev+unkown
Revision: unkown
Compiled: 2025-02-16T14:22:44
Compiler: GNU 11.4.0 on Linux-6.8.0-47-generic x86_64
Build Info: release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/usb_phy.blif --route_chan_width 250

Using up to 1 parallel worker(s)

Architecture file: /home/xiaokewan/Software/vtr-verilog-to-routing-master/vtr_flow/arch/titan/stratix10_arch.timing.xml
Circuit name: usb_phy

# Loading Architecture Description
Warning 1: Model 'fourteennm_fp_mac.opmode{sp_mult_add}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 2: Model 'fourteennm_fp_mac.opmode{sp_vector1}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'fourteennm_fp_mac.opmode{sp_vector2}.input_type{comb}.output_type{comb}' output port 'dftout' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
# Loading Architecture Description took 0.40 seconds (max_rss 47.2 MiB, delta_rss +31.5 MiB)

Timing analysis: ON
Circuit netlist file: usb_phy.net
Circuit placement file: usb_phy.place
Circuit routing file: usb_phy.route
Circuit SDC file: usb_phy.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 250
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 250
RouterOpts.check_route: FULL
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: NETLIST
AnalysisOpts.post_synth_netlist_unconn_input_handling: UNCONNECTED
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 4: MLAB[0].control_in[0] unconnected pin in architecture.
Warning 5: MLAB[0].control_in[1] unconnected pin in architecture.
Warning 6: MLAB[0].control_in[2] unconnected pin in architecture.
Warning 7: MLAB[0].control_in[3] unconnected pin in architecture.
Warning 8: MLAB[0].control_in[4] unconnected pin in architecture.
Warning 9: MLAB[0].cin[0] unconnected pin in architecture.
Warning 10: MLAB[0].cout[0] unconnected pin in architecture.
# Building complex block graph took 1.79 seconds (max_rss 336.2 MiB, delta_rss +288.9 MiB)
Circuit file: /media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/usb_phy.blif
# Load circuit
Found constant-one generator 'po018'
# Load circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 37 LUT buffers
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 98
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 98
Swept block(s)      : 0
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 325
    .input :     113
    .output:     111
    0-LUT  :       1
    6-LUT  :     100
  Nets  : 214
    Avg Fanout:     2.5
    Max Fanout:    31.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 753
  Timing Graph Edges: 967
  Timing Graph Levels: 6
# Build Timing Graph took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file 'usb_phy.sdc' not found
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Packing
Warning 11: Block type 'DSP' grid location specification startx (20 = 20) falls outside device horizontal range [0,9]
Begin packing '/media/xiaokewan/TOSHIBA/Code_phd/mockturtle/experiments/benchmarks/blif_folder/usb_phy.blif'.

After removing unused inputs...
	total blocks: 325, total nets: 214, total inputs: 113, total outputs: 111
Begin prepacking.

There is one chain in this architecture called "LAB_carry_chain" with the following starting points:
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]
	LAB[0]/alm[0]/comb_block[0]/lut[0]/lcell_comb[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 7.12e-10
âœ… Final Pin Utilization: io:1.00,1.00 LAB:0.80,1.00
Packing with pin utilization targets: iolane:1,1 LAB:0.8,1 LABMLAB:1,1 PLL_OCT_CLK_CTRL:1,1 DSP:1,1 M20K:1,1
Packing with high fanout thresholds: iolane:128 LAB:32 LABMLAB:128 PLL_OCT_CLK_CTRL:128 DSP:128 M20K:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    13/325       4%                            2     4 x 3     
    26/325       8%                            3     5 x 4     
    39/325      12%                            4     5 x 4     
    52/325      16%                            6     7 x 5     
    65/325      20%                            7     7 x 5     
    78/325      24%                            8     7 x 5     
    91/325      28%                           10     8 x 6     
   104/325      32%                           15     8 x 6     
   117/325      36%                           28     9 x 7     
   130/325      40%                           41    15 x 11    
   143/325      44%                           54    36 x 27    
   156/325      48%                           67    39 x 29    
   169/325      52%                           80    44 x 33    
   182/325      56%                           93    50 x 37    
   195/325      60%                          106    52 x 39    
   208/325      64%                          119    58 x 43    
   221/325      68%                          132    61 x 45    
   234/325      72%                          145    66 x 49    
   247/325      76%                          158    90 x 67    
   260/325      80%                          171    93 x 69    
   273/325      84%                          184    98 x 73    
   286/325      88%                          197   104 x 77    
   299/325      92%                          210   106 x 79    
   312/325      96%                          223   112 x 83    
   325/325     100%                          236   115 x 85    

Logic Element (alm) detailed count:
  Total number of Logic Elements used : 101
  LEs used for logic and registers    : 0
  LEs used for logic only             : 101
  LEs used for registers only         : 0

Incr Slack updates 1 in 8.326e-06 sec
Full Max Req/Worst Slack updates 1 in 4.178e-06 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 1.8905e-05 sec
FPGA sized to 115 x 85 (auto)
Device Utilization: 0.01 (target 1.00)
	Block Utilization: 0.00 Type: LAB
	Block Utilization: 1.00 Type: io_cell

Start the iterative improvement process
the iterative improvement process is done
Final Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         13                                     15                      7.76923   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        224                               0.495536                     0.504464   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 214 nets, 214 nets not absorbed.

Netlist conversion complete.

# Packing took 0.80 seconds (max_rss 336.2 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'usb_phy.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.035299 seconds).
Warning 12: Treated 1 constant nets as global which will not be routed (to see net names increase packer verbosity).
# Load packing took 0.04 seconds (max_rss 367.0 MiB, delta_rss +30.9 MiB)
Warning 13: Netlist contains 1 global net to non-global architecture pin connections
Warning 14: Logic block #12 (po018) has only 1 output pin 'po018.data_out[0]'. It may be a constant generator.
Cluster level netlist and block usage statistics
Netlist num_nets: 214
Netlist num_blocks: 237
Netlist EMPTY blocks: 0.
Netlist PLL blocks: 0.
Netlist clock_gate blocks: 0.
Netlist clock_div blocks: 0.
Netlist LAB blocks: 13.
Netlist MLAB blocks: 0.
Netlist OCT blocks: 0.
Netlist io_cell blocks: 224.
Netlist DSP blocks: 0.
Netlist M20K blocks: 0.
Netlist inputs pins: 113
Netlist output pins: 111

Pb types usage...
  LAB             : 13
   alm            : 101
    comb_block    : 101
     lut          : 101
      lut6        : 101
       lut        : 101
  io_cell         : 224
   pad            : 224
    inpad         : 113
    outpad        : 111

# Create Device
## Build Device Grid
FPGA sized to 115 x 85: 9775 grid tiles (auto)

Resource usage...
	Netlist
		0	blocks of type: PLL
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_gate
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		0	blocks of type: clock_div
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		13	blocks of type: LAB
	Architecture
		6073	blocks of type: LAB
		1834	blocks of type: LABMLAB
	Netlist
		0	blocks of type: MLAB
	Architecture
		1834	blocks of type: LABMLAB
	Netlist
		0	blocks of type: OCT
	Architecture
		16	blocks of type: PLL_OCT_CLK_CTRL
	Netlist
		224	blocks of type: io_cell
	Architecture
		224	blocks of type: iolane
	Netlist
		0	blocks of type: DSP
	Architecture
		410	blocks of type: DSP
	Netlist
		0	blocks of type: M20K
	Architecture
		902	blocks of type: M20K

Device Utilization: 0.01 (target 1.00)
	Physical Tile iolane:
	Block Utilization: 1.00 Logical Block: io_cell
	Physical Tile LAB:
	Block Utilization: 0.00 Logical Block: LAB
	Physical Tile LABMLAB:
	Block Utilization: 0.00 Logical Block: MLAB
	Block Utilization: 0.01 Logical Block: LAB
	Physical Tile PLL_OCT_CLK_CTRL:
	Block Utilization: 0.00 Logical Block: OCT
	Block Utilization: 0.00 Logical Block: clock_gate
	Block Utilization: 0.00 Logical Block: clock_div
	Block Utilization: 0.00 Logical Block: PLL
	Physical Tile DSP:
	Block Utilization: 0.00 Logical Block: DSP
	Physical Tile M20K:
	Block Utilization: 0.00 Logical Block: M20K

FPGA size limited by block type(s): io_cell

## Build Device Grid took 0.05 seconds (max_rss 367.4 MiB, delta_rss +0.0 MiB)
## Build routing resource graph
SOURCE->OPIN and IPIN->SINK edge count:1224951
OPIN->CHANX/CHANY edge count before creating direct connections: 6989128
OPIN->CHANX/CHANY edge count after creating direct connections: 7796363
CHAN->CHAN type edge count:17033654
Warning 15: Node: 1648559 with RR_type: CHANX  at Location:CHANX:1648559 H4 length:1 (113,0,0)-> (113,0,0), had no out-going switches
Warning 16: in check_rr_graph: fringe node 1648559 CHANX at (113,0) has no fanin.
	 This is possible on a fringe node based on low Fc_out, N, and certain lengths.
## Build ## Computing src/opin lookahead took 0.00 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 552.94 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 10.05 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up toonds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 552.94 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
## Computing delta delays took 10.05 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 10.09 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Initial placement iteration 0 has finished successfully
## Initial Placement took 0.00 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)

There are 305 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 11638

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 66.7972 td_cost: 1.47275e-07
Initial placement estimated Critical Path Delay (CPD): 3.786 ns
Initial placement estimated setup Total Negative Slack (sTNS): -230.642 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -3.786 ns

Initial placement estimated setup slack histogram:
[ -3.8e-09: -3.4e-09)  8 (  7.3%) |****************
[ -3.4e-09:   -3e-09) 14 ( 12.7%) |****************************
[   -3e-09: -2.7e-09) 24 ( 21.8%) |************************************************
[ -2.7e-09: -2.3e-09) 17 ( 15.5%) |**********************************
[ -2.3e-09: -1.9e-09) 10 (  9.1%) |********************
[ -1.9e-09: -1.5e-09)  3 (  2.7%) |******
[ -1.5e-09: -1.1e-09)  4 (  3.6%) |********
[ -1.1e-09: -7.6e-10) 12 ( 10.9%) |************************
[ -7.6e-10: -3.8e-10)  7 (  6.4%) |**************
[ -3.8e-10:        0) 11 ( 10.0%) |**********************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 733
Warning 17: Starting t: 95 of 237 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp   2    0.0 7.2e-04   0.935      39.43 8.9749e-08   3.025       -180   -3.025   0.318  0.0348  108.9     1.31      1466  0.950
   3    0.0 6.9e-04   0.909      34.73 5.8201e-08   2.956       -175   -2.956   0.299  0.0511   95.6     2.14      2199  0.950
   4    0.0 6.5e-04   0.917      30.22 2.9216e-08   3.272       -167   -3.272   0.252  0.0422   82.1     2.97      2932  0.950
   5    0.0 6.2e-04   0.931      28.77 2.5139e-08   2.901       -161   -2.901   0.254  0.0403   66.7     3.93      3665  0.950
   6    0.0 5.9e-04   0.865      27.60 1.728e-08    3.037       -164   -3.037   0.258  0.0661   54.3     4.70      4398  0.950
   7    0.0 5.6e-04   0.863      25.97 1.1807e-08   2.948       -155   -2.948   0.233  0.0550   44.4     5.31      5131  0.950
   8    0.0 5.3e-04   0.869      25.23 1.191e-08    2.711       -154   -2.711   0.207  0.0575   35.2     5.88      5864  0.950
   9    0.0 5.0e-04   0.894      24.41 8.254e-09    2.791       -148   -2.791   0.222  0.0582   27.0     6.39      6597  0.950
  10    0.0 4.8e-04   0.862      23.24 6.6013e-09   2.846       -150   -2.846   0.210  0.0786   21.1     6.75      7330  0.950
  11    0.0 4.6e-04   0.929      22.94 1.2397e-08   2.443       -144   -2.443   0.160  0.0345   16.3     7.05      8063  0.950
  12    0.0 4.3e-04   0.937      22.30 6.6376e-09   2.671       -141   -2.671   0.146  0.0235   11.7     7.34      8796  0.950
  13    0.0 4.1e-04   0.915      22.23 6.8108e-09   2.561       -141   -2.561   0.150  0.0554    8.3     7.55      9529  0.950
  14    0.0 3.9e-04   0.927      22.45 5.2245e-09   2.764       -145   -2.764   0.175  0.0523    5.9     7.70     10262  0.950
  15    0.0 3.7e-04   0.921      22.42 9.6608e-09   2.532       -143   -2.532   0.157  0.0453    4.3     7.79     10995  0.950
  16    0.0 3.5e-04   0.871      22.27 6.5569e-09   3.003       -153   -3.003   0.191  0.0674    3.1     7.87     11728  0.950
  17    0.0 3.3e-04   0.884      22.43 1.0755e-08   2.565       -143   -2.565   0.221  0.0733    2.3     7.92     12461  0.950
  18    0.0 3.2e-04   0.914      21.86 1.1046e-08   2.497       -137   -2.497   0.203  0.0551    1.8     7.95     13194  0.950
  19    0.0 3.0e-04   0.856      21.83 7.223e-09    2.777       -142   -2.777   0.213  0.0656    1.4     7.98     13927  0.950
  20    0.0 2.9e-04   0.825      22.22 3.3534e-09   2.876       -138   -2.876   0.199  0.0705    1.1     8.00     14660  0.950
  21    0.0 2.7e-04   0.816      21.48 5.7578e-09   2.733       -143   -2.733   0.229  0.0636    1.0     8.00     15393  0.950
  22    0.0 2.6e-04   0.880      21.21 4.3851e-09   2.876       -135   -2.876   0.202  0.0727    1.0     8.00     16126  0.950
  23    0.0 2.5e-04   0.916      20.79 4.037e-09    2.952       -140   -2.952   0.191  0.0684    1.0     8.00     16859  0.950
  24    0.0 2.3e-04   0.871      20.32 6.3823e-09   2.561       -137   -2.561   0.192  0.0560    1.0     8.00     17592  0.950
  25    0.0 2.2e-04   0.808      20.50 3.77e-09     2.769       -132   -2.769   0.184  0.0812    1.0     8.00     18325  0.950
  26    0.0 2.1e-04   0.897      20.68 4.1704e-09   2.777       -136   -2.777   0.187  0.0596    1.0     8.00     19058  0.950
  27    0.0 2.0e-04   0.793      20.96 3.9925e-09   2.975       -143   -2.975   0.164  0.0817    1.0     8.00     19791  0.950
  28    0.0 1.9e-04   0.874      20.55 9.7375e-09   2.428       -138   -2.428   0.151  0.0624    1.0     8.00     20524  0.950
  29    0.0 1.8e-04   0.841      20.47 2.6774e-09   2.828       -130   -2.828   0.165  0.0609    1.0     8.00     21257  0.950
  30    0.0 1.7e-04   0.889      20.40 8.9191e-09   2.466       -138   -2.466   0.156  0.0557    1.0     8.00     21990  0.950
  31    0.0 1.6e-04   0.841      20.18 4.514e-09    2.750       -130   -2.750   0.181  0.0755    1.0     8.00     22723  0.950
  32    0.0 1.6e-04   0.906      20.26 7.9865e-09   2.418       -132   -2.418   0.141  0.0533    1.0     8.00     23456  0.950
  33    0.0 1.2e-04   0.854      20.73 5.4631e-09   2.763       -136   -2.763   0.156  0.0795    1.0     8.00     24189  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=21.0136, TD costs=1.20941e-08, CPD=  2.469 (ns) 
  34    0.0 1.2e-04   0.864      20.80 8.9127e-09   2.469       -134   -2.469   0.115  0.0599    1.0     8.00     24922  0.950
  35    0.0 9.4e-05   0.826      20.45 5.4537e-09   2.714       -136   -2.714   0.083  0.0530    1.0     8.00     25655  0.800
  36    0.0 7.5e-05   0.802      20.75 4.6547e-09   2.777       -134   -2.777   0.082  0.0608    1.0     8.00     26388  0.800
  37    0.0 6.0e-05   0.877      21.06 3.2768e-09   3.039       -143   -3.039   0.100  0.0565    1.0     8.00     27121  0.800
  38    0.0 4.8e-05   0.812      20.80 5.2013e-09   2.678       -131   -2.678   0.086  0.0870    1.0     8.00     27854  0.800
  39    0.0 3.9e-05   0.850      21.12 3.7614e-09   2.857       -132   -2.857   0.089  0.0575    1.0     8.00     28587  0.800
  40    0.0 3.1e-05   0.886      21.47 4.0978e-09   3.003       -142   -3.003   0.079  0.0543    1.0     8.00     29320  0.800
  41    0.0 2.5e-05   0.896      21.08 4.5161e-09   3.003       -146   -3.003   0.064  0.0239    1.0     8.00     30053  0.800
  42    0.0 0.0e+00   0.822      21.44 6.3324e-09   2.678       -140   -2.678   0.068  0.0540    1.0     8.00     30786  0.800
## Placement Quench took 0.00 seconds (max_rss 1125.0 MiB)
post-quench CPD = 3.102 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 3452

Completed placement consistency check successfully.

Swaps called: 31023

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.469 ns, Fmax: 405.022 MHz
Placement estimated setup Worst Ne## Placement Quench took 0.00 seconds (max_rss 1125.0 MiB)
post-quench CPD = 3.102 (ns) 

Checkpoint restored

BB estimate of min-dist (placement) wire length: 3452

Completed placement consistency check successfully.

Swaps called: 31023

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 2.469 ns, Fmax: 405.022 MHz
Placement estimated setup Worst Negative Slack (sWNS): -2.469 ns
Placement estimated setup Total Negative Slack (sTNS): -133.864 ns

Placement estimated setup slack histogram:
[ -2.5e-09: -2.2e-09) 16 ( 14.5%) |***********************
[ -2.2e-09:   -2e-09) 11 ( 10.0%) |****************
[   -2e-09: -1.7e-09) 14 ( 12.7%) |********************
[ -1.7e-09: -1.5e-09) 19 ( 17.3%) |***************************
[ -1.5e-09: -1.2e-09)  7 (  6.4%) |**********
[ -1.2e-09: -9.9e-10)  4 (  3.6%) |******
[ -9.9e-10: -7.4e-10)  1 (  0.9%) |*
[ -7.4e-10: -4.9e-10)  1 (  0.9%) |*
[ -4.9e-10: -2.5e-10)  3 (  2.7%) |****
[ -2.5e-10:        0) 34 ( 30.9%) |************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 21.0136, td_cost: 1.20941e-08, 

Placement resource usage:
  LAB     implemented as LAB    : 10
  LAB     implemented as LABMLAB: 3
  io_cell implemented as iolane : 224

Placement number of temperatures: 42
Placement total # of swap attempts: 31023
	Swaps accepted:  5613 (18.1 %)
	Swaps rejected: 18293 (59.0 %)
	Swaps aborted:  7117 (22.9 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
LAB                Uniform                1.17             19.06           75.41          5.52         
                   Median                 1.29             23.94           46.13          29.93        
                   Centroid               1.12             15.90           66.76          17.34        
                   W. Centroid            1.09             15.43           67.95          16.62        
                   W. Median              0.19             3.33            33.33          63.33        
                   Crit. Uniform          3.37             1.53            86.69          11.78        
                   Feasible Region        2.07             1.71            79.75          18.54        

io_cell            Uniform                26.52            20.97           79.03          0.00         
                   Median                 19.10            18.63           45.88          35.49        
                   Centroid               19.04            18.94           44.87          36.19        
                   W. Centroid            20.65            19.59           51.08          29.33        
                   W. Median              2.22             10.45           32.51          57.04        
                   Crit. Uniform          1.35             5.49            94.51          0.00         
                   Feasible Region        0.83             5.47            67.97          26.56        


Placement Quench timing analysis took 0.00038009 seconds (0.000290062 STA, 9.0028e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.021639 seconds (0.0181101 STA, 0.0035289 slack) (45 full updates: 45 setup, 0 ho[      0.1:      0.2)  2 (  0.7%) |*
[      0.2:      0.3) 86 ( 28.1%) |**********************************************
[      0.3:      0.4)  3 (  1.0%) |**
[      0.4:      0.5) 90 ( 29.4%) |************************************************
[      0.5:      0.6)  7 (  2.3%) |****
[      0.6:      0.7) 29 (  9.5%) |***************
[      0.7:      0.8) 21 (  6.9%) |***********
[      0.8:      0.9) 22 (  7.:      0.2)  2 (  0.7%) |*
[      0.2:      0.3) 86 ( 28.1%) |**********************************************
[      0.3:      0.4)  3 (  1.0%) |**
[      0.4:      0.5) 90 ( 29.4%) |************************************************
[      0.5:      0.6)  7 (  2.3%) |****
[      0.6:      0.7) 29 (  9.5%) |***************
[      0.7:      0.8) 21 (  6.9%) |***********
[      0.8:      0.9) 22 (  7.2%) |************
[      0.9:        1) 11 (  3.6%) |******
## Initializing router criticalities took 0.00 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Incr Slack updates 45 in 0.000339116 sec
Full Max Req/Worst Slack updates 30 in 0.000150721 sec
Incr Max Req/Worst Slack updates 15 in 0.000114683 sec
Incr Criticality updates 1 in 1.5098e-05 sec
Full Criticality updates 44 in 0.000612874 sec
   2    0.0     0.5    3   99906     124     201      62 ( 0.003%)    4029 ( 0.1%)    2.918     -167.7     -2.918      0.000      0.000      N/A
   3    0.0     0.6    0   61661      58     108      24 ( 0.001%)    4181 ( 0.1%)    2.918     -172.4     -2.918      0.000      0.000      N/A
   4    0.0     0.8    0   30188      29      47      15 ( 0.001%)    4179 ( 0.1%)    2.918     -172.1     -2.918      0.000      0.000      N/A
   5    0.0     1.1    0   13004      12      22       1 ( 0.000%)    4200 ( 0.1%)    2.918     -172.2     -2.918      0.000      0.000      N/A
   6    0.0     1.4    0    5545       2       2       0 ( 0.000%)    4201 ( 0.1%)    2.918     -172.3     -2.918      0.000      0.000      N/A
Restoring best routing
Critical path: 2.918 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 17 (  5.6%) |****************
[      0.1:      0.2) 19 (  6.2%) |******************
[      0.2:      0.3) 11 (  3.6%) |***********
[      0.3:      0.4) 26 (  8.5%) |*************************
[      0.4:      0.5) 36 ( 11.8%) |***********Restoring best routing
Critical path: 2.918 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 17 (  5.6%) |****************
[      0.1:      0.2) 19 (  6.2%) |******************
[      0.2:      0.3) 11 (  3.6%) |***********
[      0.3:      0.4) 26 (  8.5%) |*************************
[      0.4:      0.5) 36 ( 11.8%) |***********************************
[      0.5:      0.6) 48 ( 15.7%) |**********************************************
[      0.6:      0.7) 50 ( 16.3%) |************************************************
[      0.7:      0.8) 39 ( 12.7%) |*************************************
[      0.8:      0.9) 44 ( 14.4%) |******************************************
[      0.9:        1) 16 (  5.2%) |***************
Router Stats: total_nets_routed: 438 total_connections_routed: 685 total_heap_pushes: 356171 total_heap_pops: 109412 total_internal_heap_pushes: 0 total_internal_heap_pops: 0 total_external_heap_pushes: 356171 total_external_heap_pops: 109412 total_external_SOURCE_pushes: 685 total_external_SOURCE_pops: 626 total_internal_SOURCE_pushes: 0 total_internal_SOURCE_pops: 0 rt_node_SOURCE_pushes: 685 rt_node_SOURCE_high_fanout_pushes: 0 rt_node_SOURCE_entire_tree_pushes: 685 total_external_SINK_pushes: 25472 total_external_SINK_pops: 24252 total_internal_SINK_pushes: 0 total_internal_SINK_pops: 0 rt_node_SINK_pushes: 0 rt_node_SINK_high_fanout_pushes: 0 rt_node_SINK_entire_tree_pushes: 0 total_external_IPIN_pushes: 25791 total_external_IPIN_pops: 25472 total_internal_IPIN_pushes: 0 total_internal_IPIN_pops: 0 rt_node_IPIN_pushes: 0 rt_node_IPIN_high_fanout_pushes: 0 rt_node_IPIN_entire_tree_pushes: 0 total_external_OPIN_pushes: 9746 total_external_OPIN_pops: 7844 total_internal_OPIN_pushes: 0 total_internal_OPIN_pops: 0 rt_node_OPIN_pushes: 247 rt_node_OPIN_high_fanout_pushes: 0 rt_node_OPIN_entire_tree_pushes: 247 total_external_CHANX_pushes: 163306 total_external_CHANX_pops: 29535 total_internal_CHANX_pushes: 0 total_internal_CHANX_pops: 0 rt_node_CHANX_pushes: 778 rt_node_CHANX_high_fanout_pushes: 0 rt_node_CHANX_entire_tree_pushes: 778 total_external_CHANY_pushes: 131171 total_external_CHANY_pops: 21683 total_internal_CHANY_pushes: 0 total_internal_CHANY_pops: 0 rt_node_CHANY_pushes: 1088 rt_node_CHANY_high_fanout_pushes: 0 rt_node_CHANY_entire_tree_pushes: 1088 total_number_of_adding_all_rt: 3686 total_number_of_adding_high_fanout_rt: 0 total_number_of_adding_all_rt_from_calling_high_fanout_rt: 0 
# Routing took 0.22 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.16 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 1011651302
Circuit successfully routed with a channel width factor of 250.
# Synchronize the packed netlist to routing optimization
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 1125.0 MiB, delta_rss +0.0 MiB)
Found 496 mismatches between routing and packing results.
Fixed 189 routing traces due to mismatch between routing and packing results.
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 1125.0 MiB, delta_rss +0.0       PLL          0                                      0                            0   
clock_gate          0                                      0                            0   
 clock_div          0                                      0                            0   
       LAB         13                                     15                      7.76923   
      MLAB          0                                      0                            0   
       OCT          0                                      0                            0   
   io_cell        224                               0.495536                     0.504464   
       DSP          0                                      0                            0   
      M20K          0                                      0                            0   
Absorbed logical nets 0 out of 214 nets, 214 nets not absorbed.


Average number of bends per net: 1.57746  Maximum # of bends: 14

Number of global nets: 1
Number of routed nets (nonglobal): 213
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4201, average net length: 19.7230
	Maximum net length: 291

Wire length results in terms of physical segments...
	Total wiring segmeAbsorbed logical nets 0 out of 214 nets, 214 nets not absorbed.


Average number of bends per net: 1.57746  Maximum # of bends: 14

Number of global nets: 1
Number of routed nets (nonglobal): 213
Wire length results (in units of 1 clb segments)...
	Total wirelength: 4201, average net length: 19.7230
	Maximum net length: 291

Wire length results in terms of physical segments...
	Total wiring segments used: 839, average wire segments per net: 3.93897
	Maximum segments used by a net: 34
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 21

Routing channel utilization histogram:
[        1:      inf)     0 (  0.0%) |
[      0.9:        1)     0 (  0.0%) |
[      0.8:      0.9)     0 (  0.0%) |
[      0.7:      0.8)     0 (  0.0%) |
[      0.5:      0.6)     0 (  0.0%) |
[      0.4:      0.5)     0 (  0.0%) |
[      0.3:      0.4)     0 (  0.0%) |
[      0.2:      0.3)     0 (  0.0%) |
[      0.1:      0.2)     0 (  0.0%) |
[        0:      0.1) 19152 (100.0%) |*********************************************
Maximum routing channel utilization:      0.04 at (24,50)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      250
                         1       0   0.000      250
                         2       0   0.000      250
                         3       0   0.000      250
                         4       0   0.000      250
                         5       0   0.000      250
                         6       0   0.000      250
                         7       0   0.000      250
                         8       0   0.000      250
                         9       0   0.000      250
                        10       0   0.000      250
                        11       0   0.000      250
                        12       0   0.000      250
                        13       0   0.000      250
                        14       3   0.122      250
                        15       1   0.052      250
                        16       2   0.052      250
                        17       2   0.052      250
                        18       3   0.087      250
                        19       1   0.070      250
                        20       3   0.609      250
                        21       2   0.591      250
                        22       3   0.174      250
                        23       3   0.800      250
                        24       4   0.139      250
                        25       0   0.000      250
                        26      10   0.922      250
                        27       3   0.730      250
                        28       5   0.174      250
                        29       0   0.000      250
                        30       3   0.609      250
                        31       1   0.104      250
                        32       7   0.904      250
                        33       3   0.139      250
                        34       4   0.539      250
                        35       1   0.035      250
                        36       1   0.017      250
                        37       0   0.000      250
                        38       0   0.000      250
                        39       0   0.000      250
                        40       0   0.000      250
                        41       0   0.000      250
                        42       0   0.000      250
                        43       0   0.000      250
                        44       1   0.017      250
                        45       0   0.000      250
                        46       1   0.017      250
                                         55       0   0.000      250
                        56       3   0.261      250
                        57       2   0.122      250
                        58       6   1.930      250
                        59       3   0.730      250
                        60       3   1.287      250
                        61       6   0.191      250
                        62       8   0.887      250
                0   0.000      250
                        56       3   0.261      250
                        57       2   0.122      250
                        58       6   1.930      250
                        59       3   0.730      250
                        60       3   1.287      250
                        61       6   0.191      250
                        62       8   0.887      250
                        63       5   0.243      250
                        64       8   0.278      250
                        65       0   0.000      250
                        66       3   0.174      250
                        67       1   0.035      250
                        68       1   0.052      250
                        69       1   0.052      250
                        70       2   0.122      250
                        71       1   0.017      250
                        72       2   0.035      250
                        73       2   0.070      250
                        74       2   0.052      250
                        75       1   0.017      250
                        76       6   0.122      250
                        77       3   0.052      250
                        78       3   0.122      250
                        79       1   0.035      250
                        80       2   0.052      250
                        81       1   0.035      250
                        82       4   0.087      250
                        83       0   0.000      250
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      120
                         1       0   0.000      120
                         2       0   0.000      120
                         3       0   0.000      120
                         4       0   0.000      120
                         5       0   0.000      120
                         6       0   0.000      120
                         7       0   0.000      120
                         8       0   0.000      120
                         9       0   0.000      120
                        10       0   0.000      120
                        11       0   0.000      120
                        12       0   0.000      120
                        13       0   0.000      120
                        14       0   0.000      120
                        15       0   0.000      120
                        16       0   0.000      120
                        17       0   0.000      120
                        18       0   0.000      120
                        19       1   0.188      120
                        20       1   0.024      120
                        21      10   1.271      120
                        22       7   2.224      120
                        23      21   4.812      120
                        24      11   2.694      120
                        25       2   0.376      120
                        26       1   0.212      120
                        27       0   0.000      120
                        28       0   0.000      120
                        29       0   0.000      120
                        30       1   0.188      120
                        31       1   0.024      120
                        32       1   0.024      120
                        33       0   0.000      120
                        34       0   0.000      120
                        35       0   0.000      120
                        36       0   0.000      120
                        37       0   0.000      120
                        38       0   0.000      120
                        39       0   0.000      120
                                         48       0   0.000      120
                        49       0   0.000      120
                        50       0   0.000      120
                        51       0   0.000      120
                        52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
       48       0   0.000      120
                        49       0   0.000      120
                        50       0   0.000      120
                        51       0   0.000      120
                        52       0   0.000      120
                        53       0   0.000      120
                        54       0   0.000      120
                        55       0   0.000      120
                        56       0   0.000      120
                        57       0   0.000      120
                        58       0   0.000      120
                        59       0   0.000      120
                        60       0   0.000      120
                        61       0   0.000      120
                        62       0   0.000      120
                        63       0   0.000      120
                        64       0   0.000      120
                        65       0   0.000      120
                        66       0   0.000      120
                        67       0   0.000      120
                        68       0   0.000      120
                        69       0   0.000      120
                        70       0   0.000      120
                        71       0   0.000      120
                        72       0   0.000      120
                        73       1   0.024      120
                        74       0   0.000      120
                        75       0   0.000      120
                        76       0   0.000      120
                        77       0   0.000      120
                        78       0   0.000      120
                        79       0   0.000      120
                        80       1   0.071      120
                        81       0   0.000      120
                        82       0   0.000      120
                        83       0   0.000      120
                        84       0   0.000      120
                        85       0   0.000      120
                        86       0   0.000      120
                        87       2   0.082      120
                        88       1   0.212      120
                        89       5   0.341      120
                        90      14   3.188      120
                        91      18   3.306      120
                        92      21   3.671      120
                        93       4   0.341      120
                        94       2   0.424      120
                        95       1   0.035      120
                        96       0   0.000      120
                        97       0   0.000      120
                        98       0   0.000      120
                        99       0   0.000      120
                       100       0   0.000      120
                       101       0   0.000      120
                       102       0   0.000      120
                       103       0   0.000      120
                       104       0   0.000      120
                       105       0   0.000      120
                       106       0   0.000      120
                       107       0   0.000      120
                       108       0   0.000      120
                       109       0   0.000      120
                       110       0   0.000      120
                       111       0   0.000      120
                       112       0   0.000      120
                       113       0   0.000      120

Total tracks in x-direction: 21000, in y-direction: 13680

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 0
	Total used logic block ar                                                      Y      3 142120
                                                      X      4 170520
                                                      Y      4  98040
                                                      X     10 127072
                                                      Y     16  13966
                                                      X     24  142                                    Y      3 142120
                                                      X      4 170520
                                                      Y      4  98040
                                                      X     10 127072
                                                      Y     16  13966
                                                      X     24  14264

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00141
                                             4    0.000463
                                            10    0.000181
                                            24     0.00372

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             2     0.00354
                                             3    0.000422
                                             4     0.00131
                                            16     0.00358

Segment occupancy by length: Length utilization
                             ------ -----------
                             L2         0.00222
                             L3        0.000422
                             L4        0.000771
                             L10        0.000181
                             L16         0.00358
                             L24         0.00372

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             H2    0     0.00141
                             H4    1    0.000463
                            H10    2    0.000181
                            H24    3     0.00372
                             V2    4     0.00354
                             V3    5    0.000422
                             V4    6     0.00131
                            V16    7     0.00358

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  8.9e-11:  2.6e-10)  7 (  6.4%) |*************
[  2.6e-10:  4.3e-10) 25 ( 22.7%) |************************************************
[  4.3e-10:    6e-10)  5 (  4.5%) |**********
[    6e-10:  7.8e-10) 17 ( 15.5%) |*********************************
[  7.8e-10:  9.5e-10) 16 ( 14.5%) |*******************************
[  9.5e-10:  1.1e-09) 23 ( 20.9%) |********************************************
[  1.1e-09:  1.3e-09)  7 (  6.4%) |*************
[  1.3e-09:  1.5e-09)  4 (  3.6%) |********
[  1.5e-09:  1.6e-09)  4 (  3.6%) |********
[  1.6e-09:  1.8e-09)  2 (  1.8%) |****

Final critical path delay (least slack): 2.918 ns, Fmax: 342.7 MHz
Final setup Worst Negative Slack (sWNS): -2.918 ns
Final setup Total Negative Slack (sTNS): -172.278 ns

Final setup slack histogram:
[ -2.9e-09: -2.6e-09) 10 (  9.1%) |******************
[ -2.6e-09: -2.4e-09) 23 ( 20.9%) |*****************************************
[ -2.4e-09: -2.1e-09) 16 ( 14.5%) |****************************
[ -2.1e-09: -1.8e-09) 10 (  9.1%) |******************
[ -1.8e-09: -1.5e-09)  9 (  8.2%) |****************
[ -1.5e-09: -1.2e-09)  4 (  3.6%) |*******
[ -1.2e-09: -9.4e-10)  0 (  0.0%) |
[ -9.4e-10: -6.5e-10)  1 (  0.9%) |**
[ -6.5e-10: -3.7e-10) 10 (  9.1%) |******************
[ -3.7e-10: -8.9e-11) 27 ( 24.5%) |************************************************

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Incr Slack updates 1 in 1.9346e-05 sec
Full Max Req/Worst SFull Max Req/Worst Slack updates 2 in 8.135e-06 sec
Incr Max Req/Worst Slack updates 5 in 4.8612e-05 sec
Incr Criticality updates 4 in 7.5642e-05 sec
Full Criticality updates 3 in 5.6435e-05 sec
nds (0.0307562 STA, 0.00418794 slack) (54 full updates: 46 setup, 0 hold, 8 combined).
VPR succeeded
The entire flow of VPR took 591.12 seconds (max_rss 1125.0 MiB)
Incr Slack updates 7 in 5.1779e-05 sec
Full Max Req/Worst Slack updates 2 in 8.135e-06 sec
Incr Max Req/Worst Slack updates 5 in 4.8612e-05 sec
Incr Criticality updates 4 in 7.5642e-05 sec
Full Criticality updates 3 in 5.6435e-05 sec
