// Seed: 3086015433
module module_0 (
    output logic id_0,
    input id_1,
    input id_2,
    output logic id_3,
    output id_4,
    output id_5,
    input id_6,
    input logic id_7
);
  always @(posedge 1'b0) begin
    id_4 = id_6;
  end
endmodule
