
*** Running vivado
    with args -log design_1_clusterOp2_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clusterOp2_0_2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_clusterOp2_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Project_Update_2/Cluster_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Final/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clusterOp2_0_2
Command: synth_design -top design_1_clusterOp2_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 88044
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1846.434 ; gain = 407.938
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clusterOp2_0_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/synth/design_1_clusterOp2_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_distances_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_distances_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_visited_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_visited_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusters_id_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusters_id_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusters_members_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusters_members_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_flow_control_loop_pipe_sequential_init' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_flow_control_loop_pipe_sequential_init' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_sin_values_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_dbscan_sin_values_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_sin_values_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_cos_values_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_dbscan_cos_values_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_cos_values_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sqrt_fixed_32_32_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sqrt_fixed_32_32_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_18s_32s_32_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_18s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_18s_32s_32_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_18s_32s_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_CTRL_BUS_s_axi' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_CTRL_BUS_s_axi' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clusterOp2_0_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/synth/design_1_clusterOp2_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port WDATA[31] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_mul_18s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module clusterOp2_sqrt_fixed_32_32_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_dbscan_cos_values_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_dbscan_sin_values_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TUSER[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TUSER[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[4] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[5] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[4] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_distances_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_clusters_members_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_clusters_id_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_visited_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1975.531 ; gain = 537.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1975.531 ; gain = 537.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1975.531 ; gain = 537.035
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.068 . Memory (MB): peak = 1975.531 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/constraints/clusterOp2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/constraints/clusterOp2_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2035.816 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2039.203 ; gain = 3.387
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2039.203 ; gain = 600.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2039.203 ; gain = 600.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2039.203 ; gain = 600.707
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'clusterOp2_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'clusterOp2_CTRL_BUS_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln185_reg_358_reg' and it is trimmed from '31' to '9' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v:818]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'clusterOp2_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'clusterOp2_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2039.203 ; gain = 600.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   3 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               35 Bit    Registers := 7     
	               32 Bit    Registers := 37    
	               31 Bit    Registers := 7     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 218   
+---Multipliers : 
	              18x32  Multipliers := 4     
+---RAMs : 
	            1139K Bit	(129600 X 9 bit)          RAMs := 1     
	              11K Bit	(360 X 32 bit)          RAMs := 2     
	               3K Bit	(360 X 9 bit)          RAMs := 1     
	               1K Bit	(360 X 5 bit)          RAMs := 1     
	              360 Bit	(360 X 1 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	  22 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 21    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:32]
WARNING: [Synth 8-6014] Unused sequential element mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:21]
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:32]
WARNING: [Synth 8-6014] Unused sequential element mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:21]
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*(B:0x168)')'.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U37/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_18s_32s_32_2_1_U37/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U37/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/dout_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U38/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_18s_32s_32_2_1_U38/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U38/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/dout_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U39/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: register reg_289_reg is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U39/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_289_reg is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: register mul_18s_32s_32_2_1_U39/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U40/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: register reg_293_reg is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U40/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_293_reg is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
DSP Report: register mul_18s_32s_32_2_1_U40/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
WARNING: [Synth 8-7129] Port ap_rst in module clusterOp2_sqrt_fixed_32_32_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[31] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[30] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[29] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[28] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[27] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[26] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[25] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[24] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[23] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[22] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[21] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[20] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[19] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[18] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[17] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[16] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[15] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[14] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[13] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[12] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[11] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[10] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[9] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[8] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[6] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[5] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[4] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[3] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[2] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[3] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[2] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[1] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[41]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[40]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[39]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[38]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[37]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[36]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[35]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[34]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[33]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[32]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[31]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[30]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[29]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[28]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[27]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[26]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[25]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[24]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[23]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[22]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[21]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[20]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[19]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[18]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[17]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[41]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[40]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[39]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[38]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[37]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[36]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[35]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[34]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[33]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[32]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[31]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[30]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[29]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[28]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[27]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[26]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[25]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[24]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[23]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[22]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[21]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[20]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[19]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[18]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[17]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[41]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[40]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[39]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[38]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[37]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[36]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[35]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[34]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[33]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[32]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[31]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[30]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[29]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[28]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[27]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[26]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[25]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[24]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[23]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[22]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[21]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[20]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[19]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[18]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[17]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[41]) is unused and will be removed from module clusterOp2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2039.203 ; gain = 600.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+---------------------+---------------+----------------+
|Module Name       | RTL Object          | Depth x Width | Implemented As | 
+------------------+---------------------+---------------+----------------+
|clusterOp2_dbscan | sin_values_U/q0_reg | 512x18        | Block RAM      | 
|clusterOp2_dbscan | cos_values_U/q0_reg | 512x18        | Block RAM      | 
+------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | distances_U/ram_reg                   | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_id_U/ram_reg                 | 360 x 5(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_members_U/ram_reg            | 126 K x 9(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 36     | 
|inst        | clusters_member_count_U/ram_reg       | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | grp_dbscan_fu_222/neighbors_U/ram_reg | 360 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                                            | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|inst        | visited_U/ram_reg | Implied   | 512 x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM256X1S x 1  | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2 | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0   | (PCIN+(A''*B'')')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4 | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0   | (PCIN+(A''*B'')')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2   | (A2*(B:0x168)')'   | 17     | 10     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_dbscan                           | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2039.203 ; gain = 600.707
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2136.477 ; gain = 697.980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | distances_U/ram_reg                   | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_id_U/ram_reg                 | 360 x 5(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_members_U/ram_reg            | 126 K x 9(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 36     | 
|inst        | clusters_member_count_U/ram_reg       | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | grp_dbscan_fu_222/neighbors_U/ram_reg | 360 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                                            | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|inst        | visited_U/ram_reg | Implied   | 512 x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM256X1S x 1  | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

*** Running vivado
    with args -log design_1_clusterOp2_0_2.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_clusterOp2_0_2.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_clusterOp2_0_2.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Project_Update_2/Cluster_ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/Github/CoDesign-Project/Final/export'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.cache/ip 
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_clusterOp2_0_2
Command: synth_design -top design_1_clusterOp2_0_2 -part xc7z020clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 98288
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1852.090 ; gain = 409.688
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_clusterOp2_0_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/synth/design_1_clusterOp2_0_2.v:53]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_distances_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_distances_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_distances_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_visited_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_visited_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_visited_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusters_id_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusters_id_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_id_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusters_members_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusters_members_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusters_members_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_flow_control_loop_pipe_sequential_init' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_flow_control_loop_pipe_sequential_init' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan.v:10]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_sin_values_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_dbscan_sin_values_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_sin_values_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_sin_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_cos_values_ROM_AUTO_1R' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-3876] $readmem data file './clusterOp2_dbscan_cos_values_ROM_AUTO_1R.dat' is read successfully [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v:28]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_cos_values_ROM_AUTO_1R' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_cos_values_ROM_AUTO_1R.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_16s_16s_32_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:47]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:8]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mac_muladd_16s_16s_32s_32_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:47]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_sqrt_fixed_32_32_s' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_sqrt_fixed_32_32_s' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_sqrt_fixed_32_32_s.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_18s_32s_32_2_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_18s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_18s_32s_32_2_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_18s_32s_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:4]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_mul_mul_17s_9ns_17_4_1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_17s_9ns_17_4_1.v:32]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_dbscan' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_dbscan.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_201_3.v:10]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_CTRL_BUS_s_axi' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:193]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_CTRL_BUS_s_axi' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized0' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized0' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized1' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized1' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized2' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized3' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized3' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6157] synthesizing module 'clusterOp2_regslice_both__parameterized4' [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2_regslice_both__parameterized4' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_regslice_both.v:9]
INFO: [Synth 8-6155] done synthesizing module 'clusterOp2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clusterOp2_0_2' (0#1) [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/synth/design_1_clusterOp2_0_2.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_CTRL_BUS_s_axi.v:250]
WARNING: [Synth 8-7129] Port WDATA[31] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[30] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[29] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[28] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[27] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[26] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[25] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[24] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[23] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[22] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[21] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[20] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[19] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[18] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[17] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[16] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[15] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[14] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[13] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[12] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[11] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[10] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[9] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[8] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[6] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[5] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[4] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[3] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WDATA[2] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[3] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[2] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port WSTRB[1] in module clusterOp2_CTRL_BUS_s_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_mul_18s_32s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ap_rst in module clusterOp2_sqrt_fixed_32_32_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_dbscan_neighbors_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_dbscan_cos_values_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_dbscan_sin_values_ROM_AUTO_1R is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TKEEP[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TSTRB[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TUSER[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TUSER[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TLAST[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[4] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TID[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[5] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[4] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[3] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[2] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[1] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port inStream_TDEST[0] in module clusterOp2_clusterOp2_Pipeline_VITIS_LOOP_172_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_distances_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_clusters_members_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_clusters_id_RAM_AUTO_1R1W is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module clusterOp2_visited_RAM_AUTO_1R1W is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.027 ; gain = 536.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.027 ; gain = 536.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1979.027 ; gain = 536.625
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1979.027 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/constraints/clusterOp2_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ip/design_1_clusterOp2_0_2/constraints/clusterOp2_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2053.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2058.297 ; gain = 4.461
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [E:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2058.297 ; gain = 615.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2058.297 ; gain = 615.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2058.297 ; gain = 615.895
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'clusterOp2_CTRL_BUS_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'clusterOp2_CTRL_BUS_s_axi'
WARNING: [Synth 8-3936] Found unconnected internal register 'zext_ln185_reg_358_reg' and it is trimmed from '31' to '9' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2.v:818]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'clusterOp2_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'clusterOp2_CTRL_BUS_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2058.297 ; gain = 615.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   40 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 4     
	   2 Input   32 Bit       Adders := 2     
	   2 Input   31 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 1     
	   3 Input   17 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   16 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   15 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   3 Input   13 Bit       Adders := 1     
	   3 Input   12 Bit       Adders := 1     
	   3 Input   11 Bit       Adders := 1     
	   3 Input   10 Bit       Adders := 1     
	   2 Input    9 Bit       Adders := 5     
	   3 Input    9 Bit       Adders := 1     
	   3 Input    8 Bit       Adders := 1     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    6 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   3 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               40 Bit    Registers := 2     
	               35 Bit    Registers := 7     
	               32 Bit    Registers := 37    
	               31 Bit    Registers := 7     
	               21 Bit    Registers := 1     
	               18 Bit    Registers := 11    
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 14    
	               14 Bit    Registers := 3     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 34    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 218   
+---Multipliers : 
	              18x32  Multipliers := 4     
+---RAMs : 
	            1139K Bit	(129600 X 9 bit)          RAMs := 1     
	              11K Bit	(360 X 32 bit)          RAMs := 2     
	               3K Bit	(360 X 9 bit)          RAMs := 1     
	               1K Bit	(360 X 5 bit)          RAMs := 1     
	              360 Bit	(360 X 1 bit)          RAMs := 1     
+---ROMs : 
	                    ROMs := 2     
+---Muxes : 
	   2 Input   35 Bit        Muxes := 16    
	   2 Input   32 Bit        Muxes := 9     
	   5 Input   32 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 2     
	  22 Input   21 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 4     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 17    
	   2 Input   14 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 3     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 21    
	   2 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 5     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   2 Input    3 Bit        Muxes := 4     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 20    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 83    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:32]
WARNING: [Synth 8-6014] Unused sequential element mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:21]
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U14/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U15/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg' and it is trimmed from '44' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:39]
WARNING: [Synth 8-3936] Found unconnected internal register 'mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg' and it is trimmed from '43' to '32' bits. [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mac_muladd_16s_16s_32s_32_4_1.v:32]
WARNING: [Synth 8-6014] Unused sequential element mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg was removed.  [e:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.gen/sources_1/bd/design_1/ipshared/b246/hdl/verilog/clusterOp2_mul_mul_16s_16s_32_4_1.v:21]
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg, operation Mode is: (A''*B'')'.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/m_reg_reg.
DSP Report: Generating DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/b_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: register mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_reg is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: operator mul_mul_16s_16s_32_4_1_U28/clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0_U/p_reg_tmp0 is absorbed into DSP mac_muladd_16s_16s_32s_32_4_1_U29/clusterOp2_mac_muladd_16s_16s_32s_32_4_1_DSP48_1_U/p_reg_reg.
DSP Report: Generating DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg, operation Mode is: (A2*(B:0x168)')'.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/a_reg_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: register mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_tmp_reg is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: operator mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_tmp0 is absorbed into DSP mul_mul_17s_9ns_17_4_1_U41/clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2_U/p_reg_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U37/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U37/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_18s_32s_32_2_1_U37/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U37/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U37/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U37/dout_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U38/tmp_product, operation Mode is: A*B.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U38/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_18s_32s_32_2_1_U38/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U38/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U38/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U38/dout_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U39/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: register reg_289_reg is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U39/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_289_reg is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: register mul_18s_32s_32_2_1_U39/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U39/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U39/dout_reg.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U40/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: register reg_293_reg is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/tmp_product.
DSP Report: Generating DSP mul_18s_32s_32_2_1_U40/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register reg_293_reg is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
DSP Report: register mul_18s_32s_32_2_1_U40/dout_reg is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
DSP Report: operator mul_18s_32s_32_2_1_U40/tmp_product is absorbed into DSP mul_18s_32s_32_2_1_U40/dout_reg.
WARNING: [Synth 8-7129] Port ap_rst in module clusterOp2_sqrt_fixed_32_32_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[31] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[30] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[29] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[28] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[27] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[26] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[25] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[24] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[23] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[22] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[21] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[20] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[19] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[18] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[17] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[16] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[15] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[14] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[13] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[12] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[11] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[10] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[9] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[8] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[6] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[5] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[4] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[3] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WDATA[2] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[3] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[2] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_CTRL_BUS_WSTRB[1] in module clusterOp2 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[41]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[40]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[39]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[38]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[37]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[36]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[35]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[34]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[33]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[32]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[31]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[30]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[29]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[28]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[27]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[26]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[25]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[24]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[23]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[22]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[21]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[20]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[19]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[18]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U37/dout_reg[17]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[41]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[40]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[39]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[38]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[37]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[36]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[35]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[34]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[33]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[32]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[31]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[30]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[29]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[28]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[27]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[26]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[25]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[24]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[23]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[22]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[21]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[20]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[19]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[18]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U38/dout_reg[17]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[41]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[40]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[39]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[38]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[37]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[36]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[35]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[34]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[33]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[32]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[31]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[30]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[29]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[28]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[27]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[26]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[25]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[24]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[23]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[22]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[21]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[20]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[19]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[18]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U39/dout_reg[17]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[47]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[46]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[45]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[44]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[43]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[42]) is unused and will be removed from module clusterOp2.
WARNING: [Synth 8-3332] Sequential element (grp_dbscan_fu_222/mul_18s_32s_32_2_1_U40/dout_reg[41]) is unused and will be removed from module clusterOp2.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2058.297 ; gain = 615.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------------+---------------------+---------------+----------------+
|Module Name       | RTL Object          | Depth x Width | Implemented As | 
+------------------+---------------------+---------------+----------------+
|clusterOp2_dbscan | sin_values_U/q0_reg | 512x18        | Block RAM      | 
|clusterOp2_dbscan | cos_values_U/q0_reg | 512x18        | Block RAM      | 
+------------------+---------------------+---------------+----------------+


Block RAM: Preliminary Mapping Report (see note below)
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | distances_U/ram_reg                   | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_id_U/ram_reg                 | 360 x 5(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_members_U/ram_reg            | 126 K x 9(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 36     | 
|inst        | clusters_member_count_U/ram_reg       | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | grp_dbscan_fu_222/neighbors_U/ram_reg | 360 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                                            | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|inst        | visited_U/ram_reg | Implied   | 512 x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM256X1S x 1  | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2 | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0   | (PCIN+(A''*B'')')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4 | (A''*B'')'         | 17     | 17     | -      | -      | 34     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0   | (PCIN+(A''*B'')')' | 16     | 16     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2   | (A2*(B:0x168)')'   | 17     | 10     | -      | -      | 27     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|clusterOp2_dbscan                           | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A*B                | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A*B     | 18     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A2*B2              | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17)+A2*B    | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:30 . Memory (MB): peak = 2058.297 ; gain = 615.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                            | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | distances_U/ram_reg                   | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_id_U/ram_reg                 | 360 x 5(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | clusters_members_U/ram_reg            | 126 K x 9(READ_FIRST)  | W | R |                        |   |   | Port A           | 0      | 36     | 
|inst        | clusters_member_count_U/ram_reg       | 360 x 32(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | grp_dbscan_fu_222/neighbors_U/ram_reg | 360 x 9(READ_FIRST)    | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+---------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|Module Name | RTL Object        | Inference | Size (Depth x Width) | Primitives                                            | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+
|inst        | visited_U/ram_reg | Implied   | 512 x 1              | RAM16X1S x 1 RAM32X1S x 1 RAM64X1S x 1 RAM256X1S x 1  | 
+------------+-------------------+-----------+----------------------+-------------------------------------------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/distances_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/distances_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_id_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_1_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_members_U/ram_reg_3_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_member_count_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/clusters_member_count_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_dbscan_fu_222/neighbors_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_dbscan_fu_222/sin_values_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/grp_dbscan_fu_222/cos_values_U/q0_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                               | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_113_2_fu_253/icmp_ln114_reg_318_pp0_iter7_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_113_2_fu_253/icmp_ln114_reg_318_pp0_iter16_reg_reg[0] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_113_2_fu_253/j_1_reg_309_pp0_iter17_reg_reg[8]        | 18     | 9     | NO           | NO                 | YES               | 0      | 9       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_113_2_fu_253/ap_loop_exit_ready_pp0_iter17_reg_reg    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_137_4_fu_268/icmp_ln138_reg_301_pp0_iter7_reg_reg[0]  | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_137_4_fu_268/icmp_ln138_reg_301_pp0_iter16_reg_reg[0] | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_137_4_fu_268/ap_loop_exit_ready_pp0_iter17_reg_reg    | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_read_reg_1492_pp0_iter6_reg_reg[31]                  | 7      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_44_reg_1635_reg[30]                            | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_44_reg_1635_reg[28]                            | 5      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_44_reg_1635_reg[26]                            | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_44_reg_1635_reg[24]                            | 3      | 3     | NO           | NO                 | YES               | 3      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_33_reg_1520_reg[18]                            | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_35_reg_1543_reg[14]                            | 4      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_37_reg_1566_reg[10]                            | 5      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_40_reg_1589_reg[6]                             | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/p_Result_82_reg_1606_reg[0]                            | 6      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/x_l_I_V_42_reg_1612_reg[2]                             | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/p_Result_88_reg_1629_reg[0]                            | 7      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_sqrt_fixed_32_32_s_fu_664/p_Result_94_reg_1648_reg[0]                            | 8      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_113_2_fu_253/ap_enable_reg_pp0_iter8_reg              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_113_2_fu_253/ap_enable_reg_pp0_iter18_reg             | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_137_4_fu_268/ap_enable_reg_pp0_iter8_reg              | 7      | 1     | YES          | NO                 | YES               | 1      | 0       | 
|clusterOp2  | grp_dbscan_fu_222/grp_dbscan_Pipeline_VITIS_LOOP_137_4_fu_268/ap_enable_reg_pp0_iter18_reg             | 10     | 1     | YES          | NO                 | YES               | 1      | 0       | 
+------------+--------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                 | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|clusterOp2_dbscan_Pipeline_VITIS_LOOP_113_2 | (A''*B'')'         | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0   | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_dbscan_Pipeline_VITIS_LOOP_137_4 | (A''*B'')'         | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|clusterOp2_mul_mul_16s_16s_32_4_1_DSP48_0   | (PCIN+(A''*B'')')' | 30     | 18     | -      | -      | 32     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|clusterOp2_dbscan                           | A*B                | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17+A*B)'    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A*B                | 30     | 17     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17+A*B)'    | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_dbscan                           | A'*B'              | 30     | 17     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|clusterOp2_dbscan                           | (PCIN>>17+A'*B')'  | 30     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|clusterOp2_mul_mul_17s_9ns_17_4_1_DSP48_2   | ((A'*B)')'         | 30     | 9      | -      | -      | 17     | 1    | 0    | -    | -    | -     | 1    | 1    | 
+--------------------------------------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |   210|
|2     |DSP48E1   |    13|
|9     |LUT1      |    62|
|10    |LUT2      |   356|
|11    |LUT3      |   314|
|12    |LUT4      |   289|
|13    |LUT5      |   267|
|14    |LUT6      |   255|
|15    |RAM16X1S  |     1|
|16    |RAM256X1S |     1|
|17    |RAM32X1S  |     1|
|18    |RAM64X1S  |     1|
|19    |RAMB18E1  |     6|
|23    |RAMB36E1  |    36|
|25    |SRL16E    |    42|
|26    |SRLC32E   |     9|
|27    |FDRE      |  1724|
|28    |FDSE      |     2|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 167 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 2138.246 ; gain = 616.574
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:39 . Memory (MB): peak = 2138.246 ; gain = 695.844
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.063 . Memory (MB): peak = 2138.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 269 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2138.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 1 instance 
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 1 instance 
  RAM32X1S => RAM32X1S (RAMS32): 1 instance 
  RAM64X1S => RAM64X1S (RAMS64E): 1 instance 

Synth Design complete, checksum: 2913ab2d
INFO: [Common 17-83] Releasing license: Synthesis
120 Infos, 210 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:44 ; elapsed = 00:00:44 . Memory (MB): peak = 2138.246 ; gain = 1096.938
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/design_1_clusterOp2_0_2.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_clusterOp2_0_2, cache-ID = 08f4e89ab45ef010
INFO: [Coretcl 2-1174] Renamed 37 cell refs.
INFO: [Common 17-1381] The checkpoint 'E:/Github/CoDesign-Project/Project_Update_2/clusterOp_2022.1/clusterOp_2022.1.runs/design_1_clusterOp2_0_2_synth_1/design_1_clusterOp2_0_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_clusterOp2_0_2_utilization_synth.rpt -pb design_1_clusterOp2_0_2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 17:12:13 2023...
