# RISC-V-Project
# RISC-V Core Project  
[![License](https://img.shields.io/badge/License-Apache_2.0-blue.svg)](LICENSE)  

**Goal**: Build a simple RISC-V CPU core (RV32IM) from scratch.  

## Project Structure  
riscv-project/
├── hardware/ # RTL code (Verilog/Chisel)
├── software/ # Firmware & tests
└── docs/ # Documentation
## How to Contribute  
1. Fork this repo  
2. Add your code  
3. Submit a Pull Request 
