
STM_code.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b0c  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08004bcc  08004bcc  00005bcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004c94  08004c94  0000605c  2**0
                  CONTENTS
  4 .ARM          00000000  08004c94  08004c94  0000605c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004c94  08004c94  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004c94  08004c94  00005c94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004c98  08004c98  00005c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08004c9c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003a4  2000005c  08004cf8  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000400  08004cf8  00006400  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d5f4  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000020e1  00000000  00000000  00013678  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ab8  00000000  00000000  00015760  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000083b  00000000  00000000  00016218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00014280  00000000  00000000  00016a53  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9f0  00000000  00000000  0002acd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0007e0e9  00000000  00000000  000386c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b67ac  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b34  00000000  00000000  000b67f0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  000b9324  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004bb4 	.word	0x08004bb4

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08004bb4 	.word	0x08004bb4

08000108 <__gnu_thumb1_case_shi>:
 8000108:	b403      	push	{r0, r1}
 800010a:	4671      	mov	r1, lr
 800010c:	0849      	lsrs	r1, r1, #1
 800010e:	0040      	lsls	r0, r0, #1
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	5e09      	ldrsh	r1, [r1, r0]
 8000114:	0049      	lsls	r1, r1, #1
 8000116:	448e      	add	lr, r1
 8000118:	bc03      	pop	{r0, r1}
 800011a:	4770      	bx	lr

0800011c <__udivsi3>:
 800011c:	2200      	movs	r2, #0
 800011e:	0843      	lsrs	r3, r0, #1
 8000120:	428b      	cmp	r3, r1
 8000122:	d374      	bcc.n	800020e <__udivsi3+0xf2>
 8000124:	0903      	lsrs	r3, r0, #4
 8000126:	428b      	cmp	r3, r1
 8000128:	d35f      	bcc.n	80001ea <__udivsi3+0xce>
 800012a:	0a03      	lsrs	r3, r0, #8
 800012c:	428b      	cmp	r3, r1
 800012e:	d344      	bcc.n	80001ba <__udivsi3+0x9e>
 8000130:	0b03      	lsrs	r3, r0, #12
 8000132:	428b      	cmp	r3, r1
 8000134:	d328      	bcc.n	8000188 <__udivsi3+0x6c>
 8000136:	0c03      	lsrs	r3, r0, #16
 8000138:	428b      	cmp	r3, r1
 800013a:	d30d      	bcc.n	8000158 <__udivsi3+0x3c>
 800013c:	22ff      	movs	r2, #255	@ 0xff
 800013e:	0209      	lsls	r1, r1, #8
 8000140:	ba12      	rev	r2, r2
 8000142:	0c03      	lsrs	r3, r0, #16
 8000144:	428b      	cmp	r3, r1
 8000146:	d302      	bcc.n	800014e <__udivsi3+0x32>
 8000148:	1212      	asrs	r2, r2, #8
 800014a:	0209      	lsls	r1, r1, #8
 800014c:	d065      	beq.n	800021a <__udivsi3+0xfe>
 800014e:	0b03      	lsrs	r3, r0, #12
 8000150:	428b      	cmp	r3, r1
 8000152:	d319      	bcc.n	8000188 <__udivsi3+0x6c>
 8000154:	e000      	b.n	8000158 <__udivsi3+0x3c>
 8000156:	0a09      	lsrs	r1, r1, #8
 8000158:	0bc3      	lsrs	r3, r0, #15
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x46>
 800015e:	03cb      	lsls	r3, r1, #15
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b83      	lsrs	r3, r0, #14
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x52>
 800016a:	038b      	lsls	r3, r1, #14
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0b43      	lsrs	r3, r0, #13
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x5e>
 8000176:	034b      	lsls	r3, r1, #13
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0b03      	lsrs	r3, r0, #12
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x6a>
 8000182:	030b      	lsls	r3, r1, #12
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0ac3      	lsrs	r3, r0, #11
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x76>
 800018e:	02cb      	lsls	r3, r1, #11
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a83      	lsrs	r3, r0, #10
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x82>
 800019a:	028b      	lsls	r3, r1, #10
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0a43      	lsrs	r3, r0, #9
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x8e>
 80001a6:	024b      	lsls	r3, r1, #9
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0a03      	lsrs	r3, r0, #8
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x9a>
 80001b2:	020b      	lsls	r3, r1, #8
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	d2cd      	bcs.n	8000156 <__udivsi3+0x3a>
 80001ba:	09c3      	lsrs	r3, r0, #7
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xa8>
 80001c0:	01cb      	lsls	r3, r1, #7
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0983      	lsrs	r3, r0, #6
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xb4>
 80001cc:	018b      	lsls	r3, r1, #6
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	0943      	lsrs	r3, r0, #5
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xc0>
 80001d8:	014b      	lsls	r3, r1, #5
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0903      	lsrs	r3, r0, #4
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xcc>
 80001e4:	010b      	lsls	r3, r1, #4
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	08c3      	lsrs	r3, r0, #3
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xd8>
 80001f0:	00cb      	lsls	r3, r1, #3
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0883      	lsrs	r3, r0, #2
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xe4>
 80001fc:	008b      	lsls	r3, r1, #2
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0843      	lsrs	r3, r0, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xf0>
 8000208:	004b      	lsls	r3, r1, #1
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	1a41      	subs	r1, r0, r1
 8000210:	d200      	bcs.n	8000214 <__udivsi3+0xf8>
 8000212:	4601      	mov	r1, r0
 8000214:	4152      	adcs	r2, r2
 8000216:	4610      	mov	r0, r2
 8000218:	4770      	bx	lr
 800021a:	e7ff      	b.n	800021c <__udivsi3+0x100>
 800021c:	b501      	push	{r0, lr}
 800021e:	2000      	movs	r0, #0
 8000220:	f000 f8f0 	bl	8000404 <__aeabi_idiv0>
 8000224:	bd02      	pop	{r1, pc}
 8000226:	46c0      	nop			@ (mov r8, r8)

08000228 <__aeabi_uidivmod>:
 8000228:	2900      	cmp	r1, #0
 800022a:	d0f7      	beq.n	800021c <__udivsi3+0x100>
 800022c:	e776      	b.n	800011c <__udivsi3>
 800022e:	4770      	bx	lr

08000230 <__divsi3>:
 8000230:	4603      	mov	r3, r0
 8000232:	430b      	orrs	r3, r1
 8000234:	d47f      	bmi.n	8000336 <__divsi3+0x106>
 8000236:	2200      	movs	r2, #0
 8000238:	0843      	lsrs	r3, r0, #1
 800023a:	428b      	cmp	r3, r1
 800023c:	d374      	bcc.n	8000328 <__divsi3+0xf8>
 800023e:	0903      	lsrs	r3, r0, #4
 8000240:	428b      	cmp	r3, r1
 8000242:	d35f      	bcc.n	8000304 <__divsi3+0xd4>
 8000244:	0a03      	lsrs	r3, r0, #8
 8000246:	428b      	cmp	r3, r1
 8000248:	d344      	bcc.n	80002d4 <__divsi3+0xa4>
 800024a:	0b03      	lsrs	r3, r0, #12
 800024c:	428b      	cmp	r3, r1
 800024e:	d328      	bcc.n	80002a2 <__divsi3+0x72>
 8000250:	0c03      	lsrs	r3, r0, #16
 8000252:	428b      	cmp	r3, r1
 8000254:	d30d      	bcc.n	8000272 <__divsi3+0x42>
 8000256:	22ff      	movs	r2, #255	@ 0xff
 8000258:	0209      	lsls	r1, r1, #8
 800025a:	ba12      	rev	r2, r2
 800025c:	0c03      	lsrs	r3, r0, #16
 800025e:	428b      	cmp	r3, r1
 8000260:	d302      	bcc.n	8000268 <__divsi3+0x38>
 8000262:	1212      	asrs	r2, r2, #8
 8000264:	0209      	lsls	r1, r1, #8
 8000266:	d065      	beq.n	8000334 <__divsi3+0x104>
 8000268:	0b03      	lsrs	r3, r0, #12
 800026a:	428b      	cmp	r3, r1
 800026c:	d319      	bcc.n	80002a2 <__divsi3+0x72>
 800026e:	e000      	b.n	8000272 <__divsi3+0x42>
 8000270:	0a09      	lsrs	r1, r1, #8
 8000272:	0bc3      	lsrs	r3, r0, #15
 8000274:	428b      	cmp	r3, r1
 8000276:	d301      	bcc.n	800027c <__divsi3+0x4c>
 8000278:	03cb      	lsls	r3, r1, #15
 800027a:	1ac0      	subs	r0, r0, r3
 800027c:	4152      	adcs	r2, r2
 800027e:	0b83      	lsrs	r3, r0, #14
 8000280:	428b      	cmp	r3, r1
 8000282:	d301      	bcc.n	8000288 <__divsi3+0x58>
 8000284:	038b      	lsls	r3, r1, #14
 8000286:	1ac0      	subs	r0, r0, r3
 8000288:	4152      	adcs	r2, r2
 800028a:	0b43      	lsrs	r3, r0, #13
 800028c:	428b      	cmp	r3, r1
 800028e:	d301      	bcc.n	8000294 <__divsi3+0x64>
 8000290:	034b      	lsls	r3, r1, #13
 8000292:	1ac0      	subs	r0, r0, r3
 8000294:	4152      	adcs	r2, r2
 8000296:	0b03      	lsrs	r3, r0, #12
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x70>
 800029c:	030b      	lsls	r3, r1, #12
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0ac3      	lsrs	r3, r0, #11
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x7c>
 80002a8:	02cb      	lsls	r3, r1, #11
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0a83      	lsrs	r3, r0, #10
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x88>
 80002b4:	028b      	lsls	r3, r1, #10
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0a43      	lsrs	r3, r0, #9
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x94>
 80002c0:	024b      	lsls	r3, r1, #9
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0a03      	lsrs	r3, r0, #8
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0xa0>
 80002cc:	020b      	lsls	r3, r1, #8
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	d2cd      	bcs.n	8000270 <__divsi3+0x40>
 80002d4:	09c3      	lsrs	r3, r0, #7
 80002d6:	428b      	cmp	r3, r1
 80002d8:	d301      	bcc.n	80002de <__divsi3+0xae>
 80002da:	01cb      	lsls	r3, r1, #7
 80002dc:	1ac0      	subs	r0, r0, r3
 80002de:	4152      	adcs	r2, r2
 80002e0:	0983      	lsrs	r3, r0, #6
 80002e2:	428b      	cmp	r3, r1
 80002e4:	d301      	bcc.n	80002ea <__divsi3+0xba>
 80002e6:	018b      	lsls	r3, r1, #6
 80002e8:	1ac0      	subs	r0, r0, r3
 80002ea:	4152      	adcs	r2, r2
 80002ec:	0943      	lsrs	r3, r0, #5
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d301      	bcc.n	80002f6 <__divsi3+0xc6>
 80002f2:	014b      	lsls	r3, r1, #5
 80002f4:	1ac0      	subs	r0, r0, r3
 80002f6:	4152      	adcs	r2, r2
 80002f8:	0903      	lsrs	r3, r0, #4
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xd2>
 80002fe:	010b      	lsls	r3, r1, #4
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	08c3      	lsrs	r3, r0, #3
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xde>
 800030a:	00cb      	lsls	r3, r1, #3
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0883      	lsrs	r3, r0, #2
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xea>
 8000316:	008b      	lsls	r3, r1, #2
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0843      	lsrs	r3, r0, #1
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xf6>
 8000322:	004b      	lsls	r3, r1, #1
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	1a41      	subs	r1, r0, r1
 800032a:	d200      	bcs.n	800032e <__divsi3+0xfe>
 800032c:	4601      	mov	r1, r0
 800032e:	4152      	adcs	r2, r2
 8000330:	4610      	mov	r0, r2
 8000332:	4770      	bx	lr
 8000334:	e05d      	b.n	80003f2 <__divsi3+0x1c2>
 8000336:	0fca      	lsrs	r2, r1, #31
 8000338:	d000      	beq.n	800033c <__divsi3+0x10c>
 800033a:	4249      	negs	r1, r1
 800033c:	1003      	asrs	r3, r0, #32
 800033e:	d300      	bcc.n	8000342 <__divsi3+0x112>
 8000340:	4240      	negs	r0, r0
 8000342:	4053      	eors	r3, r2
 8000344:	2200      	movs	r2, #0
 8000346:	469c      	mov	ip, r3
 8000348:	0903      	lsrs	r3, r0, #4
 800034a:	428b      	cmp	r3, r1
 800034c:	d32d      	bcc.n	80003aa <__divsi3+0x17a>
 800034e:	0a03      	lsrs	r3, r0, #8
 8000350:	428b      	cmp	r3, r1
 8000352:	d312      	bcc.n	800037a <__divsi3+0x14a>
 8000354:	22fc      	movs	r2, #252	@ 0xfc
 8000356:	0189      	lsls	r1, r1, #6
 8000358:	ba12      	rev	r2, r2
 800035a:	0a03      	lsrs	r3, r0, #8
 800035c:	428b      	cmp	r3, r1
 800035e:	d30c      	bcc.n	800037a <__divsi3+0x14a>
 8000360:	0189      	lsls	r1, r1, #6
 8000362:	1192      	asrs	r2, r2, #6
 8000364:	428b      	cmp	r3, r1
 8000366:	d308      	bcc.n	800037a <__divsi3+0x14a>
 8000368:	0189      	lsls	r1, r1, #6
 800036a:	1192      	asrs	r2, r2, #6
 800036c:	428b      	cmp	r3, r1
 800036e:	d304      	bcc.n	800037a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	d03a      	beq.n	80003ea <__divsi3+0x1ba>
 8000374:	1192      	asrs	r2, r2, #6
 8000376:	e000      	b.n	800037a <__divsi3+0x14a>
 8000378:	0989      	lsrs	r1, r1, #6
 800037a:	09c3      	lsrs	r3, r0, #7
 800037c:	428b      	cmp	r3, r1
 800037e:	d301      	bcc.n	8000384 <__divsi3+0x154>
 8000380:	01cb      	lsls	r3, r1, #7
 8000382:	1ac0      	subs	r0, r0, r3
 8000384:	4152      	adcs	r2, r2
 8000386:	0983      	lsrs	r3, r0, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d301      	bcc.n	8000390 <__divsi3+0x160>
 800038c:	018b      	lsls	r3, r1, #6
 800038e:	1ac0      	subs	r0, r0, r3
 8000390:	4152      	adcs	r2, r2
 8000392:	0943      	lsrs	r3, r0, #5
 8000394:	428b      	cmp	r3, r1
 8000396:	d301      	bcc.n	800039c <__divsi3+0x16c>
 8000398:	014b      	lsls	r3, r1, #5
 800039a:	1ac0      	subs	r0, r0, r3
 800039c:	4152      	adcs	r2, r2
 800039e:	0903      	lsrs	r3, r0, #4
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x178>
 80003a4:	010b      	lsls	r3, r1, #4
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	08c3      	lsrs	r3, r0, #3
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x184>
 80003b0:	00cb      	lsls	r3, r1, #3
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0883      	lsrs	r3, r0, #2
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x190>
 80003bc:	008b      	lsls	r3, r1, #2
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	d2d9      	bcs.n	8000378 <__divsi3+0x148>
 80003c4:	0843      	lsrs	r3, r0, #1
 80003c6:	428b      	cmp	r3, r1
 80003c8:	d301      	bcc.n	80003ce <__divsi3+0x19e>
 80003ca:	004b      	lsls	r3, r1, #1
 80003cc:	1ac0      	subs	r0, r0, r3
 80003ce:	4152      	adcs	r2, r2
 80003d0:	1a41      	subs	r1, r0, r1
 80003d2:	d200      	bcs.n	80003d6 <__divsi3+0x1a6>
 80003d4:	4601      	mov	r1, r0
 80003d6:	4663      	mov	r3, ip
 80003d8:	4152      	adcs	r2, r2
 80003da:	105b      	asrs	r3, r3, #1
 80003dc:	4610      	mov	r0, r2
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x1b4>
 80003e0:	4240      	negs	r0, r0
 80003e2:	2b00      	cmp	r3, #0
 80003e4:	d500      	bpl.n	80003e8 <__divsi3+0x1b8>
 80003e6:	4249      	negs	r1, r1
 80003e8:	4770      	bx	lr
 80003ea:	4663      	mov	r3, ip
 80003ec:	105b      	asrs	r3, r3, #1
 80003ee:	d300      	bcc.n	80003f2 <__divsi3+0x1c2>
 80003f0:	4240      	negs	r0, r0
 80003f2:	b501      	push	{r0, lr}
 80003f4:	2000      	movs	r0, #0
 80003f6:	f000 f805 	bl	8000404 <__aeabi_idiv0>
 80003fa:	bd02      	pop	{r1, pc}

080003fc <__aeabi_idivmod>:
 80003fc:	2900      	cmp	r1, #0
 80003fe:	d0f8      	beq.n	80003f2 <__divsi3+0x1c2>
 8000400:	e716      	b.n	8000230 <__divsi3>
 8000402:	4770      	bx	lr

08000404 <__aeabi_idiv0>:
 8000404:	4770      	bx	lr
 8000406:	46c0      	nop			@ (mov r8, r8)

08000408 <__aeabi_dmul>:
 8000408:	b5f0      	push	{r4, r5, r6, r7, lr}
 800040a:	4657      	mov	r7, sl
 800040c:	46de      	mov	lr, fp
 800040e:	464e      	mov	r6, r9
 8000410:	4645      	mov	r5, r8
 8000412:	b5e0      	push	{r5, r6, r7, lr}
 8000414:	001f      	movs	r7, r3
 8000416:	030b      	lsls	r3, r1, #12
 8000418:	0b1b      	lsrs	r3, r3, #12
 800041a:	0016      	movs	r6, r2
 800041c:	469a      	mov	sl, r3
 800041e:	0fca      	lsrs	r2, r1, #31
 8000420:	004b      	lsls	r3, r1, #1
 8000422:	0004      	movs	r4, r0
 8000424:	4693      	mov	fp, r2
 8000426:	b087      	sub	sp, #28
 8000428:	0d5b      	lsrs	r3, r3, #21
 800042a:	d100      	bne.n	800042e <__aeabi_dmul+0x26>
 800042c:	e0d5      	b.n	80005da <__aeabi_dmul+0x1d2>
 800042e:	4abb      	ldr	r2, [pc, #748]	@ (800071c <__aeabi_dmul+0x314>)
 8000430:	4293      	cmp	r3, r2
 8000432:	d100      	bne.n	8000436 <__aeabi_dmul+0x2e>
 8000434:	e0f8      	b.n	8000628 <__aeabi_dmul+0x220>
 8000436:	4651      	mov	r1, sl
 8000438:	0f42      	lsrs	r2, r0, #29
 800043a:	00c9      	lsls	r1, r1, #3
 800043c:	430a      	orrs	r2, r1
 800043e:	2180      	movs	r1, #128	@ 0x80
 8000440:	0409      	lsls	r1, r1, #16
 8000442:	4311      	orrs	r1, r2
 8000444:	00c2      	lsls	r2, r0, #3
 8000446:	4691      	mov	r9, r2
 8000448:	4ab5      	ldr	r2, [pc, #724]	@ (8000720 <__aeabi_dmul+0x318>)
 800044a:	468a      	mov	sl, r1
 800044c:	189d      	adds	r5, r3, r2
 800044e:	2300      	movs	r3, #0
 8000450:	4698      	mov	r8, r3
 8000452:	9302      	str	r3, [sp, #8]
 8000454:	033c      	lsls	r4, r7, #12
 8000456:	007b      	lsls	r3, r7, #1
 8000458:	0ffa      	lsrs	r2, r7, #31
 800045a:	0030      	movs	r0, r6
 800045c:	0b24      	lsrs	r4, r4, #12
 800045e:	0d5b      	lsrs	r3, r3, #21
 8000460:	9200      	str	r2, [sp, #0]
 8000462:	d100      	bne.n	8000466 <__aeabi_dmul+0x5e>
 8000464:	e096      	b.n	8000594 <__aeabi_dmul+0x18c>
 8000466:	4aad      	ldr	r2, [pc, #692]	@ (800071c <__aeabi_dmul+0x314>)
 8000468:	4293      	cmp	r3, r2
 800046a:	d031      	beq.n	80004d0 <__aeabi_dmul+0xc8>
 800046c:	0f72      	lsrs	r2, r6, #29
 800046e:	00e4      	lsls	r4, r4, #3
 8000470:	4322      	orrs	r2, r4
 8000472:	2480      	movs	r4, #128	@ 0x80
 8000474:	0424      	lsls	r4, r4, #16
 8000476:	4314      	orrs	r4, r2
 8000478:	4aa9      	ldr	r2, [pc, #676]	@ (8000720 <__aeabi_dmul+0x318>)
 800047a:	00f0      	lsls	r0, r6, #3
 800047c:	4694      	mov	ip, r2
 800047e:	4463      	add	r3, ip
 8000480:	195b      	adds	r3, r3, r5
 8000482:	1c5a      	adds	r2, r3, #1
 8000484:	9201      	str	r2, [sp, #4]
 8000486:	4642      	mov	r2, r8
 8000488:	2600      	movs	r6, #0
 800048a:	2a0a      	cmp	r2, #10
 800048c:	dc42      	bgt.n	8000514 <__aeabi_dmul+0x10c>
 800048e:	465a      	mov	r2, fp
 8000490:	9900      	ldr	r1, [sp, #0]
 8000492:	404a      	eors	r2, r1
 8000494:	4693      	mov	fp, r2
 8000496:	4642      	mov	r2, r8
 8000498:	2a02      	cmp	r2, #2
 800049a:	dc32      	bgt.n	8000502 <__aeabi_dmul+0xfa>
 800049c:	3a01      	subs	r2, #1
 800049e:	2a01      	cmp	r2, #1
 80004a0:	d900      	bls.n	80004a4 <__aeabi_dmul+0x9c>
 80004a2:	e149      	b.n	8000738 <__aeabi_dmul+0x330>
 80004a4:	2e02      	cmp	r6, #2
 80004a6:	d100      	bne.n	80004aa <__aeabi_dmul+0xa2>
 80004a8:	e0ca      	b.n	8000640 <__aeabi_dmul+0x238>
 80004aa:	2e01      	cmp	r6, #1
 80004ac:	d13d      	bne.n	800052a <__aeabi_dmul+0x122>
 80004ae:	2300      	movs	r3, #0
 80004b0:	2400      	movs	r4, #0
 80004b2:	2200      	movs	r2, #0
 80004b4:	0010      	movs	r0, r2
 80004b6:	465a      	mov	r2, fp
 80004b8:	051b      	lsls	r3, r3, #20
 80004ba:	4323      	orrs	r3, r4
 80004bc:	07d2      	lsls	r2, r2, #31
 80004be:	4313      	orrs	r3, r2
 80004c0:	0019      	movs	r1, r3
 80004c2:	b007      	add	sp, #28
 80004c4:	bcf0      	pop	{r4, r5, r6, r7}
 80004c6:	46bb      	mov	fp, r7
 80004c8:	46b2      	mov	sl, r6
 80004ca:	46a9      	mov	r9, r5
 80004cc:	46a0      	mov	r8, r4
 80004ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004d0:	4b92      	ldr	r3, [pc, #584]	@ (800071c <__aeabi_dmul+0x314>)
 80004d2:	4326      	orrs	r6, r4
 80004d4:	18eb      	adds	r3, r5, r3
 80004d6:	2e00      	cmp	r6, #0
 80004d8:	d100      	bne.n	80004dc <__aeabi_dmul+0xd4>
 80004da:	e0bb      	b.n	8000654 <__aeabi_dmul+0x24c>
 80004dc:	2203      	movs	r2, #3
 80004de:	4641      	mov	r1, r8
 80004e0:	4311      	orrs	r1, r2
 80004e2:	465a      	mov	r2, fp
 80004e4:	4688      	mov	r8, r1
 80004e6:	9900      	ldr	r1, [sp, #0]
 80004e8:	404a      	eors	r2, r1
 80004ea:	2180      	movs	r1, #128	@ 0x80
 80004ec:	0109      	lsls	r1, r1, #4
 80004ee:	468c      	mov	ip, r1
 80004f0:	0029      	movs	r1, r5
 80004f2:	4461      	add	r1, ip
 80004f4:	9101      	str	r1, [sp, #4]
 80004f6:	4641      	mov	r1, r8
 80004f8:	290a      	cmp	r1, #10
 80004fa:	dd00      	ble.n	80004fe <__aeabi_dmul+0xf6>
 80004fc:	e233      	b.n	8000966 <__aeabi_dmul+0x55e>
 80004fe:	4693      	mov	fp, r2
 8000500:	2603      	movs	r6, #3
 8000502:	4642      	mov	r2, r8
 8000504:	2701      	movs	r7, #1
 8000506:	4097      	lsls	r7, r2
 8000508:	21a6      	movs	r1, #166	@ 0xa6
 800050a:	003a      	movs	r2, r7
 800050c:	00c9      	lsls	r1, r1, #3
 800050e:	400a      	ands	r2, r1
 8000510:	420f      	tst	r7, r1
 8000512:	d031      	beq.n	8000578 <__aeabi_dmul+0x170>
 8000514:	9e02      	ldr	r6, [sp, #8]
 8000516:	2e02      	cmp	r6, #2
 8000518:	d100      	bne.n	800051c <__aeabi_dmul+0x114>
 800051a:	e235      	b.n	8000988 <__aeabi_dmul+0x580>
 800051c:	2e03      	cmp	r6, #3
 800051e:	d100      	bne.n	8000522 <__aeabi_dmul+0x11a>
 8000520:	e1d2      	b.n	80008c8 <__aeabi_dmul+0x4c0>
 8000522:	4654      	mov	r4, sl
 8000524:	4648      	mov	r0, r9
 8000526:	2e01      	cmp	r6, #1
 8000528:	d0c1      	beq.n	80004ae <__aeabi_dmul+0xa6>
 800052a:	9a01      	ldr	r2, [sp, #4]
 800052c:	4b7d      	ldr	r3, [pc, #500]	@ (8000724 <__aeabi_dmul+0x31c>)
 800052e:	4694      	mov	ip, r2
 8000530:	4463      	add	r3, ip
 8000532:	2b00      	cmp	r3, #0
 8000534:	dc00      	bgt.n	8000538 <__aeabi_dmul+0x130>
 8000536:	e0c0      	b.n	80006ba <__aeabi_dmul+0x2b2>
 8000538:	0742      	lsls	r2, r0, #29
 800053a:	d009      	beq.n	8000550 <__aeabi_dmul+0x148>
 800053c:	220f      	movs	r2, #15
 800053e:	4002      	ands	r2, r0
 8000540:	2a04      	cmp	r2, #4
 8000542:	d005      	beq.n	8000550 <__aeabi_dmul+0x148>
 8000544:	1d02      	adds	r2, r0, #4
 8000546:	4282      	cmp	r2, r0
 8000548:	4180      	sbcs	r0, r0
 800054a:	4240      	negs	r0, r0
 800054c:	1824      	adds	r4, r4, r0
 800054e:	0010      	movs	r0, r2
 8000550:	01e2      	lsls	r2, r4, #7
 8000552:	d506      	bpl.n	8000562 <__aeabi_dmul+0x15a>
 8000554:	4b74      	ldr	r3, [pc, #464]	@ (8000728 <__aeabi_dmul+0x320>)
 8000556:	9a01      	ldr	r2, [sp, #4]
 8000558:	401c      	ands	r4, r3
 800055a:	2380      	movs	r3, #128	@ 0x80
 800055c:	4694      	mov	ip, r2
 800055e:	00db      	lsls	r3, r3, #3
 8000560:	4463      	add	r3, ip
 8000562:	4a72      	ldr	r2, [pc, #456]	@ (800072c <__aeabi_dmul+0x324>)
 8000564:	4293      	cmp	r3, r2
 8000566:	dc6b      	bgt.n	8000640 <__aeabi_dmul+0x238>
 8000568:	0762      	lsls	r2, r4, #29
 800056a:	08c0      	lsrs	r0, r0, #3
 800056c:	0264      	lsls	r4, r4, #9
 800056e:	055b      	lsls	r3, r3, #21
 8000570:	4302      	orrs	r2, r0
 8000572:	0b24      	lsrs	r4, r4, #12
 8000574:	0d5b      	lsrs	r3, r3, #21
 8000576:	e79d      	b.n	80004b4 <__aeabi_dmul+0xac>
 8000578:	2190      	movs	r1, #144	@ 0x90
 800057a:	0089      	lsls	r1, r1, #2
 800057c:	420f      	tst	r7, r1
 800057e:	d163      	bne.n	8000648 <__aeabi_dmul+0x240>
 8000580:	2288      	movs	r2, #136	@ 0x88
 8000582:	423a      	tst	r2, r7
 8000584:	d100      	bne.n	8000588 <__aeabi_dmul+0x180>
 8000586:	e0d7      	b.n	8000738 <__aeabi_dmul+0x330>
 8000588:	9b00      	ldr	r3, [sp, #0]
 800058a:	46a2      	mov	sl, r4
 800058c:	469b      	mov	fp, r3
 800058e:	4681      	mov	r9, r0
 8000590:	9602      	str	r6, [sp, #8]
 8000592:	e7bf      	b.n	8000514 <__aeabi_dmul+0x10c>
 8000594:	0023      	movs	r3, r4
 8000596:	4333      	orrs	r3, r6
 8000598:	d100      	bne.n	800059c <__aeabi_dmul+0x194>
 800059a:	e07f      	b.n	800069c <__aeabi_dmul+0x294>
 800059c:	2c00      	cmp	r4, #0
 800059e:	d100      	bne.n	80005a2 <__aeabi_dmul+0x19a>
 80005a0:	e1ad      	b.n	80008fe <__aeabi_dmul+0x4f6>
 80005a2:	0020      	movs	r0, r4
 80005a4:	f000 faaa 	bl	8000afc <__clzsi2>
 80005a8:	0002      	movs	r2, r0
 80005aa:	0003      	movs	r3, r0
 80005ac:	3a0b      	subs	r2, #11
 80005ae:	201d      	movs	r0, #29
 80005b0:	0019      	movs	r1, r3
 80005b2:	1a82      	subs	r2, r0, r2
 80005b4:	0030      	movs	r0, r6
 80005b6:	3908      	subs	r1, #8
 80005b8:	40d0      	lsrs	r0, r2
 80005ba:	408c      	lsls	r4, r1
 80005bc:	4304      	orrs	r4, r0
 80005be:	0030      	movs	r0, r6
 80005c0:	4088      	lsls	r0, r1
 80005c2:	4a5b      	ldr	r2, [pc, #364]	@ (8000730 <__aeabi_dmul+0x328>)
 80005c4:	1aeb      	subs	r3, r5, r3
 80005c6:	4694      	mov	ip, r2
 80005c8:	4463      	add	r3, ip
 80005ca:	1c5a      	adds	r2, r3, #1
 80005cc:	9201      	str	r2, [sp, #4]
 80005ce:	4642      	mov	r2, r8
 80005d0:	2600      	movs	r6, #0
 80005d2:	2a0a      	cmp	r2, #10
 80005d4:	dc00      	bgt.n	80005d8 <__aeabi_dmul+0x1d0>
 80005d6:	e75a      	b.n	800048e <__aeabi_dmul+0x86>
 80005d8:	e79c      	b.n	8000514 <__aeabi_dmul+0x10c>
 80005da:	4653      	mov	r3, sl
 80005dc:	4303      	orrs	r3, r0
 80005de:	4699      	mov	r9, r3
 80005e0:	d054      	beq.n	800068c <__aeabi_dmul+0x284>
 80005e2:	4653      	mov	r3, sl
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d100      	bne.n	80005ea <__aeabi_dmul+0x1e2>
 80005e8:	e177      	b.n	80008da <__aeabi_dmul+0x4d2>
 80005ea:	4650      	mov	r0, sl
 80005ec:	f000 fa86 	bl	8000afc <__clzsi2>
 80005f0:	230b      	movs	r3, #11
 80005f2:	425b      	negs	r3, r3
 80005f4:	469c      	mov	ip, r3
 80005f6:	0002      	movs	r2, r0
 80005f8:	4484      	add	ip, r0
 80005fa:	0011      	movs	r1, r2
 80005fc:	4650      	mov	r0, sl
 80005fe:	3908      	subs	r1, #8
 8000600:	4088      	lsls	r0, r1
 8000602:	231d      	movs	r3, #29
 8000604:	4680      	mov	r8, r0
 8000606:	4660      	mov	r0, ip
 8000608:	1a1b      	subs	r3, r3, r0
 800060a:	0020      	movs	r0, r4
 800060c:	40d8      	lsrs	r0, r3
 800060e:	0003      	movs	r3, r0
 8000610:	4640      	mov	r0, r8
 8000612:	4303      	orrs	r3, r0
 8000614:	469a      	mov	sl, r3
 8000616:	0023      	movs	r3, r4
 8000618:	408b      	lsls	r3, r1
 800061a:	4699      	mov	r9, r3
 800061c:	2300      	movs	r3, #0
 800061e:	4d44      	ldr	r5, [pc, #272]	@ (8000730 <__aeabi_dmul+0x328>)
 8000620:	4698      	mov	r8, r3
 8000622:	1aad      	subs	r5, r5, r2
 8000624:	9302      	str	r3, [sp, #8]
 8000626:	e715      	b.n	8000454 <__aeabi_dmul+0x4c>
 8000628:	4652      	mov	r2, sl
 800062a:	4302      	orrs	r2, r0
 800062c:	4691      	mov	r9, r2
 800062e:	d126      	bne.n	800067e <__aeabi_dmul+0x276>
 8000630:	2200      	movs	r2, #0
 8000632:	001d      	movs	r5, r3
 8000634:	2302      	movs	r3, #2
 8000636:	4692      	mov	sl, r2
 8000638:	3208      	adds	r2, #8
 800063a:	4690      	mov	r8, r2
 800063c:	9302      	str	r3, [sp, #8]
 800063e:	e709      	b.n	8000454 <__aeabi_dmul+0x4c>
 8000640:	2400      	movs	r4, #0
 8000642:	2200      	movs	r2, #0
 8000644:	4b35      	ldr	r3, [pc, #212]	@ (800071c <__aeabi_dmul+0x314>)
 8000646:	e735      	b.n	80004b4 <__aeabi_dmul+0xac>
 8000648:	2300      	movs	r3, #0
 800064a:	2480      	movs	r4, #128	@ 0x80
 800064c:	469b      	mov	fp, r3
 800064e:	0324      	lsls	r4, r4, #12
 8000650:	4b32      	ldr	r3, [pc, #200]	@ (800071c <__aeabi_dmul+0x314>)
 8000652:	e72f      	b.n	80004b4 <__aeabi_dmul+0xac>
 8000654:	2202      	movs	r2, #2
 8000656:	4641      	mov	r1, r8
 8000658:	4311      	orrs	r1, r2
 800065a:	2280      	movs	r2, #128	@ 0x80
 800065c:	0112      	lsls	r2, r2, #4
 800065e:	4694      	mov	ip, r2
 8000660:	002a      	movs	r2, r5
 8000662:	4462      	add	r2, ip
 8000664:	4688      	mov	r8, r1
 8000666:	9201      	str	r2, [sp, #4]
 8000668:	290a      	cmp	r1, #10
 800066a:	dd00      	ble.n	800066e <__aeabi_dmul+0x266>
 800066c:	e752      	b.n	8000514 <__aeabi_dmul+0x10c>
 800066e:	465a      	mov	r2, fp
 8000670:	2000      	movs	r0, #0
 8000672:	9900      	ldr	r1, [sp, #0]
 8000674:	0004      	movs	r4, r0
 8000676:	404a      	eors	r2, r1
 8000678:	4693      	mov	fp, r2
 800067a:	2602      	movs	r6, #2
 800067c:	e70b      	b.n	8000496 <__aeabi_dmul+0x8e>
 800067e:	220c      	movs	r2, #12
 8000680:	001d      	movs	r5, r3
 8000682:	2303      	movs	r3, #3
 8000684:	4681      	mov	r9, r0
 8000686:	4690      	mov	r8, r2
 8000688:	9302      	str	r3, [sp, #8]
 800068a:	e6e3      	b.n	8000454 <__aeabi_dmul+0x4c>
 800068c:	2300      	movs	r3, #0
 800068e:	469a      	mov	sl, r3
 8000690:	3304      	adds	r3, #4
 8000692:	4698      	mov	r8, r3
 8000694:	3b03      	subs	r3, #3
 8000696:	2500      	movs	r5, #0
 8000698:	9302      	str	r3, [sp, #8]
 800069a:	e6db      	b.n	8000454 <__aeabi_dmul+0x4c>
 800069c:	4642      	mov	r2, r8
 800069e:	3301      	adds	r3, #1
 80006a0:	431a      	orrs	r2, r3
 80006a2:	002b      	movs	r3, r5
 80006a4:	4690      	mov	r8, r2
 80006a6:	1c5a      	adds	r2, r3, #1
 80006a8:	9201      	str	r2, [sp, #4]
 80006aa:	4642      	mov	r2, r8
 80006ac:	2400      	movs	r4, #0
 80006ae:	2000      	movs	r0, #0
 80006b0:	2601      	movs	r6, #1
 80006b2:	2a0a      	cmp	r2, #10
 80006b4:	dc00      	bgt.n	80006b8 <__aeabi_dmul+0x2b0>
 80006b6:	e6ea      	b.n	800048e <__aeabi_dmul+0x86>
 80006b8:	e72c      	b.n	8000514 <__aeabi_dmul+0x10c>
 80006ba:	2201      	movs	r2, #1
 80006bc:	1ad2      	subs	r2, r2, r3
 80006be:	2a38      	cmp	r2, #56	@ 0x38
 80006c0:	dd00      	ble.n	80006c4 <__aeabi_dmul+0x2bc>
 80006c2:	e6f4      	b.n	80004ae <__aeabi_dmul+0xa6>
 80006c4:	2a1f      	cmp	r2, #31
 80006c6:	dc00      	bgt.n	80006ca <__aeabi_dmul+0x2c2>
 80006c8:	e12a      	b.n	8000920 <__aeabi_dmul+0x518>
 80006ca:	211f      	movs	r1, #31
 80006cc:	4249      	negs	r1, r1
 80006ce:	1acb      	subs	r3, r1, r3
 80006d0:	0021      	movs	r1, r4
 80006d2:	40d9      	lsrs	r1, r3
 80006d4:	000b      	movs	r3, r1
 80006d6:	2a20      	cmp	r2, #32
 80006d8:	d005      	beq.n	80006e6 <__aeabi_dmul+0x2de>
 80006da:	4a16      	ldr	r2, [pc, #88]	@ (8000734 <__aeabi_dmul+0x32c>)
 80006dc:	9d01      	ldr	r5, [sp, #4]
 80006de:	4694      	mov	ip, r2
 80006e0:	4465      	add	r5, ip
 80006e2:	40ac      	lsls	r4, r5
 80006e4:	4320      	orrs	r0, r4
 80006e6:	1e42      	subs	r2, r0, #1
 80006e8:	4190      	sbcs	r0, r2
 80006ea:	4318      	orrs	r0, r3
 80006ec:	2307      	movs	r3, #7
 80006ee:	0019      	movs	r1, r3
 80006f0:	2400      	movs	r4, #0
 80006f2:	4001      	ands	r1, r0
 80006f4:	4203      	tst	r3, r0
 80006f6:	d00c      	beq.n	8000712 <__aeabi_dmul+0x30a>
 80006f8:	230f      	movs	r3, #15
 80006fa:	4003      	ands	r3, r0
 80006fc:	2b04      	cmp	r3, #4
 80006fe:	d100      	bne.n	8000702 <__aeabi_dmul+0x2fa>
 8000700:	e140      	b.n	8000984 <__aeabi_dmul+0x57c>
 8000702:	1d03      	adds	r3, r0, #4
 8000704:	4283      	cmp	r3, r0
 8000706:	41a4      	sbcs	r4, r4
 8000708:	0018      	movs	r0, r3
 800070a:	4264      	negs	r4, r4
 800070c:	0761      	lsls	r1, r4, #29
 800070e:	0264      	lsls	r4, r4, #9
 8000710:	0b24      	lsrs	r4, r4, #12
 8000712:	08c2      	lsrs	r2, r0, #3
 8000714:	2300      	movs	r3, #0
 8000716:	430a      	orrs	r2, r1
 8000718:	e6cc      	b.n	80004b4 <__aeabi_dmul+0xac>
 800071a:	46c0      	nop			@ (mov r8, r8)
 800071c:	000007ff 	.word	0x000007ff
 8000720:	fffffc01 	.word	0xfffffc01
 8000724:	000003ff 	.word	0x000003ff
 8000728:	feffffff 	.word	0xfeffffff
 800072c:	000007fe 	.word	0x000007fe
 8000730:	fffffc0d 	.word	0xfffffc0d
 8000734:	0000043e 	.word	0x0000043e
 8000738:	4649      	mov	r1, r9
 800073a:	464a      	mov	r2, r9
 800073c:	0409      	lsls	r1, r1, #16
 800073e:	0c09      	lsrs	r1, r1, #16
 8000740:	000d      	movs	r5, r1
 8000742:	0c16      	lsrs	r6, r2, #16
 8000744:	0c02      	lsrs	r2, r0, #16
 8000746:	0400      	lsls	r0, r0, #16
 8000748:	0c00      	lsrs	r0, r0, #16
 800074a:	4345      	muls	r5, r0
 800074c:	46ac      	mov	ip, r5
 800074e:	0005      	movs	r5, r0
 8000750:	4375      	muls	r5, r6
 8000752:	46a8      	mov	r8, r5
 8000754:	0015      	movs	r5, r2
 8000756:	000f      	movs	r7, r1
 8000758:	4375      	muls	r5, r6
 800075a:	9200      	str	r2, [sp, #0]
 800075c:	9502      	str	r5, [sp, #8]
 800075e:	002a      	movs	r2, r5
 8000760:	9d00      	ldr	r5, [sp, #0]
 8000762:	436f      	muls	r7, r5
 8000764:	4665      	mov	r5, ip
 8000766:	0c2d      	lsrs	r5, r5, #16
 8000768:	46a9      	mov	r9, r5
 800076a:	4447      	add	r7, r8
 800076c:	444f      	add	r7, r9
 800076e:	45b8      	cmp	r8, r7
 8000770:	d905      	bls.n	800077e <__aeabi_dmul+0x376>
 8000772:	0015      	movs	r5, r2
 8000774:	2280      	movs	r2, #128	@ 0x80
 8000776:	0252      	lsls	r2, r2, #9
 8000778:	4690      	mov	r8, r2
 800077a:	4445      	add	r5, r8
 800077c:	9502      	str	r5, [sp, #8]
 800077e:	0c3d      	lsrs	r5, r7, #16
 8000780:	9503      	str	r5, [sp, #12]
 8000782:	4665      	mov	r5, ip
 8000784:	042d      	lsls	r5, r5, #16
 8000786:	043f      	lsls	r7, r7, #16
 8000788:	0c2d      	lsrs	r5, r5, #16
 800078a:	46ac      	mov	ip, r5
 800078c:	003d      	movs	r5, r7
 800078e:	4465      	add	r5, ip
 8000790:	9504      	str	r5, [sp, #16]
 8000792:	0c25      	lsrs	r5, r4, #16
 8000794:	0424      	lsls	r4, r4, #16
 8000796:	0c24      	lsrs	r4, r4, #16
 8000798:	46ac      	mov	ip, r5
 800079a:	0025      	movs	r5, r4
 800079c:	4375      	muls	r5, r6
 800079e:	46a8      	mov	r8, r5
 80007a0:	4665      	mov	r5, ip
 80007a2:	000f      	movs	r7, r1
 80007a4:	4369      	muls	r1, r5
 80007a6:	4441      	add	r1, r8
 80007a8:	4689      	mov	r9, r1
 80007aa:	4367      	muls	r7, r4
 80007ac:	0c39      	lsrs	r1, r7, #16
 80007ae:	4449      	add	r1, r9
 80007b0:	436e      	muls	r6, r5
 80007b2:	4588      	cmp	r8, r1
 80007b4:	d903      	bls.n	80007be <__aeabi_dmul+0x3b6>
 80007b6:	2280      	movs	r2, #128	@ 0x80
 80007b8:	0252      	lsls	r2, r2, #9
 80007ba:	4690      	mov	r8, r2
 80007bc:	4446      	add	r6, r8
 80007be:	0c0d      	lsrs	r5, r1, #16
 80007c0:	46a8      	mov	r8, r5
 80007c2:	0035      	movs	r5, r6
 80007c4:	4445      	add	r5, r8
 80007c6:	9505      	str	r5, [sp, #20]
 80007c8:	9d03      	ldr	r5, [sp, #12]
 80007ca:	043f      	lsls	r7, r7, #16
 80007cc:	46a8      	mov	r8, r5
 80007ce:	0c3f      	lsrs	r7, r7, #16
 80007d0:	0409      	lsls	r1, r1, #16
 80007d2:	19c9      	adds	r1, r1, r7
 80007d4:	4488      	add	r8, r1
 80007d6:	4645      	mov	r5, r8
 80007d8:	9503      	str	r5, [sp, #12]
 80007da:	4655      	mov	r5, sl
 80007dc:	042e      	lsls	r6, r5, #16
 80007de:	0c36      	lsrs	r6, r6, #16
 80007e0:	0c2f      	lsrs	r7, r5, #16
 80007e2:	0035      	movs	r5, r6
 80007e4:	4345      	muls	r5, r0
 80007e6:	4378      	muls	r0, r7
 80007e8:	4681      	mov	r9, r0
 80007ea:	0038      	movs	r0, r7
 80007ec:	46a8      	mov	r8, r5
 80007ee:	0c2d      	lsrs	r5, r5, #16
 80007f0:	46aa      	mov	sl, r5
 80007f2:	9a00      	ldr	r2, [sp, #0]
 80007f4:	4350      	muls	r0, r2
 80007f6:	4372      	muls	r2, r6
 80007f8:	444a      	add	r2, r9
 80007fa:	4452      	add	r2, sl
 80007fc:	4591      	cmp	r9, r2
 80007fe:	d903      	bls.n	8000808 <__aeabi_dmul+0x400>
 8000800:	2580      	movs	r5, #128	@ 0x80
 8000802:	026d      	lsls	r5, r5, #9
 8000804:	46a9      	mov	r9, r5
 8000806:	4448      	add	r0, r9
 8000808:	0c15      	lsrs	r5, r2, #16
 800080a:	46a9      	mov	r9, r5
 800080c:	4645      	mov	r5, r8
 800080e:	042d      	lsls	r5, r5, #16
 8000810:	0c2d      	lsrs	r5, r5, #16
 8000812:	46a8      	mov	r8, r5
 8000814:	4665      	mov	r5, ip
 8000816:	437d      	muls	r5, r7
 8000818:	0412      	lsls	r2, r2, #16
 800081a:	4448      	add	r0, r9
 800081c:	4490      	add	r8, r2
 800081e:	46a9      	mov	r9, r5
 8000820:	0032      	movs	r2, r6
 8000822:	4665      	mov	r5, ip
 8000824:	4362      	muls	r2, r4
 8000826:	436e      	muls	r6, r5
 8000828:	437c      	muls	r4, r7
 800082a:	0c17      	lsrs	r7, r2, #16
 800082c:	1936      	adds	r6, r6, r4
 800082e:	19bf      	adds	r7, r7, r6
 8000830:	42bc      	cmp	r4, r7
 8000832:	d903      	bls.n	800083c <__aeabi_dmul+0x434>
 8000834:	2480      	movs	r4, #128	@ 0x80
 8000836:	0264      	lsls	r4, r4, #9
 8000838:	46a4      	mov	ip, r4
 800083a:	44e1      	add	r9, ip
 800083c:	9c02      	ldr	r4, [sp, #8]
 800083e:	9e03      	ldr	r6, [sp, #12]
 8000840:	46a4      	mov	ip, r4
 8000842:	9d05      	ldr	r5, [sp, #20]
 8000844:	4466      	add	r6, ip
 8000846:	428e      	cmp	r6, r1
 8000848:	4189      	sbcs	r1, r1
 800084a:	46ac      	mov	ip, r5
 800084c:	0412      	lsls	r2, r2, #16
 800084e:	043c      	lsls	r4, r7, #16
 8000850:	0c12      	lsrs	r2, r2, #16
 8000852:	18a2      	adds	r2, r4, r2
 8000854:	4462      	add	r2, ip
 8000856:	4249      	negs	r1, r1
 8000858:	1854      	adds	r4, r2, r1
 800085a:	4446      	add	r6, r8
 800085c:	46a4      	mov	ip, r4
 800085e:	4546      	cmp	r6, r8
 8000860:	41a4      	sbcs	r4, r4
 8000862:	4682      	mov	sl, r0
 8000864:	4264      	negs	r4, r4
 8000866:	46a0      	mov	r8, r4
 8000868:	42aa      	cmp	r2, r5
 800086a:	4192      	sbcs	r2, r2
 800086c:	458c      	cmp	ip, r1
 800086e:	4189      	sbcs	r1, r1
 8000870:	44e2      	add	sl, ip
 8000872:	44d0      	add	r8, sl
 8000874:	4249      	negs	r1, r1
 8000876:	4252      	negs	r2, r2
 8000878:	430a      	orrs	r2, r1
 800087a:	45a0      	cmp	r8, r4
 800087c:	41a4      	sbcs	r4, r4
 800087e:	4582      	cmp	sl, r0
 8000880:	4189      	sbcs	r1, r1
 8000882:	4264      	negs	r4, r4
 8000884:	4249      	negs	r1, r1
 8000886:	430c      	orrs	r4, r1
 8000888:	4641      	mov	r1, r8
 800088a:	0c3f      	lsrs	r7, r7, #16
 800088c:	19d2      	adds	r2, r2, r7
 800088e:	1912      	adds	r2, r2, r4
 8000890:	0dcc      	lsrs	r4, r1, #23
 8000892:	9904      	ldr	r1, [sp, #16]
 8000894:	0270      	lsls	r0, r6, #9
 8000896:	4308      	orrs	r0, r1
 8000898:	1e41      	subs	r1, r0, #1
 800089a:	4188      	sbcs	r0, r1
 800089c:	4641      	mov	r1, r8
 800089e:	444a      	add	r2, r9
 80008a0:	0df6      	lsrs	r6, r6, #23
 80008a2:	0252      	lsls	r2, r2, #9
 80008a4:	4330      	orrs	r0, r6
 80008a6:	0249      	lsls	r1, r1, #9
 80008a8:	4314      	orrs	r4, r2
 80008aa:	4308      	orrs	r0, r1
 80008ac:	01d2      	lsls	r2, r2, #7
 80008ae:	d535      	bpl.n	800091c <__aeabi_dmul+0x514>
 80008b0:	2201      	movs	r2, #1
 80008b2:	0843      	lsrs	r3, r0, #1
 80008b4:	4002      	ands	r2, r0
 80008b6:	4313      	orrs	r3, r2
 80008b8:	07e0      	lsls	r0, r4, #31
 80008ba:	4318      	orrs	r0, r3
 80008bc:	0864      	lsrs	r4, r4, #1
 80008be:	e634      	b.n	800052a <__aeabi_dmul+0x122>
 80008c0:	9b00      	ldr	r3, [sp, #0]
 80008c2:	46a2      	mov	sl, r4
 80008c4:	469b      	mov	fp, r3
 80008c6:	4681      	mov	r9, r0
 80008c8:	2480      	movs	r4, #128	@ 0x80
 80008ca:	4653      	mov	r3, sl
 80008cc:	0324      	lsls	r4, r4, #12
 80008ce:	431c      	orrs	r4, r3
 80008d0:	0324      	lsls	r4, r4, #12
 80008d2:	464a      	mov	r2, r9
 80008d4:	4b2e      	ldr	r3, [pc, #184]	@ (8000990 <__aeabi_dmul+0x588>)
 80008d6:	0b24      	lsrs	r4, r4, #12
 80008d8:	e5ec      	b.n	80004b4 <__aeabi_dmul+0xac>
 80008da:	f000 f90f 	bl	8000afc <__clzsi2>
 80008de:	2315      	movs	r3, #21
 80008e0:	469c      	mov	ip, r3
 80008e2:	4484      	add	ip, r0
 80008e4:	0002      	movs	r2, r0
 80008e6:	4663      	mov	r3, ip
 80008e8:	3220      	adds	r2, #32
 80008ea:	2b1c      	cmp	r3, #28
 80008ec:	dc00      	bgt.n	80008f0 <__aeabi_dmul+0x4e8>
 80008ee:	e684      	b.n	80005fa <__aeabi_dmul+0x1f2>
 80008f0:	2300      	movs	r3, #0
 80008f2:	4699      	mov	r9, r3
 80008f4:	0023      	movs	r3, r4
 80008f6:	3808      	subs	r0, #8
 80008f8:	4083      	lsls	r3, r0
 80008fa:	469a      	mov	sl, r3
 80008fc:	e68e      	b.n	800061c <__aeabi_dmul+0x214>
 80008fe:	f000 f8fd 	bl	8000afc <__clzsi2>
 8000902:	0002      	movs	r2, r0
 8000904:	0003      	movs	r3, r0
 8000906:	3215      	adds	r2, #21
 8000908:	3320      	adds	r3, #32
 800090a:	2a1c      	cmp	r2, #28
 800090c:	dc00      	bgt.n	8000910 <__aeabi_dmul+0x508>
 800090e:	e64e      	b.n	80005ae <__aeabi_dmul+0x1a6>
 8000910:	0002      	movs	r2, r0
 8000912:	0034      	movs	r4, r6
 8000914:	3a08      	subs	r2, #8
 8000916:	2000      	movs	r0, #0
 8000918:	4094      	lsls	r4, r2
 800091a:	e652      	b.n	80005c2 <__aeabi_dmul+0x1ba>
 800091c:	9301      	str	r3, [sp, #4]
 800091e:	e604      	b.n	800052a <__aeabi_dmul+0x122>
 8000920:	4b1c      	ldr	r3, [pc, #112]	@ (8000994 <__aeabi_dmul+0x58c>)
 8000922:	0021      	movs	r1, r4
 8000924:	469c      	mov	ip, r3
 8000926:	0003      	movs	r3, r0
 8000928:	9d01      	ldr	r5, [sp, #4]
 800092a:	40d3      	lsrs	r3, r2
 800092c:	4465      	add	r5, ip
 800092e:	40a9      	lsls	r1, r5
 8000930:	4319      	orrs	r1, r3
 8000932:	0003      	movs	r3, r0
 8000934:	40ab      	lsls	r3, r5
 8000936:	1e58      	subs	r0, r3, #1
 8000938:	4183      	sbcs	r3, r0
 800093a:	4319      	orrs	r1, r3
 800093c:	0008      	movs	r0, r1
 800093e:	40d4      	lsrs	r4, r2
 8000940:	074b      	lsls	r3, r1, #29
 8000942:	d009      	beq.n	8000958 <__aeabi_dmul+0x550>
 8000944:	230f      	movs	r3, #15
 8000946:	400b      	ands	r3, r1
 8000948:	2b04      	cmp	r3, #4
 800094a:	d005      	beq.n	8000958 <__aeabi_dmul+0x550>
 800094c:	1d0b      	adds	r3, r1, #4
 800094e:	428b      	cmp	r3, r1
 8000950:	4180      	sbcs	r0, r0
 8000952:	4240      	negs	r0, r0
 8000954:	1824      	adds	r4, r4, r0
 8000956:	0018      	movs	r0, r3
 8000958:	0223      	lsls	r3, r4, #8
 800095a:	d400      	bmi.n	800095e <__aeabi_dmul+0x556>
 800095c:	e6d6      	b.n	800070c <__aeabi_dmul+0x304>
 800095e:	2301      	movs	r3, #1
 8000960:	2400      	movs	r4, #0
 8000962:	2200      	movs	r2, #0
 8000964:	e5a6      	b.n	80004b4 <__aeabi_dmul+0xac>
 8000966:	290f      	cmp	r1, #15
 8000968:	d1aa      	bne.n	80008c0 <__aeabi_dmul+0x4b8>
 800096a:	2380      	movs	r3, #128	@ 0x80
 800096c:	4652      	mov	r2, sl
 800096e:	031b      	lsls	r3, r3, #12
 8000970:	421a      	tst	r2, r3
 8000972:	d0a9      	beq.n	80008c8 <__aeabi_dmul+0x4c0>
 8000974:	421c      	tst	r4, r3
 8000976:	d1a7      	bne.n	80008c8 <__aeabi_dmul+0x4c0>
 8000978:	431c      	orrs	r4, r3
 800097a:	9b00      	ldr	r3, [sp, #0]
 800097c:	0002      	movs	r2, r0
 800097e:	469b      	mov	fp, r3
 8000980:	4b03      	ldr	r3, [pc, #12]	@ (8000990 <__aeabi_dmul+0x588>)
 8000982:	e597      	b.n	80004b4 <__aeabi_dmul+0xac>
 8000984:	2400      	movs	r4, #0
 8000986:	e6c1      	b.n	800070c <__aeabi_dmul+0x304>
 8000988:	2400      	movs	r4, #0
 800098a:	4b01      	ldr	r3, [pc, #4]	@ (8000990 <__aeabi_dmul+0x588>)
 800098c:	0022      	movs	r2, r4
 800098e:	e591      	b.n	80004b4 <__aeabi_dmul+0xac>
 8000990:	000007ff 	.word	0x000007ff
 8000994:	0000041e 	.word	0x0000041e

08000998 <__aeabi_i2d>:
 8000998:	b570      	push	{r4, r5, r6, lr}
 800099a:	2800      	cmp	r0, #0
 800099c:	d016      	beq.n	80009cc <__aeabi_i2d+0x34>
 800099e:	17c3      	asrs	r3, r0, #31
 80009a0:	18c5      	adds	r5, r0, r3
 80009a2:	405d      	eors	r5, r3
 80009a4:	0fc4      	lsrs	r4, r0, #31
 80009a6:	0028      	movs	r0, r5
 80009a8:	f000 f8a8 	bl	8000afc <__clzsi2>
 80009ac:	4b10      	ldr	r3, [pc, #64]	@ (80009f0 <__aeabi_i2d+0x58>)
 80009ae:	1a1b      	subs	r3, r3, r0
 80009b0:	055b      	lsls	r3, r3, #21
 80009b2:	0d5b      	lsrs	r3, r3, #21
 80009b4:	280a      	cmp	r0, #10
 80009b6:	dc14      	bgt.n	80009e2 <__aeabi_i2d+0x4a>
 80009b8:	0002      	movs	r2, r0
 80009ba:	002e      	movs	r6, r5
 80009bc:	3215      	adds	r2, #21
 80009be:	4096      	lsls	r6, r2
 80009c0:	220b      	movs	r2, #11
 80009c2:	1a12      	subs	r2, r2, r0
 80009c4:	40d5      	lsrs	r5, r2
 80009c6:	032d      	lsls	r5, r5, #12
 80009c8:	0b2d      	lsrs	r5, r5, #12
 80009ca:	e003      	b.n	80009d4 <__aeabi_i2d+0x3c>
 80009cc:	2400      	movs	r4, #0
 80009ce:	2300      	movs	r3, #0
 80009d0:	2500      	movs	r5, #0
 80009d2:	2600      	movs	r6, #0
 80009d4:	051b      	lsls	r3, r3, #20
 80009d6:	432b      	orrs	r3, r5
 80009d8:	07e4      	lsls	r4, r4, #31
 80009da:	4323      	orrs	r3, r4
 80009dc:	0030      	movs	r0, r6
 80009de:	0019      	movs	r1, r3
 80009e0:	bd70      	pop	{r4, r5, r6, pc}
 80009e2:	380b      	subs	r0, #11
 80009e4:	4085      	lsls	r5, r0
 80009e6:	032d      	lsls	r5, r5, #12
 80009e8:	2600      	movs	r6, #0
 80009ea:	0b2d      	lsrs	r5, r5, #12
 80009ec:	e7f2      	b.n	80009d4 <__aeabi_i2d+0x3c>
 80009ee:	46c0      	nop			@ (mov r8, r8)
 80009f0:	0000041e 	.word	0x0000041e

080009f4 <__aeabi_d2f>:
 80009f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80009f6:	004b      	lsls	r3, r1, #1
 80009f8:	030f      	lsls	r7, r1, #12
 80009fa:	0d5b      	lsrs	r3, r3, #21
 80009fc:	4c3b      	ldr	r4, [pc, #236]	@ (8000aec <__aeabi_d2f+0xf8>)
 80009fe:	0f45      	lsrs	r5, r0, #29
 8000a00:	b083      	sub	sp, #12
 8000a02:	0a7f      	lsrs	r7, r7, #9
 8000a04:	1c5e      	adds	r6, r3, #1
 8000a06:	432f      	orrs	r7, r5
 8000a08:	9000      	str	r0, [sp, #0]
 8000a0a:	9101      	str	r1, [sp, #4]
 8000a0c:	0fca      	lsrs	r2, r1, #31
 8000a0e:	00c5      	lsls	r5, r0, #3
 8000a10:	4226      	tst	r6, r4
 8000a12:	d00b      	beq.n	8000a2c <__aeabi_d2f+0x38>
 8000a14:	4936      	ldr	r1, [pc, #216]	@ (8000af0 <__aeabi_d2f+0xfc>)
 8000a16:	185c      	adds	r4, r3, r1
 8000a18:	2cfe      	cmp	r4, #254	@ 0xfe
 8000a1a:	dd13      	ble.n	8000a44 <__aeabi_d2f+0x50>
 8000a1c:	20ff      	movs	r0, #255	@ 0xff
 8000a1e:	2300      	movs	r3, #0
 8000a20:	05c0      	lsls	r0, r0, #23
 8000a22:	4318      	orrs	r0, r3
 8000a24:	07d2      	lsls	r2, r2, #31
 8000a26:	4310      	orrs	r0, r2
 8000a28:	b003      	add	sp, #12
 8000a2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d102      	bne.n	8000a36 <__aeabi_d2f+0x42>
 8000a30:	2000      	movs	r0, #0
 8000a32:	2300      	movs	r3, #0
 8000a34:	e7f4      	b.n	8000a20 <__aeabi_d2f+0x2c>
 8000a36:	433d      	orrs	r5, r7
 8000a38:	d0f0      	beq.n	8000a1c <__aeabi_d2f+0x28>
 8000a3a:	2380      	movs	r3, #128	@ 0x80
 8000a3c:	03db      	lsls	r3, r3, #15
 8000a3e:	20ff      	movs	r0, #255	@ 0xff
 8000a40:	433b      	orrs	r3, r7
 8000a42:	e7ed      	b.n	8000a20 <__aeabi_d2f+0x2c>
 8000a44:	2c00      	cmp	r4, #0
 8000a46:	dd14      	ble.n	8000a72 <__aeabi_d2f+0x7e>
 8000a48:	9b00      	ldr	r3, [sp, #0]
 8000a4a:	00ff      	lsls	r7, r7, #3
 8000a4c:	019b      	lsls	r3, r3, #6
 8000a4e:	1e58      	subs	r0, r3, #1
 8000a50:	4183      	sbcs	r3, r0
 8000a52:	0f69      	lsrs	r1, r5, #29
 8000a54:	433b      	orrs	r3, r7
 8000a56:	430b      	orrs	r3, r1
 8000a58:	0759      	lsls	r1, r3, #29
 8000a5a:	d041      	beq.n	8000ae0 <__aeabi_d2f+0xec>
 8000a5c:	210f      	movs	r1, #15
 8000a5e:	4019      	ands	r1, r3
 8000a60:	2904      	cmp	r1, #4
 8000a62:	d028      	beq.n	8000ab6 <__aeabi_d2f+0xc2>
 8000a64:	3304      	adds	r3, #4
 8000a66:	0159      	lsls	r1, r3, #5
 8000a68:	d525      	bpl.n	8000ab6 <__aeabi_d2f+0xc2>
 8000a6a:	3401      	adds	r4, #1
 8000a6c:	2300      	movs	r3, #0
 8000a6e:	b2e0      	uxtb	r0, r4
 8000a70:	e7d6      	b.n	8000a20 <__aeabi_d2f+0x2c>
 8000a72:	0021      	movs	r1, r4
 8000a74:	3117      	adds	r1, #23
 8000a76:	dbdb      	blt.n	8000a30 <__aeabi_d2f+0x3c>
 8000a78:	2180      	movs	r1, #128	@ 0x80
 8000a7a:	201e      	movs	r0, #30
 8000a7c:	0409      	lsls	r1, r1, #16
 8000a7e:	4339      	orrs	r1, r7
 8000a80:	1b00      	subs	r0, r0, r4
 8000a82:	281f      	cmp	r0, #31
 8000a84:	dd1b      	ble.n	8000abe <__aeabi_d2f+0xca>
 8000a86:	2602      	movs	r6, #2
 8000a88:	4276      	negs	r6, r6
 8000a8a:	1b34      	subs	r4, r6, r4
 8000a8c:	000e      	movs	r6, r1
 8000a8e:	40e6      	lsrs	r6, r4
 8000a90:	0034      	movs	r4, r6
 8000a92:	2820      	cmp	r0, #32
 8000a94:	d004      	beq.n	8000aa0 <__aeabi_d2f+0xac>
 8000a96:	4817      	ldr	r0, [pc, #92]	@ (8000af4 <__aeabi_d2f+0x100>)
 8000a98:	4684      	mov	ip, r0
 8000a9a:	4463      	add	r3, ip
 8000a9c:	4099      	lsls	r1, r3
 8000a9e:	430d      	orrs	r5, r1
 8000aa0:	002b      	movs	r3, r5
 8000aa2:	1e59      	subs	r1, r3, #1
 8000aa4:	418b      	sbcs	r3, r1
 8000aa6:	4323      	orrs	r3, r4
 8000aa8:	0759      	lsls	r1, r3, #29
 8000aaa:	d015      	beq.n	8000ad8 <__aeabi_d2f+0xe4>
 8000aac:	210f      	movs	r1, #15
 8000aae:	2400      	movs	r4, #0
 8000ab0:	4019      	ands	r1, r3
 8000ab2:	2904      	cmp	r1, #4
 8000ab4:	d117      	bne.n	8000ae6 <__aeabi_d2f+0xf2>
 8000ab6:	019b      	lsls	r3, r3, #6
 8000ab8:	0a5b      	lsrs	r3, r3, #9
 8000aba:	b2e0      	uxtb	r0, r4
 8000abc:	e7b0      	b.n	8000a20 <__aeabi_d2f+0x2c>
 8000abe:	4c0e      	ldr	r4, [pc, #56]	@ (8000af8 <__aeabi_d2f+0x104>)
 8000ac0:	191c      	adds	r4, r3, r4
 8000ac2:	002b      	movs	r3, r5
 8000ac4:	40a5      	lsls	r5, r4
 8000ac6:	40c3      	lsrs	r3, r0
 8000ac8:	40a1      	lsls	r1, r4
 8000aca:	1e68      	subs	r0, r5, #1
 8000acc:	4185      	sbcs	r5, r0
 8000ace:	4329      	orrs	r1, r5
 8000ad0:	430b      	orrs	r3, r1
 8000ad2:	2400      	movs	r4, #0
 8000ad4:	0759      	lsls	r1, r3, #29
 8000ad6:	d1c1      	bne.n	8000a5c <__aeabi_d2f+0x68>
 8000ad8:	019b      	lsls	r3, r3, #6
 8000ada:	2000      	movs	r0, #0
 8000adc:	0a5b      	lsrs	r3, r3, #9
 8000ade:	e79f      	b.n	8000a20 <__aeabi_d2f+0x2c>
 8000ae0:	08db      	lsrs	r3, r3, #3
 8000ae2:	b2e0      	uxtb	r0, r4
 8000ae4:	e79c      	b.n	8000a20 <__aeabi_d2f+0x2c>
 8000ae6:	3304      	adds	r3, #4
 8000ae8:	e7e5      	b.n	8000ab6 <__aeabi_d2f+0xc2>
 8000aea:	46c0      	nop			@ (mov r8, r8)
 8000aec:	000007fe 	.word	0x000007fe
 8000af0:	fffffc80 	.word	0xfffffc80
 8000af4:	fffffca2 	.word	0xfffffca2
 8000af8:	fffffc82 	.word	0xfffffc82

08000afc <__clzsi2>:
 8000afc:	211c      	movs	r1, #28
 8000afe:	2301      	movs	r3, #1
 8000b00:	041b      	lsls	r3, r3, #16
 8000b02:	4298      	cmp	r0, r3
 8000b04:	d301      	bcc.n	8000b0a <__clzsi2+0xe>
 8000b06:	0c00      	lsrs	r0, r0, #16
 8000b08:	3910      	subs	r1, #16
 8000b0a:	0a1b      	lsrs	r3, r3, #8
 8000b0c:	4298      	cmp	r0, r3
 8000b0e:	d301      	bcc.n	8000b14 <__clzsi2+0x18>
 8000b10:	0a00      	lsrs	r0, r0, #8
 8000b12:	3908      	subs	r1, #8
 8000b14:	091b      	lsrs	r3, r3, #4
 8000b16:	4298      	cmp	r0, r3
 8000b18:	d301      	bcc.n	8000b1e <__clzsi2+0x22>
 8000b1a:	0900      	lsrs	r0, r0, #4
 8000b1c:	3904      	subs	r1, #4
 8000b1e:	a202      	add	r2, pc, #8	@ (adr r2, 8000b28 <__clzsi2+0x2c>)
 8000b20:	5c10      	ldrb	r0, [r2, r0]
 8000b22:	1840      	adds	r0, r0, r1
 8000b24:	4770      	bx	lr
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	02020304 	.word	0x02020304
 8000b2c:	01010101 	.word	0x01010101
	...

08000b38 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b08c      	sub	sp, #48	@ 0x30
 8000b3c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b3e:	f000 fc46 	bl	80013ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b42:	f000 f8b9 	bl	8000cb8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b46:	f000 f9d1 	bl	8000eec <MX_GPIO_Init>
  MX_DMA_Init();
 8000b4a:	f000 f9b1 	bl	8000eb0 <MX_DMA_Init>
  MX_ADC1_Init();
 8000b4e:	f000 f8ff 	bl	8000d50 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000b52:	f000 f95f 	bl	8000e14 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buffer, 1);
 8000b56:	4949      	ldr	r1, [pc, #292]	@ (8000c7c <main+0x144>)
 8000b58:	4b49      	ldr	r3, [pc, #292]	@ (8000c80 <main+0x148>)
 8000b5a:	2201      	movs	r2, #1
 8000b5c:	0018      	movs	r0, r3
 8000b5e:	f000 ffad 	bl	8001abc <HAL_ADC_Start_DMA>

    /* USER CODE BEGIN 3 */

	  // UART print every 1 ms (debug)

	  if((flag&ADC_Received)==ADC_Received){
 8000b62:	4b48      	ldr	r3, [pc, #288]	@ (8000c84 <main+0x14c>)
 8000b64:	781b      	ldrb	r3, [r3, #0]
 8000b66:	001a      	movs	r2, r3
 8000b68:	2301      	movs	r3, #1
 8000b6a:	4013      	ands	r3, r2
 8000b6c:	d006      	beq.n	8000b7c <main+0x44>
//		  mA = 3.3 * (adc_buffer[0]/4096);
		  flag&= ~ADC_Received;
 8000b6e:	4b45      	ldr	r3, [pc, #276]	@ (8000c84 <main+0x14c>)
 8000b70:	781b      	ldrb	r3, [r3, #0]
 8000b72:	2201      	movs	r2, #1
 8000b74:	4393      	bics	r3, r2
 8000b76:	b2da      	uxtb	r2, r3
 8000b78:	4b42      	ldr	r3, [pc, #264]	@ (8000c84 <main+0x14c>)
 8000b7a:	701a      	strb	r2, [r3, #0]
	  }
	  if ((HAL_GetTick() - lastPrintTick) >= 1)
 8000b7c:	f000 fc9a 	bl	80014b4 <HAL_GetTick>
 8000b80:	0002      	movs	r2, r0
 8000b82:	4b41      	ldr	r3, [pc, #260]	@ (8000c88 <main+0x150>)
 8000b84:	681b      	ldr	r3, [r3, #0]
 8000b86:	429a      	cmp	r2, r3
 8000b88:	d02a      	beq.n	8000be0 <main+0xa8>
	  {
		 mA = 3.3 * (adc_buffer[0]/4096);
 8000b8a:	4b3c      	ldr	r3, [pc, #240]	@ (8000c7c <main+0x144>)
 8000b8c:	881b      	ldrh	r3, [r3, #0]
 8000b8e:	0b1b      	lsrs	r3, r3, #12
 8000b90:	b29b      	uxth	r3, r3
 8000b92:	0018      	movs	r0, r3
 8000b94:	f7ff ff00 	bl	8000998 <__aeabi_i2d>
 8000b98:	4a3c      	ldr	r2, [pc, #240]	@ (8000c8c <main+0x154>)
 8000b9a:	4b3d      	ldr	r3, [pc, #244]	@ (8000c90 <main+0x158>)
 8000b9c:	f7ff fc34 	bl	8000408 <__aeabi_dmul>
 8000ba0:	0002      	movs	r2, r0
 8000ba2:	000b      	movs	r3, r1
 8000ba4:	0010      	movs	r0, r2
 8000ba6:	0019      	movs	r1, r3
 8000ba8:	f7ff ff24 	bl	80009f4 <__aeabi_d2f>
 8000bac:	1c02      	adds	r2, r0, #0
 8000bae:	4b39      	ldr	r3, [pc, #228]	@ (8000c94 <main+0x15c>)
 8000bb0:	601a      	str	r2, [r3, #0]
		lastPrintTick = HAL_GetTick();
 8000bb2:	f000 fc7f 	bl	80014b4 <HAL_GetTick>
 8000bb6:	0002      	movs	r2, r0
 8000bb8:	4b33      	ldr	r3, [pc, #204]	@ (8000c88 <main+0x150>)
 8000bba:	601a      	str	r2, [r3, #0]
		char msg[32];
		int len = snprintf(msg, sizeof(msg), "ADC = %u\r\n", (unsigned)adc_dma_value);
 8000bbc:	4b36      	ldr	r3, [pc, #216]	@ (8000c98 <main+0x160>)
 8000bbe:	881b      	ldrh	r3, [r3, #0]
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	4a36      	ldr	r2, [pc, #216]	@ (8000c9c <main+0x164>)
 8000bc4:	0038      	movs	r0, r7
 8000bc6:	2120      	movs	r1, #32
 8000bc8:	f003 fb42 	bl	8004250 <sniprintf>
 8000bcc:	0003      	movs	r3, r0
 8000bce:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_UART_Transmit(&huart1, (uint8_t*)msg, len, HAL_MAX_DELAY);
 8000bd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000bd2:	b29a      	uxth	r2, r3
 8000bd4:	2301      	movs	r3, #1
 8000bd6:	425b      	negs	r3, r3
 8000bd8:	0039      	movs	r1, r7
 8000bda:	4831      	ldr	r0, [pc, #196]	@ (8000ca0 <main+0x168>)
 8000bdc:	f002 fdc8 	bl	8003770 <HAL_UART_Transmit>
	  }

	  // Evaluate average every X ms
	  if (buffer_filled && (HAL_GetTick() - last_eval_tick >= EVALUATE_INTERVAL_MS))
 8000be0:	4b30      	ldr	r3, [pc, #192]	@ (8000ca4 <main+0x16c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d0bc      	beq.n	8000b62 <main+0x2a>
 8000be8:	f000 fc64 	bl	80014b4 <HAL_GetTick>
 8000bec:	0002      	movs	r2, r0
 8000bee:	4b2e      	ldr	r3, [pc, #184]	@ (8000ca8 <main+0x170>)
 8000bf0:	681b      	ldr	r3, [r3, #0]
 8000bf2:	1ad3      	subs	r3, r2, r3
 8000bf4:	4a2d      	ldr	r2, [pc, #180]	@ (8000cac <main+0x174>)
 8000bf6:	4293      	cmp	r3, r2
 8000bf8:	d9b3      	bls.n	8000b62 <main+0x2a>
	  {
  //	    last_eval_tick = HAL_GetTick();

		uint32_t sum = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	62fb      	str	r3, [r7, #44]	@ 0x2c
		for (int i = 0; i < AVERAGE_SAMPLES; i++)
 8000bfe:	2300      	movs	r3, #0
 8000c00:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c02:	e00a      	b.n	8000c1a <main+0xe2>
		  sum += adc_sample_buffer[i];
 8000c04:	4b2a      	ldr	r3, [pc, #168]	@ (8000cb0 <main+0x178>)
 8000c06:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8000c08:	0052      	lsls	r2, r2, #1
 8000c0a:	5ad3      	ldrh	r3, [r2, r3]
 8000c0c:	001a      	movs	r2, r3
 8000c0e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c10:	189b      	adds	r3, r3, r2
 8000c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
		for (int i = 0; i < AVERAGE_SAMPLES; i++)
 8000c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c16:	3301      	adds	r3, #1
 8000c18:	62bb      	str	r3, [r7, #40]	@ 0x28
 8000c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000c1c:	2b63      	cmp	r3, #99	@ 0x63
 8000c1e:	ddf1      	ble.n	8000c04 <main+0xcc>

		uint16_t avg = sum / AVERAGE_SAMPLES;
 8000c20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000c22:	2164      	movs	r1, #100	@ 0x64
 8000c24:	0018      	movs	r0, r3
 8000c26:	f7ff fa79 	bl	800011c <__udivsi3>
 8000c2a:	0003      	movs	r3, r0
 8000c2c:	001a      	movs	r2, r3
 8000c2e:	2122      	movs	r1, #34	@ 0x22
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	801a      	strh	r2, [r3, #0]

		// Evaluate thresholds


		if (avg < THRESHOLD_A)
 8000c34:	187b      	adds	r3, r7, r1
 8000c36:	881a      	ldrh	r2, [r3, #0]
 8000c38:	23fa      	movs	r3, #250	@ 0xfa
 8000c3a:	009b      	lsls	r3, r3, #2
 8000c3c:	429a      	cmp	r2, r3
 8000c3e:	d207      	bcs.n	8000c50 <main+0x118>
		  HAL_GPIO_WritePin(R_GPIO_Port, R_Pin, GPIO_PIN_RESET);
 8000c40:	23a0      	movs	r3, #160	@ 0xa0
 8000c42:	05db      	lsls	r3, r3, #23
 8000c44:	2200      	movs	r2, #0
 8000c46:	2104      	movs	r1, #4
 8000c48:	0018      	movs	r0, r3
 8000c4a:	f002 f8d5 	bl	8002df8 <HAL_GPIO_WritePin>
 8000c4e:	e788      	b.n	8000b62 <main+0x2a>
		else if (avg > THRESHOLD_B)
 8000c50:	2322      	movs	r3, #34	@ 0x22
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	881b      	ldrh	r3, [r3, #0]
 8000c56:	4a17      	ldr	r2, [pc, #92]	@ (8000cb4 <main+0x17c>)
 8000c58:	4293      	cmp	r3, r2
 8000c5a:	d907      	bls.n	8000c6c <main+0x134>
		  HAL_GPIO_WritePin(G_GPIO_Port, G_Pin, GPIO_PIN_RESET);
 8000c5c:	23a0      	movs	r3, #160	@ 0xa0
 8000c5e:	05db      	lsls	r3, r3, #23
 8000c60:	2200      	movs	r2, #0
 8000c62:	2102      	movs	r1, #2
 8000c64:	0018      	movs	r0, r3
 8000c66:	f002 f8c7 	bl	8002df8 <HAL_GPIO_WritePin>
 8000c6a:	e77a      	b.n	8000b62 <main+0x2a>
		else
		  HAL_GPIO_WritePin(B_GPIO_Port, B_Pin, GPIO_PIN_RESET);
 8000c6c:	23a0      	movs	r3, #160	@ 0xa0
 8000c6e:	05db      	lsls	r3, r3, #23
 8000c70:	2200      	movs	r2, #0
 8000c72:	2120      	movs	r1, #32
 8000c74:	0018      	movs	r0, r3
 8000c76:	f002 f8bf 	bl	8002df8 <HAL_GPIO_WritePin>
	  if((flag&ADC_Received)==ADC_Received){
 8000c7a:	e772      	b.n	8000b62 <main+0x2a>
 8000c7c:	200002a8 	.word	0x200002a8
 8000c80:	20000078 	.word	0x20000078
 8000c84:	200002aa 	.word	0x200002aa
 8000c88:	200002a4 	.word	0x200002a4
 8000c8c:	66666666 	.word	0x66666666
 8000c90:	400a6666 	.word	0x400a6666
 8000c94:	200002ac 	.word	0x200002ac
 8000c98:	200002a0 	.word	0x200002a0
 8000c9c:	08004bcc 	.word	0x08004bcc
 8000ca0:	20000138 	.word	0x20000138
 8000ca4:	20000298 	.word	0x20000298
 8000ca8:	2000029c 	.word	0x2000029c
 8000cac:	000005db 	.word	0x000005db
 8000cb0:	200001cc 	.word	0x200001cc
 8000cb4:	00000bb8 	.word	0x00000bb8

08000cb8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000cb8:	b590      	push	{r4, r7, lr}
 8000cba:	b08d      	sub	sp, #52	@ 0x34
 8000cbc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000cbe:	2414      	movs	r4, #20
 8000cc0:	193b      	adds	r3, r7, r4
 8000cc2:	0018      	movs	r0, r3
 8000cc4:	231c      	movs	r3, #28
 8000cc6:	001a      	movs	r2, r3
 8000cc8:	2100      	movs	r1, #0
 8000cca:	f003 faf5 	bl	80042b8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000cce:	003b      	movs	r3, r7
 8000cd0:	0018      	movs	r0, r3
 8000cd2:	2314      	movs	r3, #20
 8000cd4:	001a      	movs	r2, r3
 8000cd6:	2100      	movs	r1, #0
 8000cd8:	f003 faee 	bl	80042b8 <memset>

  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8000cdc:	4b1b      	ldr	r3, [pc, #108]	@ (8000d4c <SystemClock_Config+0x94>)
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	4b1a      	ldr	r3, [pc, #104]	@ (8000d4c <SystemClock_Config+0x94>)
 8000ce2:	2107      	movs	r1, #7
 8000ce4:	438a      	bics	r2, r1
 8000ce6:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ce8:	193b      	adds	r3, r7, r4
 8000cea:	2202      	movs	r2, #2
 8000cec:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cee:	193b      	adds	r3, r7, r4
 8000cf0:	2280      	movs	r2, #128	@ 0x80
 8000cf2:	0052      	lsls	r2, r2, #1
 8000cf4:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV4;
 8000cf6:	193b      	adds	r3, r7, r4
 8000cf8:	2280      	movs	r2, #128	@ 0x80
 8000cfa:	0152      	lsls	r2, r2, #5
 8000cfc:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000cfe:	193b      	adds	r3, r7, r4
 8000d00:	2240      	movs	r2, #64	@ 0x40
 8000d02:	615a      	str	r2, [r3, #20]
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d04:	193b      	adds	r3, r7, r4
 8000d06:	0018      	movs	r0, r3
 8000d08:	f002 f894 	bl	8002e34 <HAL_RCC_OscConfig>
 8000d0c:	1e03      	subs	r3, r0, #0
 8000d0e:	d001      	beq.n	8000d14 <SystemClock_Config+0x5c>
  {
    Error_Handler();
 8000d10:	f000 f97e 	bl	8001010 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d14:	003b      	movs	r3, r7
 8000d16:	2207      	movs	r2, #7
 8000d18:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000d1a:	003b      	movs	r3, r7
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000d20:	003b      	movs	r3, r7
 8000d22:	2200      	movs	r2, #0
 8000d24:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000d26:	003b      	movs	r3, r7
 8000d28:	2200      	movs	r2, #0
 8000d2a:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000d2c:	003b      	movs	r3, r7
 8000d2e:	2200      	movs	r2, #0
 8000d30:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000d32:	003b      	movs	r3, r7
 8000d34:	2100      	movs	r1, #0
 8000d36:	0018      	movs	r0, r3
 8000d38:	f002 fa60 	bl	80031fc <HAL_RCC_ClockConfig>
 8000d3c:	1e03      	subs	r3, r0, #0
 8000d3e:	d001      	beq.n	8000d44 <SystemClock_Config+0x8c>
  {
    Error_Handler();
 8000d40:	f000 f966 	bl	8001010 <Error_Handler>
  }
}
 8000d44:	46c0      	nop			@ (mov r8, r8)
 8000d46:	46bd      	mov	sp, r7
 8000d48:	b00d      	add	sp, #52	@ 0x34
 8000d4a:	bd90      	pop	{r4, r7, pc}
 8000d4c:	40022000 	.word	0x40022000

08000d50 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b084      	sub	sp, #16
 8000d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000d56:	1d3b      	adds	r3, r7, #4
 8000d58:	0018      	movs	r0, r3
 8000d5a:	230c      	movs	r3, #12
 8000d5c:	001a      	movs	r2, r3
 8000d5e:	2100      	movs	r1, #0
 8000d60:	f003 faaa 	bl	80042b8 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000d64:	4b29      	ldr	r3, [pc, #164]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d66:	4a2a      	ldr	r2, [pc, #168]	@ (8000e10 <MX_ADC1_Init+0xc0>)
 8000d68:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV1;
 8000d6a:	4b28      	ldr	r3, [pc, #160]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d6c:	22c0      	movs	r2, #192	@ 0xc0
 8000d6e:	0612      	lsls	r2, r2, #24
 8000d70:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000d72:	4b26      	ldr	r3, [pc, #152]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d74:	2200      	movs	r2, #0
 8000d76:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000d78:	4b24      	ldr	r3, [pc, #144]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_SEQ_FIXED;
 8000d7e:	4b23      	ldr	r3, [pc, #140]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d80:	2280      	movs	r2, #128	@ 0x80
 8000d82:	0612      	lsls	r2, r2, #24
 8000d84:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000d86:	4b21      	ldr	r3, [pc, #132]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d88:	2204      	movs	r2, #4
 8000d8a:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000d8c:	4b1f      	ldr	r3, [pc, #124]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d8e:	2200      	movs	r2, #0
 8000d90:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 8000d92:	4b1e      	ldr	r3, [pc, #120]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d94:	2200      	movs	r2, #0
 8000d96:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000d98:	4b1c      	ldr	r3, [pc, #112]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 8000d9e:	4b1b      	ldr	r3, [pc, #108]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000da0:	2201      	movs	r2, #1
 8000da2:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000da4:	4b19      	ldr	r3, [pc, #100]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000da6:	2200      	movs	r2, #0
 8000da8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000daa:	4b18      	ldr	r3, [pc, #96]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000dac:	2200      	movs	r2, #0
 8000dae:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000db0:	4b16      	ldr	r3, [pc, #88]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000db2:	222c      	movs	r2, #44	@ 0x2c
 8000db4:	2101      	movs	r1, #1
 8000db6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000db8:	4b14      	ldr	r3, [pc, #80]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 8000dbe:	4b13      	ldr	r3, [pc, #76]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000dc4:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000dc6:	223c      	movs	r2, #60	@ 0x3c
 8000dc8:	2100      	movs	r1, #0
 8000dca:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000dcc:	4b0f      	ldr	r3, [pc, #60]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000dce:	2200      	movs	r2, #0
 8000dd0:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000dd4:	0018      	movs	r0, r3
 8000dd6:	f000 fccb 	bl	8001770 <HAL_ADC_Init>
 8000dda:	1e03      	subs	r3, r0, #0
 8000ddc:	d001      	beq.n	8000de2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8000dde:	f000 f917 	bl	8001010 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000de2:	1d3b      	adds	r3, r7, #4
 8000de4:	2201      	movs	r2, #1
 8000de6:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 8000de8:	1d3b      	adds	r3, r7, #4
 8000dea:	2201      	movs	r2, #1
 8000dec:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000dee:	1d3a      	adds	r2, r7, #4
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <MX_ADC1_Init+0xbc>)
 8000df2:	0011      	movs	r1, r2
 8000df4:	0018      	movs	r0, r3
 8000df6:	f001 f861 	bl	8001ebc <HAL_ADC_ConfigChannel>
 8000dfa:	1e03      	subs	r3, r0, #0
 8000dfc:	d001      	beq.n	8000e02 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000dfe:	f000 f907 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000e02:	46c0      	nop			@ (mov r8, r8)
 8000e04:	46bd      	mov	sp, r7
 8000e06:	b004      	add	sp, #16
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	46c0      	nop			@ (mov r8, r8)
 8000e0c:	20000078 	.word	0x20000078
 8000e10:	40012400 	.word	0x40012400

08000e14 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e18:	4b23      	ldr	r3, [pc, #140]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e1a:	4a24      	ldr	r2, [pc, #144]	@ (8000eac <MX_USART1_UART_Init+0x98>)
 8000e1c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e1e:	4b22      	ldr	r3, [pc, #136]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e20:	22e1      	movs	r2, #225	@ 0xe1
 8000e22:	0252      	lsls	r2, r2, #9
 8000e24:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e26:	4b20      	ldr	r3, [pc, #128]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e28:	2200      	movs	r2, #0
 8000e2a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000e2c:	4b1e      	ldr	r3, [pc, #120]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e2e:	2200      	movs	r2, #0
 8000e30:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000e32:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e34:	2200      	movs	r2, #0
 8000e36:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000e38:	4b1b      	ldr	r3, [pc, #108]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e3a:	220c      	movs	r2, #12
 8000e3c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e40:	2200      	movs	r2, #0
 8000e42:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e44:	4b18      	ldr	r3, [pc, #96]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e46:	2200      	movs	r2, #0
 8000e48:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000e4a:	4b17      	ldr	r3, [pc, #92]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000e50:	4b15      	ldr	r3, [pc, #84]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e52:	2200      	movs	r2, #0
 8000e54:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000e56:	4b14      	ldr	r3, [pc, #80]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e58:	2200      	movs	r2, #0
 8000e5a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000e5c:	4b12      	ldr	r3, [pc, #72]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e5e:	0018      	movs	r0, r3
 8000e60:	f002 fc30 	bl	80036c4 <HAL_UART_Init>
 8000e64:	1e03      	subs	r3, r0, #0
 8000e66:	d001      	beq.n	8000e6c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000e68:	f000 f8d2 	bl	8001010 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e6c:	4b0e      	ldr	r3, [pc, #56]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	0018      	movs	r0, r3
 8000e72:	f003 f90d 	bl	8004090 <HAL_UARTEx_SetTxFifoThreshold>
 8000e76:	1e03      	subs	r3, r0, #0
 8000e78:	d001      	beq.n	8000e7e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000e7a:	f000 f8c9 	bl	8001010 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e80:	2100      	movs	r1, #0
 8000e82:	0018      	movs	r0, r3
 8000e84:	f003 f944 	bl	8004110 <HAL_UARTEx_SetRxFifoThreshold>
 8000e88:	1e03      	subs	r3, r0, #0
 8000e8a:	d001      	beq.n	8000e90 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000e8c:	f000 f8c0 	bl	8001010 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000e90:	4b05      	ldr	r3, [pc, #20]	@ (8000ea8 <MX_USART1_UART_Init+0x94>)
 8000e92:	0018      	movs	r0, r3
 8000e94:	f003 f8c2 	bl	800401c <HAL_UARTEx_DisableFifoMode>
 8000e98:	1e03      	subs	r3, r0, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000e9c:	f000 f8b8 	bl	8001010 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ea0:	46c0      	nop			@ (mov r8, r8)
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	46c0      	nop			@ (mov r8, r8)
 8000ea8:	20000138 	.word	0x20000138
 8000eac:	40013800 	.word	0x40013800

08000eb0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000eb6:	4b0c      	ldr	r3, [pc, #48]	@ (8000ee8 <MX_DMA_Init+0x38>)
 8000eb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000eba:	4b0b      	ldr	r3, [pc, #44]	@ (8000ee8 <MX_DMA_Init+0x38>)
 8000ebc:	2101      	movs	r1, #1
 8000ebe:	430a      	orrs	r2, r1
 8000ec0:	639a      	str	r2, [r3, #56]	@ 0x38
 8000ec2:	4b09      	ldr	r3, [pc, #36]	@ (8000ee8 <MX_DMA_Init+0x38>)
 8000ec4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	4013      	ands	r3, r2
 8000eca:	607b      	str	r3, [r7, #4]
 8000ecc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000ece:	2200      	movs	r2, #0
 8000ed0:	2100      	movs	r1, #0
 8000ed2:	2009      	movs	r0, #9
 8000ed4:	f001 fba0 	bl	8002618 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000ed8:	2009      	movs	r0, #9
 8000eda:	f001 fbb2 	bl	8002642 <HAL_NVIC_EnableIRQ>

}
 8000ede:	46c0      	nop			@ (mov r8, r8)
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	b002      	add	sp, #8
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	46c0      	nop			@ (mov r8, r8)
 8000ee8:	40021000 	.word	0x40021000

08000eec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000eec:	b590      	push	{r4, r7, lr}
 8000eee:	b089      	sub	sp, #36	@ 0x24
 8000ef0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ef2:	240c      	movs	r4, #12
 8000ef4:	193b      	adds	r3, r7, r4
 8000ef6:	0018      	movs	r0, r3
 8000ef8:	2314      	movs	r3, #20
 8000efa:	001a      	movs	r2, r3
 8000efc:	2100      	movs	r1, #0
 8000efe:	f003 f9db 	bl	80042b8 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f02:	4b1b      	ldr	r3, [pc, #108]	@ (8000f70 <MX_GPIO_Init+0x84>)
 8000f04:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f06:	4b1a      	ldr	r3, [pc, #104]	@ (8000f70 <MX_GPIO_Init+0x84>)
 8000f08:	2101      	movs	r1, #1
 8000f0a:	430a      	orrs	r2, r1
 8000f0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f0e:	4b18      	ldr	r3, [pc, #96]	@ (8000f70 <MX_GPIO_Init+0x84>)
 8000f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f12:	2201      	movs	r2, #1
 8000f14:	4013      	ands	r3, r2
 8000f16:	60bb      	str	r3, [r7, #8]
 8000f18:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000f1a:	4b15      	ldr	r3, [pc, #84]	@ (8000f70 <MX_GPIO_Init+0x84>)
 8000f1c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000f1e:	4b14      	ldr	r3, [pc, #80]	@ (8000f70 <MX_GPIO_Init+0x84>)
 8000f20:	2102      	movs	r1, #2
 8000f22:	430a      	orrs	r2, r1
 8000f24:	635a      	str	r2, [r3, #52]	@ 0x34
 8000f26:	4b12      	ldr	r3, [pc, #72]	@ (8000f70 <MX_GPIO_Init+0x84>)
 8000f28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000f2a:	2202      	movs	r2, #2
 8000f2c:	4013      	ands	r3, r2
 8000f2e:	607b      	str	r3, [r7, #4]
 8000f30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, G_Pin|R_Pin|B_Pin, GPIO_PIN_SET);
 8000f32:	23a0      	movs	r3, #160	@ 0xa0
 8000f34:	05db      	lsls	r3, r3, #23
 8000f36:	2201      	movs	r2, #1
 8000f38:	2126      	movs	r1, #38	@ 0x26
 8000f3a:	0018      	movs	r0, r3
 8000f3c:	f001 ff5c 	bl	8002df8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : G_Pin R_Pin B_Pin */
  GPIO_InitStruct.Pin = G_Pin|R_Pin|B_Pin;
 8000f40:	0021      	movs	r1, r4
 8000f42:	187b      	adds	r3, r7, r1
 8000f44:	2226      	movs	r2, #38	@ 0x26
 8000f46:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f48:	187b      	adds	r3, r7, r1
 8000f4a:	2201      	movs	r2, #1
 8000f4c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f4e:	187b      	adds	r3, r7, r1
 8000f50:	2200      	movs	r2, #0
 8000f52:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f54:	187b      	adds	r3, r7, r1
 8000f56:	2200      	movs	r2, #0
 8000f58:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f5a:	187a      	adds	r2, r7, r1
 8000f5c:	23a0      	movs	r3, #160	@ 0xa0
 8000f5e:	05db      	lsls	r3, r3, #23
 8000f60:	0011      	movs	r1, r2
 8000f62:	0018      	movs	r0, r3
 8000f64:	f001 fdde 	bl	8002b24 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000f68:	46c0      	nop			@ (mov r8, r8)
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	b009      	add	sp, #36	@ 0x24
 8000f6e:	bd90      	pop	{r4, r7, pc}
 8000f70:	40021000 	.word	0x40021000

08000f74 <HAL_ADC_ConvCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b082      	sub	sp, #8
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	6078      	str	r0, [r7, #4]
  if (hadc->Instance == ADC1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	4a1a      	ldr	r2, [pc, #104]	@ (8000fec <HAL_ADC_ConvCpltCallback+0x78>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d12e      	bne.n	8000fe4 <HAL_ADC_ConvCpltCallback+0x70>
  {
    adc_sample_buffer[sample_index++] = adc_buffer[0];
 8000f86:	4b1a      	ldr	r3, [pc, #104]	@ (8000ff0 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	1c59      	adds	r1, r3, #1
 8000f8c:	4a18      	ldr	r2, [pc, #96]	@ (8000ff0 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000f8e:	6011      	str	r1, [r2, #0]
 8000f90:	4a18      	ldr	r2, [pc, #96]	@ (8000ff4 <HAL_ADC_ConvCpltCallback+0x80>)
 8000f92:	8811      	ldrh	r1, [r2, #0]
 8000f94:	4a18      	ldr	r2, [pc, #96]	@ (8000ff8 <HAL_ADC_ConvCpltCallback+0x84>)
 8000f96:	005b      	lsls	r3, r3, #1
 8000f98:	5299      	strh	r1, [r3, r2]
    flag |= ADC_Received;
 8000f9a:	4b18      	ldr	r3, [pc, #96]	@ (8000ffc <HAL_ADC_ConvCpltCallback+0x88>)
 8000f9c:	781b      	ldrb	r3, [r3, #0]
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	b2da      	uxtb	r2, r3
 8000fa4:	4b15      	ldr	r3, [pc, #84]	@ (8000ffc <HAL_ADC_ConvCpltCallback+0x88>)
 8000fa6:	701a      	strb	r2, [r3, #0]
    mA = 3.3 * (adc_buffer[0]/4096);
 8000fa8:	4b12      	ldr	r3, [pc, #72]	@ (8000ff4 <HAL_ADC_ConvCpltCallback+0x80>)
 8000faa:	881b      	ldrh	r3, [r3, #0]
 8000fac:	0b1b      	lsrs	r3, r3, #12
 8000fae:	b29b      	uxth	r3, r3
 8000fb0:	0018      	movs	r0, r3
 8000fb2:	f7ff fcf1 	bl	8000998 <__aeabi_i2d>
 8000fb6:	4a12      	ldr	r2, [pc, #72]	@ (8001000 <HAL_ADC_ConvCpltCallback+0x8c>)
 8000fb8:	4b12      	ldr	r3, [pc, #72]	@ (8001004 <HAL_ADC_ConvCpltCallback+0x90>)
 8000fba:	f7ff fa25 	bl	8000408 <__aeabi_dmul>
 8000fbe:	0002      	movs	r2, r0
 8000fc0:	000b      	movs	r3, r1
 8000fc2:	0010      	movs	r0, r2
 8000fc4:	0019      	movs	r1, r3
 8000fc6:	f7ff fd15 	bl	80009f4 <__aeabi_d2f>
 8000fca:	1c02      	adds	r2, r0, #0
 8000fcc:	4b0e      	ldr	r3, [pc, #56]	@ (8001008 <HAL_ADC_ConvCpltCallback+0x94>)
 8000fce:	601a      	str	r2, [r3, #0]
    if (sample_index >= AVERAGE_SAMPLES) {
 8000fd0:	4b07      	ldr	r3, [pc, #28]	@ (8000ff0 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	2b63      	cmp	r3, #99	@ 0x63
 8000fd6:	d905      	bls.n	8000fe4 <HAL_ADC_ConvCpltCallback+0x70>
      sample_index = 0;
 8000fd8:	4b05      	ldr	r3, [pc, #20]	@ (8000ff0 <HAL_ADC_ConvCpltCallback+0x7c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
      buffer_filled = 1;
 8000fde:	4b0b      	ldr	r3, [pc, #44]	@ (800100c <HAL_ADC_ConvCpltCallback+0x98>)
 8000fe0:	2201      	movs	r2, #1
 8000fe2:	701a      	strb	r2, [r3, #0]
    }
  }
}
 8000fe4:	46c0      	nop			@ (mov r8, r8)
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	b002      	add	sp, #8
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	40012400 	.word	0x40012400
 8000ff0:	20000294 	.word	0x20000294
 8000ff4:	200002a8 	.word	0x200002a8
 8000ff8:	200001cc 	.word	0x200001cc
 8000ffc:	200002aa 	.word	0x200002aa
 8001000:	66666666 	.word	0x66666666
 8001004:	400a6666 	.word	0x400a6666
 8001008:	200002ac 	.word	0x200002ac
 800100c:	20000298 	.word	0x20000298

08001010 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001014:	b672      	cpsid	i
}
 8001016:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001018:	46c0      	nop			@ (mov r8, r8)
 800101a:	e7fd      	b.n	8001018 <Error_Handler+0x8>

0800101c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001022:	4b0f      	ldr	r3, [pc, #60]	@ (8001060 <HAL_MspInit+0x44>)
 8001024:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001026:	4b0e      	ldr	r3, [pc, #56]	@ (8001060 <HAL_MspInit+0x44>)
 8001028:	2101      	movs	r1, #1
 800102a:	430a      	orrs	r2, r1
 800102c:	641a      	str	r2, [r3, #64]	@ 0x40
 800102e:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <HAL_MspInit+0x44>)
 8001030:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001032:	2201      	movs	r2, #1
 8001034:	4013      	ands	r3, r2
 8001036:	607b      	str	r3, [r7, #4]
 8001038:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800103a:	4b09      	ldr	r3, [pc, #36]	@ (8001060 <HAL_MspInit+0x44>)
 800103c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800103e:	4b08      	ldr	r3, [pc, #32]	@ (8001060 <HAL_MspInit+0x44>)
 8001040:	2180      	movs	r1, #128	@ 0x80
 8001042:	0549      	lsls	r1, r1, #21
 8001044:	430a      	orrs	r2, r1
 8001046:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001048:	4b05      	ldr	r3, [pc, #20]	@ (8001060 <HAL_MspInit+0x44>)
 800104a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800104c:	2380      	movs	r3, #128	@ 0x80
 800104e:	055b      	lsls	r3, r3, #21
 8001050:	4013      	ands	r3, r2
 8001052:	603b      	str	r3, [r7, #0]
 8001054:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001056:	46c0      	nop			@ (mov r8, r8)
 8001058:	46bd      	mov	sp, r7
 800105a:	b002      	add	sp, #8
 800105c:	bd80      	pop	{r7, pc}
 800105e:	46c0      	nop			@ (mov r8, r8)
 8001060:	40021000 	.word	0x40021000

08001064 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001064:	b590      	push	{r4, r7, lr}
 8001066:	b091      	sub	sp, #68	@ 0x44
 8001068:	af00      	add	r7, sp, #0
 800106a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800106c:	232c      	movs	r3, #44	@ 0x2c
 800106e:	18fb      	adds	r3, r7, r3
 8001070:	0018      	movs	r0, r3
 8001072:	2314      	movs	r3, #20
 8001074:	001a      	movs	r2, r3
 8001076:	2100      	movs	r1, #0
 8001078:	f003 f91e 	bl	80042b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800107c:	2410      	movs	r4, #16
 800107e:	193b      	adds	r3, r7, r4
 8001080:	0018      	movs	r0, r3
 8001082:	231c      	movs	r3, #28
 8001084:	001a      	movs	r2, r3
 8001086:	2100      	movs	r1, #0
 8001088:	f003 f916 	bl	80042b8 <memset>
  if(hadc->Instance==ADC1)
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a39      	ldr	r2, [pc, #228]	@ (8001178 <HAL_ADC_MspInit+0x114>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d16b      	bne.n	800116e <HAL_ADC_MspInit+0x10a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001096:	193b      	adds	r3, r7, r4
 8001098:	2220      	movs	r2, #32
 800109a:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800109c:	193b      	adds	r3, r7, r4
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80010a2:	193b      	adds	r3, r7, r4
 80010a4:	0018      	movs	r0, r3
 80010a6:	f002 fa21 	bl	80034ec <HAL_RCCEx_PeriphCLKConfig>
 80010aa:	1e03      	subs	r3, r0, #0
 80010ac:	d001      	beq.n	80010b2 <HAL_ADC_MspInit+0x4e>
    {
      Error_Handler();
 80010ae:	f7ff ffaf 	bl	8001010 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80010b2:	4b32      	ldr	r3, [pc, #200]	@ (800117c <HAL_ADC_MspInit+0x118>)
 80010b4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010b6:	4b31      	ldr	r3, [pc, #196]	@ (800117c <HAL_ADC_MspInit+0x118>)
 80010b8:	2180      	movs	r1, #128	@ 0x80
 80010ba:	0349      	lsls	r1, r1, #13
 80010bc:	430a      	orrs	r2, r1
 80010be:	641a      	str	r2, [r3, #64]	@ 0x40
 80010c0:	4b2e      	ldr	r3, [pc, #184]	@ (800117c <HAL_ADC_MspInit+0x118>)
 80010c2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80010c4:	2380      	movs	r3, #128	@ 0x80
 80010c6:	035b      	lsls	r3, r3, #13
 80010c8:	4013      	ands	r3, r2
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010ce:	4b2b      	ldr	r3, [pc, #172]	@ (800117c <HAL_ADC_MspInit+0x118>)
 80010d0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80010d2:	4b2a      	ldr	r3, [pc, #168]	@ (800117c <HAL_ADC_MspInit+0x118>)
 80010d4:	2101      	movs	r1, #1
 80010d6:	430a      	orrs	r2, r1
 80010d8:	635a      	str	r2, [r3, #52]	@ 0x34
 80010da:	4b28      	ldr	r3, [pc, #160]	@ (800117c <HAL_ADC_MspInit+0x118>)
 80010dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80010de:	2201      	movs	r2, #1
 80010e0:	4013      	ands	r3, r2
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 80010e6:	212c      	movs	r1, #44	@ 0x2c
 80010e8:	187b      	adds	r3, r7, r1
 80010ea:	2201      	movs	r2, #1
 80010ec:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ee:	187b      	adds	r3, r7, r1
 80010f0:	2203      	movs	r2, #3
 80010f2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f4:	187b      	adds	r3, r7, r1
 80010f6:	2200      	movs	r2, #0
 80010f8:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010fa:	187a      	adds	r2, r7, r1
 80010fc:	23a0      	movs	r3, #160	@ 0xa0
 80010fe:	05db      	lsls	r3, r3, #23
 8001100:	0011      	movs	r1, r2
 8001102:	0018      	movs	r0, r3
 8001104:	f001 fd0e 	bl	8002b24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001108:	4b1d      	ldr	r3, [pc, #116]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 800110a:	4a1e      	ldr	r2, [pc, #120]	@ (8001184 <HAL_ADC_MspInit+0x120>)
 800110c:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 800110e:	4b1c      	ldr	r3, [pc, #112]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001110:	2205      	movs	r2, #5
 8001112:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001114:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001116:	2200      	movs	r2, #0
 8001118:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800111a:	4b19      	ldr	r3, [pc, #100]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 800111c:	2200      	movs	r2, #0
 800111e:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001120:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001122:	2280      	movs	r2, #128	@ 0x80
 8001124:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001126:	4b16      	ldr	r3, [pc, #88]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001128:	2280      	movs	r2, #128	@ 0x80
 800112a:	0052      	lsls	r2, r2, #1
 800112c:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800112e:	4b14      	ldr	r3, [pc, #80]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001130:	2280      	movs	r2, #128	@ 0x80
 8001132:	00d2      	lsls	r2, r2, #3
 8001134:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001136:	4b12      	ldr	r3, [pc, #72]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001138:	2220      	movs	r2, #32
 800113a:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800113c:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 800113e:	2200      	movs	r2, #0
 8001140:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001142:	4b0f      	ldr	r3, [pc, #60]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001144:	0018      	movs	r0, r3
 8001146:	f001 fa99 	bl	800267c <HAL_DMA_Init>
 800114a:	1e03      	subs	r3, r0, #0
 800114c:	d001      	beq.n	8001152 <HAL_ADC_MspInit+0xee>
    {
      Error_Handler();
 800114e:	f7ff ff5f 	bl	8001010 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	4a0a      	ldr	r2, [pc, #40]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 8001156:	651a      	str	r2, [r3, #80]	@ 0x50
 8001158:	4b09      	ldr	r3, [pc, #36]	@ (8001180 <HAL_ADC_MspInit+0x11c>)
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 800115e:	2200      	movs	r2, #0
 8001160:	2100      	movs	r1, #0
 8001162:	200c      	movs	r0, #12
 8001164:	f001 fa58 	bl	8002618 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8001168:	200c      	movs	r0, #12
 800116a:	f001 fa6a 	bl	8002642 <HAL_NVIC_EnableIRQ>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800116e:	46c0      	nop			@ (mov r8, r8)
 8001170:	46bd      	mov	sp, r7
 8001172:	b011      	add	sp, #68	@ 0x44
 8001174:	bd90      	pop	{r4, r7, pc}
 8001176:	46c0      	nop			@ (mov r8, r8)
 8001178:	40012400 	.word	0x40012400
 800117c:	40021000 	.word	0x40021000
 8001180:	200000dc 	.word	0x200000dc
 8001184:	40020008 	.word	0x40020008

08001188 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001188:	b590      	push	{r4, r7, lr}
 800118a:	b093      	sub	sp, #76	@ 0x4c
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001190:	2334      	movs	r3, #52	@ 0x34
 8001192:	18fb      	adds	r3, r7, r3
 8001194:	0018      	movs	r0, r3
 8001196:	2314      	movs	r3, #20
 8001198:	001a      	movs	r2, r3
 800119a:	2100      	movs	r1, #0
 800119c:	f003 f88c 	bl	80042b8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80011a0:	2418      	movs	r4, #24
 80011a2:	193b      	adds	r3, r7, r4
 80011a4:	0018      	movs	r0, r3
 80011a6:	231c      	movs	r3, #28
 80011a8:	001a      	movs	r2, r3
 80011aa:	2100      	movs	r1, #0
 80011ac:	f003 f884 	bl	80042b8 <memset>
  if(huart->Instance==USART1)
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4a34      	ldr	r2, [pc, #208]	@ (8001288 <HAL_UART_MspInit+0x100>)
 80011b6:	4293      	cmp	r3, r2
 80011b8:	d162      	bne.n	8001280 <HAL_UART_MspInit+0xf8>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80011ba:	193b      	adds	r3, r7, r4
 80011bc:	2201      	movs	r2, #1
 80011be:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80011c0:	193b      	adds	r3, r7, r4
 80011c2:	2200      	movs	r2, #0
 80011c4:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80011c6:	193b      	adds	r3, r7, r4
 80011c8:	0018      	movs	r0, r3
 80011ca:	f002 f98f 	bl	80034ec <HAL_RCCEx_PeriphCLKConfig>
 80011ce:	1e03      	subs	r3, r0, #0
 80011d0:	d001      	beq.n	80011d6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80011d2:	f7ff ff1d 	bl	8001010 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80011d6:	4b2d      	ldr	r3, [pc, #180]	@ (800128c <HAL_UART_MspInit+0x104>)
 80011d8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011da:	4b2c      	ldr	r3, [pc, #176]	@ (800128c <HAL_UART_MspInit+0x104>)
 80011dc:	2180      	movs	r1, #128	@ 0x80
 80011de:	01c9      	lsls	r1, r1, #7
 80011e0:	430a      	orrs	r2, r1
 80011e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80011e4:	4b29      	ldr	r3, [pc, #164]	@ (800128c <HAL_UART_MspInit+0x104>)
 80011e6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80011e8:	2380      	movs	r3, #128	@ 0x80
 80011ea:	01db      	lsls	r3, r3, #7
 80011ec:	4013      	ands	r3, r2
 80011ee:	617b      	str	r3, [r7, #20]
 80011f0:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	4b26      	ldr	r3, [pc, #152]	@ (800128c <HAL_UART_MspInit+0x104>)
 80011f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80011f6:	4b25      	ldr	r3, [pc, #148]	@ (800128c <HAL_UART_MspInit+0x104>)
 80011f8:	2101      	movs	r1, #1
 80011fa:	430a      	orrs	r2, r1
 80011fc:	635a      	str	r2, [r3, #52]	@ 0x34
 80011fe:	4b23      	ldr	r3, [pc, #140]	@ (800128c <HAL_UART_MspInit+0x104>)
 8001200:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001202:	2201      	movs	r2, #1
 8001204:	4013      	ands	r3, r2
 8001206:	613b      	str	r3, [r7, #16]
 8001208:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800120a:	4b20      	ldr	r3, [pc, #128]	@ (800128c <HAL_UART_MspInit+0x104>)
 800120c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800120e:	4b1f      	ldr	r3, [pc, #124]	@ (800128c <HAL_UART_MspInit+0x104>)
 8001210:	2102      	movs	r1, #2
 8001212:	430a      	orrs	r2, r1
 8001214:	635a      	str	r2, [r3, #52]	@ 0x34
 8001216:	4b1d      	ldr	r3, [pc, #116]	@ (800128c <HAL_UART_MspInit+0x104>)
 8001218:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800121a:	2202      	movs	r2, #2
 800121c:	4013      	ands	r3, r2
 800121e:	60fb      	str	r3, [r7, #12]
 8001220:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA8     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001222:	2134      	movs	r1, #52	@ 0x34
 8001224:	187b      	adds	r3, r7, r1
 8001226:	2280      	movs	r2, #128	@ 0x80
 8001228:	0052      	lsls	r2, r2, #1
 800122a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800122c:	000c      	movs	r4, r1
 800122e:	193b      	adds	r3, r7, r4
 8001230:	2202      	movs	r2, #2
 8001232:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	193b      	adds	r3, r7, r4
 8001236:	2200      	movs	r2, #0
 8001238:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800123a:	193b      	adds	r3, r7, r4
 800123c:	2200      	movs	r2, #0
 800123e:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF14_USART1;
 8001240:	193b      	adds	r3, r7, r4
 8001242:	220e      	movs	r2, #14
 8001244:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001246:	193a      	adds	r2, r7, r4
 8001248:	23a0      	movs	r3, #160	@ 0xa0
 800124a:	05db      	lsls	r3, r3, #23
 800124c:	0011      	movs	r1, r2
 800124e:	0018      	movs	r0, r3
 8001250:	f001 fc68 	bl	8002b24 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001254:	0021      	movs	r1, r4
 8001256:	187b      	adds	r3, r7, r1
 8001258:	2240      	movs	r2, #64	@ 0x40
 800125a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125c:	187b      	adds	r3, r7, r1
 800125e:	2202      	movs	r2, #2
 8001260:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001262:	187b      	adds	r3, r7, r1
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001268:	187b      	adds	r3, r7, r1
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_USART1;
 800126e:	187b      	adds	r3, r7, r1
 8001270:	2200      	movs	r2, #0
 8001272:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001274:	187b      	adds	r3, r7, r1
 8001276:	4a06      	ldr	r2, [pc, #24]	@ (8001290 <HAL_UART_MspInit+0x108>)
 8001278:	0019      	movs	r1, r3
 800127a:	0010      	movs	r0, r2
 800127c:	f001 fc52 	bl	8002b24 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8001280:	46c0      	nop			@ (mov r8, r8)
 8001282:	46bd      	mov	sp, r7
 8001284:	b013      	add	sp, #76	@ 0x4c
 8001286:	bd90      	pop	{r4, r7, pc}
 8001288:	40013800 	.word	0x40013800
 800128c:	40021000 	.word	0x40021000
 8001290:	50000400 	.word	0x50000400

08001294 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001298:	46c0      	nop			@ (mov r8, r8)
 800129a:	e7fd      	b.n	8001298 <NMI_Handler+0x4>

0800129c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80012a0:	46c0      	nop			@ (mov r8, r8)
 80012a2:	e7fd      	b.n	80012a0 <HardFault_Handler+0x4>

080012a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80012a8:	46c0      	nop			@ (mov r8, r8)
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}

080012ae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012ae:	b580      	push	{r7, lr}
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b2:	46c0      	nop			@ (mov r8, r8)
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}

080012b8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012bc:	f000 f8e8 	bl	8001490 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012c0:	46c0      	nop			@ (mov r8, r8)
 80012c2:	46bd      	mov	sp, r7
 80012c4:	bd80      	pop	{r7, pc}
	...

080012c8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80012cc:	4b03      	ldr	r3, [pc, #12]	@ (80012dc <DMA1_Channel1_IRQHandler+0x14>)
 80012ce:	0018      	movs	r0, r3
 80012d0:	f001 fae6 	bl	80028a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80012d4:	46c0      	nop			@ (mov r8, r8)
 80012d6:	46bd      	mov	sp, r7
 80012d8:	bd80      	pop	{r7, pc}
 80012da:	46c0      	nop			@ (mov r8, r8)
 80012dc:	200000dc 	.word	0x200000dc

080012e0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 interrupt.
  */
void ADC1_IRQHandler(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80012e4:	4b03      	ldr	r3, [pc, #12]	@ (80012f4 <ADC1_IRQHandler+0x14>)
 80012e6:	0018      	movs	r0, r3
 80012e8:	f000 fc76 	bl	8001bd8 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80012ec:	46c0      	nop			@ (mov r8, r8)
 80012ee:	46bd      	mov	sp, r7
 80012f0:	bd80      	pop	{r7, pc}
 80012f2:	46c0      	nop			@ (mov r8, r8)
 80012f4:	20000078 	.word	0x20000078

080012f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b086      	sub	sp, #24
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001300:	4a14      	ldr	r2, [pc, #80]	@ (8001354 <_sbrk+0x5c>)
 8001302:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <_sbrk+0x60>)
 8001304:	1ad3      	subs	r3, r2, r3
 8001306:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800130c:	4b13      	ldr	r3, [pc, #76]	@ (800135c <_sbrk+0x64>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	2b00      	cmp	r3, #0
 8001312:	d102      	bne.n	800131a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001314:	4b11      	ldr	r3, [pc, #68]	@ (800135c <_sbrk+0x64>)
 8001316:	4a12      	ldr	r2, [pc, #72]	@ (8001360 <_sbrk+0x68>)
 8001318:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800131a:	4b10      	ldr	r3, [pc, #64]	@ (800135c <_sbrk+0x64>)
 800131c:	681a      	ldr	r2, [r3, #0]
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	18d3      	adds	r3, r2, r3
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	429a      	cmp	r2, r3
 8001326:	d207      	bcs.n	8001338 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001328:	f002 ffce 	bl	80042c8 <__errno>
 800132c:	0003      	movs	r3, r0
 800132e:	220c      	movs	r2, #12
 8001330:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001332:	2301      	movs	r3, #1
 8001334:	425b      	negs	r3, r3
 8001336:	e009      	b.n	800134c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001338:	4b08      	ldr	r3, [pc, #32]	@ (800135c <_sbrk+0x64>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800133e:	4b07      	ldr	r3, [pc, #28]	@ (800135c <_sbrk+0x64>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	18d2      	adds	r2, r2, r3
 8001346:	4b05      	ldr	r3, [pc, #20]	@ (800135c <_sbrk+0x64>)
 8001348:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 800134a:	68fb      	ldr	r3, [r7, #12]
}
 800134c:	0018      	movs	r0, r3
 800134e:	46bd      	mov	sp, r7
 8001350:	b006      	add	sp, #24
 8001352:	bd80      	pop	{r7, pc}
 8001354:	20001800 	.word	0x20001800
 8001358:	00000400 	.word	0x00000400
 800135c:	200002b0 	.word	0x200002b0
 8001360:	20000400 	.word	0x20000400

08001364 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001364:	b580      	push	{r7, lr}
 8001366:	af00      	add	r7, sp, #0
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001368:	4b03      	ldr	r3, [pc, #12]	@ (8001378 <SystemInit+0x14>)
 800136a:	2280      	movs	r2, #128	@ 0x80
 800136c:	0512      	lsls	r2, r2, #20
 800136e:	609a      	str	r2, [r3, #8]
#endif
}
 8001370:	46c0      	nop			@ (mov r8, r8)
 8001372:	46bd      	mov	sp, r7
 8001374:	bd80      	pop	{r7, pc}
 8001376:	46c0      	nop			@ (mov r8, r8)
 8001378:	e000ed00 	.word	0xe000ed00

0800137c <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800137c:	480d      	ldr	r0, [pc, #52]	@ (80013b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800137e:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001380:	f7ff fff0 	bl	8001364 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001384:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001386:	e003      	b.n	8001390 <LoopCopyDataInit>

08001388 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001388:	4b0b      	ldr	r3, [pc, #44]	@ (80013b8 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 800138a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800138c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800138e:	3104      	adds	r1, #4

08001390 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001390:	480a      	ldr	r0, [pc, #40]	@ (80013bc <LoopForever+0xa>)
  ldr r3, =_edata
 8001392:	4b0b      	ldr	r3, [pc, #44]	@ (80013c0 <LoopForever+0xe>)
  adds r2, r0, r1
 8001394:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001396:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001398:	d3f6      	bcc.n	8001388 <CopyDataInit>
  ldr r2, =_sbss
 800139a:	4a0a      	ldr	r2, [pc, #40]	@ (80013c4 <LoopForever+0x12>)
  b LoopFillZerobss
 800139c:	e002      	b.n	80013a4 <LoopFillZerobss>

0800139e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800139e:	2300      	movs	r3, #0
  str  r3, [r2]
 80013a0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80013a2:	3204      	adds	r2, #4

080013a4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80013a4:	4b08      	ldr	r3, [pc, #32]	@ (80013c8 <LoopForever+0x16>)
  cmp r2, r3
 80013a6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80013a8:	d3f9      	bcc.n	800139e <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 80013aa:	f002 ff93 	bl	80042d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80013ae:	f7ff fbc3 	bl	8000b38 <main>

080013b2 <LoopForever>:

LoopForever:
    b LoopForever
 80013b2:	e7fe      	b.n	80013b2 <LoopForever>
  ldr   r0, =_estack
 80013b4:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 80013b8:	08004c9c 	.word	0x08004c9c
  ldr r0, =_sdata
 80013bc:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80013c0:	2000005c 	.word	0x2000005c
  ldr r2, =_sbss
 80013c4:	2000005c 	.word	0x2000005c
  ldr r3, = _ebss
 80013c8:	20000400 	.word	0x20000400

080013cc <DMA1_Channel2_3_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80013cc:	e7fe      	b.n	80013cc <DMA1_Channel2_3_IRQHandler>

080013ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80013ce:	b580      	push	{r7, lr}
 80013d0:	b082      	sub	sp, #8
 80013d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80013d4:	1dfb      	adds	r3, r7, #7
 80013d6:	2200      	movs	r2, #0
 80013d8:	701a      	strb	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80013da:	2003      	movs	r0, #3
 80013dc:	f000 f80e 	bl	80013fc <HAL_InitTick>
 80013e0:	1e03      	subs	r3, r0, #0
 80013e2:	d003      	beq.n	80013ec <HAL_Init+0x1e>
  {
    status = HAL_ERROR;
 80013e4:	1dfb      	adds	r3, r7, #7
 80013e6:	2201      	movs	r2, #1
 80013e8:	701a      	strb	r2, [r3, #0]
 80013ea:	e001      	b.n	80013f0 <HAL_Init+0x22>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80013ec:	f7ff fe16 	bl	800101c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80013f0:	1dfb      	adds	r3, r7, #7
 80013f2:	781b      	ldrb	r3, [r3, #0]
}
 80013f4:	0018      	movs	r0, r3
 80013f6:	46bd      	mov	sp, r7
 80013f8:	b002      	add	sp, #8
 80013fa:	bd80      	pop	{r7, pc}

080013fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013fc:	b590      	push	{r4, r7, lr}
 80013fe:	b085      	sub	sp, #20
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001404:	230f      	movs	r3, #15
 8001406:	18fb      	adds	r3, r7, r3
 8001408:	2200      	movs	r2, #0
 800140a:	701a      	strb	r2, [r3, #0]

  if ((uint32_t)uwTickFreq != 0UL)
 800140c:	4b1d      	ldr	r3, [pc, #116]	@ (8001484 <HAL_InitTick+0x88>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	2b00      	cmp	r3, #0
 8001412:	d02b      	beq.n	800146c <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8001414:	4b1c      	ldr	r3, [pc, #112]	@ (8001488 <HAL_InitTick+0x8c>)
 8001416:	681c      	ldr	r4, [r3, #0]
 8001418:	4b1a      	ldr	r3, [pc, #104]	@ (8001484 <HAL_InitTick+0x88>)
 800141a:	781b      	ldrb	r3, [r3, #0]
 800141c:	0019      	movs	r1, r3
 800141e:	23fa      	movs	r3, #250	@ 0xfa
 8001420:	0098      	lsls	r0, r3, #2
 8001422:	f7fe fe7b 	bl	800011c <__udivsi3>
 8001426:	0003      	movs	r3, r0
 8001428:	0019      	movs	r1, r3
 800142a:	0020      	movs	r0, r4
 800142c:	f7fe fe76 	bl	800011c <__udivsi3>
 8001430:	0003      	movs	r3, r0
 8001432:	0018      	movs	r0, r3
 8001434:	f001 f915 	bl	8002662 <HAL_SYSTICK_Config>
 8001438:	1e03      	subs	r3, r0, #0
 800143a:	d112      	bne.n	8001462 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b03      	cmp	r3, #3
 8001440:	d80a      	bhi.n	8001458 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001442:	6879      	ldr	r1, [r7, #4]
 8001444:	2301      	movs	r3, #1
 8001446:	425b      	negs	r3, r3
 8001448:	2200      	movs	r2, #0
 800144a:	0018      	movs	r0, r3
 800144c:	f001 f8e4 	bl	8002618 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001450:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <HAL_InitTick+0x90>)
 8001452:	687a      	ldr	r2, [r7, #4]
 8001454:	601a      	str	r2, [r3, #0]
 8001456:	e00d      	b.n	8001474 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8001458:	230f      	movs	r3, #15
 800145a:	18fb      	adds	r3, r7, r3
 800145c:	2201      	movs	r2, #1
 800145e:	701a      	strb	r2, [r3, #0]
 8001460:	e008      	b.n	8001474 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001462:	230f      	movs	r3, #15
 8001464:	18fb      	adds	r3, r7, r3
 8001466:	2201      	movs	r2, #1
 8001468:	701a      	strb	r2, [r3, #0]
 800146a:	e003      	b.n	8001474 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 800146c:	230f      	movs	r3, #15
 800146e:	18fb      	adds	r3, r7, r3
 8001470:	2201      	movs	r2, #1
 8001472:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001474:	230f      	movs	r3, #15
 8001476:	18fb      	adds	r3, r7, r3
 8001478:	781b      	ldrb	r3, [r3, #0]
}
 800147a:	0018      	movs	r0, r3
 800147c:	46bd      	mov	sp, r7
 800147e:	b005      	add	sp, #20
 8001480:	bd90      	pop	{r4, r7, pc}
 8001482:	46c0      	nop			@ (mov r8, r8)
 8001484:	20000008 	.word	0x20000008
 8001488:	20000000 	.word	0x20000000
 800148c:	20000004 	.word	0x20000004

08001490 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001490:	b580      	push	{r7, lr}
 8001492:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001494:	4b05      	ldr	r3, [pc, #20]	@ (80014ac <HAL_IncTick+0x1c>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	001a      	movs	r2, r3
 800149a:	4b05      	ldr	r3, [pc, #20]	@ (80014b0 <HAL_IncTick+0x20>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	18d2      	adds	r2, r2, r3
 80014a0:	4b03      	ldr	r3, [pc, #12]	@ (80014b0 <HAL_IncTick+0x20>)
 80014a2:	601a      	str	r2, [r3, #0]
}
 80014a4:	46c0      	nop			@ (mov r8, r8)
 80014a6:	46bd      	mov	sp, r7
 80014a8:	bd80      	pop	{r7, pc}
 80014aa:	46c0      	nop			@ (mov r8, r8)
 80014ac:	20000008 	.word	0x20000008
 80014b0:	200002b4 	.word	0x200002b4

080014b4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	af00      	add	r7, sp, #0
  return uwTick;
 80014b8:	4b02      	ldr	r3, [pc, #8]	@ (80014c4 <HAL_GetTick+0x10>)
 80014ba:	681b      	ldr	r3, [r3, #0]
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	bd80      	pop	{r7, pc}
 80014c2:	46c0      	nop			@ (mov r8, r8)
 80014c4:	200002b4 	.word	0x200002b4

080014c8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80014c8:	b580      	push	{r7, lr}
 80014ca:	b082      	sub	sp, #8
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN, PathInternal);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4a05      	ldr	r2, [pc, #20]	@ (80014ec <LL_ADC_SetCommonPathInternalCh+0x24>)
 80014d8:	401a      	ands	r2, r3
 80014da:	683b      	ldr	r3, [r7, #0]
 80014dc:	431a      	orrs	r2, r3
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	601a      	str	r2, [r3, #0]
}
 80014e2:	46c0      	nop			@ (mov r8, r8)
 80014e4:	46bd      	mov	sp, r7
 80014e6:	b002      	add	sp, #8
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	46c0      	nop			@ (mov r8, r8)
 80014ec:	ff3fffff 	.word	0xff3fffff

080014f0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN));
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	681a      	ldr	r2, [r3, #0]
 80014fc:	23c0      	movs	r3, #192	@ 0xc0
 80014fe:	041b      	lsls	r3, r3, #16
 8001500:	4013      	ands	r3, r2
}
 8001502:	0018      	movs	r0, r3
 8001504:	46bd      	mov	sp, r7
 8001506:	b002      	add	sp, #8
 8001508:	bd80      	pop	{r7, pc}

0800150a <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800150a:	b580      	push	{r7, lr}
 800150c:	b084      	sub	sp, #16
 800150e:	af00      	add	r7, sp, #0
 8001510:	60f8      	str	r0, [r7, #12]
 8001512:	60b9      	str	r1, [r7, #8]
 8001514:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8001516:	68fb      	ldr	r3, [r7, #12]
 8001518:	695b      	ldr	r3, [r3, #20]
 800151a:	68ba      	ldr	r2, [r7, #8]
 800151c:	2104      	movs	r1, #4
 800151e:	400a      	ands	r2, r1
 8001520:	2107      	movs	r1, #7
 8001522:	4091      	lsls	r1, r2
 8001524:	000a      	movs	r2, r1
 8001526:	43d2      	mvns	r2, r2
 8001528:	401a      	ands	r2, r3
 800152a:	68bb      	ldr	r3, [r7, #8]
 800152c:	2104      	movs	r1, #4
 800152e:	400b      	ands	r3, r1
 8001530:	6879      	ldr	r1, [r7, #4]
 8001532:	4099      	lsls	r1, r3
 8001534:	000b      	movs	r3, r1
 8001536:	431a      	orrs	r2, r3
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 800153c:	46c0      	nop			@ (mov r8, r8)
 800153e:	46bd      	mov	sp, r7
 8001540:	b004      	add	sp, #16
 8001542:	bd80      	pop	{r7, pc}

08001544 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
 800154c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	695b      	ldr	r3, [r3, #20]
 8001552:	683a      	ldr	r2, [r7, #0]
 8001554:	2104      	movs	r1, #4
 8001556:	400a      	ands	r2, r1
 8001558:	2107      	movs	r1, #7
 800155a:	4091      	lsls	r1, r2
 800155c:	000a      	movs	r2, r1
 800155e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001560:	683b      	ldr	r3, [r7, #0]
 8001562:	2104      	movs	r1, #4
 8001564:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001566:	40da      	lsrs	r2, r3
 8001568:	0013      	movs	r3, r2
}
 800156a:	0018      	movs	r0, r3
 800156c:	46bd      	mov	sp, r7
 800156e:	b002      	add	sp, #8
 8001570:	bd80      	pop	{r7, pc}

08001572 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001572:	b580      	push	{r7, lr}
 8001574:	b082      	sub	sp, #8
 8001576:	af00      	add	r7, sp, #0
 8001578:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	68da      	ldr	r2, [r3, #12]
 800157e:	23c0      	movs	r3, #192	@ 0xc0
 8001580:	011b      	lsls	r3, r3, #4
 8001582:	4013      	ands	r3, r2
 8001584:	d101      	bne.n	800158a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001586:	2301      	movs	r3, #1
 8001588:	e000      	b.n	800158c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800158a:	2300      	movs	r3, #0
}
 800158c:	0018      	movs	r0, r3
 800158e:	46bd      	mov	sp, r7
 8001590:	b002      	add	sp, #8
 8001592:	bd80      	pop	{r7, pc}

08001594 <LL_ADC_REG_SetSequencerRanks>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001594:	b580      	push	{r7, lr}
 8001596:	b084      	sub	sp, #16
 8001598:	af00      	add	r7, sp, #0
 800159a:	60f8      	str	r0, [r7, #12]
 800159c:	60b9      	str	r1, [r7, #8]
 800159e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80015a4:	68ba      	ldr	r2, [r7, #8]
 80015a6:	211f      	movs	r1, #31
 80015a8:	400a      	ands	r2, r1
 80015aa:	210f      	movs	r1, #15
 80015ac:	4091      	lsls	r1, r2
 80015ae:	000a      	movs	r2, r1
 80015b0:	43d2      	mvns	r2, r2
 80015b2:	401a      	ands	r2, r3
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	0e9b      	lsrs	r3, r3, #26
 80015b8:	210f      	movs	r1, #15
 80015ba:	4019      	ands	r1, r3
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	201f      	movs	r0, #31
 80015c0:	4003      	ands	r3, r0
 80015c2:	4099      	lsls	r1, r3
 80015c4:	000b      	movs	r3, r1
 80015c6:	431a      	orrs	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80015cc:	46c0      	nop			@ (mov r8, r8)
 80015ce:	46bd      	mov	sp, r7
 80015d0:	b004      	add	sp, #16
 80015d2:	bd80      	pop	{r7, pc}

080015d4 <LL_ADC_REG_SetSequencerChAdd>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	b082      	sub	sp, #8
 80015d8:	af00      	add	r7, sp, #0
 80015da:	6078      	str	r0, [r7, #4]
 80015dc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80015e2:	683b      	ldr	r3, [r7, #0]
 80015e4:	025b      	lsls	r3, r3, #9
 80015e6:	0a5b      	lsrs	r3, r3, #9
 80015e8:	431a      	orrs	r2, r3
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015ee:	46c0      	nop			@ (mov r8, r8)
 80015f0:	46bd      	mov	sp, r7
 80015f2:	b002      	add	sp, #8
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <LL_ADC_REG_SetSequencerChRem>:
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  *         (3) ADC channels available on STM32C031xx device only.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
 80015fe:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001604:	683a      	ldr	r2, [r7, #0]
 8001606:	0252      	lsls	r2, r2, #9
 8001608:	0a52      	lsrs	r2, r2, #9
 800160a:	43d2      	mvns	r2, r2
 800160c:	401a      	ands	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001612:	46c0      	nop			@ (mov r8, r8)
 8001614:	46bd      	mov	sp, r7
 8001616:	b002      	add	sp, #8
 8001618:	bd80      	pop	{r7, pc}

0800161a <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 800161a:	b580      	push	{r7, lr}
 800161c:	b082      	sub	sp, #8
 800161e:	af00      	add	r7, sp, #0
 8001620:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	68db      	ldr	r3, [r3, #12]
 8001626:	2203      	movs	r2, #3
 8001628:	4013      	ands	r3, r2
}
 800162a:	0018      	movs	r0, r3
 800162c:	46bd      	mov	sp, r7
 800162e:	b002      	add	sp, #8
 8001630:	bd80      	pop	{r7, pc}
	...

08001634 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001634:	b580      	push	{r7, lr}
 8001636:	b084      	sub	sp, #16
 8001638:	af00      	add	r7, sp, #0
 800163a:	60f8      	str	r0, [r7, #12]
 800163c:	60b9      	str	r1, [r7, #8]
 800163e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	68ba      	ldr	r2, [r7, #8]
 8001646:	0212      	lsls	r2, r2, #8
 8001648:	43d2      	mvns	r2, r2
 800164a:	401a      	ands	r2, r3
 800164c:	68bb      	ldr	r3, [r7, #8]
 800164e:	021b      	lsls	r3, r3, #8
 8001650:	6879      	ldr	r1, [r7, #4]
 8001652:	400b      	ands	r3, r1
 8001654:	4904      	ldr	r1, [pc, #16]	@ (8001668 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001656:	400b      	ands	r3, r1
 8001658:	431a      	orrs	r2, r3
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800165e:	46c0      	nop			@ (mov r8, r8)
 8001660:	46bd      	mov	sp, r7
 8001662:	b004      	add	sp, #16
 8001664:	bd80      	pop	{r7, pc}
 8001666:	46c0      	nop			@ (mov r8, r8)
 8001668:	7fffff00 	.word	0x7fffff00

0800166c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	689b      	ldr	r3, [r3, #8]
 8001678:	4a05      	ldr	r2, [pc, #20]	@ (8001690 <LL_ADC_EnableInternalRegulator+0x24>)
 800167a:	4013      	ands	r3, r2
 800167c:	2280      	movs	r2, #128	@ 0x80
 800167e:	0552      	lsls	r2, r2, #21
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001686:	46c0      	nop			@ (mov r8, r8)
 8001688:	46bd      	mov	sp, r7
 800168a:	b002      	add	sp, #8
 800168c:	bd80      	pop	{r7, pc}
 800168e:	46c0      	nop			@ (mov r8, r8)
 8001690:	6fffffe8 	.word	0x6fffffe8

08001694 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af00      	add	r7, sp, #0
 800169a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689a      	ldr	r2, [r3, #8]
 80016a0:	2380      	movs	r3, #128	@ 0x80
 80016a2:	055b      	lsls	r3, r3, #21
 80016a4:	401a      	ands	r2, r3
 80016a6:	2380      	movs	r3, #128	@ 0x80
 80016a8:	055b      	lsls	r3, r3, #21
 80016aa:	429a      	cmp	r2, r3
 80016ac:	d101      	bne.n	80016b2 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 80016ae:	2301      	movs	r3, #1
 80016b0:	e000      	b.n	80016b4 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 80016b2:	2300      	movs	r3, #0
}
 80016b4:	0018      	movs	r0, r3
 80016b6:	46bd      	mov	sp, r7
 80016b8:	b002      	add	sp, #8
 80016ba:	bd80      	pop	{r7, pc}

080016bc <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b082      	sub	sp, #8
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	689b      	ldr	r3, [r3, #8]
 80016c8:	4a04      	ldr	r2, [pc, #16]	@ (80016dc <LL_ADC_Enable+0x20>)
 80016ca:	4013      	ands	r3, r2
 80016cc:	2201      	movs	r2, #1
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80016d4:	46c0      	nop			@ (mov r8, r8)
 80016d6:	46bd      	mov	sp, r7
 80016d8:	b002      	add	sp, #8
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	7fffffe8 	.word	0x7fffffe8

080016e0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	689b      	ldr	r3, [r3, #8]
 80016ec:	4a04      	ldr	r2, [pc, #16]	@ (8001700 <LL_ADC_Disable+0x20>)
 80016ee:	4013      	ands	r3, r2
 80016f0:	2202      	movs	r2, #2
 80016f2:	431a      	orrs	r2, r3
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80016f8:	46c0      	nop			@ (mov r8, r8)
 80016fa:	46bd      	mov	sp, r7
 80016fc:	b002      	add	sp, #8
 80016fe:	bd80      	pop	{r7, pc}
 8001700:	7fffffe8 	.word	0x7fffffe8

08001704 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b082      	sub	sp, #8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	689b      	ldr	r3, [r3, #8]
 8001710:	2201      	movs	r2, #1
 8001712:	4013      	ands	r3, r2
 8001714:	2b01      	cmp	r3, #1
 8001716:	d101      	bne.n	800171c <LL_ADC_IsEnabled+0x18>
 8001718:	2301      	movs	r3, #1
 800171a:	e000      	b.n	800171e <LL_ADC_IsEnabled+0x1a>
 800171c:	2300      	movs	r3, #0
}
 800171e:	0018      	movs	r0, r3
 8001720:	46bd      	mov	sp, r7
 8001722:	b002      	add	sp, #8
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	689b      	ldr	r3, [r3, #8]
 8001734:	4a04      	ldr	r2, [pc, #16]	@ (8001748 <LL_ADC_REG_StartConversion+0x20>)
 8001736:	4013      	ands	r3, r2
 8001738:	2204      	movs	r2, #4
 800173a:	431a      	orrs	r2, r3
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001740:	46c0      	nop			@ (mov r8, r8)
 8001742:	46bd      	mov	sp, r7
 8001744:	b002      	add	sp, #8
 8001746:	bd80      	pop	{r7, pc}
 8001748:	7fffffe8 	.word	0x7fffffe8

0800174c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
 8001752:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	2204      	movs	r2, #4
 800175a:	4013      	ands	r3, r2
 800175c:	2b04      	cmp	r3, #4
 800175e:	d101      	bne.n	8001764 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001760:	2301      	movs	r3, #1
 8001762:	e000      	b.n	8001766 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001764:	2300      	movs	r3, #0
}
 8001766:	0018      	movs	r0, r3
 8001768:	46bd      	mov	sp, r7
 800176a:	b002      	add	sp, #8
 800176c:	bd80      	pop	{r7, pc}
	...

08001770 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	b088      	sub	sp, #32
 8001774:	af00      	add	r7, sp, #0
 8001776:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001778:	231f      	movs	r3, #31
 800177a:	18fb      	adds	r3, r7, r3
 800177c:	2200      	movs	r2, #0
 800177e:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001780:	2300      	movs	r3, #0
 8001782:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001784:	2300      	movs	r3, #0
 8001786:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001788:	2300      	movs	r3, #0
 800178a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2b00      	cmp	r3, #0
 8001790:	d101      	bne.n	8001796 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001792:	2301      	movs	r3, #1
 8001794:	e17e      	b.n	8001a94 <HAL_ADC_Init+0x324>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800179a:	2b00      	cmp	r3, #0
 800179c:	d10a      	bne.n	80017b4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	0018      	movs	r0, r3
 80017a2:	f7ff fc5f 	bl	8001064 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	2200      	movs	r2, #0
 80017aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	2254      	movs	r2, #84	@ 0x54
 80017b0:	2100      	movs	r1, #0
 80017b2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	0018      	movs	r0, r3
 80017ba:	f7ff ff6b 	bl	8001694 <LL_ADC_IsInternalRegulatorEnabled>
 80017be:	1e03      	subs	r3, r0, #0
 80017c0:	d114      	bne.n	80017ec <HAL_ADC_Init+0x7c>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80017c2:	687b      	ldr	r3, [r7, #4]
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	0018      	movs	r0, r3
 80017c8:	f7ff ff50 	bl	800166c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80017cc:	4bb3      	ldr	r3, [pc, #716]	@ (8001a9c <HAL_ADC_Init+0x32c>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	49b3      	ldr	r1, [pc, #716]	@ (8001aa0 <HAL_ADC_Init+0x330>)
 80017d2:	0018      	movs	r0, r3
 80017d4:	f7fe fca2 	bl	800011c <__udivsi3>
 80017d8:	0003      	movs	r3, r0
 80017da:	005b      	lsls	r3, r3, #1
 80017dc:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017de:	e002      	b.n	80017e6 <HAL_ADC_Init+0x76>
    {
      wait_loop_index--;
 80017e0:	68fb      	ldr	r3, [r7, #12]
 80017e2:	3b01      	subs	r3, #1
 80017e4:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80017e6:	68fb      	ldr	r3, [r7, #12]
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d1f9      	bne.n	80017e0 <HAL_ADC_Init+0x70>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	681b      	ldr	r3, [r3, #0]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f7ff ff4f 	bl	8001694 <LL_ADC_IsInternalRegulatorEnabled>
 80017f6:	1e03      	subs	r3, r0, #0
 80017f8:	d10f      	bne.n	800181a <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017fe:	2210      	movs	r2, #16
 8001800:	431a      	orrs	r2, r3
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800180a:	2201      	movs	r2, #1
 800180c:	431a      	orrs	r2, r3
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001812:	231f      	movs	r3, #31
 8001814:	18fb      	adds	r3, r7, r3
 8001816:	2201      	movs	r2, #1
 8001818:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	681b      	ldr	r3, [r3, #0]
 800181e:	0018      	movs	r0, r3
 8001820:	f7ff ff94 	bl	800174c <LL_ADC_REG_IsConversionOngoing>
 8001824:	0003      	movs	r3, r0
 8001826:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182c:	2210      	movs	r2, #16
 800182e:	4013      	ands	r3, r2
 8001830:	d000      	beq.n	8001834 <HAL_ADC_Init+0xc4>
 8001832:	e122      	b.n	8001a7a <HAL_ADC_Init+0x30a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001834:	693b      	ldr	r3, [r7, #16]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d000      	beq.n	800183c <HAL_ADC_Init+0xcc>
 800183a:	e11e      	b.n	8001a7a <HAL_ADC_Init+0x30a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001840:	4a98      	ldr	r2, [pc, #608]	@ (8001aa4 <HAL_ADC_Init+0x334>)
 8001842:	4013      	ands	r3, r2
 8001844:	2202      	movs	r2, #2
 8001846:	431a      	orrs	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	0018      	movs	r0, r3
 8001852:	f7ff ff57 	bl	8001704 <LL_ADC_IsEnabled>
 8001856:	1e03      	subs	r3, r0, #0
 8001858:	d000      	beq.n	800185c <HAL_ADC_Init+0xec>
 800185a:	e0ad      	b.n	80019b8 <HAL_ADC_Init+0x248>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths: temperature sensor, Vref             */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	7e1b      	ldrb	r3, [r3, #24]
 8001864:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001866:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	7e5b      	ldrb	r3, [r3, #25]
 800186c:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800186e:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	7e9b      	ldrb	r3, [r3, #26]
 8001874:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001876:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800187c:	2b00      	cmp	r3, #0
 800187e:	d002      	beq.n	8001886 <HAL_ADC_Init+0x116>
 8001880:	2380      	movs	r3, #128	@ 0x80
 8001882:	015b      	lsls	r3, r3, #5
 8001884:	e000      	b.n	8001888 <HAL_ADC_Init+0x118>
 8001886:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001888:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800188e:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	691b      	ldr	r3, [r3, #16]
 8001894:	2b00      	cmp	r3, #0
 8001896:	da04      	bge.n	80018a2 <HAL_ADC_Init+0x132>
 8001898:	687b      	ldr	r3, [r7, #4]
 800189a:	691b      	ldr	r3, [r3, #16]
 800189c:	005b      	lsls	r3, r3, #1
 800189e:	085b      	lsrs	r3, r3, #1
 80018a0:	e001      	b.n	80018a6 <HAL_ADC_Init+0x136>
 80018a2:	2380      	movs	r3, #128	@ 0x80
 80018a4:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 80018a6:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	212c      	movs	r1, #44	@ 0x2c
 80018ac:	5c5b      	ldrb	r3, [r3, r1]
 80018ae:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80018b0:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 80018b2:	69ba      	ldr	r2, [r7, #24]
 80018b4:	4313      	orrs	r3, r2
 80018b6:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	2220      	movs	r2, #32
 80018bc:	5c9b      	ldrb	r3, [r3, r2]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d115      	bne.n	80018ee <HAL_ADC_Init+0x17e>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	7e9b      	ldrb	r3, [r3, #26]
 80018c6:	2b00      	cmp	r3, #0
 80018c8:	d105      	bne.n	80018d6 <HAL_ADC_Init+0x166>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 80018ca:	69bb      	ldr	r3, [r7, #24]
 80018cc:	2280      	movs	r2, #128	@ 0x80
 80018ce:	0252      	lsls	r2, r2, #9
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
 80018d4:	e00b      	b.n	80018ee <HAL_ADC_Init+0x17e>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018da:	2220      	movs	r2, #32
 80018dc:	431a      	orrs	r2, r3
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018e6:	2201      	movs	r2, #1
 80018e8:	431a      	orrs	r2, r3
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00a      	beq.n	800190c <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80018fa:	23e0      	movs	r3, #224	@ 0xe0
 80018fc:	005b      	lsls	r3, r3, #1
 80018fe:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001904:	4313      	orrs	r3, r2
 8001906:	69ba      	ldr	r2, [r7, #24]
 8001908:	4313      	orrs	r3, r2
 800190a:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	68db      	ldr	r3, [r3, #12]
 8001912:	4a65      	ldr	r2, [pc, #404]	@ (8001aa8 <HAL_ADC_Init+0x338>)
 8001914:	4013      	ands	r3, r2
 8001916:	0019      	movs	r1, r3
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	69ba      	ldr	r2, [r7, #24]
 800191e:	430a      	orrs	r2, r1
 8001920:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	685b      	ldr	r3, [r3, #4]
 8001926:	0f9b      	lsrs	r3, r3, #30
 8001928:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800192e:	4313      	orrs	r3, r2
 8001930:	697a      	ldr	r2, [r7, #20]
 8001932:	4313      	orrs	r3, r2
 8001934:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	223c      	movs	r2, #60	@ 0x3c
 800193a:	5c9b      	ldrb	r3, [r3, r2]
 800193c:	2b01      	cmp	r3, #1
 800193e:	d111      	bne.n	8001964 <HAL_ADC_Init+0x1f4>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	685b      	ldr	r3, [r3, #4]
 8001944:	0f9b      	lsrs	r3, r3, #30
 8001946:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800194c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001952:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001958:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 800195a:	697b      	ldr	r3, [r7, #20]
 800195c:	4313      	orrs	r3, r2
 800195e:	2201      	movs	r2, #1
 8001960:	4313      	orrs	r3, r2
 8001962:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	691b      	ldr	r3, [r3, #16]
 800196a:	4a50      	ldr	r2, [pc, #320]	@ (8001aac <HAL_ADC_Init+0x33c>)
 800196c:	4013      	ands	r3, r2
 800196e:	0019      	movs	r1, r3
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	697a      	ldr	r2, [r7, #20]
 8001976:	430a      	orrs	r2, r1
 8001978:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	685a      	ldr	r2, [r3, #4]
 800197e:	23c0      	movs	r3, #192	@ 0xc0
 8001980:	061b      	lsls	r3, r3, #24
 8001982:	429a      	cmp	r2, r3
 8001984:	d018      	beq.n	80019b8 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800198a:	2380      	movs	r3, #128	@ 0x80
 800198c:	05db      	lsls	r3, r3, #23
 800198e:	429a      	cmp	r2, r3
 8001990:	d012      	beq.n	80019b8 <HAL_ADC_Init+0x248>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001996:	2380      	movs	r3, #128	@ 0x80
 8001998:	061b      	lsls	r3, r3, #24
 800199a:	429a      	cmp	r2, r3
 800199c:	d00c      	beq.n	80019b8 <HAL_ADC_Init+0x248>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 800199e:	4b44      	ldr	r3, [pc, #272]	@ (8001ab0 <HAL_ADC_Init+0x340>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	4a44      	ldr	r2, [pc, #272]	@ (8001ab4 <HAL_ADC_Init+0x344>)
 80019a4:	4013      	ands	r3, r2
 80019a6:	0019      	movs	r1, r3
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	685a      	ldr	r2, [r3, #4]
 80019ac:	23f0      	movs	r3, #240	@ 0xf0
 80019ae:	039b      	lsls	r3, r3, #14
 80019b0:	401a      	ands	r2, r3
 80019b2:	4b3f      	ldr	r3, [pc, #252]	@ (8001ab0 <HAL_ADC_Init+0x340>)
 80019b4:	430a      	orrs	r2, r1
 80019b6:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	6818      	ldr	r0, [r3, #0]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019c0:	001a      	movs	r2, r3
 80019c2:	2100      	movs	r1, #0
 80019c4:	f7ff fda1 	bl	800150a <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80019d0:	4939      	ldr	r1, [pc, #228]	@ (8001ab8 <HAL_ADC_Init+0x348>)
 80019d2:	001a      	movs	r2, r3
 80019d4:	f7ff fd99 	bl	800150a <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	691b      	ldr	r3, [r3, #16]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d109      	bne.n	80019f4 <HAL_ADC_Init+0x284>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	2110      	movs	r1, #16
 80019ec:	4249      	negs	r1, r1
 80019ee:	430a      	orrs	r2, r1
 80019f0:	629a      	str	r2, [r3, #40]	@ 0x28
 80019f2:	e018      	b.n	8001a26 <HAL_ADC_Init+0x2b6>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	691a      	ldr	r2, [r3, #16]
 80019f8:	2380      	movs	r3, #128	@ 0x80
 80019fa:	039b      	lsls	r3, r3, #14
 80019fc:	429a      	cmp	r2, r3
 80019fe:	d112      	bne.n	8001a26 <HAL_ADC_Init+0x2b6>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	681b      	ldr	r3, [r3, #0]
 8001a04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	3b01      	subs	r3, #1
 8001a0c:	009b      	lsls	r3, r3, #2
 8001a0e:	221c      	movs	r2, #28
 8001a10:	4013      	ands	r3, r2
 8001a12:	2210      	movs	r2, #16
 8001a14:	4252      	negs	r2, r2
 8001a16:	409a      	lsls	r2, r3
 8001a18:	0011      	movs	r1, r2
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	430a      	orrs	r2, r1
 8001a24:	629a      	str	r2, [r3, #40]	@ 0x28
    {
      /* Nothing to do */
    }
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	2100      	movs	r1, #0
 8001a2c:	0018      	movs	r0, r3
 8001a2e:	f7ff fd89 	bl	8001544 <LL_ADC_GetSamplingTimeCommonChannels>
 8001a32:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d10b      	bne.n	8001a54 <HAL_ADC_Init+0x2e4>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	2200      	movs	r2, #0
 8001a40:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a46:	2203      	movs	r2, #3
 8001a48:	4393      	bics	r3, r2
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	431a      	orrs	r2, r3
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a52:	e01c      	b.n	8001a8e <HAL_ADC_Init+0x31e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a58:	2212      	movs	r2, #18
 8001a5a:	4393      	bics	r3, r2
 8001a5c:	2210      	movs	r2, #16
 8001a5e:	431a      	orrs	r2, r3
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001a68:	2201      	movs	r2, #1
 8001a6a:	431a      	orrs	r2, r3
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001a70:	231f      	movs	r3, #31
 8001a72:	18fb      	adds	r3, r7, r3
 8001a74:	2201      	movs	r2, #1
 8001a76:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001a78:	e009      	b.n	8001a8e <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a7e:	2210      	movs	r2, #16
 8001a80:	431a      	orrs	r2, r3
 8001a82:	687b      	ldr	r3, [r7, #4]
 8001a84:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001a86:	231f      	movs	r3, #31
 8001a88:	18fb      	adds	r3, r7, r3
 8001a8a:	2201      	movs	r2, #1
 8001a8c:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001a8e:	231f      	movs	r3, #31
 8001a90:	18fb      	adds	r3, r7, r3
 8001a92:	781b      	ldrb	r3, [r3, #0]
}
 8001a94:	0018      	movs	r0, r3
 8001a96:	46bd      	mov	sp, r7
 8001a98:	b008      	add	sp, #32
 8001a9a:	bd80      	pop	{r7, pc}
 8001a9c:	20000000 	.word	0x20000000
 8001aa0:	00030d40 	.word	0x00030d40
 8001aa4:	fffffefd 	.word	0xfffffefd
 8001aa8:	ffde0201 	.word	0xffde0201
 8001aac:	1ffffc02 	.word	0x1ffffc02
 8001ab0:	40012708 	.word	0x40012708
 8001ab4:	ffc3ffff 	.word	0xffc3ffff
 8001ab8:	7fffff04 	.word	0x7fffff04

08001abc <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001abc:	b5b0      	push	{r4, r5, r7, lr}
 8001abe:	b086      	sub	sp, #24
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	60f8      	str	r0, [r7, #12]
 8001ac4:	60b9      	str	r1, [r7, #8]
 8001ac6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	0018      	movs	r0, r3
 8001ace:	f7ff fe3d 	bl	800174c <LL_ADC_REG_IsConversionOngoing>
 8001ad2:	1e03      	subs	r3, r0, #0
 8001ad4:	d16c      	bne.n	8001bb0 <HAL_ADC_Start_DMA+0xf4>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	2254      	movs	r2, #84	@ 0x54
 8001ada:	5c9b      	ldrb	r3, [r3, r2]
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d101      	bne.n	8001ae4 <HAL_ADC_Start_DMA+0x28>
 8001ae0:	2302      	movs	r3, #2
 8001ae2:	e06c      	b.n	8001bbe <HAL_ADC_Start_DMA+0x102>
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	2254      	movs	r2, #84	@ 0x54
 8001ae8:	2101      	movs	r1, #1
 8001aea:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	68db      	ldr	r3, [r3, #12]
 8001af2:	2201      	movs	r2, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	d113      	bne.n	8001b20 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	0018      	movs	r0, r3
 8001afe:	f7ff fe01 	bl	8001704 <LL_ADC_IsEnabled>
 8001b02:	1e03      	subs	r3, r0, #0
 8001b04:	d004      	beq.n	8001b10 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	0018      	movs	r0, r3
 8001b0c:	f7ff fde8 	bl	80016e0 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	68da      	ldr	r2, [r3, #12]
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	2101      	movs	r1, #1
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001b20:	2517      	movs	r5, #23
 8001b22:	197c      	adds	r4, r7, r5
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	0018      	movs	r0, r3
 8001b28:	f000 fb9e 	bl	8002268 <ADC_Enable>
 8001b2c:	0003      	movs	r3, r0
 8001b2e:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001b30:	002c      	movs	r4, r5
 8001b32:	193b      	adds	r3, r7, r4
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d13e      	bne.n	8001bb8 <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001b3a:	68fb      	ldr	r3, [r7, #12]
 8001b3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b3e:	4a22      	ldr	r2, [pc, #136]	@ (8001bc8 <HAL_ADC_Start_DMA+0x10c>)
 8001b40:	4013      	ands	r3, r2
 8001b42:	2280      	movs	r2, #128	@ 0x80
 8001b44:	0052      	lsls	r2, r2, #1
 8001b46:	431a      	orrs	r2, r3
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b56:	4a1d      	ldr	r2, [pc, #116]	@ (8001bcc <HAL_ADC_Start_DMA+0x110>)
 8001b58:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b5e:	4a1c      	ldr	r2, [pc, #112]	@ (8001bd0 <HAL_ADC_Start_DMA+0x114>)
 8001b60:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b62:	68fb      	ldr	r3, [r7, #12]
 8001b64:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b66:	4a1b      	ldr	r2, [pc, #108]	@ (8001bd4 <HAL_ADC_Start_DMA+0x118>)
 8001b68:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	221c      	movs	r2, #28
 8001b70:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001b72:	68fb      	ldr	r3, [r7, #12]
 8001b74:	2254      	movs	r2, #84	@ 0x54
 8001b76:	2100      	movs	r1, #0
 8001b78:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	685a      	ldr	r2, [r3, #4]
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2110      	movs	r1, #16
 8001b86:	430a      	orrs	r2, r1
 8001b88:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001b8e:	68fb      	ldr	r3, [r7, #12]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	3340      	adds	r3, #64	@ 0x40
 8001b94:	0019      	movs	r1, r3
 8001b96:	68ba      	ldr	r2, [r7, #8]
 8001b98:	193c      	adds	r4, r7, r4
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	f000 fdf8 	bl	8002790 <HAL_DMA_Start_IT>
 8001ba0:	0003      	movs	r3, r0
 8001ba2:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	0018      	movs	r0, r3
 8001baa:	f7ff fdbd 	bl	8001728 <LL_ADC_REG_StartConversion>
 8001bae:	e003      	b.n	8001bb8 <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001bb0:	2317      	movs	r3, #23
 8001bb2:	18fb      	adds	r3, r7, r3
 8001bb4:	2202      	movs	r2, #2
 8001bb6:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return tmp_hal_status;
 8001bb8:	2317      	movs	r3, #23
 8001bba:	18fb      	adds	r3, r7, r3
 8001bbc:	781b      	ldrb	r3, [r3, #0]
}
 8001bbe:	0018      	movs	r0, r3
 8001bc0:	46bd      	mov	sp, r7
 8001bc2:	b006      	add	sp, #24
 8001bc4:	bdb0      	pop	{r4, r5, r7, pc}
 8001bc6:	46c0      	nop			@ (mov r8, r8)
 8001bc8:	fffff0fe 	.word	0xfffff0fe
 8001bcc:	08002365 	.word	0x08002365
 8001bd0:	0800242d 	.word	0x0800242d
 8001bd4:	0800244b 	.word	0x0800244b

08001bd8 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b086      	sub	sp, #24
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8001be0:	2300      	movs	r3, #0
 8001be2:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	685b      	ldr	r3, [r3, #4]
 8001bf2:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	2202      	movs	r2, #2
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d017      	beq.n	8001c2c <HAL_ADC_IRQHandler+0x54>
 8001bfc:	68fb      	ldr	r3, [r7, #12]
 8001bfe:	2202      	movs	r2, #2
 8001c00:	4013      	ands	r3, r2
 8001c02:	d013      	beq.n	8001c2c <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c08:	2210      	movs	r2, #16
 8001c0a:	4013      	ands	r3, r2
 8001c0c:	d106      	bne.n	8001c1c <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c12:	2280      	movs	r2, #128	@ 0x80
 8001c14:	0112      	lsls	r2, r2, #4
 8001c16:	431a      	orrs	r2, r3
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	0018      	movs	r0, r3
 8001c20:	f000 fc3e 	bl	80024a0 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	681b      	ldr	r3, [r3, #0]
 8001c28:	2202      	movs	r2, #2
 8001c2a:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c2c:	693b      	ldr	r3, [r7, #16]
 8001c2e:	2204      	movs	r2, #4
 8001c30:	4013      	ands	r3, r2
 8001c32:	d003      	beq.n	8001c3c <HAL_ADC_IRQHandler+0x64>
 8001c34:	68fb      	ldr	r3, [r7, #12]
 8001c36:	2204      	movs	r2, #4
 8001c38:	4013      	ands	r3, r2
 8001c3a:	d107      	bne.n	8001c4c <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c3c:	693b      	ldr	r3, [r7, #16]
 8001c3e:	2208      	movs	r2, #8
 8001c40:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001c42:	d04d      	beq.n	8001ce0 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	2208      	movs	r2, #8
 8001c48:	4013      	ands	r3, r2
 8001c4a:	d049      	beq.n	8001ce0 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c50:	2210      	movs	r2, #16
 8001c52:	4013      	ands	r3, r2
 8001c54:	d106      	bne.n	8001c64 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c5a:	2280      	movs	r2, #128	@ 0x80
 8001c5c:	0092      	lsls	r2, r2, #2
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	681b      	ldr	r3, [r3, #0]
 8001c68:	0018      	movs	r0, r3
 8001c6a:	f7ff fc82 	bl	8001572 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001c6e:	1e03      	subs	r3, r0, #0
 8001c70:	d02e      	beq.n	8001cd0 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	7e9b      	ldrb	r3, [r3, #26]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d12a      	bne.n	8001cd0 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001c7a:	687b      	ldr	r3, [r7, #4]
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2208      	movs	r2, #8
 8001c82:	4013      	ands	r3, r2
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	d123      	bne.n	8001cd0 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	681b      	ldr	r3, [r3, #0]
 8001c8c:	0018      	movs	r0, r3
 8001c8e:	f7ff fd5d 	bl	800174c <LL_ADC_REG_IsConversionOngoing>
 8001c92:	1e03      	subs	r3, r0, #0
 8001c94:	d110      	bne.n	8001cb8 <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	681b      	ldr	r3, [r3, #0]
 8001c9a:	685a      	ldr	r2, [r3, #4]
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	210c      	movs	r1, #12
 8001ca2:	438a      	bics	r2, r1
 8001ca4:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001caa:	4a6f      	ldr	r2, [pc, #444]	@ (8001e68 <HAL_ADC_IRQHandler+0x290>)
 8001cac:	4013      	ands	r3, r2
 8001cae:	2201      	movs	r2, #1
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	659a      	str	r2, [r3, #88]	@ 0x58
 8001cb6:	e00b      	b.n	8001cd0 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cbc:	2220      	movs	r2, #32
 8001cbe:	431a      	orrs	r2, r3
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc8:	2201      	movs	r2, #1
 8001cca:	431a      	orrs	r2, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	0018      	movs	r0, r3
 8001cd4:	f7ff f94e 	bl	8000f74 <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	220c      	movs	r2, #12
 8001cde:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8001ce0:	693b      	ldr	r3, [r7, #16]
 8001ce2:	2280      	movs	r2, #128	@ 0x80
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	d012      	beq.n	8001d0e <HAL_ADC_IRQHandler+0x136>
 8001ce8:	68fb      	ldr	r3, [r7, #12]
 8001cea:	2280      	movs	r2, #128	@ 0x80
 8001cec:	4013      	ands	r3, r2
 8001cee:	d00e      	beq.n	8001d0e <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cf4:	2280      	movs	r2, #128	@ 0x80
 8001cf6:	0252      	lsls	r2, r2, #9
 8001cf8:	431a      	orrs	r2, r3
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	0018      	movs	r0, r3
 8001d02:	f000 f8bb 	bl	8001e7c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	2280      	movs	r2, #128	@ 0x80
 8001d0c:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001d0e:	693a      	ldr	r2, [r7, #16]
 8001d10:	2380      	movs	r3, #128	@ 0x80
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	4013      	ands	r3, r2
 8001d16:	d014      	beq.n	8001d42 <HAL_ADC_IRQHandler+0x16a>
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	2380      	movs	r3, #128	@ 0x80
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	4013      	ands	r3, r2
 8001d20:	d00f      	beq.n	8001d42 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d26:	2280      	movs	r2, #128	@ 0x80
 8001d28:	0292      	lsls	r2, r2, #10
 8001d2a:	431a      	orrs	r2, r3
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	0018      	movs	r0, r3
 8001d34:	f000 fba4 	bl	8002480 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	681b      	ldr	r3, [r3, #0]
 8001d3c:	2280      	movs	r2, #128	@ 0x80
 8001d3e:	0052      	lsls	r2, r2, #1
 8001d40:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001d42:	693a      	ldr	r2, [r7, #16]
 8001d44:	2380      	movs	r3, #128	@ 0x80
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	4013      	ands	r3, r2
 8001d4a:	d014      	beq.n	8001d76 <HAL_ADC_IRQHandler+0x19e>
 8001d4c:	68fa      	ldr	r2, [r7, #12]
 8001d4e:	2380      	movs	r3, #128	@ 0x80
 8001d50:	009b      	lsls	r3, r3, #2
 8001d52:	4013      	ands	r3, r2
 8001d54:	d00f      	beq.n	8001d76 <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d5a:	2280      	movs	r2, #128	@ 0x80
 8001d5c:	02d2      	lsls	r2, r2, #11
 8001d5e:	431a      	orrs	r2, r3
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	0018      	movs	r0, r3
 8001d68:	f000 fb92 	bl	8002490 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	2280      	movs	r2, #128	@ 0x80
 8001d72:	0092      	lsls	r2, r2, #2
 8001d74:	601a      	str	r2, [r3, #0]
  }
  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8001d76:	693b      	ldr	r3, [r7, #16]
 8001d78:	2210      	movs	r2, #16
 8001d7a:	4013      	ands	r3, r2
 8001d7c:	d02b      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x1fe>
 8001d7e:	68fb      	ldr	r3, [r7, #12]
 8001d80:	2210      	movs	r2, #16
 8001d82:	4013      	ands	r3, r2
 8001d84:	d027      	beq.n	8001dd6 <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d102      	bne.n	8001d94 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001d8e:	2301      	movs	r3, #1
 8001d90:	617b      	str	r3, [r7, #20]
 8001d92:	e008      	b.n	8001da6 <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	0018      	movs	r0, r3
 8001d9a:	f7ff fc3e 	bl	800161a <LL_ADC_REG_GetDMATransfer>
 8001d9e:	1e03      	subs	r3, r0, #0
 8001da0:	d001      	beq.n	8001da6 <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 8001da2:	2301      	movs	r3, #1
 8001da4:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 8001da6:	697b      	ldr	r3, [r7, #20]
 8001da8:	2b01      	cmp	r3, #1
 8001daa:	d110      	bne.n	8001dce <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001db0:	2280      	movs	r2, #128	@ 0x80
 8001db2:	00d2      	lsls	r2, r2, #3
 8001db4:	431a      	orrs	r2, r3
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001dbe:	2202      	movs	r2, #2
 8001dc0:	431a      	orrs	r2, r3
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	0018      	movs	r0, r3
 8001dca:	f000 f85f 	bl	8001e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	2210      	movs	r2, #16
 8001dd4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check ADC Ready flag ========== */
  if (((tmp_isr & ADC_FLAG_RDY) == ADC_FLAG_RDY) && ((tmp_ier & ADC_IT_RDY) == ADC_IT_RDY))
 8001dd6:	693b      	ldr	r3, [r7, #16]
 8001dd8:	2201      	movs	r2, #1
 8001dda:	4013      	ands	r3, r2
 8001ddc:	d01a      	beq.n	8001e14 <HAL_ADC_IRQHandler+0x23c>
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	2201      	movs	r2, #1
 8001de2:	4013      	ands	r3, r2
 8001de4:	d016      	beq.n	8001e14 <HAL_ADC_IRQHandler+0x23c>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001de6:	687b      	ldr	r3, [r7, #4]
 8001de8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dea:	2210      	movs	r2, #16
 8001dec:	4013      	ands	r3, r2
 8001dee:	d105      	bne.n	8001dfc <HAL_ADC_IRQHandler+0x224>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001df4:	2201      	movs	r2, #1
 8001df6:	431a      	orrs	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	659a      	str	r2, [r3, #88]	@ 0x58

    /* ADC Ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ADCReadyCallback(hadc);
#else
    HAL_ADC_ADCReadyCallback(hadc);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	0018      	movs	r0, r3
 8001e00:	f000 f854 	bl	8001eac <HAL_ADC_ADCReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Leave ADRDY flag up (used by HAL), disable interrupt source instead */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_RDY);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	685a      	ldr	r2, [r3, #4]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	2101      	movs	r1, #1
 8001e10:	438a      	bics	r2, r1
 8001e12:	605a      	str	r2, [r3, #4]
  }

  /* ========== Check End of Calibration flag ========== */
  if (((tmp_isr & ADC_FLAG_EOCAL) == ADC_FLAG_EOCAL) && ((tmp_ier & ADC_IT_EOCAL) == ADC_IT_EOCAL))
 8001e14:	693a      	ldr	r2, [r7, #16]
 8001e16:	2380      	movs	r3, #128	@ 0x80
 8001e18:	011b      	lsls	r3, r3, #4
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	d00d      	beq.n	8001e3a <HAL_ADC_IRQHandler+0x262>
 8001e1e:	68fa      	ldr	r2, [r7, #12]
 8001e20:	2380      	movs	r3, #128	@ 0x80
 8001e22:	011b      	lsls	r3, r3, #4
 8001e24:	4013      	ands	r3, r2
 8001e26:	d008      	beq.n	8001e3a <HAL_ADC_IRQHandler+0x262>
  {
    /* End Of Calibration callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->CalibrationCpltCallback(hadc);
#else
    HAL_ADC_CalibrationCpltCallback(hadc);
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	0018      	movs	r0, r3
 8001e2c:	f000 f836 	bl	8001e9c <HAL_ADC_CalibrationCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear end of calibration flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOCAL);
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2280      	movs	r2, #128	@ 0x80
 8001e36:	0112      	lsls	r2, r2, #4
 8001e38:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	2380      	movs	r3, #128	@ 0x80
 8001e3e:	019b      	lsls	r3, r3, #6
 8001e40:	4013      	ands	r3, r2
 8001e42:	d00d      	beq.n	8001e60 <HAL_ADC_IRQHandler+0x288>
 8001e44:	68fa      	ldr	r2, [r7, #12]
 8001e46:	2380      	movs	r3, #128	@ 0x80
 8001e48:	019b      	lsls	r3, r3, #6
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	d008      	beq.n	8001e60 <HAL_ADC_IRQHandler+0x288>
  {
    /* Channel configuration ready callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ChannelConfigReadyCallback(hadc);
#else
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	0018      	movs	r0, r3
 8001e52:	f000 fb2d 	bl	80024b0 <HAL_ADCEx_ChannelConfigReadyCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	2280      	movs	r2, #128	@ 0x80
 8001e5c:	0192      	lsls	r2, r2, #6
 8001e5e:	601a      	str	r2, [r3, #0]
  }
}
 8001e60:	46c0      	nop			@ (mov r8, r8)
 8001e62:	46bd      	mov	sp, r7
 8001e64:	b006      	add	sp, #24
 8001e66:	bd80      	pop	{r7, pc}
 8001e68:	fffffefe 	.word	0xfffffefe

08001e6c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b082      	sub	sp, #8
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001e74:	46c0      	nop			@ (mov r8, r8)
 8001e76:	46bd      	mov	sp, r7
 8001e78:	b002      	add	sp, #8
 8001e7a:	bd80      	pop	{r7, pc}

08001e7c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8001e7c:	b580      	push	{r7, lr}
 8001e7e:	b082      	sub	sp, #8
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001e84:	46c0      	nop			@ (mov r8, r8)
 8001e86:	46bd      	mov	sp, r7
 8001e88:	b002      	add	sp, #8
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b082      	sub	sp, #8
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001e94:	46c0      	nop			@ (mov r8, r8)
 8001e96:	46bd      	mov	sp, r7
 8001e98:	b002      	add	sp, #8
 8001e9a:	bd80      	pop	{r7, pc}

08001e9c <HAL_ADC_CalibrationCpltCallback>:
  * @brief  Calibration complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_CalibrationCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	b082      	sub	sp, #8
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_CalibrationCpltCallback must be implemented in the user file.
   */
}
 8001ea4:	46c0      	nop			@ (mov r8, r8)
 8001ea6:	46bd      	mov	sp, r7
 8001ea8:	b002      	add	sp, #8
 8001eaa:	bd80      	pop	{r7, pc}

08001eac <HAL_ADC_ADCReadyCallback>:
  * @brief ADC Ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ADCReadyCallback(ADC_HandleTypeDef *hadc)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b082      	sub	sp, #8
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ADCReadyCallback must be implemented in the user file.
   */
}
 8001eb4:	46c0      	nop			@ (mov r8, r8)
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	b002      	add	sp, #8
 8001eba:	bd80      	pop	{r7, pc}

08001ebc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b086      	sub	sp, #24
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
 8001ec4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ec6:	2317      	movs	r3, #23
 8001ec8:	18fb      	adds	r3, r7, r3
 8001eca:	2200      	movs	r2, #0
 8001ecc:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60fb      	str	r3, [r7, #12]

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	2254      	movs	r2, #84	@ 0x54
 8001ed6:	5c9b      	ldrb	r3, [r3, r2]
 8001ed8:	2b01      	cmp	r3, #1
 8001eda:	d101      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x24>
 8001edc:	2302      	movs	r3, #2
 8001ede:	e1be      	b.n	800225e <HAL_ADC_ConfigChannel+0x3a2>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2254      	movs	r2, #84	@ 0x54
 8001ee4:	2101      	movs	r1, #1
 8001ee6:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor       */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	0018      	movs	r0, r3
 8001eee:	f7ff fc2d 	bl	800174c <LL_ADC_REG_IsConversionOngoing>
 8001ef2:	1e03      	subs	r3, r0, #0
 8001ef4:	d000      	beq.n	8001ef8 <HAL_ADC_ConfigChannel+0x3c>
 8001ef6:	e1a1      	b.n	800223c <HAL_ADC_ConfigChannel+0x380>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 8001ef8:	683b      	ldr	r3, [r7, #0]
 8001efa:	685b      	ldr	r3, [r3, #4]
 8001efc:	2b02      	cmp	r3, #2
 8001efe:	d100      	bne.n	8001f02 <HAL_ADC_ConfigChannel+0x46>
 8001f00:	e152      	b.n	80021a8 <HAL_ADC_ConfigChannel+0x2ec>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691a      	ldr	r2, [r3, #16]
 8001f06:	2380      	movs	r3, #128	@ 0x80
 8001f08:	061b      	lsls	r3, r3, #24
 8001f0a:	429a      	cmp	r2, r3
 8001f0c:	d004      	beq.n	8001f18 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001f12:	4ac2      	ldr	r2, [pc, #776]	@ (800221c <HAL_ADC_ConfigChannel+0x360>)
 8001f14:	4293      	cmp	r3, r2
 8001f16:	d108      	bne.n	8001f2a <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681a      	ldr	r2, [r3, #0]
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	0019      	movs	r1, r3
 8001f22:	0010      	movs	r0, r2
 8001f24:	f7ff fb56 	bl	80015d4 <LL_ADC_REG_SetSequencerChAdd>
 8001f28:	e0ed      	b.n	8002106 <HAL_ADC_ConfigChannel+0x24a>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	685b      	ldr	r3, [r3, #4]
 8001f32:	211f      	movs	r1, #31
 8001f34:	400b      	ands	r3, r1
 8001f36:	210f      	movs	r1, #15
 8001f38:	4099      	lsls	r1, r3
 8001f3a:	000b      	movs	r3, r1
 8001f3c:	43db      	mvns	r3, r3
 8001f3e:	4013      	ands	r3, r2
 8001f40:	0019      	movs	r1, r3
 8001f42:	683b      	ldr	r3, [r7, #0]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	025b      	lsls	r3, r3, #9
 8001f48:	0a5b      	lsrs	r3, r3, #9
 8001f4a:	d105      	bne.n	8001f58 <HAL_ADC_ConfigChannel+0x9c>
 8001f4c:	683b      	ldr	r3, [r7, #0]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	0e9b      	lsrs	r3, r3, #26
 8001f52:	221f      	movs	r2, #31
 8001f54:	4013      	ands	r3, r2
 8001f56:	e0bc      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	2201      	movs	r2, #1
 8001f5e:	4013      	ands	r3, r2
 8001f60:	d000      	beq.n	8001f64 <HAL_ADC_ConfigChannel+0xa8>
 8001f62:	e0b5      	b.n	80020d0 <HAL_ADC_ConfigChannel+0x214>
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2202      	movs	r2, #2
 8001f6a:	4013      	ands	r3, r2
 8001f6c:	d000      	beq.n	8001f70 <HAL_ADC_ConfigChannel+0xb4>
 8001f6e:	e0ad      	b.n	80020cc <HAL_ADC_ConfigChannel+0x210>
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	2204      	movs	r2, #4
 8001f76:	4013      	ands	r3, r2
 8001f78:	d000      	beq.n	8001f7c <HAL_ADC_ConfigChannel+0xc0>
 8001f7a:	e0a5      	b.n	80020c8 <HAL_ADC_ConfigChannel+0x20c>
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	2208      	movs	r2, #8
 8001f82:	4013      	ands	r3, r2
 8001f84:	d000      	beq.n	8001f88 <HAL_ADC_ConfigChannel+0xcc>
 8001f86:	e09d      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x208>
 8001f88:	683b      	ldr	r3, [r7, #0]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	2210      	movs	r2, #16
 8001f8e:	4013      	ands	r3, r2
 8001f90:	d000      	beq.n	8001f94 <HAL_ADC_ConfigChannel+0xd8>
 8001f92:	e095      	b.n	80020c0 <HAL_ADC_ConfigChannel+0x204>
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2220      	movs	r2, #32
 8001f9a:	4013      	ands	r3, r2
 8001f9c:	d000      	beq.n	8001fa0 <HAL_ADC_ConfigChannel+0xe4>
 8001f9e:	e08d      	b.n	80020bc <HAL_ADC_ConfigChannel+0x200>
 8001fa0:	683b      	ldr	r3, [r7, #0]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	2240      	movs	r2, #64	@ 0x40
 8001fa6:	4013      	ands	r3, r2
 8001fa8:	d000      	beq.n	8001fac <HAL_ADC_ConfigChannel+0xf0>
 8001faa:	e085      	b.n	80020b8 <HAL_ADC_ConfigChannel+0x1fc>
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2280      	movs	r2, #128	@ 0x80
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	d000      	beq.n	8001fb8 <HAL_ADC_ConfigChannel+0xfc>
 8001fb6:	e07d      	b.n	80020b4 <HAL_ADC_ConfigChannel+0x1f8>
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	681a      	ldr	r2, [r3, #0]
 8001fbc:	2380      	movs	r3, #128	@ 0x80
 8001fbe:	005b      	lsls	r3, r3, #1
 8001fc0:	4013      	ands	r3, r2
 8001fc2:	d000      	beq.n	8001fc6 <HAL_ADC_ConfigChannel+0x10a>
 8001fc4:	e074      	b.n	80020b0 <HAL_ADC_ConfigChannel+0x1f4>
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	681a      	ldr	r2, [r3, #0]
 8001fca:	2380      	movs	r3, #128	@ 0x80
 8001fcc:	009b      	lsls	r3, r3, #2
 8001fce:	4013      	ands	r3, r2
 8001fd0:	d000      	beq.n	8001fd4 <HAL_ADC_ConfigChannel+0x118>
 8001fd2:	e06b      	b.n	80020ac <HAL_ADC_ConfigChannel+0x1f0>
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	681a      	ldr	r2, [r3, #0]
 8001fd8:	2380      	movs	r3, #128	@ 0x80
 8001fda:	00db      	lsls	r3, r3, #3
 8001fdc:	4013      	ands	r3, r2
 8001fde:	d000      	beq.n	8001fe2 <HAL_ADC_ConfigChannel+0x126>
 8001fe0:	e062      	b.n	80020a8 <HAL_ADC_ConfigChannel+0x1ec>
 8001fe2:	683b      	ldr	r3, [r7, #0]
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	2380      	movs	r3, #128	@ 0x80
 8001fe8:	011b      	lsls	r3, r3, #4
 8001fea:	4013      	ands	r3, r2
 8001fec:	d000      	beq.n	8001ff0 <HAL_ADC_ConfigChannel+0x134>
 8001fee:	e059      	b.n	80020a4 <HAL_ADC_ConfigChannel+0x1e8>
 8001ff0:	683b      	ldr	r3, [r7, #0]
 8001ff2:	681a      	ldr	r2, [r3, #0]
 8001ff4:	2380      	movs	r3, #128	@ 0x80
 8001ff6:	015b      	lsls	r3, r3, #5
 8001ff8:	4013      	ands	r3, r2
 8001ffa:	d151      	bne.n	80020a0 <HAL_ADC_ConfigChannel+0x1e4>
 8001ffc:	683b      	ldr	r3, [r7, #0]
 8001ffe:	681a      	ldr	r2, [r3, #0]
 8002000:	2380      	movs	r3, #128	@ 0x80
 8002002:	019b      	lsls	r3, r3, #6
 8002004:	4013      	ands	r3, r2
 8002006:	d149      	bne.n	800209c <HAL_ADC_ConfigChannel+0x1e0>
 8002008:	683b      	ldr	r3, [r7, #0]
 800200a:	681a      	ldr	r2, [r3, #0]
 800200c:	2380      	movs	r3, #128	@ 0x80
 800200e:	01db      	lsls	r3, r3, #7
 8002010:	4013      	ands	r3, r2
 8002012:	d141      	bne.n	8002098 <HAL_ADC_ConfigChannel+0x1dc>
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	681a      	ldr	r2, [r3, #0]
 8002018:	2380      	movs	r3, #128	@ 0x80
 800201a:	021b      	lsls	r3, r3, #8
 800201c:	4013      	ands	r3, r2
 800201e:	d139      	bne.n	8002094 <HAL_ADC_ConfigChannel+0x1d8>
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681a      	ldr	r2, [r3, #0]
 8002024:	2380      	movs	r3, #128	@ 0x80
 8002026:	025b      	lsls	r3, r3, #9
 8002028:	4013      	ands	r3, r2
 800202a:	d131      	bne.n	8002090 <HAL_ADC_ConfigChannel+0x1d4>
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	681a      	ldr	r2, [r3, #0]
 8002030:	2380      	movs	r3, #128	@ 0x80
 8002032:	029b      	lsls	r3, r3, #10
 8002034:	4013      	ands	r3, r2
 8002036:	d129      	bne.n	800208c <HAL_ADC_ConfigChannel+0x1d0>
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	681a      	ldr	r2, [r3, #0]
 800203c:	2380      	movs	r3, #128	@ 0x80
 800203e:	02db      	lsls	r3, r3, #11
 8002040:	4013      	ands	r3, r2
 8002042:	d121      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x1cc>
 8002044:	683b      	ldr	r3, [r7, #0]
 8002046:	681a      	ldr	r2, [r3, #0]
 8002048:	2380      	movs	r3, #128	@ 0x80
 800204a:	031b      	lsls	r3, r3, #12
 800204c:	4013      	ands	r3, r2
 800204e:	d119      	bne.n	8002084 <HAL_ADC_ConfigChannel+0x1c8>
 8002050:	683b      	ldr	r3, [r7, #0]
 8002052:	681a      	ldr	r2, [r3, #0]
 8002054:	2380      	movs	r3, #128	@ 0x80
 8002056:	035b      	lsls	r3, r3, #13
 8002058:	4013      	ands	r3, r2
 800205a:	d111      	bne.n	8002080 <HAL_ADC_ConfigChannel+0x1c4>
 800205c:	683b      	ldr	r3, [r7, #0]
 800205e:	681a      	ldr	r2, [r3, #0]
 8002060:	2380      	movs	r3, #128	@ 0x80
 8002062:	039b      	lsls	r3, r3, #14
 8002064:	4013      	ands	r3, r2
 8002066:	d109      	bne.n	800207c <HAL_ADC_ConfigChannel+0x1c0>
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	681a      	ldr	r2, [r3, #0]
 800206c:	2380      	movs	r3, #128	@ 0x80
 800206e:	03db      	lsls	r3, r3, #15
 8002070:	4013      	ands	r3, r2
 8002072:	d001      	beq.n	8002078 <HAL_ADC_ConfigChannel+0x1bc>
 8002074:	2316      	movs	r3, #22
 8002076:	e02c      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002078:	2300      	movs	r3, #0
 800207a:	e02a      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 800207c:	2315      	movs	r3, #21
 800207e:	e028      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002080:	2314      	movs	r3, #20
 8002082:	e026      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002084:	2313      	movs	r3, #19
 8002086:	e024      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002088:	2312      	movs	r3, #18
 800208a:	e022      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 800208c:	2311      	movs	r3, #17
 800208e:	e020      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002090:	2310      	movs	r3, #16
 8002092:	e01e      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002094:	230f      	movs	r3, #15
 8002096:	e01c      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 8002098:	230e      	movs	r3, #14
 800209a:	e01a      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 800209c:	230d      	movs	r3, #13
 800209e:	e018      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020a0:	230c      	movs	r3, #12
 80020a2:	e016      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020a4:	230b      	movs	r3, #11
 80020a6:	e014      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020a8:	230a      	movs	r3, #10
 80020aa:	e012      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020ac:	2309      	movs	r3, #9
 80020ae:	e010      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020b0:	2308      	movs	r3, #8
 80020b2:	e00e      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020b4:	2307      	movs	r3, #7
 80020b6:	e00c      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020b8:	2306      	movs	r3, #6
 80020ba:	e00a      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020bc:	2305      	movs	r3, #5
 80020be:	e008      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020c0:	2304      	movs	r3, #4
 80020c2:	e006      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020c4:	2303      	movs	r3, #3
 80020c6:	e004      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020c8:	2302      	movs	r3, #2
 80020ca:	e002      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020cc:	2301      	movs	r3, #1
 80020ce:	e000      	b.n	80020d2 <HAL_ADC_ConfigChannel+0x216>
 80020d0:	2300      	movs	r3, #0
 80020d2:	683a      	ldr	r2, [r7, #0]
 80020d4:	6852      	ldr	r2, [r2, #4]
 80020d6:	201f      	movs	r0, #31
 80020d8:	4002      	ands	r2, r0
 80020da:	4093      	lsls	r3, r2
 80020dc:	000a      	movs	r2, r1
 80020de:	431a      	orrs	r2, r3
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	089b      	lsrs	r3, r3, #2
 80020ea:	1c5a      	adds	r2, r3, #1
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	69db      	ldr	r3, [r3, #28]
 80020f0:	429a      	cmp	r2, r3
 80020f2:	d808      	bhi.n	8002106 <HAL_ADC_ConfigChannel+0x24a>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	6818      	ldr	r0, [r3, #0]
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	6859      	ldr	r1, [r3, #4]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	001a      	movs	r2, r3
 8002102:	f7ff fa47 	bl	8001594 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6818      	ldr	r0, [r3, #0]
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	6819      	ldr	r1, [r3, #0]
 800210e:	683b      	ldr	r3, [r7, #0]
 8002110:	689b      	ldr	r3, [r3, #8]
 8002112:	001a      	movs	r2, r3
 8002114:	f7ff fa8e 	bl	8001634 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	db00      	blt.n	8002122 <HAL_ADC_ConfigChannel+0x266>
 8002120:	e096      	b.n	8002250 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002122:	4b3f      	ldr	r3, [pc, #252]	@ (8002220 <HAL_ADC_ConfigChannel+0x364>)
 8002124:	0018      	movs	r0, r3
 8002126:	f7ff f9e3 	bl	80014f0 <LL_ADC_GetCommonPathInternalCh>
 800212a:	0003      	movs	r3, r0
 800212c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800212e:	683b      	ldr	r3, [r7, #0]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	4a3c      	ldr	r2, [pc, #240]	@ (8002224 <HAL_ADC_ConfigChannel+0x368>)
 8002134:	4293      	cmp	r3, r2
 8002136:	d123      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x2c4>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002138:	693a      	ldr	r2, [r7, #16]
 800213a:	2380      	movs	r3, #128	@ 0x80
 800213c:	041b      	lsls	r3, r3, #16
 800213e:	4013      	ands	r3, r2
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8002140:	d11e      	bne.n	8002180 <HAL_ADC_ConfigChannel+0x2c4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	2280      	movs	r2, #128	@ 0x80
 8002146:	0412      	lsls	r2, r2, #16
 8002148:	4313      	orrs	r3, r2
 800214a:	4a35      	ldr	r2, [pc, #212]	@ (8002220 <HAL_ADC_ConfigChannel+0x364>)
 800214c:	0019      	movs	r1, r3
 800214e:	0010      	movs	r0, r2
 8002150:	f7ff f9ba 	bl	80014c8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8002154:	4b34      	ldr	r3, [pc, #208]	@ (8002228 <HAL_ADC_ConfigChannel+0x36c>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4934      	ldr	r1, [pc, #208]	@ (800222c <HAL_ADC_ConfigChannel+0x370>)
 800215a:	0018      	movs	r0, r3
 800215c:	f7fd ffde 	bl	800011c <__udivsi3>
 8002160:	0003      	movs	r3, r0
 8002162:	001a      	movs	r2, r3
 8002164:	0013      	movs	r3, r2
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	189b      	adds	r3, r3, r2
 800216a:	009b      	lsls	r3, r3, #2
 800216c:	3301      	adds	r3, #1
 800216e:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002170:	e002      	b.n	8002178 <HAL_ADC_ConfigChannel+0x2bc>
          {
            wait_loop_index--;
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	3b01      	subs	r3, #1
 8002176:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	2b00      	cmp	r3, #0
 800217c:	d1f9      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x2b6>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800217e:	e067      	b.n	8002250 <HAL_ADC_ConfigChannel+0x394>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	4a2a      	ldr	r2, [pc, #168]	@ (8002230 <HAL_ADC_ConfigChannel+0x374>)
 8002186:	4293      	cmp	r3, r2
 8002188:	d162      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x394>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800218a:	693a      	ldr	r2, [r7, #16]
 800218c:	2380      	movs	r3, #128	@ 0x80
 800218e:	03db      	lsls	r3, r3, #15
 8002190:	4013      	ands	r3, r2
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002192:	d15d      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	2280      	movs	r2, #128	@ 0x80
 8002198:	03d2      	lsls	r2, r2, #15
 800219a:	4313      	orrs	r3, r2
 800219c:	4a20      	ldr	r2, [pc, #128]	@ (8002220 <HAL_ADC_ConfigChannel+0x364>)
 800219e:	0019      	movs	r1, r3
 80021a0:	0010      	movs	r0, r2
 80021a2:	f7ff f991 	bl	80014c8 <LL_ADC_SetCommonPathInternalCh>
 80021a6:	e053      	b.n	8002250 <HAL_ADC_ConfigChannel+0x394>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	691a      	ldr	r2, [r3, #16]
 80021ac:	2380      	movs	r3, #128	@ 0x80
 80021ae:	061b      	lsls	r3, r3, #24
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d004      	beq.n	80021be <HAL_ADC_ConfigChannel+0x302>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80021b8:	4a18      	ldr	r2, [pc, #96]	@ (800221c <HAL_ADC_ConfigChannel+0x360>)
 80021ba:	4293      	cmp	r3, r2
 80021bc:	d107      	bne.n	80021ce <HAL_ADC_ConfigChannel+0x312>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	681a      	ldr	r2, [r3, #0]
 80021c2:	683b      	ldr	r3, [r7, #0]
 80021c4:	681b      	ldr	r3, [r3, #0]
 80021c6:	0019      	movs	r1, r3
 80021c8:	0010      	movs	r0, r2
 80021ca:	f7ff fa14 	bl	80015f6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: VrefInt/TempSensor.       */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80021ce:	683b      	ldr	r3, [r7, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	2b00      	cmp	r3, #0
 80021d4:	da3c      	bge.n	8002250 <HAL_ADC_ConfigChannel+0x394>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80021d6:	4b12      	ldr	r3, [pc, #72]	@ (8002220 <HAL_ADC_ConfigChannel+0x364>)
 80021d8:	0018      	movs	r0, r3
 80021da:	f7ff f989 	bl	80014f0 <LL_ADC_GetCommonPathInternalCh>
 80021de:	0003      	movs	r3, r0
 80021e0:	613b      	str	r3, [r7, #16]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a0f      	ldr	r2, [pc, #60]	@ (8002224 <HAL_ADC_ConfigChannel+0x368>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d108      	bne.n	80021fe <HAL_ADC_ConfigChannel+0x342>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80021ec:	693b      	ldr	r3, [r7, #16]
 80021ee:	4a11      	ldr	r2, [pc, #68]	@ (8002234 <HAL_ADC_ConfigChannel+0x378>)
 80021f0:	4013      	ands	r3, r2
 80021f2:	4a0b      	ldr	r2, [pc, #44]	@ (8002220 <HAL_ADC_ConfigChannel+0x364>)
 80021f4:	0019      	movs	r1, r3
 80021f6:	0010      	movs	r0, r2
 80021f8:	f7ff f966 	bl	80014c8 <LL_ADC_SetCommonPathInternalCh>
 80021fc:	e028      	b.n	8002250 <HAL_ADC_ConfigChannel+0x394>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	4a0b      	ldr	r2, [pc, #44]	@ (8002230 <HAL_ADC_ConfigChannel+0x374>)
 8002204:	4293      	cmp	r3, r2
 8002206:	d123      	bne.n	8002250 <HAL_ADC_ConfigChannel+0x394>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002208:	693b      	ldr	r3, [r7, #16]
 800220a:	4a0b      	ldr	r2, [pc, #44]	@ (8002238 <HAL_ADC_ConfigChannel+0x37c>)
 800220c:	4013      	ands	r3, r2
 800220e:	4a04      	ldr	r2, [pc, #16]	@ (8002220 <HAL_ADC_ConfigChannel+0x364>)
 8002210:	0019      	movs	r1, r3
 8002212:	0010      	movs	r0, r2
 8002214:	f7ff f958 	bl	80014c8 <LL_ADC_SetCommonPathInternalCh>
 8002218:	e01a      	b.n	8002250 <HAL_ADC_ConfigChannel+0x394>
 800221a:	46c0      	nop			@ (mov r8, r8)
 800221c:	80000004 	.word	0x80000004
 8002220:	40012708 	.word	0x40012708
 8002224:	a4000200 	.word	0xa4000200
 8002228:	20000000 	.word	0x20000000
 800222c:	00030d40 	.word	0x00030d40
 8002230:	a8000400 	.word	0xa8000400
 8002234:	ff7fffff 	.word	0xff7fffff
 8002238:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002240:	2220      	movs	r2, #32
 8002242:	431a      	orrs	r2, r3
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002248:	2317      	movs	r3, #23
 800224a:	18fb      	adds	r3, r7, r3
 800224c:	2201      	movs	r2, #1
 800224e:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2254      	movs	r2, #84	@ 0x54
 8002254:	2100      	movs	r1, #0
 8002256:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return tmp_hal_status;
 8002258:	2317      	movs	r3, #23
 800225a:	18fb      	adds	r3, r7, r3
 800225c:	781b      	ldrb	r3, [r3, #0]
}
 800225e:	0018      	movs	r0, r3
 8002260:	46bd      	mov	sp, r7
 8002262:	b006      	add	sp, #24
 8002264:	bd80      	pop	{r7, pc}
 8002266:	46c0      	nop			@ (mov r8, r8)

08002268 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b084      	sub	sp, #16
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8002270:	2300      	movs	r3, #0
 8002272:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	0018      	movs	r0, r3
 800227a:	f7ff fa43 	bl	8001704 <LL_ADC_IsEnabled>
 800227e:	1e03      	subs	r3, r0, #0
 8002280:	d162      	bne.n	8002348 <ADC_Enable+0xe0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	689b      	ldr	r3, [r3, #8]
 8002288:	4a32      	ldr	r2, [pc, #200]	@ (8002354 <ADC_Enable+0xec>)
 800228a:	4013      	ands	r3, r2
 800228c:	d00d      	beq.n	80022aa <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002292:	2210      	movs	r2, #16
 8002294:	431a      	orrs	r2, r3
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800229e:	2201      	movs	r2, #1
 80022a0:	431a      	orrs	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80022a6:	2301      	movs	r3, #1
 80022a8:	e04f      	b.n	800234a <ADC_Enable+0xe2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	0018      	movs	r0, r3
 80022b0:	f7ff fa04 	bl	80016bc <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 80022b4:	4b28      	ldr	r3, [pc, #160]	@ (8002358 <ADC_Enable+0xf0>)
 80022b6:	0018      	movs	r0, r3
 80022b8:	f7ff f91a 	bl	80014f0 <LL_ADC_GetCommonPathInternalCh>
 80022bc:	0002      	movs	r2, r0
 80022be:	2380      	movs	r3, #128	@ 0x80
 80022c0:	041b      	lsls	r3, r3, #16
 80022c2:	4013      	ands	r3, r2
 80022c4:	d00f      	beq.n	80022e6 <ADC_Enable+0x7e>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022c6:	4b25      	ldr	r3, [pc, #148]	@ (800235c <ADC_Enable+0xf4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	4925      	ldr	r1, [pc, #148]	@ (8002360 <ADC_Enable+0xf8>)
 80022cc:	0018      	movs	r0, r3
 80022ce:	f7fd ff25 	bl	800011c <__udivsi3>
 80022d2:	0003      	movs	r3, r0
 80022d4:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 80022d6:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80022d8:	e002      	b.n	80022e0 <ADC_Enable+0x78>
      {
        wait_loop_index--;
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	3b01      	subs	r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 80022e0:	68bb      	ldr	r3, [r7, #8]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d1f9      	bne.n	80022da <ADC_Enable+0x72>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	7e5b      	ldrb	r3, [r3, #25]
 80022ea:	2b01      	cmp	r3, #1
 80022ec:	d02c      	beq.n	8002348 <ADC_Enable+0xe0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 80022ee:	f7ff f8e1 	bl	80014b4 <HAL_GetTick>
 80022f2:	0003      	movs	r3, r0
 80022f4:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80022f6:	e020      	b.n	800233a <ADC_Enable+0xd2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	0018      	movs	r0, r3
 80022fe:	f7ff fa01 	bl	8001704 <LL_ADC_IsEnabled>
 8002302:	1e03      	subs	r3, r0, #0
 8002304:	d104      	bne.n	8002310 <ADC_Enable+0xa8>
        {
          LL_ADC_Enable(hadc->Instance);
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	0018      	movs	r0, r3
 800230c:	f7ff f9d6 	bl	80016bc <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002310:	f7ff f8d0 	bl	80014b4 <HAL_GetTick>
 8002314:	0002      	movs	r2, r0
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	1ad3      	subs	r3, r2, r3
 800231a:	2b02      	cmp	r3, #2
 800231c:	d90d      	bls.n	800233a <ADC_Enable+0xd2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002322:	2210      	movs	r2, #16
 8002324:	431a      	orrs	r2, r3
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800232e:	2201      	movs	r2, #1
 8002330:	431a      	orrs	r2, r3
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8002336:	2301      	movs	r3, #1
 8002338:	e007      	b.n	800234a <ADC_Enable+0xe2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	2201      	movs	r2, #1
 8002342:	4013      	ands	r3, r2
 8002344:	2b01      	cmp	r3, #1
 8002346:	d1d7      	bne.n	80022f8 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002348:	2300      	movs	r3, #0
}
 800234a:	0018      	movs	r0, r3
 800234c:	46bd      	mov	sp, r7
 800234e:	b004      	add	sp, #16
 8002350:	bd80      	pop	{r7, pc}
 8002352:	46c0      	nop			@ (mov r8, r8)
 8002354:	80000017 	.word	0x80000017
 8002358:	40012708 	.word	0x40012708
 800235c:	20000000 	.word	0x20000000
 8002360:	00030d40 	.word	0x00030d40

08002364 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b084      	sub	sp, #16
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002370:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002376:	2250      	movs	r2, #80	@ 0x50
 8002378:	4013      	ands	r3, r2
 800237a:	d141      	bne.n	8002400 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002380:	2280      	movs	r2, #128	@ 0x80
 8002382:	0092      	lsls	r2, r2, #2
 8002384:	431a      	orrs	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	0018      	movs	r0, r3
 8002390:	f7ff f8ef 	bl	8001572 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002394:	1e03      	subs	r3, r0, #0
 8002396:	d02e      	beq.n	80023f6 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	7e9b      	ldrb	r3, [r3, #26]
 800239c:	2b00      	cmp	r3, #0
 800239e:	d12a      	bne.n	80023f6 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681b      	ldr	r3, [r3, #0]
 80023a6:	2208      	movs	r2, #8
 80023a8:	4013      	ands	r3, r2
 80023aa:	2b08      	cmp	r3, #8
 80023ac:	d123      	bne.n	80023f6 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	0018      	movs	r0, r3
 80023b4:	f7ff f9ca 	bl	800174c <LL_ADC_REG_IsConversionOngoing>
 80023b8:	1e03      	subs	r3, r0, #0
 80023ba:	d110      	bne.n	80023de <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	685a      	ldr	r2, [r3, #4]
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	210c      	movs	r1, #12
 80023c8:	438a      	bics	r2, r1
 80023ca:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023d0:	4a15      	ldr	r2, [pc, #84]	@ (8002428 <ADC_DMAConvCplt+0xc4>)
 80023d2:	4013      	ands	r3, r2
 80023d4:	2201      	movs	r2, #1
 80023d6:	431a      	orrs	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	659a      	str	r2, [r3, #88]	@ 0x58
 80023dc:	e00b      	b.n	80023f6 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80023e2:	2220      	movs	r2, #32
 80023e4:	431a      	orrs	r2, r3
 80023e6:	68fb      	ldr	r3, [r7, #12]
 80023e8:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023ea:	68fb      	ldr	r3, [r7, #12]
 80023ec:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023ee:	2201      	movs	r2, #1
 80023f0:	431a      	orrs	r2, r3
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80023f6:	68fb      	ldr	r3, [r7, #12]
 80023f8:	0018      	movs	r0, r3
 80023fa:	f7fe fdbb 	bl	8000f74 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80023fe:	e00f      	b.n	8002420 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002404:	2210      	movs	r2, #16
 8002406:	4013      	ands	r3, r2
 8002408:	d004      	beq.n	8002414 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	0018      	movs	r0, r3
 800240e:	f7ff fd3d 	bl	8001e8c <HAL_ADC_ErrorCallback>
}
 8002412:	e005      	b.n	8002420 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002414:	68fb      	ldr	r3, [r7, #12]
 8002416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002418:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	0010      	movs	r0, r2
 800241e:	4798      	blx	r3
}
 8002420:	46c0      	nop			@ (mov r8, r8)
 8002422:	46bd      	mov	sp, r7
 8002424:	b004      	add	sp, #16
 8002426:	bd80      	pop	{r7, pc}
 8002428:	fffffefe 	.word	0xfffffefe

0800242c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b084      	sub	sp, #16
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002438:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	0018      	movs	r0, r3
 800243e:	f7ff fd15 	bl	8001e6c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002442:	46c0      	nop			@ (mov r8, r8)
 8002444:	46bd      	mov	sp, r7
 8002446:	b004      	add	sp, #16
 8002448:	bd80      	pop	{r7, pc}

0800244a <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800244a:	b580      	push	{r7, lr}
 800244c:	b084      	sub	sp, #16
 800244e:	af00      	add	r7, sp, #0
 8002450:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002456:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800245c:	2240      	movs	r2, #64	@ 0x40
 800245e:	431a      	orrs	r2, r3
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002468:	2204      	movs	r2, #4
 800246a:	431a      	orrs	r2, r3
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002470:	68fb      	ldr	r3, [r7, #12]
 8002472:	0018      	movs	r0, r3
 8002474:	f7ff fd0a 	bl	8001e8c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002478:	46c0      	nop			@ (mov r8, r8)
 800247a:	46bd      	mov	sp, r7
 800247c:	b004      	add	sp, #16
 800247e:	bd80      	pop	{r7, pc}

08002480 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002480:	b580      	push	{r7, lr}
 8002482:	b082      	sub	sp, #8
 8002484:	af00      	add	r7, sp, #0
 8002486:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002488:	46c0      	nop			@ (mov r8, r8)
 800248a:	46bd      	mov	sp, r7
 800248c:	b002      	add	sp, #8
 800248e:	bd80      	pop	{r7, pc}

08002490 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002498:	46c0      	nop			@ (mov r8, r8)
 800249a:	46bd      	mov	sp, r7
 800249c:	b002      	add	sp, #8
 800249e:	bd80      	pop	{r7, pc}

080024a0 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b082      	sub	sp, #8
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 80024a8:	46c0      	nop			@ (mov r8, r8)
 80024aa:	46bd      	mov	sp, r7
 80024ac:	b002      	add	sp, #8
 80024ae:	bd80      	pop	{r7, pc}

080024b0 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b082      	sub	sp, #8
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 80024b8:	46c0      	nop			@ (mov r8, r8)
 80024ba:	46bd      	mov	sp, r7
 80024bc:	b002      	add	sp, #8
 80024be:	bd80      	pop	{r7, pc}

080024c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80024c0:	b580      	push	{r7, lr}
 80024c2:	b082      	sub	sp, #8
 80024c4:	af00      	add	r7, sp, #0
 80024c6:	0002      	movs	r2, r0
 80024c8:	1dfb      	adds	r3, r7, #7
 80024ca:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 80024cc:	1dfb      	adds	r3, r7, #7
 80024ce:	781b      	ldrb	r3, [r3, #0]
 80024d0:	2b7f      	cmp	r3, #127	@ 0x7f
 80024d2:	d809      	bhi.n	80024e8 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80024d4:	1dfb      	adds	r3, r7, #7
 80024d6:	781b      	ldrb	r3, [r3, #0]
 80024d8:	001a      	movs	r2, r3
 80024da:	231f      	movs	r3, #31
 80024dc:	401a      	ands	r2, r3
 80024de:	4b04      	ldr	r3, [pc, #16]	@ (80024f0 <__NVIC_EnableIRQ+0x30>)
 80024e0:	2101      	movs	r1, #1
 80024e2:	4091      	lsls	r1, r2
 80024e4:	000a      	movs	r2, r1
 80024e6:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 80024e8:	46c0      	nop			@ (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b002      	add	sp, #8
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	e000e100 	.word	0xe000e100

080024f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80024f4:	b590      	push	{r4, r7, lr}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	0002      	movs	r2, r0
 80024fc:	6039      	str	r1, [r7, #0]
 80024fe:	1dfb      	adds	r3, r7, #7
 8002500:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002502:	1dfb      	adds	r3, r7, #7
 8002504:	781b      	ldrb	r3, [r3, #0]
 8002506:	2b7f      	cmp	r3, #127	@ 0x7f
 8002508:	d828      	bhi.n	800255c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800250a:	4a2f      	ldr	r2, [pc, #188]	@ (80025c8 <__NVIC_SetPriority+0xd4>)
 800250c:	1dfb      	adds	r3, r7, #7
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	b25b      	sxtb	r3, r3
 8002512:	089b      	lsrs	r3, r3, #2
 8002514:	33c0      	adds	r3, #192	@ 0xc0
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	589b      	ldr	r3, [r3, r2]
 800251a:	1dfa      	adds	r2, r7, #7
 800251c:	7812      	ldrb	r2, [r2, #0]
 800251e:	0011      	movs	r1, r2
 8002520:	2203      	movs	r2, #3
 8002522:	400a      	ands	r2, r1
 8002524:	00d2      	lsls	r2, r2, #3
 8002526:	21ff      	movs	r1, #255	@ 0xff
 8002528:	4091      	lsls	r1, r2
 800252a:	000a      	movs	r2, r1
 800252c:	43d2      	mvns	r2, r2
 800252e:	401a      	ands	r2, r3
 8002530:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	019b      	lsls	r3, r3, #6
 8002536:	22ff      	movs	r2, #255	@ 0xff
 8002538:	401a      	ands	r2, r3
 800253a:	1dfb      	adds	r3, r7, #7
 800253c:	781b      	ldrb	r3, [r3, #0]
 800253e:	0018      	movs	r0, r3
 8002540:	2303      	movs	r3, #3
 8002542:	4003      	ands	r3, r0
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002548:	481f      	ldr	r0, [pc, #124]	@ (80025c8 <__NVIC_SetPriority+0xd4>)
 800254a:	1dfb      	adds	r3, r7, #7
 800254c:	781b      	ldrb	r3, [r3, #0]
 800254e:	b25b      	sxtb	r3, r3
 8002550:	089b      	lsrs	r3, r3, #2
 8002552:	430a      	orrs	r2, r1
 8002554:	33c0      	adds	r3, #192	@ 0xc0
 8002556:	009b      	lsls	r3, r3, #2
 8002558:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 800255a:	e031      	b.n	80025c0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800255c:	4a1b      	ldr	r2, [pc, #108]	@ (80025cc <__NVIC_SetPriority+0xd8>)
 800255e:	1dfb      	adds	r3, r7, #7
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	0019      	movs	r1, r3
 8002564:	230f      	movs	r3, #15
 8002566:	400b      	ands	r3, r1
 8002568:	3b08      	subs	r3, #8
 800256a:	089b      	lsrs	r3, r3, #2
 800256c:	3306      	adds	r3, #6
 800256e:	009b      	lsls	r3, r3, #2
 8002570:	18d3      	adds	r3, r2, r3
 8002572:	3304      	adds	r3, #4
 8002574:	681b      	ldr	r3, [r3, #0]
 8002576:	1dfa      	adds	r2, r7, #7
 8002578:	7812      	ldrb	r2, [r2, #0]
 800257a:	0011      	movs	r1, r2
 800257c:	2203      	movs	r2, #3
 800257e:	400a      	ands	r2, r1
 8002580:	00d2      	lsls	r2, r2, #3
 8002582:	21ff      	movs	r1, #255	@ 0xff
 8002584:	4091      	lsls	r1, r2
 8002586:	000a      	movs	r2, r1
 8002588:	43d2      	mvns	r2, r2
 800258a:	401a      	ands	r2, r3
 800258c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	019b      	lsls	r3, r3, #6
 8002592:	22ff      	movs	r2, #255	@ 0xff
 8002594:	401a      	ands	r2, r3
 8002596:	1dfb      	adds	r3, r7, #7
 8002598:	781b      	ldrb	r3, [r3, #0]
 800259a:	0018      	movs	r0, r3
 800259c:	2303      	movs	r3, #3
 800259e:	4003      	ands	r3, r0
 80025a0:	00db      	lsls	r3, r3, #3
 80025a2:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025a4:	4809      	ldr	r0, [pc, #36]	@ (80025cc <__NVIC_SetPriority+0xd8>)
 80025a6:	1dfb      	adds	r3, r7, #7
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	001c      	movs	r4, r3
 80025ac:	230f      	movs	r3, #15
 80025ae:	4023      	ands	r3, r4
 80025b0:	3b08      	subs	r3, #8
 80025b2:	089b      	lsrs	r3, r3, #2
 80025b4:	430a      	orrs	r2, r1
 80025b6:	3306      	adds	r3, #6
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	18c3      	adds	r3, r0, r3
 80025bc:	3304      	adds	r3, #4
 80025be:	601a      	str	r2, [r3, #0]
}
 80025c0:	46c0      	nop			@ (mov r8, r8)
 80025c2:	46bd      	mov	sp, r7
 80025c4:	b003      	add	sp, #12
 80025c6:	bd90      	pop	{r4, r7, pc}
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b082      	sub	sp, #8
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	1e5a      	subs	r2, r3, #1
 80025dc:	2380      	movs	r3, #128	@ 0x80
 80025de:	045b      	lsls	r3, r3, #17
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d301      	bcc.n	80025e8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 80025e4:	2301      	movs	r3, #1
 80025e6:	e010      	b.n	800260a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80025e8:	4b0a      	ldr	r3, [pc, #40]	@ (8002614 <SysTick_Config+0x44>)
 80025ea:	687a      	ldr	r2, [r7, #4]
 80025ec:	3a01      	subs	r2, #1
 80025ee:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80025f0:	2301      	movs	r3, #1
 80025f2:	425b      	negs	r3, r3
 80025f4:	2103      	movs	r1, #3
 80025f6:	0018      	movs	r0, r3
 80025f8:	f7ff ff7c 	bl	80024f4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80025fc:	4b05      	ldr	r3, [pc, #20]	@ (8002614 <SysTick_Config+0x44>)
 80025fe:	2200      	movs	r2, #0
 8002600:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002602:	4b04      	ldr	r3, [pc, #16]	@ (8002614 <SysTick_Config+0x44>)
 8002604:	2207      	movs	r2, #7
 8002606:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002608:	2300      	movs	r3, #0
}
 800260a:	0018      	movs	r0, r3
 800260c:	46bd      	mov	sp, r7
 800260e:	b002      	add	sp, #8
 8002610:	bd80      	pop	{r7, pc}
 8002612:	46c0      	nop			@ (mov r8, r8)
 8002614:	e000e010 	.word	0xe000e010

08002618 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002618:	b580      	push	{r7, lr}
 800261a:	b084      	sub	sp, #16
 800261c:	af00      	add	r7, sp, #0
 800261e:	60b9      	str	r1, [r7, #8]
 8002620:	607a      	str	r2, [r7, #4]
 8002622:	210f      	movs	r1, #15
 8002624:	187b      	adds	r3, r7, r1
 8002626:	1c02      	adds	r2, r0, #0
 8002628:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 800262a:	68ba      	ldr	r2, [r7, #8]
 800262c:	187b      	adds	r3, r7, r1
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b25b      	sxtb	r3, r3
 8002632:	0011      	movs	r1, r2
 8002634:	0018      	movs	r0, r3
 8002636:	f7ff ff5d 	bl	80024f4 <__NVIC_SetPriority>
}
 800263a:	46c0      	nop			@ (mov r8, r8)
 800263c:	46bd      	mov	sp, r7
 800263e:	b004      	add	sp, #16
 8002640:	bd80      	pop	{r7, pc}

08002642 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *         CMSIS device file (stm32c0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	0002      	movs	r2, r0
 800264a:	1dfb      	adds	r3, r7, #7
 800264c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800264e:	1dfb      	adds	r3, r7, #7
 8002650:	781b      	ldrb	r3, [r3, #0]
 8002652:	b25b      	sxtb	r3, r3
 8002654:	0018      	movs	r0, r3
 8002656:	f7ff ff33 	bl	80024c0 <__NVIC_EnableIRQ>
}
 800265a:	46c0      	nop			@ (mov r8, r8)
 800265c:	46bd      	mov	sp, r7
 800265e:	b002      	add	sp, #8
 8002660:	bd80      	pop	{r7, pc}

08002662 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b082      	sub	sp, #8
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	0018      	movs	r0, r3
 800266e:	f7ff ffaf 	bl	80025d0 <SysTick_Config>
 8002672:	0003      	movs	r3, r0
}
 8002674:	0018      	movs	r0, r3
 8002676:	46bd      	mov	sp, r7
 8002678:	b002      	add	sp, #8
 800267a:	bd80      	pop	{r7, pc}

0800267c <HAL_DMA_Init>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d101      	bne.n	800268e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800268a:	2301      	movs	r3, #1
 800268c:	e077      	b.n	800277e <HAL_DMA_Init+0x102>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* calculation of the channel index */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	4a3d      	ldr	r2, [pc, #244]	@ (8002788 <HAL_DMA_Init+0x10c>)
 8002694:	4694      	mov	ip, r2
 8002696:	4463      	add	r3, ip
 8002698:	2114      	movs	r1, #20
 800269a:	0018      	movs	r0, r3
 800269c:	f7fd fd3e 	bl	800011c <__udivsi3>
 80026a0:	0003      	movs	r3, r0
                                                                                (uint32_t)DMA1_Channel1)) << 2U;
 80026a2:	009a      	lsls	r2, r3, #2
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - \
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2225      	movs	r2, #37	@ 0x25
 80026ac:	2102      	movs	r1, #2
 80026ae:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	681a      	ldr	r2, [r3, #0]
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	4934      	ldr	r1, [pc, #208]	@ (800278c <HAL_DMA_Init+0x110>)
 80026bc:	400a      	ands	r2, r1
 80026be:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	6819      	ldr	r1, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	68db      	ldr	r3, [r3, #12]
 80026ce:	431a      	orrs	r2, r3
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	691b      	ldr	r3, [r3, #16]
 80026d4:	431a      	orrs	r2, r3
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	695b      	ldr	r3, [r3, #20]
 80026da:	431a      	orrs	r2, r3
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	431a      	orrs	r2, r3
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	69db      	ldr	r3, [r3, #28]
 80026e6:	431a      	orrs	r2, r3
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6a1b      	ldr	r3, [r3, #32]
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	0018      	movs	r0, r3
 80026fa:	f000 f9c3 	bl	8002a84 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689a      	ldr	r2, [r3, #8]
 8002702:	2380      	movs	r3, #128	@ 0x80
 8002704:	01db      	lsls	r3, r3, #7
 8002706:	429a      	cmp	r2, r3
 8002708:	d102      	bne.n	8002710 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	2200      	movs	r2, #0
 800270e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685a      	ldr	r2, [r3, #4]
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002718:	21ff      	movs	r1, #255	@ 0xff
 800271a:	400a      	ands	r2, r1
 800271c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002722:	687a      	ldr	r2, [r7, #4]
 8002724:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002726:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	2b00      	cmp	r3, #0
 800272e:	d011      	beq.n	8002754 <HAL_DMA_Init+0xd8>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	685b      	ldr	r3, [r3, #4]
 8002734:	2b04      	cmp	r3, #4
 8002736:	d80d      	bhi.n	8002754 <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	0018      	movs	r0, r3
 800273c:	f000 f9ce 	bl	8002adc <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002744:	2200      	movs	r2, #0
 8002746:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800274c:	687a      	ldr	r2, [r7, #4]
 800274e:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002750:	605a      	str	r2, [r3, #4]
 8002752:	e008      	b.n	8002766 <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2200      	movs	r2, #0
 8002758:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	2200      	movs	r2, #0
 800275e:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2200      	movs	r2, #0
 8002764:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	2200      	movs	r2, #0
 800276a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2225      	movs	r2, #37	@ 0x25
 8002770:	2101      	movs	r1, #1
 8002772:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2224      	movs	r2, #36	@ 0x24
 8002778:	2100      	movs	r1, #0
 800277a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800277c:	2300      	movs	r3, #0
}
 800277e:	0018      	movs	r0, r3
 8002780:	46bd      	mov	sp, r7
 8002782:	b002      	add	sp, #8
 8002784:	bd80      	pop	{r7, pc}
 8002786:	46c0      	nop			@ (mov r8, r8)
 8002788:	bffdfff8 	.word	0xbffdfff8
 800278c:	ffff800f 	.word	0xffff800f

08002790 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b086      	sub	sp, #24
 8002794:	af00      	add	r7, sp, #0
 8002796:	60f8      	str	r0, [r7, #12]
 8002798:	60b9      	str	r1, [r7, #8]
 800279a:	607a      	str	r2, [r7, #4]
 800279c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800279e:	2317      	movs	r3, #23
 80027a0:	18fb      	adds	r3, r7, r3
 80027a2:	2200      	movs	r2, #0
 80027a4:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2224      	movs	r2, #36	@ 0x24
 80027aa:	5c9b      	ldrb	r3, [r3, r2]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d101      	bne.n	80027b4 <HAL_DMA_Start_IT+0x24>
 80027b0:	2302      	movs	r3, #2
 80027b2:	e070      	b.n	8002896 <HAL_DMA_Start_IT+0x106>
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	2224      	movs	r2, #36	@ 0x24
 80027b8:	2101      	movs	r1, #1
 80027ba:	5499      	strb	r1, [r3, r2]

  if (HAL_DMA_STATE_READY == hdma->State)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2225      	movs	r2, #37	@ 0x25
 80027c0:	5c9b      	ldrb	r3, [r3, r2]
 80027c2:	b2db      	uxtb	r3, r3
 80027c4:	2b01      	cmp	r3, #1
 80027c6:	d157      	bne.n	8002878 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	2225      	movs	r2, #37	@ 0x25
 80027cc:	2102      	movs	r1, #2
 80027ce:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	2200      	movs	r2, #0
 80027d4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80027d6:	68fb      	ldr	r3, [r7, #12]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	681a      	ldr	r2, [r3, #0]
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2101      	movs	r1, #1
 80027e2:	438a      	bics	r2, r1
 80027e4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	68b9      	ldr	r1, [r7, #8]
 80027ec:	68f8      	ldr	r0, [r7, #12]
 80027ee:	f000 f909 	bl	8002a04 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d008      	beq.n	800280c <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	210e      	movs	r1, #14
 8002806:	430a      	orrs	r2, r1
 8002808:	601a      	str	r2, [r3, #0]
 800280a:	e00f      	b.n	800282c <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	68fb      	ldr	r3, [r7, #12]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2104      	movs	r1, #4
 8002818:	438a      	bics	r2, r1
 800281a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	681a      	ldr	r2, [r3, #0]
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	210a      	movs	r1, #10
 8002828:	430a      	orrs	r2, r1
 800282a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	2380      	movs	r3, #128	@ 0x80
 8002834:	025b      	lsls	r3, r3, #9
 8002836:	4013      	ands	r3, r2
 8002838:	d008      	beq.n	800284c <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283e:	681a      	ldr	r2, [r3, #0]
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002844:	2180      	movs	r1, #128	@ 0x80
 8002846:	0049      	lsls	r1, r1, #1
 8002848:	430a      	orrs	r2, r1
 800284a:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002850:	2b00      	cmp	r3, #0
 8002852:	d008      	beq.n	8002866 <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002858:	681a      	ldr	r2, [r3, #0]
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800285e:	2180      	movs	r1, #128	@ 0x80
 8002860:	0049      	lsls	r1, r1, #1
 8002862:	430a      	orrs	r2, r1
 8002864:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002866:	68fb      	ldr	r3, [r7, #12]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	2101      	movs	r1, #1
 8002872:	430a      	orrs	r2, r1
 8002874:	601a      	str	r2, [r3, #0]
 8002876:	e007      	b.n	8002888 <HAL_DMA_Start_IT+0xf8>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002878:	68fb      	ldr	r3, [r7, #12]
 800287a:	2224      	movs	r2, #36	@ 0x24
 800287c:	2100      	movs	r1, #0
 800287e:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002880:	2317      	movs	r3, #23
 8002882:	18fb      	adds	r3, r7, r3
 8002884:	2202      	movs	r2, #2
 8002886:	701a      	strb	r2, [r3, #0]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hdma);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2224      	movs	r2, #36	@ 0x24
 800288c:	2100      	movs	r1, #0
 800288e:	5499      	strb	r1, [r3, r2]

  return status;
 8002890:	2317      	movs	r3, #23
 8002892:	18fb      	adds	r3, r7, r3
 8002894:	781b      	ldrb	r3, [r3, #0]
}
 8002896:	0018      	movs	r0, r3
 8002898:	46bd      	mov	sp, r7
 800289a:	b006      	add	sp, #24
 800289c:	bd80      	pop	{r7, pc}
	...

080028a0 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = DMA1->ISR;
 80028a8:	4b55      	ldr	r3, [pc, #340]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ba:	221c      	movs	r2, #28
 80028bc:	4013      	ands	r3, r2
 80028be:	2204      	movs	r2, #4
 80028c0:	409a      	lsls	r2, r3
 80028c2:	0013      	movs	r3, r2
 80028c4:	68fa      	ldr	r2, [r7, #12]
 80028c6:	4013      	ands	r3, r2
 80028c8:	d027      	beq.n	800291a <HAL_DMA_IRQHandler+0x7a>
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2204      	movs	r2, #4
 80028ce:	4013      	ands	r3, r2
 80028d0:	d023      	beq.n	800291a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	2220      	movs	r2, #32
 80028da:	4013      	ands	r3, r2
 80028dc:	d107      	bne.n	80028ee <HAL_DMA_IRQHandler+0x4e>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	681a      	ldr	r2, [r3, #0]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	2104      	movs	r1, #4
 80028ea:	438a      	bics	r2, r1
 80028ec:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)));
 80028ee:	4b44      	ldr	r3, [pc, #272]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 80028f0:	6859      	ldr	r1, [r3, #4]
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028f6:	221c      	movs	r2, #28
 80028f8:	4013      	ands	r3, r2
 80028fa:	2204      	movs	r2, #4
 80028fc:	409a      	lsls	r2, r3
 80028fe:	4b40      	ldr	r3, [pc, #256]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 8002900:	430a      	orrs	r2, r1
 8002902:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002908:	2b00      	cmp	r3, #0
 800290a:	d100      	bne.n	800290e <HAL_DMA_IRQHandler+0x6e>
 800290c:	e073      	b.n	80029f6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002912:	687a      	ldr	r2, [r7, #4]
 8002914:	0010      	movs	r0, r2
 8002916:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002918:	e06d      	b.n	80029f6 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800291e:	221c      	movs	r2, #28
 8002920:	4013      	ands	r3, r2
 8002922:	2202      	movs	r2, #2
 8002924:	409a      	lsls	r2, r3
 8002926:	0013      	movs	r3, r2
 8002928:	68fa      	ldr	r2, [r7, #12]
 800292a:	4013      	ands	r3, r2
 800292c:	d02e      	beq.n	800298c <HAL_DMA_IRQHandler+0xec>
 800292e:	68bb      	ldr	r3, [r7, #8]
 8002930:	2202      	movs	r2, #2
 8002932:	4013      	ands	r3, r2
 8002934:	d02a      	beq.n	800298c <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	2220      	movs	r2, #32
 800293e:	4013      	ands	r3, r2
 8002940:	d10b      	bne.n	800295a <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	681a      	ldr	r2, [r3, #0]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	210a      	movs	r1, #10
 800294e:	438a      	bics	r2, r1
 8002950:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2225      	movs	r2, #37	@ 0x25
 8002956:	2101      	movs	r1, #1
 8002958:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)));
 800295a:	4b29      	ldr	r3, [pc, #164]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 800295c:	6859      	ldr	r1, [r3, #4]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002962:	221c      	movs	r2, #28
 8002964:	4013      	ands	r3, r2
 8002966:	2202      	movs	r2, #2
 8002968:	409a      	lsls	r2, r3
 800296a:	4b25      	ldr	r3, [pc, #148]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 800296c:	430a      	orrs	r2, r1
 800296e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	2224      	movs	r2, #36	@ 0x24
 8002974:	2100      	movs	r1, #0
 8002976:	5499      	strb	r1, [r3, r2]

    if (hdma->XferCpltCallback != NULL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800297c:	2b00      	cmp	r3, #0
 800297e:	d03a      	beq.n	80029f6 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002984:	687a      	ldr	r2, [r7, #4]
 8002986:	0010      	movs	r0, r2
 8002988:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800298a:	e034      	b.n	80029f6 <HAL_DMA_IRQHandler+0x156>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002990:	221c      	movs	r2, #28
 8002992:	4013      	ands	r3, r2
 8002994:	2208      	movs	r2, #8
 8002996:	409a      	lsls	r2, r3
 8002998:	0013      	movs	r3, r2
 800299a:	68fa      	ldr	r2, [r7, #12]
 800299c:	4013      	ands	r3, r2
 800299e:	d02b      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x158>
 80029a0:	68bb      	ldr	r3, [r7, #8]
 80029a2:	2208      	movs	r2, #8
 80029a4:	4013      	ands	r3, r2
 80029a6:	d027      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	681a      	ldr	r2, [r3, #0]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	210e      	movs	r1, #14
 80029b4:	438a      	bics	r2, r1
 80029b6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 80029b8:	4b11      	ldr	r3, [pc, #68]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 80029ba:	6859      	ldr	r1, [r3, #4]
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c0:	221c      	movs	r2, #28
 80029c2:	4013      	ands	r3, r2
 80029c4:	2201      	movs	r2, #1
 80029c6:	409a      	lsls	r2, r3
 80029c8:	4b0d      	ldr	r3, [pc, #52]	@ (8002a00 <HAL_DMA_IRQHandler+0x160>)
 80029ca:	430a      	orrs	r2, r1
 80029cc:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2201      	movs	r2, #1
 80029d2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	2225      	movs	r2, #37	@ 0x25
 80029d8:	2101      	movs	r1, #1
 80029da:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	2224      	movs	r2, #36	@ 0x24
 80029e0:	2100      	movs	r1, #0
 80029e2:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d005      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029f0:	687a      	ldr	r2, [r7, #4]
 80029f2:	0010      	movs	r0, r2
 80029f4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80029f6:	46c0      	nop			@ (mov r8, r8)
 80029f8:	46c0      	nop			@ (mov r8, r8)
}
 80029fa:	46bd      	mov	sp, r7
 80029fc:	b004      	add	sp, #16
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	40020000 	.word	0x40020000

08002a04 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	60f8      	str	r0, [r7, #12]
 8002a0c:	60b9      	str	r1, [r7, #8]
 8002a0e:	607a      	str	r2, [r7, #4]
 8002a10:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a12:	68fb      	ldr	r3, [r7, #12]
 8002a14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a16:	68fa      	ldr	r2, [r7, #12]
 8002a18:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8002a1a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002a1c:	68fb      	ldr	r3, [r7, #12]
 8002a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d004      	beq.n	8002a2e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a28:	68fa      	ldr	r2, [r7, #12]
 8002a2a:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8002a2c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1cU)));
 8002a2e:	4b14      	ldr	r3, [pc, #80]	@ (8002a80 <DMA_SetConfig+0x7c>)
 8002a30:	6859      	ldr	r1, [r3, #4]
 8002a32:	68fb      	ldr	r3, [r7, #12]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	221c      	movs	r2, #28
 8002a38:	4013      	ands	r3, r2
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	409a      	lsls	r2, r3
 8002a3e:	4b10      	ldr	r3, [pc, #64]	@ (8002a80 <DMA_SetConfig+0x7c>)
 8002a40:	430a      	orrs	r2, r1
 8002a42:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	683a      	ldr	r2, [r7, #0]
 8002a4a:	605a      	str	r2, [r3, #4]

  /* Peripheral to Memory */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	689b      	ldr	r3, [r3, #8]
 8002a50:	2b10      	cmp	r3, #16
 8002a52:	d108      	bne.n	8002a66 <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	687a      	ldr	r2, [r7, #4]
 8002a5a:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	68ba      	ldr	r2, [r7, #8]
 8002a62:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002a64:	e007      	b.n	8002a76 <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	68ba      	ldr	r2, [r7, #8]
 8002a6c:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	687a      	ldr	r2, [r7, #4]
 8002a74:	60da      	str	r2, [r3, #12]
}
 8002a76:	46c0      	nop			@ (mov r8, r8)
 8002a78:	46bd      	mov	sp, r7
 8002a7a:	b004      	add	sp, #16
 8002a7c:	bd80      	pop	{r7, pc}
 8002a7e:	46c0      	nop			@ (mov r8, r8)
 8002a80:	40020000 	.word	0x40020000

08002a84 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002a84:	b580      	push	{r7, lr}
 8002a86:	b084      	sub	sp, #16
 8002a88:	af00      	add	r7, sp, #0
 8002a8a:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	001a      	movs	r2, r3
 8002a92:	23ff      	movs	r3, #255	@ 0xff
 8002a94:	4013      	ands	r3, r2
 8002a96:	3b08      	subs	r3, #8
 8002a98:	2114      	movs	r1, #20
 8002a9a:	0018      	movs	r0, r3
 8002a9c:	f7fd fb3e 	bl	800011c <__udivsi3>
 8002aa0:	0003      	movs	r3, r0
 8002aa2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
                                                             ((hdma->ChannelIndex >> 2U) * \
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002aa8:	089b      	lsrs	r3, r3, #2
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + \
 8002aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8002ad4 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002aac:	4694      	mov	ip, r2
 8002aae:	4463      	add	r3, ip
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	001a      	movs	r2, r3
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	645a      	str	r2, [r3, #68]	@ 0x44
                                                              ((uint32_t)DMAMUX1_Channel1 - \
                                                               (uint32_t)DMAMUX1_Channel0)));
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	4a07      	ldr	r2, [pc, #28]	@ (8002ad8 <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002abc:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1cU);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	221c      	movs	r2, #28
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	2201      	movs	r2, #1
 8002ac6:	409a      	lsls	r2, r3
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002acc:	46c0      	nop			@ (mov r8, r8)
 8002ace:	46bd      	mov	sp, r7
 8002ad0:	b004      	add	sp, #16
 8002ad2:	bd80      	pop	{r7, pc}
 8002ad4:	10008200 	.word	0x10008200
 8002ad8:	40020880 	.word	0x40020880

08002adc <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	b084      	sub	sp, #16
 8002ae0:	af00      	add	r7, sp, #0
 8002ae2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	22ff      	movs	r2, #255	@ 0xff
 8002aea:	4013      	ands	r3, r2
 8002aec:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + \
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	4a0a      	ldr	r2, [pc, #40]	@ (8002b1c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002af2:	4694      	mov	ip, r2
 8002af4:	4463      	add	r3, ip
 8002af6:	009b      	lsls	r3, r3, #2
 8002af8:	001a      	movs	r2, r3
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	651a      	str	r2, [r3, #80]	@ 0x50
                                                                    ((request - 1U) * 4U)));

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a07      	ldr	r2, [pc, #28]	@ (8002b20 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002b02:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to 4, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	2203      	movs	r2, #3
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	409a      	lsls	r2, r3
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002b14:	46c0      	nop			@ (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b004      	add	sp, #16
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	1000823f 	.word	0x1000823f
 8002b20:	40020940 	.word	0x40020940

08002b24 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b086      	sub	sp, #24
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
 8002b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002b32:	e14d      	b.n	8002dd0 <HAL_GPIO_Init+0x2ac>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002b34:	683b      	ldr	r3, [r7, #0]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	2101      	movs	r1, #1
 8002b3a:	693a      	ldr	r2, [r7, #16]
 8002b3c:	4091      	lsls	r1, r2
 8002b3e:	000a      	movs	r2, r1
 8002b40:	4013      	ands	r3, r2
 8002b42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0U)
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d100      	bne.n	8002b4c <HAL_GPIO_Init+0x28>
 8002b4a:	e13e      	b.n	8002dca <HAL_GPIO_Init+0x2a6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002b4c:	683b      	ldr	r3, [r7, #0]
 8002b4e:	685b      	ldr	r3, [r3, #4]
 8002b50:	2b02      	cmp	r3, #2
 8002b52:	d003      	beq.n	8002b5c <HAL_GPIO_Init+0x38>
 8002b54:	683b      	ldr	r3, [r7, #0]
 8002b56:	685b      	ldr	r3, [r3, #4]
 8002b58:	2b12      	cmp	r3, #18
 8002b5a:	d125      	bne.n	8002ba8 <HAL_GPIO_Init+0x84>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	08da      	lsrs	r2, r3, #3
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3208      	adds	r2, #8
 8002b64:	0092      	lsls	r2, r2, #2
 8002b66:	58d3      	ldr	r3, [r2, r3]
 8002b68:	617b      	str	r3, [r7, #20]
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 8002b6a:	693b      	ldr	r3, [r7, #16]
 8002b6c:	2207      	movs	r2, #7
 8002b6e:	4013      	ands	r3, r2
 8002b70:	009b      	lsls	r3, r3, #2
 8002b72:	220f      	movs	r2, #15
 8002b74:	409a      	lsls	r2, r3
 8002b76:	0013      	movs	r3, r2
 8002b78:	43da      	mvns	r2, r3
 8002b7a:	697b      	ldr	r3, [r7, #20]
 8002b7c:	4013      	ands	r3, r2
 8002b7e:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002b80:	683b      	ldr	r3, [r7, #0]
 8002b82:	691b      	ldr	r3, [r3, #16]
 8002b84:	220f      	movs	r2, #15
 8002b86:	401a      	ands	r2, r3
 8002b88:	693b      	ldr	r3, [r7, #16]
 8002b8a:	2107      	movs	r1, #7
 8002b8c:	400b      	ands	r3, r1
 8002b8e:	009b      	lsls	r3, r3, #2
 8002b90:	409a      	lsls	r2, r3
 8002b92:	0013      	movs	r3, r2
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	4313      	orrs	r3, r2
 8002b98:	617b      	str	r3, [r7, #20]
        GPIOx->AFR[position >> 3U] = tmp;
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	08da      	lsrs	r2, r3, #3
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	3208      	adds	r2, #8
 8002ba2:	0092      	lsls	r2, r2, #2
 8002ba4:	6979      	ldr	r1, [r7, #20]
 8002ba6:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      tmp = GPIOx->MODER;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	617b      	str	r3, [r7, #20]
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	005b      	lsls	r3, r3, #1
 8002bb2:	2203      	movs	r2, #3
 8002bb4:	409a      	lsls	r2, r3
 8002bb6:	0013      	movs	r3, r2
 8002bb8:	43da      	mvns	r2, r3
 8002bba:	697b      	ldr	r3, [r7, #20]
 8002bbc:	4013      	ands	r3, r2
 8002bbe:	617b      	str	r3, [r7, #20]
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	685b      	ldr	r3, [r3, #4]
 8002bc4:	2203      	movs	r2, #3
 8002bc6:	401a      	ands	r2, r3
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	409a      	lsls	r2, r3
 8002bce:	0013      	movs	r3, r2
 8002bd0:	697a      	ldr	r2, [r7, #20]
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	617b      	str	r3, [r7, #20]
      GPIOx->MODER = tmp;
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	697a      	ldr	r2, [r7, #20]
 8002bda:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bdc:	683b      	ldr	r3, [r7, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d00b      	beq.n	8002bfc <HAL_GPIO_Init+0xd8>
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	685b      	ldr	r3, [r3, #4]
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d007      	beq.n	8002bfc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bec:	683b      	ldr	r3, [r7, #0]
 8002bee:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002bf0:	2b11      	cmp	r3, #17
 8002bf2:	d003      	beq.n	8002bfc <HAL_GPIO_Init+0xd8>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	2b12      	cmp	r3, #18
 8002bfa:	d130      	bne.n	8002c5e <HAL_GPIO_Init+0x13a>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = GPIOx->OSPEEDR;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	005b      	lsls	r3, r3, #1
 8002c06:	2203      	movs	r2, #3
 8002c08:	409a      	lsls	r2, r3
 8002c0a:	0013      	movs	r3, r2
 8002c0c:	43da      	mvns	r2, r3
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	4013      	ands	r3, r2
 8002c12:	617b      	str	r3, [r7, #20]
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002c14:	683b      	ldr	r3, [r7, #0]
 8002c16:	68da      	ldr	r2, [r3, #12]
 8002c18:	693b      	ldr	r3, [r7, #16]
 8002c1a:	005b      	lsls	r3, r3, #1
 8002c1c:	409a      	lsls	r2, r3
 8002c1e:	0013      	movs	r3, r2
 8002c20:	697a      	ldr	r2, [r7, #20]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	617b      	str	r3, [r7, #20]
        GPIOx->OSPEEDR = tmp;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	697a      	ldr	r2, [r7, #20]
 8002c2a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = GPIOx->OTYPER;
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002c32:	2201      	movs	r2, #1
 8002c34:	693b      	ldr	r3, [r7, #16]
 8002c36:	409a      	lsls	r2, r3
 8002c38:	0013      	movs	r3, r2
 8002c3a:	43da      	mvns	r2, r3
 8002c3c:	697b      	ldr	r3, [r7, #20]
 8002c3e:	4013      	ands	r3, r2
 8002c40:	617b      	str	r3, [r7, #20]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	685b      	ldr	r3, [r3, #4]
 8002c46:	091b      	lsrs	r3, r3, #4
 8002c48:	2201      	movs	r2, #1
 8002c4a:	401a      	ands	r2, r3
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	409a      	lsls	r2, r3
 8002c50:	0013      	movs	r3, r2
 8002c52:	697a      	ldr	r2, [r7, #20]
 8002c54:	4313      	orrs	r3, r2
 8002c56:	617b      	str	r3, [r7, #20]
        GPIOx->OTYPER = tmp;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	697a      	ldr	r2, [r7, #20]
 8002c5c:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 8002c5e:	683b      	ldr	r3, [r7, #0]
 8002c60:	685b      	ldr	r3, [r3, #4]
 8002c62:	2b03      	cmp	r3, #3
 8002c64:	d017      	beq.n	8002c96 <HAL_GPIO_Init+0x172>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = GPIOx->PUPDR;
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	617b      	str	r3, [r7, #20]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	005b      	lsls	r3, r3, #1
 8002c70:	2203      	movs	r2, #3
 8002c72:	409a      	lsls	r2, r3
 8002c74:	0013      	movs	r3, r2
 8002c76:	43da      	mvns	r2, r3
 8002c78:	697b      	ldr	r3, [r7, #20]
 8002c7a:	4013      	ands	r3, r2
 8002c7c:	617b      	str	r3, [r7, #20]
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002c7e:	683b      	ldr	r3, [r7, #0]
 8002c80:	689a      	ldr	r2, [r3, #8]
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	005b      	lsls	r3, r3, #1
 8002c86:	409a      	lsls	r2, r3
 8002c88:	0013      	movs	r3, r2
 8002c8a:	697a      	ldr	r2, [r7, #20]
 8002c8c:	4313      	orrs	r3, r2
 8002c8e:	617b      	str	r3, [r7, #20]
        GPIOx->PUPDR = tmp;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	697a      	ldr	r2, [r7, #20]
 8002c94:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685a      	ldr	r2, [r3, #4]
 8002c9a:	2380      	movs	r3, #128	@ 0x80
 8002c9c:	055b      	lsls	r3, r3, #21
 8002c9e:	4013      	ands	r3, r2
 8002ca0:	d100      	bne.n	8002ca4 <HAL_GPIO_Init+0x180>
 8002ca2:	e092      	b.n	8002dca <HAL_GPIO_Init+0x2a6>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002ca4:	4a50      	ldr	r2, [pc, #320]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002ca6:	693b      	ldr	r3, [r7, #16]
 8002ca8:	089b      	lsrs	r3, r3, #2
 8002caa:	3318      	adds	r3, #24
 8002cac:	009b      	lsls	r3, r3, #2
 8002cae:	589b      	ldr	r3, [r3, r2]
 8002cb0:	617b      	str	r3, [r7, #20]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	2203      	movs	r2, #3
 8002cb6:	4013      	ands	r3, r2
 8002cb8:	00db      	lsls	r3, r3, #3
 8002cba:	220f      	movs	r2, #15
 8002cbc:	409a      	lsls	r2, r3
 8002cbe:	0013      	movs	r3, r2
 8002cc0:	43da      	mvns	r2, r3
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	617b      	str	r3, [r7, #20]
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 8002cc8:	687a      	ldr	r2, [r7, #4]
 8002cca:	23a0      	movs	r3, #160	@ 0xa0
 8002ccc:	05db      	lsls	r3, r3, #23
 8002cce:	429a      	cmp	r2, r3
 8002cd0:	d013      	beq.n	8002cfa <HAL_GPIO_Init+0x1d6>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a45      	ldr	r2, [pc, #276]	@ (8002dec <HAL_GPIO_Init+0x2c8>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d00d      	beq.n	8002cf6 <HAL_GPIO_Init+0x1d2>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a44      	ldr	r2, [pc, #272]	@ (8002df0 <HAL_GPIO_Init+0x2cc>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d007      	beq.n	8002cf2 <HAL_GPIO_Init+0x1ce>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a43      	ldr	r2, [pc, #268]	@ (8002df4 <HAL_GPIO_Init+0x2d0>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d101      	bne.n	8002cee <HAL_GPIO_Init+0x1ca>
 8002cea:	2305      	movs	r3, #5
 8002cec:	e006      	b.n	8002cfc <HAL_GPIO_Init+0x1d8>
 8002cee:	2306      	movs	r3, #6
 8002cf0:	e004      	b.n	8002cfc <HAL_GPIO_Init+0x1d8>
 8002cf2:	2302      	movs	r3, #2
 8002cf4:	e002      	b.n	8002cfc <HAL_GPIO_Init+0x1d8>
 8002cf6:	2301      	movs	r3, #1
 8002cf8:	e000      	b.n	8002cfc <HAL_GPIO_Init+0x1d8>
 8002cfa:	2300      	movs	r3, #0
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	2103      	movs	r1, #3
 8002d00:	400a      	ands	r2, r1
 8002d02:	00d2      	lsls	r2, r2, #3
 8002d04:	4093      	lsls	r3, r2
 8002d06:	697a      	ldr	r2, [r7, #20]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	617b      	str	r3, [r7, #20]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002d0c:	4936      	ldr	r1, [pc, #216]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d0e:	693b      	ldr	r3, [r7, #16]
 8002d10:	089b      	lsrs	r3, r3, #2
 8002d12:	3318      	adds	r3, #24
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	697a      	ldr	r2, [r7, #20]
 8002d18:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002d1a:	4a33      	ldr	r2, [pc, #204]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d1c:	2380      	movs	r3, #128	@ 0x80
 8002d1e:	58d3      	ldr	r3, [r2, r3]
 8002d20:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	43da      	mvns	r2, r3
 8002d26:	697b      	ldr	r3, [r7, #20]
 8002d28:	4013      	ands	r3, r2
 8002d2a:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002d2c:	683b      	ldr	r3, [r7, #0]
 8002d2e:	685a      	ldr	r2, [r3, #4]
 8002d30:	2380      	movs	r3, #128	@ 0x80
 8002d32:	025b      	lsls	r3, r3, #9
 8002d34:	4013      	ands	r3, r2
 8002d36:	d003      	beq.n	8002d40 <HAL_GPIO_Init+0x21c>
        {
          tmp |= iocurrent;
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	617b      	str	r3, [r7, #20]
        }
        EXTI->IMR1 = tmp;
 8002d40:	4929      	ldr	r1, [pc, #164]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d42:	2280      	movs	r2, #128	@ 0x80
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	508b      	str	r3, [r1, r2]

        tmp = EXTI->EMR1;
 8002d48:	4a27      	ldr	r2, [pc, #156]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d4a:	2384      	movs	r3, #132	@ 0x84
 8002d4c:	58d3      	ldr	r3, [r2, r3]
 8002d4e:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	43da      	mvns	r2, r3
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	4013      	ands	r3, r2
 8002d58:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685a      	ldr	r2, [r3, #4]
 8002d5e:	2380      	movs	r3, #128	@ 0x80
 8002d60:	029b      	lsls	r3, r3, #10
 8002d62:	4013      	ands	r3, r2
 8002d64:	d003      	beq.n	8002d6e <HAL_GPIO_Init+0x24a>
        {
          tmp |= iocurrent;
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	4313      	orrs	r3, r2
 8002d6c:	617b      	str	r3, [r7, #20]
        }
        EXTI->EMR1 = tmp;
 8002d6e:	491e      	ldr	r1, [pc, #120]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d70:	2284      	movs	r2, #132	@ 0x84
 8002d72:	697b      	ldr	r3, [r7, #20]
 8002d74:	508b      	str	r3, [r1, r2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	43da      	mvns	r2, r3
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	4013      	ands	r3, r2
 8002d84:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002d86:	683b      	ldr	r3, [r7, #0]
 8002d88:	685a      	ldr	r2, [r3, #4]
 8002d8a:	2380      	movs	r3, #128	@ 0x80
 8002d8c:	035b      	lsls	r3, r3, #13
 8002d8e:	4013      	ands	r3, r2
 8002d90:	d003      	beq.n	8002d9a <HAL_GPIO_Init+0x276>
        {
          tmp |= iocurrent;
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	4313      	orrs	r3, r2
 8002d98:	617b      	str	r3, [r7, #20]
        }
        EXTI->RTSR1 = tmp;
 8002d9a:	4b13      	ldr	r3, [pc, #76]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002d9c:	697a      	ldr	r2, [r7, #20]
 8002d9e:	601a      	str	r2, [r3, #0]

        tmp = EXTI->FTSR1;
 8002da0:	4b11      	ldr	r3, [pc, #68]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002da2:	685b      	ldr	r3, [r3, #4]
 8002da4:	617b      	str	r3, [r7, #20]
        tmp &= ~((uint32_t)iocurrent);
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	43da      	mvns	r2, r3
 8002daa:	697b      	ldr	r3, [r7, #20]
 8002dac:	4013      	ands	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	685a      	ldr	r2, [r3, #4]
 8002db4:	2380      	movs	r3, #128	@ 0x80
 8002db6:	039b      	lsls	r3, r3, #14
 8002db8:	4013      	ands	r3, r2
 8002dba:	d003      	beq.n	8002dc4 <HAL_GPIO_Init+0x2a0>
        {
          tmp |= iocurrent;
 8002dbc:	697a      	ldr	r2, [r7, #20]
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	4313      	orrs	r3, r2
 8002dc2:	617b      	str	r3, [r7, #20]
        }
        EXTI->FTSR1 = tmp;
 8002dc4:	4b08      	ldr	r3, [pc, #32]	@ (8002de8 <HAL_GPIO_Init+0x2c4>)
 8002dc6:	697a      	ldr	r2, [r7, #20]
 8002dc8:	605a      	str	r2, [r3, #4]
      }
    }

    position++;
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	3301      	adds	r3, #1
 8002dce:	613b      	str	r3, [r7, #16]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	681a      	ldr	r2, [r3, #0]
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	40da      	lsrs	r2, r3
 8002dd8:	1e13      	subs	r3, r2, #0
 8002dda:	d000      	beq.n	8002dde <HAL_GPIO_Init+0x2ba>
 8002ddc:	e6aa      	b.n	8002b34 <HAL_GPIO_Init+0x10>
  }
}
 8002dde:	46c0      	nop			@ (mov r8, r8)
 8002de0:	46c0      	nop			@ (mov r8, r8)
 8002de2:	46bd      	mov	sp, r7
 8002de4:	b006      	add	sp, #24
 8002de6:	bd80      	pop	{r7, pc}
 8002de8:	40021800 	.word	0x40021800
 8002dec:	50000400 	.word	0x50000400
 8002df0:	50000800 	.word	0x50000800
 8002df4:	50001400 	.word	0x50001400

08002df8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
 8002e00:	0008      	movs	r0, r1
 8002e02:	0011      	movs	r1, r2
 8002e04:	1cbb      	adds	r3, r7, #2
 8002e06:	1c02      	adds	r2, r0, #0
 8002e08:	801a      	strh	r2, [r3, #0]
 8002e0a:	1c7b      	adds	r3, r7, #1
 8002e0c:	1c0a      	adds	r2, r1, #0
 8002e0e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002e10:	1c7b      	adds	r3, r7, #1
 8002e12:	781b      	ldrb	r3, [r3, #0]
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d004      	beq.n	8002e22 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002e18:	1cbb      	adds	r3, r7, #2
 8002e1a:	881a      	ldrh	r2, [r3, #0]
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002e20:	e003      	b.n	8002e2a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002e22:	1cbb      	adds	r3, r7, #2
 8002e24:	881a      	ldrh	r2, [r3, #0]
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	46bd      	mov	sp, r7
 8002e2e:	b002      	add	sp, #8
 8002e30:	bd80      	pop	{r7, pc}
	...

08002e34 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b086      	sub	sp, #24
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d101      	bne.n	8002e46 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002e42:	2301      	movs	r3, #1
 8002e44:	e1d0      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	4013      	ands	r3, r2
 8002e4e:	d100      	bne.n	8002e52 <HAL_RCC_OscConfig+0x1e>
 8002e50:	e069      	b.n	8002f26 <HAL_RCC_OscConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e52:	4bc8      	ldr	r3, [pc, #800]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	2238      	movs	r2, #56	@ 0x38
 8002e58:	4013      	ands	r3, r2
 8002e5a:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002e5c:	697b      	ldr	r3, [r7, #20]
 8002e5e:	2b08      	cmp	r3, #8
 8002e60:	d105      	bne.n	8002e6e <HAL_RCC_OscConfig+0x3a>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	685b      	ldr	r3, [r3, #4]
 8002e66:	2b00      	cmp	r3, #0
 8002e68:	d15d      	bne.n	8002f26 <HAL_RCC_OscConfig+0xf2>
      {
        return HAL_ERROR;
 8002e6a:	2301      	movs	r3, #1
 8002e6c:	e1bc      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685a      	ldr	r2, [r3, #4]
 8002e72:	2380      	movs	r3, #128	@ 0x80
 8002e74:	025b      	lsls	r3, r3, #9
 8002e76:	429a      	cmp	r2, r3
 8002e78:	d107      	bne.n	8002e8a <HAL_RCC_OscConfig+0x56>
 8002e7a:	4bbe      	ldr	r3, [pc, #760]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002e7c:	681a      	ldr	r2, [r3, #0]
 8002e7e:	4bbd      	ldr	r3, [pc, #756]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002e80:	2180      	movs	r1, #128	@ 0x80
 8002e82:	0249      	lsls	r1, r1, #9
 8002e84:	430a      	orrs	r2, r1
 8002e86:	601a      	str	r2, [r3, #0]
 8002e88:	e020      	b.n	8002ecc <HAL_RCC_OscConfig+0x98>
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	685a      	ldr	r2, [r3, #4]
 8002e8e:	23a0      	movs	r3, #160	@ 0xa0
 8002e90:	02db      	lsls	r3, r3, #11
 8002e92:	429a      	cmp	r2, r3
 8002e94:	d10e      	bne.n	8002eb4 <HAL_RCC_OscConfig+0x80>
 8002e96:	4bb7      	ldr	r3, [pc, #732]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	4bb6      	ldr	r3, [pc, #728]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002e9c:	2180      	movs	r1, #128	@ 0x80
 8002e9e:	02c9      	lsls	r1, r1, #11
 8002ea0:	430a      	orrs	r2, r1
 8002ea2:	601a      	str	r2, [r3, #0]
 8002ea4:	4bb3      	ldr	r3, [pc, #716]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002ea6:	681a      	ldr	r2, [r3, #0]
 8002ea8:	4bb2      	ldr	r3, [pc, #712]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002eaa:	2180      	movs	r1, #128	@ 0x80
 8002eac:	0249      	lsls	r1, r1, #9
 8002eae:	430a      	orrs	r2, r1
 8002eb0:	601a      	str	r2, [r3, #0]
 8002eb2:	e00b      	b.n	8002ecc <HAL_RCC_OscConfig+0x98>
 8002eb4:	4baf      	ldr	r3, [pc, #700]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002eb6:	681a      	ldr	r2, [r3, #0]
 8002eb8:	4bae      	ldr	r3, [pc, #696]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002eba:	49af      	ldr	r1, [pc, #700]	@ (8003178 <HAL_RCC_OscConfig+0x344>)
 8002ebc:	400a      	ands	r2, r1
 8002ebe:	601a      	str	r2, [r3, #0]
 8002ec0:	4bac      	ldr	r3, [pc, #688]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002ec2:	681a      	ldr	r2, [r3, #0]
 8002ec4:	4bab      	ldr	r3, [pc, #684]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002ec6:	49ad      	ldr	r1, [pc, #692]	@ (800317c <HAL_RCC_OscConfig+0x348>)
 8002ec8:	400a      	ands	r2, r1
 8002eca:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	685b      	ldr	r3, [r3, #4]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d014      	beq.n	8002efe <HAL_RCC_OscConfig+0xca>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ed4:	f7fe faee 	bl	80014b4 <HAL_GetTick>
 8002ed8:	0003      	movs	r3, r0
 8002eda:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002edc:	e008      	b.n	8002ef0 <HAL_RCC_OscConfig+0xbc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002ede:	f7fe fae9 	bl	80014b4 <HAL_GetTick>
 8002ee2:	0002      	movs	r2, r0
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	1ad3      	subs	r3, r2, r3
 8002ee8:	2b64      	cmp	r3, #100	@ 0x64
 8002eea:	d901      	bls.n	8002ef0 <HAL_RCC_OscConfig+0xbc>
          {
            return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e17b      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ef0:	4ba0      	ldr	r3, [pc, #640]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002ef2:	681a      	ldr	r2, [r3, #0]
 8002ef4:	2380      	movs	r3, #128	@ 0x80
 8002ef6:	029b      	lsls	r3, r3, #10
 8002ef8:	4013      	ands	r3, r2
 8002efa:	d0f0      	beq.n	8002ede <HAL_RCC_OscConfig+0xaa>
 8002efc:	e013      	b.n	8002f26 <HAL_RCC_OscConfig+0xf2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002efe:	f7fe fad9 	bl	80014b4 <HAL_GetTick>
 8002f02:	0003      	movs	r3, r0
 8002f04:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f06:	e008      	b.n	8002f1a <HAL_RCC_OscConfig+0xe6>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002f08:	f7fe fad4 	bl	80014b4 <HAL_GetTick>
 8002f0c:	0002      	movs	r2, r0
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	1ad3      	subs	r3, r2, r3
 8002f12:	2b64      	cmp	r3, #100	@ 0x64
 8002f14:	d901      	bls.n	8002f1a <HAL_RCC_OscConfig+0xe6>
          {
            return HAL_TIMEOUT;
 8002f16:	2303      	movs	r3, #3
 8002f18:	e166      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1a:	4b96      	ldr	r3, [pc, #600]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f1c:	681a      	ldr	r2, [r3, #0]
 8002f1e:	2380      	movs	r3, #128	@ 0x80
 8002f20:	029b      	lsls	r3, r3, #10
 8002f22:	4013      	ands	r3, r2
 8002f24:	d1f0      	bne.n	8002f08 <HAL_RCC_OscConfig+0xd4>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	2202      	movs	r2, #2
 8002f2c:	4013      	ands	r3, r2
 8002f2e:	d100      	bne.n	8002f32 <HAL_RCC_OscConfig+0xfe>
 8002f30:	e086      	b.n	8003040 <HAL_RCC_OscConfig+0x20c>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002f32:	4b90      	ldr	r3, [pc, #576]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f34:	689b      	ldr	r3, [r3, #8]
 8002f36:	2238      	movs	r2, #56	@ 0x38
 8002f38:	4013      	ands	r3, r2
 8002f3a:	617b      	str	r3, [r7, #20]

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002f3c:	697b      	ldr	r3, [r7, #20]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d12f      	bne.n	8002fa2 <HAL_RCC_OscConfig+0x16e>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	68db      	ldr	r3, [r3, #12]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d101      	bne.n	8002f4e <HAL_RCC_OscConfig+0x11a>
      {
        return HAL_ERROR;
 8002f4a:	2301      	movs	r3, #1
 8002f4c:	e14c      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f4e:	4b89      	ldr	r3, [pc, #548]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	4a8b      	ldr	r2, [pc, #556]	@ (8003180 <HAL_RCC_OscConfig+0x34c>)
 8002f54:	4013      	ands	r3, r2
 8002f56:	0019      	movs	r1, r3
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	695b      	ldr	r3, [r3, #20]
 8002f5c:	021a      	lsls	r2, r3, #8
 8002f5e:	4b85      	ldr	r3, [pc, #532]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f60:	430a      	orrs	r2, r1
 8002f62:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d112      	bne.n	8002f90 <HAL_RCC_OscConfig+0x15c>
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002f6a:	4b82      	ldr	r3, [pc, #520]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	4a85      	ldr	r2, [pc, #532]	@ (8003184 <HAL_RCC_OscConfig+0x350>)
 8002f70:	4013      	ands	r3, r2
 8002f72:	0019      	movs	r1, r3
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	691a      	ldr	r2, [r3, #16]
 8002f78:	4b7e      	ldr	r3, [pc, #504]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002f7e:	4b7d      	ldr	r3, [pc, #500]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	0adb      	lsrs	r3, r3, #11
 8002f84:	2207      	movs	r2, #7
 8002f86:	4013      	ands	r3, r2
 8002f88:	4a7f      	ldr	r2, [pc, #508]	@ (8003188 <HAL_RCC_OscConfig+0x354>)
 8002f8a:	40da      	lsrs	r2, r3
 8002f8c:	4b7f      	ldr	r3, [pc, #508]	@ (800318c <HAL_RCC_OscConfig+0x358>)
 8002f8e:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002f90:	4b7f      	ldr	r3, [pc, #508]	@ (8003190 <HAL_RCC_OscConfig+0x35c>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	0018      	movs	r0, r3
 8002f96:	f7fe fa31 	bl	80013fc <HAL_InitTick>
 8002f9a:	1e03      	subs	r3, r0, #0
 8002f9c:	d050      	beq.n	8003040 <HAL_RCC_OscConfig+0x20c>
        {
          return HAL_ERROR;
 8002f9e:	2301      	movs	r3, #1
 8002fa0:	e122      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	68db      	ldr	r3, [r3, #12]
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d030      	beq.n	800300c <HAL_RCC_OscConfig+0x1d8>
      {
        /* Configure the HSI48 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002faa:	4b72      	ldr	r3, [pc, #456]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a75      	ldr	r2, [pc, #468]	@ (8003184 <HAL_RCC_OscConfig+0x350>)
 8002fb0:	4013      	ands	r3, r2
 8002fb2:	0019      	movs	r1, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	691a      	ldr	r2, [r3, #16]
 8002fb8:	4b6e      	ldr	r3, [pc, #440]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002fba:	430a      	orrs	r2, r1
 8002fbc:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_ENABLE();
 8002fbe:	4b6d      	ldr	r3, [pc, #436]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	4b6c      	ldr	r3, [pc, #432]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002fc4:	2180      	movs	r1, #128	@ 0x80
 8002fc6:	0049      	lsls	r1, r1, #1
 8002fc8:	430a      	orrs	r2, r1
 8002fca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fcc:	f7fe fa72 	bl	80014b4 <HAL_GetTick>
 8002fd0:	0003      	movs	r3, r0
 8002fd2:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fd4:	e008      	b.n	8002fe8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002fd6:	f7fe fa6d 	bl	80014b4 <HAL_GetTick>
 8002fda:	0002      	movs	r2, r0
 8002fdc:	693b      	ldr	r3, [r7, #16]
 8002fde:	1ad3      	subs	r3, r2, r3
 8002fe0:	2b02      	cmp	r3, #2
 8002fe2:	d901      	bls.n	8002fe8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002fe4:	2303      	movs	r3, #3
 8002fe6:	e0ff      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fe8:	4b62      	ldr	r3, [pc, #392]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002fea:	681a      	ldr	r2, [r3, #0]
 8002fec:	2380      	movs	r3, #128	@ 0x80
 8002fee:	00db      	lsls	r3, r3, #3
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	d0f0      	beq.n	8002fd6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ff4:	4b5f      	ldr	r3, [pc, #380]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	4a61      	ldr	r2, [pc, #388]	@ (8003180 <HAL_RCC_OscConfig+0x34c>)
 8002ffa:	4013      	ands	r3, r2
 8002ffc:	0019      	movs	r1, r3
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	695b      	ldr	r3, [r3, #20]
 8003002:	021a      	lsls	r2, r3, #8
 8003004:	4b5b      	ldr	r3, [pc, #364]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003006:	430a      	orrs	r2, r1
 8003008:	605a      	str	r2, [r3, #4]
 800300a:	e019      	b.n	8003040 <HAL_RCC_OscConfig+0x20c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI_DISABLE();
 800300c:	4b59      	ldr	r3, [pc, #356]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	4b58      	ldr	r3, [pc, #352]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003012:	4960      	ldr	r1, [pc, #384]	@ (8003194 <HAL_RCC_OscConfig+0x360>)
 8003014:	400a      	ands	r2, r1
 8003016:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003018:	f7fe fa4c 	bl	80014b4 <HAL_GetTick>
 800301c:	0003      	movs	r3, r0
 800301e:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003020:	e008      	b.n	8003034 <HAL_RCC_OscConfig+0x200>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003022:	f7fe fa47 	bl	80014b4 <HAL_GetTick>
 8003026:	0002      	movs	r2, r0
 8003028:	693b      	ldr	r3, [r7, #16]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_OscConfig+0x200>
          {
            return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e0d9      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003034:	4b4f      	ldr	r3, [pc, #316]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003036:	681a      	ldr	r2, [r3, #0]
 8003038:	2380      	movs	r3, #128	@ 0x80
 800303a:	00db      	lsls	r3, r3, #3
 800303c:	4013      	ands	r3, r2
 800303e:	d1f0      	bne.n	8003022 <HAL_RCC_OscConfig+0x1ee>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	2208      	movs	r2, #8
 8003046:	4013      	ands	r3, r2
 8003048:	d042      	beq.n	80030d0 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 800304a:	4b4a      	ldr	r3, [pc, #296]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800304c:	689b      	ldr	r3, [r3, #8]
 800304e:	2238      	movs	r2, #56	@ 0x38
 8003050:	4013      	ands	r3, r2
 8003052:	2b18      	cmp	r3, #24
 8003054:	d105      	bne.n	8003062 <HAL_RCC_OscConfig+0x22e>
    {
      /* When LSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	699b      	ldr	r3, [r3, #24]
 800305a:	2b00      	cmp	r3, #0
 800305c:	d138      	bne.n	80030d0 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e0c2      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	699b      	ldr	r3, [r3, #24]
 8003066:	2b00      	cmp	r3, #0
 8003068:	d019      	beq.n	800309e <HAL_RCC_OscConfig+0x26a>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 800306a:	4b42      	ldr	r3, [pc, #264]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800306c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800306e:	4b41      	ldr	r3, [pc, #260]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003070:	2101      	movs	r1, #1
 8003072:	430a      	orrs	r2, r1
 8003074:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003076:	f7fe fa1d 	bl	80014b4 <HAL_GetTick>
 800307a:	0003      	movs	r3, r0
 800307c:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x25e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003080:	f7fe fa18 	bl	80014b4 <HAL_GetTick>
 8003084:	0002      	movs	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x25e>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e0aa      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003092:	4b38      	ldr	r3, [pc, #224]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003094:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003096:	2202      	movs	r2, #2
 8003098:	4013      	ands	r3, r2
 800309a:	d0f1      	beq.n	8003080 <HAL_RCC_OscConfig+0x24c>
 800309c:	e018      	b.n	80030d0 <HAL_RCC_OscConfig+0x29c>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 800309e:	4b35      	ldr	r3, [pc, #212]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 80030a0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80030a2:	4b34      	ldr	r3, [pc, #208]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 80030a4:	2101      	movs	r1, #1
 80030a6:	438a      	bics	r2, r1
 80030a8:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030aa:	f7fe fa03 	bl	80014b4 <HAL_GetTick>
 80030ae:	0003      	movs	r3, r0
 80030b0:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80030b2:	e008      	b.n	80030c6 <HAL_RCC_OscConfig+0x292>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 80030b4:	f7fe f9fe 	bl	80014b4 <HAL_GetTick>
 80030b8:	0002      	movs	r2, r0
 80030ba:	693b      	ldr	r3, [r7, #16]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	2b02      	cmp	r3, #2
 80030c0:	d901      	bls.n	80030c6 <HAL_RCC_OscConfig+0x292>
          {
            return HAL_TIMEOUT;
 80030c2:	2303      	movs	r3, #3
 80030c4:	e090      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 80030c6:	4b2b      	ldr	r3, [pc, #172]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 80030c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80030ca:	2202      	movs	r2, #2
 80030cc:	4013      	ands	r3, r2
 80030ce:	d1f1      	bne.n	80030b4 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	2204      	movs	r2, #4
 80030d6:	4013      	ands	r3, r2
 80030d8:	d100      	bne.n	80030dc <HAL_RCC_OscConfig+0x2a8>
 80030da:	e084      	b.n	80031e6 <HAL_RCC_OscConfig+0x3b2>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030dc:	230f      	movs	r3, #15
 80030de:	18fb      	adds	r3, r7, r3
 80030e0:	2200      	movs	r2, #0
 80030e2:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 80030e4:	4b23      	ldr	r3, [pc, #140]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	2238      	movs	r2, #56	@ 0x38
 80030ea:	4013      	ands	r3, r2
 80030ec:	2b20      	cmp	r3, #32
 80030ee:	d106      	bne.n	80030fe <HAL_RCC_OscConfig+0x2ca>
    {
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d000      	beq.n	80030fa <HAL_RCC_OscConfig+0x2c6>
 80030f8:	e075      	b.n	80031e6 <HAL_RCC_OscConfig+0x3b2>
      {
        return HAL_ERROR;
 80030fa:	2301      	movs	r3, #1
 80030fc:	e074      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	2b01      	cmp	r3, #1
 8003104:	d106      	bne.n	8003114 <HAL_RCC_OscConfig+0x2e0>
 8003106:	4b1b      	ldr	r3, [pc, #108]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003108:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800310a:	4b1a      	ldr	r3, [pc, #104]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800310c:	2101      	movs	r1, #1
 800310e:	430a      	orrs	r2, r1
 8003110:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003112:	e01c      	b.n	800314e <HAL_RCC_OscConfig+0x31a>
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	689b      	ldr	r3, [r3, #8]
 8003118:	2b05      	cmp	r3, #5
 800311a:	d10c      	bne.n	8003136 <HAL_RCC_OscConfig+0x302>
 800311c:	4b15      	ldr	r3, [pc, #84]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800311e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003120:	4b14      	ldr	r3, [pc, #80]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003122:	2104      	movs	r1, #4
 8003124:	430a      	orrs	r2, r1
 8003126:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003128:	4b12      	ldr	r3, [pc, #72]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800312a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800312c:	4b11      	ldr	r3, [pc, #68]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800312e:	2101      	movs	r1, #1
 8003130:	430a      	orrs	r2, r1
 8003132:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003134:	e00b      	b.n	800314e <HAL_RCC_OscConfig+0x31a>
 8003136:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003138:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800313a:	4b0e      	ldr	r3, [pc, #56]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 800313c:	2101      	movs	r1, #1
 800313e:	438a      	bics	r2, r1
 8003140:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003142:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003144:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003146:	4b0b      	ldr	r3, [pc, #44]	@ (8003174 <HAL_RCC_OscConfig+0x340>)
 8003148:	2104      	movs	r1, #4
 800314a:	438a      	bics	r2, r1
 800314c:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	689b      	ldr	r3, [r3, #8]
 8003152:	2b00      	cmp	r3, #0
 8003154:	d028      	beq.n	80031a8 <HAL_RCC_OscConfig+0x374>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003156:	f7fe f9ad 	bl	80014b4 <HAL_GetTick>
 800315a:	0003      	movs	r3, r0
 800315c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800315e:	e01d      	b.n	800319c <HAL_RCC_OscConfig+0x368>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003160:	f7fe f9a8 	bl	80014b4 <HAL_GetTick>
 8003164:	0002      	movs	r2, r0
 8003166:	693b      	ldr	r3, [r7, #16]
 8003168:	1ad3      	subs	r3, r2, r3
 800316a:	4a0b      	ldr	r2, [pc, #44]	@ (8003198 <HAL_RCC_OscConfig+0x364>)
 800316c:	4293      	cmp	r3, r2
 800316e:	d915      	bls.n	800319c <HAL_RCC_OscConfig+0x368>
          {
            return HAL_TIMEOUT;
 8003170:	2303      	movs	r3, #3
 8003172:	e039      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
 8003174:	40021000 	.word	0x40021000
 8003178:	fffeffff 	.word	0xfffeffff
 800317c:	fffbffff 	.word	0xfffbffff
 8003180:	ffff80ff 	.word	0xffff80ff
 8003184:	ffffc7ff 	.word	0xffffc7ff
 8003188:	02dc6c00 	.word	0x02dc6c00
 800318c:	20000000 	.word	0x20000000
 8003190:	20000004 	.word	0x20000004
 8003194:	fffffeff 	.word	0xfffffeff
 8003198:	00001388 	.word	0x00001388
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800319c:	4b14      	ldr	r3, [pc, #80]	@ (80031f0 <HAL_RCC_OscConfig+0x3bc>)
 800319e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031a0:	2202      	movs	r2, #2
 80031a2:	4013      	ands	r3, r2
 80031a4:	d0dc      	beq.n	8003160 <HAL_RCC_OscConfig+0x32c>
 80031a6:	e013      	b.n	80031d0 <HAL_RCC_OscConfig+0x39c>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031a8:	f7fe f984 	bl	80014b4 <HAL_GetTick>
 80031ac:	0003      	movs	r3, r0
 80031ae:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80031b0:	e009      	b.n	80031c6 <HAL_RCC_OscConfig+0x392>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031b2:	f7fe f97f 	bl	80014b4 <HAL_GetTick>
 80031b6:	0002      	movs	r2, r0
 80031b8:	693b      	ldr	r3, [r7, #16]
 80031ba:	1ad3      	subs	r3, r2, r3
 80031bc:	4a0d      	ldr	r2, [pc, #52]	@ (80031f4 <HAL_RCC_OscConfig+0x3c0>)
 80031be:	4293      	cmp	r3, r2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x392>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e010      	b.n	80031e8 <HAL_RCC_OscConfig+0x3b4>
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 80031c6:	4b0a      	ldr	r3, [pc, #40]	@ (80031f0 <HAL_RCC_OscConfig+0x3bc>)
 80031c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031ca:	2202      	movs	r2, #2
 80031cc:	4013      	ands	r3, r2
 80031ce:	d1f0      	bne.n	80031b2 <HAL_RCC_OscConfig+0x37e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80031d0:	230f      	movs	r3, #15
 80031d2:	18fb      	adds	r3, r7, r3
 80031d4:	781b      	ldrb	r3, [r3, #0]
 80031d6:	2b01      	cmp	r3, #1
 80031d8:	d105      	bne.n	80031e6 <HAL_RCC_OscConfig+0x3b2>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80031da:	4b05      	ldr	r3, [pc, #20]	@ (80031f0 <HAL_RCC_OscConfig+0x3bc>)
 80031dc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031de:	4b04      	ldr	r3, [pc, #16]	@ (80031f0 <HAL_RCC_OscConfig+0x3bc>)
 80031e0:	4905      	ldr	r1, [pc, #20]	@ (80031f8 <HAL_RCC_OscConfig+0x3c4>)
 80031e2:	400a      	ands	r2, r1
 80031e4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 80031e6:	2300      	movs	r3, #0
}
 80031e8:	0018      	movs	r0, r3
 80031ea:	46bd      	mov	sp, r7
 80031ec:	b006      	add	sp, #24
 80031ee:	bd80      	pop	{r7, pc}
 80031f0:	40021000 	.word	0x40021000
 80031f4:	00001388 	.word	0x00001388
 80031f8:	efffffff 	.word	0xefffffff

080031fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031fc:	b580      	push	{r7, lr}
 80031fe:	b084      	sub	sp, #16
 8003200:	af00      	add	r7, sp, #0
 8003202:	6078      	str	r0, [r7, #4]
 8003204:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d101      	bne.n	8003210 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800320c:	2301      	movs	r3, #1
 800320e:	e0df      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003210:	4b71      	ldr	r3, [pc, #452]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2207      	movs	r2, #7
 8003216:	4013      	ands	r3, r2
 8003218:	683a      	ldr	r2, [r7, #0]
 800321a:	429a      	cmp	r2, r3
 800321c:	d91e      	bls.n	800325c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800321e:	4b6e      	ldr	r3, [pc, #440]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	2207      	movs	r2, #7
 8003224:	4393      	bics	r3, r2
 8003226:	0019      	movs	r1, r3
 8003228:	4b6b      	ldr	r3, [pc, #428]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 800322a:	683a      	ldr	r2, [r7, #0]
 800322c:	430a      	orrs	r2, r1
 800322e:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003230:	f7fe f940 	bl	80014b4 <HAL_GetTick>
 8003234:	0003      	movs	r3, r0
 8003236:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003238:	e009      	b.n	800324e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800323a:	f7fe f93b 	bl	80014b4 <HAL_GetTick>
 800323e:	0002      	movs	r2, r0
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	1ad3      	subs	r3, r2, r3
 8003244:	4a65      	ldr	r2, [pc, #404]	@ (80033dc <HAL_RCC_ClockConfig+0x1e0>)
 8003246:	4293      	cmp	r3, r2
 8003248:	d901      	bls.n	800324e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800324a:	2303      	movs	r3, #3
 800324c:	e0c0      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800324e:	4b62      	ldr	r3, [pc, #392]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	2207      	movs	r2, #7
 8003254:	4013      	ands	r3, r2
 8003256:	683a      	ldr	r2, [r7, #0]
 8003258:	429a      	cmp	r2, r3
 800325a:	d1ee      	bne.n	800323a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	2202      	movs	r2, #2
 8003262:	4013      	ands	r3, r2
 8003264:	d017      	beq.n	8003296 <HAL_RCC_ClockConfig+0x9a>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2204      	movs	r2, #4
 800326c:	4013      	ands	r3, r2
 800326e:	d008      	beq.n	8003282 <HAL_RCC_ClockConfig+0x86>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8003270:	4b5b      	ldr	r3, [pc, #364]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 8003272:	689b      	ldr	r3, [r3, #8]
 8003274:	4a5b      	ldr	r2, [pc, #364]	@ (80033e4 <HAL_RCC_ClockConfig+0x1e8>)
 8003276:	401a      	ands	r2, r3
 8003278:	4b59      	ldr	r3, [pc, #356]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 800327a:	21b0      	movs	r1, #176	@ 0xb0
 800327c:	0109      	lsls	r1, r1, #4
 800327e:	430a      	orrs	r2, r1
 8003280:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003282:	4b57      	ldr	r3, [pc, #348]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	4a58      	ldr	r2, [pc, #352]	@ (80033e8 <HAL_RCC_ClockConfig+0x1ec>)
 8003288:	4013      	ands	r3, r2
 800328a:	0019      	movs	r1, r3
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	68da      	ldr	r2, [r3, #12]
 8003290:	4b53      	ldr	r3, [pc, #332]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 8003292:	430a      	orrs	r2, r1
 8003294:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	2201      	movs	r2, #1
 800329c:	4013      	ands	r3, r2
 800329e:	d04b      	beq.n	8003338 <HAL_RCC_ClockConfig+0x13c>
#if defined(RCC_CR_SYSDIV)
    MODIFY_REG(RCC->CR, RCC_CR_SYSDIV, RCC_ClkInitStruct->SYSCLKDivider);
#endif /* RCC_CR_SYSDIV */

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	2b01      	cmp	r3, #1
 80032a6:	d107      	bne.n	80032b8 <HAL_RCC_ClockConfig+0xbc>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80032a8:	4b4d      	ldr	r3, [pc, #308]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 80032aa:	681a      	ldr	r2, [r3, #0]
 80032ac:	2380      	movs	r3, #128	@ 0x80
 80032ae:	029b      	lsls	r3, r3, #10
 80032b0:	4013      	ands	r3, r2
 80032b2:	d11f      	bne.n	80032f4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80032b4:	2301      	movs	r3, #1
 80032b6:	e08b      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	685b      	ldr	r3, [r3, #4]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d107      	bne.n	80032d0 <HAL_RCC_ClockConfig+0xd4>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80032c0:	4b47      	ldr	r3, [pc, #284]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 80032c2:	681a      	ldr	r2, [r3, #0]
 80032c4:	2380      	movs	r3, #128	@ 0x80
 80032c6:	00db      	lsls	r3, r3, #3
 80032c8:	4013      	ands	r3, r2
 80032ca:	d113      	bne.n	80032f4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80032cc:	2301      	movs	r3, #1
 80032ce:	e07f      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
        return HAL_ERROR;
      }
    }
#endif /* RCC_HSI48_SUPPORT */
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	2b03      	cmp	r3, #3
 80032d6:	d106      	bne.n	80032e6 <HAL_RCC_ClockConfig+0xea>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 80032d8:	4b41      	ldr	r3, [pc, #260]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 80032da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80032dc:	2202      	movs	r2, #2
 80032de:	4013      	ands	r3, r2
 80032e0:	d108      	bne.n	80032f4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80032e2:	2301      	movs	r3, #1
 80032e4:	e074      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80032e6:	4b3e      	ldr	r3, [pc, #248]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 80032e8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ea:	2202      	movs	r2, #2
 80032ec:	4013      	ands	r3, r2
 80032ee:	d101      	bne.n	80032f4 <HAL_RCC_ClockConfig+0xf8>
      {
        return HAL_ERROR;
 80032f0:	2301      	movs	r3, #1
 80032f2:	e06d      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80032f4:	4b3a      	ldr	r3, [pc, #232]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 80032f6:	689b      	ldr	r3, [r3, #8]
 80032f8:	2207      	movs	r2, #7
 80032fa:	4393      	bics	r3, r2
 80032fc:	0019      	movs	r1, r3
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	685a      	ldr	r2, [r3, #4]
 8003302:	4b37      	ldr	r3, [pc, #220]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 8003304:	430a      	orrs	r2, r1
 8003306:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003308:	f7fe f8d4 	bl	80014b4 <HAL_GetTick>
 800330c:	0003      	movs	r3, r0
 800330e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003310:	e009      	b.n	8003326 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003312:	f7fe f8cf 	bl	80014b4 <HAL_GetTick>
 8003316:	0002      	movs	r2, r0
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	1ad3      	subs	r3, r2, r3
 800331c:	4a2f      	ldr	r2, [pc, #188]	@ (80033dc <HAL_RCC_ClockConfig+0x1e0>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e054      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003326:	4b2e      	ldr	r3, [pc, #184]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 8003328:	689b      	ldr	r3, [r3, #8]
 800332a:	2238      	movs	r2, #56	@ 0x38
 800332c:	401a      	ands	r2, r3
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	00db      	lsls	r3, r3, #3
 8003334:	429a      	cmp	r2, r3
 8003336:	d1ec      	bne.n	8003312 <HAL_RCC_ClockConfig+0x116>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003338:	4b27      	ldr	r3, [pc, #156]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	2207      	movs	r2, #7
 800333e:	4013      	ands	r3, r2
 8003340:	683a      	ldr	r2, [r7, #0]
 8003342:	429a      	cmp	r2, r3
 8003344:	d21e      	bcs.n	8003384 <HAL_RCC_ClockConfig+0x188>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003346:	4b24      	ldr	r3, [pc, #144]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	2207      	movs	r2, #7
 800334c:	4393      	bics	r3, r2
 800334e:	0019      	movs	r1, r3
 8003350:	4b21      	ldr	r3, [pc, #132]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 8003352:	683a      	ldr	r2, [r7, #0]
 8003354:	430a      	orrs	r2, r1
 8003356:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003358:	f7fe f8ac 	bl	80014b4 <HAL_GetTick>
 800335c:	0003      	movs	r3, r0
 800335e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003360:	e009      	b.n	8003376 <HAL_RCC_ClockConfig+0x17a>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003362:	f7fe f8a7 	bl	80014b4 <HAL_GetTick>
 8003366:	0002      	movs	r2, r0
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	4a1b      	ldr	r2, [pc, #108]	@ (80033dc <HAL_RCC_ClockConfig+0x1e0>)
 800336e:	4293      	cmp	r3, r2
 8003370:	d901      	bls.n	8003376 <HAL_RCC_ClockConfig+0x17a>
      {
        return HAL_TIMEOUT;
 8003372:	2303      	movs	r3, #3
 8003374:	e02c      	b.n	80033d0 <HAL_RCC_ClockConfig+0x1d4>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003376:	4b18      	ldr	r3, [pc, #96]	@ (80033d8 <HAL_RCC_ClockConfig+0x1dc>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	2207      	movs	r2, #7
 800337c:	4013      	ands	r3, r2
 800337e:	683a      	ldr	r2, [r7, #0]
 8003380:	429a      	cmp	r2, r3
 8003382:	d1ee      	bne.n	8003362 <HAL_RCC_ClockConfig+0x166>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	2204      	movs	r2, #4
 800338a:	4013      	ands	r3, r2
 800338c:	d009      	beq.n	80033a2 <HAL_RCC_ClockConfig+0x1a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800338e:	4b14      	ldr	r3, [pc, #80]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 8003390:	689b      	ldr	r3, [r3, #8]
 8003392:	4a16      	ldr	r2, [pc, #88]	@ (80033ec <HAL_RCC_ClockConfig+0x1f0>)
 8003394:	4013      	ands	r3, r2
 8003396:	0019      	movs	r1, r3
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	4b10      	ldr	r3, [pc, #64]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 800339e:	430a      	orrs	r2, r1
 80033a0:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80033a2:	f000 f82b 	bl	80033fc <HAL_RCC_GetSysClockFreq>
 80033a6:	0001      	movs	r1, r0
 80033a8:	4b0d      	ldr	r3, [pc, #52]	@ (80033e0 <HAL_RCC_ClockConfig+0x1e4>)
 80033aa:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033ac:	0a1b      	lsrs	r3, r3, #8
 80033ae:	220f      	movs	r2, #15
 80033b0:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80033b2:	4b0f      	ldr	r3, [pc, #60]	@ (80033f0 <HAL_RCC_ClockConfig+0x1f4>)
 80033b4:	0092      	lsls	r2, r2, #2
 80033b6:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80033b8:	221f      	movs	r2, #31
 80033ba:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80033bc:	000a      	movs	r2, r1
 80033be:	40da      	lsrs	r2, r3
 80033c0:	4b0c      	ldr	r3, [pc, #48]	@ (80033f4 <HAL_RCC_ClockConfig+0x1f8>)
 80033c2:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80033c4:	4b0c      	ldr	r3, [pc, #48]	@ (80033f8 <HAL_RCC_ClockConfig+0x1fc>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	0018      	movs	r0, r3
 80033ca:	f7fe f817 	bl	80013fc <HAL_InitTick>
 80033ce:	0003      	movs	r3, r0
}
 80033d0:	0018      	movs	r0, r3
 80033d2:	46bd      	mov	sp, r7
 80033d4:	b004      	add	sp, #16
 80033d6:	bd80      	pop	{r7, pc}
 80033d8:	40022000 	.word	0x40022000
 80033dc:	00001388 	.word	0x00001388
 80033e0:	40021000 	.word	0x40021000
 80033e4:	ffff84ff 	.word	0xffff84ff
 80033e8:	fffff0ff 	.word	0xfffff0ff
 80033ec:	ffff8fff 	.word	0xffff8fff
 80033f0:	08004bd8 	.word	0x08004bd8
 80033f4:	20000000 	.word	0x20000000
 80033f8:	20000004 	.word	0x20000004

080033fc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80033fc:	b580      	push	{r7, lr}
 80033fe:	b082      	sub	sp, #8
 8003400:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003402:	4b1c      	ldr	r3, [pc, #112]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x78>)
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	2238      	movs	r2, #56	@ 0x38
 8003408:	4013      	ands	r3, r2
 800340a:	d10f      	bne.n	800342c <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800340c:	4b19      	ldr	r3, [pc, #100]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x78>)
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	0adb      	lsrs	r3, r3, #11
 8003412:	2207      	movs	r2, #7
 8003414:	4013      	ands	r3, r2
 8003416:	2201      	movs	r2, #1
 8003418:	409a      	lsls	r2, r3
 800341a:	0013      	movs	r3, r2
 800341c:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 800341e:	6839      	ldr	r1, [r7, #0]
 8003420:	4815      	ldr	r0, [pc, #84]	@ (8003478 <HAL_RCC_GetSysClockFreq+0x7c>)
 8003422:	f7fc fe7b 	bl	800011c <__udivsi3>
 8003426:	0003      	movs	r3, r0
 8003428:	607b      	str	r3, [r7, #4]
 800342a:	e01e      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800342c:	4b11      	ldr	r3, [pc, #68]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x78>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	2238      	movs	r2, #56	@ 0x38
 8003432:	4013      	ands	r3, r2
 8003434:	2b08      	cmp	r3, #8
 8003436:	d102      	bne.n	800343e <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003438:	4b10      	ldr	r3, [pc, #64]	@ (800347c <HAL_RCC_GetSysClockFreq+0x80>)
 800343a:	607b      	str	r3, [r7, #4]
 800343c:	e015      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 800343e:	4b0d      	ldr	r3, [pc, #52]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x78>)
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	2238      	movs	r2, #56	@ 0x38
 8003444:	4013      	ands	r3, r2
 8003446:	2b20      	cmp	r3, #32
 8003448:	d103      	bne.n	8003452 <HAL_RCC_GetSysClockFreq+0x56>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 800344a:	2380      	movs	r3, #128	@ 0x80
 800344c:	021b      	lsls	r3, r3, #8
 800344e:	607b      	str	r3, [r7, #4]
 8003450:	e00b      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x6e>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003452:	4b08      	ldr	r3, [pc, #32]	@ (8003474 <HAL_RCC_GetSysClockFreq+0x78>)
 8003454:	689b      	ldr	r3, [r3, #8]
 8003456:	2238      	movs	r2, #56	@ 0x38
 8003458:	4013      	ands	r3, r2
 800345a:	2b18      	cmp	r3, #24
 800345c:	d103      	bne.n	8003466 <HAL_RCC_GetSysClockFreq+0x6a>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 800345e:	23fa      	movs	r3, #250	@ 0xfa
 8003460:	01db      	lsls	r3, r3, #7
 8003462:	607b      	str	r3, [r7, #4]
 8003464:	e001      	b.n	800346a <HAL_RCC_GetSysClockFreq+0x6e>
    sysclockfreq = HSI48_VALUE;
  }
#endif /* RCC_HSI48_SUPPORT */
  else
  {
    sysclockfreq = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	607b      	str	r3, [r7, #4]
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
 800346a:	687b      	ldr	r3, [r7, #4]
}
 800346c:	0018      	movs	r0, r3
 800346e:	46bd      	mov	sp, r7
 8003470:	b002      	add	sp, #8
 8003472:	bd80      	pop	{r7, pc}
 8003474:	40021000 	.word	0x40021000
 8003478:	02dc6c00 	.word	0x02dc6c00
 800347c:	007a1200 	.word	0x007a1200

08003480 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003480:	b580      	push	{r7, lr}
 8003482:	af00      	add	r7, sp, #0
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003484:	f7ff ffba 	bl	80033fc <HAL_RCC_GetSysClockFreq>
 8003488:	0001      	movs	r1, r0
 800348a:	4b09      	ldr	r3, [pc, #36]	@ (80034b0 <HAL_RCC_GetHCLKFreq+0x30>)
 800348c:	689b      	ldr	r3, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800348e:	0a1b      	lsrs	r3, r3, #8
 8003490:	220f      	movs	r2, #15
 8003492:	401a      	ands	r2, r3
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003494:	4b07      	ldr	r3, [pc, #28]	@ (80034b4 <HAL_RCC_GetHCLKFreq+0x34>)
 8003496:	0092      	lsls	r2, r2, #2
 8003498:	58d3      	ldr	r3, [r2, r3]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800349a:	221f      	movs	r2, #31
 800349c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800349e:	000a      	movs	r2, r1
 80034a0:	40da      	lsrs	r2, r3
 80034a2:	4b05      	ldr	r3, [pc, #20]	@ (80034b8 <HAL_RCC_GetHCLKFreq+0x38>)
 80034a4:	601a      	str	r2, [r3, #0]
  return SystemCoreClock;
 80034a6:	4b04      	ldr	r3, [pc, #16]	@ (80034b8 <HAL_RCC_GetHCLKFreq+0x38>)
 80034a8:	681b      	ldr	r3, [r3, #0]
}
 80034aa:	0018      	movs	r0, r3
 80034ac:	46bd      	mov	sp, r7
 80034ae:	bd80      	pop	{r7, pc}
 80034b0:	40021000 	.word	0x40021000
 80034b4:	08004bd8 	.word	0x08004bd8
 80034b8:	20000000 	.word	0x20000000

080034bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 80034c0:	f7ff ffde 	bl	8003480 <HAL_RCC_GetHCLKFreq>
 80034c4:	0001      	movs	r1, r0
 80034c6:	4b07      	ldr	r3, [pc, #28]	@ (80034e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80034c8:	689b      	ldr	r3, [r3, #8]
 80034ca:	0b1b      	lsrs	r3, r3, #12
 80034cc:	2207      	movs	r2, #7
 80034ce:	401a      	ands	r2, r3
 80034d0:	4b05      	ldr	r3, [pc, #20]	@ (80034e8 <HAL_RCC_GetPCLK1Freq+0x2c>)
 80034d2:	0092      	lsls	r2, r2, #2
 80034d4:	58d3      	ldr	r3, [r2, r3]
 80034d6:	221f      	movs	r2, #31
 80034d8:	4013      	ands	r3, r2
 80034da:	40d9      	lsrs	r1, r3
 80034dc:	000b      	movs	r3, r1
}
 80034de:	0018      	movs	r0, r3
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40021000 	.word	0x40021000
 80034e8:	08004c18 	.word	0x08004c18

080034ec <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b086      	sub	sp, #24
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80034f4:	2313      	movs	r3, #19
 80034f6:	18fb      	adds	r3, r7, r3
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80034fc:	2312      	movs	r3, #18
 80034fe:	18fb      	adds	r3, r7, r3
 8003500:	2200      	movs	r2, #0
 8003502:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	2240      	movs	r2, #64	@ 0x40
 800350a:	4013      	ands	r3, r2
 800350c:	d100      	bne.n	8003510 <HAL_RCCEx_PeriphCLKConfig+0x24>
 800350e:	e079      	b.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003510:	2011      	movs	r0, #17
 8003512:	183b      	adds	r3, r7, r0
 8003514:	2200      	movs	r2, #0
 8003516:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003518:	4b63      	ldr	r3, [pc, #396]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800351a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800351c:	2380      	movs	r3, #128	@ 0x80
 800351e:	055b      	lsls	r3, r3, #21
 8003520:	4013      	ands	r3, r2
 8003522:	d110      	bne.n	8003546 <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003524:	4b60      	ldr	r3, [pc, #384]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003526:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003528:	4b5f      	ldr	r3, [pc, #380]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800352a:	2180      	movs	r1, #128	@ 0x80
 800352c:	0549      	lsls	r1, r1, #21
 800352e:	430a      	orrs	r2, r1
 8003530:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003532:	4b5d      	ldr	r3, [pc, #372]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003534:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003536:	2380      	movs	r3, #128	@ 0x80
 8003538:	055b      	lsls	r3, r3, #21
 800353a:	4013      	ands	r3, r2
 800353c:	60bb      	str	r3, [r7, #8]
 800353e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003540:	183b      	adds	r3, r7, r0
 8003542:	2201      	movs	r2, #1
 8003544:	701a      	strb	r2, [r3, #0]
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 8003546:	4b58      	ldr	r3, [pc, #352]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003548:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800354a:	23c0      	movs	r3, #192	@ 0xc0
 800354c:	009b      	lsls	r3, r3, #2
 800354e:	4013      	ands	r3, r2
 8003550:	617b      	str	r3, [r7, #20]

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d019      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	699b      	ldr	r3, [r3, #24]
 800355c:	697a      	ldr	r2, [r7, #20]
 800355e:	429a      	cmp	r2, r3
 8003560:	d014      	beq.n	800358c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 8003562:	4b51      	ldr	r3, [pc, #324]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003564:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003566:	4a51      	ldr	r2, [pc, #324]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003568:	4013      	ands	r3, r2
 800356a:	617b      	str	r3, [r7, #20]
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800356c:	4b4e      	ldr	r3, [pc, #312]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800356e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003570:	4b4d      	ldr	r3, [pc, #308]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003572:	2180      	movs	r1, #128	@ 0x80
 8003574:	0249      	lsls	r1, r1, #9
 8003576:	430a      	orrs	r2, r1
 8003578:	65da      	str	r2, [r3, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 800357a:	4b4b      	ldr	r3, [pc, #300]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800357c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800357e:	4b4a      	ldr	r3, [pc, #296]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003580:	494b      	ldr	r1, [pc, #300]	@ (80036b0 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8003582:	400a      	ands	r2, r1
 8003584:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 8003586:	4b48      	ldr	r3, [pc, #288]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003588:	697a      	ldr	r2, [r7, #20]
 800358a:	65da      	str	r2, [r3, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	2201      	movs	r2, #1
 8003590:	4013      	ands	r3, r2
 8003592:	d016      	beq.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003594:	f7fd ff8e 	bl	80014b4 <HAL_GetTick>
 8003598:	0003      	movs	r3, r0
 800359a:	60fb      	str	r3, [r7, #12]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 800359c:	e00c      	b.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800359e:	f7fd ff89 	bl	80014b4 <HAL_GetTick>
 80035a2:	0002      	movs	r2, r0
 80035a4:	68fb      	ldr	r3, [r7, #12]
 80035a6:	1ad3      	subs	r3, r2, r3
 80035a8:	4a42      	ldr	r2, [pc, #264]	@ (80036b4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d904      	bls.n	80035b8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
        {
          ret = HAL_TIMEOUT;
 80035ae:	2313      	movs	r3, #19
 80035b0:	18fb      	adds	r3, r7, r3
 80035b2:	2203      	movs	r2, #3
 80035b4:	701a      	strb	r2, [r3, #0]
          break;
 80035b6:	e004      	b.n	80035c2 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 80035b8:	4b3b      	ldr	r3, [pc, #236]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035bc:	2202      	movs	r2, #2
 80035be:	4013      	ands	r3, r2
 80035c0:	d0ed      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0xb2>
        }
      }
    }

    if (ret == HAL_OK)
 80035c2:	2313      	movs	r3, #19
 80035c4:	18fb      	adds	r3, r7, r3
 80035c6:	781b      	ldrb	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d10a      	bne.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0xf6>
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80035cc:	4b36      	ldr	r3, [pc, #216]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035d0:	4a36      	ldr	r2, [pc, #216]	@ (80036ac <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80035d2:	4013      	ands	r3, r2
 80035d4:	0019      	movs	r1, r3
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	699a      	ldr	r2, [r3, #24]
 80035da:	4b33      	ldr	r3, [pc, #204]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035dc:	430a      	orrs	r2, r1
 80035de:	65da      	str	r2, [r3, #92]	@ 0x5c
 80035e0:	e005      	b.n	80035ee <HAL_RCCEx_PeriphCLKConfig+0x102>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035e2:	2312      	movs	r3, #18
 80035e4:	18fb      	adds	r3, r7, r3
 80035e6:	2213      	movs	r2, #19
 80035e8:	18ba      	adds	r2, r7, r2
 80035ea:	7812      	ldrb	r2, [r2, #0]
 80035ec:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80035ee:	2311      	movs	r3, #17
 80035f0:	18fb      	adds	r3, r7, r3
 80035f2:	781b      	ldrb	r3, [r3, #0]
 80035f4:	2b01      	cmp	r3, #1
 80035f6:	d105      	bne.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80035f8:	4b2b      	ldr	r3, [pc, #172]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035fc:	4b2a      	ldr	r3, [pc, #168]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80035fe:	492e      	ldr	r1, [pc, #184]	@ (80036b8 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8003600:	400a      	ands	r2, r1
 8003602:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	2201      	movs	r2, #1
 800360a:	4013      	ands	r3, r2
 800360c:	d009      	beq.n	8003622 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800360e:	4b26      	ldr	r3, [pc, #152]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003610:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003612:	2203      	movs	r2, #3
 8003614:	4393      	bics	r3, r2
 8003616:	0019      	movs	r1, r3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689a      	ldr	r2, [r3, #8]
 800361c:	4b22      	ldr	r3, [pc, #136]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800361e:	430a      	orrs	r2, r1
 8003620:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	2202      	movs	r2, #2
 8003628:	4013      	ands	r3, r2
 800362a:	d009      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800362c:	4b1e      	ldr	r3, [pc, #120]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800362e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003630:	4a22      	ldr	r2, [pc, #136]	@ (80036bc <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8003632:	4013      	ands	r3, r2
 8003634:	0019      	movs	r1, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	68da      	ldr	r2, [r3, #12]
 800363a:	4b1b      	ldr	r3, [pc, #108]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800363c:	430a      	orrs	r2, r1
 800363e:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	2220      	movs	r2, #32
 8003646:	4013      	ands	r3, r2
 8003648:	d008      	beq.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800364a:	4b17      	ldr	r3, [pc, #92]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800364c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800364e:	009b      	lsls	r3, r3, #2
 8003650:	0899      	lsrs	r1, r3, #2
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	695a      	ldr	r2, [r3, #20]
 8003656:	4b14      	ldr	r3, [pc, #80]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003658:	430a      	orrs	r2, r1
 800365a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2204      	movs	r2, #4
 8003662:	4013      	ands	r3, r2
 8003664:	d009      	beq.n	800367a <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003666:	4b10      	ldr	r3, [pc, #64]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800366a:	4a15      	ldr	r2, [pc, #84]	@ (80036c0 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 800366c:	4013      	ands	r3, r2
 800366e:	0019      	movs	r1, r3
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	691a      	ldr	r2, [r3, #16]
 8003674:	4b0c      	ldr	r3, [pc, #48]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003676:	430a      	orrs	r2, r1
 8003678:	655a      	str	r2, [r3, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	2280      	movs	r2, #128	@ 0x80
 8003680:	4013      	ands	r3, r2
 8003682:	d009      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003684:	4b08      	ldr	r3, [pc, #32]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	22e0      	movs	r2, #224	@ 0xe0
 800368a:	4393      	bics	r3, r2
 800368c:	0019      	movs	r1, r3
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	685a      	ldr	r2, [r3, #4]
 8003692:	4b05      	ldr	r3, [pc, #20]	@ (80036a8 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003694:	430a      	orrs	r2, r1
 8003696:	601a      	str	r2, [r3, #0]
  }
  return status;
 8003698:	2312      	movs	r3, #18
 800369a:	18fb      	adds	r3, r7, r3
 800369c:	781b      	ldrb	r3, [r3, #0]
}
 800369e:	0018      	movs	r0, r3
 80036a0:	46bd      	mov	sp, r7
 80036a2:	b006      	add	sp, #24
 80036a4:	bd80      	pop	{r7, pc}
 80036a6:	46c0      	nop			@ (mov r8, r8)
 80036a8:	40021000 	.word	0x40021000
 80036ac:	fffffcff 	.word	0xfffffcff
 80036b0:	fffeffff 	.word	0xfffeffff
 80036b4:	00001388 	.word	0x00001388
 80036b8:	efffffff 	.word	0xefffffff
 80036bc:	ffffcfff 	.word	0xffffcfff
 80036c0:	ffff3fff 	.word	0xffff3fff

080036c4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80036c4:	b580      	push	{r7, lr}
 80036c6:	b082      	sub	sp, #8
 80036c8:	af00      	add	r7, sp, #0
 80036ca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d101      	bne.n	80036d6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80036d2:	2301      	movs	r3, #1
 80036d4:	e046      	b.n	8003764 <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2288      	movs	r2, #136	@ 0x88
 80036da:	589b      	ldr	r3, [r3, r2]
 80036dc:	2b00      	cmp	r3, #0
 80036de:	d107      	bne.n	80036f0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2284      	movs	r2, #132	@ 0x84
 80036e4:	2100      	movs	r1, #0
 80036e6:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	0018      	movs	r0, r3
 80036ec:	f7fd fd4c 	bl	8001188 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	2288      	movs	r2, #136	@ 0x88
 80036f4:	2124      	movs	r1, #36	@ 0x24
 80036f6:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	2101      	movs	r1, #1
 8003704:	438a      	bics	r2, r1
 8003706:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800370c:	2b00      	cmp	r3, #0
 800370e:	d003      	beq.n	8003718 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	0018      	movs	r0, r3
 8003714:	f000 fa4e 	bl	8003bb4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	0018      	movs	r0, r3
 800371c:	f000 f8cc 	bl	80038b8 <UART_SetConfig>
 8003720:	0003      	movs	r3, r0
 8003722:	2b01      	cmp	r3, #1
 8003724:	d101      	bne.n	800372a <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 8003726:	2301      	movs	r3, #1
 8003728:	e01c      	b.n	8003764 <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	685a      	ldr	r2, [r3, #4]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	490d      	ldr	r1, [pc, #52]	@ (800376c <HAL_UART_Init+0xa8>)
 8003736:	400a      	ands	r2, r1
 8003738:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	689a      	ldr	r2, [r3, #8]
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	212a      	movs	r1, #42	@ 0x2a
 8003746:	438a      	bics	r2, r1
 8003748:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	2101      	movs	r1, #1
 8003756:	430a      	orrs	r2, r1
 8003758:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	0018      	movs	r0, r3
 800375e:	f000 fadd 	bl	8003d1c <UART_CheckIdleState>
 8003762:	0003      	movs	r3, r0
}
 8003764:	0018      	movs	r0, r3
 8003766:	46bd      	mov	sp, r7
 8003768:	b002      	add	sp, #8
 800376a:	bd80      	pop	{r7, pc}
 800376c:	ffffb7ff 	.word	0xffffb7ff

08003770 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b08a      	sub	sp, #40	@ 0x28
 8003774:	af02      	add	r7, sp, #8
 8003776:	60f8      	str	r0, [r7, #12]
 8003778:	60b9      	str	r1, [r7, #8]
 800377a:	603b      	str	r3, [r7, #0]
 800377c:	1dbb      	adds	r3, r7, #6
 800377e:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003780:	68fb      	ldr	r3, [r7, #12]
 8003782:	2288      	movs	r2, #136	@ 0x88
 8003784:	589b      	ldr	r3, [r3, r2]
 8003786:	2b20      	cmp	r3, #32
 8003788:	d000      	beq.n	800378c <HAL_UART_Transmit+0x1c>
 800378a:	e090      	b.n	80038ae <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 800378c:	68bb      	ldr	r3, [r7, #8]
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_UART_Transmit+0x2a>
 8003792:	1dbb      	adds	r3, r7, #6
 8003794:	881b      	ldrh	r3, [r3, #0]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d101      	bne.n	800379e <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 800379a:	2301      	movs	r3, #1
 800379c:	e088      	b.n	80038b0 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800379e:	68fb      	ldr	r3, [r7, #12]
 80037a0:	689a      	ldr	r2, [r3, #8]
 80037a2:	2380      	movs	r3, #128	@ 0x80
 80037a4:	015b      	lsls	r3, r3, #5
 80037a6:	429a      	cmp	r2, r3
 80037a8:	d109      	bne.n	80037be <HAL_UART_Transmit+0x4e>
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	691b      	ldr	r3, [r3, #16]
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d105      	bne.n	80037be <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80037b2:	68bb      	ldr	r3, [r7, #8]
 80037b4:	2201      	movs	r2, #1
 80037b6:	4013      	ands	r3, r2
 80037b8:	d001      	beq.n	80037be <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 80037ba:	2301      	movs	r3, #1
 80037bc:	e078      	b.n	80038b0 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2290      	movs	r2, #144	@ 0x90
 80037c2:	2100      	movs	r1, #0
 80037c4:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2288      	movs	r2, #136	@ 0x88
 80037ca:	2121      	movs	r1, #33	@ 0x21
 80037cc:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80037ce:	f7fd fe71 	bl	80014b4 <HAL_GetTick>
 80037d2:	0003      	movs	r3, r0
 80037d4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	1dba      	adds	r2, r7, #6
 80037da:	2154      	movs	r1, #84	@ 0x54
 80037dc:	8812      	ldrh	r2, [r2, #0]
 80037de:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	1dba      	adds	r2, r7, #6
 80037e4:	2156      	movs	r1, #86	@ 0x56
 80037e6:	8812      	ldrh	r2, [r2, #0]
 80037e8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	689a      	ldr	r2, [r3, #8]
 80037ee:	2380      	movs	r3, #128	@ 0x80
 80037f0:	015b      	lsls	r3, r3, #5
 80037f2:	429a      	cmp	r2, r3
 80037f4:	d108      	bne.n	8003808 <HAL_UART_Transmit+0x98>
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	691b      	ldr	r3, [r3, #16]
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d104      	bne.n	8003808 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 80037fe:	2300      	movs	r3, #0
 8003800:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	61bb      	str	r3, [r7, #24]
 8003806:	e003      	b.n	8003810 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003808:	68bb      	ldr	r3, [r7, #8]
 800380a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800380c:	2300      	movs	r3, #0
 800380e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003810:	e030      	b.n	8003874 <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003812:	697a      	ldr	r2, [r7, #20]
 8003814:	68f8      	ldr	r0, [r7, #12]
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	9300      	str	r3, [sp, #0]
 800381a:	0013      	movs	r3, r2
 800381c:	2200      	movs	r2, #0
 800381e:	2180      	movs	r1, #128	@ 0x80
 8003820:	f000 fb26 	bl	8003e70 <UART_WaitOnFlagUntilTimeout>
 8003824:	1e03      	subs	r3, r0, #0
 8003826:	d005      	beq.n	8003834 <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	2288      	movs	r2, #136	@ 0x88
 800382c:	2120      	movs	r1, #32
 800382e:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003830:	2303      	movs	r3, #3
 8003832:	e03d      	b.n	80038b0 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003834:	69fb      	ldr	r3, [r7, #28]
 8003836:	2b00      	cmp	r3, #0
 8003838:	d10b      	bne.n	8003852 <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	881b      	ldrh	r3, [r3, #0]
 800383e:	001a      	movs	r2, r3
 8003840:	68fb      	ldr	r3, [r7, #12]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	05d2      	lsls	r2, r2, #23
 8003846:	0dd2      	lsrs	r2, r2, #23
 8003848:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800384a:	69bb      	ldr	r3, [r7, #24]
 800384c:	3302      	adds	r3, #2
 800384e:	61bb      	str	r3, [r7, #24]
 8003850:	e007      	b.n	8003862 <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	781a      	ldrb	r2, [r3, #0]
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800385c:	69fb      	ldr	r3, [r7, #28]
 800385e:	3301      	adds	r3, #1
 8003860:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2256      	movs	r2, #86	@ 0x56
 8003866:	5a9b      	ldrh	r3, [r3, r2]
 8003868:	b29b      	uxth	r3, r3
 800386a:	3b01      	subs	r3, #1
 800386c:	b299      	uxth	r1, r3
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2256      	movs	r2, #86	@ 0x56
 8003872:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	2256      	movs	r2, #86	@ 0x56
 8003878:	5a9b      	ldrh	r3, [r3, r2]
 800387a:	b29b      	uxth	r3, r3
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1c8      	bne.n	8003812 <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003880:	697a      	ldr	r2, [r7, #20]
 8003882:	68f8      	ldr	r0, [r7, #12]
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	9300      	str	r3, [sp, #0]
 8003888:	0013      	movs	r3, r2
 800388a:	2200      	movs	r2, #0
 800388c:	2140      	movs	r1, #64	@ 0x40
 800388e:	f000 faef 	bl	8003e70 <UART_WaitOnFlagUntilTimeout>
 8003892:	1e03      	subs	r3, r0, #0
 8003894:	d005      	beq.n	80038a2 <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	2288      	movs	r2, #136	@ 0x88
 800389a:	2120      	movs	r1, #32
 800389c:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 800389e:	2303      	movs	r3, #3
 80038a0:	e006      	b.n	80038b0 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2288      	movs	r2, #136	@ 0x88
 80038a6:	2120      	movs	r1, #32
 80038a8:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 80038aa:	2300      	movs	r3, #0
 80038ac:	e000      	b.n	80038b0 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 80038ae:	2302      	movs	r3, #2
  }
}
 80038b0:	0018      	movs	r0, r3
 80038b2:	46bd      	mov	sp, r7
 80038b4:	b008      	add	sp, #32
 80038b6:	bd80      	pop	{r7, pc}

080038b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80038b8:	b580      	push	{r7, lr}
 80038ba:	b088      	sub	sp, #32
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80038c0:	231e      	movs	r3, #30
 80038c2:	18fb      	adds	r3, r7, r3
 80038c4:	2200      	movs	r2, #0
 80038c6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689a      	ldr	r2, [r3, #8]
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	691b      	ldr	r3, [r3, #16]
 80038d0:	431a      	orrs	r2, r3
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	69db      	ldr	r3, [r3, #28]
 80038dc:	4313      	orrs	r3, r2
 80038de:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	4aab      	ldr	r2, [pc, #684]	@ (8003b94 <UART_SetConfig+0x2dc>)
 80038e8:	4013      	ands	r3, r2
 80038ea:	0019      	movs	r1, r3
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	681b      	ldr	r3, [r3, #0]
 80038f0:	697a      	ldr	r2, [r7, #20]
 80038f2:	430a      	orrs	r2, r1
 80038f4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	685b      	ldr	r3, [r3, #4]
 80038fc:	4aa6      	ldr	r2, [pc, #664]	@ (8003b98 <UART_SetConfig+0x2e0>)
 80038fe:	4013      	ands	r3, r2
 8003900:	0019      	movs	r1, r3
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	68da      	ldr	r2, [r3, #12]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	430a      	orrs	r2, r1
 800390c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	699b      	ldr	r3, [r3, #24]
 8003912:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6a1b      	ldr	r3, [r3, #32]
 8003918:	697a      	ldr	r2, [r7, #20]
 800391a:	4313      	orrs	r3, r2
 800391c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	689b      	ldr	r3, [r3, #8]
 8003924:	4a9d      	ldr	r2, [pc, #628]	@ (8003b9c <UART_SetConfig+0x2e4>)
 8003926:	4013      	ands	r3, r2
 8003928:	0019      	movs	r1, r3
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	697a      	ldr	r2, [r7, #20]
 8003930:	430a      	orrs	r2, r1
 8003932:	609a      	str	r2, [r3, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800393a:	220f      	movs	r2, #15
 800393c:	4393      	bics	r3, r2
 800393e:	0019      	movs	r1, r3
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a93      	ldr	r2, [pc, #588]	@ (8003ba0 <UART_SetConfig+0x2e8>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d127      	bne.n	80039a6 <UART_SetConfig+0xee>
 8003956:	4b93      	ldr	r3, [pc, #588]	@ (8003ba4 <UART_SetConfig+0x2ec>)
 8003958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395a:	2203      	movs	r2, #3
 800395c:	4013      	ands	r3, r2
 800395e:	2b03      	cmp	r3, #3
 8003960:	d017      	beq.n	8003992 <UART_SetConfig+0xda>
 8003962:	d81b      	bhi.n	800399c <UART_SetConfig+0xe4>
 8003964:	2b02      	cmp	r3, #2
 8003966:	d00a      	beq.n	800397e <UART_SetConfig+0xc6>
 8003968:	d818      	bhi.n	800399c <UART_SetConfig+0xe4>
 800396a:	2b00      	cmp	r3, #0
 800396c:	d002      	beq.n	8003974 <UART_SetConfig+0xbc>
 800396e:	2b01      	cmp	r3, #1
 8003970:	d00a      	beq.n	8003988 <UART_SetConfig+0xd0>
 8003972:	e013      	b.n	800399c <UART_SetConfig+0xe4>
 8003974:	231f      	movs	r3, #31
 8003976:	18fb      	adds	r3, r7, r3
 8003978:	2200      	movs	r2, #0
 800397a:	701a      	strb	r2, [r3, #0]
 800397c:	e021      	b.n	80039c2 <UART_SetConfig+0x10a>
 800397e:	231f      	movs	r3, #31
 8003980:	18fb      	adds	r3, r7, r3
 8003982:	2202      	movs	r2, #2
 8003984:	701a      	strb	r2, [r3, #0]
 8003986:	e01c      	b.n	80039c2 <UART_SetConfig+0x10a>
 8003988:	231f      	movs	r3, #31
 800398a:	18fb      	adds	r3, r7, r3
 800398c:	2204      	movs	r2, #4
 800398e:	701a      	strb	r2, [r3, #0]
 8003990:	e017      	b.n	80039c2 <UART_SetConfig+0x10a>
 8003992:	231f      	movs	r3, #31
 8003994:	18fb      	adds	r3, r7, r3
 8003996:	2208      	movs	r2, #8
 8003998:	701a      	strb	r2, [r3, #0]
 800399a:	e012      	b.n	80039c2 <UART_SetConfig+0x10a>
 800399c:	231f      	movs	r3, #31
 800399e:	18fb      	adds	r3, r7, r3
 80039a0:	2210      	movs	r2, #16
 80039a2:	701a      	strb	r2, [r3, #0]
 80039a4:	e00d      	b.n	80039c2 <UART_SetConfig+0x10a>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a7f      	ldr	r2, [pc, #508]	@ (8003ba8 <UART_SetConfig+0x2f0>)
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d104      	bne.n	80039ba <UART_SetConfig+0x102>
 80039b0:	231f      	movs	r3, #31
 80039b2:	18fb      	adds	r3, r7, r3
 80039b4:	2200      	movs	r2, #0
 80039b6:	701a      	strb	r2, [r3, #0]
 80039b8:	e003      	b.n	80039c2 <UART_SetConfig+0x10a>
 80039ba:	231f      	movs	r3, #31
 80039bc:	18fb      	adds	r3, r7, r3
 80039be:	2210      	movs	r2, #16
 80039c0:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	69da      	ldr	r2, [r3, #28]
 80039c6:	2380      	movs	r3, #128	@ 0x80
 80039c8:	021b      	lsls	r3, r3, #8
 80039ca:	429a      	cmp	r2, r3
 80039cc:	d000      	beq.n	80039d0 <UART_SetConfig+0x118>
 80039ce:	e06f      	b.n	8003ab0 <UART_SetConfig+0x1f8>
  {
    switch (clocksource)
 80039d0:	231f      	movs	r3, #31
 80039d2:	18fb      	adds	r3, r7, r3
 80039d4:	781b      	ldrb	r3, [r3, #0]
 80039d6:	2b08      	cmp	r3, #8
 80039d8:	d01f      	beq.n	8003a1a <UART_SetConfig+0x162>
 80039da:	dc22      	bgt.n	8003a22 <UART_SetConfig+0x16a>
 80039dc:	2b04      	cmp	r3, #4
 80039de:	d017      	beq.n	8003a10 <UART_SetConfig+0x158>
 80039e0:	dc1f      	bgt.n	8003a22 <UART_SetConfig+0x16a>
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d002      	beq.n	80039ec <UART_SetConfig+0x134>
 80039e6:	2b02      	cmp	r3, #2
 80039e8:	d005      	beq.n	80039f6 <UART_SetConfig+0x13e>
 80039ea:	e01a      	b.n	8003a22 <UART_SetConfig+0x16a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039ec:	f7ff fd66 	bl	80034bc <HAL_RCC_GetPCLK1Freq>
 80039f0:	0003      	movs	r3, r0
 80039f2:	61bb      	str	r3, [r7, #24]
        break;
 80039f4:	e01c      	b.n	8003a30 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 80039f6:	4b6b      	ldr	r3, [pc, #428]	@ (8003ba4 <UART_SetConfig+0x2ec>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	095b      	lsrs	r3, r3, #5
 80039fc:	2207      	movs	r2, #7
 80039fe:	4013      	ands	r3, r2
 8003a00:	3301      	adds	r3, #1
 8003a02:	0019      	movs	r1, r3
 8003a04:	4869      	ldr	r0, [pc, #420]	@ (8003bac <UART_SetConfig+0x2f4>)
 8003a06:	f7fc fb89 	bl	800011c <__udivsi3>
 8003a0a:	0003      	movs	r3, r0
 8003a0c:	61bb      	str	r3, [r7, #24]
        break;
 8003a0e:	e00f      	b.n	8003a30 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a10:	f7ff fcf4 	bl	80033fc <HAL_RCC_GetSysClockFreq>
 8003a14:	0003      	movs	r3, r0
 8003a16:	61bb      	str	r3, [r7, #24]
        break;
 8003a18:	e00a      	b.n	8003a30 <UART_SetConfig+0x178>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a1a:	2380      	movs	r3, #128	@ 0x80
 8003a1c:	021b      	lsls	r3, r3, #8
 8003a1e:	61bb      	str	r3, [r7, #24]
        break;
 8003a20:	e006      	b.n	8003a30 <UART_SetConfig+0x178>
      default:
        pclk = 0U;
 8003a22:	2300      	movs	r3, #0
 8003a24:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003a26:	231e      	movs	r3, #30
 8003a28:	18fb      	adds	r3, r7, r3
 8003a2a:	2201      	movs	r2, #1
 8003a2c:	701a      	strb	r2, [r3, #0]
        break;
 8003a2e:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003a30:	69bb      	ldr	r3, [r7, #24]
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d100      	bne.n	8003a38 <UART_SetConfig+0x180>
 8003a36:	e097      	b.n	8003b68 <UART_SetConfig+0x2b0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a3c:	4b5c      	ldr	r3, [pc, #368]	@ (8003bb0 <UART_SetConfig+0x2f8>)
 8003a3e:	0052      	lsls	r2, r2, #1
 8003a40:	5ad3      	ldrh	r3, [r2, r3]
 8003a42:	0019      	movs	r1, r3
 8003a44:	69b8      	ldr	r0, [r7, #24]
 8003a46:	f7fc fb69 	bl	800011c <__udivsi3>
 8003a4a:	0003      	movs	r3, r0
 8003a4c:	005a      	lsls	r2, r3, #1
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	685b      	ldr	r3, [r3, #4]
 8003a52:	085b      	lsrs	r3, r3, #1
 8003a54:	18d2      	adds	r2, r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	0019      	movs	r1, r3
 8003a5c:	0010      	movs	r0, r2
 8003a5e:	f7fc fb5d 	bl	800011c <__udivsi3>
 8003a62:	0003      	movs	r3, r0
 8003a64:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	2b0f      	cmp	r3, #15
 8003a6a:	d91c      	bls.n	8003aa6 <UART_SetConfig+0x1ee>
 8003a6c:	693a      	ldr	r2, [r7, #16]
 8003a6e:	2380      	movs	r3, #128	@ 0x80
 8003a70:	025b      	lsls	r3, r3, #9
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d217      	bcs.n	8003aa6 <UART_SetConfig+0x1ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003a76:	693b      	ldr	r3, [r7, #16]
 8003a78:	b29a      	uxth	r2, r3
 8003a7a:	200e      	movs	r0, #14
 8003a7c:	183b      	adds	r3, r7, r0
 8003a7e:	210f      	movs	r1, #15
 8003a80:	438a      	bics	r2, r1
 8003a82:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003a84:	693b      	ldr	r3, [r7, #16]
 8003a86:	085b      	lsrs	r3, r3, #1
 8003a88:	b29b      	uxth	r3, r3
 8003a8a:	2207      	movs	r2, #7
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	b299      	uxth	r1, r3
 8003a90:	183b      	adds	r3, r7, r0
 8003a92:	183a      	adds	r2, r7, r0
 8003a94:	8812      	ldrh	r2, [r2, #0]
 8003a96:	430a      	orrs	r2, r1
 8003a98:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	183a      	adds	r2, r7, r0
 8003aa0:	8812      	ldrh	r2, [r2, #0]
 8003aa2:	60da      	str	r2, [r3, #12]
 8003aa4:	e060      	b.n	8003b68 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003aa6:	231e      	movs	r3, #30
 8003aa8:	18fb      	adds	r3, r7, r3
 8003aaa:	2201      	movs	r2, #1
 8003aac:	701a      	strb	r2, [r3, #0]
 8003aae:	e05b      	b.n	8003b68 <UART_SetConfig+0x2b0>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ab0:	231f      	movs	r3, #31
 8003ab2:	18fb      	adds	r3, r7, r3
 8003ab4:	781b      	ldrb	r3, [r3, #0]
 8003ab6:	2b08      	cmp	r3, #8
 8003ab8:	d01f      	beq.n	8003afa <UART_SetConfig+0x242>
 8003aba:	dc22      	bgt.n	8003b02 <UART_SetConfig+0x24a>
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d017      	beq.n	8003af0 <UART_SetConfig+0x238>
 8003ac0:	dc1f      	bgt.n	8003b02 <UART_SetConfig+0x24a>
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d002      	beq.n	8003acc <UART_SetConfig+0x214>
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d005      	beq.n	8003ad6 <UART_SetConfig+0x21e>
 8003aca:	e01a      	b.n	8003b02 <UART_SetConfig+0x24a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003acc:	f7ff fcf6 	bl	80034bc <HAL_RCC_GetPCLK1Freq>
 8003ad0:	0003      	movs	r3, r0
 8003ad2:	61bb      	str	r3, [r7, #24]
        break;
 8003ad4:	e01c      	b.n	8003b10 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_HSI:
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003ad6:	4b33      	ldr	r3, [pc, #204]	@ (8003ba4 <UART_SetConfig+0x2ec>)
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	095b      	lsrs	r3, r3, #5
 8003adc:	2207      	movs	r2, #7
 8003ade:	4013      	ands	r3, r2
 8003ae0:	3301      	adds	r3, #1
 8003ae2:	0019      	movs	r1, r3
 8003ae4:	4831      	ldr	r0, [pc, #196]	@ (8003bac <UART_SetConfig+0x2f4>)
 8003ae6:	f7fc fb19 	bl	800011c <__udivsi3>
 8003aea:	0003      	movs	r3, r0
 8003aec:	61bb      	str	r3, [r7, #24]
        break;
 8003aee:	e00f      	b.n	8003b10 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003af0:	f7ff fc84 	bl	80033fc <HAL_RCC_GetSysClockFreq>
 8003af4:	0003      	movs	r3, r0
 8003af6:	61bb      	str	r3, [r7, #24]
        break;
 8003af8:	e00a      	b.n	8003b10 <UART_SetConfig+0x258>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003afa:	2380      	movs	r3, #128	@ 0x80
 8003afc:	021b      	lsls	r3, r3, #8
 8003afe:	61bb      	str	r3, [r7, #24]
        break;
 8003b00:	e006      	b.n	8003b10 <UART_SetConfig+0x258>
      default:
        pclk = 0U;
 8003b02:	2300      	movs	r3, #0
 8003b04:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003b06:	231e      	movs	r3, #30
 8003b08:	18fb      	adds	r3, r7, r3
 8003b0a:	2201      	movs	r2, #1
 8003b0c:	701a      	strb	r2, [r3, #0]
        break;
 8003b0e:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8003b10:	69bb      	ldr	r3, [r7, #24]
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d028      	beq.n	8003b68 <UART_SetConfig+0x2b0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003b1a:	4b25      	ldr	r3, [pc, #148]	@ (8003bb0 <UART_SetConfig+0x2f8>)
 8003b1c:	0052      	lsls	r2, r2, #1
 8003b1e:	5ad3      	ldrh	r3, [r2, r3]
 8003b20:	0019      	movs	r1, r3
 8003b22:	69b8      	ldr	r0, [r7, #24]
 8003b24:	f7fc fafa 	bl	800011c <__udivsi3>
 8003b28:	0003      	movs	r3, r0
 8003b2a:	001a      	movs	r2, r3
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	085b      	lsrs	r3, r3, #1
 8003b32:	18d2      	adds	r2, r2, r3
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	685b      	ldr	r3, [r3, #4]
 8003b38:	0019      	movs	r1, r3
 8003b3a:	0010      	movs	r0, r2
 8003b3c:	f7fc faee 	bl	800011c <__udivsi3>
 8003b40:	0003      	movs	r3, r0
 8003b42:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003b44:	693b      	ldr	r3, [r7, #16]
 8003b46:	2b0f      	cmp	r3, #15
 8003b48:	d90a      	bls.n	8003b60 <UART_SetConfig+0x2a8>
 8003b4a:	693a      	ldr	r2, [r7, #16]
 8003b4c:	2380      	movs	r3, #128	@ 0x80
 8003b4e:	025b      	lsls	r3, r3, #9
 8003b50:	429a      	cmp	r2, r3
 8003b52:	d205      	bcs.n	8003b60 <UART_SetConfig+0x2a8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003b54:	693b      	ldr	r3, [r7, #16]
 8003b56:	b29a      	uxth	r2, r3
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	60da      	str	r2, [r3, #12]
 8003b5e:	e003      	b.n	8003b68 <UART_SetConfig+0x2b0>
      }
      else
      {
        ret = HAL_ERROR;
 8003b60:	231e      	movs	r3, #30
 8003b62:	18fb      	adds	r3, r7, r3
 8003b64:	2201      	movs	r2, #1
 8003b66:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	226a      	movs	r2, #106	@ 0x6a
 8003b6c:	2101      	movs	r1, #1
 8003b6e:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2268      	movs	r2, #104	@ 0x68
 8003b74:	2101      	movs	r1, #1
 8003b76:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2200      	movs	r2, #0
 8003b7c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003b84:	231e      	movs	r3, #30
 8003b86:	18fb      	adds	r3, r7, r3
 8003b88:	781b      	ldrb	r3, [r3, #0]
}
 8003b8a:	0018      	movs	r0, r3
 8003b8c:	46bd      	mov	sp, r7
 8003b8e:	b008      	add	sp, #32
 8003b90:	bd80      	pop	{r7, pc}
 8003b92:	46c0      	nop			@ (mov r8, r8)
 8003b94:	cfff69f3 	.word	0xcfff69f3
 8003b98:	ffffcfff 	.word	0xffffcfff
 8003b9c:	11fff4ff 	.word	0x11fff4ff
 8003ba0:	40013800 	.word	0x40013800
 8003ba4:	40021000 	.word	0x40021000
 8003ba8:	40004400 	.word	0x40004400
 8003bac:	02dc6c00 	.word	0x02dc6c00
 8003bb0:	08004c38 	.word	0x08004c38

08003bb4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003bb4:	b580      	push	{r7, lr}
 8003bb6:	b082      	sub	sp, #8
 8003bb8:	af00      	add	r7, sp, #0
 8003bba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc0:	2208      	movs	r2, #8
 8003bc2:	4013      	ands	r3, r2
 8003bc4:	d00b      	beq.n	8003bde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	4a4a      	ldr	r2, [pc, #296]	@ (8003cf8 <UART_AdvFeatureConfig+0x144>)
 8003bce:	4013      	ands	r3, r2
 8003bd0:	0019      	movs	r1, r3
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	430a      	orrs	r2, r1
 8003bdc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003be2:	2201      	movs	r2, #1
 8003be4:	4013      	ands	r3, r2
 8003be6:	d00b      	beq.n	8003c00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	685b      	ldr	r3, [r3, #4]
 8003bee:	4a43      	ldr	r2, [pc, #268]	@ (8003cfc <UART_AdvFeatureConfig+0x148>)
 8003bf0:	4013      	ands	r3, r2
 8003bf2:	0019      	movs	r1, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	430a      	orrs	r2, r1
 8003bfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c04:	2202      	movs	r2, #2
 8003c06:	4013      	ands	r3, r2
 8003c08:	d00b      	beq.n	8003c22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	4a3b      	ldr	r2, [pc, #236]	@ (8003d00 <UART_AdvFeatureConfig+0x14c>)
 8003c12:	4013      	ands	r3, r2
 8003c14:	0019      	movs	r1, r3
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c26:	2204      	movs	r2, #4
 8003c28:	4013      	ands	r3, r2
 8003c2a:	d00b      	beq.n	8003c44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	685b      	ldr	r3, [r3, #4]
 8003c32:	4a34      	ldr	r2, [pc, #208]	@ (8003d04 <UART_AdvFeatureConfig+0x150>)
 8003c34:	4013      	ands	r3, r2
 8003c36:	0019      	movs	r1, r3
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	430a      	orrs	r2, r1
 8003c42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c48:	2210      	movs	r2, #16
 8003c4a:	4013      	ands	r3, r2
 8003c4c:	d00b      	beq.n	8003c66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	689b      	ldr	r3, [r3, #8]
 8003c54:	4a2c      	ldr	r2, [pc, #176]	@ (8003d08 <UART_AdvFeatureConfig+0x154>)
 8003c56:	4013      	ands	r3, r2
 8003c58:	0019      	movs	r1, r3
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	681b      	ldr	r3, [r3, #0]
 8003c62:	430a      	orrs	r2, r1
 8003c64:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c6a:	2220      	movs	r2, #32
 8003c6c:	4013      	ands	r3, r2
 8003c6e:	d00b      	beq.n	8003c88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	4a25      	ldr	r2, [pc, #148]	@ (8003d0c <UART_AdvFeatureConfig+0x158>)
 8003c78:	4013      	ands	r3, r2
 8003c7a:	0019      	movs	r1, r3
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	430a      	orrs	r2, r1
 8003c86:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	2240      	movs	r2, #64	@ 0x40
 8003c8e:	4013      	ands	r3, r2
 8003c90:	d01d      	beq.n	8003cce <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	4a1d      	ldr	r2, [pc, #116]	@ (8003d10 <UART_AdvFeatureConfig+0x15c>)
 8003c9a:	4013      	ands	r3, r2
 8003c9c:	0019      	movs	r1, r3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	430a      	orrs	r2, r1
 8003ca8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003cae:	2380      	movs	r3, #128	@ 0x80
 8003cb0:	035b      	lsls	r3, r3, #13
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d10b      	bne.n	8003cce <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	685b      	ldr	r3, [r3, #4]
 8003cbc:	4a15      	ldr	r2, [pc, #84]	@ (8003d14 <UART_AdvFeatureConfig+0x160>)
 8003cbe:	4013      	ands	r3, r2
 8003cc0:	0019      	movs	r1, r3
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	430a      	orrs	r2, r1
 8003ccc:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cd2:	2280      	movs	r2, #128	@ 0x80
 8003cd4:	4013      	ands	r3, r2
 8003cd6:	d00b      	beq.n	8003cf0 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	685b      	ldr	r3, [r3, #4]
 8003cde:	4a0e      	ldr	r2, [pc, #56]	@ (8003d18 <UART_AdvFeatureConfig+0x164>)
 8003ce0:	4013      	ands	r3, r2
 8003ce2:	0019      	movs	r1, r3
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	430a      	orrs	r2, r1
 8003cee:	605a      	str	r2, [r3, #4]
  }
}
 8003cf0:	46c0      	nop			@ (mov r8, r8)
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	b002      	add	sp, #8
 8003cf6:	bd80      	pop	{r7, pc}
 8003cf8:	ffff7fff 	.word	0xffff7fff
 8003cfc:	fffdffff 	.word	0xfffdffff
 8003d00:	fffeffff 	.word	0xfffeffff
 8003d04:	fffbffff 	.word	0xfffbffff
 8003d08:	ffffefff 	.word	0xffffefff
 8003d0c:	ffffdfff 	.word	0xffffdfff
 8003d10:	ffefffff 	.word	0xffefffff
 8003d14:	ff9fffff 	.word	0xff9fffff
 8003d18:	fff7ffff 	.word	0xfff7ffff

08003d1c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003d1c:	b580      	push	{r7, lr}
 8003d1e:	b092      	sub	sp, #72	@ 0x48
 8003d20:	af02      	add	r7, sp, #8
 8003d22:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	2290      	movs	r2, #144	@ 0x90
 8003d28:	2100      	movs	r1, #0
 8003d2a:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003d2c:	f7fd fbc2 	bl	80014b4 <HAL_GetTick>
 8003d30:	0003      	movs	r3, r0
 8003d32:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	2208      	movs	r2, #8
 8003d3c:	4013      	ands	r3, r2
 8003d3e:	2b08      	cmp	r3, #8
 8003d40:	d12d      	bne.n	8003d9e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003d42:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d44:	2280      	movs	r2, #128	@ 0x80
 8003d46:	0391      	lsls	r1, r2, #14
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	4a47      	ldr	r2, [pc, #284]	@ (8003e68 <UART_CheckIdleState+0x14c>)
 8003d4c:	9200      	str	r2, [sp, #0]
 8003d4e:	2200      	movs	r2, #0
 8003d50:	f000 f88e 	bl	8003e70 <UART_WaitOnFlagUntilTimeout>
 8003d54:	1e03      	subs	r3, r0, #0
 8003d56:	d022      	beq.n	8003d9e <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003d58:	f3ef 8310 	mrs	r3, PRIMASK
 8003d5c:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8003d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003d60:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003d62:	2301      	movs	r3, #1
 8003d64:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d68:	f383 8810 	msr	PRIMASK, r3
}
 8003d6c:	46c0      	nop			@ (mov r8, r8)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	681a      	ldr	r2, [r3, #0]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	2180      	movs	r1, #128	@ 0x80
 8003d7a:	438a      	bics	r2, r1
 8003d7c:	601a      	str	r2, [r3, #0]
 8003d7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d80:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003d82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d84:	f383 8810 	msr	PRIMASK, r3
}
 8003d88:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	2288      	movs	r2, #136	@ 0x88
 8003d8e:	2120      	movs	r1, #32
 8003d90:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	2284      	movs	r2, #132	@ 0x84
 8003d96:	2100      	movs	r1, #0
 8003d98:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	e060      	b.n	8003e60 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2204      	movs	r2, #4
 8003da6:	4013      	ands	r3, r2
 8003da8:	2b04      	cmp	r3, #4
 8003daa:	d146      	bne.n	8003e3a <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003dac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003dae:	2280      	movs	r2, #128	@ 0x80
 8003db0:	03d1      	lsls	r1, r2, #15
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4a2c      	ldr	r2, [pc, #176]	@ (8003e68 <UART_CheckIdleState+0x14c>)
 8003db6:	9200      	str	r2, [sp, #0]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f000 f859 	bl	8003e70 <UART_WaitOnFlagUntilTimeout>
 8003dbe:	1e03      	subs	r3, r0, #0
 8003dc0:	d03b      	beq.n	8003e3a <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003dc2:	f3ef 8310 	mrs	r3, PRIMASK
 8003dc6:	60fb      	str	r3, [r7, #12]
  return(result);
 8003dc8:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8003dcc:	2301      	movs	r3, #1
 8003dce:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dd0:	693b      	ldr	r3, [r7, #16]
 8003dd2:	f383 8810 	msr	PRIMASK, r3
}
 8003dd6:	46c0      	nop			@ (mov r8, r8)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	4922      	ldr	r1, [pc, #136]	@ (8003e6c <UART_CheckIdleState+0x150>)
 8003de4:	400a      	ands	r2, r1
 8003de6:	601a      	str	r2, [r3, #0]
 8003de8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dea:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	f383 8810 	msr	PRIMASK, r3
}
 8003df2:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003df4:	f3ef 8310 	mrs	r3, PRIMASK
 8003df8:	61bb      	str	r3, [r7, #24]
  return(result);
 8003dfa:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003dfc:	633b      	str	r3, [r7, #48]	@ 0x30
 8003dfe:	2301      	movs	r3, #1
 8003e00:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e02:	69fb      	ldr	r3, [r7, #28]
 8003e04:	f383 8810 	msr	PRIMASK, r3
}
 8003e08:	46c0      	nop			@ (mov r8, r8)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	689a      	ldr	r2, [r3, #8]
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	2101      	movs	r1, #1
 8003e16:	438a      	bics	r2, r1
 8003e18:	609a      	str	r2, [r3, #8]
 8003e1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e1c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	f383 8810 	msr	PRIMASK, r3
}
 8003e24:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	228c      	movs	r2, #140	@ 0x8c
 8003e2a:	2120      	movs	r1, #32
 8003e2c:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	2284      	movs	r2, #132	@ 0x84
 8003e32:	2100      	movs	r1, #0
 8003e34:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003e36:	2303      	movs	r3, #3
 8003e38:	e012      	b.n	8003e60 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2288      	movs	r2, #136	@ 0x88
 8003e3e:	2120      	movs	r1, #32
 8003e40:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	228c      	movs	r2, #140	@ 0x8c
 8003e46:	2120      	movs	r1, #32
 8003e48:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2200      	movs	r2, #0
 8003e4e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	2200      	movs	r2, #0
 8003e54:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	2284      	movs	r2, #132	@ 0x84
 8003e5a:	2100      	movs	r1, #0
 8003e5c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8003e5e:	2300      	movs	r3, #0
}
 8003e60:	0018      	movs	r0, r3
 8003e62:	46bd      	mov	sp, r7
 8003e64:	b010      	add	sp, #64	@ 0x40
 8003e66:	bd80      	pop	{r7, pc}
 8003e68:	01ffffff 	.word	0x01ffffff
 8003e6c:	fffffedf 	.word	0xfffffedf

08003e70 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	b084      	sub	sp, #16
 8003e74:	af00      	add	r7, sp, #0
 8003e76:	60f8      	str	r0, [r7, #12]
 8003e78:	60b9      	str	r1, [r7, #8]
 8003e7a:	603b      	str	r3, [r7, #0]
 8003e7c:	1dfb      	adds	r3, r7, #7
 8003e7e:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003e80:	e051      	b.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003e82:	69bb      	ldr	r3, [r7, #24]
 8003e84:	3301      	adds	r3, #1
 8003e86:	d04e      	beq.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003e88:	f7fd fb14 	bl	80014b4 <HAL_GetTick>
 8003e8c:	0002      	movs	r2, r0
 8003e8e:	683b      	ldr	r3, [r7, #0]
 8003e90:	1ad3      	subs	r3, r2, r3
 8003e92:	69ba      	ldr	r2, [r7, #24]
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d302      	bcc.n	8003e9e <UART_WaitOnFlagUntilTimeout+0x2e>
 8003e98:	69bb      	ldr	r3, [r7, #24]
 8003e9a:	2b00      	cmp	r3, #0
 8003e9c:	d101      	bne.n	8003ea2 <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e051      	b.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003ea2:	68fb      	ldr	r3, [r7, #12]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	2204      	movs	r2, #4
 8003eaa:	4013      	ands	r3, r2
 8003eac:	d03b      	beq.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003eae:	68bb      	ldr	r3, [r7, #8]
 8003eb0:	2b80      	cmp	r3, #128	@ 0x80
 8003eb2:	d038      	beq.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xb6>
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	2b40      	cmp	r3, #64	@ 0x40
 8003eb8:	d035      	beq.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	69db      	ldr	r3, [r3, #28]
 8003ec0:	2208      	movs	r2, #8
 8003ec2:	4013      	ands	r3, r2
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d111      	bne.n	8003eec <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2208      	movs	r2, #8
 8003ece:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	0018      	movs	r0, r3
 8003ed4:	f000 f83c 	bl	8003f50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003ed8:	68fb      	ldr	r3, [r7, #12]
 8003eda:	2290      	movs	r2, #144	@ 0x90
 8003edc:	2108      	movs	r1, #8
 8003ede:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003ee0:	68fb      	ldr	r3, [r7, #12]
 8003ee2:	2284      	movs	r2, #132	@ 0x84
 8003ee4:	2100      	movs	r1, #0
 8003ee6:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e02c      	b.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	69da      	ldr	r2, [r3, #28]
 8003ef2:	2380      	movs	r3, #128	@ 0x80
 8003ef4:	011b      	lsls	r3, r3, #4
 8003ef6:	401a      	ands	r2, r3
 8003ef8:	2380      	movs	r3, #128	@ 0x80
 8003efa:	011b      	lsls	r3, r3, #4
 8003efc:	429a      	cmp	r2, r3
 8003efe:	d112      	bne.n	8003f26 <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	2280      	movs	r2, #128	@ 0x80
 8003f06:	0112      	lsls	r2, r2, #4
 8003f08:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	0018      	movs	r0, r3
 8003f0e:	f000 f81f 	bl	8003f50 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2290      	movs	r2, #144	@ 0x90
 8003f16:	2120      	movs	r1, #32
 8003f18:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	2284      	movs	r2, #132	@ 0x84
 8003f1e:	2100      	movs	r1, #0
 8003f20:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8003f22:	2303      	movs	r3, #3
 8003f24:	e00f      	b.n	8003f46 <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	69db      	ldr	r3, [r3, #28]
 8003f2c:	68ba      	ldr	r2, [r7, #8]
 8003f2e:	4013      	ands	r3, r2
 8003f30:	68ba      	ldr	r2, [r7, #8]
 8003f32:	1ad3      	subs	r3, r2, r3
 8003f34:	425a      	negs	r2, r3
 8003f36:	4153      	adcs	r3, r2
 8003f38:	b2db      	uxtb	r3, r3
 8003f3a:	001a      	movs	r2, r3
 8003f3c:	1dfb      	adds	r3, r7, #7
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d09e      	beq.n	8003e82 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f44:	2300      	movs	r3, #0
}
 8003f46:	0018      	movs	r0, r3
 8003f48:	46bd      	mov	sp, r7
 8003f4a:	b004      	add	sp, #16
 8003f4c:	bd80      	pop	{r7, pc}
	...

08003f50 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b08e      	sub	sp, #56	@ 0x38
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f58:	f3ef 8310 	mrs	r3, PRIMASK
 8003f5c:	617b      	str	r3, [r7, #20]
  return(result);
 8003f5e:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003f60:	637b      	str	r3, [r7, #52]	@ 0x34
 8003f62:	2301      	movs	r3, #1
 8003f64:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	f383 8810 	msr	PRIMASK, r3
}
 8003f6c:	46c0      	nop			@ (mov r8, r8)
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4926      	ldr	r1, [pc, #152]	@ (8004014 <UART_EndRxTransfer+0xc4>)
 8003f7a:	400a      	ands	r2, r1
 8003f7c:	601a      	str	r2, [r3, #0]
 8003f7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f80:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f82:	69fb      	ldr	r3, [r7, #28]
 8003f84:	f383 8810 	msr	PRIMASK, r3
}
 8003f88:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003f8a:	f3ef 8310 	mrs	r3, PRIMASK
 8003f8e:	623b      	str	r3, [r7, #32]
  return(result);
 8003f90:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003f92:	633b      	str	r3, [r7, #48]	@ 0x30
 8003f94:	2301      	movs	r3, #1
 8003f96:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f9a:	f383 8810 	msr	PRIMASK, r3
}
 8003f9e:	46c0      	nop			@ (mov r8, r8)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	689a      	ldr	r2, [r3, #8]
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	491b      	ldr	r1, [pc, #108]	@ (8004018 <UART_EndRxTransfer+0xc8>)
 8003fac:	400a      	ands	r2, r1
 8003fae:	609a      	str	r2, [r3, #8]
 8003fb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fb2:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fb6:	f383 8810 	msr	PRIMASK, r3
}
 8003fba:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003fc0:	2b01      	cmp	r3, #1
 8003fc2:	d118      	bne.n	8003ff6 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003fc4:	f3ef 8310 	mrs	r3, PRIMASK
 8003fc8:	60bb      	str	r3, [r7, #8]
  return(result);
 8003fca:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003fce:	2301      	movs	r3, #1
 8003fd0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fd2:	68fb      	ldr	r3, [r7, #12]
 8003fd4:	f383 8810 	msr	PRIMASK, r3
}
 8003fd8:	46c0      	nop			@ (mov r8, r8)
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	2110      	movs	r1, #16
 8003fe6:	438a      	bics	r2, r1
 8003fe8:	601a      	str	r2, [r3, #0]
 8003fea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003fee:	693b      	ldr	r3, [r7, #16]
 8003ff0:	f383 8810 	msr	PRIMASK, r3
}
 8003ff4:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	228c      	movs	r2, #140	@ 0x8c
 8003ffa:	2120      	movs	r1, #32
 8003ffc:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	2200      	movs	r2, #0
 8004002:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2200      	movs	r2, #0
 8004008:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800400a:	46c0      	nop			@ (mov r8, r8)
 800400c:	46bd      	mov	sp, r7
 800400e:	b00e      	add	sp, #56	@ 0x38
 8004010:	bd80      	pop	{r7, pc}
 8004012:	46c0      	nop			@ (mov r8, r8)
 8004014:	fffffedf 	.word	0xfffffedf
 8004018:	effffffe 	.word	0xeffffffe

0800401c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2284      	movs	r2, #132	@ 0x84
 8004028:	5c9b      	ldrb	r3, [r3, r2]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d101      	bne.n	8004032 <HAL_UARTEx_DisableFifoMode+0x16>
 800402e:	2302      	movs	r3, #2
 8004030:	e027      	b.n	8004082 <HAL_UARTEx_DisableFifoMode+0x66>
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2284      	movs	r2, #132	@ 0x84
 8004036:	2101      	movs	r1, #1
 8004038:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2288      	movs	r2, #136	@ 0x88
 800403e:	2124      	movs	r1, #36	@ 0x24
 8004040:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	681a      	ldr	r2, [r3, #0]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	2101      	movs	r1, #1
 8004056:	438a      	bics	r2, r1
 8004058:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	4a0b      	ldr	r2, [pc, #44]	@ (800408c <HAL_UARTEx_DisableFifoMode+0x70>)
 800405e:	4013      	ands	r3, r2
 8004060:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68fa      	ldr	r2, [r7, #12]
 800406e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	2288      	movs	r2, #136	@ 0x88
 8004074:	2120      	movs	r1, #32
 8004076:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	2284      	movs	r2, #132	@ 0x84
 800407c:	2100      	movs	r1, #0
 800407e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004080:	2300      	movs	r3, #0
}
 8004082:	0018      	movs	r0, r3
 8004084:	46bd      	mov	sp, r7
 8004086:	b004      	add	sp, #16
 8004088:	bd80      	pop	{r7, pc}
 800408a:	46c0      	nop			@ (mov r8, r8)
 800408c:	dfffffff 	.word	0xdfffffff

08004090 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
 8004098:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	2284      	movs	r2, #132	@ 0x84
 800409e:	5c9b      	ldrb	r3, [r3, r2]
 80040a0:	2b01      	cmp	r3, #1
 80040a2:	d101      	bne.n	80040a8 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80040a4:	2302      	movs	r3, #2
 80040a6:	e02e      	b.n	8004106 <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	2284      	movs	r2, #132	@ 0x84
 80040ac:	2101      	movs	r1, #1
 80040ae:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2288      	movs	r2, #136	@ 0x88
 80040b4:	2124      	movs	r1, #36	@ 0x24
 80040b6:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	681a      	ldr	r2, [r3, #0]
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	2101      	movs	r1, #1
 80040cc:	438a      	bics	r2, r1
 80040ce:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	689b      	ldr	r3, [r3, #8]
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	08d9      	lsrs	r1, r3, #3
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	683a      	ldr	r2, [r7, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	0018      	movs	r0, r3
 80040e8:	f000 f854 	bl	8004194 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	68fa      	ldr	r2, [r7, #12]
 80040f2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2288      	movs	r2, #136	@ 0x88
 80040f8:	2120      	movs	r1, #32
 80040fa:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2284      	movs	r2, #132	@ 0x84
 8004100:	2100      	movs	r1, #0
 8004102:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	0018      	movs	r0, r3
 8004108:	46bd      	mov	sp, r7
 800410a:	b004      	add	sp, #16
 800410c:	bd80      	pop	{r7, pc}
	...

08004110 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b084      	sub	sp, #16
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
 8004118:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	2284      	movs	r2, #132	@ 0x84
 800411e:	5c9b      	ldrb	r3, [r3, r2]
 8004120:	2b01      	cmp	r3, #1
 8004122:	d101      	bne.n	8004128 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004124:	2302      	movs	r3, #2
 8004126:	e02f      	b.n	8004188 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2284      	movs	r2, #132	@ 0x84
 800412c:	2101      	movs	r1, #1
 800412e:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	2288      	movs	r2, #136	@ 0x88
 8004134:	2124      	movs	r1, #36	@ 0x24
 8004136:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	2101      	movs	r1, #1
 800414c:	438a      	bics	r2, r1
 800414e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	689b      	ldr	r3, [r3, #8]
 8004156:	4a0e      	ldr	r2, [pc, #56]	@ (8004190 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004158:	4013      	ands	r3, r2
 800415a:	0019      	movs	r1, r3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	683a      	ldr	r2, [r7, #0]
 8004162:	430a      	orrs	r2, r1
 8004164:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004166:	687b      	ldr	r3, [r7, #4]
 8004168:	0018      	movs	r0, r3
 800416a:	f000 f813 	bl	8004194 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2288      	movs	r2, #136	@ 0x88
 800417a:	2120      	movs	r1, #32
 800417c:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2284      	movs	r2, #132	@ 0x84
 8004182:	2100      	movs	r1, #0
 8004184:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004186:	2300      	movs	r3, #0
}
 8004188:	0018      	movs	r0, r3
 800418a:	46bd      	mov	sp, r7
 800418c:	b004      	add	sp, #16
 800418e:	bd80      	pop	{r7, pc}
 8004190:	f1ffffff 	.word	0xf1ffffff

08004194 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004194:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004196:	b085      	sub	sp, #20
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d108      	bne.n	80041b6 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	226a      	movs	r2, #106	@ 0x6a
 80041a8:	2101      	movs	r1, #1
 80041aa:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	2268      	movs	r2, #104	@ 0x68
 80041b0:	2101      	movs	r1, #1
 80041b2:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80041b4:	e043      	b.n	800423e <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80041b6:	260f      	movs	r6, #15
 80041b8:	19bb      	adds	r3, r7, r6
 80041ba:	2208      	movs	r2, #8
 80041bc:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80041be:	200e      	movs	r0, #14
 80041c0:	183b      	adds	r3, r7, r0
 80041c2:	2208      	movs	r2, #8
 80041c4:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	689b      	ldr	r3, [r3, #8]
 80041cc:	0e5b      	lsrs	r3, r3, #25
 80041ce:	b2da      	uxtb	r2, r3
 80041d0:	240d      	movs	r4, #13
 80041d2:	193b      	adds	r3, r7, r4
 80041d4:	2107      	movs	r1, #7
 80041d6:	400a      	ands	r2, r1
 80041d8:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	689b      	ldr	r3, [r3, #8]
 80041e0:	0f5b      	lsrs	r3, r3, #29
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	250c      	movs	r5, #12
 80041e6:	197b      	adds	r3, r7, r5
 80041e8:	2107      	movs	r1, #7
 80041ea:	400a      	ands	r2, r1
 80041ec:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80041ee:	183b      	adds	r3, r7, r0
 80041f0:	781b      	ldrb	r3, [r3, #0]
 80041f2:	197a      	adds	r2, r7, r5
 80041f4:	7812      	ldrb	r2, [r2, #0]
 80041f6:	4914      	ldr	r1, [pc, #80]	@ (8004248 <UARTEx_SetNbDataToProcess+0xb4>)
 80041f8:	5c8a      	ldrb	r2, [r1, r2]
 80041fa:	435a      	muls	r2, r3
 80041fc:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80041fe:	197b      	adds	r3, r7, r5
 8004200:	781b      	ldrb	r3, [r3, #0]
 8004202:	4a12      	ldr	r2, [pc, #72]	@ (800424c <UARTEx_SetNbDataToProcess+0xb8>)
 8004204:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004206:	0019      	movs	r1, r3
 8004208:	f7fc f812 	bl	8000230 <__divsi3>
 800420c:	0003      	movs	r3, r0
 800420e:	b299      	uxth	r1, r3
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	226a      	movs	r2, #106	@ 0x6a
 8004214:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004216:	19bb      	adds	r3, r7, r6
 8004218:	781b      	ldrb	r3, [r3, #0]
 800421a:	193a      	adds	r2, r7, r4
 800421c:	7812      	ldrb	r2, [r2, #0]
 800421e:	490a      	ldr	r1, [pc, #40]	@ (8004248 <UARTEx_SetNbDataToProcess+0xb4>)
 8004220:	5c8a      	ldrb	r2, [r1, r2]
 8004222:	435a      	muls	r2, r3
 8004224:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 8004226:	193b      	adds	r3, r7, r4
 8004228:	781b      	ldrb	r3, [r3, #0]
 800422a:	4a08      	ldr	r2, [pc, #32]	@ (800424c <UARTEx_SetNbDataToProcess+0xb8>)
 800422c:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800422e:	0019      	movs	r1, r3
 8004230:	f7fb fffe 	bl	8000230 <__divsi3>
 8004234:	0003      	movs	r3, r0
 8004236:	b299      	uxth	r1, r3
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2268      	movs	r2, #104	@ 0x68
 800423c:	5299      	strh	r1, [r3, r2]
}
 800423e:	46c0      	nop			@ (mov r8, r8)
 8004240:	46bd      	mov	sp, r7
 8004242:	b005      	add	sp, #20
 8004244:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004246:	46c0      	nop			@ (mov r8, r8)
 8004248:	08004c50 	.word	0x08004c50
 800424c:	08004c58 	.word	0x08004c58

08004250 <sniprintf>:
 8004250:	b40c      	push	{r2, r3}
 8004252:	b530      	push	{r4, r5, lr}
 8004254:	4b17      	ldr	r3, [pc, #92]	@ (80042b4 <sniprintf+0x64>)
 8004256:	000c      	movs	r4, r1
 8004258:	681d      	ldr	r5, [r3, #0]
 800425a:	b09d      	sub	sp, #116	@ 0x74
 800425c:	2900      	cmp	r1, #0
 800425e:	da08      	bge.n	8004272 <sniprintf+0x22>
 8004260:	238b      	movs	r3, #139	@ 0x8b
 8004262:	2001      	movs	r0, #1
 8004264:	602b      	str	r3, [r5, #0]
 8004266:	4240      	negs	r0, r0
 8004268:	b01d      	add	sp, #116	@ 0x74
 800426a:	bc30      	pop	{r4, r5}
 800426c:	bc08      	pop	{r3}
 800426e:	b002      	add	sp, #8
 8004270:	4718      	bx	r3
 8004272:	2382      	movs	r3, #130	@ 0x82
 8004274:	466a      	mov	r2, sp
 8004276:	009b      	lsls	r3, r3, #2
 8004278:	8293      	strh	r3, [r2, #20]
 800427a:	2300      	movs	r3, #0
 800427c:	9002      	str	r0, [sp, #8]
 800427e:	9006      	str	r0, [sp, #24]
 8004280:	4299      	cmp	r1, r3
 8004282:	d000      	beq.n	8004286 <sniprintf+0x36>
 8004284:	1e4b      	subs	r3, r1, #1
 8004286:	9304      	str	r3, [sp, #16]
 8004288:	9307      	str	r3, [sp, #28]
 800428a:	2301      	movs	r3, #1
 800428c:	466a      	mov	r2, sp
 800428e:	425b      	negs	r3, r3
 8004290:	82d3      	strh	r3, [r2, #22]
 8004292:	0028      	movs	r0, r5
 8004294:	ab21      	add	r3, sp, #132	@ 0x84
 8004296:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004298:	a902      	add	r1, sp, #8
 800429a:	9301      	str	r3, [sp, #4]
 800429c:	f000 f99c 	bl	80045d8 <_svfiprintf_r>
 80042a0:	1c43      	adds	r3, r0, #1
 80042a2:	da01      	bge.n	80042a8 <sniprintf+0x58>
 80042a4:	238b      	movs	r3, #139	@ 0x8b
 80042a6:	602b      	str	r3, [r5, #0]
 80042a8:	2c00      	cmp	r4, #0
 80042aa:	d0dd      	beq.n	8004268 <sniprintf+0x18>
 80042ac:	2200      	movs	r2, #0
 80042ae:	9b02      	ldr	r3, [sp, #8]
 80042b0:	701a      	strb	r2, [r3, #0]
 80042b2:	e7d9      	b.n	8004268 <sniprintf+0x18>
 80042b4:	2000000c 	.word	0x2000000c

080042b8 <memset>:
 80042b8:	0003      	movs	r3, r0
 80042ba:	1882      	adds	r2, r0, r2
 80042bc:	4293      	cmp	r3, r2
 80042be:	d100      	bne.n	80042c2 <memset+0xa>
 80042c0:	4770      	bx	lr
 80042c2:	7019      	strb	r1, [r3, #0]
 80042c4:	3301      	adds	r3, #1
 80042c6:	e7f9      	b.n	80042bc <memset+0x4>

080042c8 <__errno>:
 80042c8:	4b01      	ldr	r3, [pc, #4]	@ (80042d0 <__errno+0x8>)
 80042ca:	6818      	ldr	r0, [r3, #0]
 80042cc:	4770      	bx	lr
 80042ce:	46c0      	nop			@ (mov r8, r8)
 80042d0:	2000000c 	.word	0x2000000c

080042d4 <__libc_init_array>:
 80042d4:	b570      	push	{r4, r5, r6, lr}
 80042d6:	2600      	movs	r6, #0
 80042d8:	4c0c      	ldr	r4, [pc, #48]	@ (800430c <__libc_init_array+0x38>)
 80042da:	4d0d      	ldr	r5, [pc, #52]	@ (8004310 <__libc_init_array+0x3c>)
 80042dc:	1b64      	subs	r4, r4, r5
 80042de:	10a4      	asrs	r4, r4, #2
 80042e0:	42a6      	cmp	r6, r4
 80042e2:	d109      	bne.n	80042f8 <__libc_init_array+0x24>
 80042e4:	2600      	movs	r6, #0
 80042e6:	f000 fc65 	bl	8004bb4 <_init>
 80042ea:	4c0a      	ldr	r4, [pc, #40]	@ (8004314 <__libc_init_array+0x40>)
 80042ec:	4d0a      	ldr	r5, [pc, #40]	@ (8004318 <__libc_init_array+0x44>)
 80042ee:	1b64      	subs	r4, r4, r5
 80042f0:	10a4      	asrs	r4, r4, #2
 80042f2:	42a6      	cmp	r6, r4
 80042f4:	d105      	bne.n	8004302 <__libc_init_array+0x2e>
 80042f6:	bd70      	pop	{r4, r5, r6, pc}
 80042f8:	00b3      	lsls	r3, r6, #2
 80042fa:	58eb      	ldr	r3, [r5, r3]
 80042fc:	4798      	blx	r3
 80042fe:	3601      	adds	r6, #1
 8004300:	e7ee      	b.n	80042e0 <__libc_init_array+0xc>
 8004302:	00b3      	lsls	r3, r6, #2
 8004304:	58eb      	ldr	r3, [r5, r3]
 8004306:	4798      	blx	r3
 8004308:	3601      	adds	r6, #1
 800430a:	e7f2      	b.n	80042f2 <__libc_init_array+0x1e>
 800430c:	08004c94 	.word	0x08004c94
 8004310:	08004c94 	.word	0x08004c94
 8004314:	08004c98 	.word	0x08004c98
 8004318:	08004c94 	.word	0x08004c94

0800431c <__retarget_lock_acquire_recursive>:
 800431c:	4770      	bx	lr

0800431e <__retarget_lock_release_recursive>:
 800431e:	4770      	bx	lr

08004320 <_free_r>:
 8004320:	b570      	push	{r4, r5, r6, lr}
 8004322:	0005      	movs	r5, r0
 8004324:	1e0c      	subs	r4, r1, #0
 8004326:	d010      	beq.n	800434a <_free_r+0x2a>
 8004328:	3c04      	subs	r4, #4
 800432a:	6823      	ldr	r3, [r4, #0]
 800432c:	2b00      	cmp	r3, #0
 800432e:	da00      	bge.n	8004332 <_free_r+0x12>
 8004330:	18e4      	adds	r4, r4, r3
 8004332:	0028      	movs	r0, r5
 8004334:	f000 f8e0 	bl	80044f8 <__malloc_lock>
 8004338:	4a1d      	ldr	r2, [pc, #116]	@ (80043b0 <_free_r+0x90>)
 800433a:	6813      	ldr	r3, [r2, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d105      	bne.n	800434c <_free_r+0x2c>
 8004340:	6063      	str	r3, [r4, #4]
 8004342:	6014      	str	r4, [r2, #0]
 8004344:	0028      	movs	r0, r5
 8004346:	f000 f8df 	bl	8004508 <__malloc_unlock>
 800434a:	bd70      	pop	{r4, r5, r6, pc}
 800434c:	42a3      	cmp	r3, r4
 800434e:	d908      	bls.n	8004362 <_free_r+0x42>
 8004350:	6820      	ldr	r0, [r4, #0]
 8004352:	1821      	adds	r1, r4, r0
 8004354:	428b      	cmp	r3, r1
 8004356:	d1f3      	bne.n	8004340 <_free_r+0x20>
 8004358:	6819      	ldr	r1, [r3, #0]
 800435a:	685b      	ldr	r3, [r3, #4]
 800435c:	1809      	adds	r1, r1, r0
 800435e:	6021      	str	r1, [r4, #0]
 8004360:	e7ee      	b.n	8004340 <_free_r+0x20>
 8004362:	001a      	movs	r2, r3
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d001      	beq.n	800436e <_free_r+0x4e>
 800436a:	42a3      	cmp	r3, r4
 800436c:	d9f9      	bls.n	8004362 <_free_r+0x42>
 800436e:	6811      	ldr	r1, [r2, #0]
 8004370:	1850      	adds	r0, r2, r1
 8004372:	42a0      	cmp	r0, r4
 8004374:	d10b      	bne.n	800438e <_free_r+0x6e>
 8004376:	6820      	ldr	r0, [r4, #0]
 8004378:	1809      	adds	r1, r1, r0
 800437a:	1850      	adds	r0, r2, r1
 800437c:	6011      	str	r1, [r2, #0]
 800437e:	4283      	cmp	r3, r0
 8004380:	d1e0      	bne.n	8004344 <_free_r+0x24>
 8004382:	6818      	ldr	r0, [r3, #0]
 8004384:	685b      	ldr	r3, [r3, #4]
 8004386:	1841      	adds	r1, r0, r1
 8004388:	6011      	str	r1, [r2, #0]
 800438a:	6053      	str	r3, [r2, #4]
 800438c:	e7da      	b.n	8004344 <_free_r+0x24>
 800438e:	42a0      	cmp	r0, r4
 8004390:	d902      	bls.n	8004398 <_free_r+0x78>
 8004392:	230c      	movs	r3, #12
 8004394:	602b      	str	r3, [r5, #0]
 8004396:	e7d5      	b.n	8004344 <_free_r+0x24>
 8004398:	6820      	ldr	r0, [r4, #0]
 800439a:	1821      	adds	r1, r4, r0
 800439c:	428b      	cmp	r3, r1
 800439e:	d103      	bne.n	80043a8 <_free_r+0x88>
 80043a0:	6819      	ldr	r1, [r3, #0]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	1809      	adds	r1, r1, r0
 80043a6:	6021      	str	r1, [r4, #0]
 80043a8:	6063      	str	r3, [r4, #4]
 80043aa:	6054      	str	r4, [r2, #4]
 80043ac:	e7ca      	b.n	8004344 <_free_r+0x24>
 80043ae:	46c0      	nop			@ (mov r8, r8)
 80043b0:	200003fc 	.word	0x200003fc

080043b4 <sbrk_aligned>:
 80043b4:	b570      	push	{r4, r5, r6, lr}
 80043b6:	4e0f      	ldr	r6, [pc, #60]	@ (80043f4 <sbrk_aligned+0x40>)
 80043b8:	000d      	movs	r5, r1
 80043ba:	6831      	ldr	r1, [r6, #0]
 80043bc:	0004      	movs	r4, r0
 80043be:	2900      	cmp	r1, #0
 80043c0:	d102      	bne.n	80043c8 <sbrk_aligned+0x14>
 80043c2:	f000 fb99 	bl	8004af8 <_sbrk_r>
 80043c6:	6030      	str	r0, [r6, #0]
 80043c8:	0029      	movs	r1, r5
 80043ca:	0020      	movs	r0, r4
 80043cc:	f000 fb94 	bl	8004af8 <_sbrk_r>
 80043d0:	1c43      	adds	r3, r0, #1
 80043d2:	d103      	bne.n	80043dc <sbrk_aligned+0x28>
 80043d4:	2501      	movs	r5, #1
 80043d6:	426d      	negs	r5, r5
 80043d8:	0028      	movs	r0, r5
 80043da:	bd70      	pop	{r4, r5, r6, pc}
 80043dc:	2303      	movs	r3, #3
 80043de:	1cc5      	adds	r5, r0, #3
 80043e0:	439d      	bics	r5, r3
 80043e2:	42a8      	cmp	r0, r5
 80043e4:	d0f8      	beq.n	80043d8 <sbrk_aligned+0x24>
 80043e6:	1a29      	subs	r1, r5, r0
 80043e8:	0020      	movs	r0, r4
 80043ea:	f000 fb85 	bl	8004af8 <_sbrk_r>
 80043ee:	3001      	adds	r0, #1
 80043f0:	d1f2      	bne.n	80043d8 <sbrk_aligned+0x24>
 80043f2:	e7ef      	b.n	80043d4 <sbrk_aligned+0x20>
 80043f4:	200003f8 	.word	0x200003f8

080043f8 <_malloc_r>:
 80043f8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80043fa:	2203      	movs	r2, #3
 80043fc:	1ccb      	adds	r3, r1, #3
 80043fe:	4393      	bics	r3, r2
 8004400:	3308      	adds	r3, #8
 8004402:	0005      	movs	r5, r0
 8004404:	001f      	movs	r7, r3
 8004406:	2b0c      	cmp	r3, #12
 8004408:	d234      	bcs.n	8004474 <_malloc_r+0x7c>
 800440a:	270c      	movs	r7, #12
 800440c:	42b9      	cmp	r1, r7
 800440e:	d833      	bhi.n	8004478 <_malloc_r+0x80>
 8004410:	0028      	movs	r0, r5
 8004412:	f000 f871 	bl	80044f8 <__malloc_lock>
 8004416:	4e37      	ldr	r6, [pc, #220]	@ (80044f4 <_malloc_r+0xfc>)
 8004418:	6833      	ldr	r3, [r6, #0]
 800441a:	001c      	movs	r4, r3
 800441c:	2c00      	cmp	r4, #0
 800441e:	d12f      	bne.n	8004480 <_malloc_r+0x88>
 8004420:	0039      	movs	r1, r7
 8004422:	0028      	movs	r0, r5
 8004424:	f7ff ffc6 	bl	80043b4 <sbrk_aligned>
 8004428:	0004      	movs	r4, r0
 800442a:	1c43      	adds	r3, r0, #1
 800442c:	d15f      	bne.n	80044ee <_malloc_r+0xf6>
 800442e:	6834      	ldr	r4, [r6, #0]
 8004430:	9400      	str	r4, [sp, #0]
 8004432:	9b00      	ldr	r3, [sp, #0]
 8004434:	2b00      	cmp	r3, #0
 8004436:	d14a      	bne.n	80044ce <_malloc_r+0xd6>
 8004438:	2c00      	cmp	r4, #0
 800443a:	d052      	beq.n	80044e2 <_malloc_r+0xea>
 800443c:	6823      	ldr	r3, [r4, #0]
 800443e:	0028      	movs	r0, r5
 8004440:	18e3      	adds	r3, r4, r3
 8004442:	9900      	ldr	r1, [sp, #0]
 8004444:	9301      	str	r3, [sp, #4]
 8004446:	f000 fb57 	bl	8004af8 <_sbrk_r>
 800444a:	9b01      	ldr	r3, [sp, #4]
 800444c:	4283      	cmp	r3, r0
 800444e:	d148      	bne.n	80044e2 <_malloc_r+0xea>
 8004450:	6823      	ldr	r3, [r4, #0]
 8004452:	0028      	movs	r0, r5
 8004454:	1aff      	subs	r7, r7, r3
 8004456:	0039      	movs	r1, r7
 8004458:	f7ff ffac 	bl	80043b4 <sbrk_aligned>
 800445c:	3001      	adds	r0, #1
 800445e:	d040      	beq.n	80044e2 <_malloc_r+0xea>
 8004460:	6823      	ldr	r3, [r4, #0]
 8004462:	19db      	adds	r3, r3, r7
 8004464:	6023      	str	r3, [r4, #0]
 8004466:	6833      	ldr	r3, [r6, #0]
 8004468:	685a      	ldr	r2, [r3, #4]
 800446a:	2a00      	cmp	r2, #0
 800446c:	d133      	bne.n	80044d6 <_malloc_r+0xde>
 800446e:	9b00      	ldr	r3, [sp, #0]
 8004470:	6033      	str	r3, [r6, #0]
 8004472:	e019      	b.n	80044a8 <_malloc_r+0xb0>
 8004474:	2b00      	cmp	r3, #0
 8004476:	dac9      	bge.n	800440c <_malloc_r+0x14>
 8004478:	230c      	movs	r3, #12
 800447a:	602b      	str	r3, [r5, #0]
 800447c:	2000      	movs	r0, #0
 800447e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004480:	6821      	ldr	r1, [r4, #0]
 8004482:	1bc9      	subs	r1, r1, r7
 8004484:	d420      	bmi.n	80044c8 <_malloc_r+0xd0>
 8004486:	290b      	cmp	r1, #11
 8004488:	d90a      	bls.n	80044a0 <_malloc_r+0xa8>
 800448a:	19e2      	adds	r2, r4, r7
 800448c:	6027      	str	r7, [r4, #0]
 800448e:	42a3      	cmp	r3, r4
 8004490:	d104      	bne.n	800449c <_malloc_r+0xa4>
 8004492:	6032      	str	r2, [r6, #0]
 8004494:	6863      	ldr	r3, [r4, #4]
 8004496:	6011      	str	r1, [r2, #0]
 8004498:	6053      	str	r3, [r2, #4]
 800449a:	e005      	b.n	80044a8 <_malloc_r+0xb0>
 800449c:	605a      	str	r2, [r3, #4]
 800449e:	e7f9      	b.n	8004494 <_malloc_r+0x9c>
 80044a0:	6862      	ldr	r2, [r4, #4]
 80044a2:	42a3      	cmp	r3, r4
 80044a4:	d10e      	bne.n	80044c4 <_malloc_r+0xcc>
 80044a6:	6032      	str	r2, [r6, #0]
 80044a8:	0028      	movs	r0, r5
 80044aa:	f000 f82d 	bl	8004508 <__malloc_unlock>
 80044ae:	0020      	movs	r0, r4
 80044b0:	2207      	movs	r2, #7
 80044b2:	300b      	adds	r0, #11
 80044b4:	1d23      	adds	r3, r4, #4
 80044b6:	4390      	bics	r0, r2
 80044b8:	1ac2      	subs	r2, r0, r3
 80044ba:	4298      	cmp	r0, r3
 80044bc:	d0df      	beq.n	800447e <_malloc_r+0x86>
 80044be:	1a1b      	subs	r3, r3, r0
 80044c0:	50a3      	str	r3, [r4, r2]
 80044c2:	e7dc      	b.n	800447e <_malloc_r+0x86>
 80044c4:	605a      	str	r2, [r3, #4]
 80044c6:	e7ef      	b.n	80044a8 <_malloc_r+0xb0>
 80044c8:	0023      	movs	r3, r4
 80044ca:	6864      	ldr	r4, [r4, #4]
 80044cc:	e7a6      	b.n	800441c <_malloc_r+0x24>
 80044ce:	9c00      	ldr	r4, [sp, #0]
 80044d0:	6863      	ldr	r3, [r4, #4]
 80044d2:	9300      	str	r3, [sp, #0]
 80044d4:	e7ad      	b.n	8004432 <_malloc_r+0x3a>
 80044d6:	001a      	movs	r2, r3
 80044d8:	685b      	ldr	r3, [r3, #4]
 80044da:	42a3      	cmp	r3, r4
 80044dc:	d1fb      	bne.n	80044d6 <_malloc_r+0xde>
 80044de:	2300      	movs	r3, #0
 80044e0:	e7da      	b.n	8004498 <_malloc_r+0xa0>
 80044e2:	230c      	movs	r3, #12
 80044e4:	0028      	movs	r0, r5
 80044e6:	602b      	str	r3, [r5, #0]
 80044e8:	f000 f80e 	bl	8004508 <__malloc_unlock>
 80044ec:	e7c6      	b.n	800447c <_malloc_r+0x84>
 80044ee:	6007      	str	r7, [r0, #0]
 80044f0:	e7da      	b.n	80044a8 <_malloc_r+0xb0>
 80044f2:	46c0      	nop			@ (mov r8, r8)
 80044f4:	200003fc 	.word	0x200003fc

080044f8 <__malloc_lock>:
 80044f8:	b510      	push	{r4, lr}
 80044fa:	4802      	ldr	r0, [pc, #8]	@ (8004504 <__malloc_lock+0xc>)
 80044fc:	f7ff ff0e 	bl	800431c <__retarget_lock_acquire_recursive>
 8004500:	bd10      	pop	{r4, pc}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	200003f4 	.word	0x200003f4

08004508 <__malloc_unlock>:
 8004508:	b510      	push	{r4, lr}
 800450a:	4802      	ldr	r0, [pc, #8]	@ (8004514 <__malloc_unlock+0xc>)
 800450c:	f7ff ff07 	bl	800431e <__retarget_lock_release_recursive>
 8004510:	bd10      	pop	{r4, pc}
 8004512:	46c0      	nop			@ (mov r8, r8)
 8004514:	200003f4 	.word	0x200003f4

08004518 <__ssputs_r>:
 8004518:	b5f0      	push	{r4, r5, r6, r7, lr}
 800451a:	688e      	ldr	r6, [r1, #8]
 800451c:	b085      	sub	sp, #20
 800451e:	001f      	movs	r7, r3
 8004520:	000c      	movs	r4, r1
 8004522:	680b      	ldr	r3, [r1, #0]
 8004524:	9002      	str	r0, [sp, #8]
 8004526:	9203      	str	r2, [sp, #12]
 8004528:	42be      	cmp	r6, r7
 800452a:	d830      	bhi.n	800458e <__ssputs_r+0x76>
 800452c:	210c      	movs	r1, #12
 800452e:	5e62      	ldrsh	r2, [r4, r1]
 8004530:	2190      	movs	r1, #144	@ 0x90
 8004532:	00c9      	lsls	r1, r1, #3
 8004534:	420a      	tst	r2, r1
 8004536:	d028      	beq.n	800458a <__ssputs_r+0x72>
 8004538:	2003      	movs	r0, #3
 800453a:	6921      	ldr	r1, [r4, #16]
 800453c:	1a5b      	subs	r3, r3, r1
 800453e:	9301      	str	r3, [sp, #4]
 8004540:	6963      	ldr	r3, [r4, #20]
 8004542:	4343      	muls	r3, r0
 8004544:	9801      	ldr	r0, [sp, #4]
 8004546:	0fdd      	lsrs	r5, r3, #31
 8004548:	18ed      	adds	r5, r5, r3
 800454a:	1c7b      	adds	r3, r7, #1
 800454c:	181b      	adds	r3, r3, r0
 800454e:	106d      	asrs	r5, r5, #1
 8004550:	42ab      	cmp	r3, r5
 8004552:	d900      	bls.n	8004556 <__ssputs_r+0x3e>
 8004554:	001d      	movs	r5, r3
 8004556:	0552      	lsls	r2, r2, #21
 8004558:	d528      	bpl.n	80045ac <__ssputs_r+0x94>
 800455a:	0029      	movs	r1, r5
 800455c:	9802      	ldr	r0, [sp, #8]
 800455e:	f7ff ff4b 	bl	80043f8 <_malloc_r>
 8004562:	1e06      	subs	r6, r0, #0
 8004564:	d02c      	beq.n	80045c0 <__ssputs_r+0xa8>
 8004566:	9a01      	ldr	r2, [sp, #4]
 8004568:	6921      	ldr	r1, [r4, #16]
 800456a:	f000 fae2 	bl	8004b32 <memcpy>
 800456e:	89a2      	ldrh	r2, [r4, #12]
 8004570:	4b18      	ldr	r3, [pc, #96]	@ (80045d4 <__ssputs_r+0xbc>)
 8004572:	401a      	ands	r2, r3
 8004574:	2380      	movs	r3, #128	@ 0x80
 8004576:	4313      	orrs	r3, r2
 8004578:	81a3      	strh	r3, [r4, #12]
 800457a:	9b01      	ldr	r3, [sp, #4]
 800457c:	6126      	str	r6, [r4, #16]
 800457e:	18f6      	adds	r6, r6, r3
 8004580:	6026      	str	r6, [r4, #0]
 8004582:	003e      	movs	r6, r7
 8004584:	6165      	str	r5, [r4, #20]
 8004586:	1aed      	subs	r5, r5, r3
 8004588:	60a5      	str	r5, [r4, #8]
 800458a:	42be      	cmp	r6, r7
 800458c:	d900      	bls.n	8004590 <__ssputs_r+0x78>
 800458e:	003e      	movs	r6, r7
 8004590:	0032      	movs	r2, r6
 8004592:	9903      	ldr	r1, [sp, #12]
 8004594:	6820      	ldr	r0, [r4, #0]
 8004596:	f000 fa9b 	bl	8004ad0 <memmove>
 800459a:	2000      	movs	r0, #0
 800459c:	68a3      	ldr	r3, [r4, #8]
 800459e:	1b9b      	subs	r3, r3, r6
 80045a0:	60a3      	str	r3, [r4, #8]
 80045a2:	6823      	ldr	r3, [r4, #0]
 80045a4:	199b      	adds	r3, r3, r6
 80045a6:	6023      	str	r3, [r4, #0]
 80045a8:	b005      	add	sp, #20
 80045aa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045ac:	002a      	movs	r2, r5
 80045ae:	9802      	ldr	r0, [sp, #8]
 80045b0:	f000 fac8 	bl	8004b44 <_realloc_r>
 80045b4:	1e06      	subs	r6, r0, #0
 80045b6:	d1e0      	bne.n	800457a <__ssputs_r+0x62>
 80045b8:	6921      	ldr	r1, [r4, #16]
 80045ba:	9802      	ldr	r0, [sp, #8]
 80045bc:	f7ff feb0 	bl	8004320 <_free_r>
 80045c0:	230c      	movs	r3, #12
 80045c2:	2001      	movs	r0, #1
 80045c4:	9a02      	ldr	r2, [sp, #8]
 80045c6:	4240      	negs	r0, r0
 80045c8:	6013      	str	r3, [r2, #0]
 80045ca:	89a2      	ldrh	r2, [r4, #12]
 80045cc:	3334      	adds	r3, #52	@ 0x34
 80045ce:	4313      	orrs	r3, r2
 80045d0:	81a3      	strh	r3, [r4, #12]
 80045d2:	e7e9      	b.n	80045a8 <__ssputs_r+0x90>
 80045d4:	fffffb7f 	.word	0xfffffb7f

080045d8 <_svfiprintf_r>:
 80045d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045da:	b0a1      	sub	sp, #132	@ 0x84
 80045dc:	9003      	str	r0, [sp, #12]
 80045de:	001d      	movs	r5, r3
 80045e0:	898b      	ldrh	r3, [r1, #12]
 80045e2:	000f      	movs	r7, r1
 80045e4:	0016      	movs	r6, r2
 80045e6:	061b      	lsls	r3, r3, #24
 80045e8:	d511      	bpl.n	800460e <_svfiprintf_r+0x36>
 80045ea:	690b      	ldr	r3, [r1, #16]
 80045ec:	2b00      	cmp	r3, #0
 80045ee:	d10e      	bne.n	800460e <_svfiprintf_r+0x36>
 80045f0:	2140      	movs	r1, #64	@ 0x40
 80045f2:	f7ff ff01 	bl	80043f8 <_malloc_r>
 80045f6:	6038      	str	r0, [r7, #0]
 80045f8:	6138      	str	r0, [r7, #16]
 80045fa:	2800      	cmp	r0, #0
 80045fc:	d105      	bne.n	800460a <_svfiprintf_r+0x32>
 80045fe:	230c      	movs	r3, #12
 8004600:	9a03      	ldr	r2, [sp, #12]
 8004602:	6013      	str	r3, [r2, #0]
 8004604:	2001      	movs	r0, #1
 8004606:	4240      	negs	r0, r0
 8004608:	e0cf      	b.n	80047aa <_svfiprintf_r+0x1d2>
 800460a:	2340      	movs	r3, #64	@ 0x40
 800460c:	617b      	str	r3, [r7, #20]
 800460e:	2300      	movs	r3, #0
 8004610:	ac08      	add	r4, sp, #32
 8004612:	6163      	str	r3, [r4, #20]
 8004614:	3320      	adds	r3, #32
 8004616:	7663      	strb	r3, [r4, #25]
 8004618:	3310      	adds	r3, #16
 800461a:	76a3      	strb	r3, [r4, #26]
 800461c:	9507      	str	r5, [sp, #28]
 800461e:	0035      	movs	r5, r6
 8004620:	782b      	ldrb	r3, [r5, #0]
 8004622:	2b00      	cmp	r3, #0
 8004624:	d001      	beq.n	800462a <_svfiprintf_r+0x52>
 8004626:	2b25      	cmp	r3, #37	@ 0x25
 8004628:	d148      	bne.n	80046bc <_svfiprintf_r+0xe4>
 800462a:	1bab      	subs	r3, r5, r6
 800462c:	9305      	str	r3, [sp, #20]
 800462e:	42b5      	cmp	r5, r6
 8004630:	d00b      	beq.n	800464a <_svfiprintf_r+0x72>
 8004632:	0032      	movs	r2, r6
 8004634:	0039      	movs	r1, r7
 8004636:	9803      	ldr	r0, [sp, #12]
 8004638:	f7ff ff6e 	bl	8004518 <__ssputs_r>
 800463c:	3001      	adds	r0, #1
 800463e:	d100      	bne.n	8004642 <_svfiprintf_r+0x6a>
 8004640:	e0ae      	b.n	80047a0 <_svfiprintf_r+0x1c8>
 8004642:	6963      	ldr	r3, [r4, #20]
 8004644:	9a05      	ldr	r2, [sp, #20]
 8004646:	189b      	adds	r3, r3, r2
 8004648:	6163      	str	r3, [r4, #20]
 800464a:	782b      	ldrb	r3, [r5, #0]
 800464c:	2b00      	cmp	r3, #0
 800464e:	d100      	bne.n	8004652 <_svfiprintf_r+0x7a>
 8004650:	e0a6      	b.n	80047a0 <_svfiprintf_r+0x1c8>
 8004652:	2201      	movs	r2, #1
 8004654:	2300      	movs	r3, #0
 8004656:	4252      	negs	r2, r2
 8004658:	6062      	str	r2, [r4, #4]
 800465a:	a904      	add	r1, sp, #16
 800465c:	3254      	adds	r2, #84	@ 0x54
 800465e:	1852      	adds	r2, r2, r1
 8004660:	1c6e      	adds	r6, r5, #1
 8004662:	6023      	str	r3, [r4, #0]
 8004664:	60e3      	str	r3, [r4, #12]
 8004666:	60a3      	str	r3, [r4, #8]
 8004668:	7013      	strb	r3, [r2, #0]
 800466a:	65a3      	str	r3, [r4, #88]	@ 0x58
 800466c:	4b54      	ldr	r3, [pc, #336]	@ (80047c0 <_svfiprintf_r+0x1e8>)
 800466e:	2205      	movs	r2, #5
 8004670:	0018      	movs	r0, r3
 8004672:	7831      	ldrb	r1, [r6, #0]
 8004674:	9305      	str	r3, [sp, #20]
 8004676:	f000 fa51 	bl	8004b1c <memchr>
 800467a:	1c75      	adds	r5, r6, #1
 800467c:	2800      	cmp	r0, #0
 800467e:	d11f      	bne.n	80046c0 <_svfiprintf_r+0xe8>
 8004680:	6822      	ldr	r2, [r4, #0]
 8004682:	06d3      	lsls	r3, r2, #27
 8004684:	d504      	bpl.n	8004690 <_svfiprintf_r+0xb8>
 8004686:	2353      	movs	r3, #83	@ 0x53
 8004688:	a904      	add	r1, sp, #16
 800468a:	185b      	adds	r3, r3, r1
 800468c:	2120      	movs	r1, #32
 800468e:	7019      	strb	r1, [r3, #0]
 8004690:	0713      	lsls	r3, r2, #28
 8004692:	d504      	bpl.n	800469e <_svfiprintf_r+0xc6>
 8004694:	2353      	movs	r3, #83	@ 0x53
 8004696:	a904      	add	r1, sp, #16
 8004698:	185b      	adds	r3, r3, r1
 800469a:	212b      	movs	r1, #43	@ 0x2b
 800469c:	7019      	strb	r1, [r3, #0]
 800469e:	7833      	ldrb	r3, [r6, #0]
 80046a0:	2b2a      	cmp	r3, #42	@ 0x2a
 80046a2:	d016      	beq.n	80046d2 <_svfiprintf_r+0xfa>
 80046a4:	0035      	movs	r5, r6
 80046a6:	2100      	movs	r1, #0
 80046a8:	200a      	movs	r0, #10
 80046aa:	68e3      	ldr	r3, [r4, #12]
 80046ac:	782a      	ldrb	r2, [r5, #0]
 80046ae:	1c6e      	adds	r6, r5, #1
 80046b0:	3a30      	subs	r2, #48	@ 0x30
 80046b2:	2a09      	cmp	r2, #9
 80046b4:	d950      	bls.n	8004758 <_svfiprintf_r+0x180>
 80046b6:	2900      	cmp	r1, #0
 80046b8:	d111      	bne.n	80046de <_svfiprintf_r+0x106>
 80046ba:	e017      	b.n	80046ec <_svfiprintf_r+0x114>
 80046bc:	3501      	adds	r5, #1
 80046be:	e7af      	b.n	8004620 <_svfiprintf_r+0x48>
 80046c0:	9b05      	ldr	r3, [sp, #20]
 80046c2:	6822      	ldr	r2, [r4, #0]
 80046c4:	1ac0      	subs	r0, r0, r3
 80046c6:	2301      	movs	r3, #1
 80046c8:	4083      	lsls	r3, r0
 80046ca:	4313      	orrs	r3, r2
 80046cc:	002e      	movs	r6, r5
 80046ce:	6023      	str	r3, [r4, #0]
 80046d0:	e7cc      	b.n	800466c <_svfiprintf_r+0x94>
 80046d2:	9b07      	ldr	r3, [sp, #28]
 80046d4:	1d19      	adds	r1, r3, #4
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	9107      	str	r1, [sp, #28]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	db01      	blt.n	80046e2 <_svfiprintf_r+0x10a>
 80046de:	930b      	str	r3, [sp, #44]	@ 0x2c
 80046e0:	e004      	b.n	80046ec <_svfiprintf_r+0x114>
 80046e2:	425b      	negs	r3, r3
 80046e4:	60e3      	str	r3, [r4, #12]
 80046e6:	2302      	movs	r3, #2
 80046e8:	4313      	orrs	r3, r2
 80046ea:	6023      	str	r3, [r4, #0]
 80046ec:	782b      	ldrb	r3, [r5, #0]
 80046ee:	2b2e      	cmp	r3, #46	@ 0x2e
 80046f0:	d10c      	bne.n	800470c <_svfiprintf_r+0x134>
 80046f2:	786b      	ldrb	r3, [r5, #1]
 80046f4:	2b2a      	cmp	r3, #42	@ 0x2a
 80046f6:	d134      	bne.n	8004762 <_svfiprintf_r+0x18a>
 80046f8:	9b07      	ldr	r3, [sp, #28]
 80046fa:	3502      	adds	r5, #2
 80046fc:	1d1a      	adds	r2, r3, #4
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	9207      	str	r2, [sp, #28]
 8004702:	2b00      	cmp	r3, #0
 8004704:	da01      	bge.n	800470a <_svfiprintf_r+0x132>
 8004706:	2301      	movs	r3, #1
 8004708:	425b      	negs	r3, r3
 800470a:	9309      	str	r3, [sp, #36]	@ 0x24
 800470c:	4e2d      	ldr	r6, [pc, #180]	@ (80047c4 <_svfiprintf_r+0x1ec>)
 800470e:	2203      	movs	r2, #3
 8004710:	0030      	movs	r0, r6
 8004712:	7829      	ldrb	r1, [r5, #0]
 8004714:	f000 fa02 	bl	8004b1c <memchr>
 8004718:	2800      	cmp	r0, #0
 800471a:	d006      	beq.n	800472a <_svfiprintf_r+0x152>
 800471c:	2340      	movs	r3, #64	@ 0x40
 800471e:	1b80      	subs	r0, r0, r6
 8004720:	4083      	lsls	r3, r0
 8004722:	6822      	ldr	r2, [r4, #0]
 8004724:	3501      	adds	r5, #1
 8004726:	4313      	orrs	r3, r2
 8004728:	6023      	str	r3, [r4, #0]
 800472a:	7829      	ldrb	r1, [r5, #0]
 800472c:	2206      	movs	r2, #6
 800472e:	4826      	ldr	r0, [pc, #152]	@ (80047c8 <_svfiprintf_r+0x1f0>)
 8004730:	1c6e      	adds	r6, r5, #1
 8004732:	7621      	strb	r1, [r4, #24]
 8004734:	f000 f9f2 	bl	8004b1c <memchr>
 8004738:	2800      	cmp	r0, #0
 800473a:	d038      	beq.n	80047ae <_svfiprintf_r+0x1d6>
 800473c:	4b23      	ldr	r3, [pc, #140]	@ (80047cc <_svfiprintf_r+0x1f4>)
 800473e:	2b00      	cmp	r3, #0
 8004740:	d122      	bne.n	8004788 <_svfiprintf_r+0x1b0>
 8004742:	2207      	movs	r2, #7
 8004744:	9b07      	ldr	r3, [sp, #28]
 8004746:	3307      	adds	r3, #7
 8004748:	4393      	bics	r3, r2
 800474a:	3308      	adds	r3, #8
 800474c:	9307      	str	r3, [sp, #28]
 800474e:	6963      	ldr	r3, [r4, #20]
 8004750:	9a04      	ldr	r2, [sp, #16]
 8004752:	189b      	adds	r3, r3, r2
 8004754:	6163      	str	r3, [r4, #20]
 8004756:	e762      	b.n	800461e <_svfiprintf_r+0x46>
 8004758:	4343      	muls	r3, r0
 800475a:	0035      	movs	r5, r6
 800475c:	2101      	movs	r1, #1
 800475e:	189b      	adds	r3, r3, r2
 8004760:	e7a4      	b.n	80046ac <_svfiprintf_r+0xd4>
 8004762:	2300      	movs	r3, #0
 8004764:	200a      	movs	r0, #10
 8004766:	0019      	movs	r1, r3
 8004768:	3501      	adds	r5, #1
 800476a:	6063      	str	r3, [r4, #4]
 800476c:	782a      	ldrb	r2, [r5, #0]
 800476e:	1c6e      	adds	r6, r5, #1
 8004770:	3a30      	subs	r2, #48	@ 0x30
 8004772:	2a09      	cmp	r2, #9
 8004774:	d903      	bls.n	800477e <_svfiprintf_r+0x1a6>
 8004776:	2b00      	cmp	r3, #0
 8004778:	d0c8      	beq.n	800470c <_svfiprintf_r+0x134>
 800477a:	9109      	str	r1, [sp, #36]	@ 0x24
 800477c:	e7c6      	b.n	800470c <_svfiprintf_r+0x134>
 800477e:	4341      	muls	r1, r0
 8004780:	0035      	movs	r5, r6
 8004782:	2301      	movs	r3, #1
 8004784:	1889      	adds	r1, r1, r2
 8004786:	e7f1      	b.n	800476c <_svfiprintf_r+0x194>
 8004788:	aa07      	add	r2, sp, #28
 800478a:	9200      	str	r2, [sp, #0]
 800478c:	0021      	movs	r1, r4
 800478e:	003a      	movs	r2, r7
 8004790:	4b0f      	ldr	r3, [pc, #60]	@ (80047d0 <_svfiprintf_r+0x1f8>)
 8004792:	9803      	ldr	r0, [sp, #12]
 8004794:	e000      	b.n	8004798 <_svfiprintf_r+0x1c0>
 8004796:	bf00      	nop
 8004798:	9004      	str	r0, [sp, #16]
 800479a:	9b04      	ldr	r3, [sp, #16]
 800479c:	3301      	adds	r3, #1
 800479e:	d1d6      	bne.n	800474e <_svfiprintf_r+0x176>
 80047a0:	89bb      	ldrh	r3, [r7, #12]
 80047a2:	980d      	ldr	r0, [sp, #52]	@ 0x34
 80047a4:	065b      	lsls	r3, r3, #25
 80047a6:	d500      	bpl.n	80047aa <_svfiprintf_r+0x1d2>
 80047a8:	e72c      	b.n	8004604 <_svfiprintf_r+0x2c>
 80047aa:	b021      	add	sp, #132	@ 0x84
 80047ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80047ae:	aa07      	add	r2, sp, #28
 80047b0:	9200      	str	r2, [sp, #0]
 80047b2:	0021      	movs	r1, r4
 80047b4:	003a      	movs	r2, r7
 80047b6:	4b06      	ldr	r3, [pc, #24]	@ (80047d0 <_svfiprintf_r+0x1f8>)
 80047b8:	9803      	ldr	r0, [sp, #12]
 80047ba:	f000 f87b 	bl	80048b4 <_printf_i>
 80047be:	e7eb      	b.n	8004798 <_svfiprintf_r+0x1c0>
 80047c0:	08004c60 	.word	0x08004c60
 80047c4:	08004c66 	.word	0x08004c66
 80047c8:	08004c6a 	.word	0x08004c6a
 80047cc:	00000000 	.word	0x00000000
 80047d0:	08004519 	.word	0x08004519

080047d4 <_printf_common>:
 80047d4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80047d6:	0016      	movs	r6, r2
 80047d8:	9301      	str	r3, [sp, #4]
 80047da:	688a      	ldr	r2, [r1, #8]
 80047dc:	690b      	ldr	r3, [r1, #16]
 80047de:	000c      	movs	r4, r1
 80047e0:	9000      	str	r0, [sp, #0]
 80047e2:	4293      	cmp	r3, r2
 80047e4:	da00      	bge.n	80047e8 <_printf_common+0x14>
 80047e6:	0013      	movs	r3, r2
 80047e8:	0022      	movs	r2, r4
 80047ea:	6033      	str	r3, [r6, #0]
 80047ec:	3243      	adds	r2, #67	@ 0x43
 80047ee:	7812      	ldrb	r2, [r2, #0]
 80047f0:	2a00      	cmp	r2, #0
 80047f2:	d001      	beq.n	80047f8 <_printf_common+0x24>
 80047f4:	3301      	adds	r3, #1
 80047f6:	6033      	str	r3, [r6, #0]
 80047f8:	6823      	ldr	r3, [r4, #0]
 80047fa:	069b      	lsls	r3, r3, #26
 80047fc:	d502      	bpl.n	8004804 <_printf_common+0x30>
 80047fe:	6833      	ldr	r3, [r6, #0]
 8004800:	3302      	adds	r3, #2
 8004802:	6033      	str	r3, [r6, #0]
 8004804:	6822      	ldr	r2, [r4, #0]
 8004806:	2306      	movs	r3, #6
 8004808:	0015      	movs	r5, r2
 800480a:	401d      	ands	r5, r3
 800480c:	421a      	tst	r2, r3
 800480e:	d027      	beq.n	8004860 <_printf_common+0x8c>
 8004810:	0023      	movs	r3, r4
 8004812:	3343      	adds	r3, #67	@ 0x43
 8004814:	781b      	ldrb	r3, [r3, #0]
 8004816:	1e5a      	subs	r2, r3, #1
 8004818:	4193      	sbcs	r3, r2
 800481a:	6822      	ldr	r2, [r4, #0]
 800481c:	0692      	lsls	r2, r2, #26
 800481e:	d430      	bmi.n	8004882 <_printf_common+0xae>
 8004820:	0022      	movs	r2, r4
 8004822:	9901      	ldr	r1, [sp, #4]
 8004824:	9800      	ldr	r0, [sp, #0]
 8004826:	9d08      	ldr	r5, [sp, #32]
 8004828:	3243      	adds	r2, #67	@ 0x43
 800482a:	47a8      	blx	r5
 800482c:	3001      	adds	r0, #1
 800482e:	d025      	beq.n	800487c <_printf_common+0xa8>
 8004830:	2206      	movs	r2, #6
 8004832:	6823      	ldr	r3, [r4, #0]
 8004834:	2500      	movs	r5, #0
 8004836:	4013      	ands	r3, r2
 8004838:	2b04      	cmp	r3, #4
 800483a:	d105      	bne.n	8004848 <_printf_common+0x74>
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	68e5      	ldr	r5, [r4, #12]
 8004840:	1aed      	subs	r5, r5, r3
 8004842:	43eb      	mvns	r3, r5
 8004844:	17db      	asrs	r3, r3, #31
 8004846:	401d      	ands	r5, r3
 8004848:	68a3      	ldr	r3, [r4, #8]
 800484a:	6922      	ldr	r2, [r4, #16]
 800484c:	4293      	cmp	r3, r2
 800484e:	dd01      	ble.n	8004854 <_printf_common+0x80>
 8004850:	1a9b      	subs	r3, r3, r2
 8004852:	18ed      	adds	r5, r5, r3
 8004854:	2600      	movs	r6, #0
 8004856:	42b5      	cmp	r5, r6
 8004858:	d120      	bne.n	800489c <_printf_common+0xc8>
 800485a:	2000      	movs	r0, #0
 800485c:	e010      	b.n	8004880 <_printf_common+0xac>
 800485e:	3501      	adds	r5, #1
 8004860:	68e3      	ldr	r3, [r4, #12]
 8004862:	6832      	ldr	r2, [r6, #0]
 8004864:	1a9b      	subs	r3, r3, r2
 8004866:	42ab      	cmp	r3, r5
 8004868:	ddd2      	ble.n	8004810 <_printf_common+0x3c>
 800486a:	0022      	movs	r2, r4
 800486c:	2301      	movs	r3, #1
 800486e:	9901      	ldr	r1, [sp, #4]
 8004870:	9800      	ldr	r0, [sp, #0]
 8004872:	9f08      	ldr	r7, [sp, #32]
 8004874:	3219      	adds	r2, #25
 8004876:	47b8      	blx	r7
 8004878:	3001      	adds	r0, #1
 800487a:	d1f0      	bne.n	800485e <_printf_common+0x8a>
 800487c:	2001      	movs	r0, #1
 800487e:	4240      	negs	r0, r0
 8004880:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004882:	2030      	movs	r0, #48	@ 0x30
 8004884:	18e1      	adds	r1, r4, r3
 8004886:	3143      	adds	r1, #67	@ 0x43
 8004888:	7008      	strb	r0, [r1, #0]
 800488a:	0021      	movs	r1, r4
 800488c:	1c5a      	adds	r2, r3, #1
 800488e:	3145      	adds	r1, #69	@ 0x45
 8004890:	7809      	ldrb	r1, [r1, #0]
 8004892:	18a2      	adds	r2, r4, r2
 8004894:	3243      	adds	r2, #67	@ 0x43
 8004896:	3302      	adds	r3, #2
 8004898:	7011      	strb	r1, [r2, #0]
 800489a:	e7c1      	b.n	8004820 <_printf_common+0x4c>
 800489c:	0022      	movs	r2, r4
 800489e:	2301      	movs	r3, #1
 80048a0:	9901      	ldr	r1, [sp, #4]
 80048a2:	9800      	ldr	r0, [sp, #0]
 80048a4:	9f08      	ldr	r7, [sp, #32]
 80048a6:	321a      	adds	r2, #26
 80048a8:	47b8      	blx	r7
 80048aa:	3001      	adds	r0, #1
 80048ac:	d0e6      	beq.n	800487c <_printf_common+0xa8>
 80048ae:	3601      	adds	r6, #1
 80048b0:	e7d1      	b.n	8004856 <_printf_common+0x82>
	...

080048b4 <_printf_i>:
 80048b4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80048b6:	b08b      	sub	sp, #44	@ 0x2c
 80048b8:	9206      	str	r2, [sp, #24]
 80048ba:	000a      	movs	r2, r1
 80048bc:	3243      	adds	r2, #67	@ 0x43
 80048be:	9307      	str	r3, [sp, #28]
 80048c0:	9005      	str	r0, [sp, #20]
 80048c2:	9203      	str	r2, [sp, #12]
 80048c4:	7e0a      	ldrb	r2, [r1, #24]
 80048c6:	000c      	movs	r4, r1
 80048c8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80048ca:	2a78      	cmp	r2, #120	@ 0x78
 80048cc:	d809      	bhi.n	80048e2 <_printf_i+0x2e>
 80048ce:	2a62      	cmp	r2, #98	@ 0x62
 80048d0:	d80b      	bhi.n	80048ea <_printf_i+0x36>
 80048d2:	2a00      	cmp	r2, #0
 80048d4:	d100      	bne.n	80048d8 <_printf_i+0x24>
 80048d6:	e0bc      	b.n	8004a52 <_printf_i+0x19e>
 80048d8:	497b      	ldr	r1, [pc, #492]	@ (8004ac8 <_printf_i+0x214>)
 80048da:	9104      	str	r1, [sp, #16]
 80048dc:	2a58      	cmp	r2, #88	@ 0x58
 80048de:	d100      	bne.n	80048e2 <_printf_i+0x2e>
 80048e0:	e090      	b.n	8004a04 <_printf_i+0x150>
 80048e2:	0025      	movs	r5, r4
 80048e4:	3542      	adds	r5, #66	@ 0x42
 80048e6:	702a      	strb	r2, [r5, #0]
 80048e8:	e022      	b.n	8004930 <_printf_i+0x7c>
 80048ea:	0010      	movs	r0, r2
 80048ec:	3863      	subs	r0, #99	@ 0x63
 80048ee:	2815      	cmp	r0, #21
 80048f0:	d8f7      	bhi.n	80048e2 <_printf_i+0x2e>
 80048f2:	f7fb fc09 	bl	8000108 <__gnu_thumb1_case_shi>
 80048f6:	0016      	.short	0x0016
 80048f8:	fff6001f 	.word	0xfff6001f
 80048fc:	fff6fff6 	.word	0xfff6fff6
 8004900:	001ffff6 	.word	0x001ffff6
 8004904:	fff6fff6 	.word	0xfff6fff6
 8004908:	fff6fff6 	.word	0xfff6fff6
 800490c:	003600a1 	.word	0x003600a1
 8004910:	fff60080 	.word	0xfff60080
 8004914:	00b2fff6 	.word	0x00b2fff6
 8004918:	0036fff6 	.word	0x0036fff6
 800491c:	fff6fff6 	.word	0xfff6fff6
 8004920:	0084      	.short	0x0084
 8004922:	0025      	movs	r5, r4
 8004924:	681a      	ldr	r2, [r3, #0]
 8004926:	3542      	adds	r5, #66	@ 0x42
 8004928:	1d11      	adds	r1, r2, #4
 800492a:	6019      	str	r1, [r3, #0]
 800492c:	6813      	ldr	r3, [r2, #0]
 800492e:	702b      	strb	r3, [r5, #0]
 8004930:	2301      	movs	r3, #1
 8004932:	e0a0      	b.n	8004a76 <_printf_i+0x1c2>
 8004934:	6818      	ldr	r0, [r3, #0]
 8004936:	6809      	ldr	r1, [r1, #0]
 8004938:	1d02      	adds	r2, r0, #4
 800493a:	060d      	lsls	r5, r1, #24
 800493c:	d50b      	bpl.n	8004956 <_printf_i+0xa2>
 800493e:	6806      	ldr	r6, [r0, #0]
 8004940:	601a      	str	r2, [r3, #0]
 8004942:	2e00      	cmp	r6, #0
 8004944:	da03      	bge.n	800494e <_printf_i+0x9a>
 8004946:	232d      	movs	r3, #45	@ 0x2d
 8004948:	9a03      	ldr	r2, [sp, #12]
 800494a:	4276      	negs	r6, r6
 800494c:	7013      	strb	r3, [r2, #0]
 800494e:	4b5e      	ldr	r3, [pc, #376]	@ (8004ac8 <_printf_i+0x214>)
 8004950:	270a      	movs	r7, #10
 8004952:	9304      	str	r3, [sp, #16]
 8004954:	e018      	b.n	8004988 <_printf_i+0xd4>
 8004956:	6806      	ldr	r6, [r0, #0]
 8004958:	601a      	str	r2, [r3, #0]
 800495a:	0649      	lsls	r1, r1, #25
 800495c:	d5f1      	bpl.n	8004942 <_printf_i+0x8e>
 800495e:	b236      	sxth	r6, r6
 8004960:	e7ef      	b.n	8004942 <_printf_i+0x8e>
 8004962:	6808      	ldr	r0, [r1, #0]
 8004964:	6819      	ldr	r1, [r3, #0]
 8004966:	c940      	ldmia	r1!, {r6}
 8004968:	0605      	lsls	r5, r0, #24
 800496a:	d402      	bmi.n	8004972 <_printf_i+0xbe>
 800496c:	0640      	lsls	r0, r0, #25
 800496e:	d500      	bpl.n	8004972 <_printf_i+0xbe>
 8004970:	b2b6      	uxth	r6, r6
 8004972:	6019      	str	r1, [r3, #0]
 8004974:	4b54      	ldr	r3, [pc, #336]	@ (8004ac8 <_printf_i+0x214>)
 8004976:	270a      	movs	r7, #10
 8004978:	9304      	str	r3, [sp, #16]
 800497a:	2a6f      	cmp	r2, #111	@ 0x6f
 800497c:	d100      	bne.n	8004980 <_printf_i+0xcc>
 800497e:	3f02      	subs	r7, #2
 8004980:	0023      	movs	r3, r4
 8004982:	2200      	movs	r2, #0
 8004984:	3343      	adds	r3, #67	@ 0x43
 8004986:	701a      	strb	r2, [r3, #0]
 8004988:	6863      	ldr	r3, [r4, #4]
 800498a:	60a3      	str	r3, [r4, #8]
 800498c:	2b00      	cmp	r3, #0
 800498e:	db03      	blt.n	8004998 <_printf_i+0xe4>
 8004990:	2104      	movs	r1, #4
 8004992:	6822      	ldr	r2, [r4, #0]
 8004994:	438a      	bics	r2, r1
 8004996:	6022      	str	r2, [r4, #0]
 8004998:	2e00      	cmp	r6, #0
 800499a:	d102      	bne.n	80049a2 <_printf_i+0xee>
 800499c:	9d03      	ldr	r5, [sp, #12]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d00c      	beq.n	80049bc <_printf_i+0x108>
 80049a2:	9d03      	ldr	r5, [sp, #12]
 80049a4:	0030      	movs	r0, r6
 80049a6:	0039      	movs	r1, r7
 80049a8:	f7fb fc3e 	bl	8000228 <__aeabi_uidivmod>
 80049ac:	9b04      	ldr	r3, [sp, #16]
 80049ae:	3d01      	subs	r5, #1
 80049b0:	5c5b      	ldrb	r3, [r3, r1]
 80049b2:	702b      	strb	r3, [r5, #0]
 80049b4:	0033      	movs	r3, r6
 80049b6:	0006      	movs	r6, r0
 80049b8:	429f      	cmp	r7, r3
 80049ba:	d9f3      	bls.n	80049a4 <_printf_i+0xf0>
 80049bc:	2f08      	cmp	r7, #8
 80049be:	d109      	bne.n	80049d4 <_printf_i+0x120>
 80049c0:	6823      	ldr	r3, [r4, #0]
 80049c2:	07db      	lsls	r3, r3, #31
 80049c4:	d506      	bpl.n	80049d4 <_printf_i+0x120>
 80049c6:	6862      	ldr	r2, [r4, #4]
 80049c8:	6923      	ldr	r3, [r4, #16]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	dc02      	bgt.n	80049d4 <_printf_i+0x120>
 80049ce:	2330      	movs	r3, #48	@ 0x30
 80049d0:	3d01      	subs	r5, #1
 80049d2:	702b      	strb	r3, [r5, #0]
 80049d4:	9b03      	ldr	r3, [sp, #12]
 80049d6:	1b5b      	subs	r3, r3, r5
 80049d8:	6123      	str	r3, [r4, #16]
 80049da:	9b07      	ldr	r3, [sp, #28]
 80049dc:	0021      	movs	r1, r4
 80049de:	9300      	str	r3, [sp, #0]
 80049e0:	9805      	ldr	r0, [sp, #20]
 80049e2:	9b06      	ldr	r3, [sp, #24]
 80049e4:	aa09      	add	r2, sp, #36	@ 0x24
 80049e6:	f7ff fef5 	bl	80047d4 <_printf_common>
 80049ea:	3001      	adds	r0, #1
 80049ec:	d148      	bne.n	8004a80 <_printf_i+0x1cc>
 80049ee:	2001      	movs	r0, #1
 80049f0:	4240      	negs	r0, r0
 80049f2:	b00b      	add	sp, #44	@ 0x2c
 80049f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80049f6:	2220      	movs	r2, #32
 80049f8:	6809      	ldr	r1, [r1, #0]
 80049fa:	430a      	orrs	r2, r1
 80049fc:	6022      	str	r2, [r4, #0]
 80049fe:	2278      	movs	r2, #120	@ 0x78
 8004a00:	4932      	ldr	r1, [pc, #200]	@ (8004acc <_printf_i+0x218>)
 8004a02:	9104      	str	r1, [sp, #16]
 8004a04:	0021      	movs	r1, r4
 8004a06:	3145      	adds	r1, #69	@ 0x45
 8004a08:	700a      	strb	r2, [r1, #0]
 8004a0a:	6819      	ldr	r1, [r3, #0]
 8004a0c:	6822      	ldr	r2, [r4, #0]
 8004a0e:	c940      	ldmia	r1!, {r6}
 8004a10:	0610      	lsls	r0, r2, #24
 8004a12:	d402      	bmi.n	8004a1a <_printf_i+0x166>
 8004a14:	0650      	lsls	r0, r2, #25
 8004a16:	d500      	bpl.n	8004a1a <_printf_i+0x166>
 8004a18:	b2b6      	uxth	r6, r6
 8004a1a:	6019      	str	r1, [r3, #0]
 8004a1c:	07d3      	lsls	r3, r2, #31
 8004a1e:	d502      	bpl.n	8004a26 <_printf_i+0x172>
 8004a20:	2320      	movs	r3, #32
 8004a22:	4313      	orrs	r3, r2
 8004a24:	6023      	str	r3, [r4, #0]
 8004a26:	2e00      	cmp	r6, #0
 8004a28:	d001      	beq.n	8004a2e <_printf_i+0x17a>
 8004a2a:	2710      	movs	r7, #16
 8004a2c:	e7a8      	b.n	8004980 <_printf_i+0xcc>
 8004a2e:	2220      	movs	r2, #32
 8004a30:	6823      	ldr	r3, [r4, #0]
 8004a32:	4393      	bics	r3, r2
 8004a34:	6023      	str	r3, [r4, #0]
 8004a36:	e7f8      	b.n	8004a2a <_printf_i+0x176>
 8004a38:	681a      	ldr	r2, [r3, #0]
 8004a3a:	680d      	ldr	r5, [r1, #0]
 8004a3c:	1d10      	adds	r0, r2, #4
 8004a3e:	6949      	ldr	r1, [r1, #20]
 8004a40:	6018      	str	r0, [r3, #0]
 8004a42:	6813      	ldr	r3, [r2, #0]
 8004a44:	062e      	lsls	r6, r5, #24
 8004a46:	d501      	bpl.n	8004a4c <_printf_i+0x198>
 8004a48:	6019      	str	r1, [r3, #0]
 8004a4a:	e002      	b.n	8004a52 <_printf_i+0x19e>
 8004a4c:	066d      	lsls	r5, r5, #25
 8004a4e:	d5fb      	bpl.n	8004a48 <_printf_i+0x194>
 8004a50:	8019      	strh	r1, [r3, #0]
 8004a52:	2300      	movs	r3, #0
 8004a54:	9d03      	ldr	r5, [sp, #12]
 8004a56:	6123      	str	r3, [r4, #16]
 8004a58:	e7bf      	b.n	80049da <_printf_i+0x126>
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	1d11      	adds	r1, r2, #4
 8004a5e:	6019      	str	r1, [r3, #0]
 8004a60:	6815      	ldr	r5, [r2, #0]
 8004a62:	2100      	movs	r1, #0
 8004a64:	0028      	movs	r0, r5
 8004a66:	6862      	ldr	r2, [r4, #4]
 8004a68:	f000 f858 	bl	8004b1c <memchr>
 8004a6c:	2800      	cmp	r0, #0
 8004a6e:	d001      	beq.n	8004a74 <_printf_i+0x1c0>
 8004a70:	1b40      	subs	r0, r0, r5
 8004a72:	6060      	str	r0, [r4, #4]
 8004a74:	6863      	ldr	r3, [r4, #4]
 8004a76:	6123      	str	r3, [r4, #16]
 8004a78:	2300      	movs	r3, #0
 8004a7a:	9a03      	ldr	r2, [sp, #12]
 8004a7c:	7013      	strb	r3, [r2, #0]
 8004a7e:	e7ac      	b.n	80049da <_printf_i+0x126>
 8004a80:	002a      	movs	r2, r5
 8004a82:	6923      	ldr	r3, [r4, #16]
 8004a84:	9906      	ldr	r1, [sp, #24]
 8004a86:	9805      	ldr	r0, [sp, #20]
 8004a88:	9d07      	ldr	r5, [sp, #28]
 8004a8a:	47a8      	blx	r5
 8004a8c:	3001      	adds	r0, #1
 8004a8e:	d0ae      	beq.n	80049ee <_printf_i+0x13a>
 8004a90:	6823      	ldr	r3, [r4, #0]
 8004a92:	079b      	lsls	r3, r3, #30
 8004a94:	d415      	bmi.n	8004ac2 <_printf_i+0x20e>
 8004a96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a98:	68e0      	ldr	r0, [r4, #12]
 8004a9a:	4298      	cmp	r0, r3
 8004a9c:	daa9      	bge.n	80049f2 <_printf_i+0x13e>
 8004a9e:	0018      	movs	r0, r3
 8004aa0:	e7a7      	b.n	80049f2 <_printf_i+0x13e>
 8004aa2:	0022      	movs	r2, r4
 8004aa4:	2301      	movs	r3, #1
 8004aa6:	9906      	ldr	r1, [sp, #24]
 8004aa8:	9805      	ldr	r0, [sp, #20]
 8004aaa:	9e07      	ldr	r6, [sp, #28]
 8004aac:	3219      	adds	r2, #25
 8004aae:	47b0      	blx	r6
 8004ab0:	3001      	adds	r0, #1
 8004ab2:	d09c      	beq.n	80049ee <_printf_i+0x13a>
 8004ab4:	3501      	adds	r5, #1
 8004ab6:	68e3      	ldr	r3, [r4, #12]
 8004ab8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004aba:	1a9b      	subs	r3, r3, r2
 8004abc:	42ab      	cmp	r3, r5
 8004abe:	dcf0      	bgt.n	8004aa2 <_printf_i+0x1ee>
 8004ac0:	e7e9      	b.n	8004a96 <_printf_i+0x1e2>
 8004ac2:	2500      	movs	r5, #0
 8004ac4:	e7f7      	b.n	8004ab6 <_printf_i+0x202>
 8004ac6:	46c0      	nop			@ (mov r8, r8)
 8004ac8:	08004c71 	.word	0x08004c71
 8004acc:	08004c82 	.word	0x08004c82

08004ad0 <memmove>:
 8004ad0:	b510      	push	{r4, lr}
 8004ad2:	4288      	cmp	r0, r1
 8004ad4:	d806      	bhi.n	8004ae4 <memmove+0x14>
 8004ad6:	2300      	movs	r3, #0
 8004ad8:	429a      	cmp	r2, r3
 8004ada:	d008      	beq.n	8004aee <memmove+0x1e>
 8004adc:	5ccc      	ldrb	r4, [r1, r3]
 8004ade:	54c4      	strb	r4, [r0, r3]
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	e7f9      	b.n	8004ad8 <memmove+0x8>
 8004ae4:	188b      	adds	r3, r1, r2
 8004ae6:	4298      	cmp	r0, r3
 8004ae8:	d2f5      	bcs.n	8004ad6 <memmove+0x6>
 8004aea:	3a01      	subs	r2, #1
 8004aec:	d200      	bcs.n	8004af0 <memmove+0x20>
 8004aee:	bd10      	pop	{r4, pc}
 8004af0:	5c8b      	ldrb	r3, [r1, r2]
 8004af2:	5483      	strb	r3, [r0, r2]
 8004af4:	e7f9      	b.n	8004aea <memmove+0x1a>
	...

08004af8 <_sbrk_r>:
 8004af8:	2300      	movs	r3, #0
 8004afa:	b570      	push	{r4, r5, r6, lr}
 8004afc:	4d06      	ldr	r5, [pc, #24]	@ (8004b18 <_sbrk_r+0x20>)
 8004afe:	0004      	movs	r4, r0
 8004b00:	0008      	movs	r0, r1
 8004b02:	602b      	str	r3, [r5, #0]
 8004b04:	f7fc fbf8 	bl	80012f8 <_sbrk>
 8004b08:	1c43      	adds	r3, r0, #1
 8004b0a:	d103      	bne.n	8004b14 <_sbrk_r+0x1c>
 8004b0c:	682b      	ldr	r3, [r5, #0]
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d000      	beq.n	8004b14 <_sbrk_r+0x1c>
 8004b12:	6023      	str	r3, [r4, #0]
 8004b14:	bd70      	pop	{r4, r5, r6, pc}
 8004b16:	46c0      	nop			@ (mov r8, r8)
 8004b18:	200003f0 	.word	0x200003f0

08004b1c <memchr>:
 8004b1c:	b2c9      	uxtb	r1, r1
 8004b1e:	1882      	adds	r2, r0, r2
 8004b20:	4290      	cmp	r0, r2
 8004b22:	d101      	bne.n	8004b28 <memchr+0xc>
 8004b24:	2000      	movs	r0, #0
 8004b26:	4770      	bx	lr
 8004b28:	7803      	ldrb	r3, [r0, #0]
 8004b2a:	428b      	cmp	r3, r1
 8004b2c:	d0fb      	beq.n	8004b26 <memchr+0xa>
 8004b2e:	3001      	adds	r0, #1
 8004b30:	e7f6      	b.n	8004b20 <memchr+0x4>

08004b32 <memcpy>:
 8004b32:	2300      	movs	r3, #0
 8004b34:	b510      	push	{r4, lr}
 8004b36:	429a      	cmp	r2, r3
 8004b38:	d100      	bne.n	8004b3c <memcpy+0xa>
 8004b3a:	bd10      	pop	{r4, pc}
 8004b3c:	5ccc      	ldrb	r4, [r1, r3]
 8004b3e:	54c4      	strb	r4, [r0, r3]
 8004b40:	3301      	adds	r3, #1
 8004b42:	e7f8      	b.n	8004b36 <memcpy+0x4>

08004b44 <_realloc_r>:
 8004b44:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004b46:	0006      	movs	r6, r0
 8004b48:	000c      	movs	r4, r1
 8004b4a:	0015      	movs	r5, r2
 8004b4c:	2900      	cmp	r1, #0
 8004b4e:	d105      	bne.n	8004b5c <_realloc_r+0x18>
 8004b50:	0011      	movs	r1, r2
 8004b52:	f7ff fc51 	bl	80043f8 <_malloc_r>
 8004b56:	0004      	movs	r4, r0
 8004b58:	0020      	movs	r0, r4
 8004b5a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004b5c:	2a00      	cmp	r2, #0
 8004b5e:	d103      	bne.n	8004b68 <_realloc_r+0x24>
 8004b60:	f7ff fbde 	bl	8004320 <_free_r>
 8004b64:	2400      	movs	r4, #0
 8004b66:	e7f7      	b.n	8004b58 <_realloc_r+0x14>
 8004b68:	f000 f81b 	bl	8004ba2 <_malloc_usable_size_r>
 8004b6c:	0007      	movs	r7, r0
 8004b6e:	4285      	cmp	r5, r0
 8004b70:	d802      	bhi.n	8004b78 <_realloc_r+0x34>
 8004b72:	0843      	lsrs	r3, r0, #1
 8004b74:	42ab      	cmp	r3, r5
 8004b76:	d3ef      	bcc.n	8004b58 <_realloc_r+0x14>
 8004b78:	0029      	movs	r1, r5
 8004b7a:	0030      	movs	r0, r6
 8004b7c:	f7ff fc3c 	bl	80043f8 <_malloc_r>
 8004b80:	9001      	str	r0, [sp, #4]
 8004b82:	2800      	cmp	r0, #0
 8004b84:	d0ee      	beq.n	8004b64 <_realloc_r+0x20>
 8004b86:	002a      	movs	r2, r5
 8004b88:	42bd      	cmp	r5, r7
 8004b8a:	d900      	bls.n	8004b8e <_realloc_r+0x4a>
 8004b8c:	003a      	movs	r2, r7
 8004b8e:	0021      	movs	r1, r4
 8004b90:	9801      	ldr	r0, [sp, #4]
 8004b92:	f7ff ffce 	bl	8004b32 <memcpy>
 8004b96:	0021      	movs	r1, r4
 8004b98:	0030      	movs	r0, r6
 8004b9a:	f7ff fbc1 	bl	8004320 <_free_r>
 8004b9e:	9c01      	ldr	r4, [sp, #4]
 8004ba0:	e7da      	b.n	8004b58 <_realloc_r+0x14>

08004ba2 <_malloc_usable_size_r>:
 8004ba2:	1f0b      	subs	r3, r1, #4
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	1f18      	subs	r0, r3, #4
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	da01      	bge.n	8004bb0 <_malloc_usable_size_r+0xe>
 8004bac:	580b      	ldr	r3, [r1, r0]
 8004bae:	18c0      	adds	r0, r0, r3
 8004bb0:	4770      	bx	lr
	...

08004bb4 <_init>:
 8004bb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bb6:	46c0      	nop			@ (mov r8, r8)
 8004bb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bba:	bc08      	pop	{r3}
 8004bbc:	469e      	mov	lr, r3
 8004bbe:	4770      	bx	lr

08004bc0 <_fini>:
 8004bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004bc2:	46c0      	nop			@ (mov r8, r8)
 8004bc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004bc6:	bc08      	pop	{r3}
 8004bc8:	469e      	mov	lr, r3
 8004bca:	4770      	bx	lr
