vendor_name = ModelSim
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/Instruction_Processor.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/RAM.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/SM.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/core.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/Buffer.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/Components.bdf
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/ALU.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/MemoryManager.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.qip
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/decoder8.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.qip
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/decoder64.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/BufferManager.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/SVGA.v
source_file = 1, /home/tsapiv/POC/PureFPGA/Verilog_Components/db/Components.cbx.xml
design_name = Components
instance = comp, \pin_name6~output , pin_name6~output, Components, 1
instance = comp, \pin_name7~output , pin_name7~output, Components, 1
instance = comp, \pin_name8~output , pin_name8~output, Components, 1
instance = comp, \pin_name9~output , pin_name9~output, Components, 1
instance = comp, \pin_name5~output , pin_name5~output, Components, 1
instance = comp, \pin_name1~input , pin_name1~input, Components, 1
instance = comp, \pin_name2~input , pin_name2~input, Components, 1
instance = comp, \pin_name3~input , pin_name3~input, Components, 1
instance = comp, \pin_name4~input , pin_name4~input, Components, 1
instance = comp, \pin_name5~input , pin_name5~input, Components, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, Components, 1
