; Generated by PSoC Designer 5.0.972.0
;
; SPK address and mask equates
SPK_Data_ADDR:	equ	0h
SPK_DriveMode_0_ADDR:	equ	100h
SPK_DriveMode_1_ADDR:	equ	101h
SPK_DriveMode_2_ADDR:	equ	3h
SPK_GlobalSelect_ADDR:	equ	2h
SPK_IntCtrl_0_ADDR:	equ	102h
SPK_IntCtrl_1_ADDR:	equ	103h
SPK_IntEn_ADDR:	equ	1h
SPK_MASK:	equ	1h
; VF address and mask equates
VF_Data_ADDR:	equ	0h
VF_DriveMode_0_ADDR:	equ	100h
VF_DriveMode_1_ADDR:	equ	101h
VF_DriveMode_2_ADDR:	equ	3h
VF_GlobalSelect_ADDR:	equ	2h
VF_IntCtrl_0_ADDR:	equ	102h
VF_IntCtrl_1_ADDR:	equ	103h
VF_IntEn_ADDR:	equ	1h
VF_MASK:	equ	2h
; DDS_RSET address and mask equates
DDS_RSET_Data_ADDR:	equ	0h
DDS_RSET_DriveMode_0_ADDR:	equ	100h
DDS_RSET_DriveMode_1_ADDR:	equ	101h
DDS_RSET_DriveMode_2_ADDR:	equ	3h
DDS_RSET_GlobalSelect_ADDR:	equ	2h
DDS_RSET_IntCtrl_0_ADDR:	equ	102h
DDS_RSET_IntCtrl_1_ADDR:	equ	103h
DDS_RSET_IntEn_ADDR:	equ	1h
DDS_RSET_MASK:	equ	4h
; VR address and mask equates
VR_Data_ADDR:	equ	0h
VR_DriveMode_0_ADDR:	equ	100h
VR_DriveMode_1_ADDR:	equ	101h
VR_DriveMode_2_ADDR:	equ	3h
VR_GlobalSelect_ADDR:	equ	2h
VR_IntCtrl_0_ADDR:	equ	102h
VR_IntCtrl_1_ADDR:	equ	103h
VR_IntEn_ADDR:	equ	1h
VR_MASK:	equ	8h
; TX_USB address and mask equates
TX_USB_Data_ADDR:	equ	0h
TX_USB_DriveMode_0_ADDR:	equ	100h
TX_USB_DriveMode_1_ADDR:	equ	101h
TX_USB_DriveMode_2_ADDR:	equ	3h
TX_USB_GlobalSelect_ADDR:	equ	2h
TX_USB_IntCtrl_0_ADDR:	equ	102h
TX_USB_IntCtrl_1_ADDR:	equ	103h
TX_USB_IntEn_ADDR:	equ	1h
TX_USB_MASK:	equ	10h
; VZ address and mask equates
VZ_Data_ADDR:	equ	0h
VZ_DriveMode_0_ADDR:	equ	100h
VZ_DriveMode_1_ADDR:	equ	101h
VZ_DriveMode_2_ADDR:	equ	3h
VZ_GlobalSelect_ADDR:	equ	2h
VZ_IntCtrl_0_ADDR:	equ	102h
VZ_IntCtrl_1_ADDR:	equ	103h
VZ_IntEn_ADDR:	equ	1h
VZ_MASK:	equ	20h
; COL2 address and mask equates
COL2_Data_ADDR:	equ	0h
COL2_DriveMode_0_ADDR:	equ	100h
COL2_DriveMode_1_ADDR:	equ	101h
COL2_DriveMode_2_ADDR:	equ	3h
COL2_GlobalSelect_ADDR:	equ	2h
COL2_IntCtrl_0_ADDR:	equ	102h
COL2_IntCtrl_1_ADDR:	equ	103h
COL2_IntEn_ADDR:	equ	1h
COL2_MASK:	equ	40h
; VA address and mask equates
VA_Data_ADDR:	equ	0h
VA_DriveMode_0_ADDR:	equ	100h
VA_DriveMode_1_ADDR:	equ	101h
VA_DriveMode_2_ADDR:	equ	3h
VA_GlobalSelect_ADDR:	equ	2h
VA_IntCtrl_0_ADDR:	equ	102h
VA_IntCtrl_1_ADDR:	equ	103h
VA_IntEn_ADDR:	equ	1h
VA_MASK:	equ	80h
; ROW1 address and mask equates
ROW1_Data_ADDR:	equ	4h
ROW1_DriveMode_0_ADDR:	equ	104h
ROW1_DriveMode_1_ADDR:	equ	105h
ROW1_DriveMode_2_ADDR:	equ	7h
ROW1_GlobalSelect_ADDR:	equ	6h
ROW1_IntCtrl_0_ADDR:	equ	106h
ROW1_IntCtrl_1_ADDR:	equ	107h
ROW1_IntEn_ADDR:	equ	5h
ROW1_MASK:	equ	1h
; ROW0 address and mask equates
ROW0_Data_ADDR:	equ	4h
ROW0_DriveMode_0_ADDR:	equ	104h
ROW0_DriveMode_1_ADDR:	equ	105h
ROW0_DriveMode_2_ADDR:	equ	7h
ROW0_GlobalSelect_ADDR:	equ	6h
ROW0_IntCtrl_0_ADDR:	equ	106h
ROW0_IntCtrl_1_ADDR:	equ	107h
ROW0_IntEn_ADDR:	equ	5h
ROW0_MASK:	equ	2h
; DDS_LOAD address and mask equates
DDS_LOAD_Data_ADDR:	equ	4h
DDS_LOAD_DriveMode_0_ADDR:	equ	104h
DDS_LOAD_DriveMode_1_ADDR:	equ	105h
DDS_LOAD_DriveMode_2_ADDR:	equ	7h
DDS_LOAD_GlobalSelect_ADDR:	equ	6h
DDS_LOAD_IntCtrl_0_ADDR:	equ	106h
DDS_LOAD_IntCtrl_1_ADDR:	equ	107h
DDS_LOAD_IntEn_ADDR:	equ	5h
DDS_LOAD_MASK:	equ	4h
; RX_USB address and mask equates
RX_USB_Data_ADDR:	equ	4h
RX_USB_DriveMode_0_ADDR:	equ	104h
RX_USB_DriveMode_1_ADDR:	equ	105h
RX_USB_DriveMode_2_ADDR:	equ	7h
RX_USB_GlobalSelect_ADDR:	equ	6h
RX_USB_IntCtrl_0_ADDR:	equ	106h
RX_USB_IntCtrl_1_ADDR:	equ	107h
RX_USB_IntEn_ADDR:	equ	5h
RX_USB_MASK:	equ	8h
; DDS_DATA address and mask equates
DDS_DATA_Data_ADDR:	equ	4h
DDS_DATA_DriveMode_0_ADDR:	equ	104h
DDS_DATA_DriveMode_1_ADDR:	equ	105h
DDS_DATA_DriveMode_2_ADDR:	equ	7h
DDS_DATA_GlobalSelect_ADDR:	equ	6h
DDS_DATA_IntCtrl_0_ADDR:	equ	106h
DDS_DATA_IntCtrl_1_ADDR:	equ	107h
DDS_DATA_IntEn_ADDR:	equ	5h
DDS_DATA_MASK:	equ	10h
; COL1 address and mask equates
COL1_Data_ADDR:	equ	4h
COL1_DriveMode_0_ADDR:	equ	104h
COL1_DriveMode_1_ADDR:	equ	105h
COL1_DriveMode_2_ADDR:	equ	7h
COL1_GlobalSelect_ADDR:	equ	6h
COL1_IntCtrl_0_ADDR:	equ	106h
COL1_IntCtrl_1_ADDR:	equ	107h
COL1_IntEn_ADDR:	equ	5h
COL1_MASK:	equ	20h
; DDS_CLK address and mask equates
DDS_CLK_Data_ADDR:	equ	4h
DDS_CLK_DriveMode_0_ADDR:	equ	104h
DDS_CLK_DriveMode_1_ADDR:	equ	105h
DDS_CLK_DriveMode_2_ADDR:	equ	7h
DDS_CLK_GlobalSelect_ADDR:	equ	6h
DDS_CLK_IntCtrl_0_ADDR:	equ	106h
DDS_CLK_IntCtrl_1_ADDR:	equ	107h
DDS_CLK_IntEn_ADDR:	equ	5h
DDS_CLK_MASK:	equ	40h
; COL0 address and mask equates
COL0_Data_ADDR:	equ	4h
COL0_DriveMode_0_ADDR:	equ	104h
COL0_DriveMode_1_ADDR:	equ	105h
COL0_DriveMode_2_ADDR:	equ	7h
COL0_GlobalSelect_ADDR:	equ	6h
COL0_IntCtrl_0_ADDR:	equ	106h
COL0_IntCtrl_1_ADDR:	equ	107h
COL0_IntEn_ADDR:	equ	5h
COL0_MASK:	equ	80h
; LCDD4 address and mask equates
LCDD4_Data_ADDR:	equ	8h
LCDD4_DriveMode_0_ADDR:	equ	108h
LCDD4_DriveMode_1_ADDR:	equ	109h
LCDD4_DriveMode_2_ADDR:	equ	bh
LCDD4_GlobalSelect_ADDR:	equ	ah
LCDD4_IntCtrl_0_ADDR:	equ	10ah
LCDD4_IntCtrl_1_ADDR:	equ	10bh
LCDD4_IntEn_ADDR:	equ	9h
LCDD4_MASK:	equ	1h
; LCDD4_Data access macros
;   GetLCDD4_Data macro, return in a
macro GetLCDD4_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 1h
endm
;   SetLCDD4_Data macro
macro SetLCDD4_Data
	or		[Port_2_Data_SHADE], 1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_Data macro
macro ClearLCDD4_Data
	and		[Port_2_Data_SHADE], ~1h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_0 access macros
;   GetLCDD4_DriveMode_0 macro, return in a
macro GetLCDD4_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_0 macro
macro SetLCDD4_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_0 macro
macro ClearLCDD4_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~1h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD4_DriveMode_1 access macros
;   GetLCDD4_DriveMode_1 macro, return in a
macro GetLCDD4_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 1h
endm
;   SetLCDD4_DriveMode_1 macro
macro SetLCDD4_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm
;   ClearLCDD4_DriveMode_1 macro
macro ClearLCDD4_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~1h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD4_Data_ADDR], a
endm

; LCDD5 address and mask equates
LCDD5_Data_ADDR:	equ	8h
LCDD5_DriveMode_0_ADDR:	equ	108h
LCDD5_DriveMode_1_ADDR:	equ	109h
LCDD5_DriveMode_2_ADDR:	equ	bh
LCDD5_GlobalSelect_ADDR:	equ	ah
LCDD5_IntCtrl_0_ADDR:	equ	10ah
LCDD5_IntCtrl_1_ADDR:	equ	10bh
LCDD5_IntEn_ADDR:	equ	9h
LCDD5_MASK:	equ	2h
; LCDD5_Data access macros
;   GetLCDD5_Data macro, return in a
macro GetLCDD5_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 2h
endm
;   SetLCDD5_Data macro
macro SetLCDD5_Data
	or		[Port_2_Data_SHADE], 2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_Data macro
macro ClearLCDD5_Data
	and		[Port_2_Data_SHADE], ~2h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_0 access macros
;   GetLCDD5_DriveMode_0 macro, return in a
macro GetLCDD5_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_0 macro
macro SetLCDD5_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_0 macro
macro ClearLCDD5_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~2h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD5_DriveMode_1 access macros
;   GetLCDD5_DriveMode_1 macro, return in a
macro GetLCDD5_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 2h
endm
;   SetLCDD5_DriveMode_1 macro
macro SetLCDD5_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm
;   ClearLCDD5_DriveMode_1 macro
macro ClearLCDD5_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~2h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD5_Data_ADDR], a
endm

; LCDD6 address and mask equates
LCDD6_Data_ADDR:	equ	8h
LCDD6_DriveMode_0_ADDR:	equ	108h
LCDD6_DriveMode_1_ADDR:	equ	109h
LCDD6_DriveMode_2_ADDR:	equ	bh
LCDD6_GlobalSelect_ADDR:	equ	ah
LCDD6_IntCtrl_0_ADDR:	equ	10ah
LCDD6_IntCtrl_1_ADDR:	equ	10bh
LCDD6_IntEn_ADDR:	equ	9h
LCDD6_MASK:	equ	4h
; LCDD6_Data access macros
;   GetLCDD6_Data macro, return in a
macro GetLCDD6_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 4h
endm
;   SetLCDD6_Data macro
macro SetLCDD6_Data
	or		[Port_2_Data_SHADE], 4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_Data macro
macro ClearLCDD6_Data
	and		[Port_2_Data_SHADE], ~4h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_0 access macros
;   GetLCDD6_DriveMode_0 macro, return in a
macro GetLCDD6_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_0 macro
macro SetLCDD6_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_0 macro
macro ClearLCDD6_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~4h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD6_DriveMode_1 access macros
;   GetLCDD6_DriveMode_1 macro, return in a
macro GetLCDD6_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 4h
endm
;   SetLCDD6_DriveMode_1 macro
macro SetLCDD6_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm
;   ClearLCDD6_DriveMode_1 macro
macro ClearLCDD6_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~4h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD6_Data_ADDR], a
endm

; LCDD7 address and mask equates
LCDD7_Data_ADDR:	equ	8h
LCDD7_DriveMode_0_ADDR:	equ	108h
LCDD7_DriveMode_1_ADDR:	equ	109h
LCDD7_DriveMode_2_ADDR:	equ	bh
LCDD7_GlobalSelect_ADDR:	equ	ah
LCDD7_IntCtrl_0_ADDR:	equ	10ah
LCDD7_IntCtrl_1_ADDR:	equ	10bh
LCDD7_IntEn_ADDR:	equ	9h
LCDD7_MASK:	equ	8h
; LCDD7_Data access macros
;   GetLCDD7_Data macro, return in a
macro GetLCDD7_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 8h
endm
;   SetLCDD7_Data macro
macro SetLCDD7_Data
	or		[Port_2_Data_SHADE], 8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_Data macro
macro ClearLCDD7_Data
	and		[Port_2_Data_SHADE], ~8h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_0 access macros
;   GetLCDD7_DriveMode_0 macro, return in a
macro GetLCDD7_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_0 macro
macro SetLCDD7_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_0 macro
macro ClearLCDD7_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~8h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDD7_DriveMode_1 access macros
;   GetLCDD7_DriveMode_1 macro, return in a
macro GetLCDD7_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 8h
endm
;   SetLCDD7_DriveMode_1 macro
macro SetLCDD7_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm
;   ClearLCDD7_DriveMode_1 macro
macro ClearLCDD7_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~8h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDD7_Data_ADDR], a
endm

; LCDE address and mask equates
LCDE_Data_ADDR:	equ	8h
LCDE_DriveMode_0_ADDR:	equ	108h
LCDE_DriveMode_1_ADDR:	equ	109h
LCDE_DriveMode_2_ADDR:	equ	bh
LCDE_GlobalSelect_ADDR:	equ	ah
LCDE_IntCtrl_0_ADDR:	equ	10ah
LCDE_IntCtrl_1_ADDR:	equ	10bh
LCDE_IntEn_ADDR:	equ	9h
LCDE_MASK:	equ	10h
; LCDE_Data access macros
;   GetLCDE_Data macro, return in a
macro GetLCDE_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 10h
endm
;   SetLCDE_Data macro
macro SetLCDE_Data
	or		[Port_2_Data_SHADE], 10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_Data macro
macro ClearLCDE_Data
	and		[Port_2_Data_SHADE], ~10h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_0 access macros
;   GetLCDE_DriveMode_0 macro, return in a
macro GetLCDE_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_0 macro
macro SetLCDE_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_0 macro
macro ClearLCDE_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~10h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDE_DriveMode_1 access macros
;   GetLCDE_DriveMode_1 macro, return in a
macro GetLCDE_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 10h
endm
;   SetLCDE_DriveMode_1 macro
macro SetLCDE_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm
;   ClearLCDE_DriveMode_1 macro
macro ClearLCDE_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~10h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDE_Data_ADDR], a
endm

; LCDRS address and mask equates
LCDRS_Data_ADDR:	equ	8h
LCDRS_DriveMode_0_ADDR:	equ	108h
LCDRS_DriveMode_1_ADDR:	equ	109h
LCDRS_DriveMode_2_ADDR:	equ	bh
LCDRS_GlobalSelect_ADDR:	equ	ah
LCDRS_IntCtrl_0_ADDR:	equ	10ah
LCDRS_IntCtrl_1_ADDR:	equ	10bh
LCDRS_IntEn_ADDR:	equ	9h
LCDRS_MASK:	equ	20h
; LCDRS_Data access macros
;   GetLCDRS_Data macro, return in a
macro GetLCDRS_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 20h
endm
;   SetLCDRS_Data macro
macro SetLCDRS_Data
	or		[Port_2_Data_SHADE], 20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_Data macro
macro ClearLCDRS_Data
	and		[Port_2_Data_SHADE], ~20h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_0 access macros
;   GetLCDRS_DriveMode_0 macro, return in a
macro GetLCDRS_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_0 macro
macro SetLCDRS_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_0 macro
macro ClearLCDRS_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~20h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRS_DriveMode_1 access macros
;   GetLCDRS_DriveMode_1 macro, return in a
macro GetLCDRS_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 20h
endm
;   SetLCDRS_DriveMode_1 macro
macro SetLCDRS_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm
;   ClearLCDRS_DriveMode_1 macro
macro ClearLCDRS_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~20h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRS_Data_ADDR], a
endm

; LCDRW address and mask equates
LCDRW_Data_ADDR:	equ	8h
LCDRW_DriveMode_0_ADDR:	equ	108h
LCDRW_DriveMode_1_ADDR:	equ	109h
LCDRW_DriveMode_2_ADDR:	equ	bh
LCDRW_GlobalSelect_ADDR:	equ	ah
LCDRW_IntCtrl_0_ADDR:	equ	10ah
LCDRW_IntCtrl_1_ADDR:	equ	10bh
LCDRW_IntEn_ADDR:	equ	9h
LCDRW_MASK:	equ	40h
; LCDRW_Data access macros
;   GetLCDRW_Data macro, return in a
macro GetLCDRW_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 40h
endm
;   SetLCDRW_Data macro
macro SetLCDRW_Data
	or		[Port_2_Data_SHADE], 40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_Data macro
macro ClearLCDRW_Data
	and		[Port_2_Data_SHADE], ~40h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_0 access macros
;   GetLCDRW_DriveMode_0 macro, return in a
macro GetLCDRW_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_0 macro
macro SetLCDRW_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_0 macro
macro ClearLCDRW_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~40h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; LCDRW_DriveMode_1 access macros
;   GetLCDRW_DriveMode_1 macro, return in a
macro GetLCDRW_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 40h
endm
;   SetLCDRW_DriveMode_1 macro
macro SetLCDRW_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm
;   ClearLCDRW_DriveMode_1 macro
macro ClearLCDRW_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~40h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[LCDRW_Data_ADDR], a
endm

; XO_EN address and mask equates
XO_EN_Data_ADDR:	equ	8h
XO_EN_DriveMode_0_ADDR:	equ	108h
XO_EN_DriveMode_1_ADDR:	equ	109h
XO_EN_DriveMode_2_ADDR:	equ	bh
XO_EN_GlobalSelect_ADDR:	equ	ah
XO_EN_IntCtrl_0_ADDR:	equ	10ah
XO_EN_IntCtrl_1_ADDR:	equ	10bh
XO_EN_IntEn_ADDR:	equ	9h
XO_EN_MASK:	equ	80h
; XO_EN_Data access macros
;   GetXO_EN_Data macro, return in a
macro GetXO_EN_Data
	mov		a,[Port_2_Data_SHADE]
	and		a, 80h
endm
;   SetXO_EN_Data macro
macro SetXO_EN_Data
	or		[Port_2_Data_SHADE], 80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[XO_EN_Data_ADDR], a
endm
;   ClearXO_EN_Data macro
macro ClearXO_EN_Data
	and		[Port_2_Data_SHADE], ~80h
	mov		a, [Port_2_Data_SHADE]
	mov		reg[XO_EN_Data_ADDR], a
endm

; XO_EN_DriveMode_0 access macros
;   GetXO_EN_DriveMode_0 macro, return in a
macro GetXO_EN_DriveMode_0
	mov		a,[Port_2_DriveMode_0_SHADE]
	and		a, 80h
endm
;   SetXO_EN_DriveMode_0 macro
macro SetXO_EN_DriveMode_0
	or		[Port_2_DriveMode_0_SHADE], 80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[XO_EN_Data_ADDR], a
endm
;   ClearXO_EN_DriveMode_0 macro
macro ClearXO_EN_DriveMode_0
	and		[Port_2_DriveMode_0_SHADE], ~80h
	mov		a, [Port_2_DriveMode_0_SHADE]
	mov		reg[XO_EN_Data_ADDR], a
endm

; XO_EN_DriveMode_1 access macros
;   GetXO_EN_DriveMode_1 macro, return in a
macro GetXO_EN_DriveMode_1
	mov		a,[Port_2_DriveMode_1_SHADE]
	and		a, 80h
endm
;   SetXO_EN_DriveMode_1 macro
macro SetXO_EN_DriveMode_1
	or		[Port_2_DriveMode_1_SHADE], 80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[XO_EN_Data_ADDR], a
endm
;   ClearXO_EN_DriveMode_1 macro
macro ClearXO_EN_DriveMode_1
	and		[Port_2_DriveMode_1_SHADE], ~80h
	mov		a, [Port_2_DriveMode_1_SHADE]
	mov		reg[XO_EN_Data_ADDR], a
endm

