# Info: [9569]: Logging project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl_impl_1/precision.log
# Info: [9569]: Logging suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_writeback_tb_rtl_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl.psp.
new_impl -name lab8_writeback_tb_rtl_impl_1
# Info: [15300]: Setting up the design to use synthesis library "xis3.syn"
# Info: [580]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15326]: Setting Part to: "3s200ft256".
# Info: [15327]: Setting Process to: "4".
# Info: [7512]: The place and route tool for current technology is ISE.
# Info: [3022]: Reading file: C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [639]: Loading library initialization file C:/MentorGraphics/PS2018.1_64-bit/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2018a.17
# Warning: [40000]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 95: No separator between number and identifier.
# Warning: [40000]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 102: No separator between number and identifier.
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2018a.17
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/RV32I_pkg_body.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/reg_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/func_reg_behav.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_mixed.vhd" ...
# Info: [42502]: Analyzing input file "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd" ...
# Warning: [43112]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 95: No separator between number and identifier.
# Warning: [43535]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 95: Timeout expression in wait statement is not supported
# Warning: [43112]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 102: No separator between number and identifier.
# Warning: [43535]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 102: Timeout expression in wait statement is not supported
# Info: [662]: Current working directory: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2018a.17
# Info: [40000]: Last compiled on Jun 28 2018 15:32:49
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Error: [43093]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 42: - entity port "rst" is not on component and has no default value, instance /U_0 at C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd(61). No binding exists for instance U_0 during elaboration.
# Error: [46763]: "C:/HDS/CAD/CAD_lib/hdl/lab8_writeback_tb_tb_rtl.vhd", line 61: Elaboration failed for the instance: U_0
# Error: [46709]: Unable to create design hierarchy because of elaboration errors. Please correct the earlier errors and rerun.
# Error: [679]: Unable to elaborate design CAD_lib.lab8_writeback_tb(rtl) in vhdl.
# Info: HDL Designer Synthesis run finished
source C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/hds/precision.tcl
# COMMAND: exit -force
# Warning: [9526]: Discarded unsaved work in implementation lab8_writeback_tb_rtl_impl_1.
# Info: [9568]: Appending project transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl_impl_1/precision.log
# Info: [9568]: Appending suppressed messages transcript to file C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl_impl_1/precision.log.suppressed
# Info: [9552]: Activated implementation lab8_writeback_tb_rtl_impl_1 in project C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl.psp.
# Info: [9531]: Created directory: C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl_impl_2.
# Info: [9557]: Created implementation lab8_writeback_tb_rtl_impl_2 in project C:/HDS/CAD/CAD_lib/ps/lab8_writeback_tb_rtl/lab8_writeback_tb_rtl.psp.
