
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[4.1,45/65] kaiser: x86_cr3_pcid_noflush and x86_cr3_pcid_user - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [4.1,45/65] kaiser: x86_cr3_pcid_noflush and x86_cr3_pcid_user</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=173041">Pavel Tatashin</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>March 6, 2018, 12:25 a.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;20180306002538.1761-46-pasha.tatashin@oracle.com&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/10260373/mbox/"
   >mbox</a>
|
   <a href="/patch/10260373/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/10260373/">/patch/10260373/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
Received: from mail.wl.linuxfoundation.org (pdx-wl-mail.web.codeaurora.org
	[172.30.200.125])
	by pdx-korg-patchwork.web.codeaurora.org (Postfix) with ESMTP id
	7A3516037E for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  6 Mar 2018 00:33:12 +0000 (UTC)
Received: from mail.wl.linuxfoundation.org (localhost [127.0.0.1])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 6B0D728CB3
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  6 Mar 2018 00:33:12 +0000 (UTC)
Received: by mail.wl.linuxfoundation.org (Postfix, from userid 486)
	id 5F3F928D24; Tue,  6 Mar 2018 00:33:12 +0000 (UTC)
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on
	pdx-wl-mail.web.codeaurora.org
X-Spam-Level: 
X-Spam-Status: No, score=-7.0 required=2.0 tests=BAYES_00,DKIM_SIGNED,
	DKIM_VALID, DKIM_VALID_AU, RCVD_IN_DNSWL_HI,
	UNPARSEABLE_RELAY autolearn=ham version=3.3.1
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.wl.linuxfoundation.org (Postfix) with ESMTP id 9DE8A28CB3
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue,  6 Mar 2018 00:33:11 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S933696AbeCFAcy (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Mon, 5 Mar 2018 19:32:54 -0500
Received: from userp2120.oracle.com ([156.151.31.85]:42966 &quot;EHLO
	userp2120.oracle.com&quot; rhost-flags-OK-OK-OK-OK) by vger.kernel.org
	with ESMTP id S933355AbeCFA0o (ORCPT
	&lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Mon, 5 Mar 2018 19:26:44 -0500
Received: from pps.filterd (userp2120.oracle.com [127.0.0.1])
	by userp2120.oracle.com (8.16.0.22/8.16.0.22) with SMTP id
	w260LuoS074008; Tue, 6 Mar 2018 00:26:40 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=oracle.com;
	h=from : to : subject :
	date : message-id : in-reply-to : references; s=corp-2017-10-26;
	bh=GP3aZBW+wYkXmT7tVXV41ikbR3d0vCHXr3BUaiw83a0=;
	b=myK8cFh/m4SSdcNrr5nN7tCiVLVMI3XITfnPewhmxZQFFCp8QPc9kIBjHeNUSORsLxnE
	a5kKF0lYNMgqWhlWLuacADDUVQDjNh22exNjJiW7e1mO8fGUr0e1T+Os+M2XUJwaaO36
	nYhuSkcGct3P/V8TF7PiB/T4wtuMaxjw6y8nu+ld2KI5WCijMBbTcqN+r2w6wp6NTXbe
	QPdX4m+gja6mVXaQO9ggQOuvn0KbbqXBSovDqLhbK0F2Vv4x2cO1QEmNWr0kRhgHw6/5
	8RE6V7t2T+wonrTvaJ87A6b2iqa/U6NRZ8q0TiwWivXqK3rR2VX7FgiFNjwx52m4Vlh8
	JA== 
Received: from aserv0022.oracle.com (aserv0022.oracle.com [141.146.126.234])
	by userp2120.oracle.com with ESMTP id 2ghe5xgf16-1
	(version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256
	verify=OK); Tue, 06 Mar 2018 00:26:40 +0000
Received: from aserv0122.oracle.com (aserv0122.oracle.com [141.146.126.236])
	by aserv0022.oracle.com (8.14.4/8.14.4) with ESMTP id
	w260Qdk2030984
	(version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-GCM-SHA384 bits=256
	verify=FAIL); Tue, 6 Mar 2018 00:26:39 GMT
Received: from abhmp0008.oracle.com (abhmp0008.oracle.com [141.146.116.14])
	by aserv0122.oracle.com (8.14.4/8.14.4) with ESMTP id
	w260QdVb022249; Tue, 6 Mar 2018 00:26:39 GMT
Received: from localhost.localdomain (/98.216.35.41)
	by default (Oracle Beehive Gateway v4.0)
	with ESMTP ; Mon, 05 Mar 2018 16:26:38 -0800
From: Pavel Tatashin &lt;pasha.tatashin@oracle.com&gt;
To: steven.sistare@oracle.com, daniel.m.jordan@oracle.com,
	linux-kernel@vger.kernel.org, Alexander.Levin@microsoft.com,
	dan.j.williams@intel.com, sathyanarayanan.kuppuswamy@intel.com,
	pankaj.laxminarayan.bharadiya@intel.com, akuster@mvista.com,
	cminyard@mvista.com, pasha.tatashin@oracle.com,
	gregkh@linuxfoundation.org, stable@vger.kernel.org
Subject: [PATCH 4.1 45/65] kaiser: x86_cr3_pcid_noflush and x86_cr3_pcid_user
Date: Mon,  5 Mar 2018 19:25:18 -0500
Message-Id: &lt;20180306002538.1761-46-pasha.tatashin@oracle.com&gt;
X-Mailer: git-send-email 2.16.2
In-Reply-To: &lt;20180306002538.1761-1-pasha.tatashin@oracle.com&gt;
References: &lt;20180306002538.1761-1-pasha.tatashin@oracle.com&gt;
X-Proofpoint-Virus-Version: vendor=nai engine=5900 definitions=8823
	signatures=668683
X-Proofpoint-Spam-Details: rule=notspam policy=default score=0
	suspectscore=0 malwarescore=0
	phishscore=0 bulkscore=0 spamscore=0 mlxscore=0 mlxlogscore=999
	adultscore=0 classifier=spam adjust=0 reason=mlx scancount=1
	engine=8.0.1-1711220000 definitions=main-1803060003
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=173041">Pavel Tatashin</a> - March 6, 2018, 12:25 a.m.</div>
<pre class="content">
<span class="from">From: Hugh Dickins &lt;hughd@google.com&gt;</span>

Mostly this commit is just unshouting X86_CR3_PCID_KERN_VAR and
X86_CR3_PCID_USER_VAR: we usually name variables in lower-case.

But why does x86_cr3_pcid_noflush need to be __aligned(PAGE_SIZE)?
Ah, it&#39;s a leftover from when kaiser_add_user_map() once complained
about mapping the same page twice.  Make it __read_mostly instead.
(I&#39;m a little uneasy about all the unrelated data which shares its
page getting user-mapped too, but that was so before, and not a big
deal: though we call it user-mapped, it&#39;s not mapped with _PAGE_USER.)

And there is a little change around the two calls to do_nmi().
Previously they set the NOFLUSH bit (if PCID supported) when
forcing to kernel context before do_nmi(); now they also have the
NOFLUSH bit set (if PCID supported) when restoring context after:
nothing done in do_nmi() should require a TLB to be flushed here.
<span class="signed-off-by">
Signed-off-by: Hugh Dickins &lt;hughd@google.com&gt;</span>
<span class="acked-by">Acked-by: Jiri Kosina &lt;jkosina@suse.cz&gt;</span>
<span class="signed-off-by">Signed-off-by: Greg Kroah-Hartman &lt;gregkh@linuxfoundation.org&gt;</span>
(cherry picked from commit 20268a10ffecd9fcc04880b21fc99a9192394599)
<span class="signed-off-by">Signed-off-by: Pavel Tatashin &lt;pasha.tatashin@oracle.com&gt;</span>

Conflicts:
	arch/x86/entry/entry_64.S (not in this tree)
	arch/x86/kernel/entry_64.S (patched instead of that)
---
 arch/x86/include/asm/kaiser.h | 11 +++++------
 arch/x86/kernel/entry_64.S    |  8 ++++----
 arch/x86/mm/kaiser.c          | 13 +++++++------
 3 files changed, 16 insertions(+), 16 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/kaiser.h b/arch/x86/include/asm/kaiser.h</span>
<span class="p_header">index 110a73e0572d..48d8d70dd8c7 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/kaiser.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/kaiser.h</span>
<span class="p_chunk">@@ -25,7 +25,7 @@</span> <span class="p_context"></span>
 .macro _SWITCH_TO_KERNEL_CR3 reg
 movq %cr3, \reg
 andq $(~(X86_CR3_PCID_ASID_MASK | KAISER_SHADOW_PGD_OFFSET)), \reg
<span class="p_del">-orq  X86_CR3_PCID_KERN_VAR, \reg</span>
<span class="p_add">+orq  x86_cr3_pcid_noflush, \reg</span>
 movq \reg, %cr3
 .endm
 
<span class="p_chunk">@@ -37,11 +37,10 @@</span> <span class="p_context"> movq \reg, %cr3</span>
  * not enabled): so that the one register can update both memory and cr3.
  */
 movq %cr3, \reg
<span class="p_del">-andq $(~(X86_CR3_PCID_ASID_MASK | KAISER_SHADOW_PGD_OFFSET)), \reg</span>
<span class="p_del">-orq  PER_CPU_VAR(X86_CR3_PCID_USER_VAR), \reg</span>
<span class="p_add">+orq  PER_CPU_VAR(x86_cr3_pcid_user), \reg</span>
 js   9f
 /* FLUSH this time, reset to NOFLUSH for next time (if PCID enabled) */
<span class="p_del">-movb \regb, PER_CPU_VAR(X86_CR3_PCID_USER_VAR+7)</span>
<span class="p_add">+movb \regb, PER_CPU_VAR(x86_cr3_pcid_user+7)</span>
 9:
 movq \reg, %cr3
 .endm
<span class="p_chunk">@@ -94,8 +93,8 @@</span> <span class="p_context"> movq PER_CPU_VAR(unsafe_stack_register_backup), %rax</span>
 */
 DECLARE_PER_CPU_USER_MAPPED(unsigned long, unsafe_stack_register_backup);
 
<span class="p_del">-extern unsigned long X86_CR3_PCID_KERN_VAR;</span>
<span class="p_del">-DECLARE_PER_CPU(unsigned long, X86_CR3_PCID_USER_VAR);</span>
<span class="p_add">+extern unsigned long x86_cr3_pcid_noflush;</span>
<span class="p_add">+DECLARE_PER_CPU(unsigned long, x86_cr3_pcid_user);</span>
 
 extern char __per_cpu_user_mapped_start[], __per_cpu_user_mapped_end[];
 
<span class="p_header">diff --git a/arch/x86/kernel/entry_64.S b/arch/x86/kernel/entry_64.S</span>
<span class="p_header">index 0f7bba928264..0508420c6cde 100644</span>
<span class="p_header">--- a/arch/x86/kernel/entry_64.S</span>
<span class="p_header">+++ b/arch/x86/kernel/entry_64.S</span>
<span class="p_chunk">@@ -1540,11 +1540,11 @@</span> <span class="p_context"> ENTRY(nmi)</span>
 	/* Unconditionally use kernel CR3 for do_nmi() */
 	/* %rax is saved above, so OK to clobber here */
 	movq	%cr3, %rax
<span class="p_add">+	/* If PCID enabled, NOFLUSH now and NOFLUSH on return */</span>
<span class="p_add">+	orq	x86_cr3_pcid_noflush, %rax</span>
 	pushq	%rax
 	/* mask off &quot;user&quot; bit of pgd address and 12 PCID bits: */
 	andq	$(~(X86_CR3_PCID_ASID_MASK | KAISER_SHADOW_PGD_OFFSET)), %rax
<span class="p_del">-	/* Add back kernel PCID and &quot;no flush&quot; bit */</span>
<span class="p_del">-	orq	X86_CR3_PCID_KERN_VAR, %rax</span>
 	movq	%rax, %cr3
 #endif
 	call	do_nmi
<span class="p_chunk">@@ -1779,11 +1779,11 @@</span> <span class="p_context"> end_repeat_nmi:</span>
 	/* Unconditionally use kernel CR3 for do_nmi() */
 	/* %rax is saved above, so OK to clobber here */
 	movq	%cr3, %rax
<span class="p_add">+	/* If PCID enabled, NOFLUSH now and NOFLUSH on return */</span>
<span class="p_add">+	orq	x86_cr3_pcid_noflush, %rax</span>
 	pushq	%rax
 	/* mask off &quot;user&quot; bit of pgd address and 12 PCID bits: */
 	andq	$(~(X86_CR3_PCID_ASID_MASK | KAISER_SHADOW_PGD_OFFSET)), %rax
<span class="p_del">-	/* Add back kernel PCID and &quot;no flush&quot; bit */</span>
<span class="p_del">-	orq	X86_CR3_PCID_KERN_VAR, %rax</span>
 	movq	%rax, %cr3
 #endif
 	DEFAULT_FRAME 0				/* XXX: Do we need this? */
<span class="p_header">diff --git a/arch/x86/mm/kaiser.c b/arch/x86/mm/kaiser.c</span>
<span class="p_header">index 7923190cd123..f6e85067d58e 100644</span>
<span class="p_header">--- a/arch/x86/mm/kaiser.c</span>
<span class="p_header">+++ b/arch/x86/mm/kaiser.c</span>
<span class="p_chunk">@@ -29,8 +29,8 @@</span> <span class="p_context"> DEFINE_PER_CPU_USER_MAPPED(unsigned long, unsafe_stack_register_backup);</span>
  * This is also handy because systems that do not support PCIDs
  * just end up or&#39;ing a 0 into their CR3, which does no harm.
  */
<span class="p_del">-__aligned(PAGE_SIZE) unsigned long X86_CR3_PCID_KERN_VAR;</span>
<span class="p_del">-DEFINE_PER_CPU(unsigned long, X86_CR3_PCID_USER_VAR);</span>
<span class="p_add">+unsigned long x86_cr3_pcid_noflush __read_mostly;</span>
<span class="p_add">+DEFINE_PER_CPU(unsigned long, x86_cr3_pcid_user);</span>
 
 /*
  * At runtime, the only things we map are some things for CPU
<span class="p_chunk">@@ -304,7 +304,8 @@</span> <span class="p_context"> void __init kaiser_init(void)</span>
 				  sizeof(gate_desc) * NR_VECTORS,
 				  __PAGE_KERNEL);
 
<span class="p_del">-	kaiser_add_user_map_early(&amp;X86_CR3_PCID_KERN_VAR, PAGE_SIZE,</span>
<span class="p_add">+	kaiser_add_user_map_early(&amp;x86_cr3_pcid_noflush,</span>
<span class="p_add">+				  sizeof(x86_cr3_pcid_noflush),</span>
 				  __PAGE_KERNEL);
 }
 
<span class="p_chunk">@@ -384,8 +385,8 @@</span> <span class="p_context"> void kaiser_setup_pcid(void)</span>
 	 * These variables are used by the entry/exit
 	 * code to change PCID and pgd and TLB flushing.
 	 */
<span class="p_del">-	X86_CR3_PCID_KERN_VAR = kern_cr3;</span>
<span class="p_del">-	this_cpu_write(X86_CR3_PCID_USER_VAR, user_cr3);</span>
<span class="p_add">+	x86_cr3_pcid_noflush = kern_cr3;</span>
<span class="p_add">+	this_cpu_write(x86_cr3_pcid_user, user_cr3);</span>
 }
 
 /*
<span class="p_chunk">@@ -395,7 +396,7 @@</span> <span class="p_context"> void kaiser_setup_pcid(void)</span>
  */
 void kaiser_flush_tlb_on_return_to_user(void)
 {
<span class="p_del">-	this_cpu_write(X86_CR3_PCID_USER_VAR,</span>
<span class="p_add">+	this_cpu_write(x86_cr3_pcid_user,</span>
 			X86_CR3_PCID_USER_FLUSH | KAISER_SHADOW_PGD_OFFSET);
 }
 EXPORT_SYMBOL(kaiser_flush_tlb_on_return_to_user);

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



