-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj\hdlsrc\uz_pu_conversion\uz_pu_con_ip_addr_decoder.vhd
-- Created: 2022-07-29 10:22:52
-- 
-- Generated by MATLAB 9.10 and HDL Coder 3.18
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: uz_pu_con_ip_addr_decoder
-- Source Path: uz_pu_con_ip/uz_pu_con_ip_axi_lite/uz_pu_con_ip_addr_decoder
-- Hierarchy Level: 2
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY uz_pu_con_ip_addr_decoder IS
  PORT( clk                               :   IN    std_logic;
        reset                             :   IN    std_logic;
        data_write                        :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        addr_sel                          :   IN    std_logic_vector(13 DOWNTO 0);  -- ufix14
        wr_enb                            :   IN    std_logic;  -- ufix1
        rd_enb                            :   IN    std_logic;  -- ufix1
        read_ip_timestamp                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        read_out0_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out1_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out2_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out3_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out4_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out5_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out6_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out7_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out8_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out9_AXI                     :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out10_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out11_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out12_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out13_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out14_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out16_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out15_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out17_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out18_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out19_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out20_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out21_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out22_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out23_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out24_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out25_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out26_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out27_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out28_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out29_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out30_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        read_out31_AXI                    :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En15
        data_read                         :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        write_AXI_pu_conv_in0             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in1             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in2             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in3             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in4             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in5             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in6             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in7             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in8             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in9             :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in10            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in11            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in12            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in13            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in14            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in15            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in16            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in17            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in18            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in19            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in20            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in21            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in22            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in23            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in24            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in25            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in26            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in27            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in28            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in29            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in30            :   OUT   std_logic_vector(17 DOWNTO 0);  -- ufix18_En18
        write_AXI_pu_conv_in31            :   OUT   std_logic_vector(17 DOWNTO 0)  -- ufix18_En18
        );
END uz_pu_con_ip_addr_decoder;


ARCHITECTURE rtl OF uz_pu_con_ip_addr_decoder IS

  -- Signals
  SIGNAL enb                              : std_logic;
  SIGNAL addr_sel_unsigned                : unsigned(13 DOWNTO 0);  -- ufix14
  SIGNAL decode_sel_ip_timestamp_1_1      : std_logic;  -- ufix1
  SIGNAL read_ip_timestamp_unsigned       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL const_1                          : std_logic;  -- ufix1
  SIGNAL read_out0_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out1_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out2_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out3_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out4_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out5_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out6_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out7_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out8_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out9_AXI_signed             : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out10_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out11_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out12_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out13_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out14_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out16_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out15_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out17_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out18_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out19_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out20_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out21_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out22_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out23_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out24_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out25_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out26_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out27_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out28_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out29_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out30_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL read_out31_AXI_signed            : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL decode_sel_out31_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out30_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out29_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out28_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out27_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out26_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out25_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out24_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out23_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out22_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out21_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out20_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out19_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out18_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out17_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out15_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out16_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out14_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out13_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out12_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out11_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out10_AXI_1_1         : std_logic;  -- ufix1
  SIGNAL decode_sel_out9_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out8_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out7_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out6_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out5_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out4_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out3_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out2_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out1_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL decode_sel_out0_AXI_1_1          : std_logic;  -- ufix1
  SIGNAL const_0                          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_ip_timestamp            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_ip_timestamp_1_1       : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out0_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out0_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out0_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out1_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out1_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out1_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out2_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out2_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out2_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out3_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out3_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out3_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out4_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out4_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out4_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out5_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out5_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out5_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out6_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out6_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out6_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out7_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out7_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out7_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out8_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out8_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out8_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out9_AXI                : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out9_AXI_1            : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out9_AXI_1_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out10_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out10_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out10_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out11_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out11_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out11_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out12_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out12_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out12_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out13_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out13_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out13_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out14_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out14_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out14_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out16_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out16_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out16_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out15_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out15_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out15_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out17_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out17_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out17_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out18_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out18_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out18_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out19_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out19_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out19_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out20_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out20_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out20_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out21_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out21_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out21_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out22_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out22_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out22_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out23_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out23_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out23_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out24_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out24_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out24_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out25_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out25_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out25_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out26_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out26_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out26_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out27_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out27_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out27_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out28_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out28_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out28_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out29_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out29_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out29_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out30_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out30_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out30_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL read_reg_out31_AXI               : signed(17 DOWNTO 0);  -- sfix18_En15
  SIGNAL data_slice_out31_AXI_1           : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_rd_out31_AXI_1_1          : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL decode_sel_AXI_pu_conv_in0_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in0_1_1      : std_logic;  -- ufix1
  SIGNAL data_write_unsigned              : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL data_in_AXI_pu_conv_in0          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in0_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in1_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in1_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in1          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in1_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in2_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in2_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in2          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in2_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in3_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in3_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in3          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in3_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in4_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in4_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in4          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in4_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in5_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in5_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in5          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in5_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in6_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in6_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in6          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in6_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in7_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in7_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in7          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in7_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in8_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in8_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in8          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in8_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in9_1_1   : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in9_1_1      : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in9          : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in9_1_1     : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in10_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in10_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in10         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in10_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in11_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in11_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in11         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in11_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in12_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in12_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in12         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in12_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in13_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in13_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in13         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in13_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in14_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in14_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in14         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in14_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in15_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in15_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in15         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in15_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in16_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in16_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in16         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in16_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in17_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in17_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in17         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in17_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in18_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in18_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in18         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in18_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in19_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in19_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in19         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in19_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in20_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in20_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in20         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in20_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in21_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in21_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in21         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in21_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in22_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in22_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in22         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in22_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in23_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in23_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in23         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in23_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in24_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in24_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in24         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in24_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in25_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in25_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in25         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in25_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in26_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in26_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in26         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in26_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in27_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in27_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in27         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in27_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in28_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in28_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in28         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in28_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in29_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in29_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in29         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in29_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in30_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in30_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in30         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in30_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL decode_sel_AXI_pu_conv_in31_1_1  : std_logic;  -- ufix1
  SIGNAL reg_enb_AXI_pu_conv_in31_1_1     : std_logic;  -- ufix1
  SIGNAL data_in_AXI_pu_conv_in31         : unsigned(17 DOWNTO 0);  -- ufix18_En18
  SIGNAL data_reg_AXI_pu_conv_in31_1_1    : unsigned(17 DOWNTO 0);  -- ufix18_En18

BEGIN
  addr_sel_unsigned <= unsigned(addr_sel);

  
  decode_sel_ip_timestamp_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0002#, 14) ELSE
      '0';

  read_ip_timestamp_unsigned <= unsigned(read_ip_timestamp);

  const_1 <= '1';

  enb <= const_1;

  read_out0_AXI_signed <= signed(read_out0_AXI);

  read_out1_AXI_signed <= signed(read_out1_AXI);

  read_out2_AXI_signed <= signed(read_out2_AXI);

  read_out3_AXI_signed <= signed(read_out3_AXI);

  read_out4_AXI_signed <= signed(read_out4_AXI);

  read_out5_AXI_signed <= signed(read_out5_AXI);

  read_out6_AXI_signed <= signed(read_out6_AXI);

  read_out7_AXI_signed <= signed(read_out7_AXI);

  read_out8_AXI_signed <= signed(read_out8_AXI);

  read_out9_AXI_signed <= signed(read_out9_AXI);

  read_out10_AXI_signed <= signed(read_out10_AXI);

  read_out11_AXI_signed <= signed(read_out11_AXI);

  read_out12_AXI_signed <= signed(read_out12_AXI);

  read_out13_AXI_signed <= signed(read_out13_AXI);

  read_out14_AXI_signed <= signed(read_out14_AXI);

  read_out16_AXI_signed <= signed(read_out16_AXI);

  read_out15_AXI_signed <= signed(read_out15_AXI);

  read_out17_AXI_signed <= signed(read_out17_AXI);

  read_out18_AXI_signed <= signed(read_out18_AXI);

  read_out19_AXI_signed <= signed(read_out19_AXI);

  read_out20_AXI_signed <= signed(read_out20_AXI);

  read_out21_AXI_signed <= signed(read_out21_AXI);

  read_out22_AXI_signed <= signed(read_out22_AXI);

  read_out23_AXI_signed <= signed(read_out23_AXI);

  read_out24_AXI_signed <= signed(read_out24_AXI);

  read_out25_AXI_signed <= signed(read_out25_AXI);

  read_out26_AXI_signed <= signed(read_out26_AXI);

  read_out27_AXI_signed <= signed(read_out27_AXI);

  read_out28_AXI_signed <= signed(read_out28_AXI);

  read_out29_AXI_signed <= signed(read_out29_AXI);

  read_out30_AXI_signed <= signed(read_out30_AXI);

  read_out31_AXI_signed <= signed(read_out31_AXI);

  
  decode_sel_out31_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#007F#, 14) ELSE
      '0';

  
  decode_sel_out30_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#007E#, 14) ELSE
      '0';

  
  decode_sel_out29_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#007D#, 14) ELSE
      '0';

  
  decode_sel_out28_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#007C#, 14) ELSE
      '0';

  
  decode_sel_out27_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#007B#, 14) ELSE
      '0';

  
  decode_sel_out26_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#007A#, 14) ELSE
      '0';

  
  decode_sel_out25_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0079#, 14) ELSE
      '0';

  
  decode_sel_out24_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0078#, 14) ELSE
      '0';

  
  decode_sel_out23_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0077#, 14) ELSE
      '0';

  
  decode_sel_out22_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0076#, 14) ELSE
      '0';

  
  decode_sel_out21_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0075#, 14) ELSE
      '0';

  
  decode_sel_out20_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0074#, 14) ELSE
      '0';

  
  decode_sel_out19_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0073#, 14) ELSE
      '0';

  
  decode_sel_out18_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0072#, 14) ELSE
      '0';

  
  decode_sel_out17_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0071#, 14) ELSE
      '0';

  
  decode_sel_out15_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0070#, 14) ELSE
      '0';

  
  decode_sel_out16_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#006F#, 14) ELSE
      '0';

  
  decode_sel_out14_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#006E#, 14) ELSE
      '0';

  
  decode_sel_out13_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#006D#, 14) ELSE
      '0';

  
  decode_sel_out12_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#006C#, 14) ELSE
      '0';

  
  decode_sel_out11_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#006B#, 14) ELSE
      '0';

  
  decode_sel_out10_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#006A#, 14) ELSE
      '0';

  
  decode_sel_out9_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0069#, 14) ELSE
      '0';

  
  decode_sel_out8_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0068#, 14) ELSE
      '0';

  
  decode_sel_out7_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0067#, 14) ELSE
      '0';

  
  decode_sel_out6_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0066#, 14) ELSE
      '0';

  
  decode_sel_out5_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0065#, 14) ELSE
      '0';

  
  decode_sel_out4_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0064#, 14) ELSE
      '0';

  
  decode_sel_out3_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0063#, 14) ELSE
      '0';

  
  decode_sel_out2_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0062#, 14) ELSE
      '0';

  
  decode_sel_out1_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0061#, 14) ELSE
      '0';

  
  decode_sel_out0_AXI_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0060#, 14) ELSE
      '0';

  const_0 <= to_unsigned(0, 32);

  reg_ip_timestamp_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_ip_timestamp <= to_unsigned(0, 32);
      ELSIF enb = '1' THEN
        read_reg_ip_timestamp <= read_ip_timestamp_unsigned;
      END IF;
    END IF;
  END PROCESS reg_ip_timestamp_process;


  
  decode_rd_ip_timestamp_1_1 <= const_0 WHEN decode_sel_ip_timestamp_1_1 = '0' ELSE
      read_reg_ip_timestamp;

  reg_out0_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out0_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out0_AXI <= read_out0_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out0_AXI_process;


  data_slice_out0_AXI_1 <= unsigned(resize(read_reg_out0_AXI, 32));

  
  decode_rd_out0_AXI_1_1 <= decode_rd_ip_timestamp_1_1 WHEN decode_sel_out0_AXI_1_1 = '0' ELSE
      data_slice_out0_AXI_1;

  reg_out1_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out1_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out1_AXI <= read_out1_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out1_AXI_process;


  data_slice_out1_AXI_1 <= unsigned(resize(read_reg_out1_AXI, 32));

  
  decode_rd_out1_AXI_1_1 <= decode_rd_out0_AXI_1_1 WHEN decode_sel_out1_AXI_1_1 = '0' ELSE
      data_slice_out1_AXI_1;

  reg_out2_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out2_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out2_AXI <= read_out2_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out2_AXI_process;


  data_slice_out2_AXI_1 <= unsigned(resize(read_reg_out2_AXI, 32));

  
  decode_rd_out2_AXI_1_1 <= decode_rd_out1_AXI_1_1 WHEN decode_sel_out2_AXI_1_1 = '0' ELSE
      data_slice_out2_AXI_1;

  reg_out3_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out3_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out3_AXI <= read_out3_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out3_AXI_process;


  data_slice_out3_AXI_1 <= unsigned(resize(read_reg_out3_AXI, 32));

  
  decode_rd_out3_AXI_1_1 <= decode_rd_out2_AXI_1_1 WHEN decode_sel_out3_AXI_1_1 = '0' ELSE
      data_slice_out3_AXI_1;

  reg_out4_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out4_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out4_AXI <= read_out4_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out4_AXI_process;


  data_slice_out4_AXI_1 <= unsigned(resize(read_reg_out4_AXI, 32));

  
  decode_rd_out4_AXI_1_1 <= decode_rd_out3_AXI_1_1 WHEN decode_sel_out4_AXI_1_1 = '0' ELSE
      data_slice_out4_AXI_1;

  reg_out5_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out5_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out5_AXI <= read_out5_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out5_AXI_process;


  data_slice_out5_AXI_1 <= unsigned(resize(read_reg_out5_AXI, 32));

  
  decode_rd_out5_AXI_1_1 <= decode_rd_out4_AXI_1_1 WHEN decode_sel_out5_AXI_1_1 = '0' ELSE
      data_slice_out5_AXI_1;

  reg_out6_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out6_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out6_AXI <= read_out6_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out6_AXI_process;


  data_slice_out6_AXI_1 <= unsigned(resize(read_reg_out6_AXI, 32));

  
  decode_rd_out6_AXI_1_1 <= decode_rd_out5_AXI_1_1 WHEN decode_sel_out6_AXI_1_1 = '0' ELSE
      data_slice_out6_AXI_1;

  reg_out7_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out7_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out7_AXI <= read_out7_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out7_AXI_process;


  data_slice_out7_AXI_1 <= unsigned(resize(read_reg_out7_AXI, 32));

  
  decode_rd_out7_AXI_1_1 <= decode_rd_out6_AXI_1_1 WHEN decode_sel_out7_AXI_1_1 = '0' ELSE
      data_slice_out7_AXI_1;

  reg_out8_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out8_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out8_AXI <= read_out8_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out8_AXI_process;


  data_slice_out8_AXI_1 <= unsigned(resize(read_reg_out8_AXI, 32));

  
  decode_rd_out8_AXI_1_1 <= decode_rd_out7_AXI_1_1 WHEN decode_sel_out8_AXI_1_1 = '0' ELSE
      data_slice_out8_AXI_1;

  reg_out9_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out9_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out9_AXI <= read_out9_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out9_AXI_process;


  data_slice_out9_AXI_1 <= unsigned(resize(read_reg_out9_AXI, 32));

  
  decode_rd_out9_AXI_1_1 <= decode_rd_out8_AXI_1_1 WHEN decode_sel_out9_AXI_1_1 = '0' ELSE
      data_slice_out9_AXI_1;

  reg_out10_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out10_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out10_AXI <= read_out10_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out10_AXI_process;


  data_slice_out10_AXI_1 <= unsigned(resize(read_reg_out10_AXI, 32));

  
  decode_rd_out10_AXI_1_1 <= decode_rd_out9_AXI_1_1 WHEN decode_sel_out10_AXI_1_1 = '0' ELSE
      data_slice_out10_AXI_1;

  reg_out11_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out11_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out11_AXI <= read_out11_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out11_AXI_process;


  data_slice_out11_AXI_1 <= unsigned(resize(read_reg_out11_AXI, 32));

  
  decode_rd_out11_AXI_1_1 <= decode_rd_out10_AXI_1_1 WHEN decode_sel_out11_AXI_1_1 = '0' ELSE
      data_slice_out11_AXI_1;

  reg_out12_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out12_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out12_AXI <= read_out12_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out12_AXI_process;


  data_slice_out12_AXI_1 <= unsigned(resize(read_reg_out12_AXI, 32));

  
  decode_rd_out12_AXI_1_1 <= decode_rd_out11_AXI_1_1 WHEN decode_sel_out12_AXI_1_1 = '0' ELSE
      data_slice_out12_AXI_1;

  reg_out13_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out13_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out13_AXI <= read_out13_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out13_AXI_process;


  data_slice_out13_AXI_1 <= unsigned(resize(read_reg_out13_AXI, 32));

  
  decode_rd_out13_AXI_1_1 <= decode_rd_out12_AXI_1_1 WHEN decode_sel_out13_AXI_1_1 = '0' ELSE
      data_slice_out13_AXI_1;

  reg_out14_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out14_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out14_AXI <= read_out14_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out14_AXI_process;


  data_slice_out14_AXI_1 <= unsigned(resize(read_reg_out14_AXI, 32));

  
  decode_rd_out14_AXI_1_1 <= decode_rd_out13_AXI_1_1 WHEN decode_sel_out14_AXI_1_1 = '0' ELSE
      data_slice_out14_AXI_1;

  reg_out16_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out16_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out16_AXI <= read_out16_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out16_AXI_process;


  data_slice_out16_AXI_1 <= unsigned(resize(read_reg_out16_AXI, 32));

  
  decode_rd_out16_AXI_1_1 <= decode_rd_out14_AXI_1_1 WHEN decode_sel_out16_AXI_1_1 = '0' ELSE
      data_slice_out16_AXI_1;

  reg_out15_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out15_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out15_AXI <= read_out15_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out15_AXI_process;


  data_slice_out15_AXI_1 <= unsigned(resize(read_reg_out15_AXI, 32));

  
  decode_rd_out15_AXI_1_1 <= decode_rd_out16_AXI_1_1 WHEN decode_sel_out15_AXI_1_1 = '0' ELSE
      data_slice_out15_AXI_1;

  reg_out17_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out17_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out17_AXI <= read_out17_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out17_AXI_process;


  data_slice_out17_AXI_1 <= unsigned(resize(read_reg_out17_AXI, 32));

  
  decode_rd_out17_AXI_1_1 <= decode_rd_out15_AXI_1_1 WHEN decode_sel_out17_AXI_1_1 = '0' ELSE
      data_slice_out17_AXI_1;

  reg_out18_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out18_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out18_AXI <= read_out18_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out18_AXI_process;


  data_slice_out18_AXI_1 <= unsigned(resize(read_reg_out18_AXI, 32));

  
  decode_rd_out18_AXI_1_1 <= decode_rd_out17_AXI_1_1 WHEN decode_sel_out18_AXI_1_1 = '0' ELSE
      data_slice_out18_AXI_1;

  reg_out19_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out19_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out19_AXI <= read_out19_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out19_AXI_process;


  data_slice_out19_AXI_1 <= unsigned(resize(read_reg_out19_AXI, 32));

  
  decode_rd_out19_AXI_1_1 <= decode_rd_out18_AXI_1_1 WHEN decode_sel_out19_AXI_1_1 = '0' ELSE
      data_slice_out19_AXI_1;

  reg_out20_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out20_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out20_AXI <= read_out20_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out20_AXI_process;


  data_slice_out20_AXI_1 <= unsigned(resize(read_reg_out20_AXI, 32));

  
  decode_rd_out20_AXI_1_1 <= decode_rd_out19_AXI_1_1 WHEN decode_sel_out20_AXI_1_1 = '0' ELSE
      data_slice_out20_AXI_1;

  reg_out21_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out21_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out21_AXI <= read_out21_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out21_AXI_process;


  data_slice_out21_AXI_1 <= unsigned(resize(read_reg_out21_AXI, 32));

  
  decode_rd_out21_AXI_1_1 <= decode_rd_out20_AXI_1_1 WHEN decode_sel_out21_AXI_1_1 = '0' ELSE
      data_slice_out21_AXI_1;

  reg_out22_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out22_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out22_AXI <= read_out22_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out22_AXI_process;


  data_slice_out22_AXI_1 <= unsigned(resize(read_reg_out22_AXI, 32));

  
  decode_rd_out22_AXI_1_1 <= decode_rd_out21_AXI_1_1 WHEN decode_sel_out22_AXI_1_1 = '0' ELSE
      data_slice_out22_AXI_1;

  reg_out23_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out23_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out23_AXI <= read_out23_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out23_AXI_process;


  data_slice_out23_AXI_1 <= unsigned(resize(read_reg_out23_AXI, 32));

  
  decode_rd_out23_AXI_1_1 <= decode_rd_out22_AXI_1_1 WHEN decode_sel_out23_AXI_1_1 = '0' ELSE
      data_slice_out23_AXI_1;

  reg_out24_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out24_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out24_AXI <= read_out24_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out24_AXI_process;


  data_slice_out24_AXI_1 <= unsigned(resize(read_reg_out24_AXI, 32));

  
  decode_rd_out24_AXI_1_1 <= decode_rd_out23_AXI_1_1 WHEN decode_sel_out24_AXI_1_1 = '0' ELSE
      data_slice_out24_AXI_1;

  reg_out25_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out25_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out25_AXI <= read_out25_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out25_AXI_process;


  data_slice_out25_AXI_1 <= unsigned(resize(read_reg_out25_AXI, 32));

  
  decode_rd_out25_AXI_1_1 <= decode_rd_out24_AXI_1_1 WHEN decode_sel_out25_AXI_1_1 = '0' ELSE
      data_slice_out25_AXI_1;

  reg_out26_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out26_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out26_AXI <= read_out26_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out26_AXI_process;


  data_slice_out26_AXI_1 <= unsigned(resize(read_reg_out26_AXI, 32));

  
  decode_rd_out26_AXI_1_1 <= decode_rd_out25_AXI_1_1 WHEN decode_sel_out26_AXI_1_1 = '0' ELSE
      data_slice_out26_AXI_1;

  reg_out27_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out27_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out27_AXI <= read_out27_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out27_AXI_process;


  data_slice_out27_AXI_1 <= unsigned(resize(read_reg_out27_AXI, 32));

  
  decode_rd_out27_AXI_1_1 <= decode_rd_out26_AXI_1_1 WHEN decode_sel_out27_AXI_1_1 = '0' ELSE
      data_slice_out27_AXI_1;

  reg_out28_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out28_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out28_AXI <= read_out28_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out28_AXI_process;


  data_slice_out28_AXI_1 <= unsigned(resize(read_reg_out28_AXI, 32));

  
  decode_rd_out28_AXI_1_1 <= decode_rd_out27_AXI_1_1 WHEN decode_sel_out28_AXI_1_1 = '0' ELSE
      data_slice_out28_AXI_1;

  reg_out29_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out29_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out29_AXI <= read_out29_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out29_AXI_process;


  data_slice_out29_AXI_1 <= unsigned(resize(read_reg_out29_AXI, 32));

  
  decode_rd_out29_AXI_1_1 <= decode_rd_out28_AXI_1_1 WHEN decode_sel_out29_AXI_1_1 = '0' ELSE
      data_slice_out29_AXI_1;

  reg_out30_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out30_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out30_AXI <= read_out30_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out30_AXI_process;


  data_slice_out30_AXI_1 <= unsigned(resize(read_reg_out30_AXI, 32));

  
  decode_rd_out30_AXI_1_1 <= decode_rd_out29_AXI_1_1 WHEN decode_sel_out30_AXI_1_1 = '0' ELSE
      data_slice_out30_AXI_1;

  reg_out31_AXI_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        read_reg_out31_AXI <= to_signed(16#00000#, 18);
      ELSIF enb = '1' THEN
        read_reg_out31_AXI <= read_out31_AXI_signed;
      END IF;
    END IF;
  END PROCESS reg_out31_AXI_process;


  data_slice_out31_AXI_1 <= unsigned(resize(read_reg_out31_AXI, 32));

  
  decode_rd_out31_AXI_1_1 <= decode_rd_out30_AXI_1_1 WHEN decode_sel_out31_AXI_1_1 = '0' ELSE
      data_slice_out31_AXI_1;

  data_read <= std_logic_vector(decode_rd_out31_AXI_1_1);

  
  decode_sel_AXI_pu_conv_in0_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0040#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in0_1_1 <= decode_sel_AXI_pu_conv_in0_1_1 AND wr_enb;

  data_write_unsigned <= unsigned(data_write);

  data_in_AXI_pu_conv_in0 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in0_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in0_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in0_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in0_1_1 <= data_in_AXI_pu_conv_in0;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in0_1_1_process;


  write_AXI_pu_conv_in0 <= std_logic_vector(data_reg_AXI_pu_conv_in0_1_1);

  
  decode_sel_AXI_pu_conv_in1_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0041#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in1_1_1 <= decode_sel_AXI_pu_conv_in1_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in1 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in1_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in1_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in1_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in1_1_1 <= data_in_AXI_pu_conv_in1;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in1_1_1_process;


  write_AXI_pu_conv_in1 <= std_logic_vector(data_reg_AXI_pu_conv_in1_1_1);

  
  decode_sel_AXI_pu_conv_in2_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0042#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in2_1_1 <= decode_sel_AXI_pu_conv_in2_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in2 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in2_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in2_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in2_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in2_1_1 <= data_in_AXI_pu_conv_in2;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in2_1_1_process;


  write_AXI_pu_conv_in2 <= std_logic_vector(data_reg_AXI_pu_conv_in2_1_1);

  
  decode_sel_AXI_pu_conv_in3_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0043#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in3_1_1 <= decode_sel_AXI_pu_conv_in3_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in3 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in3_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in3_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in3_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in3_1_1 <= data_in_AXI_pu_conv_in3;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in3_1_1_process;


  write_AXI_pu_conv_in3 <= std_logic_vector(data_reg_AXI_pu_conv_in3_1_1);

  
  decode_sel_AXI_pu_conv_in4_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0044#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in4_1_1 <= decode_sel_AXI_pu_conv_in4_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in4 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in4_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in4_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in4_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in4_1_1 <= data_in_AXI_pu_conv_in4;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in4_1_1_process;


  write_AXI_pu_conv_in4 <= std_logic_vector(data_reg_AXI_pu_conv_in4_1_1);

  
  decode_sel_AXI_pu_conv_in5_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0045#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in5_1_1 <= decode_sel_AXI_pu_conv_in5_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in5 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in5_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in5_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in5_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in5_1_1 <= data_in_AXI_pu_conv_in5;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in5_1_1_process;


  write_AXI_pu_conv_in5 <= std_logic_vector(data_reg_AXI_pu_conv_in5_1_1);

  
  decode_sel_AXI_pu_conv_in6_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0046#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in6_1_1 <= decode_sel_AXI_pu_conv_in6_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in6 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in6_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in6_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in6_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in6_1_1 <= data_in_AXI_pu_conv_in6;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in6_1_1_process;


  write_AXI_pu_conv_in6 <= std_logic_vector(data_reg_AXI_pu_conv_in6_1_1);

  
  decode_sel_AXI_pu_conv_in7_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0047#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in7_1_1 <= decode_sel_AXI_pu_conv_in7_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in7 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in7_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in7_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in7_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in7_1_1 <= data_in_AXI_pu_conv_in7;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in7_1_1_process;


  write_AXI_pu_conv_in7 <= std_logic_vector(data_reg_AXI_pu_conv_in7_1_1);

  
  decode_sel_AXI_pu_conv_in8_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0048#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in8_1_1 <= decode_sel_AXI_pu_conv_in8_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in8 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in8_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in8_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in8_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in8_1_1 <= data_in_AXI_pu_conv_in8;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in8_1_1_process;


  write_AXI_pu_conv_in8 <= std_logic_vector(data_reg_AXI_pu_conv_in8_1_1);

  
  decode_sel_AXI_pu_conv_in9_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0049#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in9_1_1 <= decode_sel_AXI_pu_conv_in9_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in9 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in9_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in9_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in9_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in9_1_1 <= data_in_AXI_pu_conv_in9;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in9_1_1_process;


  write_AXI_pu_conv_in9 <= std_logic_vector(data_reg_AXI_pu_conv_in9_1_1);

  
  decode_sel_AXI_pu_conv_in10_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004A#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in10_1_1 <= decode_sel_AXI_pu_conv_in10_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in10 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in10_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in10_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in10_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in10_1_1 <= data_in_AXI_pu_conv_in10;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in10_1_1_process;


  write_AXI_pu_conv_in10 <= std_logic_vector(data_reg_AXI_pu_conv_in10_1_1);

  
  decode_sel_AXI_pu_conv_in11_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004B#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in11_1_1 <= decode_sel_AXI_pu_conv_in11_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in11 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in11_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in11_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in11_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in11_1_1 <= data_in_AXI_pu_conv_in11;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in11_1_1_process;


  write_AXI_pu_conv_in11 <= std_logic_vector(data_reg_AXI_pu_conv_in11_1_1);

  
  decode_sel_AXI_pu_conv_in12_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004C#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in12_1_1 <= decode_sel_AXI_pu_conv_in12_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in12 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in12_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in12_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in12_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in12_1_1 <= data_in_AXI_pu_conv_in12;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in12_1_1_process;


  write_AXI_pu_conv_in12 <= std_logic_vector(data_reg_AXI_pu_conv_in12_1_1);

  
  decode_sel_AXI_pu_conv_in13_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004D#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in13_1_1 <= decode_sel_AXI_pu_conv_in13_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in13 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in13_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in13_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in13_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in13_1_1 <= data_in_AXI_pu_conv_in13;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in13_1_1_process;


  write_AXI_pu_conv_in13 <= std_logic_vector(data_reg_AXI_pu_conv_in13_1_1);

  
  decode_sel_AXI_pu_conv_in14_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004E#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in14_1_1 <= decode_sel_AXI_pu_conv_in14_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in14 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in14_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in14_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in14_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in14_1_1 <= data_in_AXI_pu_conv_in14;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in14_1_1_process;


  write_AXI_pu_conv_in14 <= std_logic_vector(data_reg_AXI_pu_conv_in14_1_1);

  
  decode_sel_AXI_pu_conv_in15_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#004F#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in15_1_1 <= decode_sel_AXI_pu_conv_in15_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in15 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in15_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in15_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in15_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in15_1_1 <= data_in_AXI_pu_conv_in15;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in15_1_1_process;


  write_AXI_pu_conv_in15 <= std_logic_vector(data_reg_AXI_pu_conv_in15_1_1);

  
  decode_sel_AXI_pu_conv_in16_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0050#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in16_1_1 <= decode_sel_AXI_pu_conv_in16_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in16 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in16_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in16_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in16_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in16_1_1 <= data_in_AXI_pu_conv_in16;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in16_1_1_process;


  write_AXI_pu_conv_in16 <= std_logic_vector(data_reg_AXI_pu_conv_in16_1_1);

  
  decode_sel_AXI_pu_conv_in17_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0051#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in17_1_1 <= decode_sel_AXI_pu_conv_in17_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in17 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in17_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in17_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in17_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in17_1_1 <= data_in_AXI_pu_conv_in17;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in17_1_1_process;


  write_AXI_pu_conv_in17 <= std_logic_vector(data_reg_AXI_pu_conv_in17_1_1);

  
  decode_sel_AXI_pu_conv_in18_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0052#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in18_1_1 <= decode_sel_AXI_pu_conv_in18_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in18 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in18_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in18_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in18_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in18_1_1 <= data_in_AXI_pu_conv_in18;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in18_1_1_process;


  write_AXI_pu_conv_in18 <= std_logic_vector(data_reg_AXI_pu_conv_in18_1_1);

  
  decode_sel_AXI_pu_conv_in19_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0053#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in19_1_1 <= decode_sel_AXI_pu_conv_in19_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in19 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in19_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in19_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in19_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in19_1_1 <= data_in_AXI_pu_conv_in19;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in19_1_1_process;


  write_AXI_pu_conv_in19 <= std_logic_vector(data_reg_AXI_pu_conv_in19_1_1);

  
  decode_sel_AXI_pu_conv_in20_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0054#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in20_1_1 <= decode_sel_AXI_pu_conv_in20_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in20 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in20_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in20_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in20_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in20_1_1 <= data_in_AXI_pu_conv_in20;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in20_1_1_process;


  write_AXI_pu_conv_in20 <= std_logic_vector(data_reg_AXI_pu_conv_in20_1_1);

  
  decode_sel_AXI_pu_conv_in21_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0055#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in21_1_1 <= decode_sel_AXI_pu_conv_in21_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in21 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in21_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in21_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in21_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in21_1_1 <= data_in_AXI_pu_conv_in21;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in21_1_1_process;


  write_AXI_pu_conv_in21 <= std_logic_vector(data_reg_AXI_pu_conv_in21_1_1);

  
  decode_sel_AXI_pu_conv_in22_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0056#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in22_1_1 <= decode_sel_AXI_pu_conv_in22_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in22 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in22_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in22_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in22_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in22_1_1 <= data_in_AXI_pu_conv_in22;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in22_1_1_process;


  write_AXI_pu_conv_in22 <= std_logic_vector(data_reg_AXI_pu_conv_in22_1_1);

  
  decode_sel_AXI_pu_conv_in23_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0057#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in23_1_1 <= decode_sel_AXI_pu_conv_in23_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in23 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in23_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in23_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in23_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in23_1_1 <= data_in_AXI_pu_conv_in23;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in23_1_1_process;


  write_AXI_pu_conv_in23 <= std_logic_vector(data_reg_AXI_pu_conv_in23_1_1);

  
  decode_sel_AXI_pu_conv_in24_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0058#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in24_1_1 <= decode_sel_AXI_pu_conv_in24_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in24 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in24_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in24_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in24_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in24_1_1 <= data_in_AXI_pu_conv_in24;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in24_1_1_process;


  write_AXI_pu_conv_in24 <= std_logic_vector(data_reg_AXI_pu_conv_in24_1_1);

  
  decode_sel_AXI_pu_conv_in25_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#0059#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in25_1_1 <= decode_sel_AXI_pu_conv_in25_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in25 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in25_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in25_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in25_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in25_1_1 <= data_in_AXI_pu_conv_in25;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in25_1_1_process;


  write_AXI_pu_conv_in25 <= std_logic_vector(data_reg_AXI_pu_conv_in25_1_1);

  
  decode_sel_AXI_pu_conv_in26_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005A#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in26_1_1 <= decode_sel_AXI_pu_conv_in26_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in26 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in26_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in26_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in26_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in26_1_1 <= data_in_AXI_pu_conv_in26;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in26_1_1_process;


  write_AXI_pu_conv_in26 <= std_logic_vector(data_reg_AXI_pu_conv_in26_1_1);

  
  decode_sel_AXI_pu_conv_in27_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005B#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in27_1_1 <= decode_sel_AXI_pu_conv_in27_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in27 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in27_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in27_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in27_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in27_1_1 <= data_in_AXI_pu_conv_in27;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in27_1_1_process;


  write_AXI_pu_conv_in27 <= std_logic_vector(data_reg_AXI_pu_conv_in27_1_1);

  
  decode_sel_AXI_pu_conv_in28_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005C#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in28_1_1 <= decode_sel_AXI_pu_conv_in28_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in28 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in28_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in28_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in28_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in28_1_1 <= data_in_AXI_pu_conv_in28;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in28_1_1_process;


  write_AXI_pu_conv_in28 <= std_logic_vector(data_reg_AXI_pu_conv_in28_1_1);

  
  decode_sel_AXI_pu_conv_in29_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005D#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in29_1_1 <= decode_sel_AXI_pu_conv_in29_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in29 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in29_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in29_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in29_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in29_1_1 <= data_in_AXI_pu_conv_in29;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in29_1_1_process;


  write_AXI_pu_conv_in29 <= std_logic_vector(data_reg_AXI_pu_conv_in29_1_1);

  
  decode_sel_AXI_pu_conv_in30_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005E#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in30_1_1 <= decode_sel_AXI_pu_conv_in30_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in30 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in30_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in30_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in30_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in30_1_1 <= data_in_AXI_pu_conv_in30;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in30_1_1_process;


  write_AXI_pu_conv_in30 <= std_logic_vector(data_reg_AXI_pu_conv_in30_1_1);

  
  decode_sel_AXI_pu_conv_in31_1_1 <= '1' WHEN addr_sel_unsigned = to_unsigned(16#005F#, 14) ELSE
      '0';

  reg_enb_AXI_pu_conv_in31_1_1 <= decode_sel_AXI_pu_conv_in31_1_1 AND wr_enb;

  data_in_AXI_pu_conv_in31 <= data_write_unsigned(17 DOWNTO 0);

  reg_AXI_pu_conv_in31_1_1_process : PROCESS (clk)
  BEGIN
    IF clk'EVENT AND clk = '1' THEN
      IF reset = '1' THEN
        data_reg_AXI_pu_conv_in31_1_1 <= to_unsigned(16#00000#, 18);
      ELSIF enb = '1' AND reg_enb_AXI_pu_conv_in31_1_1 = '1' THEN
        data_reg_AXI_pu_conv_in31_1_1 <= data_in_AXI_pu_conv_in31;
      END IF;
    END IF;
  END PROCESS reg_AXI_pu_conv_in31_1_1_process;


  write_AXI_pu_conv_in31 <= std_logic_vector(data_reg_AXI_pu_conv_in31_1_1);

END rtl;

