

================================================================
== Vivado HLS Report for 'i_max_pooling2'
================================================================
* Date:           Sun Oct 30 17:24:54 2022

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  17641|  17641|  17641|  17641|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |             |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  17640|  17640|        15|          -|          -|  1176|    no    |
        | + Loop 1.1  |      9|      9|         4|          2|          1|     4|    yes   |
        +-------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    504|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      0|      66|    239|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    191|    -|
|Register         |        -|      -|     223|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     289|    934|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E| FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |lenet_top_fcmp_32dEe_U38  |lenet_top_fcmp_32dEe  |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+
    |Total                     |                      |        0|      0|  66|  239|    0|
    +--------------------------+----------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln33_fu_239_p2       |     +    |      0|  0|  13|          11|           1|
    |add_ln34_1_fu_677_p2     |     +    |      0|  0|  15|           1|           8|
    |add_ln39_1_fu_468_p2     |     +    |      0|  0|  12|           3|           1|
    |add_ln39_fu_506_p2       |     +    |      0|  0|  15|           5|           5|
    |add_ln42_1_fu_528_p2     |     +    |      0|  0|  15|           5|           5|
    |add_ln42_2_fu_560_p2     |     +    |      0|  0|  17|          14|          14|
    |add_ln42_fu_515_p2       |     +    |      0|  0|  14|          10|          10|
    |add_ln45_1_fu_667_p2     |     +    |      0|  0|  12|          12|          12|
    |add_ln45_fu_418_p2       |     +    |      0|  0|  15|           9|           9|
    |c_fu_251_p2              |     +    |      0|  0|  12|           1|           3|
    |h_fu_371_p2              |     +    |      0|  0|  13|           1|           4|
    |i_fu_474_p2              |     +    |      0|  0|  10|           1|           2|
    |j_fu_571_p2              |     +    |      0|  0|  10|           1|           2|
    |w_fu_672_p2              |     +    |      0|  0|  13|           1|           4|
    |sub_ln42_1_fu_551_p2     |     -    |      0|  0|  17|          14|          14|
    |sub_ln42_fu_295_p2       |     -    |      0|  0|  15|           9|           9|
    |sub_ln45_1_fu_448_p2     |     -    |      0|  0|  12|          12|          12|
    |sub_ln45_fu_329_p2       |     -    |      0|  0|  15|           8|           8|
    |and_ln42_1_fu_651_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln42_2_fu_365_p2     |    and   |      0|  0|   2|           1|           1|
    |and_ln42_fu_645_p2       |    and   |      0|  0|   2|           1|           1|
    |and_ln44_fu_726_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln33_fu_233_p2      |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln34_fu_245_p2      |   icmp   |      0|  0|  11|           8|           7|
    |icmp_ln35_fu_359_p2      |   icmp   |      0|  0|   9|           4|           3|
    |icmp_ln39_fu_462_p2      |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln40_fu_480_p2      |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln42_1_fu_600_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln42_2_fu_627_p2    |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln42_3_fu_633_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln42_fu_594_p2      |   icmp   |      0|  0|  11|           8|           2|
    |icmp_ln44_1_fu_714_p2    |   icmp   |      0|  0|  18|          23|           1|
    |icmp_ln44_fu_708_p2      |   icmp   |      0|  0|  11|           8|           2|
    |or_ln34_fu_377_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln42_1_fu_639_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln42_fu_623_p2        |    or    |      0|  0|   2|           1|           1|
    |or_ln44_fu_720_p2        |    or    |      0|  0|   2|           1|           1|
    |max_value_fu_657_p3      |  select  |      0|  0|  32|           1|          32|
    |output_r_d0              |  select  |      0|  0|  32|           1|          32|
    |select_ln34_1_fu_398_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln34_2_fu_406_p3  |  select  |      0|  0|   4|           1|           4|
    |select_ln34_3_fu_683_p3  |  select  |      0|  0|   8|           1|           1|
    |select_ln34_fu_382_p3    |  select  |      0|  0|   4|           1|           1|
    |select_ln39_1_fu_494_p3  |  select  |      0|  0|   2|           1|           2|
    |select_ln39_fu_486_p3    |  select  |      0|  0|   2|           1|           1|
    |select_ln42_1_fu_264_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln42_2_fu_347_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln42_fu_257_p3    |  select  |      0|  0|   4|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln42_fu_354_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 504|         260|         255|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  44|          9|    1|          9|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_196_p4             |   9|          2|    2|          4|
    |ap_phi_mux_indvar_flatten_phi_fu_185_p4  |   9|          2|    3|          6|
    |ap_phi_mux_j_0_phi_fu_219_p4             |   9|          2|    2|          4|
    |c_0_reg_133                              |   9|          2|    3|          6|
    |grp_fu_226_p0                            |  15|          3|   32|         96|
    |grp_fu_226_p1                            |  15|          3|   32|         96|
    |h_0_reg_157                              |   9|          2|    4|          8|
    |i_0_reg_192                              |   9|          2|    2|          4|
    |indvar_flatten24_reg_122                 |   9|          2|   11|         22|
    |indvar_flatten6_reg_145                  |   9|          2|    8|         16|
    |indvar_flatten_reg_181                   |   9|          2|    3|          6|
    |j_0_reg_215                              |   9|          2|    2|          4|
    |max_value_1_reg_203                      |   9|          2|   32|         64|
    |w_0_reg_169                              |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 191|         41|  142|        355|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln33_reg_747                 |  11|   0|   11|          0|
    |add_ln39_1_reg_802               |   3|   0|    3|          0|
    |add_ln42_1_reg_827               |   5|   0|    5|          0|
    |add_ln42_reg_817                 |  10|   0|   10|          0|
    |add_ln45_1_reg_864               |  12|   0|   12|          0|
    |ap_CS_fsm                        |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |c_0_reg_133                      |   3|   0|    3|          0|
    |h_0_reg_157                      |   4|   0|    4|          0|
    |i_0_reg_192                      |   2|   0|    2|          0|
    |icmp_ln34_reg_752                |   1|   0|    1|          0|
    |icmp_ln39_reg_798                |   1|   0|    1|          0|
    |icmp_ln39_reg_798_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln42_1_reg_854              |   1|   0|    1|          0|
    |icmp_ln42_reg_849                |   1|   0|    1|          0|
    |indvar_flatten24_reg_122         |  11|   0|   11|          0|
    |indvar_flatten6_reg_145          |   8|   0|    8|          0|
    |indvar_flatten_reg_181           |   3|   0|    3|          0|
    |input_load_reg_842               |  32|   0|   32|          0|
    |j_0_reg_215                      |   2|   0|    2|          0|
    |j_reg_837                        |   2|   0|    2|          0|
    |max_value_1_reg_203              |  32|   0|   32|          0|
    |select_ln34_1_reg_778            |   4|   0|    5|          1|
    |select_ln34_2_reg_783            |   4|   0|    4|          0|
    |select_ln34_3_reg_874            |   8|   0|    8|          0|
    |select_ln34_reg_772              |   4|   0|    4|          0|
    |select_ln39_1_reg_812            |   2|   0|    2|          0|
    |select_ln39_reg_807              |   2|   0|    2|          0|
    |select_ln42_1_reg_762            |   3|   0|    3|          0|
    |sext_ln42_reg_767                |   8|   0|   10|          2|
    |shl_ln42_1_reg_793               |   4|   0|    5|          1|
    |sub_ln45_1_reg_788               |  11|   0|   12|          1|
    |tmp_6_reg_879                    |   1|   0|    1|          0|
    |trunc_ln42_reg_822               |   9|   0|    9|          0|
    |w_0_reg_169                      |   4|   0|    4|          0|
    |w_reg_869                        |   4|   0|    4|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 223|   0|  228|          5|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_done            | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | i_max_pooling2 | return value |
|input_r_address0   | out |   13|  ap_memory |     input_r    |     array    |
|input_r_ce0        | out |    1|  ap_memory |     input_r    |     array    |
|input_r_q0         |  in |   32|  ap_memory |     input_r    |     array    |
|output_r_address0  | out |   11|  ap_memory |    output_r    |     array    |
|output_r_ce0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_we0       | out |    1|  ap_memory |    output_r    |     array    |
|output_r_d0        | out |   32|  ap_memory |    output_r    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

