 * building risc-v musl regression
 * go ahead and use allocSentinel now that the stage1 bug is fixed
 * audit the base cache hash
