<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>liblpc23xx: lpc23xx.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javaScript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body onload='searchBox.OnSelectItem(0);'>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript"><!--
var searchBox = new SearchBox("searchBox", "search",false,'Search');
--></script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
      <li id="searchli">
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div class="navpath">
    <ul>
      <li><a class="el" href="dir_5b00f0c24c3a30de4551fb4081b83f64.html">include</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#define-members">Defines</a>  </div>
  <div class="headertitle">
<h1>lpc23xx.h File Reference</h1>  </div>
</div>
<div class="contents">

<p><a href="lpc23xx_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0dc0277ed0f4115611ee82a60b5114a8">SCB_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE01FC000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1faec0e736c4b1230adfb1722e82706f">MEMMAP</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5f8241693e932c71cda127e11d38184f">MAMCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac1227157e9ba57d2fe6d024b859bdae2">MAMTIM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a82f48e2691d53458741663e593cf7e43">PLLCON</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(SCB_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a86a96d4f7bbd5859efb50d95e843a453">PLLCFG</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(SCB_BASE_ADDR + 0x084))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae729ecec265b8f3cc14218bf2811c725">PLLSTAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(SCB_BASE_ADDR + 0x088))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8df6957082139d54e86014261f88a76f">PLLFEED</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(SCB_BASE_ADDR + 0x08C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abb1322d5f790b9bea8376c697a5c9ef0">PCON</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x0C0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aca7c245b2477a5abdec386b73bda1d15">PCONP</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x0C4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aee8a2a7239bf63337907dc502353af1e">CCLKCFG</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x104))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8c4499c94daa261f5eed0a6e056961c2">USBCLKCFG</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x108))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a18eab6dd489f80a89116833d4414dc48">CLKSRCSEL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x10C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a167b50553acb4e046369d7f561310256">IRCTRIM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1A4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a49def446e302ba44f9fa2af86e7e00f5">PCLKSEL0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1A8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae99d1dda9b3051054ac019a697495268">PCLKSEL1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1AC))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8cc44522d2f5b706b3af5b839c0ba3ff">EXTINT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x140))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a426c0653be664fad1f2f048880a434a2">INTWAKE</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x144))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6b7d1399a94b686e878b95b16b46ff4a">EXTMODE</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x148))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac9d407f43c17d5499f0d9ccd9acbf256">EXTPOLAR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x14C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9a1f1399ce8c6359561c1b6e75ee8282">RSIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x180))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae9297baf6eb58a7422ef42c5a837056b">RSID</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x180))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaa2b8e5ff78dd0f63577ef5130ab9222">AHBCFG1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x188))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ace5e0e389a80569dbb9d98926a8d9a32">AHBCFG2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x18C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a57d06a9e6a8f5abc296f987d4552894c">SCS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1A0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aedb90f2fcd42eef8780d28659fbdf3ce">VIC_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xFFFFF000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0b5f296231f7e211bddb891e7ee2d9d0">VICIRQStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aed6e6e2e1a790d696d8aed8960214271">VICFIQStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a203c9a566caee3fb243e45e1dee0aee5">VICRawIntr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a87f793a1b9254ca2dec755c61184a715">VICIntSelect</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a280555cbadcb52f8ba9cb51a19410fbc">VICIntEnable</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1b9a57c489e3049aa04f77fbdc85b824">VICIntEnClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af9c817ab549e08440ad18a4bf117a321">VICSoftInt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a72d8c7fd4ffe5a7330f1708e7670b22e">VICSoftIntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a90c4ee6fd15e5853fcea07b093301531">VICProtection</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1f2e1b2bad88f2ffefe6323e279a0391">VICSWPriorityMask</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a85e25e831bb24ac9ce421e68abb6a6ed">VICVectAddr0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x100))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a91b399987809e91fa1a0d93dc8e2e680">VICVectAddr1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x104))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aef69ec5e987e5037ba5085f79f2c2b06">VICVectAddr2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x108))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a84e7299ab92f39cd939911e6c0bdd237">VICVectAddr3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x10C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaed00aa5190e457cecf1dba76db581e5">VICVectAddr4</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x110))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac91b56fa64c1df1ee10d3f16f9759b03">VICVectAddr5</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x114))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4eb76fd8bd712b5a509de4b6346906e0">VICVectAddr6</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x118))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a54c71fa6073afd8e01c8284049ee1b30">VICVectAddr7</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x11C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a35dd7bc378e38d32531c13b659f2635c">VICVectAddr8</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x120))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a87a152c7325c92e2dfda4345a47df90f">VICVectAddr9</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x124))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abdb80dc27da98460a7ecd37f86bae79b">VICVectAddr10</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x128))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a248f13b37d0ff6933c5df70a7f4d97a5">VICVectAddr11</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x12C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8320e9fafd212820fa231355ef3560d7">VICVectAddr12</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x130))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a31c626ea441d4118c78ed6493a586d2a">VICVectAddr13</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x134))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a37bc90e0836e00ed1a3e0b4c543cfc0e">VICVectAddr14</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x138))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af638016eb18c545b198b4cfa387b16d8">VICVectAddr15</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x13C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6e97ec095f58cc4d5df581755d7c3e31">VICVectAddr16</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x140))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8c5eaff0305eb6e4cfd27b827c87e99e">VICVectAddr17</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x144))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af39b3bd1a84e35f274b0d5664b080459">VICVectAddr18</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x148))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9ac18dabe66a0657ed4de95d09c57d35">VICVectAddr19</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x14C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a557042fbfea44babfb02f1fa92551f66">VICVectAddr20</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x150))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2d3c87a6813b8eb0f73f506b8b95e96f">VICVectAddr21</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x154))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa29860ba98ed39eddebd69fbfa97fa02">VICVectAddr22</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x158))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9e01fa22d6cbf6cb0b7f9980d9c041b0">VICVectAddr23</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x15C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a801a680006e01bb97dc4aa4e413396f6">VICVectAddr24</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x160))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1ab788269b348588e55e04015397c4dd">VICVectAddr25</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x164))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a93a9f7f63ff85a943af27d36c601e517">VICVectAddr26</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x168))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afc8880f1c35f1da42fbc52b3cb3d16a9">VICVectAddr27</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x16C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a688d705b146ef3c8f0f962e4c6675fd0">VICVectAddr28</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x170))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af153a9c71a96b501a092a51e512f35f6">VICVectAddr29</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x174))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a89fd6004b8053d203d7876e9f6189ca8">VICVectAddr30</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x178))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a00d717151504cf263dcb2ebb52d869e5">VICVectAddr31</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x17C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a54104c6b21fb073501ef551c5cd87039">VICVectPriority0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x200))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac742121477a1b32ecdddf8843ae6d770">VICVectPriority1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x204))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a803bf86a5eb441f622982ac0908497bc">VICVectPriority2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x208))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aba59e61e6bc43cc408a04e181b76cf3f">VICVectPriority3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x20C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a52a7f5d9d2a2bafa224b5237addbb940">VICVectPriority4</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x210))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a69653dc62eb65ec51d3bc702e81f23ad">VICVectPriority5</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x214))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab1ddc6ee5a4838342b570fe60f575b84">VICVectPriority6</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x218))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae976fa42d85566316ae7db161481f553">VICVectPriority7</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x21C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a47b69918c7c6b39c5001f3ce5679ff98">VICVectPriority8</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x220))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad8538a3a570436d2bf41ba8fe16c1ab2">VICVectPriority9</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x224))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aba920ff109e2a3a18fa180dc5da50a82">VICVectPriority10</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x228))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad4fc617f9fd332b742acf56da61a0962">VICVectPriority11</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x22C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a82662e507bde4cbc1611603e9121467a">VICVectPriority12</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x230))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a82cb2c48ab06464464a6d141a1ab8a10">VICVectPriority13</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x234))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8359b2b3eb6c2b4f1f378a3455d22d84">VICVectPriority14</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x238))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8c193c62762f56b7378f0ebf2148b3b2">VICVectPriority15</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x23C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a56f16d659b74674e284ae053622b9df8">VICVectPriority16</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x240))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a23e41cefe1cc1aa91d7de9d35bdd4848">VICVectPriority17</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x244))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3ced2adc46534fa8b6036776fba77b69">VICVectPriority18</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x248))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abb298922637fefae3db431fa86a91f2b">VICVectPriority19</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x24C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6bd2f4b952afc15adc69bcbb2934dac5">VICVectPriority20</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x250))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a823fb5039934d5e20ce5c09b235da6da">VICVectPriority21</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x254))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afb0e2ef9108c4d29c1d44797115b9310">VICVectPriority22</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x258))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6a58a88005d0c102ca58ff5f00f8e03b">VICVectPriority23</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x25C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a640d760e41274e5ad8b4f4dd5cb19259">VICVectPriority24</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x260))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1831d26fd5edd45ca86705d1fcb8fa75">VICVectPriority25</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x264))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afab72836f7853eaedf0ed00a660e72b2">VICVectPriority26</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x268))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a918edfc042ce4506ccfe89243dbb9dda">VICVectPriority27</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x26C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3e727f8302546d175b3f28c11e54ecc1">VICVectPriority28</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x270))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a95bc9efc023fc0524d1e9c15c0bc0d85">VICVectPriority29</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x274))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af9b9541f80eef9ee708126279a681bd8">VICVectPriority30</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x278))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a99912f49ed8389a029e3fa0bbe1d71a2">VICVectPriority31</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x27C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8d368d4bedbb9471dc3da192e6c12484">VICAddress</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0xF00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ada354544e8e974756da477f6842034d4">PINCONN_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE002C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aff215b5e0d11d5a47354ecfad12a8902">PINSEL0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a030997bacf62a695152879b6be44c84c">PINSEL1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac43539e28c63bbab43998e0fde66a96f">PINSEL2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4f3826d0ca626fa50121b165841ece9e">PINSEL3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4f66e285e1b0ae7dbed4910861054c9e">PINSEL4</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a18b6991e5ddafcacf3d1e1bcbae85376">PINSEL5</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa39cd7997821dceab9766644b7cea17d">PINSEL6</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3802e1e7e5b5f02dbdbe1a45024c9c4b">PINSEL7</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ace0afbbeb6f1b02f248d18495c29f8e3">PINSEL8</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1b77a28a614a6cde822e2b44421d1e1d">PINSEL9</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5cd1476b3d8d84a10c46adc7a8feacb0">PINSEL10</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a38059134b0adaf25bb64ab021edfd5f4">PINMODE0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a289acb166f43c92d5a506cd01ecdfbc7">PINMODE1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x044))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1e102735ca34f2a7ad80d4057ca63e8f">PINMODE2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x048))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a69d534398605c600c32cda2def1a8f3a">PINMODE3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x04C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8c91299d8c6d1fb5a20d2177ecfd710b">PINMODE4</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5b545bfce7db8fd8bff1c273fd7d600e">PINMODE5</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x054))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a15392f94e9172cb6001a9b54daada614">PINMODE6</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x058))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad37cfb0eec829077f70eb760b3c6ccfd">PINMODE7</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x05C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab7df7007a47ee536c0d1d14efff86333">PINMODE8</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x060))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0a3b528e1f404977b12768942447edd0">PINMODE9</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x064))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a45d36b41a075f38c101d52a2224aede5">GPIO_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0028000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a38dd0b36089ddc91a9a8d160a14deef0">IOPIN0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae59e36a0559936fc523d1e789d73d867">IO0PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a79680f9f3b6f1f765ceb5849fe3e520d">IOSET0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aef8b1a758e54e0994ae8f495dad1d592">IO0SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a70f12b6d0574a6a3d095821f4d73de9d">IODIR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aacf5b0c18685afd32ed41af9c3934479">IO0DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8e6cb3bf6e92bcdbc07735e17e072cf2">IOCLR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2aad809a96f91f42efabb2b75c23773a">IO0CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aee913e602697110f987df4de4d0df5f8">IOPIN1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adf8e57f2d80f6da1024636948d1f2438">IO1PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a099509e8cdef2dd5640479b951473b0a">IOSET1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac128251b4ae8d958ce27236ad9dd2a0d">IO1SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a44e84c559a5497e4711e141d5a8e937c">IODIR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac181571868f065174ab2d366611a6ce1">IO1DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a23d17def1b57a0912085f27bbce2b330">IOCLR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2ebbd9fce18e5ae73751ed93d0b2f70b">IO1CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab48ffec29834d789a81ed5570fe6059c">IO0IntEnR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x090))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6b2a987d668261756cd4e9818486bb6a">IO0IntEnF</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x094))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a24d2eefab69ce973ad5d230bce74f539">IO0IntStatR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x084))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8e4f9278e7f659221c30a83b8f1f5154">IO0IntStatF</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x088))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a09d8afb65cfc45f7a48e686c7ce22a7b">IO0IntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x08C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8f289a67e91a7c274b170f777e33f273">IO2IntEnR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0B0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa11ee069da6b1df9215bb02c1a9ebe73">IO2IntEnF</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0B4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7d6458a0cb6f4fa9d1217a693ecbbfd9">IO2IntStatR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0A4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a18fe48cfcc1715c0340d69398f072c99">IO2IntStatF</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0A8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a72c9459d1e272c34972452fcdb81e425">IO2IntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0AC))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a292ecfd8006cce0eae9883cf03441615">IOIntStat</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a60a0e564a0f3d5f16c39e84a262650e1">PARTCFG_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0x3FFF8000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2b789c9fbacae63df8f5366cbb11bc01">PARTCFG</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PARTCFG_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3fbba921d157c2d51789d17deb312173">FIO_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0x3FFFC000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5ecdb9b0bd11b7dfefb4decf8337ccbd">FIO0DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0af2c8f6a95a766b32d8709fafac6baa">FIO0MASK</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aafe04ef1d09547bd16547b800b4df5a1">FIO0PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeb77ecb736828882a0b80e33a7adf644">FIO0SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a32e958c8a285f756cd11f3f340f6494c">FIO0CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aae81a3484deff18fa81de0ac8de3ab40">FIO1DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a13f214cea0d3f874820bd4548c46a7f0">FIO1MASK</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab97ddb2da2dd1db899d7b4750548f798">FIO1PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa94d97e600385d0fde769e11f302cd1c">FIO1SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abcc77d889363cff115e5a530fa76625f">FIO1CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a75b59afafb28de1fa7107c3db1cbfc0a">FIO2DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad27e95ce6805c27eef26ea73ceb023bd">FIO2MASK</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3231320a27b790a99f2d28fc5d32b33c">FIO2PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x054))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeb2827cc8f7918902c58cdc9960e840d">FIO2SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x058))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1195f7a120c7cb4f8fbb23b72e8ec037">FIO2CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x05C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1083e6b4f9db146360ddd0dcd0a9dd39">FIO3DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x060))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9f4d031bd0cbecf049e020fbd3b85944">FIO3MASK</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3656d6446be846bded1ddf3bbb1f069c">FIO3PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x074))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7b26871215344e5a9df44d7093240432">FIO3SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x078))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab64a776a181a354a850222009357a294">FIO3CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x07C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af2517ae60d5d5039a5218bcd6a4ca3d1">FIO4DIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a58bbc88f8e37e7c69525a3ed50b13647">FIO4MASK</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x090))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeaa168fd9ed723f7755daeb0ada32477">FIO4PIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x094))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3ea2ecaf667403aca71e0fee158e7e4a">FIO4SET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x098))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6a284339302a53d41530effeafb6663d">FIO4CLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x09C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6024dedde806219cdc13ac2448e517f7">FIO0DIR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1a942184d612559007652f84d7fcc00d">FIO1DIR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8371e85b27106e24eed2eec806e7572e">FIO2DIR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5f205c99308d4ac53c7e8f9f704c22d9">FIO3DIR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x060))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a473fa5dff65f2dce6df3dec0df12e50b">FIO4DIR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0dfe53d7d7743664b3661fb5c888172a">FIO0DIR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x001))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a159bb9da759f2f36aeef50fada446657">FIO1DIR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x021))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae43619d20b6cccbf77b38cb51974afe1">FIO2DIR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x041))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afa11b3434e555dbce7d5aa9df45566fc">FIO3DIR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x061))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa521f372891546d25444f54a4043d7aa">FIO4DIR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x081))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5e3ec787332d7951da3cab7d423546c8">FIO0DIR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x002))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad4cbd7ccd3a8071640f1aa70e1b84a7f">FIO1DIR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x022))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8ea51f180c8cb3805e3c90044ed347d9">FIO2DIR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x042))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1a2e932c711dcc7ecb0184960fe6f347">FIO3DIR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x062))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0822392d43703e9465dca05f0ec1e15e">FIO4DIR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x082))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8c8521bfec602f183efe5b47b2ed3a15">FIO0DIR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x003))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6db1499e58ca946b6eff6ce343e67db4">FIO1DIR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x023))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad7b5dc8c40c055c156ce404bc0107618">FIO2DIR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x043))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6874a477197f78f8c2cc972504c0e048">FIO3DIR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x063))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7cacd6b16884af9f0d85a723d8770f40">FIO4DIR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x083))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae46f211e46ed9a330348610e6f701f5d">FIO0DIRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a11c9b313fe29cafb60b35be032da8258">FIO1DIRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a30dfe33bb4f437db23a506fa25c8b6a2">FIO2DIRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2c0860fd431e8f93de0789cb5d8c0031">FIO3DIRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x060))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab8f76a61eae7f51bec492981fd9cd538">FIO4DIRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5ab399175bcc80582dee4c2ade4692b4">FIO0DIRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x002))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8fe45ace67d60ccfaa65df5efc476ab4">FIO1DIRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x022))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4ee4e0d9bb8165572c77a3378bffd977">FIO2DIRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x042))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad10fae6c925cf5be068b8673e6abbaaa">FIO3DIRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x062))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a49b2d3face4748f3d72da9ba73d787d7">FIO4DIRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x082))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad35d1ee2bef886f2842bf4e98a3f4d9c">FIO0MASK0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a494315aaa4ca12914bf9e48c178165a4">FIO1MASK0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae462d5441867fc184e7d1ef60fab6fe1">FIO2MASK0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3ee71b2112fef0e268adb0ab2ea267f2">FIO3MASK0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a142ac54bc7ffd35f5f211bfe69248342">FIO4MASK0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x090))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4ea9f0226332072fe73814da39048f77">FIO0MASK1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x011))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a23d8ecf9a2e3242c6361700dbde85590">FIO1MASK1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x021))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a01d4487de6b22ebb191d67ee5b0b7e58">FIO2MASK1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x051))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab139db94fa56f733dae4803b012d1e9c">FIO3MASK1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x071))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeaea4bf025e563b208ba6e22c2188d9a">FIO4MASK1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x091))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a69c1024c4f3dcb64fe5f83d50f9b5497">FIO0MASK2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x012))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4bceb523c4218fd7f93935a858a4335e">FIO1MASK2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x032))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a631fa02329d50bf9185b874558bad783">FIO2MASK2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x052))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a11920cb2a2e2e4234f171dcd702339a5">FIO3MASK2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x072))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9f1f533a290a880070795d7da78e2c2b">FIO4MASK2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x092))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a72e1bcc80ce43e9541ee5086b196881c">FIO0MASK3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x013))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aac1512ad6a6fe8ebbec3514a3df2283c">FIO1MASK3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x033))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0369667e6edce91f0fa7358386107d1a">FIO2MASK3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x053))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a443186f6820d1df3087bb54379eb64de">FIO3MASK3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x073))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a52cb51a91afbd14d9a3c493073b8e7a2">FIO4MASK3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x093))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2db09bd45262c4b0f82b228661fd520f">FIO0MASKL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abb6985eaf64b5c6f725139de681014fb">FIO1MASKL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9f3d1f6a875fa031efc1f4bab47330c2">FIO2MASKL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adca51b0d62b6b4fb0f91f7172babb516">FIO3MASKL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acf67278600b239c3841be08d1ce56286">FIO4MASKL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x090))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a099712b2e0a8661f3fd06310ca74313f">FIO0MASKU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x012))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a15ed1c7f79c21c0c9db2dc71da3f8b3b">FIO1MASKU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x032))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5078582ad6743fcbded1bf4537f937b8">FIO2MASKU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x052))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a29b027901c8512e37e771d871834bbb6">FIO3MASKU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x072))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abd33338c48984ab9b9292dc3ff7ecc3f">FIO4MASKU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x092))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa3e502e416ce05215b358f63a6350458">FIO0PIN0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adeaf8820052fbb192564488b179bca1d">FIO1PIN0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa9dc80dbdb8986b4658c50fc2f5eb44e">FIO2PIN0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x054))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af8a80d168e3d5cedcb57c0069b7a88f4">FIO3PIN0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x074))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2fd9321de6912e95044c750b46d3b0f1">FIO4PIN0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x094))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aec3cbb4aadad5e839c46a88e79235def">FIO0PIN1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x015))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4b0692dc48bc4d3a16033328b52e906f">FIO1PIN1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x025))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0819125e85bf212e84588420e5667771">FIO2PIN1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x055))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a08654d096e88cbe138ec2183a85bddce">FIO3PIN1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x075))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac6f041092aecda637317194e20a58012">FIO4PIN1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x095))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae4a9055080bd8a0dd9fef4f84655eb1c">FIO0PIN2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x016))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab21e0d511fd82e21c2b735ad6ec4557f">FIO1PIN2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x036))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a86df478762c1956caf2a13ca6834a4f3">FIO2PIN2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x056))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1d07d582c228fd1a9a59db4ff7a802e9">FIO3PIN2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x076))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af28f4e832a2e032c5c33beede185f7d3">FIO4PIN2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x096))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aac74bc09bb6be50be5a92f37bfaf368d">FIO0PIN3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x017))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2909af469021aec1dedf401fb5e897dc">FIO1PIN3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x037))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab355443de507ee270e170e1638be91a5">FIO2PIN3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x057))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a47e49a99283060d2e2d3edd8dc7e6632">FIO3PIN3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x077))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3c14758ee7e3f31e93bc2a22a5bce3a0">FIO4PIN3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x097))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa1161c502a00e178f8c24181a0e103ba">FIO0PINL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9372ee64b6e789f742e129da9e42612a">FIO1PINL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a18cc1c96af692fd97fa400f184e9f88e">FIO2PINL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x054))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a352387e998a9c63b15a0872ca6605015">FIO3PINL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x074))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3b6aaa6cdfb258ee7687dbf060a068e5">FIO4PINL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x094))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1a9929a7e790d5b40f0a5dc6be66ff05">FIO0PINU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x016))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a22a77fea5e7e96aeba1babd4b03bafc3">FIO1PINU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x036))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a17b04e8eb448c0cbe2640ce4be2178e2">FIO2PINU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x056))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3285eb90bb2c9c421ef5ced4ec9d0b8c">FIO3PINU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x076))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a74bd3f9fe632ef9509e61872910eef8c">FIO4PINU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x096))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abc5a21271607dc1426ccb7235f0ab03a">FIO0SET0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2269431a4845fe3cb6706c7a5b8e6b0b">FIO1SET0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a482b39dd84e6efeb9feda4b2cbee04ef">FIO2SET0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x058))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae82aff10fb020c5d4038a538837bb254">FIO3SET0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x078))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a95ff75140197f58af3d150612c5cff4f">FIO4SET0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x098))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a18db7dcbbab1a6844772427d400c2b51">FIO0SET1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x019))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a456179014bc2a33838948af72631e49d">FIO1SET1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x029))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a10067222b27fd3a51cc2a25ec26766ef">FIO2SET1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x059))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af3de86493c7ff6d89f773b9f2ab212cb">FIO3SET1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x079))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad2972c8bcbd8365c08bd608622486003">FIO4SET1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x099))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad55cb0e8ba1c48ebd940bc881439ac0d">FIO0SET2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a36c1507b935d9d1f3bbd9eb467d41a5a">FIO1SET2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a87a87b4e77d7624c626f601ff0089df6">FIO2SET2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a10cb1e7dd2d40d8a6befeaf26e611abe">FIO3SET2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6acfbf77608921bc4741f1090e50d7d3">FIO4SET2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a221919559cdc8c3496dfc395d9d59eb0">FIO0SET3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01B))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae1630e2e767466cec068e8e7f3e5049e">FIO1SET3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03B))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a14e0ffc79949128f0d199d058a426835">FIO2SET3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05B))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2dfc3b8d33a84bb50b012a4533b97351">FIO3SET3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07B))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab1fe21c07c16ed88b3ede7efe76e861b">FIO4SET3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09B))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0c81f5d08ab384fa3f2e65773352788a">FIO0SETL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad9952e2dc15a66ece9e7225406dde19c">FIO1SETL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a840aa85de19531e7c47bc0ee5e4644de">FIO2SETL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x058))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a364fdcf0bcb079b2f435990518a7ae5c">FIO3SETL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x078))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a233be106289eb89c3fcf6a1518fea702">FIO4SETL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x098))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a92e5572cceb6757704b53729547db273">FIO0SETU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x01A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4fff0fd5c35a6e1874d71088d625e9c5">FIO1SETU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x03A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aece476bc2b739e0a58231cc29d320da6">FIO2SETU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x05A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adaa0b534b773dc8f552cffd4be06e800">FIO3SETU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x07A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6314e5dcf627a67811002f769bcbd5ea">FIO4SETU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x09A))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8e5a3e053cf6f429163e4a686c39ef38">FIO0CLR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a55e55a2be93af5b11321cabe30a381b7">FIO1CLR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a83bf7bd4995713a22faccfc68a0ca6ec">FIO2CLR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a354af6b5289fe44eebe7504af0299bda">FIO3CLR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeff7f43c2485b9d6e0e3a8fd32757683">FIO4CLR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aadcb3254afec1ba262a4c248858b34a6">FIO0CLR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01D))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afb74195a3c53c3674d394d510efb689e">FIO1CLR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x02D))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2bc6a545f5e1616207c7ea610e938998">FIO2CLR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05D))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9ccc3b12b3c0ba26a63c6ebc75757021">FIO3CLR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07D))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a09951ad749690934178cc9d9753bed84">FIO4CLR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09D))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5f7e5efeba8bde2cba999e2c01fa6ced">FIO0CLR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2930364287237b9c9648772985332a93">FIO1CLR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae474c25bb08ce82cd92410b6019a75f2">FIO2CLR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1a7a4d8573cebcfb227ddc3fe1a63858">FIO3CLR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7bb00c4a2515fd900ea50f0bf9cf3143">FIO4CLR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa93da6ddf56c52b2a669aaa5abd331e3">FIO0CLR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01F))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a80790e434457c23ef3b83121b2d44cb9">FIO1CLR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03F))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6c862f58302d1e265297b023bf1b1c61">FIO2CLR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05F))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a28f99a4bca9ba138e3b99d81ea37bab9">FIO3CLR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07F))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a54ed30afd4c65f4f707157ed7319f2ed">FIO4CLR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09F))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae6eeb467744a7b35125c07bbae950517">FIO0CLRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae872d43c905b3ba9d7e69cc79b8e5b9f">FIO1CLRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a792108b016dcfc87694dc668c004d408">FIO2CLRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x05C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5eede7ce337f9b6d752b843fac97e103">FIO3CLRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x07C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7fa8669bacf724783b23650cc2b05fea">FIO4CLRL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x09C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a495687da44a467aa43994a1637b800d3">FIO0CLRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x01E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad823c094a473b08ecab428d19496b143">FIO1CLRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x03E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a42aa185aba0147616e65fea1d4a4143a">FIO2CLRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x05E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac5cbd019dd9f2b972ef4ba7cd2d72a76">FIO3CLRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x07E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4b4c7048ecc54896e2633e1682f44074">FIO4CLRU</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x09E))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab001a5ecd9b443f598529d69687500d5">EMC_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xFFE08000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a749d1c9a41046b0e699c0e76bef2b0ca">EMCControl</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaf8e8462cab9fd5a0a9f5735cb915f43">EMCStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a73835857bc788260e39a2fad9b416c1f">EMCConfig</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a97c1792c9711c91396e3555b7af4263c">EMCStaticExtendedWait</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac5d5e0248133df4bfcebf4fb432b0b52">EMCStaticConfig0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x200))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad08218462539de914d545c0267377fbd">EMCStaticWaitWen0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x204))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa30bb1c520d4dddbdcab7afa4a17605e">EMCStaticWaitOen0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x208))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af67390ccc0cfccc5f6220b914a74e9e2">EMCStaticWaitRd0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x20C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa4bcedf52b02d67327c4db1d72db1f03">EMCStaticWaitPage0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x210))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a26559f7c5c59f0c6d098ec48043f35b8">EMCStaticWaitWr0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x214))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad36d2179d60b25fb80ab240a90d21ac2">EMCStaticWaitTurn0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x218))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa650197b132610f042ce96f3e319cd76">EMCStaticConfig1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x220))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab39c6039016705acc24a2343fad721f8">EMCStaticWaitWen1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x224))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a68619fe9f7669100d60a97337c9f4780">EMCStaticWaitOen1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x228))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a52eaa3af467ec0e8af3e160e4a51eb3f">EMCStaticWaitRd1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x22C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aec2ed62bcf745b05a31400ed10e0168c">EMCStaticWaitPage1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x230))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5ba4d784e326289bdf9d8d5219875b4e">EMCStaticWaitWr1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x234))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a82290c45cc22907a09a020bb2b7cb6fb">EMCStaticWaitTurn1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x238))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af7bc92a27446332c063a696f34146ba6">TMR0_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0004000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae669c80390f9475369f2c4f48f7630b3">T0IR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0f7a4e745f989cba7121a2a089400243">T0TCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acc99e4d315de652060365cb4a634d071">T0TC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af0820bf2601acb2528db5ca569a67baf">T0PR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5f5b19ff825c0d2d71a088a5189a0db1">T0PC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a301ebbd28f97690cab064ef6ca985e01">T0MCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8bee2a36f8e241b9db3c9c7f87143a99">T0MR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afcda6dd57c1f5114f0574f9a8c668636">T0MR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af37e7fe881f158029616b5fe699dcd0b">T0MR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a91b36df698ef061e7a6a21226a4903f4">T0MR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5a2498c5217384197c415a4f860d7b7d">T0CCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a30e040cd93a01687d0444ebe8528cc96">T0CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2b8c430359234e8f74d0ff7270a73d31">T0CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3f7bfa7a4ec72334b5628f6f0b2276fa">T0EMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1dfe6470ef76d008806fc8b9f7428af9">T0CTCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aad3dc650b516f248d2a5cd3073d4e461">TMR1_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0008000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adb98681e25a22c370f83fe86a093de94">T1IR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a10ed50586274919ac0318a280d09ab30">T1TCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a17688b0757c26205ffffdd5549d9970f">T1TC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8f87cbff71173b0b6fc0494bc7e4a019">T1PR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9f3a3649d53d672c4345687f87167760">T1PC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a205889a7afd857ad3eb141308850f3f5">T1MCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af5ba753d0f5e3768bf5ffef897b9c409">T1MR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7edccdd1ca49c9cf4bdd1b2992ce1583">T1MR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8ea913f8ea4a5c82d24c9746ccb667bf">T1MR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7fea7562f22aa7455803cf9b33ecce5a">T1MR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a737ee7b9cfbee8d3bbb0abf66a34b9b5">T1CCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aada37f1a99a649cc0b1b7cba92119cec">T1CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad8140e19bb354413b32f222d2d6ac6dd">T1CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae67acb233642e3c0cf37c6599af4969f">T1EMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af5f4dd02c0c0835d84ed174f7c83d80b">T1CTCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa2cce130a875918cc633a38c65720654">TMR2_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0070000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa11666ae9e802f9b9dd84518f52f7cfb">T2IR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9eb3294a66cb96acaa94e5849576b20d">T2TCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x04))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad2968c558b55fa74142b31d9264fc7b6">T2TC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x08))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2ce4e3cc8aa3ef6da5e0d5066153c81f">T2PR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x0C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab0478579f7ce128c43a93b68a4974852">T2PC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x10))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8e86cc7926b1a34ccf96183f272ec8fc">T2MCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x14))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae9af312f9edd6c3e609484f9f6019456">T2MR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x18))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a94663f1f26d3d364e58e6d4908d4aa2c">T2MR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x1C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a197b1f31bb466d13777cb3ec482420b8">T2MR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x20))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acce9129f30e5cef222f427e5b95caeb7">T2MR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x24))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a286928a67dcaa1d1e63bd9e75e49c7a8">T2CCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x28))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8d54720a92350e4009551922372ccd4a">T2CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x2C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abf86f1bc7710b60615b29e1fb8ea09e1">T2CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x30))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9f155806d28261afb245e1ce07fcd580">T2EMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x3C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7d75e4234732204b090372849006e957">T2CTCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x70))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0e9ee4d08133b83515d22c65b068476e">TMR3_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0074000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a51402235821cfc688c6288de994d041e">T3IR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5b0db852baba1f4c6b0f0b7b0d8f1472">T3TCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x04))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2503b3cb841e48de7d1b5aa3250d9734">T3TC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x08))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1a5224e7e44e661c88f54c0f0748a343">T3PR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x0C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae8ea56af6d9b5e20d9aea98dd89b36c0">T3PC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x10))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5ec450412c081623167f56ac65b5ae22">T3MCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x14))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7c97ed581cb06e06f90da62ecc31c041">T3MR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x18))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a183ed578c64a75184d299d65f69946d5">T3MR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x1C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a50e861e40701e3f61246b8d153d8032e">T3MR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x20))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad9af1b25701a333f7be063bbaea897fe">T3MR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x24))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab8a63499aacfc0b50be4d44f88d14176">T3CCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x28))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa4ecae7602d7383a802c419d824f1c44">T3CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x2C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1f051c4cda65617798e6d9031f101aa5">T3CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x30))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a294ebf9b5083cac0bf4cbcb40fd4108e">T3EMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x3C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa7b965a863210c6c32c0d349d35809b7">PWM1_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0018000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad4ec4390d18476c11ed41dd1c83f807e">PWM1IR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a28c6d847018403ec9ba8df40e3c58943">PWM1TCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad58fea8768250165672ee7da3d15f8f5">PWM1TC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa7f831dfbad7be2667ef1129d679a404">PWM1PR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab18496b632150bed47a02eff3130f13a">PWM1PC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adf9cc55190adab8b9514ddf98ddb92e0">PWM1MCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5e3c7ed6a93a33a2ff421ab506dbbafb">PWM1MR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3dc224468163b553a2162b33750c715f">PWM1MR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a98743d9f558a3fae8390507608c4cc9c">PWM1MR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af8b53ed3ef205b54401b4449b143ad97">PWM1MR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0592322a5e3106eae339150942ad0849">PWM1CCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0adfdfeca7f74c317066718115cd9993">PWM1CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaa495456c7c8bcddbdadf1755d7252a7">PWM1CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a72319c34fab87dd5c993dfaa11496ccf">PWM1CR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac3c69b776f9d73862a3f9b1b2e8b958a">PWM1CR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aed7d788a31d0125b61035e29fe222e2b">PWM1EMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acdb17b6472b0b4b2cdc21ada7430ae24">PWM1MR4</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a791a666f7373a4e3f43c3c0439c36f5c">PWM1MR5</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x044))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0d2feca139bbc158a17f67d19d7b3a36">PWM1MR6</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x048))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae0a51932c27868a0c09e465063ab7112">PWM1PCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x04C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aab6c010139cf54626f69a5ad4bfd9fe7">PWM1LER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abfb6e114090010f05da8a986ae474b44">PWM1CTCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac1b34f5487c2e7f4905a1aeba9ba885b">UART0_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE000C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2551368ffe3c25f7f7e902296e9c92c9">U0RBR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa521905280aa0a96627769b804b8c51a">U0THR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2cbc2d5592327ef6365580a4e3add7f4">U0DLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0c1e0ad22e8f1f03914b31d64a3fed7d">U0DLM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad85c49db4d38e9a7a6ed2dc27ef57754">U0IER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a31ceeca933d9ad729ee9d2bbd511a15f">U0IIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a865a057f689e5260dd49f983f2e6554d">U0FCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac04af46e5aa3dc369e089dac159536d6">U0LCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0c5b9c7227b17edfd6ed7a178bf2156d">U0LSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7e11c4fdfcb713228362394ecdb4e79a">U0SCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0cca0e8af5562309318d79b9363d9296">U0ACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8e39253af4ebfaf05755c939464c6f5c">U0FDR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aacbe1c1acc2a2dbfdee9d6979c245cdb">U0TER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab98cfeb5bce374d602f85bc3535b81f1">UART2_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0078000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3217ab15a4742277c2c5d02041b18f9e">U2RBR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a70fdd49f450383eab8c9470d5c573ba7">U2THR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4c12c688405bf62127516b45384c4793">U2DLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa90f827d34f6aa819098aaa5039bde0e">U2DLM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac258c7989c6983815701f5dd47399956">U2IER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a039e475d893e2e7181236cb4ad8c5e40">U2IIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af1bcda29d2ae3000ba65e186ea156236">U2FCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aac0f1ec20a9f12ae03e59b091e50e794">U2LCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af3a0674d97031835dabc003c2980c6f2">U2LSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa97a7ff9576352323249b78eda727c91">U2SCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a51622692387ac00b8c7d31eeffbd0066">U2ACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae8f848930120e1049c445643c54355e3">U2FDR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a954edc55c936d73884c34228e13b5ceb">U2TER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acf5180b61294d939aead776031994b32">UART3_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE007C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af27de47d3595f2d410da893a867aff4b">U3RBR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae158c57af4994ff05ba8d11e32e00ba2">U3THR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6d74748d1c7950f26f6f4de67f6b4e4e">U3DLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a077c9c54c152e861978afbaf2f6cee49">U3DLM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa47e28445b2880d9af074a1b760a1bda">U3IER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a711fa9ccc09097da604981ca39da9713">U3IIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a45baee27af392ba026b80b0dea3b8000">U3FCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac72d3bbaccc4015017322aa7c8679a9d">U3LCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae390f9197ac4478cdadcf348061b1025">U3LSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0a656ba5f9f0597f4e0f3e4ed4826d89">U3SCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac46bae7d649e92e19f364e1f15722dcf">U3ACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa3f6aa46c34e9a05e79ab9f31554369f">U3ICR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af6ba17d223a4a63bbfd90f484ae07ca1">U3FDR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a47d631a5b4579f94d442f6d59620bd0b">U3TER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a529a3a887b9327d5f47c86cd2d3d5f20">UART1_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0010000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a29687c0a6ff8551214281273c15171ca">U1RBR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4a778151f5bc729297e22a04beaa2871">U1THR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa17272c4fef5bc599e67cbff87278bb2">U1DLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abe4a266871f6a8000cf8596527411bc4">U1DLM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa7aca02025c2f7989b49f00235a6f975">U1IER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0a289e01382049b15e762fec3acd92a9">U1IIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae00eb09874ca2de7c69d6e68a1c39b78">U1FCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ade2179d0137cbfe52c8195000c501b64">U1LCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acd62207fa924ac33cff783dc4795472f">U1MCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2e8279488652c2ee02996bce1707a317">U1LSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a06b03163db31d7c0b561376d1ff2e0c1">U1MSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aab43408d276c938324f4bf6ebefc83d2">U1SCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a35dc834b87112f37f445e9b9c1a75e10">U1ACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aab141ab2a704bd49956d424b5ca25e33">U1FDR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a71598b464e2c60582b2511097528b417">U1TER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af92536fd2e82cc12a5193ade75b4f23c">I2C0_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE001C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1aa69f36dc155292bfeaeb3f11ce8f58">I2C0CONSET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a140ed7fe1bfdde5354339ddecd37adae">I2C0STAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a24d545fc7d57a71ccfd2562ba9197a65">I2C0DAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7ec66c520e6c3ce44c85e6a67cc43c70">I2C0ADR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9fe26c478b6771b1e16dc7617e267153">I2C0SCLH</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C0_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac3bc7e8e9373be0508582185e192d3fd">I2C0SCLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C0_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a606e9ceb8d8bb33e5d14c994ebf8349f">I2C0CONCLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1ee2ead8ad06cf308542ac7d8d4be581">I2C1_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE005C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae8fde2c2c3ce4902515011a7cfde5bef">I2C1CONSET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adbba5de491b6cf3df5876cfd40c9feb1">I2C1STAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeee122c8e994fcdac0043f0132017408">I2C1DAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8455faf4fa13411e951eab429358d1e9">I2C1ADR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab0dbe2477f6a41d985fc028a6431865b">I2C1SCLH</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C1_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3bc586426ccbc2edd96c50babaa62c36">I2C1SCLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C1_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a449956d7f906cb61bdc0b3c5b6ae91ea">I2C1CONCLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac2fed30a475b0e622158afa3f93c4cba">I2C2_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0080000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adf93d605f9a942cc7e8f922d14db87db">I2C2CONSET</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a10ae6d6d207527c58116de329874f57c">I2C2STAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeebfb41faaf4f189e5f1bd127c168509">I2C2DAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a82860811315566fe8ece30a8d8dc8537">I2C2ADR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a044318371ea986f6e1f6d0c672f4403a">I2C2SCLH</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C2_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a296a48c8859a0ffd677772d51f87a4d1">I2C2SCLL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C2_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab299bf24039a234e8cabb09447a57bd9">I2C2CONCLR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab01c0bf45f92131c444196eb762c49c0">SPI0_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0020000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3ddecf939b21cd44d3ac4da904babd74">S0SPCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SPI0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0b0d1de79372d1c997a49481b33eb142">S0SPSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SPI0_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac1dcfdef505b8a51bfe8897d5f7cfea2">S0SPDR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SPI0_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a042490d4a2ce295d0bc8c31bd56ce4c6">S0SPCCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SPI0_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab9db240a5132df781fd0aa8d2b7972ee">S0SPINT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SPI0_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae32072ca2d22139ef114673961671064">SSP0_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0068000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acac3fbd962af29e483293f49f5a4d489">SSP0CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP0_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3808bb825f6b60e52c2a85d5d1144b17">SSP0CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa2d0cfacb7d31fc5d8900fb8fd56a5d8">SSP0DR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP0_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a99763ac6d05808a6a24e8ad528014b85">SSP0SR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acb95c5b194a35e74e664f3fa15d9a6d0">SSP0CPSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a48bd57aefd7177bf7841061e7a3107d9">SSP0IMSC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a61a7f913486366713699472524c234b8">SSP0RIS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a90a7f06d9b3ff9752fa3c3f5e57be06e">SSP0MIS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8054b085e34d7ee292b0444acbef589b">SSP0ICR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0fb4b46d2318de8fe99b0b08372c0ee4">SSP0DMACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP0_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a412646742b338f8d774f21b8c016adeb">SSP1_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0030000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0dd2f12ced738e84672fe19b1c0f13d2">SSP1CR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a07ec57baa0581a21b7dce1c24e4222b8">SSP1CR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aceb33b7fc340bfd45932acf8d2da06ce">SSP1DR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a84f1918ddb556e2d68952ff6e6047a49">SSP1SR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aff7a3b4b2db9031d48fc1748be4d50de">SSP1CPSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a58edb9011bd8a76113ffd5fcf55413db">SSP1IMSC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8a1cd6e5114cb6e81b1661ce02127124">SSP1RIS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac0b175a58e07fe4a0e092642c783f778">SSP1MIS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af86860e9818da75a93859cc1b2bb8ced">SSP1ICR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adc43e1084fa48f3175dffcd8344bdfea">SSP1DMACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP1_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a33283243f681a8ae4a78650b57ae2ca5">RTC_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0024000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a198969e920bdbe81eeb0b9994365bed2">RTC_ILR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae9a199544f3888c9789277caddc1be92">RTC_CTC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acae1063c78b4d6322630aa67303d3421">RTC_CTCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5aa0f9eb9a40d760e4123632e169b4b2">RTC_CCR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aae56933f264cafed754709883e239806">RTC_CIIR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7c84d5e4cc9be1e3a2c40c4d1407d6d7">RTC_AMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a89830979584d5211afebed1fffa4f26b">RTC_CTIME0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int   *)(RTC_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5b5b420362d3d8573f13b5a99c378be7">RTC_CTIME1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int   *)(RTC_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa5dd5f757aff1f88bc8ebd4fa1188afc">RTC_CTIME2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int   *)(RTC_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2507e650d4ccc8a2bdf3001800a3e743">RTC_SEC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a34fc4e7c0e5db231217aa3174e394c72">RTC_MIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7264eac87ffc91cbdea1239d346a0ea4">RTC_HOUR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a13fe5c7a2fcd0e19ebfa0dec6effae15">RTC_DOM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae55d2c94800cef20cab58b193e7ddb40">RTC_DOW</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3bf57b4b5c9fe44d9dbd145a7bc57def">RTC_DOY</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abda0c877ee1a02b8351c0cfe72838088">RTC_MONTH</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1df5568e6774b73aa4c6e59fc40e9147">RTC_YEAR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7028a923d0410bcb9bca6040700524f1">RTC_CISS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae58b5bdb1c99567d1685d4676aa35427">RTC_ALSEC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x060))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8323b667e3224ab270526bbace0c1715">RTC_ALMIN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x064))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad7f01dadf6e47ff12ff257657c58208d">RTC_ALHOUR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x068))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0ad48d0ace638fa30d44618095757820">RTC_ALDOM</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x06C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac042f6395814397b28e2682f899e0646">RTC_ALDOW</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x070))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a26830345067fee75f13598f6209991c7">RTC_ALDOY</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x074))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a881bade284f5e592494b1c61aaec7ce0">RTC_ALMON</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x078))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a13dce75fb8b965e708f1d82b18fd787f">RTC_ALYEAR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x07C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a49d9de46ffd09c6bb431d4b23eb89fa0">RTC_PREINT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a468312de8a59df522a9d74fc9563134f">RTC_PREFRAC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x084))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acea72a246c6a7e09ffdbd4442148e0d0">AD0_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0034000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1d72c55d1ed959fe28600b4a521cefbd">AD0CR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a614757380a519dbcbf297343f4868663">AD0GDR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x04))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa0368cdd37b3e1eab9b03bcb1c4d632c">AD0INTEN</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x0C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab6342538ad695dc28352682dbb7bdd98">AD0DR0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x10))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a45a02f068ff994318718348fe595e38a">AD0DR1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x14))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a81287109d3e46b7948070914506ae1ff">AD0DR2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x18))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab3b6b3411fad87830caec8689ae890ba">AD0DR3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x1C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2c3d9599d0d11579c7d4b02463757e61">AD0DR4</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x20))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac3ba1edf68765fb536e00f303e12a9a5">AD0DR5</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x24))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3509c30f0942504fe4c79c2bc8a4d3de">AD0DR6</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x28))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afc45e343d5d496100a943d79d3a42249">AD0DR7</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x2C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a131707c7ef9f31c045d7bb9be431ae10">AD0STAT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x30))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac105318d5f9ffb075caed0a56711f3a4">DAC_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE006C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af8a4c578c83b8420c7ec010f84f3f0eb">DACR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DAC_BASE_ADDR + 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae8844752ed71e6be59c8527185465038">WDG_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0000000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a37c4add55fd2c30091f3e4d796feeca8">WDMOD</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(WDG_BASE_ADDR + 0x00))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3e307aaee495eda03358a2ee3bf88c94">WDTC</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(WDG_BASE_ADDR + 0x04))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a02d688463660c741e72dc905582805e9">WDFEED</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(WDG_BASE_ADDR + 0x08))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab558486d90264fa951c0cb12f09e328a">WDTV</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(WDG_BASE_ADDR + 0x0C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3e8a3bb108e9d8c0389e4e715f097be0">WDCLKSEL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(WDG_BASE_ADDR + 0x10))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a551b07be3174f148c975a19fafe8d1cb">CAN_ACCEPT_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE003C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9bd4eb329cd2d0b75e21615122a0701a">CAN_AFMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a33b27dfb48daa37a62ec56fe950ff44f">CAN_SFF_sa</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abfae771690124f738f3939875fb5194a">CAN_SFF_GRP_sa</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a805ec7129b9cf668c588838ed4a9c8b2">CAN_EFF_sa</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a724256c86e67e912e92d359b547148b4">CAN_EFF_GRP_sa</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a25a760484deef63d7d5ae093304ee210">CAN_EOT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af303ea406708f84274db37a97ba2374c">CAN_ENDofTable</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8fa7a368ce77533d6d1371aa2d381efc">CAN_LUT_ERR_ADR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa997c93bccaf5963f372c3810b7ab7c9">CAN_LUTerrAd</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a095d08b305b7b51a9bf625c9cb78dc11">CAN_LUT_ERR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae868865b95dfd2bf3e5704dfe291f49d">CAN_LUTerr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a554b215754a5919c8b1d83ce84a8c427">CAN_FCANIE</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9112dc141fc9ae7f7d6f5542fd08ee61">CAN_FCANIC0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0740b32eb7afae5425d07d7f77290dd9">CAN_FCANIC1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a90d78085df864aa837ec05157b688191">CAN_CENTRAL_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0040000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8d834886403695ef36d8fb529a0432c2">CANTxSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_CENTRAL_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a505ff7bc2a83d655094aa3aff8b261ad">CANRxSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_CENTRAL_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a99e74dd1dd5f4be780b78777d9c4f0d1">CANMSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_CENTRAL_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3bcddabab65750a963da37f3d6b86c05">CAN1_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0044000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a38f8437047c7c1e2caafc0061f965864">CAN1MOD</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab95ed7a71e1cb3af07e30dcb2c7034af">CAN1CMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a37612beb9f7fd8e42b43416a2fedcc92">CAN1GSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9d898bf486894841622eee888988d09a">CAN1ICR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acce25ce507a7c30638d805aeda891246">CAN1IER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a72c6e6ba6feb2e823e4e70a2a3686066">CAN1BTR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab20a457fb4657c2f711ab5181230eeae">CAN1EWL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8ddbbf283c93c7efdfa3a3f18f27ba32">CAN1SR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac300bdbceacd0b9a7213fa01160ede7c">CAN1RFS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a135719b2cee06c3a8cd2d940d5e6dd4e">CAN1RID</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a985037c68b423691a79c99bd98b3c14c">CAN1RDA</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5db7175ec9a3ff6197b36b6e8e8fc8e8">CAN1RDB</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3bc3b781b112b9c401048513b22f6794">CAN1TFI1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a84bce3c4d946adefddf7fd2f53039099">CAN1TID1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1c8986ef45e105cf11df5dfafda8fa99">CAN1TDA1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aea7e5217be766a28333909cfd9cd4b6d">CAN1TDB1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5f3fe1ce24cb553257b16a820cf4c0f2">CAN1TFI2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aee1aadcf3e9d1b0c31af6105fcac4c17">CAN1TID2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x044))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0e21f039f822d200e48f377bac76cf20">CAN1TDA2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x048))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8e8cc20934af3c8b0698a3b531327d76">CAN1TDB2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x04C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af6fc125bff259f47cbf2844720554c99">CAN1TFI3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abb48f486de5976e8782e3d2bb98c2f91">CAN1TID3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x054))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a33c86c155815cf9e4e96dcd9f8925a1c">CAN1TDA3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x058))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a55ecfc8031b62ed37371b4949a0f7954">CAN1TDB3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x05C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6e8917334a8169aca752577ba0c27b8b">CAN2_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0048000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2abc61e5c8a37e1ddca5490e1e3fb149">CAN2MOD</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ade2e60da875c96b0e65087ed452283ca">CAN2CMR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaa1e489054a831e3810988f64a482eed">CAN2GSR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a08b64239e6c900c4c312afe510d610c3">CAN2ICR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af450c07b9f55536135ace52ff0073bc2">CAN2IER</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa8a52390ef63be2a18c43783ac34c859">CAN2BTR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2495fd16f537ce3541d6a247d38f860c">CAN2EWL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4bb3d70f1d74200a218d77b6a8bfaf0b">CAN2SR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7084af7dbe11f724f40345b42faf051e">CAN2RFS</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a273d274ca05365a160a9bcabe1416cbb">CAN2RID</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab81a0a53731ad2b0f7ca24c57fd878db">CAN2RDA</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afbd806e79a209e476ffa42e182511d67">CAN2RDB</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1be70c105bcb52b5970336b5ecbb4c70">CAN2TFI1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6ae3aac6dffe23b3fe56dfe6df392d4d">CAN2TID1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0e3a70b5f1816ef57fc327d759bef67c">CAN2TDA1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0e4ae7eb59f318a67df003bb83532d42">CAN2TDB1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afd562ee58b6aded2fe1287a58f2e4547">CAN2TFI2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa450cd8b94c199f456f13168edea2efb">CAN2TID2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x044))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8acb428174a844a335891f3fdda9055e">CAN2TDA2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x048))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a029de0a7619a1c7571827a28ab1a2c57">CAN2TDB2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x04C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a625c98b24e14132c724c571a813d0321">CAN2TFI3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x050))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4389a61fed25c290ecb3b0b901bd2567">CAN2TID3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x054))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa635a36c2025ce0fecd1dfca15c0fc26">CAN2TDA3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x058))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad89870813a6b5e10609700abc27077d3">CAN2TDB3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x05C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3eaa1133c73ec24549c7109051b7d561">MCI_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE008C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8fdb0005bee7b6f8da22acad469cf1e0">MCIPower</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4a87bfe5903047663d1011bc528738b4">MCIClock</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3d3a3af3de5f93ad1cb6c44c017d45fd">MCIArgument</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a48267e084a45f0489ed7297f4f831f5d">MCICommand</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aefbf48636324620daa2f8d060b2f9ad3">MCIRespCmd</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6e86f3479794108010d1afcddb5c7f23">MCIResponse0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a51c1e653d1c906c7935849a8a1cb169a">MCIResponse1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae9518a61be48cd0d891239bf90742fcb">MCIResponse2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0f8dd0e7f134aaab321ebed959e8c3c2">MCIResponse3</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad3e4d73229b7b84f2d4c87ddb5849727">MCIDataTimer</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afc2ec17f630bff86a845cb52ec9c68d5">MCIDataLength</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a24e317a54eeeb894deba7e02866589f2">MCIDataCtrl</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a359d5e69b0cdf5cecc609ff6c11e7c64">MCIDataCnt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a90cbdb01d2a912564f36ecb97291086e">MCIStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7936b82cf7e6ce53fd4dfa88dad0e5ac">MCIClear</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x038))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a62bedd822b40e08e29740030e40cd2cf">MCIMask0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x03C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9648bb97b4b30361e7af0be881095949">MCIMask1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac543cf5921205853a55f73423cbe5a55">MCIFifoCnt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x048))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a91f36fa22997d8a6d6f85b7047de99aa">MCIFIFO</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x080))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5813eeeeed993b9c42ffeeae1d919d63">I2S_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xE0088000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aea056a666c83a08e12c5f3f367a8b2dd">I2SDAO</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5fd347d567c8e2c7232182e6dac70eba">I2SDAI</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a92d6d8f8abe25d7ddf32fdac49f0a807">I2STXFIFO</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aed65083403ecc8c7c03a459a5b04745d">I2SRXFIFO</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaaa12a32537ec8394685e2233b523a4d">I2SSTATE</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7276022f5b260011d49fbdae9f57d708">I2SDMA1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeeec53e211755214ab873c1c8071af65">I2SDMA2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2f3c561dec8eb3c2b887bf5a102d54e6">I2SIRQ</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aea23ad9b70efe0aecba8436101330122">I2STXRATE</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3691fb245ed791e40ced02984f9f6800">I2SRXRATE</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4d5f0a9bf65871beced98df5aedd418d">GPDMA_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xFFE04000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac87a399c4b845dd3eeb1606245136bda">DMACIntStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a52927faa4de6b4f3609dd894c4974f7f">DMACIntTCStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a285085d2e422d6b24e6640d2eda72de6">DMACIntTCClear</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3e705bbf17733f9581917851e76f19ab">DMACIntErrorStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6e80ea09ce13cf415d4cf3b4db3c3bcc">DMACIntErrClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad8b86ea2147bfe211ed81d944884ff4b">DMACRawIntTCStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad04df5bd00e22a5e841c193d2986887a">DMACRawIntErrorStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a52182a5bb4a98a3de8a4933735d130a1">DMACEnbldChns</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3d47f5f7f6a65970aced78a4cff768d9">DMACSoftBReq</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a96bcfd1dbbea226db9c4a22723f9acf8">DMACSoftSReq</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af2b94fa3a702cf4965b6d3f820a046ca">DMACSoftLBReq</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1e90fbc43b4a53bfebceabbe838342ee">DMACSoftLSReq</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3c1d10086d0a0b4f9f71a2f55e959a26">DMACConfiguration</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a168bab3347b3721fa993d75b19222efd">DMACSync</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adc957b544a07c90af7c582b6de7466f6">DMACC0SrcAddr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x100))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2baa5b4bc8b354a357b3af077d5e2298">DMACC0DestAddr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x104))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2e5b40976ce6cc59a5797ed903352fde">DMACC0LLI</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x108))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#abb096e31f7124ef8c6f491e1bcbbadef">DMACC0Control</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x10C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7fc27f32aa8f0530da1fdef849eaa4e9">DMACC0Configuration</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x110))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0a6767462d73c7d29e55aab89dd471bf">DMACC1SrcAddr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x120))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac6e48137f3020f8bfb4fa3e9d13dafeb">DMACC1DestAddr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x124))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aaee3df01485c56b77ed1c284441e7e60">DMACC1LLI</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x128))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aeebb8bf7776f3f9b73948f1463453081">DMACC1Control</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x12C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4d89eb0375693dcf26eec4885502a4ba">DMACC1Configuration</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x130))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac4a0aaeb144366d66f6a9f937e090f79">USB_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xFFE0C000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7c14672b06716d61acc33fe1f548c3cf">USBPortSel</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x110))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a159be961960e673420953c440cbf38dd">USBClkCtrl</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0xFF4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adf86e6bd3f7691c85478f2e1f224e8e8">USBClkSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0xFF8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3a788c27aa960024051e88ce2ad7040b">USBIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x1C0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa199558e1cc5fa95625051c8d9514b9c">USBDevIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x200))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3b047eede1d612f0778c8012c0d91805">USBDevIntEn</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x204))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac53af4eb25dbd4f8856b08d16fb8e62d">USBDevIntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x208))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5eec325589c8b8a7feafdfe983c314b5">USBDevIntSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x20C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5a88175c878dddeb3feba871589c9728">USBDevIntPri</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x22C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac1d9d779b0be611138fba9da88011cd4">USBEpIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x230))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa824edd35fe281b81c1128d489260adf">USBEpIntEn</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x234))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3769758d80842c3dd7fc503a85ee74f0">USBEpIntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x238))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#afd8d10191ef1479bdf451968c6ee4c4c">USBEpIntSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x23C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0bad60c24b5481a7dfb0d19996de0943">USBEpIntPri</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x240))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af7f6d4fa34c52b041129dbf6521fdedb">USBReEp</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x244))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a715557b520b6777ed9dc249d5c450f52">USBEpInd</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x248))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#af71228fbe8e96f3cd62dbb08f15cc1e5">USBMaxPSize</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x24C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a14447168156ae0d88ce627e6797767e2">USBRxData</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x218))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae3b84849ef441c5b28ef3bf6a8af3abf">USBRxPLen</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x220))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a85fa92e317b30ef4e66eec12258685ae">USBTxData</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x21C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a45a06a22dec4b86ad51de475bfcfc7ee">USBTxPLen</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x224))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a003d71229397bb2d3367bea19f18418d">USBCtrl</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x228))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a30c9e0dbc9a6c2d54d01f89200c23eea">USBCmdCode</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x210))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac0d1a5ca787d1de500fa0aea6e8eaa99">USBCmdData</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x214))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad11796feb86d24031a227502bf78e877">USBDMARSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x250))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac8107490842f5a8d34ac95be69b9032a">USBDMARClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x254))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aba917323033e611ad59fc9ec6ef60277">USBDMARSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x258))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a286948babcd3f823a474b376e98ed07c">USBUDCAH</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x280))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a410bbf25d7709d7048eb3c52ceaa16aa">USBEpDMASt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x284))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a185a7708f94a448e3f720443fe986916">USBEpDMAEn</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x288))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a881dfd2d1b6fb61fe8e4953f19e61a12">USBEpDMADis</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x28C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#affad08f8c9983ee7a817c6aabbf1fc87">USBDMAIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x290))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac8ac0f5245d6ed584fb3b5e4ddcce565">USBDMAIntEn</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x294))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5be1a0721b4055a9d2dfd4e718baf3da">USBEoTIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2A0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a36f89913ebb4119968360e5634a422e1">USBEoTIntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2A4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acc9fa40d74b36cc4ad8da70a852573ec">USBEoTIntSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2A8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a960fc5c6a9766c1e5cfe86f6673c67bc">USBNDDRIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2AC))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3e0d864de138acc03fb6cfac32524c91">USBNDDRIntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2B0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a95b13d1a4059eb64e57837a42d02cf0b">USBNDDRIntSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2B4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa5e7fa3e7a287125f7abdeb81634a2d2">USBSysErrIntSt</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2B8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aad4f37ec4287ec4fd32aedebd3dab716">USBSysErrIntClr</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2BC))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae09701443508a9fcee0995a2664e8b8a">USBSysErrIntSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2C0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a0031d640eb298dd1c9264ad1dd78e37b">MAC_BASE_ADDR</a>&nbsp;&nbsp;&nbsp;0xFFE00000</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a03ee844fe24edcf08cbee7db47096cf8">MAC1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x000))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab6945c9dc4757b402cc7b669a0bfcd82">MAC2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x004))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a41fe13a6e703c6e7b6e965f4d1e4570e">IPGT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x008))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a91e95091861cbd08daa5449f46172104">IPGR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x00C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a361ca5d0ea982f87939f1dd75bdd3fa2">CLRT</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x010))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8696c73e34e81dc532d22511432e613c">MAXF</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x014))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa32fbd21dfed2a143cf252bd9488842c">SUPP</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x018))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab946e2e7f7679350627acfded8e2658b">TEST</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x01C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acee11a883c62210e516aedaa08dee632">MCFG</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x020))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad42d547c468407d2cbc7b02cdb98288a">MCMD</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x024))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a8b7d517385eaf4e50db281dbce2cc33d">MADR</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x028))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aa29de05bcd25cdc1a65d7261d65887e8">MWTD</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x02C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a72f18a68c3d66a0988aa3c933bc1ae69">MRDD</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x030))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3ab5ff0e9c7934e79358382686b40c2e">MIND</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x034))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a415bb1b151fd1870acbab5731fd47993">SA0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x040))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a23f458f4c1e3aafc328ca1f70afd955e">SA1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x044))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#acc0ff6d9a393b7769a7dab5f35dacef6">SA2</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x048))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a387c0e775720e05cabfc7ccf375f8543">Command</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x100))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a7f5d97e77e23c44ac5c59e6729f49075">Status</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x104))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a6ac89a00f68566e7c2d037dff9f0e126">RxDescriptor</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x108))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#adbc283c11c677898dc8de7439e37f268">RxStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x10C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a85c39b0ef64f85b47aed54e0489469da">RxDescriptorNumber</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x110))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ae4422759ae37921a573cd92d50ee163a">RxProduceIndex</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x114))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a3d35673f896b17a23379afb89d1468b6">RxConsumeIndex</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x118))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ac7afc79451110be5e3bb9b509ed25f3d">TxDescriptor</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x11C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9a1f0d6bd9b5b31881ee877e3eb9c2bc">TxStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x120))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a783d36e6d577dbe283256193fb3c29ae">TxDescriptorNumber</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x124))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a2330721d0ee8ea949b379a14e4a8ca12">TxProduceIndex</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x128))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a919408e861ac6226da4677682e5faafd">TxConsumeIndex</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x12C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ad7cc3835a42121cf2f42702f09c7d527">TSV0</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x158))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a56853741f180ab177dcff9fdd13f8b8b">TSV1</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x15C))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a682ab0dc0aaf57d0d80a069b79080cc5">RSV</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x160))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ab55b105d9a559a0ced1a16c8ef86a31d">FlowControlCounter</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x170))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a77a0e884f2b1c0b4a57b3da3e919c9ee">FlowControlStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x174))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a668a59a5bd67ba27208f899cb7b93c29">RxFilterCtrl</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x200))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a97a4b6bbebd9853f834a54ecd8d13397">RxFilterWoLStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x204))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a4fcdb2b64f63a874f3c71bd3b7348175">RxFilterWoLClear</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x208))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a13006d3130a3de6e8286c2869eedfe3a">HashFilterL</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x210))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#affa506cc715867744c60e9acfb152df8">HashFilterH</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x214))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a5be572be84147bf401ef0606c664d0a8">IntStatus</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFE0))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#aae0a7aa1fb5944746bee47d493344d53">IntEnable</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFE4))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a1680839debb0b0fba82055b90b44ce4a">IntClear</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFE8))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#ace85d51bcdc4728a82e2be41695ac72a">IntSet</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFEC))</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">#define&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="lpc23xx_8h.html#a9a995a7c43e95daf9d4af93e2f1ab776">PowerDown</a>&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFF4))</td></tr>
</table>
<hr/><h2>Define Documentation</h2>
<a class="anchor" id="a0dc0277ed0f4115611ee82a60b5114a8"></a><!-- doxytag: member="lpc23xx.h::SCB_BASE_ADDR" ref="a0dc0277ed0f4115611ee82a60b5114a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCB_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE01FC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1faec0e736c4b1230adfb1722e82706f"></a><!-- doxytag: member="lpc23xx.h::MEMMAP" ref="a1faec0e736c4b1230adfb1722e82706f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MEMMAP&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f8241693e932c71cda127e11d38184f"></a><!-- doxytag: member="lpc23xx.h::MAMCR" ref="a5f8241693e932c71cda127e11d38184f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAMCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1227157e9ba57d2fe6d024b859bdae2"></a><!-- doxytag: member="lpc23xx.h::MAMTIM" ref="ac1227157e9ba57d2fe6d024b859bdae2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAMTIM&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82f48e2691d53458741663e593cf7e43"></a><!-- doxytag: member="lpc23xx.h::PLLCON" ref="a82f48e2691d53458741663e593cf7e43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCON&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(SCB_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a86a96d4f7bbd5859efb50d95e843a453"></a><!-- doxytag: member="lpc23xx.h::PLLCFG" ref="a86a96d4f7bbd5859efb50d95e843a453" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLCFG&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(SCB_BASE_ADDR + 0x084))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae729ecec265b8f3cc14218bf2811c725"></a><!-- doxytag: member="lpc23xx.h::PLLSTAT" ref="ae729ecec265b8f3cc14218bf2811c725" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLSTAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(SCB_BASE_ADDR + 0x088))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8df6957082139d54e86014261f88a76f"></a><!-- doxytag: member="lpc23xx.h::PLLFEED" ref="a8df6957082139d54e86014261f88a76f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLLFEED&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(SCB_BASE_ADDR + 0x08C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb1322d5f790b9bea8376c697a5c9ef0"></a><!-- doxytag: member="lpc23xx.h::PCON" ref="abb1322d5f790b9bea8376c697a5c9ef0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCON&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x0C0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aca7c245b2477a5abdec386b73bda1d15"></a><!-- doxytag: member="lpc23xx.h::PCONP" ref="aca7c245b2477a5abdec386b73bda1d15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCONP&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x0C4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aee8a2a7239bf63337907dc502353af1e"></a><!-- doxytag: member="lpc23xx.h::CCLKCFG" ref="aee8a2a7239bf63337907dc502353af1e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CCLKCFG&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x104))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c4499c94daa261f5eed0a6e056961c2"></a><!-- doxytag: member="lpc23xx.h::USBCLKCFG" ref="a8c4499c94daa261f5eed0a6e056961c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCLKCFG&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x108))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18eab6dd489f80a89116833d4414dc48"></a><!-- doxytag: member="lpc23xx.h::CLKSRCSEL" ref="a18eab6dd489f80a89116833d4414dc48" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLKSRCSEL&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x10C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a167b50553acb4e046369d7f561310256"></a><!-- doxytag: member="lpc23xx.h::IRCTRIM" ref="a167b50553acb4e046369d7f561310256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IRCTRIM&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1A4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a49def446e302ba44f9fa2af86e7e00f5"></a><!-- doxytag: member="lpc23xx.h::PCLKSEL0" ref="a49def446e302ba44f9fa2af86e7e00f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1A8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae99d1dda9b3051054ac019a697495268"></a><!-- doxytag: member="lpc23xx.h::PCLKSEL1" ref="ae99d1dda9b3051054ac019a697495268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1AC))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8cc44522d2f5b706b3af5b839c0ba3ff"></a><!-- doxytag: member="lpc23xx.h::EXTINT" ref="a8cc44522d2f5b706b3af5b839c0ba3ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTINT&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x140))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a426c0653be664fad1f2f048880a434a2"></a><!-- doxytag: member="lpc23xx.h::INTWAKE" ref="a426c0653be664fad1f2f048880a434a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INTWAKE&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x144))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b7d1399a94b686e878b95b16b46ff4a"></a><!-- doxytag: member="lpc23xx.h::EXTMODE" ref="a6b7d1399a94b686e878b95b16b46ff4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTMODE&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x148))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac9d407f43c17d5499f0d9ccd9acbf256"></a><!-- doxytag: member="lpc23xx.h::EXTPOLAR" ref="ac9d407f43c17d5499f0d9ccd9acbf256" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EXTPOLAR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x14C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a1f1399ce8c6359561c1b6e75ee8282"></a><!-- doxytag: member="lpc23xx.h::RSIR" ref="a9a1f1399ce8c6359561c1b6e75ee8282" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x180))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9297baf6eb58a7422ef42c5a837056b"></a><!-- doxytag: member="lpc23xx.h::RSID" ref="ae9297baf6eb58a7422ef42c5a837056b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSID&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x180))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa2b8e5ff78dd0f63577ef5130ab9222"></a><!-- doxytag: member="lpc23xx.h::AHBCFG1" ref="aaa2b8e5ff78dd0f63577ef5130ab9222" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHBCFG1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x188))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace5e0e389a80569dbb9d98926a8d9a32"></a><!-- doxytag: member="lpc23xx.h::AHBCFG2" ref="ace5e0e389a80569dbb9d98926a8d9a32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AHBCFG2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x18C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a57d06a9e6a8f5abc296f987d4552894c"></a><!-- doxytag: member="lpc23xx.h::SCS" ref="a57d06a9e6a8f5abc296f987d4552894c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SCS&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(SCB_BASE_ADDR + 0x1A0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aedb90f2fcd42eef8780d28659fbdf3ce"></a><!-- doxytag: member="lpc23xx.h::VIC_BASE_ADDR" ref="aedb90f2fcd42eef8780d28659fbdf3ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VIC_BASE_ADDR&nbsp;&nbsp;&nbsp;0xFFFFF000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b5f296231f7e211bddb891e7ee2d9d0"></a><!-- doxytag: member="lpc23xx.h::VICIRQStatus" ref="a0b5f296231f7e211bddb891e7ee2d9d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIRQStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed6e6e2e1a790d696d8aed8960214271"></a><!-- doxytag: member="lpc23xx.h::VICFIQStatus" ref="aed6e6e2e1a790d696d8aed8960214271" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICFIQStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a203c9a566caee3fb243e45e1dee0aee5"></a><!-- doxytag: member="lpc23xx.h::VICRawIntr" ref="a203c9a566caee3fb243e45e1dee0aee5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICRawIntr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87f793a1b9254ca2dec755c61184a715"></a><!-- doxytag: member="lpc23xx.h::VICIntSelect" ref="a87f793a1b9254ca2dec755c61184a715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIntSelect&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a280555cbadcb52f8ba9cb51a19410fbc"></a><!-- doxytag: member="lpc23xx.h::VICIntEnable" ref="a280555cbadcb52f8ba9cb51a19410fbc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIntEnable&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b9a57c489e3049aa04f77fbdc85b824"></a><!-- doxytag: member="lpc23xx.h::VICIntEnClr" ref="a1b9a57c489e3049aa04f77fbdc85b824" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICIntEnClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af9c817ab549e08440ad18a4bf117a321"></a><!-- doxytag: member="lpc23xx.h::VICSoftInt" ref="af9c817ab549e08440ad18a4bf117a321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICSoftInt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72d8c7fd4ffe5a7330f1708e7670b22e"></a><!-- doxytag: member="lpc23xx.h::VICSoftIntClr" ref="a72d8c7fd4ffe5a7330f1708e7670b22e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICSoftIntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90c4ee6fd15e5853fcea07b093301531"></a><!-- doxytag: member="lpc23xx.h::VICProtection" ref="a90c4ee6fd15e5853fcea07b093301531" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICProtection&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f2e1b2bad88f2ffefe6323e279a0391"></a><!-- doxytag: member="lpc23xx.h::VICSWPriorityMask" ref="a1f2e1b2bad88f2ffefe6323e279a0391" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICSWPriorityMask&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a85e25e831bb24ac9ce421e68abb6a6ed"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr0" ref="a85e25e831bb24ac9ce421e68abb6a6ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x100))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a91b399987809e91fa1a0d93dc8e2e680"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr1" ref="a91b399987809e91fa1a0d93dc8e2e680" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x104))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aef69ec5e987e5037ba5085f79f2c2b06"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr2" ref="aef69ec5e987e5037ba5085f79f2c2b06" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x108))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a84e7299ab92f39cd939911e6c0bdd237"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr3" ref="a84e7299ab92f39cd939911e6c0bdd237" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x10C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaed00aa5190e457cecf1dba76db581e5"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr4" ref="aaed00aa5190e457cecf1dba76db581e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr4&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x110))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac91b56fa64c1df1ee10d3f16f9759b03"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr5" ref="ac91b56fa64c1df1ee10d3f16f9759b03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr5&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x114))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4eb76fd8bd712b5a509de4b6346906e0"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr6" ref="a4eb76fd8bd712b5a509de4b6346906e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr6&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x118))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a54c71fa6073afd8e01c8284049ee1b30"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr7" ref="a54c71fa6073afd8e01c8284049ee1b30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr7&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x11C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a35dd7bc378e38d32531c13b659f2635c"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr8" ref="a35dd7bc378e38d32531c13b659f2635c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr8&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x120))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87a152c7325c92e2dfda4345a47df90f"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr9" ref="a87a152c7325c92e2dfda4345a47df90f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr9&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x124))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abdb80dc27da98460a7ecd37f86bae79b"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr10" ref="abdb80dc27da98460a7ecd37f86bae79b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr10&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x128))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a248f13b37d0ff6933c5df70a7f4d97a5"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr11" ref="a248f13b37d0ff6933c5df70a7f4d97a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr11&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x12C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8320e9fafd212820fa231355ef3560d7"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr12" ref="a8320e9fafd212820fa231355ef3560d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr12&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x130))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a31c626ea441d4118c78ed6493a586d2a"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr13" ref="a31c626ea441d4118c78ed6493a586d2a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr13&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x134))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a37bc90e0836e00ed1a3e0b4c543cfc0e"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr14" ref="a37bc90e0836e00ed1a3e0b4c543cfc0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr14&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x138))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af638016eb18c545b198b4cfa387b16d8"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr15" ref="af638016eb18c545b198b4cfa387b16d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr15&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x13C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e97ec095f58cc4d5df581755d7c3e31"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr16" ref="a6e97ec095f58cc4d5df581755d7c3e31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr16&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x140))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c5eaff0305eb6e4cfd27b827c87e99e"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr17" ref="a8c5eaff0305eb6e4cfd27b827c87e99e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr17&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x144))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af39b3bd1a84e35f274b0d5664b080459"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr18" ref="af39b3bd1a84e35f274b0d5664b080459" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr18&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x148))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ac18dabe66a0657ed4de95d09c57d35"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr19" ref="a9ac18dabe66a0657ed4de95d09c57d35" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr19&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x14C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a557042fbfea44babfb02f1fa92551f66"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr20" ref="a557042fbfea44babfb02f1fa92551f66" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr20&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x150))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2d3c87a6813b8eb0f73f506b8b95e96f"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr21" ref="a2d3c87a6813b8eb0f73f506b8b95e96f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr21&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x154))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa29860ba98ed39eddebd69fbfa97fa02"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr22" ref="aa29860ba98ed39eddebd69fbfa97fa02" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr22&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x158))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9e01fa22d6cbf6cb0b7f9980d9c041b0"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr23" ref="a9e01fa22d6cbf6cb0b7f9980d9c041b0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr23&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x15C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a801a680006e01bb97dc4aa4e413396f6"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr24" ref="a801a680006e01bb97dc4aa4e413396f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr24&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x160))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ab788269b348588e55e04015397c4dd"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr25" ref="a1ab788269b348588e55e04015397c4dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr25&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x164))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a93a9f7f63ff85a943af27d36c601e517"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr26" ref="a93a9f7f63ff85a943af27d36c601e517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr26&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x168))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afc8880f1c35f1da42fbc52b3cb3d16a9"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr27" ref="afc8880f1c35f1da42fbc52b3cb3d16a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr27&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x16C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a688d705b146ef3c8f0f962e4c6675fd0"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr28" ref="a688d705b146ef3c8f0f962e4c6675fd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr28&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x170))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af153a9c71a96b501a092a51e512f35f6"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr29" ref="af153a9c71a96b501a092a51e512f35f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr29&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x174))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a89fd6004b8053d203d7876e9f6189ca8"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr30" ref="a89fd6004b8053d203d7876e9f6189ca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr30&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x178))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a00d717151504cf263dcb2ebb52d869e5"></a><!-- doxytag: member="lpc23xx.h::VICVectAddr31" ref="a00d717151504cf263dcb2ebb52d869e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectAddr31&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x17C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a54104c6b21fb073501ef551c5cd87039"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority0" ref="a54104c6b21fb073501ef551c5cd87039" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x200))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac742121477a1b32ecdddf8843ae6d770"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority1" ref="ac742121477a1b32ecdddf8843ae6d770" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x204))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a803bf86a5eb441f622982ac0908497bc"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority2" ref="a803bf86a5eb441f622982ac0908497bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x208))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aba59e61e6bc43cc408a04e181b76cf3f"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority3" ref="aba59e61e6bc43cc408a04e181b76cf3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x20C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52a7f5d9d2a2bafa224b5237addbb940"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority4" ref="a52a7f5d9d2a2bafa224b5237addbb940" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority4&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x210))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a69653dc62eb65ec51d3bc702e81f23ad"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority5" ref="a69653dc62eb65ec51d3bc702e81f23ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority5&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x214))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1ddc6ee5a4838342b570fe60f575b84"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority6" ref="ab1ddc6ee5a4838342b570fe60f575b84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority6&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x218))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae976fa42d85566316ae7db161481f553"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority7" ref="ae976fa42d85566316ae7db161481f553" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority7&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x21C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47b69918c7c6b39c5001f3ce5679ff98"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority8" ref="a47b69918c7c6b39c5001f3ce5679ff98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority8&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x220))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8538a3a570436d2bf41ba8fe16c1ab2"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority9" ref="ad8538a3a570436d2bf41ba8fe16c1ab2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority9&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x224))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aba920ff109e2a3a18fa180dc5da50a82"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority10" ref="aba920ff109e2a3a18fa180dc5da50a82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority10&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x228))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4fc617f9fd332b742acf56da61a0962"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority11" ref="ad4fc617f9fd332b742acf56da61a0962" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority11&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x22C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82662e507bde4cbc1611603e9121467a"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority12" ref="a82662e507bde4cbc1611603e9121467a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority12&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x230))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82cb2c48ab06464464a6d141a1ab8a10"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority13" ref="a82cb2c48ab06464464a6d141a1ab8a10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority13&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x234))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8359b2b3eb6c2b4f1f378a3455d22d84"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority14" ref="a8359b2b3eb6c2b4f1f378a3455d22d84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority14&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x238))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c193c62762f56b7378f0ebf2148b3b2"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority15" ref="a8c193c62762f56b7378f0ebf2148b3b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority15&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x23C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a56f16d659b74674e284ae053622b9df8"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority16" ref="a56f16d659b74674e284ae053622b9df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority16&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x240))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23e41cefe1cc1aa91d7de9d35bdd4848"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority17" ref="a23e41cefe1cc1aa91d7de9d35bdd4848" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority17&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x244))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ced2adc46534fa8b6036776fba77b69"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority18" ref="a3ced2adc46534fa8b6036776fba77b69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority18&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x248))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb298922637fefae3db431fa86a91f2b"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority19" ref="abb298922637fefae3db431fa86a91f2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority19&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x24C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6bd2f4b952afc15adc69bcbb2934dac5"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority20" ref="a6bd2f4b952afc15adc69bcbb2934dac5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority20&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x250))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a823fb5039934d5e20ce5c09b235da6da"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority21" ref="a823fb5039934d5e20ce5c09b235da6da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority21&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x254))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afb0e2ef9108c4d29c1d44797115b9310"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority22" ref="afb0e2ef9108c4d29c1d44797115b9310" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority22&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x258))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a58a88005d0c102ca58ff5f00f8e03b"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority23" ref="a6a58a88005d0c102ca58ff5f00f8e03b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority23&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x25C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a640d760e41274e5ad8b4f4dd5cb19259"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority24" ref="a640d760e41274e5ad8b4f4dd5cb19259" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority24&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x260))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1831d26fd5edd45ca86705d1fcb8fa75"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority25" ref="a1831d26fd5edd45ca86705d1fcb8fa75" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority25&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x264))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afab72836f7853eaedf0ed00a660e72b2"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority26" ref="afab72836f7853eaedf0ed00a660e72b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority26&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x268))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a918edfc042ce4506ccfe89243dbb9dda"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority27" ref="a918edfc042ce4506ccfe89243dbb9dda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority27&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x26C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e727f8302546d175b3f28c11e54ecc1"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority28" ref="a3e727f8302546d175b3f28c11e54ecc1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority28&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x270))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a95bc9efc023fc0524d1e9c15c0bc0d85"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority29" ref="a95bc9efc023fc0524d1e9c15c0bc0d85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority29&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x274))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af9b9541f80eef9ee708126279a681bd8"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority30" ref="af9b9541f80eef9ee708126279a681bd8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority30&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x278))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a99912f49ed8389a029e3fa0bbe1d71a2"></a><!-- doxytag: member="lpc23xx.h::VICVectPriority31" ref="a99912f49ed8389a029e3fa0bbe1d71a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICVectPriority31&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0x27C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d368d4bedbb9471dc3da192e6c12484"></a><!-- doxytag: member="lpc23xx.h::VICAddress" ref="a8d368d4bedbb9471dc3da192e6c12484" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define VICAddress&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(VIC_BASE_ADDR + 0xF00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ada354544e8e974756da477f6842034d4"></a><!-- doxytag: member="lpc23xx.h::PINCONN_BASE_ADDR" ref="ada354544e8e974756da477f6842034d4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINCONN_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE002C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aff215b5e0d11d5a47354ecfad12a8902"></a><!-- doxytag: member="lpc23xx.h::PINSEL0" ref="aff215b5e0d11d5a47354ecfad12a8902" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a030997bacf62a695152879b6be44c84c"></a><!-- doxytag: member="lpc23xx.h::PINSEL1" ref="a030997bacf62a695152879b6be44c84c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac43539e28c63bbab43998e0fde66a96f"></a><!-- doxytag: member="lpc23xx.h::PINSEL2" ref="ac43539e28c63bbab43998e0fde66a96f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f3826d0ca626fa50121b165841ece9e"></a><!-- doxytag: member="lpc23xx.h::PINSEL3" ref="a4f3826d0ca626fa50121b165841ece9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4f66e285e1b0ae7dbed4910861054c9e"></a><!-- doxytag: member="lpc23xx.h::PINSEL4" ref="a4f66e285e1b0ae7dbed4910861054c9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL4&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18b6991e5ddafcacf3d1e1bcbae85376"></a><!-- doxytag: member="lpc23xx.h::PINSEL5" ref="a18b6991e5ddafcacf3d1e1bcbae85376" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL5&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa39cd7997821dceab9766644b7cea17d"></a><!-- doxytag: member="lpc23xx.h::PINSEL6" ref="aa39cd7997821dceab9766644b7cea17d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL6&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3802e1e7e5b5f02dbdbe1a45024c9c4b"></a><!-- doxytag: member="lpc23xx.h::PINSEL7" ref="a3802e1e7e5b5f02dbdbe1a45024c9c4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL7&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace0afbbeb6f1b02f248d18495c29f8e3"></a><!-- doxytag: member="lpc23xx.h::PINSEL8" ref="ace0afbbeb6f1b02f248d18495c29f8e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL8&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1b77a28a614a6cde822e2b44421d1e1d"></a><!-- doxytag: member="lpc23xx.h::PINSEL9" ref="a1b77a28a614a6cde822e2b44421d1e1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL9&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5cd1476b3d8d84a10c46adc7a8feacb0"></a><!-- doxytag: member="lpc23xx.h::PINSEL10" ref="a5cd1476b3d8d84a10c46adc7a8feacb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINSEL10&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a38059134b0adaf25bb64ab021edfd5f4"></a><!-- doxytag: member="lpc23xx.h::PINMODE0" ref="a38059134b0adaf25bb64ab021edfd5f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a289acb166f43c92d5a506cd01ecdfbc7"></a><!-- doxytag: member="lpc23xx.h::PINMODE1" ref="a289acb166f43c92d5a506cd01ecdfbc7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x044))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e102735ca34f2a7ad80d4057ca63e8f"></a><!-- doxytag: member="lpc23xx.h::PINMODE2" ref="a1e102735ca34f2a7ad80d4057ca63e8f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x048))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a69d534398605c600c32cda2def1a8f3a"></a><!-- doxytag: member="lpc23xx.h::PINMODE3" ref="a69d534398605c600c32cda2def1a8f3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x04C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c91299d8c6d1fb5a20d2177ecfd710b"></a><!-- doxytag: member="lpc23xx.h::PINMODE4" ref="a8c91299d8c6d1fb5a20d2177ecfd710b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE4&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b545bfce7db8fd8bff1c273fd7d600e"></a><!-- doxytag: member="lpc23xx.h::PINMODE5" ref="a5b545bfce7db8fd8bff1c273fd7d600e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE5&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x054))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a15392f94e9172cb6001a9b54daada614"></a><!-- doxytag: member="lpc23xx.h::PINMODE6" ref="a15392f94e9172cb6001a9b54daada614" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE6&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x058))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad37cfb0eec829077f70eb760b3c6ccfd"></a><!-- doxytag: member="lpc23xx.h::PINMODE7" ref="ad37cfb0eec829077f70eb760b3c6ccfd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE7&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x05C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab7df7007a47ee536c0d1d14efff86333"></a><!-- doxytag: member="lpc23xx.h::PINMODE8" ref="ab7df7007a47ee536c0d1d14efff86333" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE8&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x060))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a3b528e1f404977b12768942447edd0"></a><!-- doxytag: member="lpc23xx.h::PINMODE9" ref="a0a3b528e1f404977b12768942447edd0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PINMODE9&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PINCONN_BASE_ADDR + 0x064))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a45d36b41a075f38c101d52a2224aede5"></a><!-- doxytag: member="lpc23xx.h::GPIO_BASE_ADDR" ref="a45d36b41a075f38c101d52a2224aede5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPIO_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0028000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a38dd0b36089ddc91a9a8d160a14deef0"></a><!-- doxytag: member="lpc23xx.h::IOPIN0" ref="a38dd0b36089ddc91a9a8d160a14deef0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPIN0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae59e36a0559936fc523d1e789d73d867"></a><!-- doxytag: member="lpc23xx.h::IO0PIN" ref="ae59e36a0559936fc523d1e789d73d867" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a79680f9f3b6f1f765ceb5849fe3e520d"></a><!-- doxytag: member="lpc23xx.h::IOSET0" ref="a79680f9f3b6f1f765ceb5849fe3e520d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOSET0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aef8b1a758e54e0994ae8f495dad1d592"></a><!-- doxytag: member="lpc23xx.h::IO0SET" ref="aef8b1a758e54e0994ae8f495dad1d592" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a70f12b6d0574a6a3d095821f4d73de9d"></a><!-- doxytag: member="lpc23xx.h::IODIR0" ref="a70f12b6d0574a6a3d095821f4d73de9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IODIR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aacf5b0c18685afd32ed41af9c3934479"></a><!-- doxytag: member="lpc23xx.h::IO0DIR" ref="aacf5b0c18685afd32ed41af9c3934479" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e6cb3bf6e92bcdbc07735e17e072cf2"></a><!-- doxytag: member="lpc23xx.h::IOCLR0" ref="a8e6cb3bf6e92bcdbc07735e17e072cf2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOCLR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2aad809a96f91f42efabb2b75c23773a"></a><!-- doxytag: member="lpc23xx.h::IO0CLR" ref="a2aad809a96f91f42efabb2b75c23773a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aee913e602697110f987df4de4d0df5f8"></a><!-- doxytag: member="lpc23xx.h::IOPIN1" ref="aee913e602697110f987df4de4d0df5f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOPIN1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adf8e57f2d80f6da1024636948d1f2438"></a><!-- doxytag: member="lpc23xx.h::IO1PIN" ref="adf8e57f2d80f6da1024636948d1f2438" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a099509e8cdef2dd5640479b951473b0a"></a><!-- doxytag: member="lpc23xx.h::IOSET1" ref="a099509e8cdef2dd5640479b951473b0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOSET1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac128251b4ae8d958ce27236ad9dd2a0d"></a><!-- doxytag: member="lpc23xx.h::IO1SET" ref="ac128251b4ae8d958ce27236ad9dd2a0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a44e84c559a5497e4711e141d5a8e937c"></a><!-- doxytag: member="lpc23xx.h::IODIR1" ref="a44e84c559a5497e4711e141d5a8e937c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IODIR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac181571868f065174ab2d366611a6ce1"></a><!-- doxytag: member="lpc23xx.h::IO1DIR" ref="ac181571868f065174ab2d366611a6ce1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23d17def1b57a0912085f27bbce2b330"></a><!-- doxytag: member="lpc23xx.h::IOCLR1" ref="a23d17def1b57a0912085f27bbce2b330" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOCLR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ebbd9fce18e5ae73751ed93d0b2f70b"></a><!-- doxytag: member="lpc23xx.h::IO1CLR" ref="a2ebbd9fce18e5ae73751ed93d0b2f70b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO1CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab48ffec29834d789a81ed5570fe6059c"></a><!-- doxytag: member="lpc23xx.h::IO0IntEnR" ref="ab48ffec29834d789a81ed5570fe6059c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntEnR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x090))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6b2a987d668261756cd4e9818486bb6a"></a><!-- doxytag: member="lpc23xx.h::IO0IntEnF" ref="a6b2a987d668261756cd4e9818486bb6a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntEnF&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x094))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a24d2eefab69ce973ad5d230bce74f539"></a><!-- doxytag: member="lpc23xx.h::IO0IntStatR" ref="a24d2eefab69ce973ad5d230bce74f539" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntStatR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x084))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e4f9278e7f659221c30a83b8f1f5154"></a><!-- doxytag: member="lpc23xx.h::IO0IntStatF" ref="a8e4f9278e7f659221c30a83b8f1f5154" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntStatF&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x088))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a09d8afb65cfc45f7a48e686c7ce22a7b"></a><!-- doxytag: member="lpc23xx.h::IO0IntClr" ref="a09d8afb65cfc45f7a48e686c7ce22a7b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO0IntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x08C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f289a67e91a7c274b170f777e33f273"></a><!-- doxytag: member="lpc23xx.h::IO2IntEnR" ref="a8f289a67e91a7c274b170f777e33f273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntEnR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0B0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa11ee069da6b1df9215bb02c1a9ebe73"></a><!-- doxytag: member="lpc23xx.h::IO2IntEnF" ref="aa11ee069da6b1df9215bb02c1a9ebe73" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntEnF&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0B4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d6458a0cb6f4fa9d1217a693ecbbfd9"></a><!-- doxytag: member="lpc23xx.h::IO2IntStatR" ref="a7d6458a0cb6f4fa9d1217a693ecbbfd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntStatR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0A4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18fe48cfcc1715c0340d69398f072c99"></a><!-- doxytag: member="lpc23xx.h::IO2IntStatF" ref="a18fe48cfcc1715c0340d69398f072c99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntStatF&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0A8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c9459d1e272c34972452fcdb81e425"></a><!-- doxytag: member="lpc23xx.h::IO2IntClr" ref="a72c9459d1e272c34972452fcdb81e425" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IO2IntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x0AC))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a292ecfd8006cce0eae9883cf03441615"></a><!-- doxytag: member="lpc23xx.h::IOIntStat" ref="a292ecfd8006cce0eae9883cf03441615" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IOIntStat&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPIO_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a60a0e564a0f3d5f16c39e84a262650e1"></a><!-- doxytag: member="lpc23xx.h::PARTCFG_BASE_ADDR" ref="a60a0e564a0f3d5f16c39e84a262650e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARTCFG_BASE_ADDR&nbsp;&nbsp;&nbsp;0x3FFF8000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b789c9fbacae63df8f5366cbb11bc01"></a><!-- doxytag: member="lpc23xx.h::PARTCFG" ref="a2b789c9fbacae63df8f5366cbb11bc01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PARTCFG&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PARTCFG_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3fbba921d157c2d51789d17deb312173"></a><!-- doxytag: member="lpc23xx.h::FIO_BASE_ADDR" ref="a3fbba921d157c2d51789d17deb312173" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO_BASE_ADDR&nbsp;&nbsp;&nbsp;0x3FFFC000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ecdb9b0bd11b7dfefb4decf8337ccbd"></a><!-- doxytag: member="lpc23xx.h::FIO0DIR" ref="a5ecdb9b0bd11b7dfefb4decf8337ccbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0af2c8f6a95a766b32d8709fafac6baa"></a><!-- doxytag: member="lpc23xx.h::FIO0MASK" ref="a0af2c8f6a95a766b32d8709fafac6baa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASK&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aafe04ef1d09547bd16547b800b4df5a1"></a><!-- doxytag: member="lpc23xx.h::FIO0PIN" ref="aafe04ef1d09547bd16547b800b4df5a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb77ecb736828882a0b80e33a7adf644"></a><!-- doxytag: member="lpc23xx.h::FIO0SET" ref="aeb77ecb736828882a0b80e33a7adf644" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a32e958c8a285f756cd11f3f340f6494c"></a><!-- doxytag: member="lpc23xx.h::FIO0CLR" ref="a32e958c8a285f756cd11f3f340f6494c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aae81a3484deff18fa81de0ac8de3ab40"></a><!-- doxytag: member="lpc23xx.h::FIO1DIR" ref="aae81a3484deff18fa81de0ac8de3ab40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13f214cea0d3f874820bd4548c46a7f0"></a><!-- doxytag: member="lpc23xx.h::FIO1MASK" ref="a13f214cea0d3f874820bd4548c46a7f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASK&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab97ddb2da2dd1db899d7b4750548f798"></a><!-- doxytag: member="lpc23xx.h::FIO1PIN" ref="ab97ddb2da2dd1db899d7b4750548f798" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa94d97e600385d0fde769e11f302cd1c"></a><!-- doxytag: member="lpc23xx.h::FIO1SET" ref="aa94d97e600385d0fde769e11f302cd1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abcc77d889363cff115e5a530fa76625f"></a><!-- doxytag: member="lpc23xx.h::FIO1CLR" ref="abcc77d889363cff115e5a530fa76625f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a75b59afafb28de1fa7107c3db1cbfc0a"></a><!-- doxytag: member="lpc23xx.h::FIO2DIR" ref="a75b59afafb28de1fa7107c3db1cbfc0a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad27e95ce6805c27eef26ea73ceb023bd"></a><!-- doxytag: member="lpc23xx.h::FIO2MASK" ref="ad27e95ce6805c27eef26ea73ceb023bd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASK&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3231320a27b790a99f2d28fc5d32b33c"></a><!-- doxytag: member="lpc23xx.h::FIO2PIN" ref="a3231320a27b790a99f2d28fc5d32b33c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x054))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeb2827cc8f7918902c58cdc9960e840d"></a><!-- doxytag: member="lpc23xx.h::FIO2SET" ref="aeb2827cc8f7918902c58cdc9960e840d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x058))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1195f7a120c7cb4f8fbb23b72e8ec037"></a><!-- doxytag: member="lpc23xx.h::FIO2CLR" ref="a1195f7a120c7cb4f8fbb23b72e8ec037" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x05C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1083e6b4f9db146360ddd0dcd0a9dd39"></a><!-- doxytag: member="lpc23xx.h::FIO3DIR" ref="a1083e6b4f9db146360ddd0dcd0a9dd39" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x060))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f4d031bd0cbecf049e020fbd3b85944"></a><!-- doxytag: member="lpc23xx.h::FIO3MASK" ref="a9f4d031bd0cbecf049e020fbd3b85944" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASK&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3656d6446be846bded1ddf3bbb1f069c"></a><!-- doxytag: member="lpc23xx.h::FIO3PIN" ref="a3656d6446be846bded1ddf3bbb1f069c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x074))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7b26871215344e5a9df44d7093240432"></a><!-- doxytag: member="lpc23xx.h::FIO3SET" ref="a7b26871215344e5a9df44d7093240432" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x078))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab64a776a181a354a850222009357a294"></a><!-- doxytag: member="lpc23xx.h::FIO3CLR" ref="ab64a776a181a354a850222009357a294" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x07C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af2517ae60d5d5039a5218bcd6a4ca3d1"></a><!-- doxytag: member="lpc23xx.h::FIO4DIR" ref="af2517ae60d5d5039a5218bcd6a4ca3d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58bbc88f8e37e7c69525a3ed50b13647"></a><!-- doxytag: member="lpc23xx.h::FIO4MASK" ref="a58bbc88f8e37e7c69525a3ed50b13647" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASK&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x090))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaa168fd9ed723f7755daeb0ada32477"></a><!-- doxytag: member="lpc23xx.h::FIO4PIN" ref="aeaa168fd9ed723f7755daeb0ada32477" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x094))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ea2ecaf667403aca71e0fee158e7e4a"></a><!-- doxytag: member="lpc23xx.h::FIO4SET" ref="a3ea2ecaf667403aca71e0fee158e7e4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SET&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x098))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6a284339302a53d41530effeafb6663d"></a><!-- doxytag: member="lpc23xx.h::FIO4CLR" ref="a6a284339302a53d41530effeafb6663d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(FIO_BASE_ADDR + 0x09C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6024dedde806219cdc13ac2448e517f7"></a><!-- doxytag: member="lpc23xx.h::FIO0DIR0" ref="a6024dedde806219cdc13ac2448e517f7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a942184d612559007652f84d7fcc00d"></a><!-- doxytag: member="lpc23xx.h::FIO1DIR0" ref="a1a942184d612559007652f84d7fcc00d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8371e85b27106e24eed2eec806e7572e"></a><!-- doxytag: member="lpc23xx.h::FIO2DIR0" ref="a8371e85b27106e24eed2eec806e7572e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f205c99308d4ac53c7e8f9f704c22d9"></a><!-- doxytag: member="lpc23xx.h::FIO3DIR0" ref="a5f205c99308d4ac53c7e8f9f704c22d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x060))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a473fa5dff65f2dce6df3dec0df12e50b"></a><!-- doxytag: member="lpc23xx.h::FIO4DIR0" ref="a473fa5dff65f2dce6df3dec0df12e50b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0dfe53d7d7743664b3661fb5c888172a"></a><!-- doxytag: member="lpc23xx.h::FIO0DIR1" ref="a0dfe53d7d7743664b3661fb5c888172a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x001))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a159bb9da759f2f36aeef50fada446657"></a><!-- doxytag: member="lpc23xx.h::FIO1DIR1" ref="a159bb9da759f2f36aeef50fada446657" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x021))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae43619d20b6cccbf77b38cb51974afe1"></a><!-- doxytag: member="lpc23xx.h::FIO2DIR1" ref="ae43619d20b6cccbf77b38cb51974afe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x041))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afa11b3434e555dbce7d5aa9df45566fc"></a><!-- doxytag: member="lpc23xx.h::FIO3DIR1" ref="afa11b3434e555dbce7d5aa9df45566fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x061))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa521f372891546d25444f54a4043d7aa"></a><!-- doxytag: member="lpc23xx.h::FIO4DIR1" ref="aa521f372891546d25444f54a4043d7aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x081))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e3ec787332d7951da3cab7d423546c8"></a><!-- doxytag: member="lpc23xx.h::FIO0DIR2" ref="a5e3ec787332d7951da3cab7d423546c8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x002))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4cbd7ccd3a8071640f1aa70e1b84a7f"></a><!-- doxytag: member="lpc23xx.h::FIO1DIR2" ref="ad4cbd7ccd3a8071640f1aa70e1b84a7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x022))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ea51f180c8cb3805e3c90044ed347d9"></a><!-- doxytag: member="lpc23xx.h::FIO2DIR2" ref="a8ea51f180c8cb3805e3c90044ed347d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x042))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a2e932c711dcc7ecb0184960fe6f347"></a><!-- doxytag: member="lpc23xx.h::FIO3DIR2" ref="a1a2e932c711dcc7ecb0184960fe6f347" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x062))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0822392d43703e9465dca05f0ec1e15e"></a><!-- doxytag: member="lpc23xx.h::FIO4DIR2" ref="a0822392d43703e9465dca05f0ec1e15e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x082))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8c8521bfec602f183efe5b47b2ed3a15"></a><!-- doxytag: member="lpc23xx.h::FIO0DIR3" ref="a8c8521bfec602f183efe5b47b2ed3a15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x003))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6db1499e58ca946b6eff6ce343e67db4"></a><!-- doxytag: member="lpc23xx.h::FIO1DIR3" ref="a6db1499e58ca946b6eff6ce343e67db4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x023))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7b5dc8c40c055c156ce404bc0107618"></a><!-- doxytag: member="lpc23xx.h::FIO2DIR3" ref="ad7b5dc8c40c055c156ce404bc0107618" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x043))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6874a477197f78f8c2cc972504c0e048"></a><!-- doxytag: member="lpc23xx.h::FIO3DIR3" ref="a6874a477197f78f8c2cc972504c0e048" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x063))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7cacd6b16884af9f0d85a723d8770f40"></a><!-- doxytag: member="lpc23xx.h::FIO4DIR3" ref="a7cacd6b16884af9f0d85a723d8770f40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x083))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae46f211e46ed9a330348610e6f701f5d"></a><!-- doxytag: member="lpc23xx.h::FIO0DIRL" ref="ae46f211e46ed9a330348610e6f701f5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a11c9b313fe29cafb60b35be032da8258"></a><!-- doxytag: member="lpc23xx.h::FIO1DIRL" ref="a11c9b313fe29cafb60b35be032da8258" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a30dfe33bb4f437db23a506fa25c8b6a2"></a><!-- doxytag: member="lpc23xx.h::FIO2DIRL" ref="a30dfe33bb4f437db23a506fa25c8b6a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c0860fd431e8f93de0789cb5d8c0031"></a><!-- doxytag: member="lpc23xx.h::FIO3DIRL" ref="a2c0860fd431e8f93de0789cb5d8c0031" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x060))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8f76a61eae7f51bec492981fd9cd538"></a><!-- doxytag: member="lpc23xx.h::FIO4DIRL" ref="ab8f76a61eae7f51bec492981fd9cd538" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ab399175bcc80582dee4c2ade4692b4"></a><!-- doxytag: member="lpc23xx.h::FIO0DIRU" ref="a5ab399175bcc80582dee4c2ade4692b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0DIRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x002))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fe45ace67d60ccfaa65df5efc476ab4"></a><!-- doxytag: member="lpc23xx.h::FIO1DIRU" ref="a8fe45ace67d60ccfaa65df5efc476ab4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1DIRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x022))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ee4e0d9bb8165572c77a3378bffd977"></a><!-- doxytag: member="lpc23xx.h::FIO2DIRU" ref="a4ee4e0d9bb8165572c77a3378bffd977" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2DIRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x042))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad10fae6c925cf5be068b8673e6abbaaa"></a><!-- doxytag: member="lpc23xx.h::FIO3DIRU" ref="ad10fae6c925cf5be068b8673e6abbaaa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3DIRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x062))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a49b2d3face4748f3d72da9ba73d787d7"></a><!-- doxytag: member="lpc23xx.h::FIO4DIRU" ref="a49b2d3face4748f3d72da9ba73d787d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4DIRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x082))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad35d1ee2bef886f2842bf4e98a3f4d9c"></a><!-- doxytag: member="lpc23xx.h::FIO0MASK0" ref="ad35d1ee2bef886f2842bf4e98a3f4d9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASK0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a494315aaa4ca12914bf9e48c178165a4"></a><!-- doxytag: member="lpc23xx.h::FIO1MASK0" ref="a494315aaa4ca12914bf9e48c178165a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASK0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae462d5441867fc184e7d1ef60fab6fe1"></a><!-- doxytag: member="lpc23xx.h::FIO2MASK0" ref="ae462d5441867fc184e7d1ef60fab6fe1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASK0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ee71b2112fef0e268adb0ab2ea267f2"></a><!-- doxytag: member="lpc23xx.h::FIO3MASK0" ref="a3ee71b2112fef0e268adb0ab2ea267f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASK0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a142ac54bc7ffd35f5f211bfe69248342"></a><!-- doxytag: member="lpc23xx.h::FIO4MASK0" ref="a142ac54bc7ffd35f5f211bfe69248342" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASK0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x090))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4ea9f0226332072fe73814da39048f77"></a><!-- doxytag: member="lpc23xx.h::FIO0MASK1" ref="a4ea9f0226332072fe73814da39048f77" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASK1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x011))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23d8ecf9a2e3242c6361700dbde85590"></a><!-- doxytag: member="lpc23xx.h::FIO1MASK1" ref="a23d8ecf9a2e3242c6361700dbde85590" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASK1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x021))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a01d4487de6b22ebb191d67ee5b0b7e58"></a><!-- doxytag: member="lpc23xx.h::FIO2MASK1" ref="a01d4487de6b22ebb191d67ee5b0b7e58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASK1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x051))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab139db94fa56f733dae4803b012d1e9c"></a><!-- doxytag: member="lpc23xx.h::FIO3MASK1" ref="ab139db94fa56f733dae4803b012d1e9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASK1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x071))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeaea4bf025e563b208ba6e22c2188d9a"></a><!-- doxytag: member="lpc23xx.h::FIO4MASK1" ref="aeaea4bf025e563b208ba6e22c2188d9a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASK1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x091))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a69c1024c4f3dcb64fe5f83d50f9b5497"></a><!-- doxytag: member="lpc23xx.h::FIO0MASK2" ref="a69c1024c4f3dcb64fe5f83d50f9b5497" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASK2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x012))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bceb523c4218fd7f93935a858a4335e"></a><!-- doxytag: member="lpc23xx.h::FIO1MASK2" ref="a4bceb523c4218fd7f93935a858a4335e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASK2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x032))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a631fa02329d50bf9185b874558bad783"></a><!-- doxytag: member="lpc23xx.h::FIO2MASK2" ref="a631fa02329d50bf9185b874558bad783" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASK2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x052))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a11920cb2a2e2e4234f171dcd702339a5"></a><!-- doxytag: member="lpc23xx.h::FIO3MASK2" ref="a11920cb2a2e2e4234f171dcd702339a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASK2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x072))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f1f533a290a880070795d7da78e2c2b"></a><!-- doxytag: member="lpc23xx.h::FIO4MASK2" ref="a9f1f533a290a880070795d7da78e2c2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASK2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x092))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72e1bcc80ce43e9541ee5086b196881c"></a><!-- doxytag: member="lpc23xx.h::FIO0MASK3" ref="a72e1bcc80ce43e9541ee5086b196881c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASK3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x013))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aac1512ad6a6fe8ebbec3514a3df2283c"></a><!-- doxytag: member="lpc23xx.h::FIO1MASK3" ref="aac1512ad6a6fe8ebbec3514a3df2283c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASK3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x033))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0369667e6edce91f0fa7358386107d1a"></a><!-- doxytag: member="lpc23xx.h::FIO2MASK3" ref="a0369667e6edce91f0fa7358386107d1a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASK3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x053))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a443186f6820d1df3087bb54379eb64de"></a><!-- doxytag: member="lpc23xx.h::FIO3MASK3" ref="a443186f6820d1df3087bb54379eb64de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASK3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x073))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52cb51a91afbd14d9a3c493073b8e7a2"></a><!-- doxytag: member="lpc23xx.h::FIO4MASK3" ref="a52cb51a91afbd14d9a3c493073b8e7a2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASK3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x093))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2db09bd45262c4b0f82b228661fd520f"></a><!-- doxytag: member="lpc23xx.h::FIO0MASKL" ref="a2db09bd45262c4b0f82b228661fd520f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASKL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb6985eaf64b5c6f725139de681014fb"></a><!-- doxytag: member="lpc23xx.h::FIO1MASKL" ref="abb6985eaf64b5c6f725139de681014fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASKL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3d1f6a875fa031efc1f4bab47330c2"></a><!-- doxytag: member="lpc23xx.h::FIO2MASKL" ref="a9f3d1f6a875fa031efc1f4bab47330c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASKL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adca51b0d62b6b4fb0f91f7172babb516"></a><!-- doxytag: member="lpc23xx.h::FIO3MASKL" ref="adca51b0d62b6b4fb0f91f7172babb516" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASKL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf67278600b239c3841be08d1ce56286"></a><!-- doxytag: member="lpc23xx.h::FIO4MASKL" ref="acf67278600b239c3841be08d1ce56286" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASKL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x090))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a099712b2e0a8661f3fd06310ca74313f"></a><!-- doxytag: member="lpc23xx.h::FIO0MASKU" ref="a099712b2e0a8661f3fd06310ca74313f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0MASKU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x012))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a15ed1c7f79c21c0c9db2dc71da3f8b3b"></a><!-- doxytag: member="lpc23xx.h::FIO1MASKU" ref="a15ed1c7f79c21c0c9db2dc71da3f8b3b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1MASKU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x032))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5078582ad6743fcbded1bf4537f937b8"></a><!-- doxytag: member="lpc23xx.h::FIO2MASKU" ref="a5078582ad6743fcbded1bf4537f937b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2MASKU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x052))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a29b027901c8512e37e771d871834bbb6"></a><!-- doxytag: member="lpc23xx.h::FIO3MASKU" ref="a29b027901c8512e37e771d871834bbb6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3MASKU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x072))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abd33338c48984ab9b9292dc3ff7ecc3f"></a><!-- doxytag: member="lpc23xx.h::FIO4MASKU" ref="abd33338c48984ab9b9292dc3ff7ecc3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4MASKU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x092))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3e502e416ce05215b358f63a6350458"></a><!-- doxytag: member="lpc23xx.h::FIO0PIN0" ref="aa3e502e416ce05215b358f63a6350458" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PIN0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adeaf8820052fbb192564488b179bca1d"></a><!-- doxytag: member="lpc23xx.h::FIO1PIN0" ref="adeaf8820052fbb192564488b179bca1d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PIN0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa9dc80dbdb8986b4658c50fc2f5eb44e"></a><!-- doxytag: member="lpc23xx.h::FIO2PIN0" ref="aa9dc80dbdb8986b4658c50fc2f5eb44e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PIN0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x054))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8a80d168e3d5cedcb57c0069b7a88f4"></a><!-- doxytag: member="lpc23xx.h::FIO3PIN0" ref="af8a80d168e3d5cedcb57c0069b7a88f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PIN0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x074))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2fd9321de6912e95044c750b46d3b0f1"></a><!-- doxytag: member="lpc23xx.h::FIO4PIN0" ref="a2fd9321de6912e95044c750b46d3b0f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PIN0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x094))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aec3cbb4aadad5e839c46a88e79235def"></a><!-- doxytag: member="lpc23xx.h::FIO0PIN1" ref="aec3cbb4aadad5e839c46a88e79235def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PIN1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x015))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b0692dc48bc4d3a16033328b52e906f"></a><!-- doxytag: member="lpc23xx.h::FIO1PIN1" ref="a4b0692dc48bc4d3a16033328b52e906f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PIN1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x025))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0819125e85bf212e84588420e5667771"></a><!-- doxytag: member="lpc23xx.h::FIO2PIN1" ref="a0819125e85bf212e84588420e5667771" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PIN1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x055))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a08654d096e88cbe138ec2183a85bddce"></a><!-- doxytag: member="lpc23xx.h::FIO3PIN1" ref="a08654d096e88cbe138ec2183a85bddce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PIN1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x075))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6f041092aecda637317194e20a58012"></a><!-- doxytag: member="lpc23xx.h::FIO4PIN1" ref="ac6f041092aecda637317194e20a58012" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PIN1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x095))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4a9055080bd8a0dd9fef4f84655eb1c"></a><!-- doxytag: member="lpc23xx.h::FIO0PIN2" ref="ae4a9055080bd8a0dd9fef4f84655eb1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PIN2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x016))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab21e0d511fd82e21c2b735ad6ec4557f"></a><!-- doxytag: member="lpc23xx.h::FIO1PIN2" ref="ab21e0d511fd82e21c2b735ad6ec4557f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PIN2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x036))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a86df478762c1956caf2a13ca6834a4f3"></a><!-- doxytag: member="lpc23xx.h::FIO2PIN2" ref="a86df478762c1956caf2a13ca6834a4f3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PIN2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x056))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d07d582c228fd1a9a59db4ff7a802e9"></a><!-- doxytag: member="lpc23xx.h::FIO3PIN2" ref="a1d07d582c228fd1a9a59db4ff7a802e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PIN2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x076))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af28f4e832a2e032c5c33beede185f7d3"></a><!-- doxytag: member="lpc23xx.h::FIO4PIN2" ref="af28f4e832a2e032c5c33beede185f7d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PIN2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x096))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aac74bc09bb6be50be5a92f37bfaf368d"></a><!-- doxytag: member="lpc23xx.h::FIO0PIN3" ref="aac74bc09bb6be50be5a92f37bfaf368d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PIN3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x017))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2909af469021aec1dedf401fb5e897dc"></a><!-- doxytag: member="lpc23xx.h::FIO1PIN3" ref="a2909af469021aec1dedf401fb5e897dc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PIN3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x037))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab355443de507ee270e170e1638be91a5"></a><!-- doxytag: member="lpc23xx.h::FIO2PIN3" ref="ab355443de507ee270e170e1638be91a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PIN3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x057))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47e49a99283060d2e2d3edd8dc7e6632"></a><!-- doxytag: member="lpc23xx.h::FIO3PIN3" ref="a47e49a99283060d2e2d3edd8dc7e6632" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PIN3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x077))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c14758ee7e3f31e93bc2a22a5bce3a0"></a><!-- doxytag: member="lpc23xx.h::FIO4PIN3" ref="a3c14758ee7e3f31e93bc2a22a5bce3a0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PIN3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x097))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa1161c502a00e178f8c24181a0e103ba"></a><!-- doxytag: member="lpc23xx.h::FIO0PINL" ref="aa1161c502a00e178f8c24181a0e103ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PINL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9372ee64b6e789f742e129da9e42612a"></a><!-- doxytag: member="lpc23xx.h::FIO1PINL" ref="a9372ee64b6e789f742e129da9e42612a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PINL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18cc1c96af692fd97fa400f184e9f88e"></a><!-- doxytag: member="lpc23xx.h::FIO2PINL" ref="a18cc1c96af692fd97fa400f184e9f88e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PINL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x054))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a352387e998a9c63b15a0872ca6605015"></a><!-- doxytag: member="lpc23xx.h::FIO3PINL" ref="a352387e998a9c63b15a0872ca6605015" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PINL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x074))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b6aaa6cdfb258ee7687dbf060a068e5"></a><!-- doxytag: member="lpc23xx.h::FIO4PINL" ref="a3b6aaa6cdfb258ee7687dbf060a068e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PINL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x094))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a9929a7e790d5b40f0a5dc6be66ff05"></a><!-- doxytag: member="lpc23xx.h::FIO0PINU" ref="a1a9929a7e790d5b40f0a5dc6be66ff05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0PINU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x016))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a22a77fea5e7e96aeba1babd4b03bafc3"></a><!-- doxytag: member="lpc23xx.h::FIO1PINU" ref="a22a77fea5e7e96aeba1babd4b03bafc3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1PINU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x036))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17b04e8eb448c0cbe2640ce4be2178e2"></a><!-- doxytag: member="lpc23xx.h::FIO2PINU" ref="a17b04e8eb448c0cbe2640ce4be2178e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2PINU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x056))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3285eb90bb2c9c421ef5ced4ec9d0b8c"></a><!-- doxytag: member="lpc23xx.h::FIO3PINU" ref="a3285eb90bb2c9c421ef5ced4ec9d0b8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3PINU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x076))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a74bd3f9fe632ef9509e61872910eef8c"></a><!-- doxytag: member="lpc23xx.h::FIO4PINU" ref="a74bd3f9fe632ef9509e61872910eef8c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4PINU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x096))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abc5a21271607dc1426ccb7235f0ab03a"></a><!-- doxytag: member="lpc23xx.h::FIO0SET0" ref="abc5a21271607dc1426ccb7235f0ab03a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SET0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2269431a4845fe3cb6706c7a5b8e6b0b"></a><!-- doxytag: member="lpc23xx.h::FIO1SET0" ref="a2269431a4845fe3cb6706c7a5b8e6b0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SET0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a482b39dd84e6efeb9feda4b2cbee04ef"></a><!-- doxytag: member="lpc23xx.h::FIO2SET0" ref="a482b39dd84e6efeb9feda4b2cbee04ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SET0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x058))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae82aff10fb020c5d4038a538837bb254"></a><!-- doxytag: member="lpc23xx.h::FIO3SET0" ref="ae82aff10fb020c5d4038a538837bb254" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SET0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x078))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a95ff75140197f58af3d150612c5cff4f"></a><!-- doxytag: member="lpc23xx.h::FIO4SET0" ref="a95ff75140197f58af3d150612c5cff4f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SET0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x098))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a18db7dcbbab1a6844772427d400c2b51"></a><!-- doxytag: member="lpc23xx.h::FIO0SET1" ref="a18db7dcbbab1a6844772427d400c2b51" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SET1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x019))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a456179014bc2a33838948af72631e49d"></a><!-- doxytag: member="lpc23xx.h::FIO1SET1" ref="a456179014bc2a33838948af72631e49d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SET1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x029))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a10067222b27fd3a51cc2a25ec26766ef"></a><!-- doxytag: member="lpc23xx.h::FIO2SET1" ref="a10067222b27fd3a51cc2a25ec26766ef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SET1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x059))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af3de86493c7ff6d89f773b9f2ab212cb"></a><!-- doxytag: member="lpc23xx.h::FIO3SET1" ref="af3de86493c7ff6d89f773b9f2ab212cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SET1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x079))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2972c8bcbd8365c08bd608622486003"></a><!-- doxytag: member="lpc23xx.h::FIO4SET1" ref="ad2972c8bcbd8365c08bd608622486003" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SET1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x099))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad55cb0e8ba1c48ebd940bc881439ac0d"></a><!-- doxytag: member="lpc23xx.h::FIO0SET2" ref="ad55cb0e8ba1c48ebd940bc881439ac0d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SET2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36c1507b935d9d1f3bbd9eb467d41a5a"></a><!-- doxytag: member="lpc23xx.h::FIO1SET2" ref="a36c1507b935d9d1f3bbd9eb467d41a5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SET2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a87a87b4e77d7624c626f601ff0089df6"></a><!-- doxytag: member="lpc23xx.h::FIO2SET2" ref="a87a87b4e77d7624c626f601ff0089df6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SET2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a10cb1e7dd2d40d8a6befeaf26e611abe"></a><!-- doxytag: member="lpc23xx.h::FIO3SET2" ref="a10cb1e7dd2d40d8a6befeaf26e611abe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SET2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6acfbf77608921bc4741f1090e50d7d3"></a><!-- doxytag: member="lpc23xx.h::FIO4SET2" ref="a6acfbf77608921bc4741f1090e50d7d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SET2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a221919559cdc8c3496dfc395d9d59eb0"></a><!-- doxytag: member="lpc23xx.h::FIO0SET3" ref="a221919559cdc8c3496dfc395d9d59eb0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SET3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01B))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae1630e2e767466cec068e8e7f3e5049e"></a><!-- doxytag: member="lpc23xx.h::FIO1SET3" ref="ae1630e2e767466cec068e8e7f3e5049e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SET3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03B))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a14e0ffc79949128f0d199d058a426835"></a><!-- doxytag: member="lpc23xx.h::FIO2SET3" ref="a14e0ffc79949128f0d199d058a426835" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SET3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05B))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2dfc3b8d33a84bb50b012a4533b97351"></a><!-- doxytag: member="lpc23xx.h::FIO3SET3" ref="a2dfc3b8d33a84bb50b012a4533b97351" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SET3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07B))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab1fe21c07c16ed88b3ede7efe76e861b"></a><!-- doxytag: member="lpc23xx.h::FIO4SET3" ref="ab1fe21c07c16ed88b3ede7efe76e861b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SET3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09B))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c81f5d08ab384fa3f2e65773352788a"></a><!-- doxytag: member="lpc23xx.h::FIO0SETL" ref="a0c81f5d08ab384fa3f2e65773352788a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SETL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9952e2dc15a66ece9e7225406dde19c"></a><!-- doxytag: member="lpc23xx.h::FIO1SETL" ref="ad9952e2dc15a66ece9e7225406dde19c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SETL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a840aa85de19531e7c47bc0ee5e4644de"></a><!-- doxytag: member="lpc23xx.h::FIO2SETL" ref="a840aa85de19531e7c47bc0ee5e4644de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SETL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x058))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a364fdcf0bcb079b2f435990518a7ae5c"></a><!-- doxytag: member="lpc23xx.h::FIO3SETL" ref="a364fdcf0bcb079b2f435990518a7ae5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SETL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x078))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a233be106289eb89c3fcf6a1518fea702"></a><!-- doxytag: member="lpc23xx.h::FIO4SETL" ref="a233be106289eb89c3fcf6a1518fea702" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SETL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x098))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a92e5572cceb6757704b53729547db273"></a><!-- doxytag: member="lpc23xx.h::FIO0SETU" ref="a92e5572cceb6757704b53729547db273" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0SETU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x01A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fff0fd5c35a6e1874d71088d625e9c5"></a><!-- doxytag: member="lpc23xx.h::FIO1SETU" ref="a4fff0fd5c35a6e1874d71088d625e9c5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1SETU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x03A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aece476bc2b739e0a58231cc29d320da6"></a><!-- doxytag: member="lpc23xx.h::FIO2SETU" ref="aece476bc2b739e0a58231cc29d320da6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2SETU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x05A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adaa0b534b773dc8f552cffd4be06e800"></a><!-- doxytag: member="lpc23xx.h::FIO3SETU" ref="adaa0b534b773dc8f552cffd4be06e800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3SETU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x07A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6314e5dcf627a67811002f769bcbd5ea"></a><!-- doxytag: member="lpc23xx.h::FIO4SETU" ref="a6314e5dcf627a67811002f769bcbd5ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4SETU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x09A))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e5a3e053cf6f429163e4a686c39ef38"></a><!-- doxytag: member="lpc23xx.h::FIO0CLR0" ref="a8e5a3e053cf6f429163e4a686c39ef38" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a55e55a2be93af5b11321cabe30a381b7"></a><!-- doxytag: member="lpc23xx.h::FIO1CLR0" ref="a55e55a2be93af5b11321cabe30a381b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a83bf7bd4995713a22faccfc68a0ca6ec"></a><!-- doxytag: member="lpc23xx.h::FIO2CLR0" ref="a83bf7bd4995713a22faccfc68a0ca6ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a354af6b5289fe44eebe7504af0299bda"></a><!-- doxytag: member="lpc23xx.h::FIO3CLR0" ref="a354af6b5289fe44eebe7504af0299bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeff7f43c2485b9d6e0e3a8fd32757683"></a><!-- doxytag: member="lpc23xx.h::FIO4CLR0" ref="aeff7f43c2485b9d6e0e3a8fd32757683" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aadcb3254afec1ba262a4c248858b34a6"></a><!-- doxytag: member="lpc23xx.h::FIO0CLR1" ref="aadcb3254afec1ba262a4c248858b34a6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01D))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afb74195a3c53c3674d394d510efb689e"></a><!-- doxytag: member="lpc23xx.h::FIO1CLR1" ref="afb74195a3c53c3674d394d510efb689e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x02D))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2bc6a545f5e1616207c7ea610e938998"></a><!-- doxytag: member="lpc23xx.h::FIO2CLR1" ref="a2bc6a545f5e1616207c7ea610e938998" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05D))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9ccc3b12b3c0ba26a63c6ebc75757021"></a><!-- doxytag: member="lpc23xx.h::FIO3CLR1" ref="a9ccc3b12b3c0ba26a63c6ebc75757021" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07D))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a09951ad749690934178cc9d9753bed84"></a><!-- doxytag: member="lpc23xx.h::FIO4CLR1" ref="a09951ad749690934178cc9d9753bed84" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09D))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f7e5efeba8bde2cba999e2c01fa6ced"></a><!-- doxytag: member="lpc23xx.h::FIO0CLR2" ref="a5f7e5efeba8bde2cba999e2c01fa6ced" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2930364287237b9c9648772985332a93"></a><!-- doxytag: member="lpc23xx.h::FIO1CLR2" ref="a2930364287237b9c9648772985332a93" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae474c25bb08ce82cd92410b6019a75f2"></a><!-- doxytag: member="lpc23xx.h::FIO2CLR2" ref="ae474c25bb08ce82cd92410b6019a75f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a7a4d8573cebcfb227ddc3fe1a63858"></a><!-- doxytag: member="lpc23xx.h::FIO3CLR2" ref="a1a7a4d8573cebcfb227ddc3fe1a63858" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7bb00c4a2515fd900ea50f0bf9cf3143"></a><!-- doxytag: member="lpc23xx.h::FIO4CLR2" ref="a7bb00c4a2515fd900ea50f0bf9cf3143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa93da6ddf56c52b2a669aaa5abd331e3"></a><!-- doxytag: member="lpc23xx.h::FIO0CLR3" ref="aa93da6ddf56c52b2a669aaa5abd331e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x01F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a80790e434457c23ef3b83121b2d44cb9"></a><!-- doxytag: member="lpc23xx.h::FIO1CLR3" ref="a80790e434457c23ef3b83121b2d44cb9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x03F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6c862f58302d1e265297b023bf1b1c61"></a><!-- doxytag: member="lpc23xx.h::FIO2CLR3" ref="a6c862f58302d1e265297b023bf1b1c61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x05F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a28f99a4bca9ba138e3b99d81ea37bab9"></a><!-- doxytag: member="lpc23xx.h::FIO3CLR3" ref="a28f99a4bca9ba138e3b99d81ea37bab9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x07F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a54ed30afd4c65f4f707157ed7319f2ed"></a><!-- doxytag: member="lpc23xx.h::FIO4CLR3" ref="a54ed30afd4c65f4f707157ed7319f2ed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(FIO_BASE_ADDR + 0x09F))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae6eeb467744a7b35125c07bbae950517"></a><!-- doxytag: member="lpc23xx.h::FIO0CLRL" ref="ae6eeb467744a7b35125c07bbae950517" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae872d43c905b3ba9d7e69cc79b8e5b9f"></a><!-- doxytag: member="lpc23xx.h::FIO1CLRL" ref="ae872d43c905b3ba9d7e69cc79b8e5b9f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a792108b016dcfc87694dc668c004d408"></a><!-- doxytag: member="lpc23xx.h::FIO2CLRL" ref="a792108b016dcfc87694dc668c004d408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x05C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eede7ce337f9b6d752b843fac97e103"></a><!-- doxytag: member="lpc23xx.h::FIO3CLRL" ref="a5eede7ce337f9b6d752b843fac97e103" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x07C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fa8669bacf724783b23650cc2b05fea"></a><!-- doxytag: member="lpc23xx.h::FIO4CLRL" ref="a7fa8669bacf724783b23650cc2b05fea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLRL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x09C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a495687da44a467aa43994a1637b800d3"></a><!-- doxytag: member="lpc23xx.h::FIO0CLRU" ref="a495687da44a467aa43994a1637b800d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO0CLRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x01E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad823c094a473b08ecab428d19496b143"></a><!-- doxytag: member="lpc23xx.h::FIO1CLRU" ref="ad823c094a473b08ecab428d19496b143" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO1CLRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x03E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a42aa185aba0147616e65fea1d4a4143a"></a><!-- doxytag: member="lpc23xx.h::FIO2CLRU" ref="a42aa185aba0147616e65fea1d4a4143a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO2CLRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x05E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5cbd019dd9f2b972ef4ba7cd2d72a76"></a><!-- doxytag: member="lpc23xx.h::FIO3CLRU" ref="ac5cbd019dd9f2b972ef4ba7cd2d72a76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO3CLRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x07E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4b4c7048ecc54896e2633e1682f44074"></a><!-- doxytag: member="lpc23xx.h::FIO4CLRU" ref="a4b4c7048ecc54896e2633e1682f44074" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FIO4CLRU&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(FIO_BASE_ADDR + 0x09E))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab001a5ecd9b443f598529d69687500d5"></a><!-- doxytag: member="lpc23xx.h::EMC_BASE_ADDR" ref="ab001a5ecd9b443f598529d69687500d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMC_BASE_ADDR&nbsp;&nbsp;&nbsp;0xFFE08000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a749d1c9a41046b0e699c0e76bef2b0ca"></a><!-- doxytag: member="lpc23xx.h::EMCControl" ref="a749d1c9a41046b0e699c0e76bef2b0ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCControl&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaf8e8462cab9fd5a0a9f5735cb915f43"></a><!-- doxytag: member="lpc23xx.h::EMCStatus" ref="aaf8e8462cab9fd5a0a9f5735cb915f43" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a73835857bc788260e39a2fad9b416c1f"></a><!-- doxytag: member="lpc23xx.h::EMCConfig" ref="a73835857bc788260e39a2fad9b416c1f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCConfig&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a97c1792c9711c91396e3555b7af4263c"></a><!-- doxytag: member="lpc23xx.h::EMCStaticExtendedWait" ref="a97c1792c9711c91396e3555b7af4263c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticExtendedWait&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac5d5e0248133df4bfcebf4fb432b0b52"></a><!-- doxytag: member="lpc23xx.h::EMCStaticConfig0" ref="ac5d5e0248133df4bfcebf4fb432b0b52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticConfig0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x200))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad08218462539de914d545c0267377fbd"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitWen0" ref="ad08218462539de914d545c0267377fbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitWen0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x204))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa30bb1c520d4dddbdcab7afa4a17605e"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitOen0" ref="aa30bb1c520d4dddbdcab7afa4a17605e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitOen0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x208))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af67390ccc0cfccc5f6220b914a74e9e2"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitRd0" ref="af67390ccc0cfccc5f6220b914a74e9e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitRd0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x20C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4bcedf52b02d67327c4db1d72db1f03"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitPage0" ref="aa4bcedf52b02d67327c4db1d72db1f03" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitPage0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x210))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a26559f7c5c59f0c6d098ec48043f35b8"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitWr0" ref="a26559f7c5c59f0c6d098ec48043f35b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitWr0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x214))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad36d2179d60b25fb80ab240a90d21ac2"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitTurn0" ref="ad36d2179d60b25fb80ab240a90d21ac2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitTurn0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x218))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa650197b132610f042ce96f3e319cd76"></a><!-- doxytag: member="lpc23xx.h::EMCStaticConfig1" ref="aa650197b132610f042ce96f3e319cd76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticConfig1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x220))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab39c6039016705acc24a2343fad721f8"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitWen1" ref="ab39c6039016705acc24a2343fad721f8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitWen1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x224))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a68619fe9f7669100d60a97337c9f4780"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitOen1" ref="a68619fe9f7669100d60a97337c9f4780" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitOen1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x228))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52eaa3af467ec0e8af3e160e4a51eb3f"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitRd1" ref="a52eaa3af467ec0e8af3e160e4a51eb3f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitRd1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x22C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aec2ed62bcf745b05a31400ed10e0168c"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitPage1" ref="aec2ed62bcf745b05a31400ed10e0168c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitPage1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x230))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ba4d784e326289bdf9d8d5219875b4e"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitWr1" ref="a5ba4d784e326289bdf9d8d5219875b4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitWr1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x234))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82290c45cc22907a09a020bb2b7cb6fb"></a><!-- doxytag: member="lpc23xx.h::EMCStaticWaitTurn1" ref="a82290c45cc22907a09a020bb2b7cb6fb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define EMCStaticWaitTurn1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(EMC_BASE_ADDR + 0x238))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7bc92a27446332c063a696f34146ba6"></a><!-- doxytag: member="lpc23xx.h::TMR0_BASE_ADDR" ref="af7bc92a27446332c063a696f34146ba6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR0_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0004000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae669c80390f9475369f2c4f48f7630b3"></a><!-- doxytag: member="lpc23xx.h::T0IR" ref="ae669c80390f9475369f2c4f48f7630b3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0IR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f7a4e745f989cba7121a2a089400243"></a><!-- doxytag: member="lpc23xx.h::T0TCR" ref="a0f7a4e745f989cba7121a2a089400243" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0TCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acc99e4d315de652060365cb4a634d071"></a><!-- doxytag: member="lpc23xx.h::T0TC" ref="acc99e4d315de652060365cb4a634d071" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0TC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af0820bf2601acb2528db5ca569a67baf"></a><!-- doxytag: member="lpc23xx.h::T0PR" ref="af0820bf2601acb2528db5ca569a67baf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0PR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f5b19ff825c0d2d71a088a5189a0db1"></a><!-- doxytag: member="lpc23xx.h::T0PC" ref="a5f5b19ff825c0d2d71a088a5189a0db1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0PC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a301ebbd28f97690cab064ef6ca985e01"></a><!-- doxytag: member="lpc23xx.h::T0MCR" ref="a301ebbd28f97690cab064ef6ca985e01" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8bee2a36f8e241b9db3c9c7f87143a99"></a><!-- doxytag: member="lpc23xx.h::T0MR0" ref="a8bee2a36f8e241b9db3c9c7f87143a99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afcda6dd57c1f5114f0574f9a8c668636"></a><!-- doxytag: member="lpc23xx.h::T0MR1" ref="afcda6dd57c1f5114f0574f9a8c668636" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af37e7fe881f158029616b5fe699dcd0b"></a><!-- doxytag: member="lpc23xx.h::T0MR2" ref="af37e7fe881f158029616b5fe699dcd0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a91b36df698ef061e7a6a21226a4903f4"></a><!-- doxytag: member="lpc23xx.h::T0MR3" ref="a91b36df698ef061e7a6a21226a4903f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0MR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a2498c5217384197c415a4f860d7b7d"></a><!-- doxytag: member="lpc23xx.h::T0CCR" ref="a5a2498c5217384197c415a4f860d7b7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a30e040cd93a01687d0444ebe8528cc96"></a><!-- doxytag: member="lpc23xx.h::T0CR0" ref="a30e040cd93a01687d0444ebe8528cc96" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2b8c430359234e8f74d0ff7270a73d31"></a><!-- doxytag: member="lpc23xx.h::T0CR1" ref="a2b8c430359234e8f74d0ff7270a73d31" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3f7bfa7a4ec72334b5628f6f0b2276fa"></a><!-- doxytag: member="lpc23xx.h::T0EMR" ref="a3f7bfa7a4ec72334b5628f6f0b2276fa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0EMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1dfe6470ef76d008806fc8b9f7428af9"></a><!-- doxytag: member="lpc23xx.h::T0CTCR" ref="a1dfe6470ef76d008806fc8b9f7428af9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T0CTCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR0_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aad3dc650b516f248d2a5cd3073d4e461"></a><!-- doxytag: member="lpc23xx.h::TMR1_BASE_ADDR" ref="aad3dc650b516f248d2a5cd3073d4e461" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR1_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0008000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adb98681e25a22c370f83fe86a093de94"></a><!-- doxytag: member="lpc23xx.h::T1IR" ref="adb98681e25a22c370f83fe86a093de94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1IR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a10ed50586274919ac0318a280d09ab30"></a><!-- doxytag: member="lpc23xx.h::T1TCR" ref="a10ed50586274919ac0318a280d09ab30" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1TCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a17688b0757c26205ffffdd5549d9970f"></a><!-- doxytag: member="lpc23xx.h::T1TC" ref="a17688b0757c26205ffffdd5549d9970f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1TC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8f87cbff71173b0b6fc0494bc7e4a019"></a><!-- doxytag: member="lpc23xx.h::T1PR" ref="a8f87cbff71173b0b6fc0494bc7e4a019" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1PR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f3a3649d53d672c4345687f87167760"></a><!-- doxytag: member="lpc23xx.h::T1PC" ref="a9f3a3649d53d672c4345687f87167760" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1PC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a205889a7afd857ad3eb141308850f3f5"></a><!-- doxytag: member="lpc23xx.h::T1MCR" ref="a205889a7afd857ad3eb141308850f3f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af5ba753d0f5e3768bf5ffef897b9c409"></a><!-- doxytag: member="lpc23xx.h::T1MR0" ref="af5ba753d0f5e3768bf5ffef897b9c409" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7edccdd1ca49c9cf4bdd1b2992ce1583"></a><!-- doxytag: member="lpc23xx.h::T1MR1" ref="a7edccdd1ca49c9cf4bdd1b2992ce1583" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ea913f8ea4a5c82d24c9746ccb667bf"></a><!-- doxytag: member="lpc23xx.h::T1MR2" ref="a8ea913f8ea4a5c82d24c9746ccb667bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fea7562f22aa7455803cf9b33ecce5a"></a><!-- doxytag: member="lpc23xx.h::T1MR3" ref="a7fea7562f22aa7455803cf9b33ecce5a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1MR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a737ee7b9cfbee8d3bbb0abf66a34b9b5"></a><!-- doxytag: member="lpc23xx.h::T1CCR" ref="a737ee7b9cfbee8d3bbb0abf66a34b9b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aada37f1a99a649cc0b1b7cba92119cec"></a><!-- doxytag: member="lpc23xx.h::T1CR0" ref="aada37f1a99a649cc0b1b7cba92119cec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8140e19bb354413b32f222d2d6ac6dd"></a><!-- doxytag: member="lpc23xx.h::T1CR1" ref="ad8140e19bb354413b32f222d2d6ac6dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae67acb233642e3c0cf37c6599af4969f"></a><!-- doxytag: member="lpc23xx.h::T1EMR" ref="ae67acb233642e3c0cf37c6599af4969f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1EMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af5f4dd02c0c0835d84ed174f7c83d80b"></a><!-- doxytag: member="lpc23xx.h::T1CTCR" ref="af5f4dd02c0c0835d84ed174f7c83d80b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T1CTCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR1_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2cce130a875918cc633a38c65720654"></a><!-- doxytag: member="lpc23xx.h::TMR2_BASE_ADDR" ref="aa2cce130a875918cc633a38c65720654" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR2_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0070000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa11666ae9e802f9b9dd84518f52f7cfb"></a><!-- doxytag: member="lpc23xx.h::T2IR" ref="aa11666ae9e802f9b9dd84518f52f7cfb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2IR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9eb3294a66cb96acaa94e5849576b20d"></a><!-- doxytag: member="lpc23xx.h::T2TCR" ref="a9eb3294a66cb96acaa94e5849576b20d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2TCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x04))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad2968c558b55fa74142b31d9264fc7b6"></a><!-- doxytag: member="lpc23xx.h::T2TC" ref="ad2968c558b55fa74142b31d9264fc7b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2TC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x08))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2ce4e3cc8aa3ef6da5e0d5066153c81f"></a><!-- doxytag: member="lpc23xx.h::T2PR" ref="a2ce4e3cc8aa3ef6da5e0d5066153c81f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2PR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x0C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0478579f7ce128c43a93b68a4974852"></a><!-- doxytag: member="lpc23xx.h::T2PC" ref="ab0478579f7ce128c43a93b68a4974852" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2PC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x10))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e86cc7926b1a34ccf96183f272ec8fc"></a><!-- doxytag: member="lpc23xx.h::T2MCR" ref="a8e86cc7926b1a34ccf96183f272ec8fc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2MCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x14))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9af312f9edd6c3e609484f9f6019456"></a><!-- doxytag: member="lpc23xx.h::T2MR0" ref="ae9af312f9edd6c3e609484f9f6019456" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2MR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x18))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a94663f1f26d3d364e58e6d4908d4aa2c"></a><!-- doxytag: member="lpc23xx.h::T2MR1" ref="a94663f1f26d3d364e58e6d4908d4aa2c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2MR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x1C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a197b1f31bb466d13777cb3ec482420b8"></a><!-- doxytag: member="lpc23xx.h::T2MR2" ref="a197b1f31bb466d13777cb3ec482420b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2MR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x20))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acce9129f30e5cef222f427e5b95caeb7"></a><!-- doxytag: member="lpc23xx.h::T2MR3" ref="acce9129f30e5cef222f427e5b95caeb7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2MR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x24))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a286928a67dcaa1d1e63bd9e75e49c7a8"></a><!-- doxytag: member="lpc23xx.h::T2CCR" ref="a286928a67dcaa1d1e63bd9e75e49c7a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2CCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x28))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d54720a92350e4009551922372ccd4a"></a><!-- doxytag: member="lpc23xx.h::T2CR0" ref="a8d54720a92350e4009551922372ccd4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x2C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abf86f1bc7710b60615b29e1fb8ea09e1"></a><!-- doxytag: member="lpc23xx.h::T2CR1" ref="abf86f1bc7710b60615b29e1fb8ea09e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x30))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9f155806d28261afb245e1ce07fcd580"></a><!-- doxytag: member="lpc23xx.h::T2EMR" ref="a9f155806d28261afb245e1ce07fcd580" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2EMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x3C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7d75e4234732204b090372849006e957"></a><!-- doxytag: member="lpc23xx.h::T2CTCR" ref="a7d75e4234732204b090372849006e957" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T2CTCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR2_BASE_ADDR + 0x70))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e9ee4d08133b83515d22c65b068476e"></a><!-- doxytag: member="lpc23xx.h::TMR3_BASE_ADDR" ref="a0e9ee4d08133b83515d22c65b068476e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TMR3_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0074000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a51402235821cfc688c6288de994d041e"></a><!-- doxytag: member="lpc23xx.h::T3IR" ref="a51402235821cfc688c6288de994d041e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3IR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b0db852baba1f4c6b0f0b7b0d8f1472"></a><!-- doxytag: member="lpc23xx.h::T3TCR" ref="a5b0db852baba1f4c6b0f0b7b0d8f1472" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3TCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x04))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2503b3cb841e48de7d1b5aa3250d9734"></a><!-- doxytag: member="lpc23xx.h::T3TC" ref="a2503b3cb841e48de7d1b5aa3250d9734" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3TC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x08))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1a5224e7e44e661c88f54c0f0748a343"></a><!-- doxytag: member="lpc23xx.h::T3PR" ref="a1a5224e7e44e661c88f54c0f0748a343" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3PR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x0C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8ea56af6d9b5e20d9aea98dd89b36c0"></a><!-- doxytag: member="lpc23xx.h::T3PC" ref="ae8ea56af6d9b5e20d9aea98dd89b36c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3PC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x10))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5ec450412c081623167f56ac65b5ae22"></a><!-- doxytag: member="lpc23xx.h::T3MCR" ref="a5ec450412c081623167f56ac65b5ae22" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3MCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x14))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c97ed581cb06e06f90da62ecc31c041"></a><!-- doxytag: member="lpc23xx.h::T3MR0" ref="a7c97ed581cb06e06f90da62ecc31c041" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3MR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x18))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a183ed578c64a75184d299d65f69946d5"></a><!-- doxytag: member="lpc23xx.h::T3MR1" ref="a183ed578c64a75184d299d65f69946d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3MR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x1C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a50e861e40701e3f61246b8d153d8032e"></a><!-- doxytag: member="lpc23xx.h::T3MR2" ref="a50e861e40701e3f61246b8d153d8032e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3MR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x20))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad9af1b25701a333f7be063bbaea897fe"></a><!-- doxytag: member="lpc23xx.h::T3MR3" ref="ad9af1b25701a333f7be063bbaea897fe" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3MR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x24))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab8a63499aacfc0b50be4d44f88d14176"></a><!-- doxytag: member="lpc23xx.h::T3CCR" ref="ab8a63499aacfc0b50be4d44f88d14176" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3CCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x28))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa4ecae7602d7383a802c419d824f1c44"></a><!-- doxytag: member="lpc23xx.h::T3CR0" ref="aa4ecae7602d7383a802c419d824f1c44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x2C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1f051c4cda65617798e6d9031f101aa5"></a><!-- doxytag: member="lpc23xx.h::T3CR1" ref="a1f051c4cda65617798e6d9031f101aa5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x30))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a294ebf9b5083cac0bf4cbcb40fd4108e"></a><!-- doxytag: member="lpc23xx.h::T3EMR" ref="a294ebf9b5083cac0bf4cbcb40fd4108e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define T3EMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(TMR3_BASE_ADDR + 0x3C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7b965a863210c6c32c0d349d35809b7"></a><!-- doxytag: member="lpc23xx.h::PWM1_BASE_ADDR" ref="aa7b965a863210c6c32c0d349d35809b7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0018000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad4ec4390d18476c11ed41dd1c83f807e"></a><!-- doxytag: member="lpc23xx.h::PWM1IR" ref="ad4ec4390d18476c11ed41dd1c83f807e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1IR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a28c6d847018403ec9ba8df40e3c58943"></a><!-- doxytag: member="lpc23xx.h::PWM1TCR" ref="a28c6d847018403ec9ba8df40e3c58943" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1TCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad58fea8768250165672ee7da3d15f8f5"></a><!-- doxytag: member="lpc23xx.h::PWM1TC" ref="ad58fea8768250165672ee7da3d15f8f5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1TC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7f831dfbad7be2667ef1129d679a404"></a><!-- doxytag: member="lpc23xx.h::PWM1PR" ref="aa7f831dfbad7be2667ef1129d679a404" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1PR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab18496b632150bed47a02eff3130f13a"></a><!-- doxytag: member="lpc23xx.h::PWM1PC" ref="ab18496b632150bed47a02eff3130f13a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1PC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adf9cc55190adab8b9514ddf98ddb92e0"></a><!-- doxytag: member="lpc23xx.h::PWM1MCR" ref="adf9cc55190adab8b9514ddf98ddb92e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5e3c7ed6a93a33a2ff421ab506dbbafb"></a><!-- doxytag: member="lpc23xx.h::PWM1MR0" ref="a5e3c7ed6a93a33a2ff421ab506dbbafb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3dc224468163b553a2162b33750c715f"></a><!-- doxytag: member="lpc23xx.h::PWM1MR1" ref="a3dc224468163b553a2162b33750c715f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a98743d9f558a3fae8390507608c4cc9c"></a><!-- doxytag: member="lpc23xx.h::PWM1MR2" ref="a98743d9f558a3fae8390507608c4cc9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8b53ed3ef205b54401b4449b143ad97"></a><!-- doxytag: member="lpc23xx.h::PWM1MR3" ref="af8b53ed3ef205b54401b4449b143ad97" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0592322a5e3106eae339150942ad0849"></a><!-- doxytag: member="lpc23xx.h::PWM1CCR" ref="a0592322a5e3106eae339150942ad0849" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0adfdfeca7f74c317066718115cd9993"></a><!-- doxytag: member="lpc23xx.h::PWM1CR0" ref="a0adfdfeca7f74c317066718115cd9993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa495456c7c8bcddbdadf1755d7252a7"></a><!-- doxytag: member="lpc23xx.h::PWM1CR1" ref="aaa495456c7c8bcddbdadf1755d7252a7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72319c34fab87dd5c993dfaa11496ccf"></a><!-- doxytag: member="lpc23xx.h::PWM1CR2" ref="a72319c34fab87dd5c993dfaa11496ccf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3c69b776f9d73862a3f9b1b2e8b958a"></a><!-- doxytag: member="lpc23xx.h::PWM1CR3" ref="ac3c69b776f9d73862a3f9b1b2e8b958a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed7d788a31d0125b61035e29fe222e2b"></a><!-- doxytag: member="lpc23xx.h::PWM1EMR" ref="aed7d788a31d0125b61035e29fe222e2b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1EMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acdb17b6472b0b4b2cdc21ada7430ae24"></a><!-- doxytag: member="lpc23xx.h::PWM1MR4" ref="acdb17b6472b0b4b2cdc21ada7430ae24" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR4&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a791a666f7373a4e3f43c3c0439c36f5c"></a><!-- doxytag: member="lpc23xx.h::PWM1MR5" ref="a791a666f7373a4e3f43c3c0439c36f5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR5&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x044))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0d2feca139bbc158a17f67d19d7b3a36"></a><!-- doxytag: member="lpc23xx.h::PWM1MR6" ref="a0d2feca139bbc158a17f67d19d7b3a36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1MR6&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x048))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae0a51932c27868a0c09e465063ab7112"></a><!-- doxytag: member="lpc23xx.h::PWM1PCR" ref="ae0a51932c27868a0c09e465063ab7112" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1PCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x04C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab6c010139cf54626f69a5ad4bfd9fe7"></a><!-- doxytag: member="lpc23xx.h::PWM1LER" ref="aab6c010139cf54626f69a5ad4bfd9fe7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1LER&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abfb6e114090010f05da8a986ae474b44"></a><!-- doxytag: member="lpc23xx.h::PWM1CTCR" ref="abfb6e114090010f05da8a986ae474b44" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PWM1CTCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(PWM1_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1b34f5487c2e7f4905a1aeba9ba885b"></a><!-- doxytag: member="lpc23xx.h::UART0_BASE_ADDR" ref="ac1b34f5487c2e7f4905a1aeba9ba885b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART0_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE000C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2551368ffe3c25f7f7e902296e9c92c9"></a><!-- doxytag: member="lpc23xx.h::U0RBR" ref="a2551368ffe3c25f7f7e902296e9c92c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0RBR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa521905280aa0a96627769b804b8c51a"></a><!-- doxytag: member="lpc23xx.h::U0THR" ref="aa521905280aa0a96627769b804b8c51a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0THR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2cbc2d5592327ef6365580a4e3add7f4"></a><!-- doxytag: member="lpc23xx.h::U0DLL" ref="a2cbc2d5592327ef6365580a4e3add7f4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0DLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c1e0ad22e8f1f03914b31d64a3fed7d"></a><!-- doxytag: member="lpc23xx.h::U0DLM" ref="a0c1e0ad22e8f1f03914b31d64a3fed7d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0DLM&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad85c49db4d38e9a7a6ed2dc27ef57754"></a><!-- doxytag: member="lpc23xx.h::U0IER" ref="ad85c49db4d38e9a7a6ed2dc27ef57754" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0IER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a31ceeca933d9ad729ee9d2bbd511a15f"></a><!-- doxytag: member="lpc23xx.h::U0IIR" ref="a31ceeca933d9ad729ee9d2bbd511a15f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0IIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a865a057f689e5260dd49f983f2e6554d"></a><!-- doxytag: member="lpc23xx.h::U0FCR" ref="a865a057f689e5260dd49f983f2e6554d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0FCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac04af46e5aa3dc369e089dac159536d6"></a><!-- doxytag: member="lpc23xx.h::U0LCR" ref="ac04af46e5aa3dc369e089dac159536d6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0LCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0c5b9c7227b17edfd6ed7a178bf2156d"></a><!-- doxytag: member="lpc23xx.h::U0LSR" ref="a0c5b9c7227b17edfd6ed7a178bf2156d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0LSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7e11c4fdfcb713228362394ecdb4e79a"></a><!-- doxytag: member="lpc23xx.h::U0SCR" ref="a7e11c4fdfcb713228362394ecdb4e79a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0SCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0cca0e8af5562309318d79b9363d9296"></a><!-- doxytag: member="lpc23xx.h::U0ACR" ref="a0cca0e8af5562309318d79b9363d9296" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0ACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e39253af4ebfaf05755c939464c6f5c"></a><!-- doxytag: member="lpc23xx.h::U0FDR" ref="a8e39253af4ebfaf05755c939464c6f5c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0FDR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aacbe1c1acc2a2dbfdee9d6979c245cdb"></a><!-- doxytag: member="lpc23xx.h::U0TER" ref="aacbe1c1acc2a2dbfdee9d6979c245cdb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U0TER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART0_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab98cfeb5bce374d602f85bc3535b81f1"></a><!-- doxytag: member="lpc23xx.h::UART2_BASE_ADDR" ref="ab98cfeb5bce374d602f85bc3535b81f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART2_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0078000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3217ab15a4742277c2c5d02041b18f9e"></a><!-- doxytag: member="lpc23xx.h::U2RBR" ref="a3217ab15a4742277c2c5d02041b18f9e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2RBR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a70fdd49f450383eab8c9470d5c573ba7"></a><!-- doxytag: member="lpc23xx.h::U2THR" ref="a70fdd49f450383eab8c9470d5c573ba7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2THR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4c12c688405bf62127516b45384c4793"></a><!-- doxytag: member="lpc23xx.h::U2DLL" ref="a4c12c688405bf62127516b45384c4793" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2DLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa90f827d34f6aa819098aaa5039bde0e"></a><!-- doxytag: member="lpc23xx.h::U2DLM" ref="aa90f827d34f6aa819098aaa5039bde0e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2DLM&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac258c7989c6983815701f5dd47399956"></a><!-- doxytag: member="lpc23xx.h::U2IER" ref="ac258c7989c6983815701f5dd47399956" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2IER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a039e475d893e2e7181236cb4ad8c5e40"></a><!-- doxytag: member="lpc23xx.h::U2IIR" ref="a039e475d893e2e7181236cb4ad8c5e40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2IIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af1bcda29d2ae3000ba65e186ea156236"></a><!-- doxytag: member="lpc23xx.h::U2FCR" ref="af1bcda29d2ae3000ba65e186ea156236" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2FCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aac0f1ec20a9f12ae03e59b091e50e794"></a><!-- doxytag: member="lpc23xx.h::U2LCR" ref="aac0f1ec20a9f12ae03e59b091e50e794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2LCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af3a0674d97031835dabc003c2980c6f2"></a><!-- doxytag: member="lpc23xx.h::U2LSR" ref="af3a0674d97031835dabc003c2980c6f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2LSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa97a7ff9576352323249b78eda727c91"></a><!-- doxytag: member="lpc23xx.h::U2SCR" ref="aa97a7ff9576352323249b78eda727c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2SCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a51622692387ac00b8c7d31eeffbd0066"></a><!-- doxytag: member="lpc23xx.h::U2ACR" ref="a51622692387ac00b8c7d31eeffbd0066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2ACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8f848930120e1049c445643c54355e3"></a><!-- doxytag: member="lpc23xx.h::U2FDR" ref="ae8f848930120e1049c445643c54355e3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2FDR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a954edc55c936d73884c34228e13b5ceb"></a><!-- doxytag: member="lpc23xx.h::U2TER" ref="a954edc55c936d73884c34228e13b5ceb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U2TER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART2_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acf5180b61294d939aead776031994b32"></a><!-- doxytag: member="lpc23xx.h::UART3_BASE_ADDR" ref="acf5180b61294d939aead776031994b32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART3_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE007C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af27de47d3595f2d410da893a867aff4b"></a><!-- doxytag: member="lpc23xx.h::U3RBR" ref="af27de47d3595f2d410da893a867aff4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3RBR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae158c57af4994ff05ba8d11e32e00ba2"></a><!-- doxytag: member="lpc23xx.h::U3THR" ref="ae158c57af4994ff05ba8d11e32e00ba2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3THR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6d74748d1c7950f26f6f4de67f6b4e4e"></a><!-- doxytag: member="lpc23xx.h::U3DLL" ref="a6d74748d1c7950f26f6f4de67f6b4e4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3DLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a077c9c54c152e861978afbaf2f6cee49"></a><!-- doxytag: member="lpc23xx.h::U3DLM" ref="a077c9c54c152e861978afbaf2f6cee49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3DLM&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa47e28445b2880d9af074a1b760a1bda"></a><!-- doxytag: member="lpc23xx.h::U3IER" ref="aa47e28445b2880d9af074a1b760a1bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3IER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a711fa9ccc09097da604981ca39da9713"></a><!-- doxytag: member="lpc23xx.h::U3IIR" ref="a711fa9ccc09097da604981ca39da9713" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3IIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a45baee27af392ba026b80b0dea3b8000"></a><!-- doxytag: member="lpc23xx.h::U3FCR" ref="a45baee27af392ba026b80b0dea3b8000" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3FCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac72d3bbaccc4015017322aa7c8679a9d"></a><!-- doxytag: member="lpc23xx.h::U3LCR" ref="ac72d3bbaccc4015017322aa7c8679a9d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3LCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae390f9197ac4478cdadcf348061b1025"></a><!-- doxytag: member="lpc23xx.h::U3LSR" ref="ae390f9197ac4478cdadcf348061b1025" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3LSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a656ba5f9f0597f4e0f3e4ed4826d89"></a><!-- doxytag: member="lpc23xx.h::U3SCR" ref="a0a656ba5f9f0597f4e0f3e4ed4826d89" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3SCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac46bae7d649e92e19f364e1f15722dcf"></a><!-- doxytag: member="lpc23xx.h::U3ACR" ref="ac46bae7d649e92e19f364e1f15722dcf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3ACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa3f6aa46c34e9a05e79ab9f31554369f"></a><!-- doxytag: member="lpc23xx.h::U3ICR" ref="aa3f6aa46c34e9a05e79ab9f31554369f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3ICR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af6ba17d223a4a63bbfd90f484ae07ca1"></a><!-- doxytag: member="lpc23xx.h::U3FDR" ref="af6ba17d223a4a63bbfd90f484ae07ca1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3FDR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a47d631a5b4579f94d442f6d59620bd0b"></a><!-- doxytag: member="lpc23xx.h::U3TER" ref="a47d631a5b4579f94d442f6d59620bd0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U3TER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART3_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a529a3a887b9327d5f47c86cd2d3d5f20"></a><!-- doxytag: member="lpc23xx.h::UART1_BASE_ADDR" ref="a529a3a887b9327d5f47c86cd2d3d5f20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART1_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0010000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a29687c0a6ff8551214281273c15171ca"></a><!-- doxytag: member="lpc23xx.h::U1RBR" ref="a29687c0a6ff8551214281273c15171ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1RBR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a778151f5bc729297e22a04beaa2871"></a><!-- doxytag: member="lpc23xx.h::U1THR" ref="a4a778151f5bc729297e22a04beaa2871" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1THR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa17272c4fef5bc599e67cbff87278bb2"></a><!-- doxytag: member="lpc23xx.h::U1DLL" ref="aa17272c4fef5bc599e67cbff87278bb2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1DLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abe4a266871f6a8000cf8596527411bc4"></a><!-- doxytag: member="lpc23xx.h::U1DLM" ref="abe4a266871f6a8000cf8596527411bc4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1DLM&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa7aca02025c2f7989b49f00235a6f975"></a><!-- doxytag: member="lpc23xx.h::U1IER" ref="aa7aca02025c2f7989b49f00235a6f975" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1IER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a289e01382049b15e762fec3acd92a9"></a><!-- doxytag: member="lpc23xx.h::U1IIR" ref="a0a289e01382049b15e762fec3acd92a9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1IIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae00eb09874ca2de7c69d6e68a1c39b78"></a><!-- doxytag: member="lpc23xx.h::U1FCR" ref="ae00eb09874ca2de7c69d6e68a1c39b78" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1FCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2179d0137cbfe52c8195000c501b64"></a><!-- doxytag: member="lpc23xx.h::U1LCR" ref="ade2179d0137cbfe52c8195000c501b64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1LCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acd62207fa924ac33cff783dc4795472f"></a><!-- doxytag: member="lpc23xx.h::U1MCR" ref="acd62207fa924ac33cff783dc4795472f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1MCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e8279488652c2ee02996bce1707a317"></a><!-- doxytag: member="lpc23xx.h::U1LSR" ref="a2e8279488652c2ee02996bce1707a317" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1LSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a06b03163db31d7c0b561376d1ff2e0c1"></a><!-- doxytag: member="lpc23xx.h::U1MSR" ref="a06b03163db31d7c0b561376d1ff2e0c1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1MSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab43408d276c938324f4bf6ebefc83d2"></a><!-- doxytag: member="lpc23xx.h::U1SCR" ref="aab43408d276c938324f4bf6ebefc83d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1SCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a35dc834b87112f37f445e9b9c1a75e10"></a><!-- doxytag: member="lpc23xx.h::U1ACR" ref="a35dc834b87112f37f445e9b9c1a75e10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1ACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aab141ab2a704bd49956d424b5ca25e33"></a><!-- doxytag: member="lpc23xx.h::U1FDR" ref="aab141ab2a704bd49956d424b5ca25e33" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1FDR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a71598b464e2c60582b2511097528b417"></a><!-- doxytag: member="lpc23xx.h::U1TER" ref="a71598b464e2c60582b2511097528b417" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define U1TER&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(UART1_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af92536fd2e82cc12a5193ade75b4f23c"></a><!-- doxytag: member="lpc23xx.h::I2C0_BASE_ADDR" ref="af92536fd2e82cc12a5193ade75b4f23c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE001C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1aa69f36dc155292bfeaeb3f11ce8f58"></a><!-- doxytag: member="lpc23xx.h::I2C0CONSET" ref="a1aa69f36dc155292bfeaeb3f11ce8f58" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0CONSET&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a140ed7fe1bfdde5354339ddecd37adae"></a><!-- doxytag: member="lpc23xx.h::I2C0STAT" ref="a140ed7fe1bfdde5354339ddecd37adae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0STAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a24d545fc7d57a71ccfd2562ba9197a65"></a><!-- doxytag: member="lpc23xx.h::I2C0DAT" ref="a24d545fc7d57a71ccfd2562ba9197a65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0DAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7ec66c520e6c3ce44c85e6a67cc43c70"></a><!-- doxytag: member="lpc23xx.h::I2C0ADR" ref="a7ec66c520e6c3ce44c85e6a67cc43c70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0ADR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9fe26c478b6771b1e16dc7617e267153"></a><!-- doxytag: member="lpc23xx.h::I2C0SCLH" ref="a9fe26c478b6771b1e16dc7617e267153" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0SCLH&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C0_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3bc7e8e9373be0508582185e192d3fd"></a><!-- doxytag: member="lpc23xx.h::I2C0SCLL" ref="ac3bc7e8e9373be0508582185e192d3fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0SCLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C0_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a606e9ceb8d8bb33e5d14c994ebf8349f"></a><!-- doxytag: member="lpc23xx.h::I2C0CONCLR" ref="a606e9ceb8d8bb33e5d14c994ebf8349f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C0CONCLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C0_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1ee2ead8ad06cf308542ac7d8d4be581"></a><!-- doxytag: member="lpc23xx.h::I2C1_BASE_ADDR" ref="a1ee2ead8ad06cf308542ac7d8d4be581" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE005C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8fde2c2c3ce4902515011a7cfde5bef"></a><!-- doxytag: member="lpc23xx.h::I2C1CONSET" ref="ae8fde2c2c3ce4902515011a7cfde5bef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1CONSET&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adbba5de491b6cf3df5876cfd40c9feb1"></a><!-- doxytag: member="lpc23xx.h::I2C1STAT" ref="adbba5de491b6cf3df5876cfd40c9feb1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1STAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeee122c8e994fcdac0043f0132017408"></a><!-- doxytag: member="lpc23xx.h::I2C1DAT" ref="aeee122c8e994fcdac0043f0132017408" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1DAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8455faf4fa13411e951eab429358d1e9"></a><!-- doxytag: member="lpc23xx.h::I2C1ADR" ref="a8455faf4fa13411e951eab429358d1e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1ADR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab0dbe2477f6a41d985fc028a6431865b"></a><!-- doxytag: member="lpc23xx.h::I2C1SCLH" ref="ab0dbe2477f6a41d985fc028a6431865b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1SCLH&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C1_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bc586426ccbc2edd96c50babaa62c36"></a><!-- doxytag: member="lpc23xx.h::I2C1SCLL" ref="a3bc586426ccbc2edd96c50babaa62c36" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1SCLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C1_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a449956d7f906cb61bdc0b3c5b6ae91ea"></a><!-- doxytag: member="lpc23xx.h::I2C1CONCLR" ref="a449956d7f906cb61bdc0b3c5b6ae91ea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C1CONCLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C1_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac2fed30a475b0e622158afa3f93c4cba"></a><!-- doxytag: member="lpc23xx.h::I2C2_BASE_ADDR" ref="ac2fed30a475b0e622158afa3f93c4cba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0080000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adf93d605f9a942cc7e8f922d14db87db"></a><!-- doxytag: member="lpc23xx.h::I2C2CONSET" ref="adf93d605f9a942cc7e8f922d14db87db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2CONSET&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a10ae6d6d207527c58116de329874f57c"></a><!-- doxytag: member="lpc23xx.h::I2C2STAT" ref="a10ae6d6d207527c58116de329874f57c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2STAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeebfb41faaf4f189e5f1bd127c168509"></a><!-- doxytag: member="lpc23xx.h::I2C2DAT" ref="aeebfb41faaf4f189e5f1bd127c168509" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2DAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a82860811315566fe8ece30a8d8dc8537"></a><!-- doxytag: member="lpc23xx.h::I2C2ADR" ref="a82860811315566fe8ece30a8d8dc8537" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2ADR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a044318371ea986f6e1f6d0c672f4403a"></a><!-- doxytag: member="lpc23xx.h::I2C2SCLH" ref="a044318371ea986f6e1f6d0c672f4403a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2SCLH&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C2_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a296a48c8859a0ffd677772d51f87a4d1"></a><!-- doxytag: member="lpc23xx.h::I2C2SCLL" ref="a296a48c8859a0ffd677772d51f87a4d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2SCLL&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(I2C2_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab299bf24039a234e8cabb09447a57bd9"></a><!-- doxytag: member="lpc23xx.h::I2C2CONCLR" ref="ab299bf24039a234e8cabb09447a57bd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2C2CONCLR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(I2C2_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab01c0bf45f92131c444196eb762c49c0"></a><!-- doxytag: member="lpc23xx.h::SPI0_BASE_ADDR" ref="ab01c0bf45f92131c444196eb762c49c0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SPI0_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0020000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ddecf939b21cd44d3ac4da904babd74"></a><!-- doxytag: member="lpc23xx.h::S0SPCR" ref="a3ddecf939b21cd44d3ac4da904babd74" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SPI0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0b0d1de79372d1c997a49481b33eb142"></a><!-- doxytag: member="lpc23xx.h::S0SPSR" ref="a0b0d1de79372d1c997a49481b33eb142" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SPI0_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1dcfdef505b8a51bfe8897d5f7cfea2"></a><!-- doxytag: member="lpc23xx.h::S0SPDR" ref="ac1dcfdef505b8a51bfe8897d5f7cfea2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPDR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SPI0_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a042490d4a2ce295d0bc8c31bd56ce4c6"></a><!-- doxytag: member="lpc23xx.h::S0SPCCR" ref="a042490d4a2ce295d0bc8c31bd56ce4c6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPCCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SPI0_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab9db240a5132df781fd0aa8d2b7972ee"></a><!-- doxytag: member="lpc23xx.h::S0SPINT" ref="ab9db240a5132df781fd0aa8d2b7972ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define S0SPINT&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SPI0_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae32072ca2d22139ef114673961671064"></a><!-- doxytag: member="lpc23xx.h::SSP0_BASE_ADDR" ref="ae32072ca2d22139ef114673961671064" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0068000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acac3fbd962af29e483293f49f5a4d489"></a><!-- doxytag: member="lpc23xx.h::SSP0CR0" ref="acac3fbd962af29e483293f49f5a4d489" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP0_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3808bb825f6b60e52c2a85d5d1144b17"></a><!-- doxytag: member="lpc23xx.h::SSP0CR1" ref="a3808bb825f6b60e52c2a85d5d1144b17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa2d0cfacb7d31fc5d8900fb8fd56a5d8"></a><!-- doxytag: member="lpc23xx.h::SSP0DR" ref="aa2d0cfacb7d31fc5d8900fb8fd56a5d8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0DR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP0_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a99763ac6d05808a6a24e8ad528014b85"></a><!-- doxytag: member="lpc23xx.h::SSP0SR" ref="a99763ac6d05808a6a24e8ad528014b85" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0SR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acb95c5b194a35e74e664f3fa15d9a6d0"></a><!-- doxytag: member="lpc23xx.h::SSP0CPSR" ref="acb95c5b194a35e74e664f3fa15d9a6d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0CPSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a48bd57aefd7177bf7841061e7a3107d9"></a><!-- doxytag: member="lpc23xx.h::SSP0IMSC" ref="a48bd57aefd7177bf7841061e7a3107d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0IMSC&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a61a7f913486366713699472524c234b8"></a><!-- doxytag: member="lpc23xx.h::SSP0RIS" ref="a61a7f913486366713699472524c234b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0RIS&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90a7f06d9b3ff9752fa3c3f5e57be06e"></a><!-- doxytag: member="lpc23xx.h::SSP0MIS" ref="a90a7f06d9b3ff9752fa3c3f5e57be06e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0MIS&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8054b085e34d7ee292b0444acbef589b"></a><!-- doxytag: member="lpc23xx.h::SSP0ICR" ref="a8054b085e34d7ee292b0444acbef589b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0ICR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP0_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0fb4b46d2318de8fe99b0b08372c0ee4"></a><!-- doxytag: member="lpc23xx.h::SSP0DMACR" ref="a0fb4b46d2318de8fe99b0b08372c0ee4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP0DMACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP0_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a412646742b338f8d774f21b8c016adeb"></a><!-- doxytag: member="lpc23xx.h::SSP1_BASE_ADDR" ref="a412646742b338f8d774f21b8c016adeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0030000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0dd2f12ced738e84672fe19b1c0f13d2"></a><!-- doxytag: member="lpc23xx.h::SSP1CR0" ref="a0dd2f12ced738e84672fe19b1c0f13d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1CR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a07ec57baa0581a21b7dce1c24e4222b8"></a><!-- doxytag: member="lpc23xx.h::SSP1CR1" ref="a07ec57baa0581a21b7dce1c24e4222b8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1CR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aceb33b7fc340bfd45932acf8d2da06ce"></a><!-- doxytag: member="lpc23xx.h::SSP1DR" ref="aceb33b7fc340bfd45932acf8d2da06ce" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1DR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a84f1918ddb556e2d68952ff6e6047a49"></a><!-- doxytag: member="lpc23xx.h::SSP1SR" ref="a84f1918ddb556e2d68952ff6e6047a49" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1SR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aff7a3b4b2db9031d48fc1748be4d50de"></a><!-- doxytag: member="lpc23xx.h::SSP1CPSR" ref="aff7a3b4b2db9031d48fc1748be4d50de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1CPSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a58edb9011bd8a76113ffd5fcf55413db"></a><!-- doxytag: member="lpc23xx.h::SSP1IMSC" ref="a58edb9011bd8a76113ffd5fcf55413db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1IMSC&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8a1cd6e5114cb6e81b1661ce02127124"></a><!-- doxytag: member="lpc23xx.h::SSP1RIS" ref="a8a1cd6e5114cb6e81b1661ce02127124" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1RIS&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0b175a58e07fe4a0e092642c783f778"></a><!-- doxytag: member="lpc23xx.h::SSP1MIS" ref="ac0b175a58e07fe4a0e092642c783f778" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1MIS&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af86860e9818da75a93859cc1b2bb8ced"></a><!-- doxytag: member="lpc23xx.h::SSP1ICR" ref="af86860e9818da75a93859cc1b2bb8ced" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1ICR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(SSP1_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc43e1084fa48f3175dffcd8344bdfea"></a><!-- doxytag: member="lpc23xx.h::SSP1DMACR" ref="adc43e1084fa48f3175dffcd8344bdfea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SSP1DMACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(SSP1_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a33283243f681a8ae4a78650b57ae2ca5"></a><!-- doxytag: member="lpc23xx.h::RTC_BASE_ADDR" ref="a33283243f681a8ae4a78650b57ae2ca5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0024000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a198969e920bdbe81eeb0b9994365bed2"></a><!-- doxytag: member="lpc23xx.h::RTC_ILR" ref="a198969e920bdbe81eeb0b9994365bed2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ILR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9a199544f3888c9789277caddc1be92"></a><!-- doxytag: member="lpc23xx.h::RTC_CTC" ref="ae9a199544f3888c9789277caddc1be92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CTC&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acae1063c78b4d6322630aa67303d3421"></a><!-- doxytag: member="lpc23xx.h::RTC_CTCR" ref="acae1063c78b4d6322630aa67303d3421" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CTCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5aa0f9eb9a40d760e4123632e169b4b2"></a><!-- doxytag: member="lpc23xx.h::RTC_CCR" ref="a5aa0f9eb9a40d760e4123632e169b4b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CCR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aae56933f264cafed754709883e239806"></a><!-- doxytag: member="lpc23xx.h::RTC_CIIR" ref="aae56933f264cafed754709883e239806" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CIIR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c84d5e4cc9be1e3a2c40c4d1407d6d7"></a><!-- doxytag: member="lpc23xx.h::RTC_AMR" ref="a7c84d5e4cc9be1e3a2c40c4d1407d6d7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_AMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a89830979584d5211afebed1fffa4f26b"></a><!-- doxytag: member="lpc23xx.h::RTC_CTIME0" ref="a89830979584d5211afebed1fffa4f26b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CTIME0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int   *)(RTC_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5b5b420362d3d8573f13b5a99c378be7"></a><!-- doxytag: member="lpc23xx.h::RTC_CTIME1" ref="a5b5b420362d3d8573f13b5a99c378be7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CTIME1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int   *)(RTC_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5dd5f757aff1f88bc8ebd4fa1188afc"></a><!-- doxytag: member="lpc23xx.h::RTC_CTIME2" ref="aa5dd5f757aff1f88bc8ebd4fa1188afc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CTIME2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int   *)(RTC_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2507e650d4ccc8a2bdf3001800a3e743"></a><!-- doxytag: member="lpc23xx.h::RTC_SEC" ref="a2507e650d4ccc8a2bdf3001800a3e743" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_SEC&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a34fc4e7c0e5db231217aa3174e394c72"></a><!-- doxytag: member="lpc23xx.h::RTC_MIN" ref="a34fc4e7c0e5db231217aa3174e394c72" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7264eac87ffc91cbdea1239d346a0ea4"></a><!-- doxytag: member="lpc23xx.h::RTC_HOUR" ref="a7264eac87ffc91cbdea1239d346a0ea4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_HOUR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13fe5c7a2fcd0e19ebfa0dec6effae15"></a><!-- doxytag: member="lpc23xx.h::RTC_DOM" ref="a13fe5c7a2fcd0e19ebfa0dec6effae15" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DOM&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae55d2c94800cef20cab58b193e7ddb40"></a><!-- doxytag: member="lpc23xx.h::RTC_DOW" ref="ae55d2c94800cef20cab58b193e7ddb40" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DOW&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bf57b4b5c9fe44d9dbd145a7bc57def"></a><!-- doxytag: member="lpc23xx.h::RTC_DOY" ref="a3bf57b4b5c9fe44d9dbd145a7bc57def" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_DOY&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abda0c877ee1a02b8351c0cfe72838088"></a><!-- doxytag: member="lpc23xx.h::RTC_MONTH" ref="abda0c877ee1a02b8351c0cfe72838088" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_MONTH&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1df5568e6774b73aa4c6e59fc40e9147"></a><!-- doxytag: member="lpc23xx.h::RTC_YEAR" ref="a1df5568e6774b73aa4c6e59fc40e9147" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_YEAR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7028a923d0410bcb9bca6040700524f1"></a><!-- doxytag: member="lpc23xx.h::RTC_CISS" ref="a7028a923d0410bcb9bca6040700524f1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_CISS&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae58b5bdb1c99567d1685d4676aa35427"></a><!-- doxytag: member="lpc23xx.h::RTC_ALSEC" ref="ae58b5bdb1c99567d1685d4676aa35427" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALSEC&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x060))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8323b667e3224ab270526bbace0c1715"></a><!-- doxytag: member="lpc23xx.h::RTC_ALMIN" ref="a8323b667e3224ab270526bbace0c1715" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALMIN&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x064))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7f01dadf6e47ff12ff257657c58208d"></a><!-- doxytag: member="lpc23xx.h::RTC_ALHOUR" ref="ad7f01dadf6e47ff12ff257657c58208d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALHOUR&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x068))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ad48d0ace638fa30d44618095757820"></a><!-- doxytag: member="lpc23xx.h::RTC_ALDOM" ref="a0ad48d0ace638fa30d44618095757820" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALDOM&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x06C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac042f6395814397b28e2682f899e0646"></a><!-- doxytag: member="lpc23xx.h::RTC_ALDOW" ref="ac042f6395814397b28e2682f899e0646" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALDOW&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x070))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a26830345067fee75f13598f6209991c7"></a><!-- doxytag: member="lpc23xx.h::RTC_ALDOY" ref="a26830345067fee75f13598f6209991c7" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALDOY&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x074))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a881bade284f5e592494b1c61aaec7ce0"></a><!-- doxytag: member="lpc23xx.h::RTC_ALMON" ref="a881bade284f5e592494b1c61aaec7ce0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALMON&nbsp;&nbsp;&nbsp;(*(volatile unsigned char  *)(RTC_BASE_ADDR + 0x078))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13dce75fb8b965e708f1d82b18fd787f"></a><!-- doxytag: member="lpc23xx.h::RTC_ALYEAR" ref="a13dce75fb8b965e708f1d82b18fd787f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_ALYEAR&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x07C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a49d9de46ffd09c6bb431d4b23eb89fa0"></a><!-- doxytag: member="lpc23xx.h::RTC_PREINT" ref="a49d9de46ffd09c6bb431d4b23eb89fa0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PREINT&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a468312de8a59df522a9d74fc9563134f"></a><!-- doxytag: member="lpc23xx.h::RTC_PREFRAC" ref="a468312de8a59df522a9d74fc9563134f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RTC_PREFRAC&nbsp;&nbsp;&nbsp;(*(volatile unsigned short *)(RTC_BASE_ADDR + 0x084))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acea72a246c6a7e09ffdbd4442148e0d0"></a><!-- doxytag: member="lpc23xx.h::AD0_BASE_ADDR" ref="acea72a246c6a7e09ffdbd4442148e0d0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0034000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1d72c55d1ed959fe28600b4a521cefbd"></a><!-- doxytag: member="lpc23xx.h::AD0CR" ref="a1d72c55d1ed959fe28600b4a521cefbd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0CR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a614757380a519dbcbf297343f4868663"></a><!-- doxytag: member="lpc23xx.h::AD0GDR" ref="a614757380a519dbcbf297343f4868663" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0GDR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x04))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa0368cdd37b3e1eab9b03bcb1c4d632c"></a><!-- doxytag: member="lpc23xx.h::AD0INTEN" ref="aa0368cdd37b3e1eab9b03bcb1c4d632c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0INTEN&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x0C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6342538ad695dc28352682dbb7bdd98"></a><!-- doxytag: member="lpc23xx.h::AD0DR0" ref="ab6342538ad695dc28352682dbb7bdd98" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x10))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a45a02f068ff994318718348fe595e38a"></a><!-- doxytag: member="lpc23xx.h::AD0DR1" ref="a45a02f068ff994318718348fe595e38a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x14))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a81287109d3e46b7948070914506ae1ff"></a><!-- doxytag: member="lpc23xx.h::AD0DR2" ref="a81287109d3e46b7948070914506ae1ff" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x18))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab3b6b3411fad87830caec8689ae890ba"></a><!-- doxytag: member="lpc23xx.h::AD0DR3" ref="ab3b6b3411fad87830caec8689ae890ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x1C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2c3d9599d0d11579c7d4b02463757e61"></a><!-- doxytag: member="lpc23xx.h::AD0DR4" ref="a2c3d9599d0d11579c7d4b02463757e61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR4&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x20))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac3ba1edf68765fb536e00f303e12a9a5"></a><!-- doxytag: member="lpc23xx.h::AD0DR5" ref="ac3ba1edf68765fb536e00f303e12a9a5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR5&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x24))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3509c30f0942504fe4c79c2bc8a4d3de"></a><!-- doxytag: member="lpc23xx.h::AD0DR6" ref="a3509c30f0942504fe4c79c2bc8a4d3de" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR6&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x28))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afc45e343d5d496100a943d79d3a42249"></a><!-- doxytag: member="lpc23xx.h::AD0DR7" ref="afc45e343d5d496100a943d79d3a42249" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0DR7&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x2C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a131707c7ef9f31c045d7bb9be431ae10"></a><!-- doxytag: member="lpc23xx.h::AD0STAT" ref="a131707c7ef9f31c045d7bb9be431ae10" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AD0STAT&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(AD0_BASE_ADDR + 0x30))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac105318d5f9ffb075caed0a56711f3a4"></a><!-- doxytag: member="lpc23xx.h::DAC_BASE_ADDR" ref="ac105318d5f9ffb075caed0a56711f3a4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DAC_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE006C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af8a4c578c83b8420c7ec010f84f3f0eb"></a><!-- doxytag: member="lpc23xx.h::DACR" ref="af8a4c578c83b8420c7ec010f84f3f0eb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DACR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DAC_BASE_ADDR + 0x00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae8844752ed71e6be59c8527185465038"></a><!-- doxytag: member="lpc23xx.h::WDG_BASE_ADDR" ref="ae8844752ed71e6be59c8527185465038" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDG_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0000000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a37c4add55fd2c30091f3e4d796feeca8"></a><!-- doxytag: member="lpc23xx.h::WDMOD" ref="a37c4add55fd2c30091f3e4d796feeca8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDMOD&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(WDG_BASE_ADDR + 0x00))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e307aaee495eda03358a2ee3bf88c94"></a><!-- doxytag: member="lpc23xx.h::WDTC" ref="a3e307aaee495eda03358a2ee3bf88c94" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTC&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(WDG_BASE_ADDR + 0x04))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a02d688463660c741e72dc905582805e9"></a><!-- doxytag: member="lpc23xx.h::WDFEED" ref="a02d688463660c741e72dc905582805e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDFEED&nbsp;&nbsp;&nbsp;(*(volatile unsigned char *)(WDG_BASE_ADDR + 0x08))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab558486d90264fa951c0cb12f09e328a"></a><!-- doxytag: member="lpc23xx.h::WDTV" ref="ab558486d90264fa951c0cb12f09e328a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDTV&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(WDG_BASE_ADDR + 0x0C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e8a3bb108e9d8c0389e4e715f097be0"></a><!-- doxytag: member="lpc23xx.h::WDCLKSEL" ref="a3e8a3bb108e9d8c0389e4e715f097be0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define WDCLKSEL&nbsp;&nbsp;&nbsp;(*(volatile unsigned int  *)(WDG_BASE_ADDR + 0x10))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a551b07be3174f148c975a19fafe8d1cb"></a><!-- doxytag: member="lpc23xx.h::CAN_ACCEPT_BASE_ADDR" ref="a551b07be3174f148c975a19fafe8d1cb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ACCEPT_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE003C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9bd4eb329cd2d0b75e21615122a0701a"></a><!-- doxytag: member="lpc23xx.h::CAN_AFMR" ref="a9bd4eb329cd2d0b75e21615122a0701a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_AFMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a33b27dfb48daa37a62ec56fe950ff44f"></a><!-- doxytag: member="lpc23xx.h::CAN_SFF_sa" ref="a33b27dfb48daa37a62ec56fe950ff44f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_SFF_sa&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abfae771690124f738f3939875fb5194a"></a><!-- doxytag: member="lpc23xx.h::CAN_SFF_GRP_sa" ref="abfae771690124f738f3939875fb5194a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_SFF_GRP_sa&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a805ec7129b9cf668c588838ed4a9c8b2"></a><!-- doxytag: member="lpc23xx.h::CAN_EFF_sa" ref="a805ec7129b9cf668c588838ed4a9c8b2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_EFF_sa&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a724256c86e67e912e92d359b547148b4"></a><!-- doxytag: member="lpc23xx.h::CAN_EFF_GRP_sa" ref="a724256c86e67e912e92d359b547148b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_EFF_GRP_sa&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a25a760484deef63d7d5ae093304ee210"></a><!-- doxytag: member="lpc23xx.h::CAN_EOT" ref="a25a760484deef63d7d5ae093304ee210" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_EOT&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af303ea406708f84274db37a97ba2374c"></a><!-- doxytag: member="lpc23xx.h::CAN_ENDofTable" ref="af303ea406708f84274db37a97ba2374c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_ENDofTable&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fa7a368ce77533d6d1371aa2d381efc"></a><!-- doxytag: member="lpc23xx.h::CAN_LUT_ERR_ADR" ref="a8fa7a368ce77533d6d1371aa2d381efc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_LUT_ERR_ADR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa997c93bccaf5963f372c3810b7ab7c9"></a><!-- doxytag: member="lpc23xx.h::CAN_LUTerrAd" ref="aa997c93bccaf5963f372c3810b7ab7c9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_LUTerrAd&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a095d08b305b7b51a9bf625c9cb78dc11"></a><!-- doxytag: member="lpc23xx.h::CAN_LUT_ERR" ref="a095d08b305b7b51a9bf625c9cb78dc11" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_LUT_ERR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae868865b95dfd2bf3e5704dfe291f49d"></a><!-- doxytag: member="lpc23xx.h::CAN_LUTerr" ref="ae868865b95dfd2bf3e5704dfe291f49d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_LUTerr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a554b215754a5919c8b1d83ce84a8c427"></a><!-- doxytag: member="lpc23xx.h::CAN_FCANIE" ref="a554b215754a5919c8b1d83ce84a8c427" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FCANIE&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9112dc141fc9ae7f7d6f5542fd08ee61"></a><!-- doxytag: member="lpc23xx.h::CAN_FCANIC0" ref="a9112dc141fc9ae7f7d6f5542fd08ee61" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FCANIC0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0740b32eb7afae5425d07d7f77290dd9"></a><!-- doxytag: member="lpc23xx.h::CAN_FCANIC1" ref="a0740b32eb7afae5425d07d7f77290dd9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_FCANIC1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_ACCEPT_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90d78085df864aa837ec05157b688191"></a><!-- doxytag: member="lpc23xx.h::CAN_CENTRAL_BASE_ADDR" ref="a90d78085df864aa837ec05157b688191" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN_CENTRAL_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0040000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8d834886403695ef36d8fb529a0432c2"></a><!-- doxytag: member="lpc23xx.h::CANTxSR" ref="a8d834886403695ef36d8fb529a0432c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANTxSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_CENTRAL_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a505ff7bc2a83d655094aa3aff8b261ad"></a><!-- doxytag: member="lpc23xx.h::CANRxSR" ref="a505ff7bc2a83d655094aa3aff8b261ad" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANRxSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_CENTRAL_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a99e74dd1dd5f4be780b78777d9c4f0d1"></a><!-- doxytag: member="lpc23xx.h::CANMSR" ref="a99e74dd1dd5f4be780b78777d9c4f0d1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CANMSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN_CENTRAL_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bcddabab65750a963da37f3d6b86c05"></a><!-- doxytag: member="lpc23xx.h::CAN1_BASE_ADDR" ref="a3bcddabab65750a963da37f3d6b86c05" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0044000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a38f8437047c7c1e2caafc0061f965864"></a><!-- doxytag: member="lpc23xx.h::CAN1MOD" ref="a38f8437047c7c1e2caafc0061f965864" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1MOD&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab95ed7a71e1cb3af07e30dcb2c7034af"></a><!-- doxytag: member="lpc23xx.h::CAN1CMR" ref="ab95ed7a71e1cb3af07e30dcb2c7034af" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1CMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a37612beb9f7fd8e42b43416a2fedcc92"></a><!-- doxytag: member="lpc23xx.h::CAN1GSR" ref="a37612beb9f7fd8e42b43416a2fedcc92" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1GSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9d898bf486894841622eee888988d09a"></a><!-- doxytag: member="lpc23xx.h::CAN1ICR" ref="a9d898bf486894841622eee888988d09a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1ICR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acce25ce507a7c30638d805aeda891246"></a><!-- doxytag: member="lpc23xx.h::CAN1IER" ref="acce25ce507a7c30638d805aeda891246" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1IER&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72c6e6ba6feb2e823e4e70a2a3686066"></a><!-- doxytag: member="lpc23xx.h::CAN1BTR" ref="a72c6e6ba6feb2e823e4e70a2a3686066" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1BTR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab20a457fb4657c2f711ab5181230eeae"></a><!-- doxytag: member="lpc23xx.h::CAN1EWL" ref="ab20a457fb4657c2f711ab5181230eeae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1EWL&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8ddbbf283c93c7efdfa3a3f18f27ba32"></a><!-- doxytag: member="lpc23xx.h::CAN1SR" ref="a8ddbbf283c93c7efdfa3a3f18f27ba32" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1SR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac300bdbceacd0b9a7213fa01160ede7c"></a><!-- doxytag: member="lpc23xx.h::CAN1RFS" ref="ac300bdbceacd0b9a7213fa01160ede7c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1RFS&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a135719b2cee06c3a8cd2d940d5e6dd4e"></a><!-- doxytag: member="lpc23xx.h::CAN1RID" ref="a135719b2cee06c3a8cd2d940d5e6dd4e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1RID&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a985037c68b423691a79c99bd98b3c14c"></a><!-- doxytag: member="lpc23xx.h::CAN1RDA" ref="a985037c68b423691a79c99bd98b3c14c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1RDA&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5db7175ec9a3ff6197b36b6e8e8fc8e8"></a><!-- doxytag: member="lpc23xx.h::CAN1RDB" ref="a5db7175ec9a3ff6197b36b6e8e8fc8e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1RDB&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3bc3b781b112b9c401048513b22f6794"></a><!-- doxytag: member="lpc23xx.h::CAN1TFI1" ref="a3bc3b781b112b9c401048513b22f6794" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TFI1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a84bce3c4d946adefddf7fd2f53039099"></a><!-- doxytag: member="lpc23xx.h::CAN1TID1" ref="a84bce3c4d946adefddf7fd2f53039099" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TID1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1c8986ef45e105cf11df5dfafda8fa99"></a><!-- doxytag: member="lpc23xx.h::CAN1TDA1" ref="a1c8986ef45e105cf11df5dfafda8fa99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TDA1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aea7e5217be766a28333909cfd9cd4b6d"></a><!-- doxytag: member="lpc23xx.h::CAN1TDB1" ref="aea7e5217be766a28333909cfd9cd4b6d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TDB1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5f3fe1ce24cb553257b16a820cf4c0f2"></a><!-- doxytag: member="lpc23xx.h::CAN1TFI2" ref="a5f3fe1ce24cb553257b16a820cf4c0f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TFI2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aee1aadcf3e9d1b0c31af6105fcac4c17"></a><!-- doxytag: member="lpc23xx.h::CAN1TID2" ref="aee1aadcf3e9d1b0c31af6105fcac4c17" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TID2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x044))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e21f039f822d200e48f377bac76cf20"></a><!-- doxytag: member="lpc23xx.h::CAN1TDA2" ref="a0e21f039f822d200e48f377bac76cf20" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TDA2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x048))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8e8cc20934af3c8b0698a3b531327d76"></a><!-- doxytag: member="lpc23xx.h::CAN1TDB2" ref="a8e8cc20934af3c8b0698a3b531327d76" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TDB2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x04C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af6fc125bff259f47cbf2844720554c99"></a><!-- doxytag: member="lpc23xx.h::CAN1TFI3" ref="af6fc125bff259f47cbf2844720554c99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TFI3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb48f486de5976e8782e3d2bb98c2f91"></a><!-- doxytag: member="lpc23xx.h::CAN1TID3" ref="abb48f486de5976e8782e3d2bb98c2f91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TID3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x054))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a33c86c155815cf9e4e96dcd9f8925a1c"></a><!-- doxytag: member="lpc23xx.h::CAN1TDA3" ref="a33c86c155815cf9e4e96dcd9f8925a1c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TDA3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x058))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a55ecfc8031b62ed37371b4949a0f7954"></a><!-- doxytag: member="lpc23xx.h::CAN1TDB3" ref="a55ecfc8031b62ed37371b4949a0f7954" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN1TDB3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN1_BASE_ADDR + 0x05C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e8917334a8169aca752577ba0c27b8b"></a><!-- doxytag: member="lpc23xx.h::CAN2_BASE_ADDR" ref="a6e8917334a8169aca752577ba0c27b8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0048000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2abc61e5c8a37e1ddca5490e1e3fb149"></a><!-- doxytag: member="lpc23xx.h::CAN2MOD" ref="a2abc61e5c8a37e1ddca5490e1e3fb149" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2MOD&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ade2e60da875c96b0e65087ed452283ca"></a><!-- doxytag: member="lpc23xx.h::CAN2CMR" ref="ade2e60da875c96b0e65087ed452283ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2CMR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa1e489054a831e3810988f64a482eed"></a><!-- doxytag: member="lpc23xx.h::CAN2GSR" ref="aaa1e489054a831e3810988f64a482eed" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2GSR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a08b64239e6c900c4c312afe510d610c3"></a><!-- doxytag: member="lpc23xx.h::CAN2ICR" ref="a08b64239e6c900c4c312afe510d610c3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2ICR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af450c07b9f55536135ace52ff0073bc2"></a><!-- doxytag: member="lpc23xx.h::CAN2IER" ref="af450c07b9f55536135ace52ff0073bc2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2IER&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa8a52390ef63be2a18c43783ac34c859"></a><!-- doxytag: member="lpc23xx.h::CAN2BTR" ref="aa8a52390ef63be2a18c43783ac34c859" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2BTR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2495fd16f537ce3541d6a247d38f860c"></a><!-- doxytag: member="lpc23xx.h::CAN2EWL" ref="a2495fd16f537ce3541d6a247d38f860c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2EWL&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4bb3d70f1d74200a218d77b6a8bfaf0b"></a><!-- doxytag: member="lpc23xx.h::CAN2SR" ref="a4bb3d70f1d74200a218d77b6a8bfaf0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2SR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7084af7dbe11f724f40345b42faf051e"></a><!-- doxytag: member="lpc23xx.h::CAN2RFS" ref="a7084af7dbe11f724f40345b42faf051e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2RFS&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a273d274ca05365a160a9bcabe1416cbb"></a><!-- doxytag: member="lpc23xx.h::CAN2RID" ref="a273d274ca05365a160a9bcabe1416cbb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2RID&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab81a0a53731ad2b0f7ca24c57fd878db"></a><!-- doxytag: member="lpc23xx.h::CAN2RDA" ref="ab81a0a53731ad2b0f7ca24c57fd878db" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2RDA&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afbd806e79a209e476ffa42e182511d67"></a><!-- doxytag: member="lpc23xx.h::CAN2RDB" ref="afbd806e79a209e476ffa42e182511d67" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2RDB&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1be70c105bcb52b5970336b5ecbb4c70"></a><!-- doxytag: member="lpc23xx.h::CAN2TFI1" ref="a1be70c105bcb52b5970336b5ecbb4c70" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TFI1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ae3aac6dffe23b3fe56dfe6df392d4d"></a><!-- doxytag: member="lpc23xx.h::CAN2TID1" ref="a6ae3aac6dffe23b3fe56dfe6df392d4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TID1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e3a70b5f1816ef57fc327d759bef67c"></a><!-- doxytag: member="lpc23xx.h::CAN2TDA1" ref="a0e3a70b5f1816ef57fc327d759bef67c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TDA1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0e4ae7eb59f318a67df003bb83532d42"></a><!-- doxytag: member="lpc23xx.h::CAN2TDB1" ref="a0e4ae7eb59f318a67df003bb83532d42" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TDB1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd562ee58b6aded2fe1287a58f2e4547"></a><!-- doxytag: member="lpc23xx.h::CAN2TFI2" ref="afd562ee58b6aded2fe1287a58f2e4547" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TFI2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa450cd8b94c199f456f13168edea2efb"></a><!-- doxytag: member="lpc23xx.h::CAN2TID2" ref="aa450cd8b94c199f456f13168edea2efb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TID2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x044))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8acb428174a844a335891f3fdda9055e"></a><!-- doxytag: member="lpc23xx.h::CAN2TDA2" ref="a8acb428174a844a335891f3fdda9055e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TDA2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x048))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a029de0a7619a1c7571827a28ab1a2c57"></a><!-- doxytag: member="lpc23xx.h::CAN2TDB2" ref="a029de0a7619a1c7571827a28ab1a2c57" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TDB2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x04C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a625c98b24e14132c724c571a813d0321"></a><!-- doxytag: member="lpc23xx.h::CAN2TFI3" ref="a625c98b24e14132c724c571a813d0321" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TFI3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x050))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4389a61fed25c290ecb3b0b901bd2567"></a><!-- doxytag: member="lpc23xx.h::CAN2TID3" ref="a4389a61fed25c290ecb3b0b901bd2567" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TID3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x054))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa635a36c2025ce0fecd1dfca15c0fc26"></a><!-- doxytag: member="lpc23xx.h::CAN2TDA3" ref="aa635a36c2025ce0fecd1dfca15c0fc26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TDA3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x058))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad89870813a6b5e10609700abc27077d3"></a><!-- doxytag: member="lpc23xx.h::CAN2TDB3" ref="ad89870813a6b5e10609700abc27077d3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CAN2TDB3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(CAN2_BASE_ADDR + 0x05C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3eaa1133c73ec24549c7109051b7d561"></a><!-- doxytag: member="lpc23xx.h::MCI_BASE_ADDR" ref="a3eaa1133c73ec24549c7109051b7d561" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCI_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE008C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8fdb0005bee7b6f8da22acad469cf1e0"></a><!-- doxytag: member="lpc23xx.h::MCIPower" ref="a8fdb0005bee7b6f8da22acad469cf1e0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIPower&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4a87bfe5903047663d1011bc528738b4"></a><!-- doxytag: member="lpc23xx.h::MCIClock" ref="a4a87bfe5903047663d1011bc528738b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIClock&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d3a3af3de5f93ad1cb6c44c017d45fd"></a><!-- doxytag: member="lpc23xx.h::MCIArgument" ref="a3d3a3af3de5f93ad1cb6c44c017d45fd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIArgument&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a48267e084a45f0489ed7297f4f831f5d"></a><!-- doxytag: member="lpc23xx.h::MCICommand" ref="a48267e084a45f0489ed7297f4f831f5d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCICommand&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aefbf48636324620daa2f8d060b2f9ad3"></a><!-- doxytag: member="lpc23xx.h::MCIRespCmd" ref="aefbf48636324620daa2f8d060b2f9ad3" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIRespCmd&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e86f3479794108010d1afcddb5c7f23"></a><!-- doxytag: member="lpc23xx.h::MCIResponse0" ref="a6e86f3479794108010d1afcddb5c7f23" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIResponse0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a51c1e653d1c906c7935849a8a1cb169a"></a><!-- doxytag: member="lpc23xx.h::MCIResponse1" ref="a51c1e653d1c906c7935849a8a1cb169a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIResponse1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae9518a61be48cd0d891239bf90742fcb"></a><!-- doxytag: member="lpc23xx.h::MCIResponse2" ref="ae9518a61be48cd0d891239bf90742fcb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIResponse2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0f8dd0e7f134aaab321ebed959e8c3c2"></a><!-- doxytag: member="lpc23xx.h::MCIResponse3" ref="a0f8dd0e7f134aaab321ebed959e8c3c2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIResponse3&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad3e4d73229b7b84f2d4c87ddb5849727"></a><!-- doxytag: member="lpc23xx.h::MCIDataTimer" ref="ad3e4d73229b7b84f2d4c87ddb5849727" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIDataTimer&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afc2ec17f630bff86a845cb52ec9c68d5"></a><!-- doxytag: member="lpc23xx.h::MCIDataLength" ref="afc2ec17f630bff86a845cb52ec9c68d5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIDataLength&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a24e317a54eeeb894deba7e02866589f2"></a><!-- doxytag: member="lpc23xx.h::MCIDataCtrl" ref="a24e317a54eeeb894deba7e02866589f2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIDataCtrl&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a359d5e69b0cdf5cecc609ff6c11e7c64"></a><!-- doxytag: member="lpc23xx.h::MCIDataCnt" ref="a359d5e69b0cdf5cecc609ff6c11e7c64" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIDataCnt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a90cbdb01d2a912564f36ecb97291086e"></a><!-- doxytag: member="lpc23xx.h::MCIStatus" ref="a90cbdb01d2a912564f36ecb97291086e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7936b82cf7e6ce53fd4dfa88dad0e5ac"></a><!-- doxytag: member="lpc23xx.h::MCIClear" ref="a7936b82cf7e6ce53fd4dfa88dad0e5ac" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIClear&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x038))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a62bedd822b40e08e29740030e40cd2cf"></a><!-- doxytag: member="lpc23xx.h::MCIMask0" ref="a62bedd822b40e08e29740030e40cd2cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIMask0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x03C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9648bb97b4b30361e7af0be881095949"></a><!-- doxytag: member="lpc23xx.h::MCIMask1" ref="a9648bb97b4b30361e7af0be881095949" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIMask1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac543cf5921205853a55f73423cbe5a55"></a><!-- doxytag: member="lpc23xx.h::MCIFifoCnt" ref="ac543cf5921205853a55f73423cbe5a55" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIFifoCnt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x048))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a91f36fa22997d8a6d6f85b7047de99aa"></a><!-- doxytag: member="lpc23xx.h::MCIFIFO" ref="a91f36fa22997d8a6d6f85b7047de99aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCIFIFO&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MCI_BASE_ADDR + 0x080))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5813eeeeed993b9c42ffeeae1d919d63"></a><!-- doxytag: member="lpc23xx.h::I2S_BASE_ADDR" ref="a5813eeeeed993b9c42ffeeae1d919d63" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2S_BASE_ADDR&nbsp;&nbsp;&nbsp;0xE0088000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aea056a666c83a08e12c5f3f367a8b2dd"></a><!-- doxytag: member="lpc23xx.h::I2SDAO" ref="aea056a666c83a08e12c5f3f367a8b2dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SDAO&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5fd347d567c8e2c7232182e6dac70eba"></a><!-- doxytag: member="lpc23xx.h::I2SDAI" ref="a5fd347d567c8e2c7232182e6dac70eba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SDAI&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a92d6d8f8abe25d7ddf32fdac49f0a807"></a><!-- doxytag: member="lpc23xx.h::I2STXFIFO" ref="a92d6d8f8abe25d7ddf32fdac49f0a807" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2STXFIFO&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aed65083403ecc8c7c03a459a5b04745d"></a><!-- doxytag: member="lpc23xx.h::I2SRXFIFO" ref="aed65083403ecc8c7c03a459a5b04745d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SRXFIFO&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaaa12a32537ec8394685e2233b523a4d"></a><!-- doxytag: member="lpc23xx.h::I2SSTATE" ref="aaaa12a32537ec8394685e2233b523a4d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SSTATE&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7276022f5b260011d49fbdae9f57d708"></a><!-- doxytag: member="lpc23xx.h::I2SDMA1" ref="a7276022f5b260011d49fbdae9f57d708" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SDMA1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeeec53e211755214ab873c1c8071af65"></a><!-- doxytag: member="lpc23xx.h::I2SDMA2" ref="aeeec53e211755214ab873c1c8071af65" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SDMA2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2f3c561dec8eb3c2b887bf5a102d54e6"></a><!-- doxytag: member="lpc23xx.h::I2SIRQ" ref="a2f3c561dec8eb3c2b887bf5a102d54e6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SIRQ&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aea23ad9b70efe0aecba8436101330122"></a><!-- doxytag: member="lpc23xx.h::I2STXRATE" ref="aea23ad9b70efe0aecba8436101330122" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2STXRATE&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3691fb245ed791e40ced02984f9f6800"></a><!-- doxytag: member="lpc23xx.h::I2SRXRATE" ref="a3691fb245ed791e40ced02984f9f6800" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define I2SRXRATE&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(I2S_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d5f0a9bf65871beced98df5aedd418d"></a><!-- doxytag: member="lpc23xx.h::GPDMA_BASE_ADDR" ref="a4d5f0a9bf65871beced98df5aedd418d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GPDMA_BASE_ADDR&nbsp;&nbsp;&nbsp;0xFFE04000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac87a399c4b845dd3eeb1606245136bda"></a><!-- doxytag: member="lpc23xx.h::DMACIntStatus" ref="ac87a399c4b845dd3eeb1606245136bda" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACIntStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52927faa4de6b4f3609dd894c4974f7f"></a><!-- doxytag: member="lpc23xx.h::DMACIntTCStatus" ref="a52927faa4de6b4f3609dd894c4974f7f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACIntTCStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a285085d2e422d6b24e6640d2eda72de6"></a><!-- doxytag: member="lpc23xx.h::DMACIntTCClear" ref="a285085d2e422d6b24e6640d2eda72de6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACIntTCClear&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e705bbf17733f9581917851e76f19ab"></a><!-- doxytag: member="lpc23xx.h::DMACIntErrorStatus" ref="a3e705bbf17733f9581917851e76f19ab" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACIntErrorStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6e80ea09ce13cf415d4cf3b4db3c3bcc"></a><!-- doxytag: member="lpc23xx.h::DMACIntErrClr" ref="a6e80ea09ce13cf415d4cf3b4db3c3bcc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACIntErrClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad8b86ea2147bfe211ed81d944884ff4b"></a><!-- doxytag: member="lpc23xx.h::DMACRawIntTCStatus" ref="ad8b86ea2147bfe211ed81d944884ff4b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACRawIntTCStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad04df5bd00e22a5e841c193d2986887a"></a><!-- doxytag: member="lpc23xx.h::DMACRawIntErrorStatus" ref="ad04df5bd00e22a5e841c193d2986887a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACRawIntErrorStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a52182a5bb4a98a3de8a4933735d130a1"></a><!-- doxytag: member="lpc23xx.h::DMACEnbldChns" ref="a52182a5bb4a98a3de8a4933735d130a1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACEnbldChns&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d47f5f7f6a65970aced78a4cff768d9"></a><!-- doxytag: member="lpc23xx.h::DMACSoftBReq" ref="a3d47f5f7f6a65970aced78a4cff768d9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACSoftBReq&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a96bcfd1dbbea226db9c4a22723f9acf8"></a><!-- doxytag: member="lpc23xx.h::DMACSoftSReq" ref="a96bcfd1dbbea226db9c4a22723f9acf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACSoftSReq&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af2b94fa3a702cf4965b6d3f820a046ca"></a><!-- doxytag: member="lpc23xx.h::DMACSoftLBReq" ref="af2b94fa3a702cf4965b6d3f820a046ca" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACSoftLBReq&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1e90fbc43b4a53bfebceabbe838342ee"></a><!-- doxytag: member="lpc23xx.h::DMACSoftLSReq" ref="a1e90fbc43b4a53bfebceabbe838342ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACSoftLSReq&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3c1d10086d0a0b4f9f71a2f55e959a26"></a><!-- doxytag: member="lpc23xx.h::DMACConfiguration" ref="a3c1d10086d0a0b4f9f71a2f55e959a26" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACConfiguration&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a168bab3347b3721fa993d75b19222efd"></a><!-- doxytag: member="lpc23xx.h::DMACSync" ref="a168bab3347b3721fa993d75b19222efd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACSync&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(GPDMA_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adc957b544a07c90af7c582b6de7466f6"></a><!-- doxytag: member="lpc23xx.h::DMACC0SrcAddr" ref="adc957b544a07c90af7c582b6de7466f6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC0SrcAddr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x100))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2baa5b4bc8b354a357b3af077d5e2298"></a><!-- doxytag: member="lpc23xx.h::DMACC0DestAddr" ref="a2baa5b4bc8b354a357b3af077d5e2298" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC0DestAddr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x104))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2e5b40976ce6cc59a5797ed903352fde"></a><!-- doxytag: member="lpc23xx.h::DMACC0LLI" ref="a2e5b40976ce6cc59a5797ed903352fde" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC0LLI&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x108))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="abb096e31f7124ef8c6f491e1bcbbadef"></a><!-- doxytag: member="lpc23xx.h::DMACC0Control" ref="abb096e31f7124ef8c6f491e1bcbbadef" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC0Control&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x10C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7fc27f32aa8f0530da1fdef849eaa4e9"></a><!-- doxytag: member="lpc23xx.h::DMACC0Configuration" ref="a7fc27f32aa8f0530da1fdef849eaa4e9" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC0Configuration&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x110))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0a6767462d73c7d29e55aab89dd471bf"></a><!-- doxytag: member="lpc23xx.h::DMACC1SrcAddr" ref="a0a6767462d73c7d29e55aab89dd471bf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC1SrcAddr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x120))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac6e48137f3020f8bfb4fa3e9d13dafeb"></a><!-- doxytag: member="lpc23xx.h::DMACC1DestAddr" ref="ac6e48137f3020f8bfb4fa3e9d13dafeb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC1DestAddr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x124))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aaee3df01485c56b77ed1c284441e7e60"></a><!-- doxytag: member="lpc23xx.h::DMACC1LLI" ref="aaee3df01485c56b77ed1c284441e7e60" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC1LLI&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x128))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aeebb8bf7776f3f9b73948f1463453081"></a><!-- doxytag: member="lpc23xx.h::DMACC1Control" ref="aeebb8bf7776f3f9b73948f1463453081" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC1Control&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x12C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4d89eb0375693dcf26eec4885502a4ba"></a><!-- doxytag: member="lpc23xx.h::DMACC1Configuration" ref="a4d89eb0375693dcf26eec4885502a4ba" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DMACC1Configuration&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(DMA_BASE_ADDR + 0x130))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac4a0aaeb144366d66f6a9f937e090f79"></a><!-- doxytag: member="lpc23xx.h::USB_BASE_ADDR" ref="ac4a0aaeb144366d66f6a9f937e090f79" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USB_BASE_ADDR&nbsp;&nbsp;&nbsp;0xFFE0C000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7c14672b06716d61acc33fe1f548c3cf"></a><!-- doxytag: member="lpc23xx.h::USBPortSel" ref="a7c14672b06716d61acc33fe1f548c3cf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBPortSel&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x110))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a159be961960e673420953c440cbf38dd"></a><!-- doxytag: member="lpc23xx.h::USBClkCtrl" ref="a159be961960e673420953c440cbf38dd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBClkCtrl&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0xFF4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adf86e6bd3f7691c85478f2e1f224e8e8"></a><!-- doxytag: member="lpc23xx.h::USBClkSt" ref="adf86e6bd3f7691c85478f2e1f224e8e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBClkSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0xFF8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3a788c27aa960024051e88ce2ad7040b"></a><!-- doxytag: member="lpc23xx.h::USBIntSt" ref="a3a788c27aa960024051e88ce2ad7040b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x1C0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa199558e1cc5fa95625051c8d9514b9c"></a><!-- doxytag: member="lpc23xx.h::USBDevIntSt" ref="aa199558e1cc5fa95625051c8d9514b9c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDevIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x200))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3b047eede1d612f0778c8012c0d91805"></a><!-- doxytag: member="lpc23xx.h::USBDevIntEn" ref="a3b047eede1d612f0778c8012c0d91805" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDevIntEn&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x204))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac53af4eb25dbd4f8856b08d16fb8e62d"></a><!-- doxytag: member="lpc23xx.h::USBDevIntClr" ref="ac53af4eb25dbd4f8856b08d16fb8e62d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDevIntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x208))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5eec325589c8b8a7feafdfe983c314b5"></a><!-- doxytag: member="lpc23xx.h::USBDevIntSet" ref="a5eec325589c8b8a7feafdfe983c314b5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDevIntSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x20C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5a88175c878dddeb3feba871589c9728"></a><!-- doxytag: member="lpc23xx.h::USBDevIntPri" ref="a5a88175c878dddeb3feba871589c9728" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDevIntPri&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x22C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac1d9d779b0be611138fba9da88011cd4"></a><!-- doxytag: member="lpc23xx.h::USBEpIntSt" ref="ac1d9d779b0be611138fba9da88011cd4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x230))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa824edd35fe281b81c1128d489260adf"></a><!-- doxytag: member="lpc23xx.h::USBEpIntEn" ref="aa824edd35fe281b81c1128d489260adf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpIntEn&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x234))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3769758d80842c3dd7fc503a85ee74f0"></a><!-- doxytag: member="lpc23xx.h::USBEpIntClr" ref="a3769758d80842c3dd7fc503a85ee74f0" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpIntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x238))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="afd8d10191ef1479bdf451968c6ee4c4c"></a><!-- doxytag: member="lpc23xx.h::USBEpIntSet" ref="afd8d10191ef1479bdf451968c6ee4c4c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpIntSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x23C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bad60c24b5481a7dfb0d19996de0943"></a><!-- doxytag: member="lpc23xx.h::USBEpIntPri" ref="a0bad60c24b5481a7dfb0d19996de0943" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpIntPri&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x240))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af7f6d4fa34c52b041129dbf6521fdedb"></a><!-- doxytag: member="lpc23xx.h::USBReEp" ref="af7f6d4fa34c52b041129dbf6521fdedb" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBReEp&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x244))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a715557b520b6777ed9dc249d5c450f52"></a><!-- doxytag: member="lpc23xx.h::USBEpInd" ref="a715557b520b6777ed9dc249d5c450f52" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpInd&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x248))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="af71228fbe8e96f3cd62dbb08f15cc1e5"></a><!-- doxytag: member="lpc23xx.h::USBMaxPSize" ref="af71228fbe8e96f3cd62dbb08f15cc1e5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBMaxPSize&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x24C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a14447168156ae0d88ce627e6797767e2"></a><!-- doxytag: member="lpc23xx.h::USBRxData" ref="a14447168156ae0d88ce627e6797767e2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBRxData&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x218))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae3b84849ef441c5b28ef3bf6a8af3abf"></a><!-- doxytag: member="lpc23xx.h::USBRxPLen" ref="ae3b84849ef441c5b28ef3bf6a8af3abf" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBRxPLen&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x220))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a85fa92e317b30ef4e66eec12258685ae"></a><!-- doxytag: member="lpc23xx.h::USBTxData" ref="a85fa92e317b30ef4e66eec12258685ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBTxData&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x21C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a45a06a22dec4b86ad51de475bfcfc7ee"></a><!-- doxytag: member="lpc23xx.h::USBTxPLen" ref="a45a06a22dec4b86ad51de475bfcfc7ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBTxPLen&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x224))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a003d71229397bb2d3367bea19f18418d"></a><!-- doxytag: member="lpc23xx.h::USBCtrl" ref="a003d71229397bb2d3367bea19f18418d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCtrl&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x228))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a30c9e0dbc9a6c2d54d01f89200c23eea"></a><!-- doxytag: member="lpc23xx.h::USBCmdCode" ref="a30c9e0dbc9a6c2d54d01f89200c23eea" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCmdCode&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x210))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac0d1a5ca787d1de500fa0aea6e8eaa99"></a><!-- doxytag: member="lpc23xx.h::USBCmdData" ref="ac0d1a5ca787d1de500fa0aea6e8eaa99" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBCmdData&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x214))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad11796feb86d24031a227502bf78e877"></a><!-- doxytag: member="lpc23xx.h::USBDMARSt" ref="ad11796feb86d24031a227502bf78e877" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDMARSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x250))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8107490842f5a8d34ac95be69b9032a"></a><!-- doxytag: member="lpc23xx.h::USBDMARClr" ref="ac8107490842f5a8d34ac95be69b9032a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDMARClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x254))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aba917323033e611ad59fc9ec6ef60277"></a><!-- doxytag: member="lpc23xx.h::USBDMARSet" ref="aba917323033e611ad59fc9ec6ef60277" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDMARSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x258))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a286948babcd3f823a474b376e98ed07c"></a><!-- doxytag: member="lpc23xx.h::USBUDCAH" ref="a286948babcd3f823a474b376e98ed07c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBUDCAH&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x280))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a410bbf25d7709d7048eb3c52ceaa16aa"></a><!-- doxytag: member="lpc23xx.h::USBEpDMASt" ref="a410bbf25d7709d7048eb3c52ceaa16aa" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpDMASt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x284))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a185a7708f94a448e3f720443fe986916"></a><!-- doxytag: member="lpc23xx.h::USBEpDMAEn" ref="a185a7708f94a448e3f720443fe986916" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpDMAEn&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x288))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a881dfd2d1b6fb61fe8e4953f19e61a12"></a><!-- doxytag: member="lpc23xx.h::USBEpDMADis" ref="a881dfd2d1b6fb61fe8e4953f19e61a12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEpDMADis&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x28C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="affad08f8c9983ee7a817c6aabbf1fc87"></a><!-- doxytag: member="lpc23xx.h::USBDMAIntSt" ref="affad08f8c9983ee7a817c6aabbf1fc87" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDMAIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x290))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac8ac0f5245d6ed584fb3b5e4ddcce565"></a><!-- doxytag: member="lpc23xx.h::USBDMAIntEn" ref="ac8ac0f5245d6ed584fb3b5e4ddcce565" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBDMAIntEn&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x294))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be1a0721b4055a9d2dfd4e718baf3da"></a><!-- doxytag: member="lpc23xx.h::USBEoTIntSt" ref="a5be1a0721b4055a9d2dfd4e718baf3da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEoTIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2A0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a36f89913ebb4119968360e5634a422e1"></a><!-- doxytag: member="lpc23xx.h::USBEoTIntClr" ref="a36f89913ebb4119968360e5634a422e1" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEoTIntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2A4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acc9fa40d74b36cc4ad8da70a852573ec"></a><!-- doxytag: member="lpc23xx.h::USBEoTIntSet" ref="acc9fa40d74b36cc4ad8da70a852573ec" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBEoTIntSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2A8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a960fc5c6a9766c1e5cfe86f6673c67bc"></a><!-- doxytag: member="lpc23xx.h::USBNDDRIntSt" ref="a960fc5c6a9766c1e5cfe86f6673c67bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBNDDRIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2AC))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3e0d864de138acc03fb6cfac32524c91"></a><!-- doxytag: member="lpc23xx.h::USBNDDRIntClr" ref="a3e0d864de138acc03fb6cfac32524c91" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBNDDRIntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2B0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a95b13d1a4059eb64e57837a42d02cf0b"></a><!-- doxytag: member="lpc23xx.h::USBNDDRIntSet" ref="a95b13d1a4059eb64e57837a42d02cf0b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBNDDRIntSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2B4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa5e7fa3e7a287125f7abdeb81634a2d2"></a><!-- doxytag: member="lpc23xx.h::USBSysErrIntSt" ref="aa5e7fa3e7a287125f7abdeb81634a2d2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBSysErrIntSt&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2B8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aad4f37ec4287ec4fd32aedebd3dab716"></a><!-- doxytag: member="lpc23xx.h::USBSysErrIntClr" ref="aad4f37ec4287ec4fd32aedebd3dab716" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBSysErrIntClr&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2BC))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae09701443508a9fcee0995a2664e8b8a"></a><!-- doxytag: member="lpc23xx.h::USBSysErrIntSet" ref="ae09701443508a9fcee0995a2664e8b8a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define USBSysErrIntSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(USB_BASE_ADDR + 0x2C0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a0031d640eb298dd1c9264ad1dd78e37b"></a><!-- doxytag: member="lpc23xx.h::MAC_BASE_ADDR" ref="a0031d640eb298dd1c9264ad1dd78e37b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC_BASE_ADDR&nbsp;&nbsp;&nbsp;0xFFE00000</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a03ee844fe24edcf08cbee7db47096cf8"></a><!-- doxytag: member="lpc23xx.h::MAC1" ref="a03ee844fe24edcf08cbee7db47096cf8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x000))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab6945c9dc4757b402cc7b669a0bfcd82"></a><!-- doxytag: member="lpc23xx.h::MAC2" ref="ab6945c9dc4757b402cc7b669a0bfcd82" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAC2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x004))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a41fe13a6e703c6e7b6e965f4d1e4570e"></a><!-- doxytag: member="lpc23xx.h::IPGT" ref="a41fe13a6e703c6e7b6e965f4d1e4570e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPGT&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x008))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a91e95091861cbd08daa5449f46172104"></a><!-- doxytag: member="lpc23xx.h::IPGR" ref="a91e95091861cbd08daa5449f46172104" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IPGR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x00C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a361ca5d0ea982f87939f1dd75bdd3fa2"></a><!-- doxytag: member="lpc23xx.h::CLRT" ref="a361ca5d0ea982f87939f1dd75bdd3fa2" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLRT&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x010))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8696c73e34e81dc532d22511432e613c"></a><!-- doxytag: member="lpc23xx.h::MAXF" ref="a8696c73e34e81dc532d22511432e613c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MAXF&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x014))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa32fbd21dfed2a143cf252bd9488842c"></a><!-- doxytag: member="lpc23xx.h::SUPP" ref="aa32fbd21dfed2a143cf252bd9488842c" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SUPP&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x018))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab946e2e7f7679350627acfded8e2658b"></a><!-- doxytag: member="lpc23xx.h::TEST" ref="ab946e2e7f7679350627acfded8e2658b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TEST&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x01C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acee11a883c62210e516aedaa08dee632"></a><!-- doxytag: member="lpc23xx.h::MCFG" ref="acee11a883c62210e516aedaa08dee632" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCFG&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x020))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad42d547c468407d2cbc7b02cdb98288a"></a><!-- doxytag: member="lpc23xx.h::MCMD" ref="ad42d547c468407d2cbc7b02cdb98288a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCMD&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x024))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a8b7d517385eaf4e50db281dbce2cc33d"></a><!-- doxytag: member="lpc23xx.h::MADR" ref="a8b7d517385eaf4e50db281dbce2cc33d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MADR&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x028))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aa29de05bcd25cdc1a65d7261d65887e8"></a><!-- doxytag: member="lpc23xx.h::MWTD" ref="aa29de05bcd25cdc1a65d7261d65887e8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MWTD&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x02C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a72f18a68c3d66a0988aa3c933bc1ae69"></a><!-- doxytag: member="lpc23xx.h::MRDD" ref="a72f18a68c3d66a0988aa3c933bc1ae69" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MRDD&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x030))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3ab5ff0e9c7934e79358382686b40c2e"></a><!-- doxytag: member="lpc23xx.h::MIND" ref="a3ab5ff0e9c7934e79358382686b40c2e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MIND&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x034))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a415bb1b151fd1870acbab5731fd47993"></a><!-- doxytag: member="lpc23xx.h::SA0" ref="a415bb1b151fd1870acbab5731fd47993" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SA0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x040))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a23f458f4c1e3aafc328ca1f70afd955e"></a><!-- doxytag: member="lpc23xx.h::SA1" ref="a23f458f4c1e3aafc328ca1f70afd955e" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SA1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x044))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="acc0ff6d9a393b7769a7dab5f35dacef6"></a><!-- doxytag: member="lpc23xx.h::SA2" ref="acc0ff6d9a393b7769a7dab5f35dacef6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define SA2&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x048))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a387c0e775720e05cabfc7ccf375f8543"></a><!-- doxytag: member="lpc23xx.h::Command" ref="a387c0e775720e05cabfc7ccf375f8543" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Command&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x100))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a7f5d97e77e23c44ac5c59e6729f49075"></a><!-- doxytag: member="lpc23xx.h::Status" ref="a7f5d97e77e23c44ac5c59e6729f49075" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define Status&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x104))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a6ac89a00f68566e7c2d037dff9f0e126"></a><!-- doxytag: member="lpc23xx.h::RxDescriptor" ref="a6ac89a00f68566e7c2d037dff9f0e126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxDescriptor&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x108))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="adbc283c11c677898dc8de7439e37f268"></a><!-- doxytag: member="lpc23xx.h::RxStatus" ref="adbc283c11c677898dc8de7439e37f268" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x10C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a85c39b0ef64f85b47aed54e0489469da"></a><!-- doxytag: member="lpc23xx.h::RxDescriptorNumber" ref="a85c39b0ef64f85b47aed54e0489469da" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxDescriptorNumber&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x110))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ae4422759ae37921a573cd92d50ee163a"></a><!-- doxytag: member="lpc23xx.h::RxProduceIndex" ref="ae4422759ae37921a573cd92d50ee163a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxProduceIndex&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x114))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a3d35673f896b17a23379afb89d1468b6"></a><!-- doxytag: member="lpc23xx.h::RxConsumeIndex" ref="a3d35673f896b17a23379afb89d1468b6" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxConsumeIndex&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x118))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ac7afc79451110be5e3bb9b509ed25f3d"></a><!-- doxytag: member="lpc23xx.h::TxDescriptor" ref="ac7afc79451110be5e3bb9b509ed25f3d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TxDescriptor&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x11C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a1f0d6bd9b5b31881ee877e3eb9c2bc"></a><!-- doxytag: member="lpc23xx.h::TxStatus" ref="a9a1f0d6bd9b5b31881ee877e3eb9c2bc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TxStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x120))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a783d36e6d577dbe283256193fb3c29ae"></a><!-- doxytag: member="lpc23xx.h::TxDescriptorNumber" ref="a783d36e6d577dbe283256193fb3c29ae" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TxDescriptorNumber&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x124))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a2330721d0ee8ea949b379a14e4a8ca12"></a><!-- doxytag: member="lpc23xx.h::TxProduceIndex" ref="a2330721d0ee8ea949b379a14e4a8ca12" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TxProduceIndex&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x128))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a919408e861ac6226da4677682e5faafd"></a><!-- doxytag: member="lpc23xx.h::TxConsumeIndex" ref="a919408e861ac6226da4677682e5faafd" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TxConsumeIndex&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x12C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ad7cc3835a42121cf2f42702f09c7d527"></a><!-- doxytag: member="lpc23xx.h::TSV0" ref="ad7cc3835a42121cf2f42702f09c7d527" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSV0&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x158))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a56853741f180ab177dcff9fdd13f8b8b"></a><!-- doxytag: member="lpc23xx.h::TSV1" ref="a56853741f180ab177dcff9fdd13f8b8b" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define TSV1&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x15C))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a682ab0dc0aaf57d0d80a069b79080cc5"></a><!-- doxytag: member="lpc23xx.h::RSV" ref="a682ab0dc0aaf57d0d80a069b79080cc5" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RSV&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x160))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ab55b105d9a559a0ced1a16c8ef86a31d"></a><!-- doxytag: member="lpc23xx.h::FlowControlCounter" ref="ab55b105d9a559a0ced1a16c8ef86a31d" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FlowControlCounter&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x170))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a77a0e884f2b1c0b4a57b3da3e919c9ee"></a><!-- doxytag: member="lpc23xx.h::FlowControlStatus" ref="a77a0e884f2b1c0b4a57b3da3e919c9ee" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define FlowControlStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x174))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a668a59a5bd67ba27208f899cb7b93c29"></a><!-- doxytag: member="lpc23xx.h::RxFilterCtrl" ref="a668a59a5bd67ba27208f899cb7b93c29" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxFilterCtrl&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x200))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a97a4b6bbebd9853f834a54ecd8d13397"></a><!-- doxytag: member="lpc23xx.h::RxFilterWoLStatus" ref="a97a4b6bbebd9853f834a54ecd8d13397" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxFilterWoLStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x204))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a4fcdb2b64f63a874f3c71bd3b7348175"></a><!-- doxytag: member="lpc23xx.h::RxFilterWoLClear" ref="a4fcdb2b64f63a874f3c71bd3b7348175" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RxFilterWoLClear&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x208))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a13006d3130a3de6e8286c2869eedfe3a"></a><!-- doxytag: member="lpc23xx.h::HashFilterL" ref="a13006d3130a3de6e8286c2869eedfe3a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HashFilterL&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x210))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="affa506cc715867744c60e9acfb152df8"></a><!-- doxytag: member="lpc23xx.h::HashFilterH" ref="affa506cc715867744c60e9acfb152df8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define HashFilterH&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0x214))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a5be572be84147bf401ef0606c664d0a8"></a><!-- doxytag: member="lpc23xx.h::IntStatus" ref="a5be572be84147bf401ef0606c664d0a8" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IntStatus&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFE0))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="aae0a7aa1fb5944746bee47d493344d53"></a><!-- doxytag: member="lpc23xx.h::IntEnable" ref="aae0a7aa1fb5944746bee47d493344d53" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IntEnable&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFE4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a1680839debb0b0fba82055b90b44ce4a"></a><!-- doxytag: member="lpc23xx.h::IntClear" ref="a1680839debb0b0fba82055b90b44ce4a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IntClear&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFE8))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="ace85d51bcdc4728a82e2be41695ac72a"></a><!-- doxytag: member="lpc23xx.h::IntSet" ref="ace85d51bcdc4728a82e2be41695ac72a" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IntSet&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFEC))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
<a class="anchor" id="a9a995a7c43e95daf9d4af93e2f1ab776"></a><!-- doxytag: member="lpc23xx.h::PowerDown" ref="a9a995a7c43e95daf9d4af93e2f1ab776" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PowerDown&nbsp;&nbsp;&nbsp;(*(volatile unsigned int *)(MAC_BASE_ADDR + 0xFF4))</td>
        </tr>
      </table>
</div>
<div class="memdoc">

</div>
</div>
</div>
<!--- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&nbsp;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&nbsp;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&nbsp;</span>Namespaces</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&nbsp;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&nbsp;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&nbsp;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&nbsp;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&nbsp;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&nbsp;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&nbsp;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<hr class="footer"/><address class="footer"><small>Generated on Fri Aug 26 2011 12:39:57 for liblpc23xx by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.1 </small></address>
</body>
</html>
