

================================================================
== Vivado HLS Report for 'dct_1d2'
================================================================
* Date:           Fri Oct 14 13:25:02 2022

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        dct_prj
* Solution:       solution3
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.351 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       34|       34| 0.272 us | 0.272 us |   34|   34|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DCT_Outer_Loop  |       32|       32|         5|          4|          1|     8|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dst_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %dst_offset)" [dct.cpp:63]   --->   Operation 8 'read' 'dst_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%src_offset_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %src_offset)" [dct.cpp:63]   --->   Operation 9 'read' 'src_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %dst_offset_read, i3 0)" [dct.cpp:63]   --->   Operation 10 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln61_2 = zext i7 %tmp_4 to i8" [dct.cpp:61]   --->   Operation 11 'zext' 'zext_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_5 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %src_offset_read, i3 0)" [dct.cpp:61]   --->   Operation 12 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln61_1 = zext i7 %tmp_5 to i64" [dct.cpp:61]   --->   Operation 13 'zext' 'zext_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%src_addr = getelementptr [64 x i16]* %src, i64 0, i64 %zext_ln61_1" [dct.cpp:61]   --->   Operation 14 'getelementptr' 'src_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%or_ln61 = or i7 %tmp_5, 1" [dct.cpp:61]   --->   Operation 15 'or' 'or_ln61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_6 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61)" [dct.cpp:61]   --->   Operation 16 'bitconcatenate' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%src_addr_1 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_6" [dct.cpp:61]   --->   Operation 17 'getelementptr' 'src_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%or_ln61_1 = or i7 %tmp_5, 2" [dct.cpp:61]   --->   Operation 18 'or' 'or_ln61_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_7 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_1)" [dct.cpp:61]   --->   Operation 19 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%src_addr_2 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_7" [dct.cpp:61]   --->   Operation 20 'getelementptr' 'src_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%or_ln61_2 = or i7 %tmp_5, 3" [dct.cpp:61]   --->   Operation 21 'or' 'or_ln61_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_8 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_2)" [dct.cpp:61]   --->   Operation 22 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%src_addr_3 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_8" [dct.cpp:61]   --->   Operation 23 'getelementptr' 'src_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln61_3 = or i7 %tmp_5, 4" [dct.cpp:61]   --->   Operation 24 'or' 'or_ln61_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_9 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_3)" [dct.cpp:61]   --->   Operation 25 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%src_addr_4 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_9" [dct.cpp:61]   --->   Operation 26 'getelementptr' 'src_addr_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln61_4 = or i7 %tmp_5, 5" [dct.cpp:61]   --->   Operation 27 'or' 'or_ln61_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_4)" [dct.cpp:61]   --->   Operation 28 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%src_addr_5 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_s" [dct.cpp:61]   --->   Operation 29 'getelementptr' 'src_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%or_ln61_5 = or i7 %tmp_5, 6" [dct.cpp:61]   --->   Operation 30 'or' 'or_ln61_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_1 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_5)" [dct.cpp:61]   --->   Operation 31 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%src_addr_6 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_1" [dct.cpp:61]   --->   Operation 32 'getelementptr' 'src_addr_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln61_6 = or i7 %tmp_5, 7" [dct.cpp:61]   --->   Operation 33 'or' 'or_ln61_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_2 = call i64 @_ssdm_op_BitConcatenate.i64.i57.i7(i57 0, i7 %or_ln61_6)" [dct.cpp:61]   --->   Operation 34 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%src_addr_7 = getelementptr [64 x i16]* %src, i64 0, i64 %tmp_2" [dct.cpp:61]   --->   Operation 35 'getelementptr' 'src_addr_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.73ns)   --->   "br label %1" [dct.cpp:55]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.73>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%k_0 = phi i4 [ 0, %0 ], [ %k, %DCT_Outer_Loop ]"   --->   Operation 37 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.72ns)   --->   "%icmp_ln55 = icmp eq i4 %k_0, -8" [dct.cpp:55]   --->   Operation 38 'icmp' 'icmp_ln55' <Predicate = true> <Delay = 0.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.80ns)   --->   "%k = add i4 %k_0, 1" [dct.cpp:55]   --->   Operation 40 'add' 'k' <Predicate = true> <Delay = 0.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln55, label %2, label %DCT_Outer_Loop" [dct.cpp:55]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i4 %k_0 to i64" [dct.cpp:60]   --->   Operation 42 'zext' 'zext_ln60' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i4 %k_0 to i8" [dct.cpp:63]   --->   Operation 43 'zext' 'zext_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.85ns)   --->   "%add_ln63_8 = add i8 %zext_ln61_2, %zext_ln63" [dct.cpp:63]   --->   Operation 44 'add' 'add_ln63_8' <Predicate = (!icmp_ln55)> <Delay = 0.85> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%dct_coeff_table_0_ad = getelementptr [8 x i14]* @dct_coeff_table_0, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 45 'getelementptr' 'dct_coeff_table_0_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60]   --->   Operation 46 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 47 [2/2] (1.29ns)   --->   "%src_load = load i16* %src_addr, align 2" [dct.cpp:61]   --->   Operation 47 'load' 'src_load' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%dct_coeff_table_1_ad = getelementptr [8 x i15]* @dct_coeff_table_1, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 48 'getelementptr' 'dct_coeff_table_1_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60]   --->   Operation 49 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 50 [2/2] (1.29ns)   --->   "%src_load_1 = load i16* %src_addr_1, align 2" [dct.cpp:61]   --->   Operation 50 'load' 'src_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%dct_coeff_table_2_ad = getelementptr [8 x i15]* @dct_coeff_table_2, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 51 'getelementptr' 'dct_coeff_table_2_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60]   --->   Operation 52 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%dct_coeff_table_3_ad = getelementptr [8 x i15]* @dct_coeff_table_3, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 53 'getelementptr' 'dct_coeff_table_3_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60]   --->   Operation 54 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%dct_coeff_table_4_ad = getelementptr [8 x i15]* @dct_coeff_table_4, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 55 'getelementptr' 'dct_coeff_table_4_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60]   --->   Operation 56 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%dct_coeff_table_5_ad = getelementptr [8 x i15]* @dct_coeff_table_5, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 57 'getelementptr' 'dct_coeff_table_5_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60]   --->   Operation 58 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%dct_coeff_table_6_ad = getelementptr [8 x i15]* @dct_coeff_table_6, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 59 'getelementptr' 'dct_coeff_table_6_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60]   --->   Operation 60 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%dct_coeff_table_7_ad = getelementptr [8 x i15]* @dct_coeff_table_7, i64 0, i64 %zext_ln60" [dct.cpp:60]   --->   Operation 61 'getelementptr' 'dct_coeff_table_7_ad' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60]   --->   Operation 62 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>

State 3 <SV = 2> <Delay = 6.35>
ST_3 : Operation 63 [1/2] (1.29ns)   --->   "%dct_coeff_table_0_lo = load i14* %dct_coeff_table_0_ad, align 2" [dct.cpp:60]   --->   Operation 63 'load' 'dct_coeff_table_0_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i14 %dct_coeff_table_0_lo to i29" [dct.cpp:61]   --->   Operation 64 'zext' 'zext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (1.29ns)   --->   "%src_load = load i16* %src_addr, align 2" [dct.cpp:61]   --->   Operation 65 'load' 'src_load' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln61 = sext i16 %src_load to i29" [dct.cpp:61]   --->   Operation 66 'sext' 'sext_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_1)   --->   "%mul_ln61 = mul i29 %sext_ln61, %zext_ln61" [dct.cpp:61]   --->   Operation 67 'mul' 'mul_ln61' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 68 [1/2] (1.29ns)   --->   "%dct_coeff_table_1_lo = load i15* %dct_coeff_table_1_ad, align 2" [dct.cpp:60]   --->   Operation 68 'load' 'dct_coeff_table_1_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln61_1 = sext i15 %dct_coeff_table_1_lo to i29" [dct.cpp:61]   --->   Operation 69 'sext' 'sext_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 70 [1/2] (1.29ns)   --->   "%src_load_1 = load i16* %src_addr_1, align 2" [dct.cpp:61]   --->   Operation 70 'load' 'src_load_1' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln61_2 = sext i16 %src_load_1 to i29" [dct.cpp:61]   --->   Operation 71 'sext' 'sext_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_1 = mul i29 %sext_ln61_2, %sext_ln61_1" [dct.cpp:61]   --->   Operation 72 'mul' 'mul_ln61_1' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 73 [1/2] (1.29ns)   --->   "%dct_coeff_table_2_lo = load i15* %dct_coeff_table_2_ad, align 2" [dct.cpp:60]   --->   Operation 73 'load' 'dct_coeff_table_2_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 74 [2/2] (1.29ns)   --->   "%src_load_2 = load i16* %src_addr_2, align 2" [dct.cpp:61]   --->   Operation 74 'load' 'src_load_2' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 75 [1/2] (1.29ns)   --->   "%dct_coeff_table_3_lo = load i15* %dct_coeff_table_3_ad, align 2" [dct.cpp:60]   --->   Operation 75 'load' 'dct_coeff_table_3_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 76 [2/2] (1.29ns)   --->   "%src_load_3 = load i16* %src_addr_3, align 2" [dct.cpp:61]   --->   Operation 76 'load' 'src_load_3' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_3 : Operation 77 [1/2] (1.29ns)   --->   "%dct_coeff_table_4_lo = load i15* %dct_coeff_table_4_ad, align 2" [dct.cpp:60]   --->   Operation 77 'load' 'dct_coeff_table_4_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 78 [1/2] (1.29ns)   --->   "%dct_coeff_table_5_lo = load i15* %dct_coeff_table_5_ad, align 2" [dct.cpp:60]   --->   Operation 78 'load' 'dct_coeff_table_5_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 79 [1/2] (1.29ns)   --->   "%dct_coeff_table_6_lo = load i15* %dct_coeff_table_6_ad, align 2" [dct.cpp:60]   --->   Operation 79 'load' 'dct_coeff_table_6_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 80 [1/2] (1.29ns)   --->   "%dct_coeff_table_7_lo = load i15* %dct_coeff_table_7_ad, align 2" [dct.cpp:60]   --->   Operation 80 'load' 'dct_coeff_table_7_lo' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 15> <Depth = 8> <ROM>
ST_3 : Operation 81 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_1 = add i29 %mul_ln61_1, %mul_ln61" [dct.cpp:63]   --->   Operation 81 'add' 'add_ln63_1' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 6.35>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln61_3 = sext i15 %dct_coeff_table_2_lo to i29" [dct.cpp:61]   --->   Operation 82 'sext' 'sext_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 83 [1/2] (1.29ns)   --->   "%src_load_2 = load i16* %src_addr_2, align 2" [dct.cpp:61]   --->   Operation 83 'load' 'src_load_2' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln61_4 = sext i16 %src_load_2 to i29" [dct.cpp:61]   --->   Operation 84 'sext' 'sext_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_2)   --->   "%mul_ln61_2 = mul i29 %sext_ln61_4, %sext_ln61_3" [dct.cpp:61]   --->   Operation 85 'mul' 'mul_ln61_2' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln61_5 = sext i15 %dct_coeff_table_3_lo to i29" [dct.cpp:61]   --->   Operation 86 'sext' 'sext_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 87 [1/2] (1.29ns)   --->   "%src_load_3 = load i16* %src_addr_3, align 2" [dct.cpp:61]   --->   Operation 87 'load' 'src_load_3' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%sext_ln61_6 = sext i16 %src_load_3 to i29" [dct.cpp:61]   --->   Operation 88 'sext' 'sext_ln61_6' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_3 = mul i29 %sext_ln61_6, %sext_ln61_5" [dct.cpp:61]   --->   Operation 89 'mul' 'mul_ln61_3' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [2/2] (1.29ns)   --->   "%src_load_5 = load i16* %src_addr_5, align 2" [dct.cpp:61]   --->   Operation 90 'load' 'src_load_5' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 91 [2/2] (1.29ns)   --->   "%src_load_7 = load i16* %src_addr_7, align 2" [dct.cpp:61]   --->   Operation 91 'load' 'src_load_7' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_4 : Operation 92 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_2 = add i29 %mul_ln61_3, %mul_ln61_2" [dct.cpp:63]   --->   Operation 92 'add' 'add_ln63_2' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 93 [2/2] (1.29ns)   --->   "%src_load_4 = load i16* %src_addr_4, align 2" [dct.cpp:61]   --->   Operation 93 'load' 'src_load_4' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln61_9 = sext i15 %dct_coeff_table_5_lo to i29" [dct.cpp:61]   --->   Operation 94 'sext' 'sext_ln61_9' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 95 [1/2] (1.29ns)   --->   "%src_load_5 = load i16* %src_addr_5, align 2" [dct.cpp:61]   --->   Operation 95 'load' 'src_load_5' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln61_10 = sext i16 %src_load_5 to i29" [dct.cpp:61]   --->   Operation 96 'sext' 'sext_ln61_10' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul_ln61_5 = mul i29 %sext_ln61_10, %sext_ln61_9" [dct.cpp:61]   --->   Operation 97 'mul' 'mul_ln61_5' <Predicate = (!icmp_ln55)> <Delay = 2.84> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [2/2] (1.29ns)   --->   "%src_load_6 = load i16* %src_addr_6, align 2" [dct.cpp:61]   --->   Operation 98 'load' 'src_load_6' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln61_13 = sext i15 %dct_coeff_table_7_lo to i29" [dct.cpp:61]   --->   Operation 99 'sext' 'sext_ln61_13' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (1.29ns)   --->   "%src_load_7 = load i16* %src_addr_7, align 2" [dct.cpp:61]   --->   Operation 100 'load' 'src_load_7' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln61_14 = sext i16 %src_load_7 to i29" [dct.cpp:61]   --->   Operation 101 'sext' 'sext_ln61_14' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_5)   --->   "%mul_ln61_7 = mul i29 %sext_ln61_14, %sext_ln61_13" [dct.cpp:61]   --->   Operation 102 'mul' 'mul_ln61_7' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 103 [1/1] (1.13ns)   --->   "%add_ln63_3 = add i29 %add_ln63_1, %add_ln63_2" [dct.cpp:63]   --->   Operation 103 'add' 'add_ln63_3' <Predicate = (!icmp_ln55)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 104 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_5 = add i29 %mul_ln61_7, 4096" [dct.cpp:63]   --->   Operation 104 'add' 'add_ln63_5' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 6.33>
ST_6 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str) nounwind" [dct.cpp:55]   --->   Operation 105 'specloopname' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str) nounwind" [dct.cpp:55]   --->   Operation 106 'specregionbegin' 'tmp' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [dct.cpp:56]   --->   Operation 107 'specpipeline' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln63_1 = zext i8 %add_ln63_8 to i64" [dct.cpp:63]   --->   Operation 108 'zext' 'zext_ln63_1' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%dst_addr = getelementptr [64 x i16]* %dst, i64 0, i64 %zext_ln63_1" [dct.cpp:63]   --->   Operation 109 'getelementptr' 'dst_addr' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%sext_ln61_7 = sext i15 %dct_coeff_table_4_lo to i29" [dct.cpp:61]   --->   Operation 110 'sext' 'sext_ln61_7' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 111 [1/2] (1.29ns)   --->   "%src_load_4 = load i16* %src_addr_4, align 2" [dct.cpp:61]   --->   Operation 111 'load' 'src_load_4' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln61_8 = sext i16 %src_load_4 to i29" [dct.cpp:61]   --->   Operation 112 'sext' 'sext_ln61_8' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_4)   --->   "%mul_ln61_4 = mul i29 %sext_ln61_8, %sext_ln61_7" [dct.cpp:61]   --->   Operation 113 'mul' 'mul_ln61_4' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln61_11 = sext i15 %dct_coeff_table_6_lo to i29" [dct.cpp:61]   --->   Operation 114 'sext' 'sext_ln61_11' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 115 [1/2] (1.29ns)   --->   "%src_load_6 = load i16* %src_addr_6, align 2" [dct.cpp:61]   --->   Operation 115 'load' 'src_load_6' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln61_12 = sext i16 %src_load_6 to i29" [dct.cpp:61]   --->   Operation 116 'sext' 'sext_ln61_12' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.63ns) (grouped into DSP with root node add_ln63_6)   --->   "%mul_ln61_6 = mul i29 %sext_ln61_12, %sext_ln61_11" [dct.cpp:61]   --->   Operation 117 'mul' 'mul_ln61_6' <Predicate = (!icmp_ln55)> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 118 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_4 = add i29 %mul_ln61_5, %mul_ln61_4" [dct.cpp:63]   --->   Operation 118 'add' 'add_ln63_4' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln63_6 = add i29 %mul_ln61_6, %add_ln63_5" [dct.cpp:63]   --->   Operation 119 'add' 'add_ln63_6' <Predicate = (!icmp_ln55)> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln63_7 = add i29 %add_ln63_4, %add_ln63_6" [dct.cpp:63]   --->   Operation 120 'add' 'add_ln63_7' <Predicate = (!icmp_ln55)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 121 [1/1] (0.89ns) (root node of TernaryAdder)   --->   "%add_ln63 = add i29 %add_ln63_3, %add_ln63_7" [dct.cpp:63]   --->   Operation 121 'add' 'add_ln63' <Predicate = (!icmp_ln55)> <Delay = 0.89> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.44> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i29.i32.i32(i29 %add_ln63, i32 13, i32 28)" [dct.cpp:63]   --->   Operation 122 'partselect' 'trunc_ln' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (1.29ns)   --->   "store i16 %trunc_ln, i16* %dst_addr, align 2" [dct.cpp:63]   --->   Operation 123 'store' <Predicate = (!icmp_ln55)> <Delay = 1.29> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 64> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str, i32 %tmp) nounwind" [dct.cpp:64]   --->   Operation 124 'specregionend' 'empty_10' <Predicate = (!icmp_ln55)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "br label %1" [dct.cpp:55]   --->   Operation 125 'br' <Predicate = (!icmp_ln55)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "ret void" [dct.cpp:65]   --->   Operation 126 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ src]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ src_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dst]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dst_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ dct_coeff_table_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dct_coeff_table_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dst_offset_read      (read             ) [ 00000000]
src_offset_read      (read             ) [ 00000000]
tmp_4                (bitconcatenate   ) [ 00000000]
zext_ln61_2          (zext             ) [ 00111110]
tmp_5                (bitconcatenate   ) [ 00000000]
zext_ln61_1          (zext             ) [ 00000000]
src_addr             (getelementptr    ) [ 00111110]
or_ln61              (or               ) [ 00000000]
tmp_6                (bitconcatenate   ) [ 00000000]
src_addr_1           (getelementptr    ) [ 00111110]
or_ln61_1            (or               ) [ 00000000]
tmp_7                (bitconcatenate   ) [ 00000000]
src_addr_2           (getelementptr    ) [ 00111110]
or_ln61_2            (or               ) [ 00000000]
tmp_8                (bitconcatenate   ) [ 00000000]
src_addr_3           (getelementptr    ) [ 00111110]
or_ln61_3            (or               ) [ 00000000]
tmp_9                (bitconcatenate   ) [ 00000000]
src_addr_4           (getelementptr    ) [ 00111110]
or_ln61_4            (or               ) [ 00000000]
tmp_s                (bitconcatenate   ) [ 00000000]
src_addr_5           (getelementptr    ) [ 00111110]
or_ln61_5            (or               ) [ 00000000]
tmp_1                (bitconcatenate   ) [ 00000000]
src_addr_6           (getelementptr    ) [ 00111110]
or_ln61_6            (or               ) [ 00000000]
tmp_2                (bitconcatenate   ) [ 00000000]
src_addr_7           (getelementptr    ) [ 00111110]
br_ln55              (br               ) [ 01111110]
k_0                  (phi              ) [ 00100000]
icmp_ln55            (icmp             ) [ 00111110]
empty                (speclooptripcount) [ 00000000]
k                    (add              ) [ 01111110]
br_ln55              (br               ) [ 00000000]
zext_ln60            (zext             ) [ 00000000]
zext_ln63            (zext             ) [ 00000000]
add_ln63_8           (add              ) [ 00111110]
dct_coeff_table_0_ad (getelementptr    ) [ 00010000]
dct_coeff_table_1_ad (getelementptr    ) [ 00010000]
dct_coeff_table_2_ad (getelementptr    ) [ 00010000]
dct_coeff_table_3_ad (getelementptr    ) [ 00010000]
dct_coeff_table_4_ad (getelementptr    ) [ 00010000]
dct_coeff_table_5_ad (getelementptr    ) [ 00010000]
dct_coeff_table_6_ad (getelementptr    ) [ 00010000]
dct_coeff_table_7_ad (getelementptr    ) [ 00010000]
dct_coeff_table_0_lo (load             ) [ 00000000]
zext_ln61            (zext             ) [ 00000000]
src_load             (load             ) [ 00000000]
sext_ln61            (sext             ) [ 00000000]
mul_ln61             (mul              ) [ 00000000]
dct_coeff_table_1_lo (load             ) [ 00000000]
sext_ln61_1          (sext             ) [ 00000000]
src_load_1           (load             ) [ 00000000]
sext_ln61_2          (sext             ) [ 00000000]
mul_ln61_1           (mul              ) [ 00000000]
dct_coeff_table_2_lo (load             ) [ 00001000]
dct_coeff_table_3_lo (load             ) [ 00001000]
dct_coeff_table_4_lo (load             ) [ 00101110]
dct_coeff_table_5_lo (load             ) [ 00001100]
dct_coeff_table_6_lo (load             ) [ 00101110]
dct_coeff_table_7_lo (load             ) [ 00001100]
add_ln63_1           (add              ) [ 00001100]
sext_ln61_3          (sext             ) [ 00000000]
src_load_2           (load             ) [ 00000000]
sext_ln61_4          (sext             ) [ 00000000]
mul_ln61_2           (mul              ) [ 00000000]
sext_ln61_5          (sext             ) [ 00000000]
src_load_3           (load             ) [ 00000000]
sext_ln61_6          (sext             ) [ 00000000]
mul_ln61_3           (mul              ) [ 00000000]
add_ln63_2           (add              ) [ 00000100]
sext_ln61_9          (sext             ) [ 00000000]
src_load_5           (load             ) [ 00000000]
sext_ln61_10         (sext             ) [ 00000000]
mul_ln61_5           (mul              ) [ 00100010]
sext_ln61_13         (sext             ) [ 00000000]
src_load_7           (load             ) [ 00000000]
sext_ln61_14         (sext             ) [ 00000000]
mul_ln61_7           (mul              ) [ 00000000]
add_ln63_3           (add              ) [ 00100010]
add_ln63_5           (add              ) [ 00100010]
specloopname_ln55    (specloopname     ) [ 00000000]
tmp                  (specregionbegin  ) [ 00000000]
specpipeline_ln56    (specpipeline     ) [ 00000000]
zext_ln63_1          (zext             ) [ 00000000]
dst_addr             (getelementptr    ) [ 00000000]
sext_ln61_7          (sext             ) [ 00000000]
src_load_4           (load             ) [ 00000000]
sext_ln61_8          (sext             ) [ 00000000]
mul_ln61_4           (mul              ) [ 00000000]
sext_ln61_11         (sext             ) [ 00000000]
src_load_6           (load             ) [ 00000000]
sext_ln61_12         (sext             ) [ 00000000]
mul_ln61_6           (mul              ) [ 00000000]
add_ln63_4           (add              ) [ 00000000]
add_ln63_6           (add              ) [ 00000000]
add_ln63_7           (add              ) [ 00000000]
add_ln63             (add              ) [ 00000000]
trunc_ln             (partselect       ) [ 00000000]
store_ln63           (store            ) [ 00000000]
empty_10             (specregionend    ) [ 00000000]
br_ln55              (br               ) [ 01111110]
ret_ln65             (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="src">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="src_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="src_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dst">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dst_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dst_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dct_coeff_table_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="dct_coeff_table_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dct_coeff_table_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="dct_coeff_table_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="dct_coeff_table_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="dct_coeff_table_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="dct_coeff_table_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="dct_coeff_table_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dct_coeff_table_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i57.i7"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i29.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="dst_offset_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dst_offset_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="src_offset_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="4" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="src_offset_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="src_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="16" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="7" slack="0"/>
<pin id="100" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="src_addr_1_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="16" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="64" slack="0"/>
<pin id="107" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="src_addr_2_gep_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="0" index="2" bw="64" slack="0"/>
<pin id="114" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_2/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="src_addr_3_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="64" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_3/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="src_addr_4_gep_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="1" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_4/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="src_addr_5_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="16" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="64" slack="0"/>
<pin id="135" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="src_addr_6_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="64" slack="0"/>
<pin id="142" dir="1" index="3" bw="6" slack="4"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_6/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="src_addr_7_gep_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="16" slack="0"/>
<pin id="147" dir="0" index="1" bw="1" slack="0"/>
<pin id="148" dir="0" index="2" bw="64" slack="0"/>
<pin id="149" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="src_addr_7/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="dct_coeff_table_0_ad_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="14" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="4" slack="0"/>
<pin id="156" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_0_ad/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="3" slack="0"/>
<pin id="161" dir="0" index="1" bw="14" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_0_lo/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="1"/>
<pin id="167" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="1"/>
<pin id="183" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="184" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="185" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="16" slack="0"/>
<pin id="186" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="src_load/2 src_load_1/2 src_load_2/3 src_load_3/3 src_load_5/4 src_load_7/4 src_load_4/5 src_load_6/5 "/>
</bind>
</comp>

<comp id="170" class="1004" name="dct_coeff_table_1_ad_gep_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="15" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="4" slack="0"/>
<pin id="174" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_1_ad/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="3" slack="0"/>
<pin id="179" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_1_lo/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="dct_coeff_table_2_ad_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="15" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="4" slack="0"/>
<pin id="191" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_2_ad/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="grp_access_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="0"/>
<pin id="196" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="198" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_2_lo/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="dct_coeff_table_3_ad_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="15" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="4" slack="0"/>
<pin id="204" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_3_ad/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="0"/>
<pin id="209" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_3_lo/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="dct_coeff_table_4_ad_gep_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="15" slack="0"/>
<pin id="215" dir="0" index="1" bw="1" slack="0"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_4_ad/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_access_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="0"/>
<pin id="222" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_4_lo/2 "/>
</bind>
</comp>

<comp id="226" class="1004" name="dct_coeff_table_5_ad_gep_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="15" slack="0"/>
<pin id="228" dir="0" index="1" bw="1" slack="0"/>
<pin id="229" dir="0" index="2" bw="4" slack="0"/>
<pin id="230" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_5_ad/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_access_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="3" slack="0"/>
<pin id="235" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_5_lo/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="dct_coeff_table_6_ad_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="15" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="4" slack="0"/>
<pin id="243" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_6_ad/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="3" slack="0"/>
<pin id="248" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="15" slack="3"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_6_lo/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="dct_coeff_table_7_ad_gep_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="15" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="0" index="2" bw="4" slack="0"/>
<pin id="256" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dct_coeff_table_7_ad/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="3" slack="0"/>
<pin id="261" dir="0" index="1" bw="15" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dct_coeff_table_7_lo/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="dst_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="8" slack="0"/>
<pin id="269" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dst_addr/6 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln63_access_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="6" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="276" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln63/6 "/>
</bind>
</comp>

<comp id="278" class="1005" name="k_0_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="1"/>
<pin id="280" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="k_0 (phireg) "/>
</bind>
</comp>

<comp id="282" class="1004" name="k_0_phi_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="4" slack="0"/>
<pin id="286" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_0/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="4" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="zext_ln61_2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="7" slack="0"/>
<pin id="299" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_2/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_5_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="7" slack="0"/>
<pin id="303" dir="0" index="1" bw="4" slack="0"/>
<pin id="304" dir="0" index="2" bw="1" slack="0"/>
<pin id="305" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln61_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="7" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61_1/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="or_ln61_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="7" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61/1 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="64" slack="0"/>
<pin id="322" dir="0" index="1" bw="1" slack="0"/>
<pin id="323" dir="0" index="2" bw="7" slack="0"/>
<pin id="324" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln61_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="7" slack="0"/>
<pin id="331" dir="0" index="1" bw="3" slack="0"/>
<pin id="332" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_1/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_7_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="64" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="or_ln61_2_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="7" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_2/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_8_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="0" index="2" bw="7" slack="0"/>
<pin id="354" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="or_ln61_3_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="4" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_3/1 "/>
</bind>
</comp>

<comp id="365" class="1004" name="tmp_9_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="64" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="7" slack="0"/>
<pin id="369" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln61_4_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="7" slack="0"/>
<pin id="376" dir="0" index="1" bw="4" slack="0"/>
<pin id="377" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_4/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_s_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="64" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="7" slack="0"/>
<pin id="384" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="or_ln61_5_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="7" slack="0"/>
<pin id="391" dir="0" index="1" bw="4" slack="0"/>
<pin id="392" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_5/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_1_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="1" slack="0"/>
<pin id="398" dir="0" index="2" bw="7" slack="0"/>
<pin id="399" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="404" class="1004" name="or_ln61_6_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="7" slack="0"/>
<pin id="406" dir="0" index="1" bw="4" slack="0"/>
<pin id="407" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln61_6/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="tmp_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="64" slack="0"/>
<pin id="412" dir="0" index="1" bw="1" slack="0"/>
<pin id="413" dir="0" index="2" bw="7" slack="0"/>
<pin id="414" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="icmp_ln55_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="4" slack="0"/>
<pin id="421" dir="0" index="1" bw="4" slack="0"/>
<pin id="422" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln55/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="k_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="4" slack="0"/>
<pin id="427" dir="0" index="1" bw="1" slack="0"/>
<pin id="428" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="zext_ln60_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="0"/>
<pin id="433" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln60/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="zext_ln63_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="4" slack="0"/>
<pin id="445" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="add_ln63_8_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="1"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="1" index="2" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_8/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="zext_ln61_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="14" slack="0"/>
<pin id="454" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln61/3 "/>
</bind>
</comp>

<comp id="456" class="1004" name="sext_ln61_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61/3 "/>
</bind>
</comp>

<comp id="460" class="1004" name="sext_ln61_1_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="15" slack="0"/>
<pin id="462" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_1/3 "/>
</bind>
</comp>

<comp id="464" class="1004" name="sext_ln61_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="16" slack="0"/>
<pin id="466" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_2/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="sext_ln61_3_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="15" slack="1"/>
<pin id="470" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_3/4 "/>
</bind>
</comp>

<comp id="471" class="1004" name="sext_ln61_4_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="16" slack="0"/>
<pin id="473" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_4/4 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sext_ln61_5_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="15" slack="1"/>
<pin id="477" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_5/4 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sext_ln61_6_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="16" slack="0"/>
<pin id="480" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_6/4 "/>
</bind>
</comp>

<comp id="482" class="1004" name="sext_ln61_9_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="15" slack="2"/>
<pin id="484" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_9/5 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sext_ln61_10_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="0"/>
<pin id="487" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_10/5 "/>
</bind>
</comp>

<comp id="489" class="1004" name="sext_ln61_13_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="15" slack="2"/>
<pin id="491" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_13/5 "/>
</bind>
</comp>

<comp id="492" class="1004" name="sext_ln61_14_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_14/5 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln63_3_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="29" slack="2"/>
<pin id="498" dir="0" index="1" bw="29" slack="1"/>
<pin id="499" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_3/5 "/>
</bind>
</comp>

<comp id="500" class="1004" name="zext_ln63_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="8" slack="4"/>
<pin id="502" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln63_1/6 "/>
</bind>
</comp>

<comp id="504" class="1004" name="sext_ln61_7_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="15" slack="3"/>
<pin id="506" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_7/6 "/>
</bind>
</comp>

<comp id="507" class="1004" name="sext_ln61_8_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="16" slack="0"/>
<pin id="509" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_8/6 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln61_11_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="15" slack="3"/>
<pin id="513" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_11/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln61_12_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="16" slack="0"/>
<pin id="516" dir="1" index="1" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln61_12/6 "/>
</bind>
</comp>

<comp id="518" class="1004" name="add_ln63_7_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="29" slack="0"/>
<pin id="520" dir="0" index="1" bw="29" slack="0"/>
<pin id="521" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63_7/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln63_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="29" slack="1"/>
<pin id="524" dir="0" index="1" bw="29" slack="0"/>
<pin id="525" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln63/6 "/>
</bind>
</comp>

<comp id="527" class="1004" name="trunc_ln_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="16" slack="0"/>
<pin id="529" dir="0" index="1" bw="29" slack="0"/>
<pin id="530" dir="0" index="2" bw="5" slack="0"/>
<pin id="531" dir="0" index="3" bw="6" slack="0"/>
<pin id="532" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/6 "/>
</bind>
</comp>

<comp id="538" class="1007" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="0" index="1" bw="14" slack="0"/>
<pin id="541" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="542" dir="1" index="3" bw="29" slack="2"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61/3 add_ln63_1/3 "/>
</bind>
</comp>

<comp id="545" class="1007" name="mul_ln61_1_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="16" slack="0"/>
<pin id="547" dir="0" index="1" bw="15" slack="0"/>
<pin id="548" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_1/3 "/>
</bind>
</comp>

<comp id="552" class="1007" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="15" slack="0"/>
<pin id="555" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_2/4 add_ln63_2/4 "/>
</bind>
</comp>

<comp id="559" class="1007" name="mul_ln61_3_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="16" slack="0"/>
<pin id="561" dir="0" index="1" bw="15" slack="0"/>
<pin id="562" dir="1" index="2" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_3/4 "/>
</bind>
</comp>

<comp id="566" class="1007" name="mul_ln61_5_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="16" slack="0"/>
<pin id="568" dir="0" index="1" bw="15" slack="0"/>
<pin id="569" dir="1" index="2" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln61_5/5 "/>
</bind>
</comp>

<comp id="572" class="1007" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="15" slack="0"/>
<pin id="575" dir="0" index="2" bw="29" slack="0"/>
<pin id="576" dir="1" index="3" bw="29" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_7/5 add_ln63_5/5 "/>
</bind>
</comp>

<comp id="580" class="1007" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="16" slack="0"/>
<pin id="582" dir="0" index="1" bw="15" slack="0"/>
<pin id="583" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="584" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_4/6 add_ln63_4/6 "/>
</bind>
</comp>

<comp id="588" class="1007" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="15" slack="0"/>
<pin id="591" dir="0" index="2" bw="29" slack="2147483647"/>
<pin id="592" dir="1" index="3" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln61_6/6 add_ln63_6/6 "/>
</bind>
</comp>

<comp id="596" class="1005" name="zext_ln61_2_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln61_2 "/>
</bind>
</comp>

<comp id="601" class="1005" name="src_addr_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="6" slack="1"/>
<pin id="603" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr "/>
</bind>
</comp>

<comp id="606" class="1005" name="src_addr_1_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="1"/>
<pin id="608" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="src_addr_1 "/>
</bind>
</comp>

<comp id="611" class="1005" name="src_addr_2_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="6" slack="2"/>
<pin id="613" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="src_addr_2 "/>
</bind>
</comp>

<comp id="616" class="1005" name="src_addr_3_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="6" slack="2"/>
<pin id="618" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="src_addr_3 "/>
</bind>
</comp>

<comp id="621" class="1005" name="src_addr_4_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="6" slack="4"/>
<pin id="623" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="src_addr_4 "/>
</bind>
</comp>

<comp id="626" class="1005" name="src_addr_5_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="6" slack="3"/>
<pin id="628" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src_addr_5 "/>
</bind>
</comp>

<comp id="631" class="1005" name="src_addr_6_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="4"/>
<pin id="633" dir="1" index="1" bw="6" slack="4"/>
</pin_list>
<bind>
<opset="src_addr_6 "/>
</bind>
</comp>

<comp id="636" class="1005" name="src_addr_7_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="3"/>
<pin id="638" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="src_addr_7 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln55_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln55 "/>
</bind>
</comp>

<comp id="645" class="1005" name="k_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="4" slack="0"/>
<pin id="647" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="650" class="1005" name="add_ln63_8_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="4"/>
<pin id="652" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="add_ln63_8 "/>
</bind>
</comp>

<comp id="655" class="1005" name="dct_coeff_table_0_ad_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="3" slack="1"/>
<pin id="657" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_0_ad "/>
</bind>
</comp>

<comp id="660" class="1005" name="dct_coeff_table_1_ad_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="3" slack="1"/>
<pin id="662" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_1_ad "/>
</bind>
</comp>

<comp id="665" class="1005" name="dct_coeff_table_2_ad_reg_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="3" slack="1"/>
<pin id="667" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_ad "/>
</bind>
</comp>

<comp id="670" class="1005" name="dct_coeff_table_3_ad_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="3" slack="1"/>
<pin id="672" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_ad "/>
</bind>
</comp>

<comp id="675" class="1005" name="dct_coeff_table_4_ad_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="3" slack="1"/>
<pin id="677" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_ad "/>
</bind>
</comp>

<comp id="680" class="1005" name="dct_coeff_table_5_ad_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="3" slack="1"/>
<pin id="682" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_ad "/>
</bind>
</comp>

<comp id="685" class="1005" name="dct_coeff_table_6_ad_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_ad "/>
</bind>
</comp>

<comp id="690" class="1005" name="dct_coeff_table_7_ad_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="3" slack="1"/>
<pin id="692" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_ad "/>
</bind>
</comp>

<comp id="695" class="1005" name="dct_coeff_table_2_lo_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="15" slack="1"/>
<pin id="697" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_2_lo "/>
</bind>
</comp>

<comp id="700" class="1005" name="dct_coeff_table_3_lo_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="15" slack="1"/>
<pin id="702" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="dct_coeff_table_3_lo "/>
</bind>
</comp>

<comp id="705" class="1005" name="dct_coeff_table_4_lo_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="15" slack="3"/>
<pin id="707" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dct_coeff_table_4_lo "/>
</bind>
</comp>

<comp id="710" class="1005" name="dct_coeff_table_5_lo_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="15" slack="2"/>
<pin id="712" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_5_lo "/>
</bind>
</comp>

<comp id="715" class="1005" name="dct_coeff_table_6_lo_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="15" slack="3"/>
<pin id="717" dir="1" index="1" bw="15" slack="3"/>
</pin_list>
<bind>
<opset="dct_coeff_table_6_lo "/>
</bind>
</comp>

<comp id="720" class="1005" name="dct_coeff_table_7_lo_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="15" slack="2"/>
<pin id="722" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="dct_coeff_table_7_lo "/>
</bind>
</comp>

<comp id="725" class="1005" name="add_ln63_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="29" slack="2"/>
<pin id="727" dir="1" index="1" bw="29" slack="2"/>
</pin_list>
<bind>
<opset="add_ln63_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="add_ln63_2_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="29" slack="1"/>
<pin id="732" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_2 "/>
</bind>
</comp>

<comp id="735" class="1005" name="mul_ln61_5_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="29" slack="1"/>
<pin id="737" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln61_5 "/>
</bind>
</comp>

<comp id="740" class="1005" name="add_ln63_3_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="29" slack="1"/>
<pin id="742" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_3 "/>
</bind>
</comp>

<comp id="745" class="1005" name="add_ln63_5_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="29" slack="1"/>
<pin id="747" dir="1" index="1" bw="29" slack="1"/>
</pin_list>
<bind>
<opset="add_ln63_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="24" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="2" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="30" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="30" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="30" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="0" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="30" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="30" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="0" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="30" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="157"><net_src comp="8" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="30" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="30" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="192"><net_src comp="12" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="199"><net_src comp="187" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="205"><net_src comp="14" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="30" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="200" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="225"><net_src comp="213" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="18" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="226" pin=1"/></net>

<net id="238"><net_src comp="226" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="244"><net_src comp="20" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="30" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="239" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="257"><net_src comp="22" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="258"><net_src comp="30" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="264"><net_src comp="252" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="4" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="30" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="265" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="281"><net_src comp="50" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="278" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="294"><net_src comp="26" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="84" pin="2"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="306"><net_src comp="26" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="307"><net_src comp="90" pin="2"/><net_sink comp="301" pin=1"/></net>

<net id="308"><net_src comp="28" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="312"><net_src comp="301" pin="3"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="318"><net_src comp="301" pin="3"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="32" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="325"><net_src comp="34" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="320" pin=1"/></net>

<net id="327"><net_src comp="314" pin="2"/><net_sink comp="320" pin=2"/></net>

<net id="328"><net_src comp="320" pin="3"/><net_sink comp="103" pin=2"/></net>

<net id="333"><net_src comp="301" pin="3"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="38" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="34" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="36" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=2"/></net>

<net id="343"><net_src comp="335" pin="3"/><net_sink comp="110" pin=2"/></net>

<net id="348"><net_src comp="301" pin="3"/><net_sink comp="344" pin=0"/></net>

<net id="349"><net_src comp="40" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="355"><net_src comp="34" pin="0"/><net_sink comp="350" pin=0"/></net>

<net id="356"><net_src comp="36" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="357"><net_src comp="344" pin="2"/><net_sink comp="350" pin=2"/></net>

<net id="358"><net_src comp="350" pin="3"/><net_sink comp="117" pin=2"/></net>

<net id="363"><net_src comp="301" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="42" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="370"><net_src comp="34" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="36" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="372"><net_src comp="359" pin="2"/><net_sink comp="365" pin=2"/></net>

<net id="373"><net_src comp="365" pin="3"/><net_sink comp="124" pin=2"/></net>

<net id="378"><net_src comp="301" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="44" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="34" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="36" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="374" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="388"><net_src comp="380" pin="3"/><net_sink comp="131" pin=2"/></net>

<net id="393"><net_src comp="301" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="46" pin="0"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="34" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="36" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="389" pin="2"/><net_sink comp="395" pin=2"/></net>

<net id="403"><net_src comp="395" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="408"><net_src comp="301" pin="3"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="48" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="34" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="36" pin="0"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="404" pin="2"/><net_sink comp="410" pin=2"/></net>

<net id="418"><net_src comp="410" pin="3"/><net_sink comp="145" pin=2"/></net>

<net id="423"><net_src comp="282" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="52" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="429"><net_src comp="282" pin="4"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="58" pin="0"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="282" pin="4"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="436"><net_src comp="431" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="437"><net_src comp="431" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="438"><net_src comp="431" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="439"><net_src comp="431" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="441"><net_src comp="431" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="442"><net_src comp="431" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="446"><net_src comp="282" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="455"><net_src comp="159" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="165" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="463"><net_src comp="177" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="467"><net_src comp="165" pin="7"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="165" pin="3"/><net_sink comp="471" pin=0"/></net>

<net id="481"><net_src comp="165" pin="7"/><net_sink comp="478" pin=0"/></net>

<net id="488"><net_src comp="165" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="495"><net_src comp="165" pin="7"/><net_sink comp="492" pin=0"/></net>

<net id="503"><net_src comp="500" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="510"><net_src comp="165" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="517"><net_src comp="165" pin="7"/><net_sink comp="514" pin=0"/></net>

<net id="526"><net_src comp="518" pin="2"/><net_sink comp="522" pin=1"/></net>

<net id="533"><net_src comp="76" pin="0"/><net_sink comp="527" pin=0"/></net>

<net id="534"><net_src comp="522" pin="2"/><net_sink comp="527" pin=1"/></net>

<net id="535"><net_src comp="78" pin="0"/><net_sink comp="527" pin=2"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="527" pin=3"/></net>

<net id="537"><net_src comp="527" pin="4"/><net_sink comp="272" pin=1"/></net>

<net id="543"><net_src comp="456" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="544"><net_src comp="452" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="464" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="460" pin="1"/><net_sink comp="545" pin=1"/></net>

<net id="551"><net_src comp="545" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="557"><net_src comp="471" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="468" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="563"><net_src comp="478" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="564"><net_src comp="475" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="565"><net_src comp="559" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="570"><net_src comp="485" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="571"><net_src comp="482" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="577"><net_src comp="492" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="489" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="60" pin="0"/><net_sink comp="572" pin=2"/></net>

<net id="585"><net_src comp="507" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="586"><net_src comp="504" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="587"><net_src comp="580" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="593"><net_src comp="514" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="594"><net_src comp="511" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="595"><net_src comp="588" pin="3"/><net_sink comp="518" pin=1"/></net>

<net id="599"><net_src comp="297" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="604"><net_src comp="96" pin="3"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="609"><net_src comp="103" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="614"><net_src comp="110" pin="3"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="619"><net_src comp="117" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="624"><net_src comp="124" pin="3"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="629"><net_src comp="131" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="634"><net_src comp="138" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="639"><net_src comp="145" pin="3"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="644"><net_src comp="419" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="425" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="653"><net_src comp="447" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="658"><net_src comp="152" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="663"><net_src comp="170" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="668"><net_src comp="187" pin="3"/><net_sink comp="665" pin=0"/></net>

<net id="669"><net_src comp="665" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="673"><net_src comp="200" pin="3"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="678"><net_src comp="213" pin="3"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="683"><net_src comp="226" pin="3"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="688"><net_src comp="239" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="693"><net_src comp="252" pin="3"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="698"><net_src comp="194" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="703"><net_src comp="207" pin="3"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="708"><net_src comp="220" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="713"><net_src comp="233" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="718"><net_src comp="246" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="723"><net_src comp="259" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="728"><net_src comp="538" pin="3"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="733"><net_src comp="552" pin="3"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="738"><net_src comp="566" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="743"><net_src comp="496" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="748"><net_src comp="572" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="588" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dst | {6 }
 - Input state : 
	Port: dct_1d2 : src | {2 3 4 5 6 }
	Port: dct_1d2 : src_offset | {1 }
	Port: dct_1d2 : dst_offset | {1 }
	Port: dct_1d2 : dct_coeff_table_0 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_1 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_2 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_3 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_4 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_5 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_6 | {2 3 }
	Port: dct_1d2 : dct_coeff_table_7 | {2 3 }
  - Chain level:
	State 1
		zext_ln61_2 : 1
		zext_ln61_1 : 1
		src_addr : 2
		or_ln61 : 1
		tmp_6 : 1
		src_addr_1 : 2
		or_ln61_1 : 1
		tmp_7 : 1
		src_addr_2 : 2
		or_ln61_2 : 1
		tmp_8 : 1
		src_addr_3 : 2
		or_ln61_3 : 1
		tmp_9 : 1
		src_addr_4 : 2
		or_ln61_4 : 1
		tmp_s : 1
		src_addr_5 : 2
		or_ln61_5 : 1
		tmp_1 : 1
		src_addr_6 : 2
		or_ln61_6 : 1
		tmp_2 : 1
		src_addr_7 : 2
	State 2
		icmp_ln55 : 1
		k : 1
		br_ln55 : 2
		zext_ln60 : 1
		zext_ln63 : 1
		add_ln63_8 : 2
		dct_coeff_table_0_ad : 2
		dct_coeff_table_0_lo : 3
		dct_coeff_table_1_ad : 2
		dct_coeff_table_1_lo : 3
		dct_coeff_table_2_ad : 2
		dct_coeff_table_2_lo : 3
		dct_coeff_table_3_ad : 2
		dct_coeff_table_3_lo : 3
		dct_coeff_table_4_ad : 2
		dct_coeff_table_4_lo : 3
		dct_coeff_table_5_ad : 2
		dct_coeff_table_5_lo : 3
		dct_coeff_table_6_ad : 2
		dct_coeff_table_6_lo : 3
		dct_coeff_table_7_ad : 2
		dct_coeff_table_7_lo : 3
	State 3
		zext_ln61 : 1
		sext_ln61 : 1
		mul_ln61 : 2
		sext_ln61_1 : 1
		sext_ln61_2 : 1
		mul_ln61_1 : 2
		add_ln63_1 : 3
	State 4
		sext_ln61_4 : 1
		mul_ln61_2 : 2
		sext_ln61_6 : 1
		mul_ln61_3 : 2
		add_ln63_2 : 3
	State 5
		sext_ln61_10 : 1
		mul_ln61_5 : 2
		sext_ln61_14 : 1
		mul_ln61_7 : 2
		add_ln63_5 : 3
	State 6
		dst_addr : 1
		sext_ln61_8 : 1
		mul_ln61_4 : 2
		sext_ln61_12 : 1
		mul_ln61_6 : 2
		add_ln63_4 : 3
		add_ln63_6 : 3
		add_ln63_7 : 4
		add_ln63 : 5
		trunc_ln : 6
		store_ln63 : 7
		empty_10 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |          k_fu_425          |    0    |    0    |    12   |
|          |      add_ln63_8_fu_447     |    0    |    0    |    15   |
|    add   |      add_ln63_3_fu_496     |    0    |    0    |    36   |
|          |      add_ln63_7_fu_518     |    0    |    0    |    29   |
|          |       add_ln63_fu_522      |    0    |    0    |    29   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln55_fu_419      |    0    |    0    |    9    |
|----------|----------------------------|---------|---------|---------|
|          |         grp_fu_538         |    1    |    0    |    0    |
|          |         grp_fu_552         |    1    |    0    |    0    |
|  muladd  |         grp_fu_572         |    1    |    0    |    0    |
|          |         grp_fu_580         |    1    |    0    |    0    |
|          |         grp_fu_588         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln61_1_fu_545     |    1    |    0    |    0    |
|    mul   |      mul_ln61_3_fu_559     |    1    |    0    |    0    |
|          |      mul_ln61_5_fu_566     |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   read   | dst_offset_read_read_fu_84 |    0    |    0    |    0    |
|          | src_offset_read_read_fu_90 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_4_fu_289        |    0    |    0    |    0    |
|          |        tmp_5_fu_301        |    0    |    0    |    0    |
|          |        tmp_6_fu_320        |    0    |    0    |    0    |
|          |        tmp_7_fu_335        |    0    |    0    |    0    |
|bitconcatenate|        tmp_8_fu_350        |    0    |    0    |    0    |
|          |        tmp_9_fu_365        |    0    |    0    |    0    |
|          |        tmp_s_fu_380        |    0    |    0    |    0    |
|          |        tmp_1_fu_395        |    0    |    0    |    0    |
|          |        tmp_2_fu_410        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln61_2_fu_297     |    0    |    0    |    0    |
|          |     zext_ln61_1_fu_309     |    0    |    0    |    0    |
|   zext   |      zext_ln60_fu_431      |    0    |    0    |    0    |
|          |      zext_ln63_fu_443      |    0    |    0    |    0    |
|          |      zext_ln61_fu_452      |    0    |    0    |    0    |
|          |     zext_ln63_1_fu_500     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln61_fu_314       |    0    |    0    |    0    |
|          |      or_ln61_1_fu_329      |    0    |    0    |    0    |
|          |      or_ln61_2_fu_344      |    0    |    0    |    0    |
|    or    |      or_ln61_3_fu_359      |    0    |    0    |    0    |
|          |      or_ln61_4_fu_374      |    0    |    0    |    0    |
|          |      or_ln61_5_fu_389      |    0    |    0    |    0    |
|          |      or_ln61_6_fu_404      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      sext_ln61_fu_456      |    0    |    0    |    0    |
|          |     sext_ln61_1_fu_460     |    0    |    0    |    0    |
|          |     sext_ln61_2_fu_464     |    0    |    0    |    0    |
|          |     sext_ln61_3_fu_468     |    0    |    0    |    0    |
|          |     sext_ln61_4_fu_471     |    0    |    0    |    0    |
|          |     sext_ln61_5_fu_475     |    0    |    0    |    0    |
|          |     sext_ln61_6_fu_478     |    0    |    0    |    0    |
|   sext   |     sext_ln61_9_fu_482     |    0    |    0    |    0    |
|          |     sext_ln61_10_fu_485    |    0    |    0    |    0    |
|          |     sext_ln61_13_fu_489    |    0    |    0    |    0    |
|          |     sext_ln61_14_fu_492    |    0    |    0    |    0    |
|          |     sext_ln61_7_fu_504     |    0    |    0    |    0    |
|          |     sext_ln61_8_fu_507     |    0    |    0    |    0    |
|          |     sext_ln61_11_fu_511    |    0    |    0    |    0    |
|          |     sext_ln61_12_fu_514    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|partselect|       trunc_ln_fu_527      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    8    |    0    |   130   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     add_ln63_1_reg_725     |   29   |
|     add_ln63_2_reg_730     |   29   |
|     add_ln63_3_reg_740     |   29   |
|     add_ln63_5_reg_745     |   29   |
|     add_ln63_8_reg_650     |    8   |
|dct_coeff_table_0_ad_reg_655|    3   |
|dct_coeff_table_1_ad_reg_660|    3   |
|dct_coeff_table_2_ad_reg_665|    3   |
|dct_coeff_table_2_lo_reg_695|   15   |
|dct_coeff_table_3_ad_reg_670|    3   |
|dct_coeff_table_3_lo_reg_700|   15   |
|dct_coeff_table_4_ad_reg_675|    3   |
|dct_coeff_table_4_lo_reg_705|   15   |
|dct_coeff_table_5_ad_reg_680|    3   |
|dct_coeff_table_5_lo_reg_710|   15   |
|dct_coeff_table_6_ad_reg_685|    3   |
|dct_coeff_table_6_lo_reg_715|   15   |
|dct_coeff_table_7_ad_reg_690|    3   |
|dct_coeff_table_7_lo_reg_720|   15   |
|      icmp_ln55_reg_641     |    1   |
|         k_0_reg_278        |    4   |
|          k_reg_645         |    4   |
|     mul_ln61_5_reg_735     |   29   |
|     src_addr_1_reg_606     |    6   |
|     src_addr_2_reg_611     |    6   |
|     src_addr_3_reg_616     |    6   |
|     src_addr_4_reg_621     |    6   |
|     src_addr_5_reg_626     |    6   |
|     src_addr_6_reg_631     |    6   |
|     src_addr_7_reg_636     |    6   |
|      src_addr_reg_601      |    6   |
|     zext_ln61_2_reg_596    |    8   |
+----------------------------+--------+
|            Total           |   332  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_159 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_165 |  p0  |   4  |   6  |   24   ||    21   |
| grp_access_fu_165 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_177 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_194 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_207 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_220 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_233 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_246 |  p0  |   2  |   3  |    6   ||    9    |
| grp_access_fu_259 |  p0  |   2  |   3  |    6   ||    9    |
|     grp_fu_538    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_552    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_580    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_588    |  p1  |   2  |  15  |   30   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   198  ||  10.524 ||   150   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    8   |    -   |    0   |   130  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   150  |
|  Register |    -   |    -   |   332  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    8   |   10   |   332  |   280  |
+-----------+--------+--------+--------+--------+
