0.6
2016.4
Jan 23 2017
19:37:30
J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.sim/sim_1/behav/glbl.v,1485222234,verilog,,,,glbl,,,,,,,,
J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.srcs/sim_1/imports/Lab12_UARTReveiver/tb_rx.sv,1554839466,systemVerilog,,,,tb_rx,,,,,,,,
J:/ECEN 220 Labs/Lab12_UARTReveiver/Lab12_UARTReveiver.srcs/sources_1/new/rx.sv,1554839380,systemVerilog,,,,rx,,,,,,,,
