Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 19 20:36:49 2024
| Host         : DESKTOP-NM8ULCN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file rtc_timing_summary_routed.rpt -pb rtc_timing_summary_routed.pb -rpx rtc_timing_summary_routed.rpx -warn_on_violation
| Design       : rtc
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[0]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[10]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[11]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[12]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[13]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[14]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[15]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[16]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[17]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[18]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[1]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[2]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[3]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[4]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[5]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[6]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[7]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[8]/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: counter/seconds_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: dync/temp_reg/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: pres/temp_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 109 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.224        0.000                      0                  265        0.215        0.000                      0                  265        4.500        0.000                       0                   139  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.224        0.000                      0                  265        0.215        0.000                      0                  265        4.500        0.000                       0                   139  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.224ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.224ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 1.262ns (21.686%)  route 4.557ns (78.314%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.313    10.924    db_hr/state[1]_i_2_n_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.124    11.048 r  db_hr/counter[17]_i_1/O
                         net (fo=1, routed)           0.000    11.048    db_hr/counter[17]
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.930    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[17]/C
                         clock pessimism              0.299    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.079    15.272    db_hr/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.272    
                         arrival time                         -11.048    
  -------------------------------------------------------------------
                         slack                                  4.224    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 1.262ns (21.854%)  route 4.513ns (78.146%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.268    10.879    db_hr/state[1]_i_2_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.124    11.003 r  db_hr/counter[19]_i_1/O
                         net (fo=1, routed)           0.000    11.003    db_hr/counter[19]
    SLICE_X10Y75         FDCE                                         r  db_hr/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.510    14.933    db_hr/clk_i_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  db_hr/counter_reg[19]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDCE (Setup_fdce_C_D)        0.079    15.235    db_hr/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.235    
                         arrival time                         -11.003    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.848ns  (logic 1.291ns (22.074%)  route 4.557ns (77.926%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.313    10.924    db_hr/state[1]_i_2_n_0
    SLICE_X8Y75          LUT2 (Prop_lut2_I0_O)        0.153    11.077 r  db_hr/counter[26]_i_1/O
                         net (fo=1, routed)           0.000    11.077    db_hr/counter[26]
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.507    14.930    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[26]/C
                         clock pessimism              0.299    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X8Y75          FDCE (Setup_fdce_C_D)        0.118    15.311    db_hr/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.311    
                         arrival time                         -11.077    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.242ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 1.291ns (22.244%)  route 4.513ns (77.756%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.268    10.879    db_hr/state[1]_i_2_n_0
    SLICE_X10Y75         LUT2 (Prop_lut2_I0_O)        0.153    11.032 r  db_hr/counter[30]_i_1/O
                         net (fo=1, routed)           0.000    11.032    db_hr/counter[30]
    SLICE_X10Y75         FDCE                                         r  db_hr/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.510    14.933    db_hr/clk_i_IBUF_BUFG
    SLICE_X10Y75         FDCE                                         r  db_hr/counter_reg[30]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X10Y75         FDCE (Setup_fdce_C_D)        0.118    15.274    db_hr/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.274    
                         arrival time                         -11.032    
  -------------------------------------------------------------------
                         slack                                  4.242    

Slack (MET) :             4.356ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.262ns (22.271%)  route 4.404ns (77.729%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 r  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 f  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 f  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 f  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 f  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 f  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.160    10.771    db_hr/state[1]_i_2_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    10.895 r  db_hr/state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.895    db_hr/state[1]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.510    14.933    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[1]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.077    15.251    db_hr/state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.251    
                         arrival time                         -10.895    
  -------------------------------------------------------------------
                         slack                                  4.356    

Slack (MET) :             4.359ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.598ns  (logic 1.262ns (22.545%)  route 4.336ns (77.455%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.091    10.702    db_hr/state[1]_i_2_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.124    10.826 r  db_hr/counter[18]_i_1/O
                         net (fo=1, routed)           0.000    10.826    db_hr/counter[18]
    SLICE_X11Y75         FDCE                                         r  db_hr/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.510    14.933    db_hr/clk_i_IBUF_BUFG
    SLICE_X11Y75         FDCE                                         r  db_hr/counter_reg[18]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y75         FDCE (Setup_fdce_C_D)        0.029    15.185    db_hr/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.185    
                         arrival time                         -10.826    
  -------------------------------------------------------------------
                         slack                                  4.359    

Slack (MET) :             4.363ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.663ns  (logic 1.262ns (22.283%)  route 4.401ns (77.717%))
  Logic Levels:           6  (LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.157    10.768    db_hr/state[1]_i_2_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I1_O)        0.124    10.892 r  db_hr/state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.892    db_hr/state[0]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.510    14.933    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[0]/C
                         clock pessimism              0.277    15.210    
                         clock uncertainty           -0.035    15.174    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.081    15.255    db_hr/state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.255    
                         arrival time                         -10.892    
  -------------------------------------------------------------------
                         slack                                  4.363    

Slack (MET) :             4.379ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.624ns  (logic 1.288ns (22.903%)  route 4.336ns (77.097%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.933ns = ( 14.933 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.091    10.702    db_hr/state[1]_i_2_n_0
    SLICE_X11Y75         LUT2 (Prop_lut2_I0_O)        0.150    10.852 r  db_hr/counter[31]_i_2__0/O
                         net (fo=1, routed)           0.000    10.852    db_hr/counter[31]
    SLICE_X11Y75         FDCE                                         r  db_hr/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.510    14.933    db_hr/clk_i_IBUF_BUFG
    SLICE_X11Y75         FDCE                                         r  db_hr/counter_reg[31]/C
                         clock pessimism              0.259    15.192    
                         clock uncertainty           -0.035    15.156    
    SLICE_X11Y75         FDCE (Setup_fdce_C_D)        0.075    15.231    db_hr/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         15.231    
                         arrival time                         -10.852    
  -------------------------------------------------------------------
                         slack                                  4.379    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.516ns  (logic 1.262ns (22.877%)  route 4.254ns (77.123%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.010    10.621    db_hr/state[1]_i_2_n_0
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.745 r  db_hr/counter[20]_i_1/O
                         net (fo=1, routed)           0.000    10.745    db_hr/counter[20]
    SLICE_X8Y76          FDCE                                         r  db_hr/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.509    14.932    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  db_hr/counter_reg[20]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y76          FDCE (Setup_fdce_C_D)        0.077    15.250    db_hr/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.250    
                         arrival time                         -10.745    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.512ns  (required time - arrival time)
  Source:                 db_hr/counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/counter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.513ns  (logic 1.262ns (22.890%)  route 4.251ns (77.110%))
  Logic Levels:           6  (LUT2=2 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.229ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.626     5.229    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y75          FDCE                                         r  db_hr/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y75          FDCE (Prop_fdce_C_Q)         0.518     5.747 f  db_hr/counter_reg[14]/Q
                         net (fo=2, routed)           0.679     6.426    db_hr/counter_reg_n_0_[14]
    SLICE_X8Y75          LUT4 (Prop_lut4_I0_O)        0.124     6.550 r  db_hr/counter[0]_i_9/O
                         net (fo=1, routed)           0.453     7.003    db_hr/counter[0]_i_9_n_0
    SLICE_X8Y73          LUT5 (Prop_lut5_I4_O)        0.124     7.127 r  db_hr/counter[0]_i_7/O
                         net (fo=1, routed)           0.436     7.563    db_hr/counter[0]_i_7_n_0
    SLICE_X8Y72          LUT6 (Prop_lut6_I5_O)        0.124     7.687 r  db_hr/counter[0]_i_3/O
                         net (fo=1, routed)           0.649     8.336    db_hr/counter[0]_i_3_n_0
    SLICE_X10Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.460 r  db_hr/counter[0]_i_2/O
                         net (fo=2, routed)           1.027     9.487    db_hr/counter[0]_i_2_n_0
    SLICE_X8Y71          LUT2 (Prop_lut2_I0_O)        0.124     9.611 r  db_hr/state[1]_i_2/O
                         net (fo=33, routed)          1.007    10.618    db_hr/state[1]_i_2_n_0
    SLICE_X8Y76          LUT2 (Prop_lut2_I0_O)        0.124    10.742 r  db_hr/counter[21]_i_1/O
                         net (fo=1, routed)           0.000    10.742    db_hr/counter[21]
    SLICE_X8Y76          FDCE                                         r  db_hr/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         1.509    14.932    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y76          FDCE                                         r  db_hr/counter_reg[21]/C
                         clock pessimism              0.277    15.209    
                         clock uncertainty           -0.035    15.173    
    SLICE_X8Y76          FDCE (Setup_fdce_C_D)        0.081    15.254    db_hr/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.254    
                         arrival time                         -10.742    
  -------------------------------------------------------------------
                         slack                                  4.512    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 db_hr/sw_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/sw_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.281%)  route 0.127ns (37.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.565     1.484    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/sw_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.164     1.648 r  db_hr/sw_o_reg/Q
                         net (fo=21, routed)          0.127     1.775    db_hr/b_hr_deb
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  db_hr/sw_o_i_1/O
                         net (fo=1, routed)           0.000     1.820    db_hr/sw_o_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  db_hr/sw_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.998    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/sw_o_reg/C
                         clock pessimism             -0.513     1.484    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.121     1.605    db_hr/sw_o_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 db_min/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.637%)  route 0.099ns (30.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.482    db_min/clk_i_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  db_min/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.128     1.610 r  db_min/state_reg[2]/Q
                         net (fo=5, routed)           0.099     1.709    db_min/state[2]
    SLICE_X13Y76         LUT6 (Prop_lut6_I5_O)        0.099     1.808 r  db_min/state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.808    db_min/state[0]_i_1__0_n_0
    SLICE_X13Y76         FDRE                                         r  db_min/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.831     1.996    db_min/clk_i_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  db_min/state_reg[0]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.091     1.573    db_min/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 db_hr/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.246ns (68.015%)  route 0.116ns (31.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.565     1.484    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.148     1.632 r  db_hr/state_reg[2]/Q
                         net (fo=5, routed)           0.116     1.748    db_hr/state[2]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.098     1.846 r  db_hr/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.846    db_hr/state[0]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.998    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[0]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.121     1.605    db_hr/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 db_hr/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_hr/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.246ns (67.641%)  route 0.118ns (32.359%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.565     1.484    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y77          FDRE (Prop_fdre_C_Q)         0.148     1.632 r  db_hr/state_reg[2]/Q
                         net (fo=5, routed)           0.118     1.750    db_hr/state[2]
    SLICE_X8Y77          LUT6 (Prop_lut6_I5_O)        0.098     1.848 r  db_hr/state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.848    db_hr/state[1]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.833     1.998    db_hr/clk_i_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  db_hr/state_reg[1]/C
                         clock pessimism             -0.513     1.484    
    SLICE_X8Y77          FDRE (Hold_fdre_C_D)         0.120     1.604    db_hr/state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 db_min/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_min/sw_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.252%)  route 0.163ns (46.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.563     1.482    db_min/clk_i_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  db_min/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y76         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  db_min/state_reg[0]/Q
                         net (fo=4, routed)           0.163     1.787    db_min/state[0]
    SLICE_X13Y76         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  db_min/sw_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    db_min/sw_o_i_1__0_n_0
    SLICE_X13Y76         FDRE                                         r  db_min/sw_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.831     1.996    db_min/clk_i_IBUF_BUFG
    SLICE_X13Y76         FDRE                                         r  db_min/sw_o_reg/C
                         clock pessimism             -0.513     1.482    
    SLICE_X13Y76         FDRE (Hold_fdre_C_D)         0.092     1.574    db_min/sw_o_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dync/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dync/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.602     1.521    dync/clk_i_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  dync/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 f  dync/counter_reg[0]/Q
                         net (fo=3, routed)           0.185     1.847    dync/counter[0]
    SLICE_X0Y88          LUT1 (Prop_lut1_I0_O)        0.042     1.889 r  dync/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.889    dync/counter_0[0]
    SLICE_X0Y88          FDRE                                         r  dync/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.875     2.040    dync/clk_i_IBUF_BUFG
    SLICE_X0Y88          FDRE                                         r  dync/counter_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    dync/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dync/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dync/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.603     1.522    dync/clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dync/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dync/counter_reg[12]/Q
                         net (fo=2, routed)           0.120     1.784    dync/counter[12]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  dync/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.892    dync/data0[12]
    SLICE_X1Y90          FDRE                                         r  dync/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.876     2.041    dync/clk_i_IBUF_BUFG
    SLICE_X1Y90          FDRE                                         r  dync/counter_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    dync/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dync/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dync/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.603     1.522    dync/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  dync/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dync/counter_reg[16]/Q
                         net (fo=2, routed)           0.120     1.784    dync/counter[16]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  dync/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.892    dync/data0[16]
    SLICE_X1Y91          FDRE                                         r  dync/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.876     2.041    dync/clk_i_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  dync/counter_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    dync/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dync/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dync/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.603     1.522    dync/clk_i_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  dync/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  dync/counter_reg[20]/Q
                         net (fo=2, routed)           0.120     1.784    dync/counter[20]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  dync/counter0_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.892    dync/data0[20]
    SLICE_X1Y92          FDRE                                         r  dync/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.876     2.041    dync/clk_i_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  dync/counter_reg[20]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    dync/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 dync/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dync/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.602     1.521    dync/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  dync/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  dync/counter_reg[4]/Q
                         net (fo=2, routed)           0.120     1.783    dync/counter[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.891 r  dync/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.891    dync/data0[4]
    SLICE_X1Y88          FDRE                                         r  dync/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=138, routed)         0.875     2.040    dync/clk_i_IBUF_BUFG
    SLICE_X1Y88          FDRE                                         r  dync/counter_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.105     1.626    dync/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y76    db_min/state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y76    db_min/sw_o_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     pres/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     pres/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     pres/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y74     pres/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     pres/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     pres/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y75     pres/counter_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     pres/counter_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y76     pres/counter_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     pres/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     pres/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     pres/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y73     pres/counter_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y76    db_min/state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y76    db_min/state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y76    db_min/sw_o_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y76    db_min/sw_o_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y74     pres/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     pres/counter_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y75     pres/counter_reg[15]/C



