// Seed: 2841316054
module module_0 (
    input id_0,
    output id_1,
    input id_2,
    input logic id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input id_7,
    input id_8,
    input logic id_9,
    output id_10
);
  logic id_11;
  assign id_1 = id_6;
  type_0 id_12 (.id_0(id_1));
  always @(posedge id_2 - 1 or id_11) begin
    id_1 = id_6;
    id_1 <= id_2;
  end
endmodule
module module_1 (
    input logic id_0,
    input logic id_1,
    input id_2,
    output id_3,
    output uwire id_4,
    input id_5,
    output id_6
    , id_11,
    input id_7
);
  logic id_12;
  assign id_4[1'b0] = id_11 + id_9;
endmodule
