#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Mar 31 01:36:43 2022
# Process ID: 20300
# Current directory: D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15148 D:\Midget_Ws\FPGA\SKL\SKL_SPI_PL_Env\SKL_Zed_PS_SPI.xpr
# Log file: D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env/vivado.log
# Journal file: D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env\vivado.jou
# Running On: labish, OS: Windows, CPU Frequency: 2208 MHz, CPU Physical cores: 6, Host memory: 17032 MB
#-----------------------------------------------------------
start_gui
open_project D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.srcs/sources_1/bd/Zed_SPI/Zed_SPI.bd}
ipx::edit_ip_in_project -upgrade true -name PL_SPI_ADC_MasterStream_v1_0_v1_1_project -directory D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.tmp/PL_SPI_ADC_MasterStream_v1_0_v1_1_project d:/Midget_Ws/FPGA/SKL/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/component.xml
update_compile_order -fileset sources_1
close_project
ipx::edit_ip_in_project -upgrade true -name PL_SPI_ADC_MasterStream_v1_0_v1_1_project -directory D:/Midget_Ws/FPGA/SKL/SKL_SPI_PL_Env/SKL_Zed_PS_SPI.tmp/PL_SPI_ADC_MasterStream_v1_0_v1_1_project d:/Midget_Ws/FPGA/SKL/SKL_ZED_Backup/PL_SPI_ADC_MasterStream_1.0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
set_property core_revision 43 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path d:/Midget_Ws/FPGA/SKL/SKL_ZED_Backup
