/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [57:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  reg [6:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [17:0] celloutsig_0_34z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_42z;
  reg [3:0] celloutsig_0_44z;
  wire celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_56z;
  reg [15:0] celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire [24:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [43:0] celloutsig_0_8z;
  wire [14:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  reg [3:0] celloutsig_1_12z;
  wire [7:0] celloutsig_1_13z;
  wire [31:0] celloutsig_1_14z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = ~(celloutsig_0_1z[17] & celloutsig_0_25z);
  assign celloutsig_1_6z = !(celloutsig_1_4z ? celloutsig_1_2z : celloutsig_1_1z[3]);
  assign celloutsig_0_33z = !(celloutsig_0_6z[20] ? celloutsig_0_20z : celloutsig_0_1z[21]);
  assign celloutsig_1_2z = ~in_data[157];
  assign celloutsig_1_9z = ~celloutsig_1_8z[2];
  assign celloutsig_0_28z = ~celloutsig_0_7z;
  assign celloutsig_0_0z = ~((in_data[64] | in_data[64]) & in_data[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_2z | celloutsig_0_2z) & celloutsig_0_1z[24]);
  assign celloutsig_1_0z = ~((in_data[170] | in_data[131]) & in_data[182]);
  assign celloutsig_0_7z = ~((celloutsig_0_2z | in_data[12]) & celloutsig_0_5z);
  assign celloutsig_0_14z = ~((celloutsig_0_9z[11] | celloutsig_0_0z) & celloutsig_0_10z[2]);
  assign celloutsig_0_31z = celloutsig_0_6z[14] | ~(celloutsig_0_2z);
  assign celloutsig_0_46z = celloutsig_0_5z | celloutsig_0_44z[2];
  assign celloutsig_0_12z = celloutsig_0_10z[0] | celloutsig_0_7z;
  assign celloutsig_1_7z = celloutsig_1_6z ^ in_data[145];
  assign celloutsig_0_20z = celloutsig_0_17z[6] ^ celloutsig_0_12z;
  assign celloutsig_0_25z = in_data[14] ^ celloutsig_0_24z;
  assign celloutsig_1_8z = { in_data[159], celloutsig_1_3z, celloutsig_1_6z } + { celloutsig_1_1z[16], celloutsig_1_2z, celloutsig_1_7z };
  assign celloutsig_1_13z = { in_data[139:133], celloutsig_1_10z } + { celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_1_5z = { in_data[141:137], celloutsig_1_0z } || in_data[188:183];
  assign celloutsig_0_24z = { in_data[14:8], celloutsig_0_7z } || { celloutsig_0_9z[7:1], celloutsig_0_2z };
  assign celloutsig_0_17z = { celloutsig_0_11z[7], celloutsig_0_11z } % { 1'h1, celloutsig_0_9z[9:6], celloutsig_0_4z, celloutsig_0_10z };
  assign celloutsig_0_9z = celloutsig_0_6z[21:7] * { celloutsig_0_8z[20:9], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_10z = { celloutsig_0_1z[13:12], celloutsig_0_3z } * { celloutsig_0_1z[51:50], celloutsig_0_5z };
  assign celloutsig_0_11z = celloutsig_0_6z[18:11] * { in_data[85:79], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_3z ? { celloutsig_1_8z[1], celloutsig_1_4z, celloutsig_1_6z } : { in_data[122], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = celloutsig_1_6z ? { in_data[133:107], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_5z, 1'h1 } : { celloutsig_1_1z[21:12], celloutsig_1_1z };
  assign out_data[144:129] = celloutsig_1_10z ? { celloutsig_1_0z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_8z, celloutsig_1_3z } : { celloutsig_1_14z[5:3], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_0z };
  assign celloutsig_0_8z = celloutsig_0_3z ? in_data[91:48] : { in_data[73:37], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z };
  assign celloutsig_0_1z[57:1] = in_data[14] ? { in_data[75:22], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } : in_data[73:17];
  assign celloutsig_1_1z = - { in_data[127:109], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_34z = celloutsig_0_6z[18:1] | { celloutsig_0_9z[4:0], celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_31z, celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_0_2z = & { in_data[25:24], celloutsig_0_0z };
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z[38:30], celloutsig_0_0z };
  assign celloutsig_1_10z = | in_data[114:103];
  assign celloutsig_0_40z = ^ { celloutsig_0_34z[14:6], celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_2z, celloutsig_0_25z };
  assign celloutsig_0_42z = ^ { celloutsig_0_33z, celloutsig_0_12z, celloutsig_0_18z };
  assign celloutsig_0_4z = ^ in_data[43:35];
  assign celloutsig_1_3z = ^ { celloutsig_1_1z[1], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = ^ { celloutsig_1_1z[20:13], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_19z = ^ { celloutsig_1_14z[20:8], celloutsig_1_0z };
  assign celloutsig_0_13z = ^ { celloutsig_0_1z[7:6], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_2z };
  assign celloutsig_0_18z = ^ in_data[93:87];
  assign celloutsig_0_29z = ^ { celloutsig_0_9z[11:1], celloutsig_0_4z };
  always_latch
    if (clkin_data[96]) celloutsig_0_44z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_44z = { celloutsig_0_9z[6:4], celloutsig_0_29z };
  always_latch
    if (clkin_data[96]) celloutsig_0_57z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_57z = { celloutsig_0_10z, celloutsig_0_42z, celloutsig_0_23z, celloutsig_0_24z, celloutsig_0_5z, celloutsig_0_14z, celloutsig_0_40z, celloutsig_0_46z };
  always_latch
    if (!clkin_data[128]) celloutsig_1_12z = 4'h0;
    else if (clkin_data[64]) celloutsig_1_12z = { celloutsig_1_11z[0], celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_7z };
  always_latch
    if (clkin_data[96]) celloutsig_0_23z = 7'h00;
    else if (celloutsig_1_19z) celloutsig_0_23z = { celloutsig_0_8z[30:25], celloutsig_0_3z };
  assign celloutsig_0_6z[24:1] = celloutsig_0_1z[53:30] ~^ { celloutsig_0_1z[44:23], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_1z[0] = celloutsig_0_0z;
  assign celloutsig_0_6z[0] = 1'h1;
  assign { out_data[128], out_data[96], out_data[32], out_data[15:0] } = { out_data[129], celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
