#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Feb  9 12:41:42 2023
# Process ID: 9188
# Current directory: C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.runs/synth_1
# Command line: vivado.exe -log cpu.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source cpu.tcl
# Log file: C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.runs/synth_1/cpu.vds
# Journal file: C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.runs/synth_1\vivado.jou
# Running On: DESKTOP-7H0CJPQ, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 4, Host memory: 17024 MB
#-----------------------------------------------------------
source cpu.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 395.086 ; gain = 76.328
Command: read_checkpoint -auto_incremental -incremental C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/utils_1/imports/synth_1/main.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/utils_1/imports/synth_1/main.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top cpu -part xa7a12tcpg238-2I
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xa7a12t'
INFO: [Device 21-403] Loading part xa7a12tcpg238-2I
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24356
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
INFO: [Synth 8-11241] undeclared symbol 'zero_sig', assumed default net type 'wire' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:216]
INFO: [Synth 8-11241] undeclared symbol 'one_sig', assumed default net type 'wire' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:217]
INFO: [Synth 8-11241] undeclared symbol 'carry_out', assumed default net type 'wire' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:245]
WARNING: [Synth 8-10388] /* is inside a comment [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:308]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1192.469 ; gain = 407.582
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'cpu' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:116]
INFO: [Synth 8-251] rom read addr: x x x x [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:360]
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:2]
INFO: [Synth 8-6157] synthesizing module 'alu' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:44]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:44]
INFO: [Synth 8-6157] synthesizing module 'micro_instr_counter' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:105]
INFO: [Synth 8-6155] done synthesizing module 'micro_instr_counter' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:105]
INFO: [Synth 8-6157] synthesizing module 'rom' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:89]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'dat/test.bin'; please make sure the file is added to project and has read permission, ignoring [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:100]
INFO: [Synth 8-251] rom read: xxxx [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:101]
INFO: [Synth 8-6155] done synthesizing module 'rom' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:89]
INFO: [Synth 8-6157] synthesizing module 'pc_reg' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:21]
INFO: [Synth 8-6155] done synthesizing module 'pc_reg' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:21]
INFO: [Synth 8-6157] synthesizing module 'memory' [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:64]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'dat/ram.hex'; please make sure the file is added to project and has read permission, ignoring [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'memory' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:64]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (0#1) [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:116]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
WARNING: [Synth 8-3848] Net data in module/entity rom does not have driver. [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/sources_1/new/gen_reg.sv:93]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port halted in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[15] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[14] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[13] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[12] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[11] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[10] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[9] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[8] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[7] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[6] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[5] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[4] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[3] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[2] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[1] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[0] in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1286.836 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/constrs_1/new/test.xdc]
Finished Parsing XDC File [C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.srcs/constrs_1/new/test.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1286.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1286.836 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xa7a12tcpg238-2I
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   2 Input    8 Bit        Muxes := 2     
	   6 Input    8 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 40 (col length:40)
BRAMs: 40 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port halted in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[15] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[14] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[13] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[12] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[11] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[10] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[9] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[8] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[7] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[6] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[5] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[4] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[3] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[2] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[1] in module cpu is either unconnected or has no load
WARNING: [Synth 8-7129] Port test_in[0] in module cpu is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1286.836 ; gain = 501.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 1289.848 ; gain = 504.961
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:00 ; elapsed = 00:01:02 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     8|
|2     |OBUF  |    24|
|3     |OBUFT |     9|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1294.656 ; gain = 509.770
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 18 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 1294.656 ; gain = 509.770
Synthesis Optimization Complete : Time (s): cpu = 00:01:00 ; elapsed = 00:01:03 . Memory (MB): peak = 1294.656 ; gain = 509.770
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1306.676 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1316.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cb3ebe36
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 137 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:15 . Memory (MB): peak = 1316.609 ; gain = 896.652
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/yihon/Desktop/Workspace/learn_verilog/learn_verilog.runs/synth_1/cpu.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file cpu_utilization_synth.rpt -pb cpu_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  9 12:43:12 2023...
