
---------- Begin Simulation Statistics ----------
final_tick                               234749830000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  84804                       # Simulator instruction rate (inst/s)
host_mem_usage                                 738304                       # Number of bytes of host memory used
host_op_rate                                    85116                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3365.19                       # Real time elapsed on the host
host_tick_rate                               69758266                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   285381596                       # Number of instructions simulated
sim_ops                                     286431007                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.234750                       # Number of seconds simulated
sim_ticks                                234749830000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            85.681604                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               57868896                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            67539464                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         13130743                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         63315050                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           4607370                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        4618970                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11600                       # Number of indirect misses.
system.cpu0.branchPred.lookups               78001169                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6965                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        262440                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7075105                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  37545178                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1179597                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         787797                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      129911130                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           243861063                       # Number of instructions committed
system.cpu0.commit.committedOps             244123480                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    449139740                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.543536                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.021540                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    310311141     69.09%     69.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     73156888     16.29%     85.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     41834992      9.31%     94.69% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     17032709      3.79%     98.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      2644568      0.59%     99.07% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2278773      0.51%     99.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       117936      0.03%     99.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       583136      0.13%     99.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1179597      0.26%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    449139740                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  26214481                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7441098                       # Number of function calls committed.
system.cpu0.commit.int_insts                231985387                       # Number of committed integer instructions.
system.cpu0.commit.loads                     23474312                       # Number of loads committed
system.cpu0.commit.membars                     524892                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       524901      0.22%      0.22% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       184461322     75.56%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          18424      0.01%     75.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           32816      0.01%     75.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd       7340032      3.01%     78.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp      11010054      4.51%     83.31% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       3932176      1.61%     84.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult      3670016      1.50%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     86.43% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       23474586      9.62%     96.04% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       9396950      3.85%     99.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead       262166      0.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           29      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        244123480                       # Class of committed instruction
system.cpu0.commit.refs                      33133731                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  243861063                       # Number of Instructions Simulated
system.cpu0.committedOps                    244123480                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.924247                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.924247                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            160967679                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6057177                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            50447876                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             405168548                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                75150435                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                219409659                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7075857                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             12273851                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              5501179                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   78001169                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 55889441                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    390647867                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               477828                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          138                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     460635678                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 106                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           91                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               26263016                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.166226                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          64325099                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          62476266                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.981645                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         468104809                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.984605                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.283598                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               210876639     45.05%     45.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               150355430     32.12%     77.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59034066     12.61%     89.78% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                23084117      4.93%     94.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8975867      1.92%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 7371638      1.57%     98.20% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 8396997      1.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                    1681      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8374      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           468104809                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 57025547                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                17807053                       # number of floating regfile writes
system.cpu0.idleCycles                        1144116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             7744330                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                54489979                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.732349                       # Inst execution rate
system.cpu0.iew.exec_refs                    51683281                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12997601                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              146950710                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             40029641                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            263253                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1911494                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16149475                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          374032177                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             38685680                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6808173                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            343653912                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                760449                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents               490866                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7075857                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              2348557                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        24147                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1307934                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         8455                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1304                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          328                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     16555329                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6490056                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1304                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       319688                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7424642                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                263579341                       # num instructions consuming a value
system.cpu0.iew.wb_count                    341237865                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.820205                       # average fanout of values written-back
system.cpu0.iew.wb_producers                216189133                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.727200                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     341661595                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               394455555                       # number of integer regfile reads
system.cpu0.int_regfile_writes              261282662                       # number of integer regfile writes
system.cpu0.ipc                              0.519684                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.519684                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           525057      0.15%      0.15% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            264269266     75.41%     75.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               18559      0.01%     75.56% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                33047      0.01%     75.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd            8585867      2.45%     78.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp           15650085      4.47%     82.49% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            4724565      1.35%     83.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult           4287805      1.22%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     85.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39036219     11.14%     96.20% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           13007754      3.71%     99.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead         323824      0.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            30      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             350462086                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses               33572830                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads           67145014                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     33457034                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          42290623                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2108286                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006016                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1988218     94.30%     94.30% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  8248      0.39%     94.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                  15967      0.76%     95.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                  224      0.01%     95.46% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                  387      0.02%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                   25      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     95.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                 90204      4.28%     99.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5003      0.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                6      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             318472485                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1105613637                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    307780831                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        461651027                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 373243924                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                350462086                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             788253                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      129908693                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1621385                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           456                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     39453059                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    468104809                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.748683                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.145636                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          265138288     56.64%     56.64% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          117862171     25.18%     81.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           54298780     11.60%     93.42% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           13363727      2.85%     96.27% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8650340      1.85%     98.12% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5249102      1.12%     99.24% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2105217      0.45%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1064470      0.23%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             372714      0.08%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      468104809                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.746858                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          2314374                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          795659                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            40029641                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16149475                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               50296479                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              25952286                       # number of misc regfile writes
system.cpu0.numCycles                       469248925                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                      250736                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              154673366                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            200376865                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4594001                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                88268655                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents                850858                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                41221                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            516640054                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             392256119                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          317612620                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                210712123                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                486162                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7075857                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              7352959                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               117235750                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         58881813                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       457758241                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         21849                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts               555                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 10509365                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts           554                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   821992985                       # The number of ROB reads
system.cpu0.rob.rob_writes                  767035569                       # The number of ROB writes
system.cpu0.timesIdled                          15966                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  141                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            96.367732                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3702270                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             3841815                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           648492                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          4905998                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             43699                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          50852                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7153                       # Number of indirect misses.
system.cpu1.branchPred.lookups                5974131                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         4741                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        262269                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           619267                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   3421902                       # Number of branches committed
system.cpu1.commit.bw_lim_events                84493                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         787049                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        5701922                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            14297184                       # Number of instructions committed
system.cpu1.commit.committedOps              14559516                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    116397904                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.125084                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.571912                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    108807200     93.48%     93.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      3978923      3.42%     96.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1494022      1.28%     98.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1414683      1.22%     99.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       467596      0.40%     99.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       114998      0.10%     99.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6        24741      0.02%     99.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        11248      0.01%     99.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8        84493      0.07%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    116397904                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               60590                       # Number of function calls committed.
system.cpu1.commit.int_insts                 13503940                       # Number of committed integer instructions.
system.cpu1.commit.loads                      3736757                       # Number of loads committed
system.cpu1.commit.membars                     524552                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       524552      3.60%      3.60% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu         8715419     59.86%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            638      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              30      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.47% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        3999020     27.47%     90.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1319833      9.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         14559516                       # Class of committed instruction
system.cpu1.commit.refs                       5318877                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   14297184                       # Number of Instructions Simulated
system.cpu1.committedOps                     14559516                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.243265                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.243265                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            100539781                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                29895                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             3422328                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              22674249                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 3660799                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 11830636                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                619639                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                54037                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles               789884                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    5974131                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2832259                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    113605730                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               192217                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      23736419                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1297728                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.050690                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           3186123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3745969                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.201403                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         117440739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.204351                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.600831                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               100943614     85.95%     85.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                11656955      9.93%     95.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3196671      2.72%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                  999562      0.85%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  343581      0.29%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  240205      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   52644      0.04%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                    1178      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    6329      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           117440739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu1.idleCycles                         414733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              643373                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4089705                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.153947                       # Inst execution rate
system.cpu1.iew.exec_refs                     6367654                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1958295                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               93573224                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              4944089                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            262767                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           571377                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2315403                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           20259504                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              4409359                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           777992                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             18143514                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                108286                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               254197                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                619639                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles               770196                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12441                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          153503                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6673                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          825                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          384                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1207332                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       733283                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           825                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       300787                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        342586                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                  8492529                       # num instructions consuming a value
system.cpu1.iew.wb_count                     17751332                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.778722                       # average fanout of values written-back
system.cpu1.iew.wb_producers                  6613322                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150619                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      17773135                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                22792538                       # number of integer regfile reads
system.cpu1.int_regfile_writes               11499113                       # number of integer regfile writes
system.cpu1.ipc                              0.121311                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.121311                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           524634      2.77%      2.77% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             11745964     62.08%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 655      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   30      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             4872965     25.75%     90.61% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1777216      9.39%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              18921506                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     133534                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.007057                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                  43675     32.71%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     32.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 84460     63.25%     95.96% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 5393      4.04%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              18530358                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         155462616                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     17751302                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         25959828                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  19472135                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 18921506                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             787369                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        5699987                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            45421                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           320                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2969457                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    117440739                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.161115                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.546160                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          104725481     89.17%     89.17% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8753610      7.45%     96.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2470723      2.10%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             973013      0.83%     99.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             385430      0.33%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5              57069      0.05%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6              55364      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              12230      0.01%     99.99% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8               7819      0.01%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      117440739                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.160548                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          2265887                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          747588                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             4944089                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2315403                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     82                       # number of misc regfile reads
system.cpu1.numCycles                       117855472                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   351636639                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               97892917                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps              9323141                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2204855                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 4298750                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                193843                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                  812                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             27887058                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              21781529                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           13684583                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 11743906                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                261192                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                619639                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              2877363                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 4361442                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        27887040                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles          8164                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               308                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3900764                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           304                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   136574394                       # The number of ROB reads
system.cpu1.rob.rob_writes                   41566603                       # The number of ROB writes
system.cpu1.timesIdled                           7609                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            94.674788                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                3439767                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3633245                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           604682                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4583611                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             42375                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          49941                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            7566                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5558384                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         4649                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        262272                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           575815                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3224488                       # Number of branches committed
system.cpu2.commit.bw_lim_events                81203                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         787051                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        5214291                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            13668374                       # Number of instructions committed
system.cpu2.commit.committedOps              13930719                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    114723647                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.121428                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.564212                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    107463106     93.67%     93.67% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3810190      3.32%     96.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1423702      1.24%     98.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1349026      1.18%     99.41% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       449794      0.39%     99.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       113157      0.10%     99.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6        22821      0.02%     99.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        10648      0.01%     99.93% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8        81203      0.07%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    114723647                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               59000                       # Number of function calls committed.
system.cpu2.commit.int_insts                 12920114                       # Number of committed integer instructions.
system.cpu2.commit.loads                      3590456                       # Number of loads committed
system.cpu2.commit.membars                     524569                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass       524569      3.77%      3.77% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         8301559     59.59%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            638      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              30      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        3852722     27.66%     91.02% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       1251177      8.98%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         13930719                       # Class of committed instruction
system.cpu2.commit.refs                       5103923                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   13668374                       # Number of Instructions Simulated
system.cpu2.committedOps                     13930719                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              8.495944                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        8.495944                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             99966053                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                29364                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             3187277                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21394968                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3408622                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 10960331                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                576168                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                53741                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles               772003                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5558384                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2627471                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    112106105                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes               175113                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      22347569                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                1210070                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.047865                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2971989                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           3482142                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.192443                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         115683177                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.195450                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.591243                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               100216181     86.63%     86.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                10854369      9.38%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3068820      2.65%     98.67% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                  923284      0.80%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  329801      0.29%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  229716      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   53141      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                    1134      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    6731      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           115683177                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu2.idleCycles                         442565                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              597994                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 3831151                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.148237                       # Inst execution rate
system.cpu2.iew.exec_refs                     6076055                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1860549                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               93131645                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              4689175                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            262758                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           530283                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             2184607                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           19143225                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              4215506                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           716691                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             17214187                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                108529                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               268011                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                576168                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles               782124                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        11930                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          145122                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         5844                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          759                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          321                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1098719                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       671140                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           759                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       278357                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        319637                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                  8191024                       # num instructions consuming a value
system.cpu2.iew.wb_count                     16848301                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.781228                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  6399057                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.145087                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      16866869                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                21641372                       # number of integer regfile reads
system.cpu2.int_regfile_writes               10948475                       # number of integer regfile writes
system.cpu2.ipc                              0.117703                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.117703                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass           524641      2.93%      2.93% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11073579     61.76%     64.68% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 653      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   30      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.69% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             4658770     25.98%     90.67% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1673161      9.33%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead             26      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              17930878                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     50                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 94                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     129432                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.007218                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                  42692     32.98%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     32.98% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 82054     63.40%     96.38% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                 4680      3.62%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              17535619                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         151715987                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     16848271                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24356070                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18355850                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 17930878                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             787375                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        5212505                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41716                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved           324                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2701001                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    115683177                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.155000                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.538150                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          103673062     89.62%     89.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8248643      7.13%     96.75% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2333829      2.02%     98.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             923358      0.80%     99.56% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             378023      0.33%     99.89% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5              52689      0.05%     99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6              53774      0.05%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              12070      0.01%     99.99% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8               7729      0.01%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      115683177                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.154409                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          2160683                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          691989                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             4689175                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            2184607                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                     72                       # number of misc regfile reads
system.cpu2.numCycles                       116125742                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   353365967                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               97442335                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps              8959602                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2152286                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 3978561                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                176056                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 1540                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26325410                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              20563080                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           12977522                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 10878672                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                208779                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                576168                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              2800698                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 4017920                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26325392                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles          6743                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               274                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  3898830                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           272                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   133787155                       # The number of ROB reads
system.cpu2.rob.rob_writes                   39250514                       # The number of ROB writes
system.cpu2.timesIdled                           7850                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            96.160946                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                3432990                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3570046                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           600292                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          4561740                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             43187                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          51246                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            8059                       # Number of indirect misses.
system.cpu3.branchPred.lookups                5495933                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         4607                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        262252                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           570375                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3184898                       # Number of branches committed
system.cpu3.commit.bw_lim_events                78698                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls         787019                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        5169589                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            13554975                       # Number of instructions committed
system.cpu3.commit.committedOps              13817292                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    114706578                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.120458                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.561387                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    107498175     93.72%     93.72% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3781445      3.30%     97.01% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1419788      1.24%     98.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1337936      1.17%     99.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       444442      0.39%     99.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       112293      0.10%     99.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6        22961      0.02%     99.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        10840      0.01%     99.93% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8        78698      0.07%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    114706578                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        24                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               58975                       # Number of function calls committed.
system.cpu3.commit.int_insts                 12823792                       # Number of committed integer instructions.
system.cpu3.commit.loads                      3571417                       # Number of loads committed
system.cpu3.commit.membars                     524534                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass       524534      3.80%      3.80% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         8219703     59.49%     63.28% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            638      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              30      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.29% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        3833663     27.75%     91.03% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       1238700      8.96%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            6      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           18      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         13817292                       # Class of committed instruction
system.cpu3.commit.refs                       5072387                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   13554975                       # Number of Instructions Simulated
system.cpu3.committedOps                     13817292                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              8.566787                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        8.566787                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            100171710                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                30425                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             3175896                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              21233449                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3334903                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 10810974                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                570737                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                53757                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles               767873                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    5495933                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2547502                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    112152973                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes               169568                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      22190812                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                1201308                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.047329                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2902569                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           3476177                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.191098                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         115656197                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.194139                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.590468                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               100354981     86.77%     86.77% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                10664679      9.22%     95.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3104671      2.68%     98.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                  913901      0.79%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  328223      0.28%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  228325      0.20%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   53507      0.05%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    1184      0.00%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    6726      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           115656197                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       18                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                      12                       # number of floating regfile writes
system.cpu3.idleCycles                         466387                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              593000                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3775678                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.147131                       # Inst execution rate
system.cpu3.iew.exec_refs                     6050442                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1843587                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               93354975                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4664562                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            262727                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           527631                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             2156999                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18985151                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4206855                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           706901                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17085201                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                108764                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               196201                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                570737                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles               711186                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        12508                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads          142926                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         5901                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          801                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          333                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      1093145                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       656029                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           801                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       270874                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        322126                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                  8170256                       # num instructions consuming a value
system.cpu3.iew.wb_count                     16714336                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.781574                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  6385663                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.143937                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      16732142                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21503614                       # number of integer regfile reads
system.cpu3.int_regfile_writes               10886406                       # number of integer regfile writes
system.cpu3.ipc                              0.116730                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.116730                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass           524613      2.95%      2.95% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10964941     61.63%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 651      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   30      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.58% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             4648076     26.12%     90.70% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            1653749      9.29%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead             24      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            18      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              17792102                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     48                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 90                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           30                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                36                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     130455                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.007332                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                  44572     34.17%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     34.17% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 81837     62.73%     96.90% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 4040      3.10%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                2      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17397896                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         151414593                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     16714306                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         24153363                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  18197848                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 17792102                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             787303                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        5167858                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            43827                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           284                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      2670354                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    115656197                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.153836                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.537137                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          103771615     89.72%     89.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            8127254      7.03%     96.75% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2340441      2.02%     98.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             912581      0.79%     99.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             377464      0.33%     99.89% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5              51694      0.04%     99.94% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6              55769      0.05%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              11749      0.01%     99.99% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8               7630      0.01%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      115656197                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.153218                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          2147770                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          687341                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4664562                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            2156999                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                     79                       # number of misc regfile reads
system.cpu3.numCycles                       116122584                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   353369399                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               97631156                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps              8898298                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               2150414                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3902324                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                166986                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                 1945                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             26149397                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              20400761                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           12907062                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 10727037                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                237112                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                570737                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              2815315                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 4008764                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               18                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        26149379                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles          9628                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               311                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  3888748                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           305                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   133614241                       # The number of ROB reads
system.cpu3.rob.rob_writes                   38924250                       # The number of ROB writes
system.cpu3.timesIdled                           8148                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2942257                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5778918                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       292206                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       106081                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      3776310                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      2187974                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      7576804                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2294055                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1524883                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1982498                       # Transaction distribution
system.membus.trans_dist::CleanEvict           853980                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              396                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            214                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1416910                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1416890                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1524883                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            37                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8720691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8720691                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    315153344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               315153344                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              580                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2942440                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2942440    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2942440                       # Request fanout histogram
system.membus.respLayer1.occupancy        15596146250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         14506763000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               6.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                 97                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples           49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3598272326.530612                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   24794771662.076797                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10           48     97.96%     97.96% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1.5e+11-2e+11            1      2.04%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        39500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 173613137000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total             49                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    58434486000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 176315344000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2615114                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2615114                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2615114                       # number of overall hits
system.cpu2.icache.overall_hits::total        2615114                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        12357                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         12357                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        12357                       # number of overall misses
system.cpu2.icache.overall_misses::total        12357                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    522534000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    522534000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    522534000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    522534000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2627471                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2627471                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2627471                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2627471                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.004703                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.004703                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.004703                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.004703                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 42286.477300                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 42286.477300                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 42286.477300                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 42286.477300                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          200                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    66.666667                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         9691                       # number of writebacks
system.cpu2.icache.writebacks::total             9691                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         2634                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         2634                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         2634                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         2634                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         9723                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         9723                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         9723                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         9723                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    397698000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    397698000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    397698000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    397698000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.003701                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.003701                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.003701                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.003701                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 40902.807775                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 40902.807775                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 40902.807775                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 40902.807775                       # average overall mshr miss latency
system.cpu2.icache.replacements                  9691                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2615114                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2615114                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        12357                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        12357                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    522534000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    522534000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2627471                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2627471                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.004703                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.004703                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 42286.477300                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 42286.477300                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         2634                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         2634                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         9723                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         9723                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    397698000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    397698000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.003701                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.003701                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 40902.807775                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 40902.807775                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           30.469807                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2567659                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             9691                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           264.952946                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        371654000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    30.469807                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.952181                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.952181                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          5264665                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         5264665                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4579797                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4579797                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4579797                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4579797                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data       680589                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        680589                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data       680589                       # number of overall misses
system.cpu2.dcache.overall_misses::total       680589                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data  61145612512                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  61145612512                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data  61145612512                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  61145612512                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5260386                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5260386                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5260386                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5260386                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.129380                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.129380                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.129380                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.129380                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 89842.199201                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89842.199201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 89842.199201                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89842.199201                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs       758417                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       280016                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            10551                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1995                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    71.881054                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   140.358897                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       553995                       # number of writebacks
system.cpu2.dcache.writebacks::total           553995                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       344416                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       344416                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       344416                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       344416                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       336173                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       336173                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       336173                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       336173                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  31495358467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  31495358467                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  31495358467                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  31495358467                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.063907                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.063907                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.063907                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.063907                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 93687.947774                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 93687.947774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 93687.947774                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 93687.947774                       # average overall mshr miss latency
system.cpu2.dcache.replacements                553995                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      3539428                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        3539428                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       469901                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       469901                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  39591629000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  39591629000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4009329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4009329                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.117202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.117202                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 84255.255894                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 84255.255894                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       275329                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       275329                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       194572                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       194572                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  16154110500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  16154110500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.048530                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.048530                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 83023.818946                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 83023.818946                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1040369                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1040369                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       210688                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       210688                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  21553983512                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  21553983512                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1251057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1251057                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.168408                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.168408                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 102302.853091                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 102302.853091                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data        69087                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total        69087                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       141601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       141601                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  15341247967                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  15341247967                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.113185                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.113185                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 108341.381537                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 108341.381537                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          126                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data           61                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      1460500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      1460500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.326203                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.326203                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 23942.622951                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 23942.622951                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           26                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       178500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       178500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.139037                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.139037                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  6865.384615                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6865.384615                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data           51                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           51                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       311500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       311500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          120                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.425000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.425000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6107.843137                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6107.843137                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data           51                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total           51                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       266500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       266500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.425000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.425000                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  5225.490196                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  5225.490196                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data        88000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total        88000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total        82000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         9176                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           9176                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       253096                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       253096                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  23469838000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  23469838000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       262272                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       262272                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.965013                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.965013                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 92730.971647                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 92730.971647                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       253096                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       253096                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  23216742000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  23216742000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.965013                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.965013                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 91730.971647                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 91730.971647                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.150898                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5178239                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           589199                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.788608                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        371665500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.150898                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.942216                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.942216                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         11635156                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        11635156                       # Number of data accesses
system.cpu3.numPwrStateTransitions                 77                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples           39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    4520753128.205129                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   27789995894.948139                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10           38     97.44%     97.44% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1.5e+11-2e+11            1      2.56%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 173612252000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total             39                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    58440458000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 176309372000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2534817                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2534817                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2534817                       # number of overall hits
system.cpu3.icache.overall_hits::total        2534817                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        12685                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         12685                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        12685                       # number of overall misses
system.cpu3.icache.overall_misses::total        12685                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    543018500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    543018500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    543018500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    543018500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2547502                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2547502                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2547502                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2547502                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.004979                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004979                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.004979                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004979                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 42807.922743                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 42807.922743                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 42807.922743                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 42807.922743                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs           10                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         9972                       # number of writebacks
system.cpu3.icache.writebacks::total             9972                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         2681                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         2681                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         2681                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         2681                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        10004                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10004                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        10004                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10004                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    422557000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    422557000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    422557000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    422557000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.003927                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.003927                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.003927                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.003927                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 42238.804478                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 42238.804478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 42238.804478                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 42238.804478                       # average overall mshr miss latency
system.cpu3.icache.replacements                  9972                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2534817                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2534817                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        12685                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        12685                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    543018500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    543018500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2547502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2547502                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.004979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004979                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 42807.922743                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 42807.922743                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         2681                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         2681                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        10004                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10004                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    422557000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    422557000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.003927                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 42238.804478                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 42238.804478                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.948128                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2487973                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             9972                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           249.495888                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        379200000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.948128                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.998379                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.998379                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          5105008                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         5105008                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4554185                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4554185                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4554185                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4554185                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data       683487                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        683487                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data       683487                       # number of overall misses
system.cpu3.dcache.overall_misses::total       683487                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data  61545972969                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  61545972969                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data  61545972969                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  61545972969                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5237672                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5237672                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5237672                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5237672                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.130494                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.130494                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.130494                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.130494                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 90047.027916                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 90047.027916                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 90047.027916                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 90047.027916                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs       758461                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       336194                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            10581                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           2576                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    71.681410                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets   130.510093                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       553954                       # number of writebacks
system.cpu3.dcache.writebacks::total           553954                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       347173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       347173                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       347173                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       347173                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       336314                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       336314                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       336314                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       336314                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  31547578002                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  31547578002                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  31547578002                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  31547578002                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.064211                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.064211                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.064211                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.064211                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 93803.939182                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 93803.939182                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 93803.939182                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 93803.939182                       # average overall mshr miss latency
system.cpu3.dcache.replacements                553954                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      3525126                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        3525126                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       473982                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       473982                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  40102915000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  40102915000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      3999108                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      3999108                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.118522                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.118522                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 84608.518889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84608.518889                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       279225                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       279225                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       194757                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       194757                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  16183536500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  16183536500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.048700                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.048700                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 83096.045328                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 83096.045328                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1029059                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1029059                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       209505                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       209505                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  21443057969                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  21443057969                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1238564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1238564                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.169152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.169152                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 102351.055913                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 102351.055913                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data        67948                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total        67948                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       141557                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       141557                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  15364041502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  15364041502                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.114291                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.114291                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 108536.077354                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 108536.077354                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          146                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          146                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data           57                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data       768000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total       768000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.280788                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.280788                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 13473.684211                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 13473.684211                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data        86000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total        86000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.108374                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.108374                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  3909.090909                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  3909.090909                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           74                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data           72                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           72                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data       569500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total       569500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          146                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.493151                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.493151                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  7909.722222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  7909.722222                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data           71                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total           71                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data       503500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total       503500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.486301                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.486301                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  7091.549296                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  7091.549296                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data        61000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total        61000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total        56000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         9098                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           9098                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       253154                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       253154                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  23481057500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  23481057500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       262252                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       262252                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.965308                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.965308                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 92754.044969                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 92754.044969                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       253154                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       253154                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  23227903500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  23227903500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.965308                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.965308                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 91754.044969                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 91754.044969                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.668331                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5152826                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           589360                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.743087                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        379211500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.668331                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.989635                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.989635                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         11589933                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        11589933                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    20895166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   27585338.991331                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        24000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     70484500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   234624459000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED    125371000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     55867316                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        55867316                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     55867316                       # number of overall hits
system.cpu0.icache.overall_hits::total       55867316                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        22123                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         22123                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        22123                       # number of overall misses
system.cpu0.icache.overall_misses::total        22123                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1141363495                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1141363495                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1141363495                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1141363495                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     55889439                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     55889439                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     55889439                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     55889439                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000396                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000396                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000396                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000396                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 51591.714279                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51591.714279                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 51591.714279                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51591.714279                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3075                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               49                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.755102                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        18328                       # number of writebacks
system.cpu0.icache.writebacks::total            18328                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         3761                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         3761                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         3761                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         3761                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        18362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        18362                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        18362                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        18362                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    951257497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    951257497                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    951257497                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    951257497                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 51805.767182                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51805.767182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 51805.767182                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51805.767182                       # average overall mshr miss latency
system.cpu0.icache.replacements                 18328                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     55867316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       55867316                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        22123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        22123                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1141363495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1141363495                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     55889439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     55889439                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000396                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 51591.714279                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51591.714279                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         3761                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         3761                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        18362                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        18362                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    951257497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    951257497                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 51805.767182                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51805.767182                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999738                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           55885573                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            18328                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3049.191019                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999738                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        111797238                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       111797238                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     39748816                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39748816                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     39748816                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39748816                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      6916973                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6916973                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      6916973                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6916973                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 329016527960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 329016527960                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 329016527960                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 329016527960                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     46665789                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     46665789                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     46665789                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     46665789                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.148224                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.148224                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.148224                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.148224                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 47566.547963                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 47566.547963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 47566.547963                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 47566.547963                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      1197710                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       186910                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            23538                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1393                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    50.884102                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   134.178033                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      2002795                       # number of writebacks
system.cpu0.dcache.writebacks::total          2002795                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      5131908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      5131908                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      5131908                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      5131908                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1785065                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1785065                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1785065                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1785065                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  95516832835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  95516832835                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  95516832835                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  95516832835                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.038252                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.038252                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.038252                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.038252                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 53508.882217                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 53508.882217                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 53508.882217                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 53508.882217                       # average overall mshr miss latency
system.cpu0.dcache.replacements               2002795                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     30699465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       30699465                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      6569660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      6569660                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 297721406000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 297721406000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     37269125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     37269125                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.176276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.176276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 45317.627701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 45317.627701                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      4979286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      4979286                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1590374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1590374                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  76328406500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  76328406500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.042673                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.042673                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 47993.997953                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47993.997953                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9049351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9049351                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       347313                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       347313                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  31295121960                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  31295121960                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      9396664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      9396664                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.036961                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036961                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 90106.393829                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 90106.393829                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       152622                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       152622                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       194691                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       194691                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  19188426335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  19188426335                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.020719                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.020719                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 98558.363432                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 98558.363432                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data          281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          281                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data           61                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           61                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      1433000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      1433000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          342                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.178363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178363                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23491.803279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23491.803279                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total           41                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           20                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       790000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       790000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.058480                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.058480                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        39500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        39500                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data          242                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          242                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data           73                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           73                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       400000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       400000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data          315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          315                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.231746                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.231746                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  5479.452055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  5479.452055                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data           72                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total           72                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       328000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       328000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.228571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.228571                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  4555.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  4555.555556                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         9381                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           9381                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       253059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       253059                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  23491021500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  23491021500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       262440                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       262440                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.964255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.964255                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 92828.239660                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 92828.239660                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       253059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       253059                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  23237962500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  23237962500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.964255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.964255                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 91828.239660                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 91828.239660                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.760692                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           41796684                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          2037954                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            20.509140                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.760692                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.992522                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.992522                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         95895758                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        95895758                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                9007                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              586835                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6608                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               50400                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                6714                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               49524                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6818                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               50155                       # number of demand (read+write) hits
system.l2.demand_hits::total                   766061                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               9007                       # number of overall hits
system.l2.overall_hits::.cpu0.data             586835                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6608                       # number of overall hits
system.l2.overall_hits::.cpu1.data              50400                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               6714                       # number of overall hits
system.l2.overall_hits::.cpu2.data              49524                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6818                       # number of overall hits
system.l2.overall_hits::.cpu3.data              50155                       # number of overall hits
system.l2.overall_hits::total                  766061                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              9354                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1415702                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            509078                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              3009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            504172                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              3186                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            504154                       # number of demand (read+write) misses
system.l2.demand_misses::total                2951562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             9354                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1415702                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2907                       # number of overall misses
system.l2.overall_misses::.cpu1.data           509078                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             3009                       # number of overall misses
system.l2.overall_misses::.cpu2.data           504172                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             3186                       # number of overall misses
system.l2.overall_misses::.cpu3.data           504154                       # number of overall misses
system.l2.overall_misses::total               2951562                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    821059500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 109193515000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    291723000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  53540467000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    304896000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  53050041499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    328103000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  53112929000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     270642733999                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    821059500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 109193515000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    291723000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  53540467000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    304896000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  53050041499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    328103000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  53112929000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    270642733999                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           18361                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         2002537                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            9515                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          559478                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            9723                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          553696                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           10004                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          554309                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3717623                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          18361                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        2002537                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           9515                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         559478                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           9723                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         553696                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          10004                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         554309                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3717623                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.509449                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.706954                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.305518                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.909916                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.309472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.910557                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.318473                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.909518                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.793938                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.509449                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.706954                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.305518                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.909916                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.309472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.910557                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.318473                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.909518                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.793938                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 87776.298910                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 77130.296489                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100351.909185                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105171.441312                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 101328.015952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 105222.109715                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 102982.736974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 105350.605172                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91694.748069                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 87776.298910                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 77130.296489                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100351.909185                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105171.441312                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 101328.015952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 105222.109715                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 102982.736974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 105350.605172                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91694.748069                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1982498                       # number of writebacks
system.l2.writebacks::total                   1982498                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           2066                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            368                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           2079                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           2174                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            344                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           2075                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                9786                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          2066                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           368                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          2079                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          2174                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           344                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          2075                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               9786                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst         9081                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1413636                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       506999                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         2602                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       501998                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         2842                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       502079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2941776                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         9081                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1413636                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       506999                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         2602                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       501998                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         2842                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       502079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2941776                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    710757501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  94953186001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    236763500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  48363728500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    245828000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  47918792999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    271110000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  47983086501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 240683253002                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    710757501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  94953186001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    236763500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  48363728500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    245828000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  47918792999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    271110000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  47983086501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 240683253002                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.494581                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.705923                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.266842                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.906200                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.267613                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.906631                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.284086                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.905775                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.791306                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.494581                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.705923                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.266842                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.906200                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.267613                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.906631                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.284086                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.905775                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.791306                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 78268.637925                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 67169.473613                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 93250.689248                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95392.157578                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 94476.556495                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95456.143250                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 95394.088670                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95568.797940                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81815.628723                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 78268.637925                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 67169.473613                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 93250.689248                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95392.157578                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 94476.556495                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95456.143250                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 95394.088670                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95568.797940                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81815.628723                       # average overall mshr miss latency
system.l2.replacements                        5123932                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2446857                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2446857                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2446857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2446857                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1076534                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1076534                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1076534                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1076534                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              18                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              12                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   46                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            18                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 34                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       213500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           16                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               80                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.782609                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.307692                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.266667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.250000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.425000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11861.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  6279.411765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           18                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            34                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       361500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       161000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        82500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       685000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.782609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.307692                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.266667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.250000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.425000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20083.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20125                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data        20625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20147.058824                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data             7                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 26                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data            7                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             40                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.285714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.428571                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.222222                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.411765                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.350000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data            7                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        41000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       140500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       281000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.285714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.428571                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.222222                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.411765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.350000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20071.428571                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            25694                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            16641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            16554                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            16556                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 75445                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         386794                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         344049                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         342782                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         343267                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1416892                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  41269562500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  37735368000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  37616865000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37660296500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  154282092000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       412488                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       360690                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       359336                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       359823                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1492337                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.937710                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.953863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.953932                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.953988                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.949445                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106696.490897                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 109680.214156                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 109739.907580                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 109711.380645                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 108887.686570                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       386794                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       344049                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       342782                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       343267                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1416892                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  37401622500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  34294878000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  34189045000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34227626500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 140113172000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.937710                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.953863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.953932                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.953988                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.949445                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 96696.490897                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 99680.214156                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 99739.907580                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 99711.380645                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98887.686570                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          9007                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6608                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          6714                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6818                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              29147                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         9354                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         3009                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         3186                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            18456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    821059500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    291723000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    304896000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    328103000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1745781500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        18361                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         9515                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         9723                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        10004                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          47603                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.509449                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.305518                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.309472                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.318473                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.387707                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 87776.298910                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100351.909185                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 101328.015952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 102982.736974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 94591.542046                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          273                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          368                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          407                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          344                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         9081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2539                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         2602                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         2842                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        17064                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    710757501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    236763500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    245828000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    271110000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   1464459001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.494581                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.266842                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.267613                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.284086                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.358465                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 78268.637925                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 93250.689248                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 94476.556495                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 95394.088670                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 85821.554208                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       561141                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        33759                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        32970                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        33599                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            661469                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1028908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       165029                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       161390                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       160887                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1516214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  67923952500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15805099000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  15433176499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  15452632500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 114614860499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1590049                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       198788                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       194360                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       194486                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2177683                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.647092                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.830176                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.830366                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.827242                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.696251                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 66015.574279                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 95771.646196                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 95626.597057                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 96046.495366                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 75592.799235                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         2066                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         2079                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         2174                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         2075                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         8394                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1026842                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       162950                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       159216                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       158812                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1507820                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  57551563501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14068850500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  13729747999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  13755460001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  99105622001                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.645793                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.819717                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.819181                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.816573                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.692396                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 56047.146008                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 86338.450445                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 86233.468992                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 86614.739447                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 65727.753977                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 2                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           15                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           11                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            4                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              37                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           11                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            4                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            7                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            39                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.882353                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.948718                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           15                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           11                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            7                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           37                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       286500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       216500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       142500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       723000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.882353                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.948718                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data        19100                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19681.818182                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 20357.142857                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19540.540541                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999585                       # Cycle average of tags in use
system.l2.tags.total_refs                     7231200                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   5123934                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.411259                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.954736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.089048                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       36.692878                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.031145                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.106103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.029941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        2.029426                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.031932                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        2.034376                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.327418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001391                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.573326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.032908                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000468                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.031710                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000499                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.031787                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999994                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  63053382                       # Number of tag accesses
system.l2.tags.data_accesses                 63053382                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst        581120                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      90472576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        162496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32447936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        166528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32127872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        181888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      32133056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          188273472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       581120                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       162496                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       166528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       181888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       1092032                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    126879872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       126879872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           9080                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1413634                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         506999                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           2602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         501998                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           2842                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         502079                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2941773                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1982498                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1982498                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          2475486                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        385399964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           692209                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        138223470                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           709385                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        136860044                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           774816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        136882127                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             802017501                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      2475486                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       692209                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       709385                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       774816                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4651897                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      540489729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            540489729                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      540489729                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         2475486                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       385399964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          692209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       138223470                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          709385                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       136860044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          774816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       136882127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1342507230                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1966576.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      9080.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    993493.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2539.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    495196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      2602.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    490117.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      2842.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    490314.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001932627250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       119279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       119279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5822617                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1852875                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2941773                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1982498                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2941773                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1982498                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 455590                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 15922                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             74757                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             80943                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             79850                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            212803                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            180570                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            190594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            181522                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            230597                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            383641                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            368026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           105002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            81845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            85871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            75389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            78187                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            76586                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             66761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             72524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             69811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             71067                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            104901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            127512                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            146964                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            173495                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            339509                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            349136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            90551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            74140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            73949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            67916                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            70004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            68318                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.51                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.94                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  76409214250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                12430915000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            123025145500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     30733.54                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                49483.54                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1265666                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1342931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 50.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.29                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2941773                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1982498                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  940696                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  646682                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  507667                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  268758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   62772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   22954                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   11729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    5657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    4168                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   2772                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   1814                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1110                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    720                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    470                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                    318                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  24262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  25881                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  36316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  57170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  91533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 121301                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 133784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 135964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 139191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 139312                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 139532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 141098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 133376                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 130482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 128666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 126053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 124518                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 127187                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1024                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    601                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    356                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    118                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     77                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     94                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1844137                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    154.529916                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    98.496398                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   223.678944                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1265704     68.63%     68.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       333641     18.09%     86.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        77487      4.20%     90.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        33072      1.79%     92.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        20285      1.10%     93.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        13182      0.71%     94.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9977      0.54%     95.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7644      0.41%     95.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        83145      4.51%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1844137                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       119279                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.843342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.123565                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     98.330580                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       119278    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        119279                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       119279                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.487043                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.461134                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.953661                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            92621     77.65%     77.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1642      1.38%     79.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            19731     16.54%     95.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4421      3.71%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              649      0.54%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              178      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               21      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        119279                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              159115712                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                29157760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               125859712                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               188273472                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            126879872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       677.81                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       536.14                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    802.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    540.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.30                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.19                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  234749740500                       # Total gap between requests
system.mem_ctrls.avgGap                      47671.98                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       581120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     63583552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       162496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31692544                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       166528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     31367488                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       181888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31380096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    125859712                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 2475486.350724939723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 270856647.691715061665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 692209.233974738163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 135005610.014712274075                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 709384.965262807673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 133620918.916107416153                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 774816.322550691548                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 133674627.155214563012                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 536143996.355609714985                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         9080                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1413634                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2539                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       506999                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         2602                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       501998                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         2842                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       502079                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1982498                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    333230250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  40844783750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    129196750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  27283131750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    135617000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  27046097750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    150723000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  27102365250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 5695514975750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     36699.37                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     28893.46                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     50884.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53812.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     52120.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53876.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     53034.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53980.28                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2872898.22                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    58.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           6487703880                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3448285005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8957465580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         5916990060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      18530781360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100450104780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5554372800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       149345703465                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        636.190891                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  13492288750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   7838740000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 213418801250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6679484280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3550214910                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8793881040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4348442700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      18530781360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      68607243450                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      32369413920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       142879461660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        608.645645                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  83467144750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   7838740000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 143443945250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                 93                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           47                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3733143446.808511                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25318837861.996811                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           46     97.87%     97.87% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      2.13%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        37500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 173612813000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             47                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    59292088000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 175457742000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2820132                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2820132                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2820132                       # number of overall hits
system.cpu1.icache.overall_hits::total        2820132                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        12127                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12127                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        12127                       # number of overall misses
system.cpu1.icache.overall_misses::total        12127                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    509250000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    509250000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    509250000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    509250000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2832259                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2832259                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2832259                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2832259                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004282                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004282                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004282                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004282                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 41993.073307                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41993.073307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 41993.073307                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41993.073307                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          140                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           70                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         9483                       # number of writebacks
system.cpu1.icache.writebacks::total             9483                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         2612                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         2612                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         2612                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         2612                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         9515                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         9515                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         9515                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         9515                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    382765500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    382765500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    382765500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    382765500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003360                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003360                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003360                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003360                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 40227.588019                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40227.588019                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 40227.588019                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40227.588019                       # average overall mshr miss latency
system.cpu1.icache.replacements                  9483                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2820132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2820132                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        12127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12127                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    509250000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    509250000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2832259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2832259                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004282                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004282                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 41993.073307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41993.073307                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         2612                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         2612                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         9515                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         9515                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    382765500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    382765500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003360                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003360                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 40227.588019                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40227.588019                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.210209                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2771988                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             9483                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           292.311294                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        364390000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.210209                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975319                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          5674033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         5674033                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4805452                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4805452                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4805452                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4805452                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       702457                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        702457                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       702457                       # number of overall misses
system.cpu1.dcache.overall_misses::total       702457                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  63268338805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  63268338805                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  63268338805                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  63268338805                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5507909                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5507909                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5507909                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5507909                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.127536                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.127536                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.127536                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.127536                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90067.205260                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90067.205260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90067.205260                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90067.205260                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       783652                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       302875                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            10775                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2256                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    72.728724                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   134.253103                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       559296                       # number of writebacks
system.cpu1.dcache.writebacks::total           559296                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       361113                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       361113                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       361113                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       361113                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       341344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       341344                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       341344                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       341344                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  31960277012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  31960277012                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  31960277012                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  31960277012                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.061973                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061973                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.061973                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061973                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 93630.698099                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 93630.698099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 93630.698099                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 93630.698099                       # average overall mshr miss latency
system.cpu1.dcache.replacements                559296                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      3698566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        3698566                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       489638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       489638                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  41649160000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  41649160000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      4188204                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      4188204                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.116909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.116909                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 85061.126792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 85061.126792                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       290627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       290627                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       199011                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       199011                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  16544073500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  16544073500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.047517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.047517                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 83131.452533                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 83131.452533                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1106886                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1106886                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       212819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       212819                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  21619178805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  21619178805                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1319705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1319705                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.161263                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.161263                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101584.815289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101584.815289                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data        70486                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total        70486                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       142333                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       142333                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  15416203512                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  15416203512                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.107852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.107852                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 108310.816971                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108310.816971                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          133                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          133                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data           57                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           57                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data       947000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total       947000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          190                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.300000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 16614.035088                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 16614.035088                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total           35                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           22                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       106000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.115789                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.115789                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4818.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4818.181818                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           69                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           65                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       355500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       355500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.485075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.485075                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5469.230769                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5469.230769                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       298500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       298500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.485075                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.485075                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4592.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4592.307692                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       116000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       116000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       108000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       108000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         9052                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           9052                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       253217                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       253217                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  23506801000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  23506801000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       262269                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       262269                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.965486                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.965486                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 92832.633670                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 92832.633670                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       253217                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       253217                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  23253584000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  23253584000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.965486                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.965486                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 91832.633670                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 91832.633670                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.139845                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5409131                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           594465                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             9.099158                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        364401500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.139845                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941870                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         12135499                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        12135499                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 234749830000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2226238                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            1                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4429355                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1270569                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3141434                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             440                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           240                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            680                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           19                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           19                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1632399                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1632399                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         47603                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2178637                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           39                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           39                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        55049                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      6043579                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        28513                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1713432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        29137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1697050                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        29980                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1697844                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              11294584                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2348032                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    256340096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1215872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     71599296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1242496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     70891264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1278464                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     70927552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              475843072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         5265527                       # Total snoops (count)
system.tol2bus.snoopTraffic                 135906112                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8983310                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.327348                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.561626                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6338221     70.56%     70.56% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2456715     27.35%     97.90% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 106146      1.18%     99.08% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  57254      0.64%     99.72% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  24974      0.28%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8983310                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         7505833489                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         885412389                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          14802485                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         885617014                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          15189082                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3058568968                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27690662                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         893310915                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          14475018                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               636295675500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66662                       # Simulator instruction rate (inst/s)
host_mem_usage                                 740352                       # Number of bytes of host memory used
host_op_rate                                    66756                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11795.69                       # Real time elapsed on the host
host_tick_rate                               34041755                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   786324887                       # Number of instructions simulated
sim_ops                                     787427851                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.401546                       # Number of seconds simulated
sim_ticks                                401545845500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.527610                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               21672352                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            21775216                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect           725971                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         22289552                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             37781                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          46693                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            8912                       # Number of indirect misses.
system.cpu0.branchPred.lookups               22645564                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         6440                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         12672                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts           717347                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  17603297                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1303338                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls          43135                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       14459052                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           125969591                       # Number of instructions committed
system.cpu0.commit.committedOps             125982184                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    785333028                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.160419                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.936039                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    752022809     95.76%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     14189016      1.81%     97.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1496038      0.19%     97.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       620900      0.08%     97.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       492425      0.06%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       475883      0.06%     97.96% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     10965760      1.40%     99.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3766859      0.48%     99.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1303338      0.17%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    785333028                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                  38295615                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               80017                       # Number of function calls committed.
system.cpu0.commit.int_insts                106470384                       # Number of committed integer instructions.
system.cpu0.commit.loads                     35010216                       # Number of loads committed
system.cpu0.commit.membars                      23580                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        24063      0.02%      0.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        68961475     54.74%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6500      0.01%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             796      0.00%     54.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd      17117754     13.59%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           466      0.00%     68.35% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt       1770155      1.41%     69.76% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult       452240      0.36%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     70.12% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv        589873      0.47%     70.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc       589741      0.47%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.05% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       18493210     14.68%     85.73% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite        200525      0.16%     85.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead     16529678     13.12%     99.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite      1245708      0.99%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        125982184                       # Class of committed instruction
system.cpu0.commit.refs                      36469121                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  125969591                       # Number of Instructions Simulated
system.cpu0.committedOps                    125982184                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              6.315317                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        6.315317                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            748647933                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 8880                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            19341931                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             146186677                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 8403396                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 17713520                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles                743584                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14270                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12083323                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   22645564                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  2368038                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    782523075                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                26711                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           78                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     162602289                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 181                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         1040                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                1504758                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.028466                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           4315003                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          21710133                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.204393                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         787591756                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.206480                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.622739                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               676067519     85.84%     85.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                86949267     11.04%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                 3468228      0.44%     97.32% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                19008491      2.41%     99.73% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  488374      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                   24806      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1470047      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  107116      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    7908      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           787591756                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                 39624880                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                37519871                       # number of floating regfile writes
system.cpu0.idleCycles                        7946131                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts              743129                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                18667386                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.345886                       # Inst execution rate
system.cpu0.iew.exec_refs                   182299489                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1486347                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              321050875                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             39119770                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             22304                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           359447                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1604903                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          140269649                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            180813142                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts           631865                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            275165171                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2264455                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            260126272                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles                743584                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            265285321                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     13635991                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           23901                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          153                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        26002                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      4109554                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       145998                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         26002                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       204899                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        538230                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                106946070                       # num instructions consuming a value
system.cpu0.iew.wb_count                    129866903                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.876366                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 93723853                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.163244                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     129995227                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               290018195                       # number of integer regfile reads
system.cpu0.int_regfile_writes               72367941                       # number of integer regfile writes
system.cpu0.ipc                              0.158345                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.158345                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass            26543      0.01%      0.01% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             72204195     26.18%     26.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                6560      0.00%     26.19% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  818      0.00%     26.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd           17227775      6.25%     32.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                476      0.00%     32.44% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt            2078678      0.75%     33.19% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult            452845      0.16%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     33.36% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv             589873      0.21%     33.57% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc            606248      0.22%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     33.79% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           109737274     39.79%     73.58% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite             206616      0.07%     73.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead       71389624     25.88%     99.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite       1269510      0.46%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             275797035                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses              105505078                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads          199197798                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses     38788471                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes          47067901                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   40701309                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.147577                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1379297      3.39%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                   94      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                 1880      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                  15      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv              2836463      6.97%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                 579      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     10.36% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              27424674     67.38%     77.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 7289      0.02%     77.76% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead          9050924     22.24%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              94      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             210966723                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        1181224945                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     91078432                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        107515218                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 140219145                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                275797035                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded              50504                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       14287468                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           535607                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          7369                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     14327419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    787591756                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.350178                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.140647                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          696774760     88.47%     88.47% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           27001808      3.43%     91.90% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           13548027      1.72%     93.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            8409220      1.07%     94.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           22920493      2.91%     97.60% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           13616499      1.73%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2322253      0.29%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1216040      0.15%     99.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            1782656      0.23%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      787591756                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.346680                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           642378                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          410855                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            39119770                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1604903                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads               39800309                       # number of misc regfile reads
system.cpu0.misc_regfile_writes              20520229                       # number of misc regfile writes
system.cpu0.numCycles                       795537887                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     7553941                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              612006194                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            106958480                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              37042573                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                12932176                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             119243454                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               763856                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            202781972                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             142866732                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          121514444                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 22921945                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                521047                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles                743584                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            138712538                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                14555969                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups         44659038                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       158122934                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        275319                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              7761                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 80642463                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          7592                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   924444588                       # The number of ROB reads
system.cpu0.rob.rob_writes                  283143155                       # The number of ROB writes
system.cpu0.timesIdled                          78355                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2308                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.799304                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21557473                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            21600825                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           704909                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         22107847                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             21603                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          23640                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2037                       # Number of indirect misses.
system.cpu1.branchPred.lookups               22412223                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1337                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                         12159                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           699896                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  17410064                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1284409                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls          41858                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14318065                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           124874385                       # Number of instructions committed
system.cpu1.commit.committedOps             124888083                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    783605728                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.159376                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.933971                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    750730659     95.80%     95.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     13965260      1.78%     97.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1424098      0.18%     97.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       577109      0.07%     97.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       463385      0.06%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       469331      0.06%     97.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     10972506      1.40%     99.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      3718971      0.47%     99.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1284409      0.16%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    783605728                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                  38213044                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               45448                       # Number of function calls committed.
system.cpu1.commit.int_insts                105421459                       # Number of committed integer instructions.
system.cpu1.commit.loads                     34761818                       # Number of loads committed
system.cpu1.commit.membars                      24956                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        24956      0.02%      0.02% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        68315205     54.70%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            248      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             320      0.00%     54.72% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd      17077877     13.67%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     68.40% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt       1769458      1.42%     69.81% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult       451800      0.36%     70.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc       589601      0.47%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       18284886     14.64%     85.76% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite         49424      0.04%     85.80% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead     16489091     13.20%     99.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite      1245393      1.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        124888083                       # Class of committed instruction
system.cpu1.commit.refs                      36068794                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  124874385                       # Number of Instructions Simulated
system.cpu1.committedOps                    124888083                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.302477                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.302477                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            749055869                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5037                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            19214508                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             144907096                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6979360                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 17012150                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                724439                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                13470                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             12060009                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   22412223                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  2233724                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    782297439                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                16071                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            2                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     161307880                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1458904                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.028477                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           2804933                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          21579076                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.204961                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         785831827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.205303                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.620452                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               675097837     85.91%     85.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                86385492     10.99%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 3380686      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                18928512      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  461995      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                   14877      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1458854      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  102626      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     948      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           785831827                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                 39544722                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                37436304                       # number of floating regfile writes
system.cpu1.idleCycles                        1186069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              724689                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                18459810                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.348360                       # Inst execution rate
system.cpu1.iew.exec_refs                   182043162                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1332736                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              320956730                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             38833576                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             19947                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           346659                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1446109                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139032368                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            180710426                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           615597                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            274165767                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2250948                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            260838310                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                724439                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            265976417                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     13641958                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           18153                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation        25003                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4071758                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       139133                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents         25003                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       194414                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        530275                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                106440151                       # num instructions consuming a value
system.cpu1.iew.wb_count                    128708513                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.876389                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 93282953                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.163539                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     128834180                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               288716843                       # number of integer regfile reads
system.cpu1.int_regfile_writes               71630877                       # number of integer regfile writes
system.cpu1.ipc                              0.158668                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.158668                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            26530      0.01%      0.01% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             71500024     26.02%     26.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 257      0.00%     26.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  320      0.00%     26.03% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd           17188183      6.26%     32.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     32.29% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt            2075595      0.76%     33.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult            452422      0.16%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     33.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv             589824      0.21%     33.42% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc            606483      0.22%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     33.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           109550909     39.87%     73.51% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite              51888      0.02%     73.53% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead       71469195     26.01%     99.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite       1269734      0.46%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             274781364                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses              105575502                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads          199305359                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses     38704341                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes          46925640                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                   40753877                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.148314                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                1374795      3.37%      3.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      3.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      3.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                   98      0.00%      3.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      3.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                 2229      0.01%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                  14      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      3.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv              2836402      6.96%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                 635      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              27454980     67.37%     77.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   36      0.00%     77.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead          9084574     22.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite             114      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             209933209                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1177377933                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     90004172                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        106276013                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 138983249                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                274781364                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded              49119                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14144285                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           534860                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved          7261                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     14228731                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    785831827                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.349669                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.141091                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          695694524     88.53%     88.53% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           26527492      3.38%     91.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           13433492      1.71%     93.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            8356994      1.06%     94.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           22881645      2.91%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           13630213      1.73%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2306411      0.29%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1208653      0.15%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            1792403      0.23%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      785831827                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.349142                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           641154                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          406044                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            38833576                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1446109                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads               39716194                       # number of misc regfile reads
system.cpu1.misc_regfile_writes              20478560                       # number of misc regfile writes
system.cpu1.numCycles                       787017896                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15942658                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              612516487                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            106189004                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              37001153                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                11483543                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             119407263                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               748757                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            201095848                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             141596502                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          120610329                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 22219872                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                391059                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                724439                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            138690244                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                14421325                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups         44539778                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       156556070                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        197242                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5944                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 80649368                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5924                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   921517925                       # The number of ROB reads
system.cpu1.rob.rob_writes                  280640289                       # The number of ROB writes
system.cpu1.timesIdled                          15018                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            99.753192                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               21595395                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            21648826                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           708947                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         22146727                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             21754                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          23844                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            2090                       # Number of indirect misses.
system.cpu2.branchPred.lookups               22454768                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         1371                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                         12134                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           704036                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  17415076                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1280584                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls          41624                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       14437397                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           124912560                       # Number of instructions committed
system.cpu2.commit.committedOps             124926214                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    783898775                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.159365                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.933763                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    750998019     95.80%     95.80% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     13980148      1.78%     97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1427586      0.18%     97.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       574286      0.07%     97.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       473255      0.06%     97.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       471541      0.06%     97.96% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6     10980853      1.40%     99.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7      3712503      0.47%     99.84% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1280584      0.16%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    783898775                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                  38232752                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               45396                       # Number of function calls committed.
system.cpu2.commit.int_insts                105446382                       # Number of committed integer instructions.
system.cpu2.commit.loads                     34771073                       # Number of loads committed
system.cpu2.commit.membars                      24957                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        24957      0.02%      0.02% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        68327257     54.69%     54.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            248      0.00%     54.71% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             320      0.00%     54.71% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd      17084912     13.68%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     68.39% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt       1773660      1.42%     69.81% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult       453236      0.36%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     70.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv        589824      0.47%     70.65% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc       591702      0.47%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       18291283     14.64%     85.76% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite         49397      0.04%     85.80% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead     16491924     13.20%     99.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite      1247494      1.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        124926214                       # Class of committed instruction
system.cpu2.commit.refs                      36080098                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  124912560                       # Number of Instructions Simulated
system.cpu2.committedOps                    124926214                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.303671                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.303671                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            749399068                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred                 4932                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            19236521                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             145094008                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 6974821                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 16957579                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                728987                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts                12746                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles             12082090                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   22454768                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  2253646                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    782598269                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                16404                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     161617721                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles                1467796                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.028517                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           2810378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          21617149                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.205253                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         786142545                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.205616                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.621064                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               675221234     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                86523020     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3390309      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                18957760      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  463657      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   13936      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1467671      0.19%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                  103773      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    1185      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           786142545                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                 39578694                       # number of floating regfile reads
system.cpu2.fp_regfile_writes                37462544                       # number of floating regfile writes
system.cpu2.idleCycles                        1265078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              728927                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                18476115                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.348530                       # Inst execution rate
system.cpu2.iew.exec_refs                   182246541                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1335813                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles              320708615                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             38873494                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             19832                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           349045                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1450760                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          139187800                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts            180910728                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           620094                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            274435190                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents               2272861                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents            260743086                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                728987                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles            265905559                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked     13659796                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           18221                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           51                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation        25595                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      4102421                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       141735                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents         25595                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       195917                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        533010                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                106600867                       # num instructions consuming a value
system.cpu2.iew.wb_count                    128794060                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.875801                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 93361166                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.163567                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     128920479                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               288981733                       # number of integer regfile reads
system.cpu2.int_regfile_writes               71671610                       # number of integer regfile writes
system.cpu2.ipc                              0.158638                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.158638                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            26410      0.01%      0.01% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             71546830     26.01%     26.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 260      0.00%     26.02% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  320      0.00%     26.02% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd           17198146      6.25%     32.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     32.27% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt            2083698      0.76%     33.03% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult            453796      0.16%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     33.20% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv             589824      0.21%     33.41% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc            609315      0.22%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     33.63% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           109686274     39.88%     73.51% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite              51764      0.02%     73.53% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead       71535848     26.01%     99.54% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite       1272799      0.46%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             275055284                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses              105653763                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads          199476757                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses     38733542                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes          47028882                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                   40780593                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.148263                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                1380825      3.39%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                  120      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                 1361      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                  12      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%      3.39% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv              2812979      6.90%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                 688      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     10.29% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead              27489405     67.41%     77.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   26      0.00%     77.70% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead          9095089     22.30%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite              88      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             210155704                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1178096544                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     90060518                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        106446099                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 139138655                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                275055284                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded              49145                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       14261586                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           539595                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved          7521                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     14326404                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    786142545                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.349880                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.141476                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          695938041     88.53%     88.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           26534040      3.38%     91.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           13433484      1.71%     93.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            8359191      1.06%     94.67% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4           22928669      2.92%     97.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5           13631789      1.73%     99.32% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2312567      0.29%     99.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7            1210432      0.15%     99.77% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8            1794332      0.23%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      786142545                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.349318                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           644972                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          408459                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            38873494                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1450760                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads               39749320                       # number of misc regfile reads
system.cpu2.misc_regfile_writes              20493334                       # number of misc regfile writes
system.cpu2.numCycles                       787407623                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15553288                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              612389133                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            106219920                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents              37145001                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                11477338                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents             119831194                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               763130                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            201338446                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             141769264                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          120754547                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 22185846                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                343288                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                728987                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles            139165386                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                14534627                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups         44618027                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups       156720419                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles        195855                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts              5742                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 80826497                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts          5729                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   921973287                       # The number of ROB reads
system.cpu2.rob.rob_writes                  280972836                       # The number of ROB writes
system.cpu2.timesIdled                          14660                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            99.788853                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               21596556                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            21642253                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           703666                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         22147033                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             21782                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          24501                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            2719                       # Number of indirect misses.
system.cpu3.branchPred.lookups               22452060                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1801                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                         12140                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           698630                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  17456076                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1276735                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          41865                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       14286279                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           125186755                       # Number of instructions committed
system.cpu3.commit.committedOps             125200363                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    783922300                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.159710                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.935152                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    751000458     95.80%     95.80% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     13964165      1.78%     97.58% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1428171      0.18%     97.76% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       569585      0.07%     97.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       473652      0.06%     97.90% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       468206      0.06%     97.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6     10967713      1.40%     99.36% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      3773615      0.48%     99.84% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1276735      0.16%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    783922300                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                  38295380                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               45717                       # Number of function calls committed.
system.cpu3.commit.int_insts                105694556                       # Number of committed integer instructions.
system.cpu3.commit.loads                     34851254                       # Number of loads committed
system.cpu3.commit.membars                      24794                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        24794      0.02%      0.02% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        68501138     54.71%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            272      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             320      0.00%     54.73% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd      17121345     13.68%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     68.41% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt       1766750      1.41%     69.82% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult       450356      0.36%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     70.18% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv        589680      0.47%     70.65% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc       588319      0.47%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     71.12% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       18328415     14.64%     85.76% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite         50044      0.04%     85.80% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead     16534979     13.21%     99.01% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite      1243951      0.99%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        125200363                       # Class of committed instruction
system.cpu3.commit.refs                      36157389                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  125186755                       # Number of Instructions Simulated
system.cpu3.committedOps                    125200363                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.288419                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.288419                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            749461180                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred                 5096                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            19257112                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             145175770                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 6963796                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 16891873                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                723399                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts                13411                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles             12103243                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   22452060                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  2225568                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    782620147                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                16429                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     161558212                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles                1456870                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.028520                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           2794909                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          21618338                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.205224                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         786143491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.205540                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.620495                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               675197241     85.89%     85.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                86563687     11.01%     96.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 3389652      0.43%     97.33% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                18961224      2.41%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  460780      0.06%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   14694      0.00%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1453687      0.18%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                  101275      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    1251      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           786143491                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                 39617739                       # number of floating regfile reads
system.cpu3.fp_regfile_writes                37515404                       # number of floating regfile writes
system.cpu3.idleCycles                        1083245                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              722530                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                18503239                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.348368                       # Inst execution rate
system.cpu3.iew.exec_refs                   181910659                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1331679                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles              320598796                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             38916257                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             20215                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           346559                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1444025                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          139312846                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts            180578980                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           614198                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            274244946                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents               2277661                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents            260520444                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                723399                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles            265668497                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked     13633438                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           18167                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           74                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation        25204                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      4065003                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       137890                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents         25204                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       194119                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        528411                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                106816491                       # num instructions consuming a value
system.cpu3.iew.wb_count                    129005370                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.876026                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 93574025                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163873                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     129131438                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               288852128                       # number of integer regfile reads
system.cpu3.int_regfile_writes               71807413                       # number of integer regfile writes
system.cpu3.ipc                              0.159022                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.159022                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            26435      0.01%      0.01% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             71677260     26.08%     26.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 273      0.00%     26.09% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  320      0.00%     26.09% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd           17229842      6.27%     32.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     32.36% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt            2070915      0.75%     33.11% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult            450920      0.16%     33.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     33.27% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv             589680      0.21%     33.49% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc            604782      0.22%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     33.71% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead           109431547     39.81%     73.52% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite              52641      0.02%     73.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead       71456669     26.00%     99.54% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite       1267860      0.46%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             274859144                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses              105560557                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads          199308587                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses     38781508                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes          46974794                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                   40688397                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.148034                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1389475      3.41%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%      3.41% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                   96      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                 1420      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                  17      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%      3.42% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv              2815874      6.92%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                 621      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     10.34% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead              27409001     67.36%     77.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   32      0.00%     77.70% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead          9071757     22.30%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite             104      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             209960549                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1177773736                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     90223862                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        106475739                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 139263444                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                274859144                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded              49402                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       14112483                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           532147                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved          7537                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     14203123                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    786143491                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.349630                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.141183                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          695984511     88.53%     88.53% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           26529907      3.37%     91.91% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           13442928      1.71%     93.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            8388688      1.07%     94.68% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4           22866665      2.91%     97.59% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5           13589520      1.73%     99.32% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2326495      0.30%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7            1214129      0.15%     99.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8            1800648      0.23%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      786143491                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.349149                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           638183                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          404110                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            38916257                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1444025                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads               39789680                       # number of misc regfile reads
system.cpu3.misc_regfile_writes              20516450                       # number of misc regfile writes
system.cpu3.numCycles                       787226736                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    15733904                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              611958205                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            106456550                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents              37139576                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                11472915                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents             120260303                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               745509                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            201493046                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             141876641                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          120850380                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 22147048                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                403924                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                723399                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles            139620800                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                14393830                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups         44594399                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups       156898647                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles        221124                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts              6226                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 80873469                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts          6228                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   922121443                       # The number of ROB reads
system.cpu3.rob.rob_writes                  281196270                       # The number of ROB writes
system.cpu3.timesIdled                          14534                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     54251018                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     103465057                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      9040097                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      5345973                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     59381529                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     48946152                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    120431540                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       54292125                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           53969414                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       728750                       # Transaction distribution
system.membus.trans_dist::WritebackClean            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict         48485726                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12282                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           4266                       # Transaction distribution
system.membus.trans_dist::ReadExReq            264613                       # Transaction distribution
system.membus.trans_dist::ReadExResp           263565                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      53969416                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    157698036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              157698036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3517550912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3517550912                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14588                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          54250577                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                54250577    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            54250577                       # Request fanout histogram
system.membus.respLayer1.occupancy       276287920951                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             68.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        127401386747                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              31.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1664                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          833                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    9414705.882353                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   12840302.998796                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          833    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        29500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value     69366000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            833                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   393703395500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7842450000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      2237034                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         2237034                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      2237034                       # number of overall hits
system.cpu2.icache.overall_hits::total        2237034                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        16612                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         16612                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        16612                       # number of overall misses
system.cpu2.icache.overall_misses::total        16612                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1084493500                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1084493500                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1084493500                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1084493500                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      2253646                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      2253646                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      2253646                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      2253646                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.007371                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.007371                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.007371                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.007371                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 65283.740669                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 65283.740669                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 65283.740669                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 65283.740669                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          233                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    38.833333                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        15689                       # number of writebacks
system.cpu2.icache.writebacks::total            15689                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          923                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          923                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          923                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          923                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        15689                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        15689                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        15689                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        15689                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1021213500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1021213500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1021213500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1021213500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006962                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006962                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006962                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006962                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 65091.051055                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 65091.051055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 65091.051055                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 65091.051055                       # average overall mshr miss latency
system.cpu2.icache.replacements                 15689                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      2237034                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        2237034                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        16612                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        16612                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1084493500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1084493500                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      2253646                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      2253646                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.007371                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.007371                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 65283.740669                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 65283.740669                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          923                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          923                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        15689                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        15689                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1021213500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1021213500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006962                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006962                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 65091.051055                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 65091.051055                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            2309901                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15721                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           146.930920                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          4522981                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         4522981                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     13248102                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        13248102                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     13248102                       # number of overall hits
system.cpu2.dcache.overall_hits::total       13248102                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     23948277                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      23948277                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     23948277                       # number of overall misses
system.cpu2.dcache.overall_misses::total     23948277                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 2064634859900                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 2064634859900                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 2064634859900                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 2064634859900                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     37196379                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     37196379                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     37196379                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     37196379                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.643834                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.643834                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.643834                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.643834                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 86212.250673                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 86212.250673                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 86212.250673                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 86212.250673                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    675496542                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        75287                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs         13759661                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1088                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    49.092528                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.197610                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     15022817                       # number of writebacks
system.cpu2.dcache.writebacks::total         15022817                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      8924807                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      8924807                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      8924807                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      8924807                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data     15023470                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15023470                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data     15023470                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15023470                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 1482977623716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1482977623716                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 1482977623716                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1482977623716                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.403896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.403896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.403896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.403896                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 98710.725533                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 98710.725533                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 98710.725533                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 98710.725533                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15022816                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     12453602                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       12453602                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     23448966                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     23448966                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 2030526739500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 2030526739500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     35902568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     35902568                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.653128                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.653128                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 86593.444653                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 86593.444653                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8507839                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8507839                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data     14941127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total     14941127                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 1476190995500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 1476190995500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.416158                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.416158                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 98800.511869                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 98800.511869                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       794500                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        794500                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       499311                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       499311                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  34108120400                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  34108120400                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      1293811                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      1293811                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.385923                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.385923                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 68310.372493                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 68310.372493                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       416968                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       416968                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        82343                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        82343                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   6786628216                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   6786628216                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.063644                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.063644                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 82419.006060                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 82419.006060                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data         3055                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3055                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          845                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          845                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     35128500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     35128500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data         3900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         3900                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.216667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.216667                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 41572.189349                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 41572.189349                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          402                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          402                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data          443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total          443                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data      3822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total      3822500                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.113590                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.113590                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  8628.668172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8628.668172                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data         1598                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1598                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1249                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1249                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data      8498500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total      8498500                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data         2847                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         2847                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.438707                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.438707                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6804.243395                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6804.243395                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1207                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1207                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data      7440500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total      7440500                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.423955                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.423955                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6164.457332                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6164.457332                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1594500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1594500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1445500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1445500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1174                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1174                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data        10960                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total        10960                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data    495149500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total    495149500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data        12134                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total        12134                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.903247                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.903247                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 45177.874088                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 45177.874088                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data        10960                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total        10960                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data    484189500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total    484189500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.903247                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.903247                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 44177.874088                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 44177.874088                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.892822                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           28291494                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15032116                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             1.882070                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.892822                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.996651                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996651                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         89462609                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        89462609                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1680                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          841                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    9432698.573127                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   13550012.117981                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          841    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        28000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value     69366500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            841                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   393612946000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   7932899500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      2208040                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2208040                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      2208040                       # number of overall hits
system.cpu3.icache.overall_hits::total        2208040                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        17528                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         17528                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        17528                       # number of overall misses
system.cpu3.icache.overall_misses::total        17528                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    997758000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    997758000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    997758000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    997758000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      2225568                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2225568                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      2225568                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2225568                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.007876                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007876                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.007876                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007876                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 56923.664993                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 56923.664993                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 56923.664993                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 56923.664993                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          164                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                5                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    32.800000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        16521                       # number of writebacks
system.cpu3.icache.writebacks::total            16521                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1007                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1007                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1007                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1007                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        16521                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        16521                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        16521                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        16521                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    931201000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    931201000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    931201000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    931201000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.007423                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.007423                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.007423                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.007423                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 56364.687368                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 56364.687368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 56364.687368                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 56364.687368                       # average overall mshr miss latency
system.cpu3.icache.replacements                 16521                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      2208040                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2208040                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        17528                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        17528                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    997758000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    997758000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      2225568                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2225568                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.007876                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007876                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 56923.664993                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 56923.664993                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1007                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1007                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        16521                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        16521                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    931201000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    931201000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.007423                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.007423                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 56364.687368                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 56364.687368                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2281409                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            16553                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           137.824503                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4467657                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4467657                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     13238747                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        13238747                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     13238747                       # number of overall hits
system.cpu3.dcache.overall_hits::total       13238747                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     24020118                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      24020118                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     24020118                       # number of overall misses
system.cpu3.dcache.overall_misses::total     24020118                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 2071905216455                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 2071905216455                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 2071905216455                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 2071905216455                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     37258865                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     37258865                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     37258865                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     37258865                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.644682                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.644682                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.644682                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.644682                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 86257.079022                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 86257.079022                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 86257.079022                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 86257.079022                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    674662904                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        82283                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs         13733520                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1155                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    49.125272                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    71.240693                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     15004465                       # number of writebacks
system.cpu3.dcache.writebacks::total         15004465                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      9014462                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      9014462                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      9014462                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      9014462                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data     15005656                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15005656                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data     15005656                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15005656                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 1481680321232                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1481680321232                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 1481680321232                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1481680321232                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.402741                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.402741                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.402741                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.402741                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 98741.455970                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 98741.455970                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 98741.455970                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 98741.455970                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15004464                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     12427391                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       12427391                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     23540769                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     23540769                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 2039492693000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 2039492693000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     35968160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     35968160                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.654489                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.654489                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 86636.621471                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 86636.621471                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      8618204                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      8618204                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data     14922565                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total     14922565                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 1474988370500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 1474988370500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.414883                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.414883                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 98842.817605                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 98842.817605                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       811356                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        811356                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       479349                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       479349                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  32412523455                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  32412523455                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      1290705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      1290705                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.371385                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.371385                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 67617.797169                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 67617.797169                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       396258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       396258                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        83091                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        83091                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   6691950732                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   6691950732                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.064376                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.064376                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 80537.612160                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 80537.612160                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data         3321                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         3321                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          813                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          813                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     19696500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     19696500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data         4134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         4134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.196662                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.196662                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 24226.937269                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 24226.937269                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          370                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          370                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data          443                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total          443                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data      2724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total      2724000                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.107160                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.107160                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  6148.984199                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6148.984199                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data         1559                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1559                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1494                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1494                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     10111000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     10111000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data         3053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         3053                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.489355                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.489355                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6767.737617                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6767.737617                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1443                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1443                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      8847000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      8847000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.472650                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.472650                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6130.977131                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6130.977131                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1538500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1538500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1359500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1359500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1133                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1133                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data        11007                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total        11007                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data    498811500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total    498811500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data        12140                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total        12140                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.906672                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.906672                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 45317.661488                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 45317.661488                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data        11007                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total        11007                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data    487804500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total    487804500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.906672                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.906672                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 44317.661488                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 44317.661488                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.899627                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           28264798                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15013992                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             1.882564                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.899627                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.996863                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.996863                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         89570349                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        89570349                       # Number of data accesses
system.cpu0.numPwrStateTransitions                652                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    11586299.079755                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   16214503.822204                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          326    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     51635500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            326                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   397768712000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   3777133500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      2288102                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         2288102                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      2288102                       # number of overall hits
system.cpu0.icache.overall_hits::total        2288102                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        79936                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         79936                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        79936                       # number of overall misses
system.cpu0.icache.overall_misses::total        79936                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   5896294499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   5896294499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   5896294499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   5896294499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      2368038                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      2368038                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      2368038                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      2368038                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.033756                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.033756                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.033756                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.033756                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 73762.691391                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 73762.691391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 73762.691391                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 73762.691391                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3522                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               92                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    38.282609                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        74279                       # number of writebacks
system.cpu0.icache.writebacks::total            74279                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         5657                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         5657                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         5657                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         5657                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        74279                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        74279                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        74279                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        74279                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   5500018500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   5500018500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   5500018500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   5500018500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.031367                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.031367                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.031367                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.031367                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 74045.403142                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 74045.403142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 74045.403142                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 74045.403142                       # average overall mshr miss latency
system.cpu0.icache.replacements                 74279                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      2288102                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        2288102                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        79936                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        79936                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   5896294499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   5896294499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      2368038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      2368038                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.033756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.033756                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 73762.691391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 73762.691391                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         5657                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         5657                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        74279                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        74279                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   5500018500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   5500018500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.031367                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.031367                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 74045.403142                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 74045.403142                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            2362484                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            74311                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            31.791848                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          4810355                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         4810355                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     13621555                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        13621555                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     13621555                       # number of overall hits
system.cpu0.dcache.overall_hits::total       13621555                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     23968909                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      23968909                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     23968909                       # number of overall misses
system.cpu0.dcache.overall_misses::total     23968909                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2071664412011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2071664412011                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2071664412011                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2071664412011                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     37590464                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     37590464                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     37590464                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     37590464                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.637633                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.637633                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.637633                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.637633                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 86431.318672                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 86431.318672                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 86431.318672                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 86431.318672                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    675261879                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        80734                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         13736205                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           1113                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    49.159275                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.537287                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     15034973                       # number of writebacks
system.cpu0.dcache.writebacks::total         15034973                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      8934693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      8934693                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      8934693                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      8934693                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     15034216                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15034216                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     15034216                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15034216                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1483342036732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1483342036732                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1483342036732                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1483342036732                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.399948                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.399948                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.399948                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.399948                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 98664.409021                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 98664.409021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 98664.409021                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 98664.409021                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15034970                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     12712927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       12712927                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     23435396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     23435396                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2035004738500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2035004738500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     36148323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     36148323                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.648312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.648312                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 86834.664048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 86834.664048                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8500292                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8500292                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     14935104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     14935104                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1475223562500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1475223562500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.413162                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.413162                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 98775.580170                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 98775.580170                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       908628                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        908628                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       533513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       533513                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  36659673511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  36659673511                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1442141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1442141                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.369945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.369945                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68713.739892                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68713.739892                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       434401                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       434401                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        99112                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        99112                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   8118474232                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   8118474232                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.068726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.068726                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 81912.121963                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 81912.121963                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3833                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3833                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          945                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          945                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     32287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     32287500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4778                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.197781                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.197781                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34166.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34166.666667                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          825                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          120                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1150500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.025115                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.025115                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data  9587.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9587.500000                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2809                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2809                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1256                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      8951500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      8951500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         4065                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.308979                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.308979                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7126.990446                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7126.990446                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1242                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      7752500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      7752500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.305535                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.305535                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6241.948470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6241.948470                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       325000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       325000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       282000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       282000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2054                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data        10618                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total        10618                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    491980000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    491980000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        12672                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        12672                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.837910                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.837910                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 46334.526276                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 46334.526276                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data        10618                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total        10618                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    481362000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    481362000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.837910                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.837910                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 45334.526276                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 45334.526276                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.963335                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           28678505                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15041462                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             1.906630                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.963335                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998854                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         90265388                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        90265388                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               10163                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1219756                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6033                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1208924                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                5363                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data             1216055                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                6841                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data             1210754                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4883889                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              10163                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1219756                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6033                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1208924                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               5363                       # number of overall hits
system.l2.overall_hits::.cpu2.data            1216055                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               6841                       # number of overall hits
system.l2.overall_hits::.cpu3.data            1210754                       # number of overall hits
system.l2.overall_hits::total                 4883889                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             64117                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          13811340                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             10101                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          13795023                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             10326                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data          13806631                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              9680                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data          13792542                       # number of demand (read+write) misses
system.l2.demand_misses::total               55299760                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            64117                       # number of overall misses
system.l2.overall_misses::.cpu0.data         13811340                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            10101                       # number of overall misses
system.l2.overall_misses::.cpu1.data         13795023                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            10326                       # number of overall misses
system.l2.overall_misses::.cpu2.data         13806631                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             9680                       # number of overall misses
system.l2.overall_misses::.cpu3.data         13792542                       # number of overall misses
system.l2.overall_misses::total              55299760                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5265755500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1439407351412                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    877530500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1438593303433                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    931701500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 1439134012402                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    823570500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 1437943679423                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     5762976904670                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5265755500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1439407351412                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    877530500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1438593303433                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    931701500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 1439134012402                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    823570500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 1437943679423                       # number of overall miss cycles
system.l2.overall_miss_latency::total    5762976904670                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           74280                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        15031096                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           16134                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        15003947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           15689                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data        15022686                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           16521                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data        15003296                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             60183649                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          74280                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       15031096                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          16134                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       15003947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          15689                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data       15022686                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          16521                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data       15003296                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            60183649                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.863180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.918851                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.626069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.919426                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.658168                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.919052                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.585921                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.919301                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.918850                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.863180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.918851                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.626069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.919426                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.658168                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.919052                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.585921                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.919301                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.918850                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82127.290734                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 104219.239510                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 86875.606376                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 104283.501625                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 90228.694557                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 104234.987696                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 85079.597107                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 104255.160464                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104213.416201                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82127.290734                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 104219.239510                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 86875.606376                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 104283.501625                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 90228.694557                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 104234.987696                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 85079.597107                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 104255.160464                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104213.416201                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              728750                       # number of writebacks
system.l2.writebacks::total                    728750                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            333                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         268317                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           2207                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         264584                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           1983                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         262935                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           2000                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         264268                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1066627                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           333                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        268317                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          2207                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        264584                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          1983                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        262935                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          2000                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        264268                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1066627                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        63784                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     13543023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     13530439                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8343                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data     13543696                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         7680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data     13528274                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          54233133                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        63784                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     13543023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     13530439                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8343                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data     13543696                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         7680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data     13528274                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         54233133                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4609025527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1288136950943                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    645317001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1287723292464                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    707646502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 1288222464925                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    610977503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 1287109900954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 5157765575819                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4609025527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1288136950943                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    645317001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1287723292464                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    707646502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 1288222464925                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    610977503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 1287109900954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 5157765575819                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.858697                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.901000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.489277                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.901792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.531774                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.901550                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.464863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.901687                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.901127                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.858697                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.901000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.489277                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.901792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.531774                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.901550                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.464863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.901687                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.901127                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72259.901025                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95114.432793                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81747.783253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95172.321642                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 84819.189980                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 95116.020392                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 79554.362370                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 95142.211117                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 95103.588720                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72259.901025                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95114.432793                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81747.783253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95172.321642                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 84819.189980                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 95116.020392                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 79554.362370                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 95142.211117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95103.588720                       # average overall mshr miss latency
system.l2.replacements                      103502777                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       913880                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           913880                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       913880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       913880                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     51101019                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         51101019                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks            4                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total              4                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     51101023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     51101023                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000000                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total            4                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000000                       # mshr miss rate for WritebackClean accesses
system.l2.UpgradeReq_hits::.cpu0.data             246                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             329                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             381                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             267                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1223                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           773                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           591                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           480                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           552                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               2396                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      8994500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      4470500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data      4005500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data      4681000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     22151500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         1019                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          920                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          861                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          819                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             3619                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.758587                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.642391                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.557491                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.673993                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.662061                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 11635.834411                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7564.297800                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  8344.791667                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  8480.072464                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  9245.200334                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data            5                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data            6                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data           10                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total              31                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          763                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          586                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          474                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          542                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          2365                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     15288499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     11755998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      9579998                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     11208499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     47832994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.748773                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.636957                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.550523                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.661783                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.653495                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20037.351245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20061.430034                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20210.966245                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20679.887454                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20225.367442                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data           156                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           164                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           124                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                444                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          137                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          115                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data           88                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          130                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              470                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       348000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       669500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data       420000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data       692000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      2129500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          137                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          252                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          254                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            914                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.424354                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.349206                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.511811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.514223                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  2540.145985                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5821.739130                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4772.727273                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5323.076923                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4530.851064                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            3                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             4                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          134                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          114                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data           88                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          130                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          466                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      2862998                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      2349999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      1768500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      2596499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      9577996                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.978102                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.420664                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.349206                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.511811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.509847                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21365.656716                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20614.026316                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 20096.590909                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 19973.069231                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20553.639485                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            26972                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            25906                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            25427                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                103946                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          76116                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          62501                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          62582                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          62508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              263707                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   7931227999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   6747825500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   6667424500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   6577812000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27924289999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       103088                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        88407                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        88009                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        88149                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            367653                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.738359                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.706969                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.711086                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.709118                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.717271                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 104199.222227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107963.480584                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106539.012815                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 105231.522365                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105891.349107                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data        76116                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        62501                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        62582                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        62508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         263707                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   7170066502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   6122815500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   6041604500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   5952732000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25287218502                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.738359                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.706969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.711086                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.709118                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.717271                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 94199.202559                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97963.480584                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96539.012815                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 95231.522365                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95891.343430                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         10163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6033                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          5363                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          6841                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              28400                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        64117                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        10101                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        10326                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         9680                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            94224                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5265755500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    877530500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    931701500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    823570500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   7898558000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        74280                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        16134                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        15689                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        16521                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         122624                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.863180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.626069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.658168                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.585921                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.768398                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82127.290734                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 86875.606376                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 90228.694557                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 85079.597107                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83827.453727                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          333                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         2207                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         1983                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         2000                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          6523                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        63784                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7894                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8343                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         7680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        87701                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4609025527                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    645317001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    707646502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    610977503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   6572966533                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.858697                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.489277                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.531774                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.464863                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.715203                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72259.901025                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81747.783253                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 84819.189980                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 79554.362370                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74947.452515                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1192784                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1183018                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data      1190628                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data      1185113                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           4751543                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     13735224                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     13732522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data     13744049                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data     13730034                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        54941829                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1431476123413                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1431845477933                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 1432466587902                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 1431365867423                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 5727154056671                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     14928008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     14915540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data     14934677                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data     14915147                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      59693372                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.920098                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.920686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.920278                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.920543                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.920401                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 104219.350439                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 104266.752890                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 104224.496573                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 104250.715433                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104240.324010                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       268317                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       264584                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data       262935                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data       264268                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1060104                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     13466907                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     13467938                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data     13481114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data     13465766                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     53881725                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1280966884441                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1281600476964                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 1282180860425                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 1281157168954                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5125905390784                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.902124                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.902947                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.902672                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.902825                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.902642                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 95119.605745                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 95159.368640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 95109.414580                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 95141.796535                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95132.540593                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   111134464                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 103502841                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.073733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      31.418041                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.309464                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.117043                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.019321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.024461                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.019161                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        8.040507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.018579                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        8.033424                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.490907                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.004835                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.126829                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000302                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125382                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.125633                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000290                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.125522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1001127561                       # Number of tag accesses
system.l2.tags.data_accesses               1001127561                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       4082176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     866752704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        505216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     865945280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        533952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     866795328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        491520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     865804544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3470910720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      4082176                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       505216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       533952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       491520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5612864                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     46640000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        46640000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          63784                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       13543011                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       13530395                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8343                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data       13543677                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           7680                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data       13528196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            54232980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       728750                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             728750                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         10166152                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       2158539837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          1258178                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       2156529048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst          1329741                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data       2158645987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst          1224069                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data       2156178563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            8643871575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     10166152                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      1258178                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst      1329741                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst      1224069                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         13978140                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      116151121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            116151121                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      116151121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        10166152                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      2158539837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         1258178                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      2156529048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst         1329741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data      2158645987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst         1224069                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data      2156178563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           8760022696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    372963.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     63785.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  13449654.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7894.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  13438515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8343.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples  13452744.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      7680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples  13436805.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001351100750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        23283                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        23283                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            80642217                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             352597                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    54232981                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     728754                       # Number of write requests accepted
system.mem_ctrls.readBursts                  54232981                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   728754                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 367561                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                355791                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1782649                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329542                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            360438                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            315190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            373311                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            356166                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            383967                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            389975                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5287342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           6439370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          6792852                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          6017618                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5955324                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          6510559                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5558308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7012809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              4928                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             14142                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              5120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             24143                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             22285                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             33497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             42543                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             52246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             39878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            29306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24599                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            18578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            24419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            18580                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            18452                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       8.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1890590898565                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               269327100000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2900567523565                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35098.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                53848.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 46574048                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334482                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.46                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.68                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              54232981                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               728754                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  167321                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  348822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1036912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2884370                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6472048                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                11451786                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 8527674                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 6021104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 5366575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4749159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                3594378                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2226364                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                 605002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 274276                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  99714                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  39888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  11877                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  14424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  16767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  18909                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  20788                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  22112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  24018                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  24564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  25468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  25508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  25456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  25436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  25496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  25653                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   3588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1590                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    821                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    173                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     90                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     46                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     42                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7329845                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    473.578294                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   267.320594                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.767656                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2294951     31.31%     31.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1133030     15.46%     46.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       510541      6.97%     53.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       340797      4.65%     58.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       261798      3.57%     61.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       215033      2.93%     64.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       171745      2.34%     67.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       146828      2.00%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2255122     30.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7329845                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        23283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2313.507838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    463.273690                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   2446.244367                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         11954     51.34%     51.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           15      0.06%     51.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           13      0.06%     51.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047           68      0.29%     51.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2559          186      0.80%     52.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-3071          578      2.48%     55.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3583         1021      4.39%     59.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-4095         1559      6.70%     66.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4607         2113      9.08%     75.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-5119         1852      7.95%     83.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5631         1543      6.63%     89.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5632-6143         1300      5.58%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655          546      2.35%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6656-7167          280      1.20%     98.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7679          174      0.75%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7680-8191           61      0.26%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-8703           16      0.07%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8704-9215            3      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::9216-9727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         23283                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        23283                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.018554                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.017282                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.212768                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            23083     99.14%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               34      0.15%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              116      0.50%     99.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               35      0.15%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               14      0.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         23283                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             3447386880                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                23523904                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23869440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3470910784                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             46640256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      8585.29                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        59.44                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   8643.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    116.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        67.54                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    67.07                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.46                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  401545911500                       # Total gap between requests
system.mem_ctrls.avgGap                       7305.92                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      4082240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    860777856                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       505216                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    860064960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       533952                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    860975616                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       491520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    859955520                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23869440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 10166311.134203977883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 2143660221.233692169189                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 1258177.629433349473                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 2141884842.387193918228                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 1329741.064398585586                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 2144152717.924210309982                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 1224069.444394239224                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 2141612295.674965381622                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 59443872.393395237625                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        63785                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     13543011                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     13530395                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8343                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data     13543677                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         7680                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data     13528196                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       728754                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1969339750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 724473807513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    314261500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 724588367510                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    357817750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 724523869275                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    289149000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 724050911267                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 10020694084250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30874.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53494.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     39810.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     53552.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     42888.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     53495.36                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     37649.61                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     53521.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13750448.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          46242952560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          24578708385                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        353959659480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1180022760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     31697599440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     182380569840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        609967200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       640649479665                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1595.457871                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    164453000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  13408460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 387972932500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6092169300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3238053390                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         30639432180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          766828440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     31697599440.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     177429908940                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4778944800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       254642936490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        634.156571                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  10777484250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  13408460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 377359901250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1716                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          859                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    9356608.265425                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   13454007.505085                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          859    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     69343500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            859                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   393508519000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8037326500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      2216592                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2216592                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      2216592                       # number of overall hits
system.cpu1.icache.overall_hits::total        2216592                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        17132                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         17132                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        17132                       # number of overall misses
system.cpu1.icache.overall_misses::total        17132                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1040103000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1040103000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1040103000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1040103000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      2233724                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2233724                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      2233724                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2233724                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007670                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007670                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007670                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007670                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 60711.125379                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60711.125379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 60711.125379                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60711.125379                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          193                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    27.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        16134                       # number of writebacks
system.cpu1.icache.writebacks::total            16134                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          998                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          998                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          998                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          998                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        16134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        16134                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        16134                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        16134                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    975614500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    975614500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    975614500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    975614500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007223                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007223                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007223                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007223                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 60469.474402                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60469.474402                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 60469.474402                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60469.474402                       # average overall mshr miss latency
system.cpu1.icache.replacements                 16134                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      2216592                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2216592                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        17132                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        17132                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1040103000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1040103000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      2233724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2233724                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007670                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 60711.125379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60711.125379                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          998                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          998                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        16134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        16134                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    975614500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    975614500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007223                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 60469.474402                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60469.474402                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2290385                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            16166                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           141.679141                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4483582                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4483582                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     13347437                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        13347437                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     13347437                       # number of overall hits
system.cpu1.dcache.overall_hits::total       13347437                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     23826129                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      23826129                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     23826129                       # number of overall misses
system.cpu1.dcache.overall_misses::total     23826129                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2060518454339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2060518454339                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2060518454339                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2060518454339                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     37173566                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     37173566                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     37173566                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     37173566                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.640943                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.640943                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.640943                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.640943                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 86481.461354                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 86481.461354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 86481.461354                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 86481.461354                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    675847794                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        79138                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         13741731                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1115                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    49.182144                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    70.975785                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     15004224                       # number of writebacks
system.cpu1.dcache.writebacks::total         15004224                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      8820988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      8820988                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      8820988                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      8820988                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     15005141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15005141                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     15005141                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15005141                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1482315327011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1482315327011                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1482315327011                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1482315327011                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.403651                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.403651                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.403651                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.403651                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 98787.164147                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 98787.164147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 98787.164147                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 98787.164147                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15004223                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     12519779                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       12519779                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     23362139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     23362139                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2029262062000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2029262062000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     35881918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     35881918                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.651084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.651084                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 86861.141525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 86861.141525                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8439894                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8439894                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     14922245                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     14922245                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1475440670500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1475440670500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.415871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.415871                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 98875.247692                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 98875.247692                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       827658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        827658                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       463990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       463990                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  31256392339                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  31256392339                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1291648                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1291648                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.359223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.359223                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 67364.366342                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 67364.366342                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       381094                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       381094                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        82896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        82896                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   6874656511                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   6874656511                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.064178                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.064178                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 82931.100548                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 82931.100548                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3138                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          782                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          782                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     23462000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     23462000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         3920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3920                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.199490                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.199490                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 30002.557545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 30002.557545                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          348                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          348                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          434                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          434                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2134000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.110714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.110714                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  4917.050691                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  4917.050691                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         1491                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1491                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1407                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1407                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      9741000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      9741000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         2898                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         2898                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.485507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.485507                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6923.240938                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6923.240938                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1364                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1364                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      8552000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      8552000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.470669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.470669                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6269.794721                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6269.794721                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1665000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1665000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1490000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1075                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1075                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        11084                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        11084                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    494318000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    494318000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data        12159                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total        12159                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.911588                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.911588                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 44597.437748                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 44597.437748                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        11082                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        11082                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    483234000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    483234000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.911424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.911424                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 43605.305901                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 43605.305901                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.895006                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           28372712                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15013738                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             1.889783                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.895006                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996719                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         89398794                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        89398794                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 401545845500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          59844678                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate           13                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1642630                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     59275212                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       102774027                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           13363                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          4710                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          18073                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          546                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          546                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           378584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          378584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        122624                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     59722069                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       222838                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     45113511                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        48402                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     45027500                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        47067                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     45082805                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        49563                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     45027482                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             180619168                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9507712                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1924228160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2065152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1920522816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      2008192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side   1922912000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2114688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side   1920496576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             7703855296                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       103556491                       # Total snoops (count)
system.tol2bus.snoopTraffic                  49211136                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        163745068                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.422746                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.576603                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              101222685     61.82%     61.82% # Request fanout histogram
system.tol2bus.snoop_fanout::1               56333344     34.40%     96.22% # Request fanout histogram
system.tol2bus.snoop_fanout::2                5707144      3.49%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 452607      0.28%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  29288      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          163745068                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       120405226769                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             30.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       22695556153                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          24562857                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy       22669320025                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          25817793                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       22712556946                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         111647443                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       22668891262                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          25341132                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
