{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1563985770886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1563985770902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 24 10:29:30 2019 " "Processing started: Wed Jul 24 10:29:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1563985770902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985770902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab12_2 -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab12_2 -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985770902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1563985771511 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1563985771511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "char_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file char_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_decoder-char_decoder_arch " "Found design unit 1: char_decoder-char_decoder_arch" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/char_decoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785621 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_decoder " "Found entity 1: char_decoder" {  } { { "char_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/char_decoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_2ton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_2ton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_2ton-clock_div_2ton_arch " "Found design unit 1: clock_div_2ton-clock_div_2ton_arch" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/clock_div_2ton.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785621 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_2ton " "Found entity 1: clock_div_2ton" {  } { { "clock_div_2ton.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/clock_div_2ton.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_div_prec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_div_prec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div_prec-clock_div_prec_arch " "Found design unit 1: clock_div_prec-clock_div_prec_arch" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/clock_div_prec.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_div_prec " "Found entity 1: clock_div_prec" {  } { { "clock_div_prec.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/clock_div_prec.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/dflipflop.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/dflipflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_64x8_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_64x8_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom_64x8_sync-rom_64x8_sync_arch " "Found design unit 1: rom_64x8_sync-rom_64x8_sync_arch" {  } { { "rom_64x8_sync.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/rom_64x8_sync.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom_64x8_sync " "Found entity 1: rom_64x8_sync" {  } { { "rom_64x8_sync.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/rom_64x8_sync.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top-top_arch " "Found design unit 1: top-top_arch" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""} { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "twos_comp_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file twos_comp_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 twos_comp_decoder-twos_comp_decoder_arch " "Found design unit 1: twos_comp_decoder-twos_comp_decoder_arch" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785653 ""} { "Info" "ISGN_ENTITY_NAME" "1 twos_comp_decoder " "Found entity 1: twos_comp_decoder" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1563985785653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785653 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "carry top.vhd(31) " "Verilog HDL or VHDL warning at top.vhd(31): object \"carry\" assigned a value but never read" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top"}
{ "Warning" "WVRFX_VHDL_2050_UNCONVERTED" "SW top.vhd(55) " "VHDL warning at top.vhd(55): sensitivity list already contains SW" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 55 0 0 } }  } 0 10812 "VHDL warning at %2!s!: sensitivity list already contains %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] top.vhd(8) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at top.vhd(8)" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "twos_comp_decoder twos_comp_decoder:C0 " "Elaborating entity \"twos_comp_decoder\" for hierarchy \"twos_comp_decoder:C0\"" {  } { { "top.vhd" "C0" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "MAG_OUT twos_comp_decoder.vhd(15) " "VHDL Process Statement warning at twos_comp_decoder.vhd(15): inferring latch(es) for signal or variable \"MAG_OUT\", which holds its previous value in one or more paths through the process" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SIGN_OUT twos_comp_decoder.vhd(15) " "VHDL Process Statement warning at twos_comp_decoder.vhd(15): inferring latch(es) for signal or variable \"SIGN_OUT\", which holds its previous value in one or more paths through the process" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[0\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[0\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[1\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[1\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[2\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[2\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[3\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[3\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[4\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[4\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[5\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[5\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SIGN_OUT\[6\] twos_comp_decoder.vhd(15) " "Inferred latch for \"SIGN_OUT\[6\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[0\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[0\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[1\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[1\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[2\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[2\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[3\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[3\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[4\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[4\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[5\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[5\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "MAG_OUT\[6\] twos_comp_decoder.vhd(15) " "Inferred latch for \"MAG_OUT\[6\]\" at twos_comp_decoder.vhd(15)" {  } { { "twos_comp_decoder.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/twos_comp_decoder.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985785684 "|top|twos_comp_decoder:C0"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "top.vhd" "" { Text "C:/Users/tWin/Desktop/lab12_2/top.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1563985786281 "|top|HEX5[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1563985786281 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1563985786359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1563985786718 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1563985786718 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "86 " "Implemented 86 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1563985786796 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1563985786796 ""} { "Info" "ICUT_CUT_TM_LCELLS" "26 " "Implemented 26 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1563985786796 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1563985786796 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1563985786843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 24 10:29:46 2019 " "Processing ended: Wed Jul 24 10:29:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1563985786843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1563985786843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1563985786843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1563985786843 ""}
