@article{chen2010tvlsi,
 author = {Yiran Chen and Hai Li and Cheng-Kok Koh and Guangyu Sun and Jing Li and Yuan Xie and Kaushik Roy},
 doi = {10.1109/TVLSI.2009.2026280},
 issn = {1063-8210},
 journal = {IEEE Transactions on Very Large Scale Integration (VLSI) Systems},
 keywords = {journal, adders,digital arithmetic,integrated circuit design,logic design,IC design,NBTI tolerance,circuit delay,digital arithmetic,logic design,negative bias temperature instability,variable-latency adder designs,word length 64 bit,Adders,Circuits,Clocks,Delay,Negative bias temperature instability,Niobium compounds,Sun,Throughput,Titanium compounds,Very large scale integration,Digital arithmetic,IC design,logic design},
 month = {Nov},
 number = {11},
 pages = {1621--1624},
 title = {Variable-Latency Adder ({VL-Adder}) Designs for Low Power and {NBTI} Tolerance},
 volume = {18},
 year = {2010}
}

