

================================================================
== Vitis HLS Report for 'gesvdj_2D_double_16_1_16_s'
================================================================
* Date:           Tue Apr 30 21:48:12 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        Principal_Component_Analysis.prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.541 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |   max  |   Type  |
    +---------+---------+-----------+----------+-------+--------+---------+
    |    13934|   415008|  46.442 us|  1.383 ms|  13934|  415008|       no|
    +---------+---------+-----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------+-----------------------------+---------+---------+-----------+----------+-------+--------+---------+
        |                                       |                             |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
        |                Instance               |            Module           |   min   |   max   |    min    |    max   |  min  |   max  |   Type  |
        +---------------------------------------+-----------------------------+---------+---------+-----------+----------+-------+--------+---------+
        |grp_Jacobi_svd_double_16_1_16_s_fu_85  |Jacobi_svd_double_16_1_16_s  |    13670|   414744|  45.562 us|  1.382 ms|  13670|  414744|       no|
        +---------------------------------------+-----------------------------+---------+---------+-----------+----------+-------+--------+---------+

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop_init_I_Loop_init_J  |      261|      261|         7|          1|          1|   256|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      111|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        2|     40|    31613|    11587|     0|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|      172|     -|
|Register             |        -|      -|      168|       32|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        2|     40|    31781|    11902|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      1|        3|        2|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |                Instance               |            Module           | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |grp_Jacobi_svd_double_16_1_16_s_fu_85  |Jacobi_svd_double_16_1_16_s  |        2|  40|  31613|  11587|    0|
    |sitodp_32ns_64_5_no_dsp_1_U232         |sitodp_32ns_64_5_no_dsp_1    |        0|   0|      0|      0|    0|
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+
    |Total                                  |                             |        2|  40|  31613|  11587|    0|
    +---------------------------------------+-----------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln1079_1_fu_121_p2     |         +|   0|  0|  16|           9|           1|
    |add_ln1079_fu_133_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1082_fu_189_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln1085_fu_177_p2       |         +|   0|  0|  15|           8|           8|
    |icmp_ln1079_fu_115_p2      |      icmp|   0|  0|  17|           9|          10|
    |icmp_ln1082_fu_139_p2      |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln1085_fu_183_p2      |      icmp|   0|  0|  12|           5|           5|
    |select_ln1079_1_fu_153_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln1079_fu_145_p3    |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1    |       xor|   0|  0|   2|           2|           1|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 111|          51|          41|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |dataU_out_address0       |  14|          3|    8|         24|
    |dataU_out_ce0            |  14|          3|    1|          3|
    |dataU_out_ce1            |   9|          2|    1|          2|
    |dataU_out_d0             |  14|          3|   64|        192|
    |dataU_out_we0            |  14|          3|    1|          3|
    |dataU_out_we1            |   9|          2|    1|          2|
    |grp_fu_267_ce            |   9|          2|    1|          2|
    |grp_fu_271_ce            |   9|          2|    1|          2|
    |grp_fu_275_ce            |   9|          2|    1|          2|
    |indvar_flatten_fu_62     |   9|          2|    9|         18|
    |j_fu_54                  |   9|          2|    5|         10|
    |r_fu_58                  |   9|          2|    5|         10|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 172|         37|  101|        279|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+----+----+-----+-----------+
    |                        Name                        | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------+----+----+-----+-----------+
    |add_ln1085_reg_247                                  |   8|   0|    8|          0|
    |ap_CS_fsm                                           |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                             |   1|   0|    1|          0|
    |conv_reg_262                                        |  64|   0|   64|          0|
    |grp_Jacobi_svd_double_16_1_16_s_fu_85_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln1085_reg_252                                 |   1|   0|    1|          0|
    |indvar_flatten_fu_62                                |   9|   0|    9|          0|
    |j_fu_54                                             |   5|   0|    5|          0|
    |r_fu_58                                             |   5|   0|    5|          0|
    |add_ln1085_reg_247                                  |  64|  32|    8|          0|
    +----------------------------------------------------+----+----+-----+-----------+
    |Total                                               | 168|  32|  112|          0|
    +----------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+---------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_709_p_din0    |  out|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_709_p_din1    |  out|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_709_p_opcode  |  out|    5|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_709_p_dout0   |   in|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_709_p_ce      |  out|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_713_p_din0    |  out|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_713_p_din1    |  out|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_713_p_dout0   |   in|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_713_p_ce      |  out|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_717_p_din0    |  out|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_717_p_din1    |  out|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_717_p_dout0   |   in|   64|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|grp_fu_717_p_ce      |  out|    1|  ap_ctrl_hs|  gesvdj_2D<double, 16, 1, 16>|  return value|
|dataA_address0       |  out|    8|   ap_memory|                         dataA|         array|
|dataA_ce0            |  out|    1|   ap_memory|                         dataA|         array|
|dataA_we0            |  out|    1|   ap_memory|                         dataA|         array|
|dataA_d0             |  out|   64|   ap_memory|                         dataA|         array|
|dataA_q0             |   in|   64|   ap_memory|                         dataA|         array|
|dataA_address1       |  out|    8|   ap_memory|                         dataA|         array|
|dataA_ce1            |  out|    1|   ap_memory|                         dataA|         array|
|dataA_we1            |  out|    1|   ap_memory|                         dataA|         array|
|dataA_d1             |  out|   64|   ap_memory|                         dataA|         array|
|dataA_q1             |   in|   64|   ap_memory|                         dataA|         array|
|dataU_out_address0   |  out|    8|   ap_memory|                     dataU_out|         array|
|dataU_out_ce0        |  out|    1|   ap_memory|                     dataU_out|         array|
|dataU_out_we0        |  out|    1|   ap_memory|                     dataU_out|         array|
|dataU_out_d0         |  out|   64|   ap_memory|                     dataU_out|         array|
|dataU_out_q0         |   in|   64|   ap_memory|                     dataU_out|         array|
|dataU_out_address1   |  out|    8|   ap_memory|                     dataU_out|         array|
|dataU_out_ce1        |  out|    1|   ap_memory|                     dataU_out|         array|
|dataU_out_we1        |  out|    1|   ap_memory|                     dataU_out|         array|
|dataU_out_d1         |  out|   64|   ap_memory|                     dataU_out|         array|
|dataU_out_q1         |   in|   64|   ap_memory|                     dataU_out|         array|
|lda                  |   in|   32|     ap_none|                           lda|        scalar|
+---------------------+-----+-----+------------+------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 9 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 2 
9 --> 10 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 12 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataU_out, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %dataA, i64 666, i64 31, i64 18446744073709551615"   --->   Operation 15 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lda_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %lda" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1075]   --->   Operation 16 'read' 'lda_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i9 0, i9 %indvar_flatten"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln1079 = store i5 0, i5 %r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 18 'store' 'store_ln1079' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln1082 = store i5 0, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 19 'store' 'store_ln1082' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln1079 = br void %for.inc" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 20 'br' 'br_ln1079' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.07>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i9 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 21 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.71ns)   --->   "%icmp_ln1079 = icmp_eq  i9 %indvar_flatten_load, i9 256" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 22 'icmp' 'icmp_ln1079' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.71ns)   --->   "%add_ln1079_1 = add i9 %indvar_flatten_load, i9 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 23 'add' 'add_ln1079_1' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln1079 = br i1 %icmp_ln1079, void %for.inc14, void %for.end16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 24 'br' 'br_ln1079' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 25 'load' 'j_load' <Predicate = (!icmp_ln1079)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%r_load = load i5 %r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 26 'load' 'r_load' <Predicate = (!icmp_ln1079)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.70ns)   --->   "%add_ln1079 = add i5 %r_load, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 27 'add' 'add_ln1079' <Predicate = (!icmp_ln1079)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.70ns)   --->   "%icmp_ln1082 = icmp_eq  i5 %j_load, i5 16" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 28 'icmp' 'icmp_ln1082' <Predicate = (!icmp_ln1079)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln1079 = select i1 %icmp_ln1082, i5 0, i5 %j_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 29 'select' 'select_ln1079' <Predicate = (!icmp_ln1079)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.27ns)   --->   "%select_ln1079_1 = select i1 %icmp_ln1082, i5 %add_ln1079, i5 %r_load" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 30 'select' 'select_ln1079_1' <Predicate = (!icmp_ln1079)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1085 = trunc i5 %select_ln1079_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 31 'trunc' 'trunc_ln1085' <Predicate = (!icmp_ln1079)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln1085, i4 0" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 32 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln1079)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1085_1 = zext i5 %select_ln1079" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 33 'zext' 'zext_ln1085_1' <Predicate = (!icmp_ln1079)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln1085 = add i8 %tmp, i8 %zext_ln1085_1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 34 'add' 'add_ln1085' <Predicate = (!icmp_ln1079)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.70ns)   --->   "%icmp_ln1085 = icmp_eq  i5 %select_ln1079_1, i5 %select_ln1079" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 35 'icmp' 'icmp_ln1085' <Predicate = (!icmp_ln1079)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.70ns)   --->   "%add_ln1082 = add i5 %select_ln1079, i5 1" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 36 'add' 'add_ln1082' <Predicate = (!icmp_ln1079)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln1079 = store i9 %add_ln1079_1, i9 %indvar_flatten" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 37 'store' 'store_ln1079' <Predicate = (!icmp_ln1079)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln1079 = store i5 %select_ln1079_1, i5 %r" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1079]   --->   Operation 38 'store' 'store_ln1079' <Predicate = (!icmp_ln1079)> <Delay = 0.38>
ST_2 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln1082 = store i5 %add_ln1082, i5 %j" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 39 'store' 'store_ln1082' <Predicate = (!icmp_ln1079)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln1085 = zext i1 %icmp_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 40 'zext' 'zext_ln1085' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [5/5] (2.21ns)   --->   "%conv = sitodp i32 %zext_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 41 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.21>
ST_4 : Operation 42 [4/5] (2.21ns)   --->   "%conv = sitodp i32 %zext_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 42 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.21>
ST_5 : Operation 43 [3/5] (2.21ns)   --->   "%conv = sitodp i32 %zext_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 43 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.21>
ST_6 : Operation 44 [2/5] (2.21ns)   --->   "%conv = sitodp i32 %zext_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 44 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.21>
ST_7 : Operation 45 [1/5] (2.21ns)   --->   "%conv = sitodp i32 %zext_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 45 'sitodp' 'conv' <Predicate = true> <Delay = 2.21> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 4> <II = 1> <Delay = 2.21> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.23>
ST_8 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Loop_init_I_Loop_init_J_str"   --->   Operation 46 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 47 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 47 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln1085_2 = zext i8 %add_ln1085" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 48 'zext' 'zext_ln1085_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 49 [1/1] (0.00ns)   --->   "%dataU_out_addr = getelementptr i64 %dataU_out, i64 0, i64 %zext_ln1085_2" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 49 'getelementptr' 'dataU_out_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 50 [1/1] (0.00ns)   --->   "%specpipeline_ln1084 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1084]   --->   Operation 50 'specpipeline' 'specpipeline_ln1084' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 51 [1/1] (2.23ns)   --->   "%store_ln1085 = store i64 %conv, i8 %dataU_out_addr" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1085]   --->   Operation 51 'store' 'store_ln1085' <Predicate = true> <Delay = 2.23> <CoreInst = "RAM_T2P_URAM">   --->   Core 100 'RAM_T2P_URAM' <Latency = 1> <II = 1> <Delay = 2.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_8 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln1082 = br void %for.inc" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1082]   --->   Operation 52 'br' 'br_ln1082' <Predicate = true> <Delay = 0.00>

State 9 <SV = 2> <Delay = 1.98>
ST_9 : Operation 53 [2/2] (1.98ns)   --->   "%call_ln1088 = call void @Jacobi_svd<double, 16, 1, 16>, i64 %dataA, i64 %dataU_out, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1088]   --->   Operation 53 'call' 'call_ln1088' <Predicate = true> <Delay = 1.98> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 3> <Delay = 0.00>
ST_10 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln1088 = call void @Jacobi_svd<double, 16, 1, 16>, i64 %dataA, i64 %dataU_out, i32 %lda_read" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1088]   --->   Operation 54 'call' 'call_ln1088' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%ret_ln1090 = ret" [C:/Vitis_Libraries/quantitative_finance/L1/tests/pca/../../../../solver/L2/include/hw/MatrixDecomposition/gesvdj.hpp:1090]   --->   Operation 55 'ret' 'ret_ln1090' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dataA]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ dataU_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ lda]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                     (alloca           ) [ 01111111100]
r                     (alloca           ) [ 01111111100]
indvar_flatten        (alloca           ) [ 01111111100]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
specmemcore_ln0       (specmemcore      ) [ 00000000000]
lda_read              (read             ) [ 00111111111]
store_ln0             (store            ) [ 00000000000]
store_ln1079          (store            ) [ 00000000000]
store_ln1082          (store            ) [ 00000000000]
br_ln1079             (br               ) [ 00000000000]
indvar_flatten_load   (load             ) [ 00000000000]
icmp_ln1079           (icmp             ) [ 00111111100]
add_ln1079_1          (add              ) [ 00000000000]
br_ln1079             (br               ) [ 00000000000]
j_load                (load             ) [ 00000000000]
r_load                (load             ) [ 00000000000]
add_ln1079            (add              ) [ 00000000000]
icmp_ln1082           (icmp             ) [ 00000000000]
select_ln1079         (select           ) [ 00000000000]
select_ln1079_1       (select           ) [ 00000000000]
trunc_ln1085          (trunc            ) [ 00000000000]
tmp                   (bitconcatenate   ) [ 00000000000]
zext_ln1085_1         (zext             ) [ 00000000000]
add_ln1085            (add              ) [ 00111111100]
icmp_ln1085           (icmp             ) [ 00110000000]
add_ln1082            (add              ) [ 00000000000]
store_ln1079          (store            ) [ 00000000000]
store_ln1079          (store            ) [ 00000000000]
store_ln1082          (store            ) [ 00000000000]
zext_ln1085           (zext             ) [ 00101111000]
conv                  (sitodp           ) [ 00100000100]
specloopname_ln0      (specloopname     ) [ 00000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000]
zext_ln1085_2         (zext             ) [ 00000000000]
dataU_out_addr        (getelementptr    ) [ 00000000000]
specpipeline_ln1084   (specpipeline     ) [ 00000000000]
store_ln1085          (store            ) [ 00000000000]
br_ln1082             (br               ) [ 00000000000]
call_ln1088           (call             ) [ 00000000000]
ret_ln1090            (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dataA">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataA"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dataU_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dataU_out"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lda">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lda"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Loop_init_I_Loop_init_J_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Jacobi_svd<double, 16, 1, 16>"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="r_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="lda_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="lda_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="dataU_out_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="8" slack="0"/>
<pin id="76" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dataU_out_addr/8 "/>
</bind>
</comp>

<comp id="79" class="1004" name="store_ln1085_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="8" slack="0"/>
<pin id="81" dir="0" index="1" bw="64" slack="1"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1085/8 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_Jacobi_svd_double_16_1_16_s_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="0" slack="0"/>
<pin id="87" dir="0" index="1" bw="64" slack="0"/>
<pin id="88" dir="0" index="2" bw="64" slack="0"/>
<pin id="89" dir="0" index="3" bw="32" slack="2"/>
<pin id="90" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1088/9 "/>
</bind>
</comp>

<comp id="94" class="1004" name="grp_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln0_store_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="1" slack="0"/>
<pin id="99" dir="0" index="1" bw="9" slack="0"/>
<pin id="100" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="store_ln1079_store_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="5" slack="0"/>
<pin id="105" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1079/1 "/>
</bind>
</comp>

<comp id="107" class="1004" name="store_ln1082_store_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="1" slack="0"/>
<pin id="109" dir="0" index="1" bw="5" slack="0"/>
<pin id="110" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1082/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten_load_load_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="9" slack="1"/>
<pin id="114" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="icmp_ln1079_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="9" slack="0"/>
<pin id="117" dir="0" index="1" bw="9" slack="0"/>
<pin id="118" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1079/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="add_ln1079_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="9" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1079_1/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="j_load_load_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="1"/>
<pin id="129" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="r_load_load_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="add_ln1079_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1079/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="icmp_ln1082_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="5" slack="0"/>
<pin id="142" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1082/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="select_ln1079_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="5" slack="0"/>
<pin id="148" dir="0" index="2" bw="5" slack="0"/>
<pin id="149" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1079/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="select_ln1079_1_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="5" slack="0"/>
<pin id="156" dir="0" index="2" bw="5" slack="0"/>
<pin id="157" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1079_1/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln1085_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="5" slack="0"/>
<pin id="163" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln1085/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="8" slack="0"/>
<pin id="167" dir="0" index="1" bw="4" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln1085_1_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1085_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln1085_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="5" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="6"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1085/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="icmp_ln1085_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="5" slack="0"/>
<pin id="185" dir="0" index="1" bw="5" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1085/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="add_ln1082_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1082/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln1079_store_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="9" slack="0"/>
<pin id="197" dir="0" index="1" bw="9" slack="1"/>
<pin id="198" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1079/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="store_ln1079_store_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="5" slack="0"/>
<pin id="202" dir="0" index="1" bw="5" slack="1"/>
<pin id="203" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1079/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="store_ln1082_store_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="5" slack="1"/>
<pin id="208" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1082/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="zext_ln1085_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1085/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="zext_ln1085_2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="6"/>
<pin id="216" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1085_2/8 "/>
</bind>
</comp>

<comp id="218" class="1005" name="j_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="5" slack="0"/>
<pin id="220" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="225" class="1005" name="r_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="5" slack="0"/>
<pin id="227" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="232" class="1005" name="indvar_flatten_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="9" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="239" class="1005" name="lda_read_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="2"/>
<pin id="241" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="lda_read "/>
</bind>
</comp>

<comp id="247" class="1005" name="add_ln1085_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="8" slack="6"/>
<pin id="249" dir="1" index="1" bw="8" slack="6"/>
</pin_list>
<bind>
<opset="add_ln1085 "/>
</bind>
</comp>

<comp id="252" class="1005" name="icmp_ln1085_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="1"/>
<pin id="254" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln1085 "/>
</bind>
</comp>

<comp id="257" class="1005" name="zext_ln1085_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1085 "/>
</bind>
</comp>

<comp id="262" class="1005" name="conv_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="1"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="267" class="1004" name="grp_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="269" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="274" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0/5 tmpMul1/6 tmpMul0_4/7 tmpMul1_4/8 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="278" dir="1" index="2" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmpMul0_5/5 tmpMul1_5/6 tmpMul0_6/7 tmpMul1_6/8 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="16" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="92"><net_src comp="0" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="85" pin=2"/></net>

<net id="101"><net_src comp="18" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="20" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="119"><net_src comp="112" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="125"><net_src comp="112" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="126"><net_src comp="24" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="137"><net_src comp="130" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="138"><net_src comp="26" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="143"><net_src comp="127" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="28" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="139" pin="2"/><net_sink comp="145" pin=0"/></net>

<net id="151"><net_src comp="20" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="152"><net_src comp="127" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="158"><net_src comp="139" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="133" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="160"><net_src comp="130" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="164"><net_src comp="153" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="30" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="32" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="176"><net_src comp="145" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="181"><net_src comp="165" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="187"><net_src comp="153" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="145" pin="3"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="145" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="26" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="199"><net_src comp="121" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="204"><net_src comp="153" pin="3"/><net_sink comp="200" pin=0"/></net>

<net id="209"><net_src comp="189" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="210" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="217"><net_src comp="214" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="221"><net_src comp="54" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="223"><net_src comp="218" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="224"><net_src comp="218" pin="1"/><net_sink comp="205" pin=1"/></net>

<net id="228"><net_src comp="58" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="102" pin=1"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="235"><net_src comp="62" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="237"><net_src comp="232" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="238"><net_src comp="232" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="242"><net_src comp="66" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="85" pin=3"/></net>

<net id="250"><net_src comp="177" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="251"><net_src comp="247" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="255"><net_src comp="183" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="260"><net_src comp="210" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="265"><net_src comp="94" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="79" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: dataA | {9 10 }
	Port: dataU_out | {8 9 10 }
 - Input state : 
	Port: gesvdj_2D<double, 16, 1, 16> : dataA | {9 10 }
	Port: gesvdj_2D<double, 16, 1, 16> : dataU_out | {9 10 }
	Port: gesvdj_2D<double, 16, 1, 16> : lda | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln1079 : 1
		store_ln1082 : 1
	State 2
		icmp_ln1079 : 1
		add_ln1079_1 : 1
		br_ln1079 : 2
		add_ln1079 : 1
		icmp_ln1082 : 1
		select_ln1079 : 2
		select_ln1079_1 : 2
		trunc_ln1085 : 3
		tmp : 4
		zext_ln1085_1 : 3
		add_ln1085 : 5
		icmp_ln1085 : 3
		add_ln1082 : 3
		store_ln1079 : 2
		store_ln1079 : 3
		store_ln1082 : 4
	State 3
		conv : 1
	State 4
	State 5
	State 6
	State 7
	State 8
		dataU_out_addr : 1
		store_ln1085 : 2
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_Jacobi_svd_double_16_1_16_s_fu_85 |    2    |    88   | 22.3693 |  17660  |   9112  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   dmul   |               grp_fu_271              |    0    |    8    |    0    |   388   |   127   |    0    |
|          |               grp_fu_275              |    0    |    8    |    0    |   388   |   127   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          add_ln1079_1_fu_121          |    0    |    0    |    0    |    0    |    16   |    0    |
|    add   |           add_ln1079_fu_133           |    0    |    0    |    0    |    0    |    12   |    0    |
|          |           add_ln1085_fu_177           |    0    |    0    |    0    |    0    |    15   |    0    |
|          |           add_ln1082_fu_189           |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |           icmp_ln1079_fu_115          |    0    |    0    |    0    |    0    |    16   |    0    |
|   icmp   |           icmp_ln1082_fu_139          |    0    |    0    |    0    |    0    |    12   |    0    |
|          |           icmp_ln1085_fu_183          |    0    |    0    |    0    |    0    |    12   |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|  select  |          select_ln1079_fu_145         |    0    |    0    |    0    |    0    |    5    |    0    |
|          |         select_ln1079_1_fu_153        |    0    |    0    |    0    |    0    |    5    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |          lda_read_read_fu_66          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|  sitodp  |               grp_fu_94               |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |          trunc_ln1085_fu_161          |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|bitconcatenate|               tmp_fu_165              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|          |          zext_ln1085_1_fu_173         |    0    |    0    |    0    |    0    |    0    |    0    |
|   zext   |           zext_ln1085_fu_210          |    0    |    0    |    0    |    0    |    0    |    0    |
|          |          zext_ln1085_2_fu_214         |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   dcmp   |               grp_fu_267              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                       |    2    |   104   | 22.3693 |  18436  |   9471  |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  add_ln1085_reg_247  |    8   |
|     conv_reg_262     |   64   |
|  icmp_ln1085_reg_252 |    1   |
|indvar_flatten_reg_232|    9   |
|       j_reg_218      |    5   |
|   lda_read_reg_239   |   32   |
|       r_reg_225      |    5   |
|  zext_ln1085_reg_257 |   32   |
+----------------------+--------+
|         Total        |   156  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_94 |  p0  |   2  |   1  |    2   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |    2   ||  0.387  ||    9    |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    2   |   104  |   22   |  18436 |  9471  |    0   |
|   Memory  |    -   |    -   |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   156  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |   104  |   22   |  18592 |  9480  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
