#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Jun 15 17:19:16 2021
# Process ID: 15204
# Current directory: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13380 D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.xpr
# Log file: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/vivado.log
# Journal file: D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.xpr}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 870.559 ; gain = 249.750
update_compile_order -fileset sources_1
current_fileset -simset [ get_filesets sim_1 ]
delete_fileset [ get_filesets sim_2 ]
file delete -force {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2}
export_ip_user_files -of_objects  [get_files {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/dv/top.v}}] -no_script -reset -force -quiet
remove_files  {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/dv/top.v}}
file delete -force {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/dv/top.v}
export_ip_user_files -of_objects  [get_files {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_1/new/testASCII.v}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_1/new/testASCII.v}}
file delete -force {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_1/new/testASCII.v}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/dv/top.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
-------- MD5 TEST 1 --------
 MD5 TEST 1: PASSED
-------- MD5 TEST 2 --------
 MD5 TEST 2: FAILED
-------- MD5 TEST 3 --------
 MD5 TEST 3: PASSED
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 949.484 ; gain = 18.297
create_fileset -simset sim_2
set_property SOURCE_SET sources_1 [get_filesets sim_2]
file mkdir {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new}
close [ open {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v} w ]
add_files -fileset sim_2 {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v}}
update_compile_order -fileset sim_2
move_files -fileset sim_1 [get_files  {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v}}]
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
-------- MD5 TEST 1 --------
 MD5 TEST 1: PASSED
-------- MD5 TEST 2 --------
 MD5 TEST 2: FAILED
-------- MD5 TEST 3 --------
 MD5 TEST 3: PASSED
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 996.066 ; gain = 0.000
current_fileset -simset [ get_filesets sim_2 ]
set_property top testASCII [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
update_compile_order -fileset sim_2
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pass' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
move_files -fileset sim_2 [get_files  {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v}}]
update_compile_order -fileset sim_2
move_files [get_files  {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v}}]
update_compile_order -fileset sources_1
move_files [get_files  {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v}}]
update_compile_order -fileset sources_1
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pass' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'pass' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'wrap' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v:11]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1048.926 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1048.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1048.926 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1072.969 ; gain = 23.277
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
122
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1110.109 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.117 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [SIM-utils-54] Inspecting design source files for 'testASCII' in fileset 'sim_2'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xvlog --incr --relax -prj testASCII_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_2/new/testASCII.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testASCII
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testASCII_behav xil_defaultlib.testASCII xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.testASCII
Compiling module xil_defaultlib.glbl
Built simulation snapshot testASCII_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_2/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testASCII_behav -key {Behavioral:sim_2:Functional:testASCII} -tclbatch {testASCII.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source testASCII.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testASCII_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1128.117 ; gain = 0.000
create_fileset -simset sim_3
set_property SOURCE_SET sources_1 [get_filesets sim_3]
file mkdir {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new}
close [ open {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v} w ]
add_files -fileset sim_3 {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v}}
update_compile_order -fileset sim_3
set_property top passwordGenTest [get_filesets sim_3]
set_property top_lib xil_defaultlib [get_filesets sim_3]
update_compile_order -fileset sim_3
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sources_1\imports\pancham-0.5\dv\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_2\new\testASCII.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_1\new\testASCII.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sources_1\new\ASCIICounter.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_3\new\passwordGenTest.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sources_1\new\PassGen.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_fileset -simset [ get_filesets sim_3 ]
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 1 for port 'enable' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v:12]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out1' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out2' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 8 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v:12]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out1' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:34]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'out2' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:35]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:35]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1140.562 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1140.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:34]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:35]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1140.562 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1141.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1141.543 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 3000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 3000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1146.996 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {10000ns} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1205.512 ; gain = 54.207
save_wave_config {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/passwordGenTest_behav.wcfg}
save_wave_config {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/passwordGenTest_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.082 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.082 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100000ns} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1210.082 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:04:52 ; elapsed = 00:04:44 . Memory (MB): peak = 1215.391 ; gain = 5.309
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:04:56 ; elapsed = 00:04:46 . Memory (MB): peak = 1215.391 ; gain = 5.309
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:04:57 ; elapsed = 00:04:51 . Memory (MB): peak = 1215.391 ; gain = 5.309
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {0.119s} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 0.119s
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:04:25 ; elapsed = 00:04:24 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:04:28 ; elapsed = 00:04:27 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:04:28 ; elapsed = 00:04:32 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
set_property -name {xsim.simulate.runtime} -value {175760ns} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 175760ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 175760ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {175770ns} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 175770ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 175770ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {175850ns} -objects [get_filesets sim_3]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_3 ]
Command: launch_simulation -simset sim_3
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_3'
INFO: [SIM-utils-54] Inspecting design source files for 'passwordGenTest' in fileset 'sim_3'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_3'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xvlog --incr --relax -prj passwordGenTest_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sim_3/new/passwordGenTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module passwordGenTest
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot passwordGenTest_behav xil_defaultlib.passwordGenTest xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.passwordGenTest
Compiling module xil_defaultlib.glbl
Built simulation snapshot passwordGenTest_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/sim_3/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "passwordGenTest_behav -key {Behavioral:sim_3:Functional:passwordGenTest} -tclbatch {passwordGenTest.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source passwordGenTest.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 175850ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'passwordGenTest_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 175850ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
save_wave_config {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/passwordGenTest_behav1.wcfg}
save_wave_config {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/passwordGenTest_behav1.wcfg}
create_fileset -simset bruteforce_seq
set_property SOURCE_SET sources_1 [get_filesets bruteforce_seq]
file mkdir {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new}
close [ open {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v} w ]
add_files -fileset bruteforce_seq {{D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v}}
update_compile_order -fileset bruteforce_seq
update_compile_order -fileset bruteforce_seq
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sources_1\imports\pancham-0.5\dv\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_1\new\testASCII.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\bruteforce_seq\new\bruteforce_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_3\new\passwordGenTest.v:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sources_1\imports\pancham-0.5\dv\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_1\new\testASCII.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\bruteforce_seq\new\bruteforce_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_3\new\passwordGenTest.v:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset bruteforce_seq
update_compile_order -fileset bruteforce_seq
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sources_1\imports\pancham-0.5\dv\top.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_1\new\testASCII.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\bruteforce_seq\new\bruteforce_test.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\My Documents\University\Fourth Year - 2021\EEE4120F - HPES\YODA - VADER\Code\VADER\VADER.srcs\sim_3\new\passwordGenTest.v:]
ERROR: [Common 17-180] Spawn failed: No error
current_fileset -simset [ get_filesets bruteforce_seq ]
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'enable' is not permitted [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v:28]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
ERROR: [Common 17-165] Too many positional options when parsing '-notrace', please type 'webtalk -help' for usage info.

run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 175850ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 175850ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.809 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {6000ns} -objects [get_filesets bruteforce_seq]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
ERROR: [VRFC 10-4982] syntax error near 'end' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v:74]
ERROR: [VRFC 10-2790] Verilog 2000 keyword end used in incorrect context [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v:74]
ERROR: [VRFC 10-2865] module 'bruteforce_test' ignored due to previous errors [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v:2]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
save_wave_config {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/bruteforce_test_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:21 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:24 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
add_bp {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v} 38
remove_bps -file {D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v} -line 38
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
INFO: [Common 17-344] 'source' was cancelled
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'xsim' was cancelled
INFO: [Vivado 12-5357] 'simulate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1854.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:12 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets bruteforce_seq ]
Command: launch_simulation -simset bruteforce_seq
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'bruteforce_seq'
INFO: [SIM-utils-54] Inspecting design source files for 'bruteforce_test' in fileset 'bruteforce_seq'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'bruteforce_seq'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xvlog --incr --relax -prj bruteforce_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/ASCIICounter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ASCIICounter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PassGen
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/comparator.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/imports/pancham-0.5/design/pancham_round.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pancham_round
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/bruteforce_seq/new/bruteforce_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bruteforce_test
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
"xelab -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 8aec8eb84b0c4edcb277888147d25c02 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bruteforce_test_behav xil_defaultlib.bruteforce_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:41]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:42]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:43]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:44]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:45]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:46]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 3 for port 'startPos' [D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.srcs/sources_1/new/PassGen.v:47]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pancham_round
Compiling module xil_defaultlib.pancham_default
Compiling module xil_defaultlib.comparator
Compiling module xil_defaultlib.ASCIICounter
Compiling module xil_defaultlib.PassGen
Compiling module xil_defaultlib.bruteforce_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bruteforce_test_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/My Documents/University/Fourth Year - 2021/EEE4120F - HPES/YODA - VADER/Code/VADER/VADER.sim/bruteforce_seq/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "bruteforce_test_behav -key {Behavioral:bruteforce_seq:Functional:bruteforce_test} -tclbatch {bruteforce_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source bruteforce_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 6000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bruteforce_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 6000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1854.809 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_35
close_sim
INFO: [Simtcl 6-16] Simulation closed
current_sim simulation_15
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 16 00:39:47 2021...
