Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Program/Xilinx/Vivado2019/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 3cafc0222328491db29ca61e1ef64d4e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_i2c_cci_behav xil_defaultlib.tb_i2c_cci xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module xil_defaultlib.I2C_CCI
Compiling architecture behavioral of entity xil_defaultlib.tb_i2c_cci
Built simulation snapshot tb_i2c_cci_behav
