

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_442_3'
================================================================
* Date:           Thu Oct 13 07:49:24 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.536 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max   | min | max |   Type   |
    +---------+---------+-----------+----------+-----+-----+----------+
    |        5|      518|  25.000 ns|  2.590 us|    3|  260|  dataflow|
    +---------+---------+-----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |                 |              |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |     Instance    |    Module    |   min   |   max   |    min    |    max   | min | max |   Type  |
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+
        |ifmap_gen_x_U0   |ifmap_gen_x   |        2|      258|  10.000 ns|  1.290 us|    2|  258|       no|
        |ifmap_cons_y_U0  |ifmap_cons_y  |        2|      259|  10.000 ns|  1.295 us|    2|  259|       no|
        +-----------------+--------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      18|    -|
|FIFO             |        -|     -|      99|      67|    -|
|Instance         |        -|     0|     136|     489|    -|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|       3|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       16|     0|     238|     601|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        2|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+----+-----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF | LUT | URAM|
    +-----------------+--------------+---------+----+----+-----+-----+
    |ifmap_cons_y_U0  |ifmap_cons_y  |        0|   0|  49|  239|    0|
    |ifmap_gen_x_U0   |ifmap_gen_x   |        0|   0|  87|  250|    0|
    +-----------------+--------------+---------+----+----+-----+-----+
    |Total            |              |        0|   0| 136|  489|    0|
    +-----------------+--------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |                       Module                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ifmap_RF_M_real_U  |dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real  |        8|  0|   0|    0|  4096|   16|     1|        65536|
    |ifmap_RF_M_imag_U  |dataflow_in_loop_VITIS_LOOP_442_3_ifmap_RF_M_real  |        8|  0|   0|    0|  4096|   16|     1|        65536|
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                                                   |       16|  0|   0|    0|  8192|   32|     2|       131072|
    +-------------------+---------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +------------------------+---------+----+----+-----+------+-----+---------+
    |          Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |ctrl1_reg_c_channel1_U  |        0|  99|   0|    -|     2|    8|       16|
    +------------------------+---------+----+----+-----+------+-----+---------+
    |Total                   |        0|  99|   0|    0|     2|    8|       16|
    +------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |                Variable Name               | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |ap_channel_done_ctrl1_reg_c_channel1        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ifmap_RF_M_imag             |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_ifmap_RF_M_real             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                     |       and|   0|  0|   2|           1|           1|
    |ifmap_cons_y_U0_ap_start                    |       and|   0|  0|   2|           1|           1|
    |ifmap_gen_x_U0_ap_continue                  |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ctrl1_reg_c_channel1  |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ifmap_RF_M_imag       |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_ifmap_RF_M_real       |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                       |          |   0|  0|  18|           9|           9|
    +--------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_ctrl1_reg_c_channel1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ifmap_RF_M_imag       |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_ifmap_RF_M_real       |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           |  27|          6|    3|          6|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_ctrl1_reg_c_channel1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ifmap_RF_M_imag       |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_ifmap_RF_M_real       |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           |  3|   0|    3|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|ap_continue               |   in|    1|  ap_ctrl_hs|  dataflow_in_loop_VITIS_LOOP_442_3|  return value|
|c_row_op_st_dout          |   in|   32|     ap_fifo|                        c_row_op_st|       pointer|
|c_row_op_st_empty_n       |   in|    1|     ap_fifo|                        c_row_op_st|       pointer|
|c_row_op_st_read          |  out|    1|     ap_fifo|                        c_row_op_st|       pointer|
|p_read                    |   in|    8|     ap_none|                             p_read|        scalar|
|p_read_ap_vld             |   in|    1|     ap_none|                             p_read|        scalar|
|c_row_op_trans_st_din     |  out|   32|     ap_fifo|                  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_full_n  |   in|    1|     ap_fifo|                  c_row_op_trans_st|       pointer|
|c_row_op_trans_st_write   |  out|    1|     ap_fifo|                  c_row_op_trans_st|       pointer|
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 4, States = { 1 2 3 4 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.35>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_25 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read"   --->   Operation 5 'read' 'p_read_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.35ns)   --->   "%ifmap_RF_M_real = alloca i64 1" [src/main.cpp:446]   --->   Operation 6 'alloca' 'ifmap_RF_M_real' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "%ifmap_RF_M_imag = alloca i64 1" [src/main.cpp:446]   --->   Operation 7 'alloca' 'ifmap_RF_M_imag' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 8 [2/2] (3.00ns)   --->   "%ctrl1_reg_c_channel1 = call i8 @ifmap_gen_x, i32 %c_row_op_st, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i8 %p_read_25" [src/main.cpp:447]   --->   Operation 8 'call' 'ctrl1_reg_c_channel1' <Predicate = true> <Delay = 3.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 9 [1/2] (0.00ns)   --->   "%ctrl1_reg_c_channel1 = call i8 @ifmap_gen_x, i32 %c_row_op_st, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i8 %p_read_25" [src/main.cpp:447]   --->   Operation 9 'call' 'ctrl1_reg_c_channel1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 3.00>
ST_3 : Operation 10 [2/2] (3.00ns)   --->   "%call_ln448 = call void @ifmap_cons_y, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i32 %c_row_op_trans_st, i8 %ctrl1_reg_c_channel1" [src/main.cpp:448]   --->   Operation 10 'call' 'call_ln448' <Predicate = true> <Delay = 3.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_trans_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %c_row_op_st, void @empty_17, i32 0, i32 0, void @empty_27, i32 0, i32 0, void @empty_27, void @empty_27, void @empty_27, i32 0, i32 0, i32 0, i32 0, void @empty_27, void @empty_27"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 13 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln446 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_27" [src/main.cpp:446]   --->   Operation 13 'specdataflowpipeline' 'specdataflowpipeline_ln446' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln448 = call void @ifmap_cons_y, i16 %ifmap_RF_M_real, i16 %ifmap_RF_M_imag, i32 %c_row_op_trans_st, i8 %ctrl1_reg_c_channel1" [src/main.cpp:448]   --->   Operation 14 'call' 'call_ln448' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln448 = ret" [src/main.cpp:448]   --->   Operation 15 'ret' 'ret_ln448' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ c_row_op_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c_row_op_trans_st]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_read_25                  (read                ) [ 00100]
ifmap_RF_M_real            (alloca              ) [ 00111]
ifmap_RF_M_imag            (alloca              ) [ 00111]
ctrl1_reg_c_channel1       (call                ) [ 00011]
specinterface_ln0          (specinterface       ) [ 00000]
specinterface_ln0          (specinterface       ) [ 00000]
specdataflowpipeline_ln446 (specdataflowpipeline) [ 00000]
call_ln448                 (call                ) [ 00000]
ret_ln448                  (ret                 ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="c_row_op_st">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_st"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c_row_op_trans_st">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c_row_op_trans_st"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_gen_x"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ifmap_cons_y"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="ifmap_RF_M_real_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifmap_RF_M_real/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="ifmap_RF_M_imag_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ifmap_RF_M_imag/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="p_read_25_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="8" slack="0"/>
<pin id="36" dir="0" index="1" bw="8" slack="0"/>
<pin id="37" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_25/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="grp_ifmap_gen_x_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="8" slack="0"/>
<pin id="42" dir="0" index="1" bw="32" slack="0"/>
<pin id="43" dir="0" index="2" bw="16" slack="0"/>
<pin id="44" dir="0" index="3" bw="16" slack="0"/>
<pin id="45" dir="0" index="4" bw="8" slack="0"/>
<pin id="46" dir="1" index="5" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="ctrl1_reg_c_channel1/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="grp_ifmap_cons_y_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="55" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="56" dir="0" index="3" bw="32" slack="0"/>
<pin id="57" dir="0" index="4" bw="8" slack="1"/>
<pin id="58" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln448/3 "/>
</bind>
</comp>

<comp id="61" class="1005" name="p_read_25_reg_61">
<pin_list>
<pin id="62" dir="0" index="0" bw="8" slack="1"/>
<pin id="63" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_read_25 "/>
</bind>
</comp>

<comp id="66" class="1005" name="ctrl1_reg_c_channel1_reg_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="8" slack="1"/>
<pin id="68" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="ctrl1_reg_c_channel1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="29"><net_src comp="8" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="8" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="38"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="2" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="48"><net_src comp="0" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="49"><net_src comp="26" pin="1"/><net_sink comp="40" pin=2"/></net>

<net id="50"><net_src comp="30" pin="1"/><net_sink comp="40" pin=3"/></net>

<net id="51"><net_src comp="34" pin="2"/><net_sink comp="40" pin=4"/></net>

<net id="59"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="60"><net_src comp="4" pin="0"/><net_sink comp="52" pin=3"/></net>

<net id="64"><net_src comp="34" pin="2"/><net_sink comp="61" pin=0"/></net>

<net id="65"><net_src comp="61" pin="1"/><net_sink comp="40" pin=4"/></net>

<net id="69"><net_src comp="40" pin="5"/><net_sink comp="66" pin=0"/></net>

<net id="70"><net_src comp="66" pin="1"/><net_sink comp="52" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: c_row_op_st | {}
	Port: c_row_op_trans_st | {3 4 }
 - Input state : 
	Port: dataflow_in_loop_VITIS_LOOP_442_3 : c_row_op_st | {1 2 }
	Port: dataflow_in_loop_VITIS_LOOP_442_3 : p_read | {1 }
	Port: dataflow_in_loop_VITIS_LOOP_442_3 : c_row_op_trans_st | {}
  - Chain level:
	State 1
		ctrl1_reg_c_channel1 : 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |  Delay  |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|---------|
|   call   |  grp_ifmap_gen_x_fu_40 |    0    |    0    |    76   |   152   |
|          | grp_ifmap_cons_y_fu_52 |    0    |  0.978  |    69   |   170   |
|----------|------------------------|---------|---------|---------|---------|
|   read   |  p_read_25_read_fu_34  |    0    |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|---------|
|   Total  |                        |    0    |  0.978  |   145   |   322   |
|----------|------------------------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|ifmap_RF_M_imag|    8   |    0   |    0   |    0   |
|ifmap_RF_M_real|    8   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |   16   |    0   |    0   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|ctrl1_reg_c_channel1_reg_66|    8   |
|      p_read_25_reg_61     |    8   |
+---------------------------+--------+
|           Total           |   16   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------|------|------|------|--------||---------||---------|
|          Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------|------|------|------|--------||---------||---------|
| grp_ifmap_gen_x_fu_40 |  p4  |   2  |   8  |   16   ||    9    |
|-----------------------|------|------|------|--------||---------||---------|
|         Total         |      |      |      |   16   ||  0.489  ||    9    |
|-----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |    0   |    0   |   145  |   322  |    -   |
|   Memory  |   16   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    0   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   16   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   16   |    0   |    1   |   161  |   331  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
