This is a team project by Akhil Jain and Shubham Jain.
The project is about designing a CPU.
The project aims to design the CPU and then code it in Verilog.
