{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1651945614127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1651945614127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 07 23:16:54 2022 " "Processing started: Sat May 07 23:16:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1651945614127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945614127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_PROCESSOR -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off IITB_RISC_PROCESSOR -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945614127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1651945614452 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1651945614468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-processor_instance " "Found design unit 1: DUT-processor_instance" {  } { { "DUT.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/DUT.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624668 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/DUT.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Sel-Registorselector " "Found design unit 1: Reg_Sel-Registorselector" {  } { { "RS.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624668 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_sel " "Found entity 1: Reg_sel" {  } { { "RS.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_controller-rch " "Found design unit 1: master_controller-rch" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624674 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_controller " "Found entity 1: master_controller" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framework.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file framework.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 framework-a1 " "Found design unit 1: framework-a1" {  } { { "Framework.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/Framework.vhdl" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624676 ""} { "Info" "ISGN_ENTITY_NAME" "1 framework " "Found entity 1: framework" {  } { { "Framework.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/Framework.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "alu.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/alu.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/alu.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 7 3 " "Found 7 design units, including 3 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add " "Found design unit 1: add" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 full_adder-basic " "Found design unit 2: full_adder-basic" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 carry_generater-basic " "Found design unit 3: carry_generater-basic" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 adder-look_ahead " "Found design unit 4: adder-look_ahead" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_ENTITY_NAME" "2 carry_generater " "Found entity 2: carry_generater" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder " "Found entity 3: adder" {  } { { "adder.vhdl" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/adder.vhdl" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-processor_instance " "Found design unit 1: datapath-processor_instance" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rf_wren.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rf_wren.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Regfile_wren-description " "Found design unit 1: Regfile_wren-description" {  } { { "RF_Wren.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RF_Wren.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 Regfile_wren " "Found entity 1: Regfile_wren" {  } { { "RF_Wren.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/RF_Wren.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_16reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_16reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_16-r_16 " "Found design unit 1: register_16-r_16" {  } { { "bit_16reg.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/bit_16reg.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_16 " "Found entity 1: register_16" {  } { { "bit_16reg.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/bit_16reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend6to16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extend6to16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend6to16-ex_6to16 " "Found design unit 1: extend6to16-ex_6to16" {  } { { "extend6to16.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/extend6to16.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend6to16 " "Found entity 1: extend6to16" {  } { { "extend6to16.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/extend6to16.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exten9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file exten9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extend9to16-ex_9to16 " "Found design unit 1: extend9to16-ex_9to16" {  } { { "exten9.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/exten9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 extend9to16 " "Found entity 1: extend9to16" {  } { { "exten9.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/exten9.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux21.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-d_mux2to1 " "Found design unit 1: mux2to1-d_mux2to1" {  } { { "mux21.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux21.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux21.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux21.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux31.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux31.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3to1-d_mux3to1 " "Found design unit 1: mux3to1-d_mux3to1" {  } { { "mux31.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux31.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux31.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mux31.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx41.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mx41.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-d_mux4to1 " "Found design unit 1: mux4to1-d_mux4to1" {  } { { "mx41.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mx41.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624690 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mx41.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/mx41.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_register-arch " "Found design unit 1: inst_register-arch" {  } { { "ir.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/ir.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624692 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_register " "Found entity 1: inst_register" {  } { { "ir.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/ir.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reister_files.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reister_files.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_set-arch " "Found design unit 1: register_set-arch" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624694 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_set " "Found entity 1: register_set" {  } { { "reister_files.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/reister_files.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memory-arch " "Found design unit 1: memory-arch" {  } { { "memory.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/memory.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624696 ""} { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/memory.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lsi-arch " "Found design unit 1: lsi-arch" {  } { { "lsi.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/lsi.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624698 ""} { "Info" "ISGN_ENTITY_NAME" "1 lsi " "Found entity 1: lsi" {  } { { "lsi.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/lsi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1651945624698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624698 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s16 FSM.vhd(205) " "VHDL error at FSM.vhd(205): object \"s16\" is used but not declared" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 205 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1651945624699 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s17 FSM.vhd(209) " "VHDL error at FSM.vhd(209): object \"s17\" is used but not declared" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 209 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1651945624699 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "s18 FSM.vhd(213) " "VHDL error at FSM.vhd(213): object \"s18\" is used but not declared" {  } { { "FSM.vhd" "" { Text "D:/Downloads/EE309_PROJECT_1_UPDATED/QUARTUS_PROJECT/FSM.vhd" 213 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1651945624699 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4755 " "Peak virtual memory: 4755 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1651945624789 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 07 23:17:04 2022 " "Processing ended: Sat May 07 23:17:04 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1651945624789 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1651945624789 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1651945624789 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945624789 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1651945625434 ""}
