{
    "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 180.1,
        "exec_time(ms)": 856.2,
        "simulation_time(ms)": 472.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 34,
        "latch": 32,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 34,
        "Total Node": 99
    },
    "common/1r2w/no_arch": {
        "test_name": "common/1r2w/no_arch",
        "generated_blif": "1r2w_generated.blif",
        "max_rss(MiB)": 179.5,
        "exec_time(ms)": 3649.4,
        "simulation_time(ms)": 1055.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 74,
        "Po": 34,
        "logic element": 1690,
        "latch": 544,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1690,
        "Total Node": 2235
    },
    "common/1r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/1r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "1r_generated.blif",
        "max_rss(MiB)": 114.9,
        "exec_time(ms)": 244.8,
        "simulation_time(ms)": 94,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/1r/no_arch": {
        "test_name": "common/1r/no_arch",
        "generated_blif": "1r_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 94.4,
        "exec_time(ms)": 684.1,
        "simulation_time(ms)": 205.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 308,
        "Total Node": 446
    },
    "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r1w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 181.3,
        "exec_time(ms)": 943.8,
        "simulation_time(ms)": 489,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 65,
        "latch": 64,
        "Memory": 32,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 65,
        "Total Node": 162
    },
    "common/2r1w/no_arch": {
        "test_name": "common/2r1w/no_arch",
        "generated_blif": "2r1w_generated.blif",
        "max_rss(MiB)": 186.7,
        "exec_time(ms)": 4010.5,
        "simulation_time(ms)": 1135.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 65,
        "logic element": 1753,
        "latch": 576,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 1753,
        "Total Node": 2330
    },
    "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r2w/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 116.6,
        "exec_time(ms)": 316.3,
        "simulation_time(ms)": 123,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 16,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 41
    },
    "common/2r2w/no_arch": {
        "test_name": "common/2r2w/no_arch",
        "generated_blif": "2r2w_generated.blif",
        "max_rss(MiB)": 102.2,
        "exec_time(ms)": 1059.4,
        "simulation_time(ms)": 318.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 24,
        "Po": 16,
        "logic element": 504,
        "latch": 144,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 504,
        "Total Node": 649
    },
    "common/2r/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/2r/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "2r_generated.blif",
        "max_rss(MiB)": 117.6,
        "exec_time(ms)": 313.2,
        "simulation_time(ms)": 126.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 8,
        "Po": 16,
        "logic element": 16,
        "latch": 16,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 16,
        "Total Node": 41
    },
    "common/2r/no_arch": {
        "test_name": "common/2r/no_arch",
        "generated_blif": "2r_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 103.1,
        "exec_time(ms)": 1006.1,
        "simulation_time(ms)": 269.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 8,
        "Po": 16,
        "logic element": 504,
        "latch": 144,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 504,
        "Total Node": 650
    },
    "common/adder/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adder/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 73.8,
        "exec_time(ms)": 110.8,
        "simulation_time(ms)": 7.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/adder/no_arch": {
        "test_name": "common/adder/no_arch",
        "generated_blif": "adder_generated.blif",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 19.5,
        "simulation_time(ms)": 6.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 5,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 5,
        "Total Node": 5
    },
    "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 70.3,
        "exec_time(ms)": 104.4,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/adffe/no_arch": {
        "test_name": "common/adffe/no_arch",
        "generated_blif": "adffe_generated.blif",
        "max_rss(MiB)": 50.1,
        "exec_time(ms)": 21.8,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/adff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 67.7,
        "exec_time(ms)": 104.2,
        "simulation_time(ms)": 5.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adff/no_arch": {
        "test_name": "common/adff/no_arch",
        "generated_blif": "adff_generated.blif",
        "max_rss(MiB)": 47.6,
        "exec_time(ms)": 17.6,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/adlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 73.5,
        "exec_time(ms)": 107.3,
        "simulation_time(ms)": 8.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/adlatch/no_arch": {
        "test_name": "common/adlatch/no_arch",
        "generated_blif": "adlatch_generated.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 26.5,
        "simulation_time(ms)": 9.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "latch": 2,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 8,
        "Total Node": 11
    },
    "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 72.7,
        "exec_time(ms)": 107.4,
        "simulation_time(ms)": 10.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bitwise_not/no_arch": {
        "test_name": "common/bitwise_not/no_arch",
        "generated_blif": "bitwise_not_generated.blif",
        "max_rss(MiB)": 53.3,
        "exec_time(ms)": 25.2,
        "simulation_time(ms)": 10.9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/bram/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/bram/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 115.6,
        "exec_time(ms)": 294.5,
        "simulation_time(ms)": 116.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 8,
        "logic element": 17,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 17,
        "Total Node": 34
    },
    "common/bram/no_arch": {
        "test_name": "common/bram/no_arch",
        "generated_blif": "bram_generated.blif",
        "max_rss(MiB)": 864,
        "exec_time(ms)": 11400.4,
        "simulation_time(ms)": 2500.7,
        "test_coverage(%)": 99.9,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 8,
        "logic element": 7465,
        "latch": 2056,
        "Longest Path": 13,
        "Average Path": 5,
        "Estimated LUTs": 7465,
        "Total Node": 9522
    },
    "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 68.3,
        "exec_time(ms)": 94,
        "simulation_time(ms)": 5.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dffe/no_arch": {
        "test_name": "common/dffe/no_arch",
        "generated_blif": "dffe_generated.blif",
        "max_rss(MiB)": 47.8,
        "exec_time(ms)": 18.6,
        "simulation_time(ms)": 5.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/dff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 86.5,
        "simulation_time(ms)": 3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dff/no_arch": {
        "test_name": "common/dff/no_arch",
        "generated_blif": "dff_generated.blif",
        "max_rss(MiB)": 45.5,
        "exec_time(ms)": 14.5,
        "simulation_time(ms)": 4.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsre/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 74.9,
        "exec_time(ms)": 111.8,
        "simulation_time(ms)": 8.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsre/no_arch": {
        "test_name": "common/dffsre/no_arch",
        "generated_blif": "dffsre_generated.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 31,
        "simulation_time(ms)": 8.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 2,
        "logic element": 10,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 10,
        "Total Node": 13
    },
    "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dffsr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 118,
        "simulation_time(ms)": 10.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/dffsr/no_arch": {
        "test_name": "common/dffsr/no_arch",
        "generated_blif": "dffsr_generated.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 31.3,
        "simulation_time(ms)": 10.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div_by_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 207.1,
        "exec_time(ms)": 4920.2,
        "simulation_time(ms)": 540,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 1031,
        "Adder": 1055,
        "generic logic size": 4,
        "Longest Path": 1090,
        "Average Path": 9,
        "Estimated LUTs": 1031,
        "Total Node": 2086
    },
    "common/div_by_const/no_arch": {
        "test_name": "common/div_by_const/no_arch",
        "generated_blif": "div_by_const_generated.blif",
        "max_rss(MiB)": 781,
        "exec_time(ms)": 10419.1,
        "simulation_time(ms)": 2678.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 7,
        "logic element": 8353,
        "Longest Path": 2240,
        "Average Path": 15,
        "Estimated LUTs": 8353,
        "Total Node": 8353
    },
    "common/div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 99.2,
        "exec_time(ms)": 196.6,
        "simulation_time(ms)": 22.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 23,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 42
    },
    "common/div/no_arch": {
        "test_name": "common/div/no_arch",
        "generated_blif": "div_generated.blif",
        "max_rss(MiB)": 87,
        "exec_time(ms)": 257.4,
        "simulation_time(ms)": 88.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 149,
        "Longest Path": 56,
        "Average Path": 7,
        "Estimated LUTs": 149,
        "Total Node": 149
    },
    "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/dlatch/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 66.1,
        "exec_time(ms)": 109.3,
        "simulation_time(ms)": 4.9,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/dlatch/no_arch": {
        "test_name": "common/dlatch/no_arch",
        "generated_blif": "dlatch_generated.blif",
        "max_rss(MiB)": 46.4,
        "exec_time(ms)": 16.6,
        "simulation_time(ms)": 5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 5
    },
    "common/ge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/ge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 74.3,
        "exec_time(ms)": 104.5,
        "simulation_time(ms)": 10,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/ge/no_arch": {
        "test_name": "common/ge/no_arch",
        "generated_blif": "ge_generated.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 28.6,
        "simulation_time(ms)": 10.4,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/gt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/gt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 88.8,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/gt/no_arch": {
        "test_name": "common/gt/no_arch",
        "generated_blif": "gt_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 20.3,
        "simulation_time(ms)": 6.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/hierarchy/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 76.3,
        "exec_time(ms)": 104,
        "simulation_time(ms)": 5.1,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 4,
        "Estimated LUTs": 3,
        "Total Node": 7
    },
    "common/hierarchy/no_arch": {
        "test_name": "common/hierarchy/no_arch",
        "generated_blif": "hierarchy_generated.blif",
        "max_rss(MiB)": 52.4,
        "exec_time(ms)": 23.3,
        "simulation_time(ms)": 6.5,
        "test_coverage(%)": 100,
        "Pi": 3,
        "Po": 3,
        "logic element": 8,
        "Longest Path": 6,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/le/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/le/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 74.2,
        "exec_time(ms)": 109.1,
        "simulation_time(ms)": 9.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/le/no_arch": {
        "test_name": "common/le/no_arch",
        "generated_blif": "le_generated.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 27.5,
        "simulation_time(ms)": 10.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 10,
        "Longest Path": 8,
        "Average Path": 6,
        "Estimated LUTs": 10,
        "Total Node": 10
    },
    "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/logical_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 72.6,
        "exec_time(ms)": 113.4,
        "simulation_time(ms)": 11.3,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/logical_not/no_arch": {
        "test_name": "common/logical_not/no_arch",
        "generated_blif": "logical_not_generated.blif",
        "max_rss(MiB)": 53.4,
        "exec_time(ms)": 25.9,
        "simulation_time(ms)": 11.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 8,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/lt/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/lt/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 68.9,
        "exec_time(ms)": 110.9,
        "simulation_time(ms)": 6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/lt/no_arch": {
        "test_name": "common/lt/no_arch",
        "generated_blif": "lt_generated.blif",
        "max_rss(MiB)": 48.5,
        "exec_time(ms)": 20.6,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 1,
        "logic element": 6,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 116.5,
        "exec_time(ms)": 271,
        "simulation_time(ms)": 112.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/mem/no_arch": {
        "test_name": "common/mem/no_arch",
        "generated_blif": "mem_generated.blif",
        "max_rss(MiB)": 102.6,
        "exec_time(ms)": 1052.5,
        "simulation_time(ms)": 290.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 16,
        "Po": 8,
        "logic element": 488,
        "latch": 136,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 488,
        "Total Node": 625
    },
    "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/memrd/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "memrd_generated.blif",
        "max_rss(MiB)": 115,
        "exec_time(ms)": 257.7,
        "simulation_time(ms)": 116.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 25
    },
    "common/memrd/no_arch": {
        "test_name": "common/memrd/no_arch",
        "generated_blif": "memrd_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 94.5,
        "exec_time(ms)": 748.8,
        "simulation_time(ms)": 258.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 4,
        "Po": 8,
        "logic element": 308,
        "latch": 136,
        "Longest Path": 11,
        "Average Path": 5,
        "Estimated LUTs": 308,
        "Total Node": 446
    },
    "common/mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 98.9,
        "exec_time(ms)": 215.8,
        "simulation_time(ms)": 26.9,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 27,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 6,
        "Estimated LUTs": 27,
        "Total Node": 46
    },
    "common/mod/no_arch": {
        "test_name": "common/mod/no_arch",
        "generated_blif": "mod_generated.blif",
        "max_rss(MiB)": 85.1,
        "exec_time(ms)": 278.9,
        "simulation_time(ms)": 99,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 7,
        "logic element": 157,
        "Longest Path": 57,
        "Average Path": 7,
        "Estimated LUTs": 157,
        "Total Node": 157
    },
    "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 124,
        "simulation_time(ms)": 17.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult_const/no_arch": {
        "test_name": "common/mult_const/no_arch",
        "generated_blif": "mult_const_generated.blif",
        "max_rss(MiB)": 60.6,
        "exec_time(ms)": 31.4,
        "simulation_time(ms)": 8.7,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 4,
        "logic element": 15,
        "Longest Path": 8,
        "Average Path": 5,
        "Estimated LUTs": 15,
        "Total Node": 15
    },
    "common/mult/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mult/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 75.8,
        "exec_time(ms)": 114.1,
        "simulation_time(ms)": 11.3,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 5
    },
    "common/mult/no_arch": {
        "test_name": "common/mult/no_arch",
        "generated_blif": "mult_generated.blif",
        "max_rss(MiB)": 67.7,
        "exec_time(ms)": 47,
        "simulation_time(ms)": 14.6,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 4,
        "logic element": 23,
        "Longest Path": 9,
        "Average Path": 5,
        "Estimated LUTs": 23,
        "Total Node": 23
    },
    "common/mux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/mux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 69.3,
        "exec_time(ms)": 114.7,
        "simulation_time(ms)": 7.1,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/mux/no_arch": {
        "test_name": "common/mux/no_arch",
        "generated_blif": "mux_generated.blif",
        "max_rss(MiB)": 48.8,
        "exec_time(ms)": 22.1,
        "simulation_time(ms)": 7,
        "test_coverage(%)": 100,
        "Pi": 8,
        "Po": 2,
        "logic element": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "common/nr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nr_generated.blif",
        "max_rss(MiB)": 117.4,
        "exec_time(ms)": 442.9,
        "simulation_time(ms)": 140,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 15,
        "Po": 24,
        "logic element": 88,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 88,
        "Total Node": 121
    },
    "common/nr/no_arch": {
        "test_name": "common/nr/no_arch",
        "generated_blif": "nr_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 99.9,
        "exec_time(ms)": 860.8,
        "simulation_time(ms)": 261.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 15,
        "Po": 24,
        "logic element": 388,
        "latch": 152,
        "Longest Path": 16,
        "Average Path": 5,
        "Estimated LUTs": 388,
        "Total Node": 542
    },
    "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/nrnw/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 119.1,
        "exec_time(ms)": 657.8,
        "simulation_time(ms)": 186.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 130,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 10,
        "Average Path": 5,
        "Estimated LUTs": 130,
        "Total Node": 163
    },
    "common/nrnw/no_arch": {
        "test_name": "common/nrnw/no_arch",
        "generated_blif": "nrnw_generated.blif",
        "max_rss(MiB)": 104.2,
        "exec_time(ms)": 1380.2,
        "simulation_time(ms)": 403.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 24,
        "logic element": 610,
        "latch": 152,
        "Longest Path": 17,
        "Average Path": 5,
        "Estimated LUTs": 610,
        "Total Node": 763
    },
    "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pmux/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 105.9,
        "exec_time(ms)": 580.3,
        "simulation_time(ms)": 176.5,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "generic logic size": 4,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pmux/no_arch": {
        "test_name": "common/pmux/no_arch",
        "generated_blif": "pmux_generated.blif",
        "max_rss(MiB)": 84.9,
        "exec_time(ms)": 559.2,
        "simulation_time(ms)": 188.4,
        "test_coverage(%)": 100,
        "Pi": 230,
        "Po": 10,
        "logic element": 210,
        "Longest Path": 23,
        "Average Path": 4,
        "Estimated LUTs": 210,
        "Total Node": 210
    },
    "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow_const/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 94.2,
        "exec_time(ms)": 182.3,
        "simulation_time(ms)": 30,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 8,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "common/pow_const/no_arch": {
        "test_name": "common/pow_const/no_arch",
        "generated_blif": "pow_const_generated.blif",
        "max_rss(MiB)": 84.3,
        "exec_time(ms)": 814.5,
        "simulation_time(ms)": 184.6,
        "test_coverage(%)": 100,
        "Pi": 2,
        "Po": 8,
        "logic element": 348,
        "Longest Path": 41,
        "Average Path": 7,
        "Estimated LUTs": 348,
        "Total Node": 348
    },
    "common/pow/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/pow/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 102.1,
        "exec_time(ms)": 307.7,
        "simulation_time(ms)": 56.2,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 64,
        "Multiplier": 6,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 64,
        "Total Node": 70
    },
    "common/pow/no_arch": {
        "test_name": "common/pow/no_arch",
        "generated_blif": "pow_generated.blif",
        "max_rss(MiB)": 90.9,
        "exec_time(ms)": 1254,
        "simulation_time(ms)": 242.5,
        "test_coverage(%)": 100,
        "Pi": 5,
        "Po": 8,
        "logic element": 574,
        "Longest Path": 60,
        "Average Path": 6,
        "Estimated LUTs": 574,
        "Total Node": 574
    },
    "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 70,
        "exec_time(ms)": 120.1,
        "simulation_time(ms)": 8.2,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_and/no_arch": {
        "test_name": "common/reduce_and/no_arch",
        "generated_blif": "reduce_and_generated.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 26,
        "simulation_time(ms)": 9,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 8,
        "Longest Path": 5,
        "Average Path": 5,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/reduce_bool/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 70.5,
        "exec_time(ms)": 130.2,
        "simulation_time(ms)": 15.3,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 7,
        "Total Node": 4
    },
    "common/reduce_bool/no_arch": {
        "test_name": "common/reduce_bool/no_arch",
        "generated_blif": "reduce_bool_generated.blif",
        "max_rss(MiB)": 50.5,
        "exec_time(ms)": 28.3,
        "simulation_time(ms)": 11.5,
        "test_coverage(%)": 100,
        "Pi": 11,
        "Po": 2,
        "logic element": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 4
    },
    "common/register/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/register/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 72.7,
        "exec_time(ms)": 130.5,
        "simulation_time(ms)": 9.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/register/no_arch": {
        "test_name": "common/register/no_arch",
        "generated_blif": "register_generated.blif",
        "max_rss(MiB)": 52.2,
        "exec_time(ms)": 27.9,
        "simulation_time(ms)": 8.3,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 6,
        "logic element": 6,
        "latch": 6,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 6,
        "Total Node": 13
    },
    "common/rom/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/rom/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "rom_generated.blif",
        "max_rss(MiB)": 114.2,
        "exec_time(ms)": 285.1,
        "simulation_time(ms)": 95.5,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 8,
        "logic element": 16,
        "latch": 8,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 16,
        "Total Node": 33
    },
    "common/rom/no_arch": {
        "test_name": "common/rom/no_arch",
        "generated_blif": "rom_generated.blif",
        "warnings": [
            "[OUTPUT_BLIF] clock(unconn) is internally driven, verify your circuit"
        ],
        "max_rss(MiB)": 96.5,
        "exec_time(ms)": 653.2,
        "simulation_time(ms)": 115.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 2,
        "Pi": 5,
        "Po": 8,
        "logic element": 316,
        "latch": 136,
        "Longest Path": 12,
        "Average Path": 5,
        "Estimated LUTs": 316,
        "Total Node": 454
    },
    "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffce/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 70.4,
        "exec_time(ms)": 98.7,
        "simulation_time(ms)": 7.1,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffce/no_arch": {
        "test_name": "common/sdffce/no_arch",
        "generated_blif": "sdffce_generated.blif",
        "max_rss(MiB)": 50.2,
        "exec_time(ms)": 26.5,
        "simulation_time(ms)": 7.8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdffe/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 70.2,
        "exec_time(ms)": 120.4,
        "simulation_time(ms)": 7.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdffe/no_arch": {
        "test_name": "common/sdffe/no_arch",
        "generated_blif": "sdffe_generated.blif",
        "max_rss(MiB)": 50.2,
        "exec_time(ms)": 25.7,
        "simulation_time(ms)": 8,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 2,
        "logic element": 6,
        "latch": 2,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 6,
        "Total Node": 9
    },
    "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sdff/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 68.2,
        "exec_time(ms)": 117.9,
        "simulation_time(ms)": 6.6,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sdff/no_arch": {
        "test_name": "common/sdff/no_arch",
        "generated_blif": "sdff_generated.blif",
        "max_rss(MiB)": 48,
        "exec_time(ms)": 21.4,
        "simulation_time(ms)": 6.4,
        "test_coverage(%)": 100,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 2,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sr/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sr/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 80.2,
        "exec_time(ms)": 139,
        "simulation_time(ms)": 15.2,
        "test_coverage(%)": 100,
        "Latch Drivers": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "common/sr/no_arch": {
        "test_name": "common/sr/no_arch",
        "generated_blif": "sr_generated.blif",
        "max_rss(MiB)": 61.6,
        "exec_time(ms)": 44.2,
        "simulation_time(ms)": 17.7,
        "test_coverage(%)": 100,
        "Latch Drivers": 3,
        "Pi": 6,
        "Po": 3,
        "logic element": 12,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 6,
        "Estimated LUTs": 12,
        "Total Node": 18
    },
    "common/sub/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "common/sub/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 76.9,
        "exec_time(ms)": 137.8,
        "simulation_time(ms)": 9.8,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 4,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 4,
        "Total Node": 7
    },
    "common/sub/no_arch": {
        "test_name": "common/sub/no_arch",
        "generated_blif": "sub_generated.blif",
        "max_rss(MiB)": 52.6,
        "exec_time(ms)": 28.6,
        "simulation_time(ms)": 11.1,
        "test_coverage(%)": 100,
        "Pi": 4,
        "Po": 2,
        "logic element": 7,
        "Longest Path": 6,
        "Average Path": 5,
        "Estimated LUTs": 7,
        "Total Node": 7
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "generated_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "simulation_time(ms)": -1,
        "test_coverage(%)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
