#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x57c12e9d2d10 .scope module, "processor_tb" "processor_tb" 2 18;
 .timescale -9 -12;
v0x57c12ea04a20_0 .var "clk", 0 0;
v0x57c12ea04ae0_0 .net "instr_opcode", 5 0, L_0x57c12ea171f0;  1 drivers
v0x57c12ea04ba0_0 .var/i "passedTests", 31 0;
v0x57c12ea04c40_0 .net "prog_count", 31 0, L_0x57c12ea170f0;  1 drivers
v0x57c12ea04d00_0 .net "reg1_addr", 4 0, L_0x57c12ea17260;  1 drivers
v0x57c12ea04df0_0 .net "reg1_data", 31 0, L_0x57c12ea17360;  1 drivers
v0x57c12ea04e90_0 .net "reg2_addr", 4 0, L_0x57c12ea17460;  1 drivers
v0x57c12ea04f30_0 .net "reg2_data", 31 0, L_0x57c12ea17510;  1 drivers
v0x57c12ea04fd0_0 .var "rst", 0 0;
v0x57c12ea05070_0 .var/i "totalTests", 31 0;
v0x57c12ea05130_0 .net "write_reg_addr", 4 0, L_0x57c12ea175d0;  1 drivers
v0x57c12ea051f0_0 .net "write_reg_data", 31 0, L_0x57c12ea176e0;  1 drivers
E_0x57c12e99f320 .event negedge, v0x57c12e9fb620_0;
E_0x57c12e99f490 .event negedge, v0x57c12ea01410_0;
S_0x57c12e9d18a0 .scope task, "test_case" "test_case" 2 76, 2 76 0, S_0x57c12e9d2d10;
 .timescale -9 -12;
v0x57c12e9bf730_0 .var "instr_opcode_exp", 5 0;
v0x57c12e9c8f40_0 .var "prog_count_exp", 31 0;
v0x57c12e9c7670_0 .var "reg1_addr_exp", 4 0;
v0x57c12e9fa4f0_0 .var "reg1_data_exp", 31 0;
v0x57c12e9fa5d0_0 .var "reg2_addr_exp", 4 0;
v0x57c12e9fa6b0_0 .var "reg2_data_exp", 31 0;
v0x57c12e9fa790_0 .var "write_reg_addr_exp", 4 0;
v0x57c12e9fa870_0 .var "write_reg_data_exp", 31 0;
E_0x57c12e99f980 .event posedge, v0x57c12e9fb620_0;
TD_processor_tb.test_case ;
    %wait E_0x57c12e99f980;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57c12ea05070_0, 0, 32;
    %load/vec4 v0x57c12ea04c40_0;
    %load/vec4 v0x57c12e9c8f40_0;
    %cmp/e;
    %flag_get/vec4 6;
    %jmp/0 T_0.8, 6;
    %load/vec4 v0x57c12ea04ae0_0;
    %load/vec4 v0x57c12e9bf730_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.8;
    %flag_set/vec4 14;
    %flag_get/vec4 14;
    %jmp/0 T_0.7, 14;
    %load/vec4 v0x57c12ea04d00_0;
    %load/vec4 v0x57c12e9c7670_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.7;
    %flag_set/vec4 13;
    %flag_get/vec4 13;
    %jmp/0 T_0.6, 13;
    %load/vec4 v0x57c12ea04df0_0;
    %load/vec4 v0x57c12e9fa4f0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.6;
    %flag_set/vec4 12;
    %flag_get/vec4 12;
    %jmp/0 T_0.5, 12;
    %load/vec4 v0x57c12ea04e90_0;
    %load/vec4 v0x57c12e9fa5d0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.5;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_0.4, 11;
    %load/vec4 v0x57c12ea04f30_0;
    %load/vec4 v0x57c12e9fa6b0_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_0.3, 10;
    %load/vec4 v0x57c12ea05130_0;
    %load/vec4 v0x57c12e9fa790_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.2, 9;
    %load/vec4 v0x57c12ea051f0_0;
    %load/vec4 v0x57c12e9fa870_0;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_0.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x57c12ea04ba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57c12ea04ba0_0, 0, 32;
    %vpi_call 2 99 "$display", "passed." {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 101 "$display", "\012failed - expected: PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x57c12e9c8f40_0, v0x57c12e9bf730_0, v0x57c12e9c7670_0, v0x57c12e9fa4f0_0, v0x57c12e9fa5d0_0, v0x57c12e9fa6b0_0, v0x57c12e9fa790_0, v0x57c12e9fa870_0 {0 0 0};
    %vpi_call 2 103 "$display", "       - got     : PC = %h, opcode = %h, src1_addr = %h, src1_out = %h, src2_addr = %h, src2_out = %h, dst_addr = %h dst_data = %h", v0x57c12ea04c40_0, v0x57c12ea04ae0_0, v0x57c12ea04d00_0, v0x57c12ea04df0_0, v0x57c12ea04e90_0, v0x57c12ea04f30_0, v0x57c12ea05130_0, v0x57c12ea051f0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x57c12e9d1b90 .scope module, "uut" "lab04" 2 46, 3 418 0, S_0x57c12e9d2d10;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 6 "opcode";
    .port_info 4 /OUTPUT 5 "src1_addr";
    .port_info 5 /OUTPUT 32 "src1_out";
    .port_info 6 /OUTPUT 5 "src2_addr";
    .port_info 7 /OUTPUT 32 "src2_out";
    .port_info 8 /OUTPUT 5 "dst_addr";
    .port_info 9 /OUTPUT 32 "dst_data";
L_0x57c12ea16c70 .functor AND 1, v0x57c12ea00080_0, v0x57c12e9ff150_0, C4<1>, C4<1>;
L_0x57c12ea170f0 .functor BUFZ 32, v0x57c12ea01ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x57c12ea171f0 .functor BUFZ 6, L_0x57c12ea16120, C4<000000>, C4<000000>, C4<000000>;
L_0x57c12ea17260 .functor BUFZ 5, L_0x57c12ea16210, C4<00000>, C4<00000>, C4<00000>;
L_0x57c12ea17360 .functor BUFZ 32, L_0x57c12ea054a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x57c12ea17460 .functor BUFZ 5, L_0x57c12ea16370, C4<00000>, C4<00000>, C4<00000>;
L_0x57c12ea17510 .functor BUFZ 32, L_0x57c12ea05790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x57c12ea175d0 .functor BUFZ 5, v0x57c12e9fc3d0_0, C4<00000>, C4<00000>, C4<00000>;
L_0x57c12ea176e0 .functor BUFZ 32, v0x57c12e9fc9a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x57c12ea021e0_0 .net "PC", 31 0, L_0x57c12ea170f0;  alias, 1 drivers
v0x57c12ea022e0_0 .net "PC_temp", 31 0, v0x57c12ea01ee0_0;  1 drivers
L_0x79b75a898210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57c12ea023f0_0 .net/2u *"_ivl_26", 1 0, L_0x79b75a898210;  1 drivers
v0x57c12ea024b0_0 .net *"_ivl_32", 29 0, L_0x57c12ea16f10;  1 drivers
v0x57c12ea02590_0 .net "alu_control", 3 0, v0x57c12e9fded0_0;  1 drivers
v0x57c12ea026f0_0 .net "alu_op", 1 0, v0x57c12e9ffed0_0;  1 drivers
v0x57c12ea02800_0 .net "alu_res", 31 0, v0x57c12e9fefe0_0;  1 drivers
v0x57c12ea02910_0 .net "alu_result", 31 0, v0x57c12e9fe730_0;  1 drivers
v0x57c12ea029d0_0 .net "alu_src", 0 0, v0x57c12e9fffb0_0;  1 drivers
v0x57c12ea02a70_0 .net "branch", 0 0, v0x57c12ea00080_0;  1 drivers
v0x57c12ea02b10_0 .net "clk", 0 0, v0x57c12ea04a20_0;  1 drivers
v0x57c12ea02c40_0 .net "data_in", 31 0, v0x57c12e9fd980_0;  1 drivers
v0x57c12ea02ce0_0 .net "data_val", 31 0, L_0x57c12ea15c70;  1 drivers
v0x57c12ea02df0_0 .net "dst_addr", 4 0, L_0x57c12ea175d0;  alias, 1 drivers
v0x57c12ea02ed0_0 .net "dst_addr_temp", 4 0, v0x57c12e9fc3d0_0;  1 drivers
v0x57c12ea02fe0_0 .net "dst_data", 31 0, L_0x57c12ea176e0;  alias, 1 drivers
v0x57c12ea030c0_0 .net "dst_data_temp", 31 0, v0x57c12e9fc9a0_0;  1 drivers
v0x57c12ea031d0_0 .net "mem_read", 0 0, v0x57c12ea001f0_0;  1 drivers
v0x57c12ea032c0_0 .net "mem_to_reg", 0 0, v0x57c12ea002e0_0;  1 drivers
v0x57c12ea033b0_0 .net "mem_write", 0 0, v0x57c12ea003b0_0;  1 drivers
v0x57c12ea034a0_0 .net "opcode", 5 0, L_0x57c12ea171f0;  alias, 1 drivers
v0x57c12ea03580_0 .net "opcode_temp", 5 0, L_0x57c12ea16120;  1 drivers
v0x57c12ea03640_0 .net "reg_dst", 0 0, v0x57c12ea00480_0;  1 drivers
v0x57c12ea03730_0 .net "reg_write", 0 0, v0x57c12ea00550_0;  1 drivers
v0x57c12ea03820_0 .net "rst", 0 0, v0x57c12ea04fd0_0;  1 drivers
v0x57c12ea03910_0 .net "s0", 15 0, L_0x57c12ea16580;  1 drivers
v0x57c12ea039b0_0 .net "s1", 4 0, L_0x57c12ea164a0;  1 drivers
v0x57c12ea03a50_0 .net "s2", 5 0, L_0x57c12ea16b80;  1 drivers
v0x57c12ea03af0_0 .net "s3", 31 0, v0x57c12e9fd1a0_0;  1 drivers
v0x57c12ea03be0_0 .net "s4", 0 0, L_0x57c12ea16c70;  1 drivers
v0x57c12ea03c80_0 .net "s5", 31 0, v0x57c12e9ff7e0_0;  1 drivers
v0x57c12ea03d70_0 .net "s6", 31 0, L_0x57c12ea16dd0;  1 drivers
v0x57c12ea03e30_0 .net "s7", 7 0, L_0x57c12ea16080;  1 drivers
v0x57c12ea03ed0_0 .net "s8", 7 0, L_0x57c12ea158d0;  1 drivers
v0x57c12ea03f70_0 .net "s9", 31 0, L_0x57c12ea15f70;  1 drivers
v0x57c12ea04010_0 .net "sign_ex", 31 0, L_0x57c12ea16ae0;  1 drivers
v0x57c12ea04100_0 .net "src1_addr", 4 0, L_0x57c12ea17260;  alias, 1 drivers
v0x57c12ea041e0_0 .net "src1_addr_temp", 4 0, L_0x57c12ea16210;  1 drivers
v0x57c12ea042a0_0 .net "src1_out", 31 0, L_0x57c12ea17360;  alias, 1 drivers
v0x57c12ea04360_0 .net "src1_out_temp", 31 0, L_0x57c12ea054a0;  1 drivers
v0x57c12ea04470_0 .net "src2_addr", 4 0, L_0x57c12ea17460;  alias, 1 drivers
v0x57c12ea04550_0 .net "src2_addr_temp", 4 0, L_0x57c12ea16370;  1 drivers
v0x57c12ea04660_0 .net "src2_out", 31 0, L_0x57c12ea17510;  alias, 1 drivers
v0x57c12ea04740_0 .net "src2_out_temp", 31 0, L_0x57c12ea05790;  1 drivers
v0x57c12ea04800_0 .net "zero", 0 0, v0x57c12e9ff150_0;  1 drivers
L_0x57c12ea158d0 .part v0x57c12ea01ee0_0, 2, 8;
L_0x57c12ea16080 .part v0x57c12e9fefe0_0, 0, 8;
L_0x57c12ea16120 .part L_0x57c12ea15f70, 26, 6;
L_0x57c12ea16210 .part L_0x57c12ea15f70, 21, 5;
L_0x57c12ea16370 .part L_0x57c12ea15f70, 16, 5;
L_0x57c12ea164a0 .part L_0x57c12ea15f70, 11, 5;
L_0x57c12ea16580 .part L_0x57c12ea15f70, 0, 16;
L_0x57c12ea16b80 .part L_0x57c12ea16580, 0, 6;
L_0x57c12ea16dd0 .concat8 [ 2 30 0 0], L_0x79b75a898210, L_0x57c12ea16f10;
L_0x57c12ea16f10 .part L_0x57c12ea16ae0, 2, 30;
S_0x57c12e9d1f10 .scope module, "DIG_BitExtender_i9" "DIG_BitExtender" 3 561, 3 338 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 32 "out";
P_0x57c12e9c7710 .param/l "inputBits" 0 3 339, +C4<00000000000000000000000000010000>;
P_0x57c12e9c7750 .param/l "outputBits" 0 3 340, +C4<00000000000000000000000000100000>;
v0x57c12e9fab30_0 .net *"_ivl_1", 0 0, L_0x57c12ea16620;  1 drivers
v0x57c12e9fac30_0 .net *"_ivl_2", 15 0, L_0x57c12ea166c0;  1 drivers
v0x57c12e9fad10_0 .net "in", 15 0, L_0x57c12ea16580;  alias, 1 drivers
v0x57c12e9fadd0_0 .net "out", 31 0, L_0x57c12ea16ae0;  alias, 1 drivers
L_0x57c12ea16620 .part L_0x57c12ea16580, 15, 1;
LS_0x57c12ea166c0_0_0 .concat [ 1 1 1 1], L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620;
LS_0x57c12ea166c0_0_4 .concat [ 1 1 1 1], L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620;
LS_0x57c12ea166c0_0_8 .concat [ 1 1 1 1], L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620;
LS_0x57c12ea166c0_0_12 .concat [ 1 1 1 1], L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620, L_0x57c12ea16620;
L_0x57c12ea166c0 .concat [ 4 4 4 4], LS_0x57c12ea166c0_0_0, LS_0x57c12ea166c0_0_4, LS_0x57c12ea166c0_0_8, LS_0x57c12ea166c0_0_12;
L_0x57c12ea16ae0 .concat [ 16 16 0 0], L_0x57c12ea16580, L_0x57c12ea166c0;
S_0x57c12e9d2290 .scope module, "DIG_RAMDualAccess_i7" "DIG_RAMDualAccess" 3 529, 3 210 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "C";
    .port_info 1 /INPUT 1 "ld";
    .port_info 2 /INPUT 8 "1A";
    .port_info 3 /INPUT 8 "2A";
    .port_info 4 /INPUT 32 "1Din";
    .port_info 5 /INPUT 1 "str";
    .port_info 6 /OUTPUT 32 "1D";
    .port_info 7 /OUTPUT 32 "2D";
P_0x57c12e9d31f0 .param/l "AddrBits" 0 3 213, +C4<00000000000000000000000000001000>;
P_0x57c12e9d3230 .param/l "Bits" 0 3 212, +C4<00000000000000000000000000100000>;
L_0x57c12ea15f70 .functor BUFZ 32, L_0x57c12ea15d60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x57c12e9fb160_0 .net "1A", 7 0, L_0x57c12ea16080;  alias, 1 drivers
v0x57c12e9fb240_0 .net "1D", 31 0, L_0x57c12ea15c70;  alias, 1 drivers
v0x57c12e9fb320_0 .net "1Din", 31 0, L_0x57c12ea05790;  alias, 1 drivers
v0x57c12e9fb410_0 .net "2A", 7 0, L_0x57c12ea158d0;  alias, 1 drivers
v0x57c12e9fb4f0_0 .net "2D", 31 0, L_0x57c12ea15f70;  alias, 1 drivers
v0x57c12e9fb620_0 .net "C", 0 0, v0x57c12ea04a20_0;  alias, 1 drivers
v0x57c12e9fb6e0_0 .net *"_ivl_0", 31 0, L_0x57c12ea15a10;  1 drivers
v0x57c12e9fb7c0_0 .net *"_ivl_10", 31 0, L_0x57c12ea15d60;  1 drivers
v0x57c12e9fb8a0_0 .net *"_ivl_12", 9 0, L_0x57c12ea15e30;  1 drivers
L_0x79b75a8981c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57c12e9fb980_0 .net *"_ivl_15", 1 0, L_0x79b75a8981c8;  1 drivers
v0x57c12e9fba60_0 .net *"_ivl_2", 9 0, L_0x57c12ea15ae0;  1 drivers
L_0x79b75a898180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57c12e9fbb40_0 .net *"_ivl_5", 1 0, L_0x79b75a898180;  1 drivers
o0x79b75a8e14f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0x57c12e9fbc20_0 name=_ivl_6
v0x57c12e9fbd00_0 .net "ld", 0 0, v0x57c12ea001f0_0;  alias, 1 drivers
v0x57c12e9fbdc0 .array "memory", 255 0, 31 0;
v0x57c12e9fbe80_0 .net "str", 0 0, v0x57c12ea003b0_0;  alias, 1 drivers
L_0x57c12ea15a10 .array/port v0x57c12e9fbdc0, L_0x57c12ea15ae0;
L_0x57c12ea15ae0 .concat [ 8 2 0 0], L_0x57c12ea16080, L_0x79b75a898180;
L_0x57c12ea15c70 .functor MUXZ 32, o0x79b75a8e14f8, L_0x57c12ea15a10, v0x57c12ea001f0_0, C4<>;
L_0x57c12ea15d60 .array/port v0x57c12e9fbdc0, L_0x57c12ea15e30;
L_0x57c12ea15e30 .concat [ 8 2 0 0], L_0x57c12ea158d0, L_0x79b75a8981c8;
S_0x57c12e9d2610 .scope module, "Mux_2x1_NBits_i10" "Mux_2x1_NBits" 3 569, 3 191 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 5 "in_0";
    .port_info 2 /INPUT 5 "in_1";
    .port_info 3 /OUTPUT 5 "out";
P_0x57c12e9fc040 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000000101>;
v0x57c12e9fc1f0_0 .net "in_0", 4 0, L_0x57c12ea16370;  alias, 1 drivers
v0x57c12e9fc2f0_0 .net "in_1", 4 0, L_0x57c12ea164a0;  alias, 1 drivers
v0x57c12e9fc3d0_0 .var "out", 4 0;
v0x57c12e9fc4c0_0 .net "sel", 0 0, v0x57c12ea00480_0;  alias, 1 drivers
E_0x57c12e95e5b0 .event anyedge, v0x57c12e9fc4c0_0, v0x57c12e9fc1f0_0, v0x57c12e9fc2f0_0;
S_0x57c12e9d2990 .scope module, "Mux_2x1_NBits_i12" "Mux_2x1_NBits" 3 584, 3 191 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x57c12e9fc6a0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x57c12e9fc7b0_0 .net "in_0", 31 0, v0x57c12e9fefe0_0;  alias, 1 drivers
v0x57c12e9fc8b0_0 .net "in_1", 31 0, L_0x57c12ea15c70;  alias, 1 drivers
v0x57c12e9fc9a0_0 .var "out", 31 0;
v0x57c12e9fca70_0 .net "sel", 0 0, v0x57c12ea002e0_0;  alias, 1 drivers
E_0x57c12e9e0dc0 .event anyedge, v0x57c12e9fca70_0, v0x57c12e9fc7b0_0, v0x57c12e9fb240_0;
S_0x57c12e9fcc00 .scope module, "Mux_2x1_NBits_i4" "Mux_2x1_NBits" 3 502, 3 191 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x57c12e9fce30 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x57c12e9fcfc0_0 .net "in_0", 31 0, L_0x57c12ea05790;  alias, 1 drivers
v0x57c12e9fd0d0_0 .net "in_1", 31 0, L_0x57c12ea16ae0;  alias, 1 drivers
v0x57c12e9fd1a0_0 .var "out", 31 0;
v0x57c12e9fd270_0 .net "sel", 0 0, v0x57c12e9fffb0_0;  alias, 1 drivers
E_0x57c12e9fcf40 .event anyedge, v0x57c12e9fd270_0, v0x57c12e9fb320_0, v0x57c12e9fadd0_0;
S_0x57c12e9fd400 .scope module, "Mux_2x1_NBits_i5" "Mux_2x1_NBits" 3 511, 3 191 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "in_0";
    .port_info 2 /INPUT 32 "in_1";
    .port_info 3 /OUTPUT 32 "out";
P_0x57c12e9fd5e0 .param/l "Bits" 0 3 192, +C4<00000000000000000000000000100000>;
v0x57c12e9fd7a0_0 .net "in_0", 31 0, v0x57c12e9fe730_0;  alias, 1 drivers
v0x57c12e9fd8a0_0 .net "in_1", 31 0, v0x57c12e9ff7e0_0;  alias, 1 drivers
v0x57c12e9fd980_0 .var "out", 31 0;
v0x57c12e9fda70_0 .net "sel", 0 0, L_0x57c12ea16c70;  alias, 1 drivers
E_0x57c12e9fd720 .event anyedge, v0x57c12e9fda70_0, v0x57c12e9fd7a0_0, v0x57c12e9fd8a0_0;
S_0x57c12e9fdc00 .scope module, "alu_control_i11" "alu_control" 3 576, 3 389 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "alu_op";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "alu_control";
v0x57c12e9fded0_0 .var "alu_control", 3 0;
v0x57c12e9fdfd0_0 .net "alu_op", 1 0, v0x57c12e9ffed0_0;  alias, 1 drivers
v0x57c12e9fe0b0_0 .net "funct", 5 0, L_0x57c12ea16b80;  alias, 1 drivers
E_0x57c12e9fde50 .event anyedge, v0x57c12e9fdfd0_0, v0x57c12e9fe0b0_0;
S_0x57c12e9fe1f0 .scope module, "alu_i2" "alu" 3 484, 3 155 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x57c12e9fe460_0 .net "A", 31 0, v0x57c12ea01ee0_0;  alias, 1 drivers
L_0x79b75a8980f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x57c12e9fe560_0 .net "B", 31 0, L_0x79b75a8980f0;  1 drivers
L_0x79b75a8980a8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x57c12e9fe640_0 .net "alu_control", 3 0, L_0x79b75a8980a8;  1 drivers
v0x57c12e9fe730_0 .var "result", 31 0;
v0x57c12e9fe820_0 .var "temp", 31 0;
v0x57c12e9fe930_0 .var "zero", 0 0;
E_0x57c12e9fe400 .event anyedge, v0x57c12e9fe560_0, v0x57c12e9fe460_0, v0x57c12e9fe640_0;
S_0x57c12e9fea90 .scope module, "alu_i3" "alu" 3 492, 3 155 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x57c12e9fecf0_0 .net "A", 31 0, L_0x57c12ea054a0;  alias, 1 drivers
v0x57c12e9fedf0_0 .net "B", 31 0, v0x57c12e9fd1a0_0;  alias, 1 drivers
v0x57c12e9feee0_0 .net "alu_control", 3 0, v0x57c12e9fded0_0;  alias, 1 drivers
v0x57c12e9fefe0_0 .var "result", 31 0;
v0x57c12e9ff0b0_0 .var "temp", 31 0;
v0x57c12e9ff150_0 .var "zero", 0 0;
E_0x57c12e9fec70 .event anyedge, v0x57c12e9fd1a0_0, v0x57c12e9fecf0_0, v0x57c12e9fded0_0;
S_0x57c12e9ff2b0 .scope module, "alu_i6" "alu" 3 518, 3 155 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "alu_control";
    .port_info 1 /INPUT 32 "A";
    .port_info 2 /INPUT 32 "B";
    .port_info 3 /OUTPUT 1 "zero";
    .port_info 4 /OUTPUT 32 "result";
v0x57c12e9ff510_0 .net "A", 31 0, v0x57c12e9fe730_0;  alias, 1 drivers
v0x57c12e9ff640_0 .net "B", 31 0, L_0x57c12ea16dd0;  alias, 1 drivers
L_0x79b75a898138 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x57c12e9ff720_0 .net "alu_control", 3 0, L_0x79b75a898138;  1 drivers
v0x57c12e9ff7e0_0 .var "result", 31 0;
v0x57c12e9ff8d0_0 .var "temp", 31 0;
v0x57c12e9ff9e0_0 .var "zero", 0 0;
E_0x57c12e9ff490 .event anyedge, v0x57c12e9ff640_0, v0x57c12e9fd7a0_0, v0x57c12e9ff720_0;
S_0x57c12e9ffb40 .scope module, "control_unit_i8" "control_unit" 3 546, 3 269 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "instr_op";
    .port_info 1 /OUTPUT 1 "reg_dst";
    .port_info 2 /OUTPUT 1 "branch";
    .port_info 3 /OUTPUT 1 "mem_read";
    .port_info 4 /OUTPUT 1 "mem_to_reg";
    .port_info 5 /OUTPUT 2 "alu_op";
    .port_info 6 /OUTPUT 1 "mem_write";
    .port_info 7 /OUTPUT 1 "alu_src";
    .port_info 8 /OUTPUT 1 "reg_write";
v0x57c12e9ffed0_0 .var "alu_op", 1 0;
v0x57c12e9fffb0_0 .var "alu_src", 0 0;
v0x57c12ea00080_0 .var "branch", 0 0;
v0x57c12ea00150_0 .net "instr_op", 5 0, L_0x57c12ea16120;  alias, 1 drivers
v0x57c12ea001f0_0 .var "mem_read", 0 0;
v0x57c12ea002e0_0 .var "mem_to_reg", 0 0;
v0x57c12ea003b0_0 .var "mem_write", 0 0;
v0x57c12ea00480_0 .var "reg_dst", 0 0;
v0x57c12ea00550_0 .var "reg_write", 0 0;
E_0x57c12e9ffe50 .event anyedge, v0x57c12ea00150_0;
S_0x57c12ea00740 .scope module, "cpu_registers_i1" "cpu_registers" 3 472, 3 81 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 5 "src1_addr";
    .port_info 4 /INPUT 5 "src2_addr";
    .port_info 5 /INPUT 5 "dst_addr";
    .port_info 6 /INPUT 32 "data_in";
    .port_info 7 /OUTPUT 32 "src1_out";
    .port_info 8 /OUTPUT 32 "src2_out";
L_0x57c12ea054a0 .functor BUFZ 32, L_0x57c12ea05290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x57c12ea05790 .functor BUFZ 32, L_0x57c12ea05580, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x57c12ea00a00 .array "RFILE", 0 31, 31 0;
v0x57c12ea00ae0_0 .net *"_ivl_0", 31 0, L_0x57c12ea05290;  1 drivers
v0x57c12ea00bc0_0 .net *"_ivl_10", 6 0, L_0x57c12ea05620;  1 drivers
L_0x79b75a898060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57c12ea00cb0_0 .net *"_ivl_13", 1 0, L_0x79b75a898060;  1 drivers
v0x57c12ea00d90_0 .net *"_ivl_2", 6 0, L_0x57c12ea05360;  1 drivers
L_0x79b75a898018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x57c12ea00ec0_0 .net *"_ivl_5", 1 0, L_0x79b75a898018;  1 drivers
v0x57c12ea00fa0_0 .net *"_ivl_8", 31 0, L_0x57c12ea05580;  1 drivers
v0x57c12ea01080_0 .net "clk", 0 0, v0x57c12ea04a20_0;  alias, 1 drivers
v0x57c12ea01120_0 .net "data_in", 31 0, v0x57c12e9fc9a0_0;  alias, 1 drivers
v0x57c12ea01280_0 .net "dst_addr", 4 0, v0x57c12e9fc3d0_0;  alias, 1 drivers
v0x57c12ea01350_0 .var/i "i", 31 0;
v0x57c12ea01410_0 .net "rst", 0 0, v0x57c12ea04fd0_0;  alias, 1 drivers
v0x57c12ea014d0_0 .net "src1_addr", 4 0, L_0x57c12ea16210;  alias, 1 drivers
v0x57c12ea015b0_0 .net "src1_out", 31 0, L_0x57c12ea054a0;  alias, 1 drivers
v0x57c12ea016a0_0 .net "src2_addr", 4 0, L_0x57c12ea16370;  alias, 1 drivers
v0x57c12ea01770_0 .net "src2_out", 31 0, L_0x57c12ea05790;  alias, 1 drivers
v0x57c12ea01810_0 .net "write_en", 0 0, v0x57c12ea00550_0;  alias, 1 drivers
L_0x57c12ea05290 .array/port v0x57c12ea00a00, L_0x57c12ea05360;
L_0x57c12ea05360 .concat [ 5 2 0 0], L_0x57c12ea16210, L_0x79b75a898018;
L_0x57c12ea05580 .array/port v0x57c12ea00a00, L_0x57c12ea05620;
L_0x57c12ea05620 .concat [ 5 2 0 0], L_0x57c12ea16370, L_0x79b75a898060;
S_0x57c12ea01a00 .scope module, "gen_register_i0" "gen_register" 3 464, 3 29 0, S_0x57c12e9d1b90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "write_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
P_0x57c12ea01b90 .param/l "WORD_SIZE" 0 3 31, +C4<00000000000000000000000000100000>;
v0x57c12ea01d10_0 .net "clk", 0 0, v0x57c12ea04a20_0;  alias, 1 drivers
v0x57c12ea01e20_0 .net "data_in", 31 0, v0x57c12e9fd980_0;  alias, 1 drivers
v0x57c12ea01ee0_0 .var "data_out", 31 0;
v0x57c12ea01fe0_0 .net "rst", 0 0, v0x57c12ea04fd0_0;  alias, 1 drivers
v0x57c12ea020b0_0 .net "write_en", 0 0, v0x57c12ea04a20_0;  alias, 1 drivers
E_0x57c12ea01c90 .event posedge, v0x57c12e9fb620_0, v0x57c12ea01410_0;
    .scope S_0x57c12ea01a00;
T_1 ;
    %wait E_0x57c12ea01c90;
    %load/vec4 v0x57c12ea01fe0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x57c12ea01ee0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x57c12ea01d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x57c12ea020b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x57c12ea01e20_0;
    %assign/vec4 v0x57c12ea01ee0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x57c12ea00740;
T_2 ;
    %wait E_0x57c12e99f980;
    %load/vec4 v0x57c12ea01410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12ea01350_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x57c12ea01350_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x57c12ea01350_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57c12ea00a00, 0, 4;
    %load/vec4 v0x57c12ea01350_0;
    %addi 1, 0, 32;
    %store/vec4 v0x57c12ea01350_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x57c12ea01810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x57c12ea01120_0;
    %load/vec4 v0x57c12ea01280_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57c12ea00a00, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x57c12e9fe1f0;
T_3 ;
    %wait E_0x57c12e9fe400;
    %load/vec4 v0x57c12e9fe640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fe820_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x57c12e9fe460_0;
    %load/vec4 v0x57c12e9fe560_0;
    %and;
    %store/vec4 v0x57c12e9fe730_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x57c12e9fe460_0;
    %load/vec4 v0x57c12e9fe560_0;
    %or;
    %store/vec4 v0x57c12e9fe730_0, 0, 32;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x57c12e9fe460_0;
    %load/vec4 v0x57c12e9fe560_0;
    %add;
    %store/vec4 v0x57c12e9fe730_0, 0, 32;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x57c12e9fe460_0;
    %load/vec4 v0x57c12e9fe560_0;
    %sub;
    %store/vec4 v0x57c12e9fe730_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x57c12e9fe460_0;
    %load/vec4 v0x57c12e9fe560_0;
    %or;
    %inv;
    %store/vec4 v0x57c12e9fe730_0, 0, 32;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x57c12e9fe460_0;
    %load/vec4 v0x57c12e9fe560_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_3.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_3.9, 8;
T_3.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_3.9, 8;
 ; End of false expr.
    %blend;
T_3.9;
    %store/vec4 v0x57c12e9fe730_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %load/vec4 v0x57c12e9fe730_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_3.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_3.11, 8;
T_3.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_3.11, 8;
 ; End of false expr.
    %blend;
T_3.11;
    %pad/s 1;
    %store/vec4 v0x57c12e9fe930_0, 0, 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x57c12e9fea90;
T_4 ;
    %wait E_0x57c12e9fec70;
    %load/vec4 v0x57c12e9feee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9ff0b0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x57c12e9fecf0_0;
    %load/vec4 v0x57c12e9fedf0_0;
    %and;
    %store/vec4 v0x57c12e9fefe0_0, 0, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x57c12e9fecf0_0;
    %load/vec4 v0x57c12e9fedf0_0;
    %or;
    %store/vec4 v0x57c12e9fefe0_0, 0, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x57c12e9fecf0_0;
    %load/vec4 v0x57c12e9fedf0_0;
    %add;
    %store/vec4 v0x57c12e9fefe0_0, 0, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x57c12e9fecf0_0;
    %load/vec4 v0x57c12e9fedf0_0;
    %sub;
    %store/vec4 v0x57c12e9fefe0_0, 0, 32;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x57c12e9fecf0_0;
    %load/vec4 v0x57c12e9fedf0_0;
    %or;
    %inv;
    %store/vec4 v0x57c12e9fefe0_0, 0, 32;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x57c12e9fecf0_0;
    %load/vec4 v0x57c12e9fedf0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %store/vec4 v0x57c12e9fefe0_0, 0, 32;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %load/vec4 v0x57c12e9fefe0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %pad/s 1;
    %store/vec4 v0x57c12e9ff150_0, 0, 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x57c12e9fcc00;
T_5 ;
    %wait E_0x57c12e9fcf40;
    %load/vec4 v0x57c12e9fd270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fd1a0_0, 0, 32;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x57c12e9fcfc0_0;
    %store/vec4 v0x57c12e9fd1a0_0, 0, 32;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x57c12e9fd0d0_0;
    %store/vec4 v0x57c12e9fd1a0_0, 0, 32;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x57c12e9fd400;
T_6 ;
    %wait E_0x57c12e9fd720;
    %load/vec4 v0x57c12e9fda70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fd980_0, 0, 32;
    %jmp T_6.3;
T_6.0 ;
    %load/vec4 v0x57c12e9fd7a0_0;
    %store/vec4 v0x57c12e9fd980_0, 0, 32;
    %jmp T_6.3;
T_6.1 ;
    %load/vec4 v0x57c12e9fd8a0_0;
    %store/vec4 v0x57c12e9fd980_0, 0, 32;
    %jmp T_6.3;
T_6.3 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x57c12e9ff2b0;
T_7 ;
    %wait E_0x57c12e9ff490;
    %load/vec4 v0x57c12e9ff720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9ff8d0_0, 0, 32;
    %jmp T_7.7;
T_7.0 ;
    %load/vec4 v0x57c12e9ff510_0;
    %load/vec4 v0x57c12e9ff640_0;
    %and;
    %store/vec4 v0x57c12e9ff7e0_0, 0, 32;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v0x57c12e9ff510_0;
    %load/vec4 v0x57c12e9ff640_0;
    %or;
    %store/vec4 v0x57c12e9ff7e0_0, 0, 32;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v0x57c12e9ff510_0;
    %load/vec4 v0x57c12e9ff640_0;
    %add;
    %store/vec4 v0x57c12e9ff7e0_0, 0, 32;
    %jmp T_7.7;
T_7.3 ;
    %load/vec4 v0x57c12e9ff510_0;
    %load/vec4 v0x57c12e9ff640_0;
    %sub;
    %store/vec4 v0x57c12e9ff7e0_0, 0, 32;
    %jmp T_7.7;
T_7.4 ;
    %load/vec4 v0x57c12e9ff510_0;
    %load/vec4 v0x57c12e9ff640_0;
    %or;
    %inv;
    %store/vec4 v0x57c12e9ff7e0_0, 0, 32;
    %jmp T_7.7;
T_7.5 ;
    %load/vec4 v0x57c12e9ff510_0;
    %load/vec4 v0x57c12e9ff640_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_7.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_7.9, 8;
T_7.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_7.9, 8;
 ; End of false expr.
    %blend;
T_7.9;
    %store/vec4 v0x57c12e9ff7e0_0, 0, 32;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %load/vec4 v0x57c12e9ff7e0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_7.10, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_7.11, 8;
T_7.10 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_7.11, 8;
 ; End of false expr.
    %blend;
T_7.11;
    %pad/s 1;
    %store/vec4 v0x57c12e9ff9e0_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x57c12e9d2290;
T_8 ;
    %wait E_0x57c12e99f980;
    %load/vec4 v0x57c12e9fbe80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x57c12e9fb320_0;
    %load/vec4 v0x57c12e9fb160_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x57c12e9fbdc0, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x57c12e9ffb40;
T_9 ;
    %wait E_0x57c12e9ffe50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea00480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea00080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea001f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea002e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x57c12e9ffed0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea003b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12e9fffb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea00550_0, 0, 1;
    %load/vec4 v0x57c12ea00150_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea00080_0, 0, 1;
    %jmp T_9.6;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea00480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea00550_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x57c12e9ffed0_0, 0, 2;
    %jmp T_9.6;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12e9fffb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea00550_0, 0, 1;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12e9fffb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea002e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea00550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea001f0_0, 0, 1;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12e9fffb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea003b0_0, 0, 1;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea00480_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea00080_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x57c12e9ffed0_0, 0, 2;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x57c12e9d2610;
T_10 ;
    %wait E_0x57c12e95e5b0;
    %load/vec4 v0x57c12e9fc4c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57c12e9fc3d0_0, 0, 5;
    %jmp T_10.3;
T_10.0 ;
    %load/vec4 v0x57c12e9fc1f0_0;
    %store/vec4 v0x57c12e9fc3d0_0, 0, 5;
    %jmp T_10.3;
T_10.1 ;
    %load/vec4 v0x57c12e9fc2f0_0;
    %store/vec4 v0x57c12e9fc3d0_0, 0, 5;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x57c12e9fdc00;
T_11 ;
    %wait E_0x57c12e9fde50;
    %load/vec4 v0x57c12e9fdfd0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x57c12e9fdfd0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_11.2, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x57c12e9fe0b0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.5 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.7 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.8 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.9 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0x57c12e9fded0_0, 0, 4;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x57c12e9d2990;
T_12 ;
    %wait E_0x57c12e9e0dc0;
    %load/vec4 v0x57c12e9fca70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fc9a0_0, 0, 32;
    %jmp T_12.3;
T_12.0 ;
    %load/vec4 v0x57c12e9fc7b0_0;
    %store/vec4 v0x57c12e9fc9a0_0, 0, 32;
    %jmp T_12.3;
T_12.1 ;
    %load/vec4 v0x57c12e9fc8b0_0;
    %store/vec4 v0x57c12e9fc9a0_0, 0, 32;
    %jmp T_12.3;
T_12.3 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x57c12e9d2d10;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12ea04ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12ea05070_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_0x57c12e9d2d10;
T_14 ;
    %vpi_call 2 38 "$dumpfile", "lab04.vcd" {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x57c12e9d2d10;
T_15 ;
    %vpi_call 2 43 "$readmemb", "init.coe", v0x57c12e9fbdc0, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000011111111 {0 0 0};
    %end;
    .thread T_15;
    .scope S_0x57c12e9d2d10;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea04a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea04fd0_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea04a20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x57c12ea04fd0_0, 0, 1;
    %delay 45000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea04fd0_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x57c12ea04a20_0, 0, 1;
T_16.0 ;
    %delay 50000, 0;
    %load/vec4 v0x57c12ea04a20_0;
    %inv;
    %store/vec4 v0x57c12ea04a20_0, 0, 1;
    %jmp T_16.0;
    %end;
    .thread T_16;
    .scope S_0x57c12e9d2d10;
T_17 ;
    %wait E_0x57c12e99f490;
    %wait E_0x57c12e99f320;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 115 "$write", "Test Case %0d: lw $v0 31($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 118 "$write", "Test Case %0d: add $v1 $v0 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 121 "$write", "Test Case %0d: sw $v1 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 43, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 132, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 124 "$write", "Test Case %0d: sub $a0 $v1 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 127 "$write", "Test Case %0d: addi $a1 $v1 12...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 130 "$write", "Test Case %0d: and $a2 $a1 $v1...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 133 "$write", "Test Case %0d: or $a3 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 24, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 254, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 136 "$write", "Test Case %0d: nor $t0 $a2 $v0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 28, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 168, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 139 "$write", "Test Case %0d: slt $a2 $a1 $a0...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 86, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 142 "$write", "Test Case %0d: beq $a2 $zero -8...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 36, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 184, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %delay 100000, 0;
    %load/vec4 v0x57c12ea05070_0;
    %addi 1, 0, 32;
    %vpi_call 2 145 "$write", "Test Case %0d: lw $t0 132($zero)...", S<0,vec4,s32> {1 0 0};
    %pushi/vec4 40, 0, 32;
    %store/vec4 v0x57c12e9c8f40_0, 0, 32;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x57c12e9bf730_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x57c12e9c7670_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x57c12e9fa4f0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x57c12e9fa5d0_0, 0, 5;
    %pushi/vec4 4294967041, 0, 32;
    %store/vec4 v0x57c12e9fa6b0_0, 0, 32;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x57c12e9fa790_0, 0, 5;
    %pushi/vec4 172, 0, 32;
    %store/vec4 v0x57c12e9fa870_0, 0, 32;
    %fork TD_processor_tb.test_case, S_0x57c12e9d18a0;
    %join;
    %vpi_call 2 148 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 149 "$display", "Testing complete\012Passed %0d / %0d tests.", v0x57c12ea04ba0_0, v0x57c12ea05070_0 {0 0 0};
    %vpi_call 2 150 "$display", "------------------------------------------------------------------" {0 0 0};
    %vpi_call 2 151 "$finish" {0 0 0};
    %end;
    .thread T_17;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "lab04_tb.v";
    "lab04.v";
