Cadence Genus(TM) Synthesis Solution.
Copyright 2022 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

[13:27:20.206201] Configured Lic search path (21.01-s002): 5280@ip-10-0-87-58.eu-central-1.compute.internal

Version: 21.15-s080_1, built Fri Sep 23 05:57:55 PDT 2022
Options: 
Date:    Sun Aug 11 13:27:20 2024
Host:    ip-10-0-112-224.eu-central-1.compute.internal (x86_64 w/Linux 4.14.336-255.557.amzn2.x86_64) (1core*2cpus*1physical cpu*AMD EPYC 7571 512KB) (7896820KB)
PID:     22227
OS:      CentOS Linux release 7.9.2009 (Core)

*** Stack limited to 512 MB. This run may fail due to lack of stack space. ***


[13:27:20.116536] Periodic Lic check successful
[13:27:20.116570] Feature usage summary:
[13:27:20.116571] Genus_Synthesis
Checking out license: Genus_Synthesis


***********************************************************************************************************
***********************************************************************************************************



Loading tool scripts...
Finished loading tool scripts (17 seconds elapsed).

WARNING: This version of the tool is 688 days old.
@genus:root: 1> source ../scripts/genus_fm.tcl
Sourcing '../scripts/genus_fm.tcl' (Sun Aug 11 13:27:44 UTC 2024)...
#@ Begin verbose source ../scripts/genus_fm.tcl
@file(genus_fm.tcl) 2: set debug_file "debug.txt"
@file(genus_fm.tcl) 3: set design(TOPLEVEL) "proj_fm" 
@file(genus_fm.tcl) 4: set runtype "synthesis"
@file(genus_fm.tcl) 7: set mmmc_or_simple "simple"; # "simple" - using "read_libs"
@file(genus_fm.tcl) 9: set phys_synth_type "lef" ;  # "none"   - don't read any physical data
@file(genus_fm.tcl) 15: source ../scripts/procedures.tcl -quiet
@file(genus_fm.tcl) 16: enics_start_stage "start"
*****************************************
*****************************************
**   ENICSINFO: Starting stage start   **
*****************************************
*****************************************
ENICSINFO: Current time is: 11/08/2024 13:27
ENICSINFO: This session is running on Hostname : ip-10-0-112-224.eu-central-1.compute.internal
ENICSINFO: The log file is genus.log112 and the command file is genus.cmd112
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 20: source ../inputs/proj.defines -quiet
@file(genus_fm.tcl) 23: source ../inputs/libraries.$TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'design_process_node' = 65
@file(genus_fm.tcl) 24: source ../inputs/libraries.$SC_TECHNOLOGY.tcl -quiet
  Setting attribute of root '/': 'route_design_with_via_in_pin' = true
@file(genus_fm.tcl) 25: source ../inputs/libraries.$SRAM_TECHNOLOGY.tcl -quiet
@file(genus_fm.tcl) 26: if {$design(FULLCHIP_OR_MACRO)=="FULLCHIP"} {
    source ../inputs/libraries.$IO_TECHNOLOGY.tcl -quiet
}
@file(genus_fm.tcl) 34: set df [open $debug_file a]
@file(genus_fm.tcl) 35: puts $df "\n******************************************"
@file(genus_fm.tcl) 36: puts $df "* Debug values after everything was loaded *"
@file(genus_fm.tcl) 37: puts $df "******************************************"
@file(genus_fm.tcl) 38: foreach dic {paths tech tech_files design} {
    foreach key [array names $dic] {
        puts $df "${dic}(${key}) = \t[set ${dic}([set key])]"
    }
}
@file(genus_fm.tcl) 44: close $df
@file(genus_fm.tcl) 50: set_db source_verbose true ; # Sourcing files will be reported as verbose
  Setting attribute of root '/': 'source_verbose' = true
@file(genus_fm.tcl) 51: set_db information_level 9 ; # The log file will report everything
  Setting attribute of root '/': 'information_level' = 9
@file(genus_fm.tcl) 52: suppress_messages "PHYS-90"
  Setting attribute of message 'PHYS-90': 'max_print' = 0
@file(genus_fm.tcl) 57: enics_start_stage "init_design"
***********************************************
***********************************************
**   ENICSINFO: Starting stage init_design   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 13:27
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 59: if {$mmmc_or_simple=="mmmc"} {
    read_mmmc $design(mmmc_view_file)
} else {
    set_db init_lib_search_path $paths(LIB_paths) 
    suppress_messages $tech(SC_LIB_SUPPRESS_MESSAGES_GENUS)
    read_libs $tech_files(ALL_WC_LIBS)
}
  Setting attribute of root '/': 'init_lib_search_path' = /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/ /data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/
  Setting attribute of message 'LBR-9': 'max_print' = 0
  Setting attribute of message 'LBR-76': 'max_print' = 0
  Setting attribute of message 'LBR-40': 'max_print' = 0
  Setting attribute of message 'LBR-436': 'max_print' = 0
  Setting attribute of message 'LBR-170': 'max_print' = 0

Threads Configured:2

  Message Summary for Library all 3 libraries:
  ********************************************
  An unsupported construct was detected in this library. [LBR-40]: 258
  ********************************************
 
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_rvt/r0p0/lib/sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lib/sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'
            Reading file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lib/sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c.lib'.
        : The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively), or by the default PVT values (1.0,1.0,1.0).
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c.lib'.
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 0.900000, 125.000000) in library 'sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c.lib'.
@file(genus_fm.tcl) 67: suppress_messages "LBR-415"
  Setting attribute of message 'LBR-415': 'max_print' = 0
@file(genus_fm.tcl) 72: if {$phys_synth_type == "none"} {
   enics_message "Physical Synthesis is disabled"
   read_qrc $tech_files(QRCTECH_FILE_WC)
} else {
    suppress_messages $tech(SC_LEF_SUPPRESS_MESSAGES_GENUS)
    read_physical -lef $tech_files(ALL_LEFS)
    if {$phys_synth_type == "floorplan"} { 
        # You need to read a .def file for the floorplan to enable physical synthesis 
        read_def $design(floorplan_def)
    }
}
  Setting attribute of message 'PHYS-279': 'max_print' = 0
  Setting attribute of message 'PHYS-129': 'max_print' = 0
  Setting attribute of message 'PHYS-15': 'max_print' = 0
  Setting attribute of message 'PHYS-12': 'max_print' = 0
  Setting attribute of message 'LBR-162': 'max_print' = 0
  Setting attribute of message 'LBR-155': 'max_print' = 0
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_lvt/r0p0/lef/sc9_cln65lp_base_lvt.lef' is ignored.
Warning : Site already defined before, duplicated site will be ignored. [PHYS-106]
        : Site 'sc9_cln65lp' read already, this site in file '/data/tsmc/65LP/dig_libs/ARM_FEONLY/arm/tsmc/cln65lp//sc9_base_hvt/r0p0/lef/sc9_cln65lp_base_hvt.lef' is ignored.

  According to lef_library, there are total 10 routing layers [ V(5) / H(5) ]

Info    : Setting the maximum print count of this message to 10 if information_level is less than 9. [LBR-161]
        : To print all the warning messages, set the information_level to 9.
  Libraries have 1950 usable logic and 582 usable sequential lib-cells.
@file(genus_fm.tcl) 87: enics_start_stage "read_rtl"
********************************************
********************************************
**   ENICSINFO: Starting stage read_rtl   **
********************************************
********************************************
ENICSINFO: Current time is: 11/08/2024 13:27
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 89: set_db init_hdl_search_path $design(hdl_search_paths)
  Setting attribute of root '/': 'init_hdl_search_path' = . /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl
@file(genus_fm.tcl) 90: set_db hdl_language v2001 -quiet
@file(genus_fm.tcl) 93: suppress_messages "CDFG-250"
  Setting attribute of message 'CDFG-250': 'max_print' = 0
@file(genus_fm.tcl) 95: suppress_messages "CWD-19 CWD-36"
  Setting attribute of message 'CWD-19': 'max_print' = 0
  Setting attribute of message 'CWD-36': 'max_print' = 0
@file(genus_fm.tcl) 97: suppress_messages "CDFG-771"
  Setting attribute of message 'CDFG-771': 'max_print' = 0
@file(genus_fm.tcl) 98: read_hdl -language sv -f $design(read_hdl_list)
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_pkg.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_counter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_kmer_buffer.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_extender.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_hasher.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_sorter.sv'
            Reading Verilog file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_top.sv'
@file(genus_fm.tcl) 103: enics_start_stage "elaborate"
*********************************************
*********************************************
**   ENICSINFO: Starting stage elaborate   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 13:27
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 105: set_db hdl_track_filename_row_col true -quiet; # helps with debug
Info   : Enabled hdl_track_filename_row_col attribute.
       : Setting this attribute to 'true' can have an impact on the run time. Use this attribute only when filename, line number, and column information are needed in reports.
@file(genus_fm.tcl) 106: set_db lp_insert_clock_gating true 
  Setting attribute of root '/': 'lp_insert_clock_gating' = true
@file(genus_fm.tcl) 108: elaborate $design(TOPLEVEL) ;#-update
                  INLINE_INFO: Skipping marking small hierarchies inline as the variable 'hdl_dissolve_primitive_instance_hierarchy_threshold' has not been set to a positive value.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'proj_fm' from file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'proj_fm' with default parameters value.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
        : A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.
Info    : Constant relational expression. [CDFG-479]
        : The '<' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Info    : Constant relational expression. [CDFG-479]
        : The '>=' operation evaluates to 'true' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 78.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-479'.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N7454' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N8510' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N11927' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N12987' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N16420' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N17480' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N20913' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N21973' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N25406' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N26466' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N29899' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N30959' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N34392' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N35452' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N38885' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N39945' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N43378' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N44438' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N47871' at line 79 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Optimized the MUX created for array read / write or variable shifter. [CDFG-893]
        : Optimized mux for Array Write Aggressive Implementation for variable 'N48931' at line 81 col 21, in Module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-893'.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Info    : Common subexpression eliminated. [CDFG-738]
        : Eliminated '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 81.
Info    : Common subexpression kept. [CDFG-739]
        : Kept '%bit-select%' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 79.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-738'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'CDFG-739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_96'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_101'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_106'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_111'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_116'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_121'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_126'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_131'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_136'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_141'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_146'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_151'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_156'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_161'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_166'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_171'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_181'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_186'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_191'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'g1' of datapath component 'sub_unsigned_196'.
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GB-6'.
Warning : Signal or variable has multiple drivers, including a constant driver. [CDFG2G-623]
        : 'padded_fragment' in module 'proj_fm' in file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../sourcecode/rtl/proj_fm.sv' on line 47, column 24.
        : Some tools may not accept this HDL.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[0]' in module 'proj_fm'.
        : This may cause simulation mismatches between the original and synthesized designs.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[1]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[2]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[3]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[4]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[5]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[6]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[7]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[8]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[9]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[10]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[11]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[12]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[13]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[14]' in module 'proj_fm'.
Warning : Signal or variable has multiple drivers. [CDFG2G-622]
        : 'out_rdata[15]' in module 'proj_fm'.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'proj_fm'.
Checking for analog nets...
Check completed for analog nets.
Checking for source RTL...
Check completed for source RTL.
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_elab
--------------------------------------------------------
| Trick             | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------------
| ume_constant_bmux |       0 |       0 |         0.00 | 
--------------------------------------------------------
Starting clip mux common data inputs [v1.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: post_elab, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 1, rejects: 0, runtime: 0.009s)

Stage: post_elab
---------------------------------------------------------
| Transform          | Accepts | Rejects | Runtime (ms) | 
---------------------------------------------------------
| hlo_clip_mux_input |       0 |       0 |         2.00 | 
| hlo_clip           |       1 |       0 |         9.00 | 
---------------------------------------------------------
Info    : To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'. [ELABUTL-133]
        : Preserved 1 user net(s)  Set the 'print_ports_nets_preserved_for_cb' root attribute to 'true' to print out the affected nets and hierarchical instances.

        Computing net loads.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   elaborate
@file(genus_fm.tcl) 110: enics_start_stage "post_elaboration"
****************************************************
****************************************************
**   ENICSINFO: Starting stage post_elaboration   **
****************************************************
****************************************************
ENICSINFO: Current time is: 11/08/2024 13:28
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 112: check_design -unresolved


 	 Check Design Report (c)
	 ------------------- 

  Unresolved References & Empty Modules
  ------------------------------------- 
No unresolved references in design 'proj_fm'

No empty modules in design 'proj_fm'

  Done Checking the design.
@file(genus_fm.tcl) 113: check_design -all > $design(synthesis_reports)/post_elaboration/check_design_post_elab.rpt

@file(genus_fm.tcl) 114: if {[check_design -status]} {
    Puts "ENICSINFO: ############# There is an issue with check_design. You better look at it! ###########"
}
@file(genus_fm.tcl) 118: write_design -base_name $design(export_dir)/post_elaboartion/$design(TOPLEVEL)
(write_design): Writing Genus content. Constraint interface is 'smsc'
Warning : The design is not fully mapped. [PHYS-93]
        : The original design intent derived from the RTL may no longer be available upon restoration.
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm...
%# Begin write_design (08/11 13:28:22, mem=4992.57M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.mmmc.tcl has been written.
Info    : Multimode clock gating check is disabled. [TIM-1000]
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.default_emulate_constraint_mode.sdc has been written
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_elaboartion/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:01, real = 00:04).
.
%# End write_design (08/11 13:28:26, total cpu=08:00:01, real=08:00:04, peak res=880.70M, current mem=4991.57M)
@file(genus_fm.tcl) 126: set_db detailed_sdc_messages true ; # helps read_sdc debug
  Setting attribute of root '/': 'detailed_sdc_messages' = true
@file(genus_fm.tcl) 127: read_sdc $design(functional_sdc) -stop_on_errors 
            Reading file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../inputs/proj.sdc'
Statistics for commands executed by read_sdc:
 "all_inputs"               - successful      4 , failed      0 (runtime  0.00)
 "all_outputs"              - successful      3 , failed      0 (runtime  0.00)
 "create_clock"             - successful      1 , failed      0 (runtime  0.01)
 "current_design"           - successful      2 , failed      0 (runtime  0.01)
 "get_lib_pins"             - successful      1 , failed      0 (runtime  0.02)
 "get_ports"                - successful      3 , failed      0 (runtime  0.01)
 "remove_from_collection"   - successful      1 , failed      0 (runtime  0.00)
 "set_clock_uncertainty"    - successful      1 , failed      0 (runtime  0.02)
 "set_driving_cell"         - successful      1 , failed      0 (runtime  0.01)
 "set_ideal_network"        - successful      2 , failed      0 (runtime  0.01)
 "set_input_delay"          - successful      1 , failed      0 (runtime  0.01)
 "set_input_transition"     - successful      1 , failed      0 (runtime  0.00)
 "set_load"                 - successful      1 , failed      0 (runtime  0.02)
 "set_max_delay"            - successful      1 , failed      0 (runtime  0.01)
 "set_max_fanout"           - successful      1 , failed      0 (runtime  0.01)
 "set_max_transition"       - successful      1 , failed      0 (runtime  0.00)
 "set_output_delay"         - successful      1 , failed      0 (runtime  0.00)
read_sdc completed in 00:00:00 (hh:mm:ss)
@file(genus_fm.tcl) 128: check_timing_intent
        Computing net loads.
        Tracing clock networks.
Info    : Multimode clock gating check is disabled. [TIM-1000]
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:28:26 pm
  Module:                 proj_fm
  Technology libraries:   sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 1
                          sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 1
                          physical_cells 
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Nets with multiple drivers

The following nets have multiple drivers and at least one of the drivers is     
non-tristate:                                                                   

hnet:proj_fm/out_rdata[0]
hnet:proj_fm/out_rdata[10]
hnet:proj_fm/out_rdata[11]
  ... 13 other warnings in this category.
 Use the -verbose option for more details.
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                  0
 Sequential data pins driven by a clock signal                    0
 Sequential clock pins without clock waveform                     0
 Sequential clock pins with multiple clock waveforms              0
 Generated clocks without clock waveform                          0
 Generated clocks with incompatible options                       0
 Generated clocks with multi-master clock                         0
 Paths constrained with different clocks                          0
 Loop-breaking cells for combinational feedback                   0
 Nets with multiple drivers                                      16
 Timing exceptions with no effect                                 0
 Suspicious multi_cycle exceptions                                0
 Pins/ports with conflicting case constants                       0
 Inputs without clocked external delays                           0
 Outputs without clocked external delays                          0
 Inputs without external driver/transition                        0
 Outputs without external load                                    0
 Exceptions with invalid timing start-/endpoints                  0

                                                  Total:         16

@file(genus_fm.tcl) 129: check_timing_intent -verbose > $design(synthesis_reports)/post_elaboration/check_timing_post_elab.rpt
@file(genus_fm.tcl) 134: enics_default_cost_groups
@file(genus_fm.tcl) 135: enics_report_timing $design(synthesis_reports)
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing arrivals and requireds.
@file(genus_fm.tcl) 142: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_min_flops 8
  Setting attribute of design 'proj_fm': 'lp_clock_gating_min_flops' = 8
@file(genus_fm.tcl) 143: set_db [get_db design:$design(TOPLEVEL)] .lp_clock_gating_style latch 
  Setting attribute of design 'proj_fm': 'lp_clock_gating_style' = latch
@file(genus_fm.tcl) 148: enics_start_stage "synthesis"
*********************************************
*********************************************
**   ENICSINFO: Starting stage synthesis   **
*********************************************
*********************************************
ENICSINFO: Current time is: 11/08/2024 13:28
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 151: set_db syn_generic_effort low
  Setting attribute of root '/': 'syn_generic_effort' = low
@file(genus_fm.tcl) 152: set_db syn_map_effort low
  Setting attribute of root '/': 'syn_map_effort' = low
@file(genus_fm.tcl) 153: set_db syn_opt_effort low
  Setting attribute of root '/': 'syn_opt_effort' = low
@file(genus_fm.tcl) 154: suppress_messages "ST-110 ST-112"
  Setting attribute of message 'ST-110': 'max_print' = 0
  Setting attribute of message 'ST-112': 'max_print' = 0
@file(genus_fm.tcl) 156: if {$phys_synth_type == "floorplan"} {
    # Synthesize to generics and place generics in floorplan
    enics_start_stage "syn_generic"
    syn_generic -physical
    # Map to technology
    enics_start_stage "technology_mapping"
    syn_map -physical
    enics_report_timing $design(synthesis_reports) 
    # Post synthesis optimization
    enics_start_stage "post_syn_opt"
    syn_opt -physical
} else {
    # Synthesize to generics (non physical-aware)
    enics_start_stage "syn_generic"
    syn_generic 
    # Map to technology (non physical-aware)
    enics_start_stage "technology_mapping"
    syn_map 
    enics_report_timing $design(synthesis_reports)
    enics_start_stage "post_syn_opt"
    if {$phys_synth_type == "lef"} {
        syn_opt
    } else {
        syn_opt 
    }
}
***********************************************
***********************************************
**   ENICSINFO: Starting stage syn_generic   **
***********************************************
***********************************************
ENICSINFO: Current time is: 11/08/2024 13:28
ENICSINFO: ----------------------------------
      Running additional step before syn_gen...


Stage: pre_early_cg
------------------------------------------------
| Transform | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------
------------------------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I3]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I4]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I5]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I6]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I7]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I8]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I9]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I10]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I11]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I12]_79_63
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 128 hierarchical instances. 
Following instances are deleted as they do not drive any primary output:
'simulate_inst_0', 'simulate_inst_1', 'simulate_inst_2', 'simulate_inst_3', 
'simulate_inst_4', 'simulate_inst_5', 'simulate_inst_6', 'simulate_inst_7', 
'simulate_inst_8', 'simulate_inst_9', 'simulate_inst_10', 
'simulate_inst_11', 'simulate_inst_12', 'simulate_inst_13', 
'simulate_inst_14', 'simulate_inst_15', 'simulate_inst_16', 
'simulate_inst_17', 'simulate_inst_18', 'simulate_inst_19', 
'simulate_inst_20', 'simulate_inst_21', 'simulate_inst_22', 
'simulate_inst_23', 'simulate_inst_24', 'simulate_inst_25', 
'simulate_inst_26', 'simulate_inst_27', 'simulate_inst_28', 
'simulate_inst_29', 'simulate_inst_30', 'simulate_inst_31', 
'simulate_inst_32', 'simulate_inst_33', 'simulate_inst_34', 
'simulate_inst_35', 'simulate_inst_36', 'simulate_inst_37', 
'simulate_inst_38', 'simulate_inst_39', 'simulate_inst_40', 
'simulate_inst_41', 'simulate_inst_42', 'simulate_inst_43', 
'simulate_inst_44', 'simulate_inst_45', 'simulate_inst_46', 
'simulate_inst_47', 'simulate_inst_48', 'simulate_inst_49', 
'simulate_inst_50', 'simulate_inst_51', 'simulate_inst_52', 
'simulate_inst_53', 'simulate_inst_54', 'simulate_inst_55', 
'simulate_inst_56', 'simulate_inst_57', 'simulate_inst_58', 
'simulate_inst_59', 'simulate_inst_60', 'simulate_inst_61', 
'simulate_inst_62', 'simulate_inst_63', 'simulate_inst_64', 
'simulate_inst_65', 'simulate_inst_66', 'simulate_inst_67', 
'simulate_inst_68', 'simulate_inst_69', 'simulate_inst_70', 
'simulate_inst_71', 'simulate_inst_72', 'simulate_inst_73', 
'simulate_inst_74', 'simulate_inst_75', 'simulate_inst_76', 
'simulate_inst_77', 'simulate_inst_78', 'simulate_inst_79', 
'simulate_inst_80', 'simulate_inst_81', 'simulate_inst_82', 
'simulate_inst_83', 'simulate_inst_84', 'simulate_inst_85', 
'simulate_inst_86', 'simulate_inst_87', 'simulate_inst_88', 
'simulate_inst_89', 'simulate_inst_90', 'simulate_inst_91', 
'simulate_inst_92', 'simulate_inst_93', 'simulate_inst_94', 
'simulate_inst_95', 'simulate_inst_96', 'simulate_inst_97', 
'simulate_inst_98', 'simulate_inst_99', 'simulate_inst_100', 
'simulate_inst_101', 'simulate_inst_102', 'simulate_inst_103', 
'simulate_inst_104', 'simulate_inst_105', 'simulate_inst_106', 
'simulate_inst_107', 'simulate_inst_108', 'simulate_inst_109', 
'simulate_inst_110', 'simulate_inst_111', 'simulate_inst_112', 
'simulate_inst_113', 'simulate_inst_114', 'simulate_inst_115', 
'simulate_inst_116', 'simulate_inst_117', 'simulate_inst_118', 
'simulate_inst_119', 'simulate_inst_120', 'simulate_inst_121', 
'simulate_inst_122', 'simulate_inst_123', 'simulate_inst_124', 
'simulate_inst_125', 'simulate_inst_126', 'simulate_inst_127'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I12]_79_63
Warning : Maximum message print count reached. [MESG-11]
        : Maximum print count of '20' reached for message 'GLO-34'.
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I13]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I14]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I15]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[0][add_79_87_I16]_79_63
          Accepted mux data reorder optimization in module proj_fm for instance(s): mux_FMbuffers[1][add_79_87_I16]_79_63
Completed mux data reorder optimization (accepts: 28, rejects: 0, runtime: 5.322s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |      28 |       0 |      5322.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'proj_fm' to generic gates using 'low' effort.
PBS_Generic-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_Generic-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
TNS Restructuring config: no_value at stage: generic applied.
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed generic optimization to kick in.
Starting mux data reorder optimization [v1.0] (stage: pre_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.017s)

Stage: pre_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |        17.00 | 
------------------------------------------------------
Starting mux data reorder optimization [v1.0] (stage: post_to_gen_setup, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.008s)

Stage: post_to_gen_setup
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_mux_reorder |       0 |       0 |         8.00 | 
------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: pre_hlo_rtlopt
--------------------------------------------
| Trick | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------
--------------------------------------------
Starting infer macro optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed infer macro optimization (accepts: 0, rejects: 74, runtime: 0.020s)
Starting decode mux sandwich optimization [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux sandwich optimization (accepts: 0, rejects: 0, runtime: 0.000s)
Starting decode mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed decode mux optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting chop wide muxes [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chop wide muxes (accepts: 0, rejects: 0, runtime: 0.002s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting constant-data mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed constant-data mux optimization (accepts: 0, rejects: 0, runtime: 0.002s)
Starting chain-to-tree inequality transform [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed chain-to-tree inequality transform (accepts: 0, rejects: 0, runtime: 0.028s)
Starting reconvergence optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reconvergence optimization (accepts: 0, rejects: 0, runtime: 0.001s)
Starting logic restructure optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed logic restructure optimization (accepts: 0, rejects: 0, runtime: 0.004s)
Starting common select mux optimization [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common select mux optimization (accepts: 0, rejects: 8, runtime: 0.009s)
Starting identity transform [v3.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed identity transform (accepts: 0, rejects: 0, runtime: 0.005s)
Starting reduce operator chain [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed reduce operator chain (accepts: 0, rejects: 0, runtime: 0.001s)
Starting common data mux cascade opt [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed common data mux cascade opt (accepts: 0, rejects: 0, runtime: 0.001s)
Starting mux input consolidation [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed mux input consolidation (accepts: 0, rejects: 0, runtime: 0.007s)
Starting optimize datapath elements [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed optimize datapath elements (accepts: 0, rejects: 0, runtime: 0.000s)
Starting datapath recasting [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed datapath recasting (accepts: 0, rejects: 0, runtime: 0.001s)
Starting clip mux common data inputs [v1.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip mux common data inputs (accepts: 0, rejects: 0, runtime: 0.002s)
Starting clip the non-user hierarchies [v2.0] (stage: pre_rtlopt, startdef: proj_fm, recur: true)
Completed clip the non-user hierarchies (accepts: 0, rejects: 0, runtime: 0.000s)

Stage: pre_rtlopt
----------------------------------------------------------------
| Transform                 | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------------
| hlo_infer_macro           |       0 |      74 |        20.00 | 
| hlo_decode_mux_sandwich   |       0 |       0 |         0.00 | 
| hlo_mux_decode            |       0 |       0 |         1.00 | 
| hlo_chop_mux              |       0 |       0 |         2.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_constant_mux_opt      |       0 |       0 |         2.00 | 
| hlo_inequality_transform  |       0 |       0 |        28.00 | 
| hlo_reconv_opt            |       0 |       0 |         1.00 | 
| hlo_restructure           |       0 |       0 |         4.00 | 
| hlo_common_select_muxopto |       0 |       8 |         9.00 | 
| hlo_identity_transform    |       0 |       0 |         5.00 | 
| hlo_reduce_operator_chain |       0 |       0 |         1.00 | 
| hlo_mux_cascade_opt       |       0 |       0 |         1.00 | 
| hlo_mux_consolidation     |       0 |       0 |         7.00 | 
| hlo_optimize_datapath     |       0 |       0 |         0.00 | 
| hlo_datapath_recast       |       0 |       0 |         1.00 | 
| hlo_clip_mux_input        |       0 |       0 |         2.00 | 
| hlo_clip                  |       0 |       0 |         0.00 | 
----------------------------------------------------------------
Running Unified Mux Engine Tricks...
Completed Unified Mux Engine Tricks

Stage: post_hlo_rtlopt
--------------------------------------------------
| Trick       | Accepts | Rejects | Runtime (ms) | 
--------------------------------------------------
| ume_runtime |       0 |       0 |         0.00 | 
--------------------------------------------------
Number of big hc bmuxes before = 18
              Info: total 169 bmuxes found, 168 are converted to onehot form, and 1 are kept as binary form
Info    : Pre-processed datapath logic. [DPOPT-6]
        : Pre-processing optimizations applied to datapath logic in 'proj_fm':
          live_trim(10) 
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'proj_fm'.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_648' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_648 mux_FMbuffers[rd_idx]_79_630 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_682' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_682 mux_FMbuffers[rd_idx]_79_666 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_712' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_712 mux_FMbuffers[rd_idx]_79_698 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_738' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_738 mux_FMbuffers[rd_idx]_79_726 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_760' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_760 mux_FMbuffers[rd_idx]_79_750 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_778' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_778 mux_FMbuffers[rd_idx]_79_770 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_792' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_792 mux_FMbuffers[rd_idx]_79_786 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_610' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_610 mux_FMbuffers[rd_idx]_79_63 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_649' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_649 mux_FMbuffers[rd_idx]_79_631 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_683' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_683 mux_FMbuffers[rd_idx]_79_667 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_713' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_713 mux_FMbuffers[rd_idx]_79_699 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_739' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_739 mux_FMbuffers[rd_idx]_79_727 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_761' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_761 mux_FMbuffers[rd_idx]_79_751 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_779' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_779 mux_FMbuffers[rd_idx]_79_771 ).

Info    : Optimized a mux chain. [DPOPT-10]
        : Created Common Select Mux merge'F_mux_FMbuffers[rd_idx]_79_611' in design 'CDN_DP_region_0_0'.
	The following set of mux instances are merged ( mux_FMbuffers[rd_idx]_79_611 mux_FMbuffers[rd_idx]_79_21 ).

Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_0'
CSAGen Prep Share:0 Re-Write:23 Speculation: 0
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP1.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP2.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP3.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP4.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP5.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP6.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP7.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP8.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP9.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP10.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP11.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP12.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP13.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP14.B
Warning: (CSAGEN-QOR) CSA is rejected due to potential bad sign-cast to unsigned.
:		sub_78_37_I1 -> SUB_UNS_OP15.B
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr0
    MaxCSA: weighted_instance_count is 14 
MaxCSA: Successfully built Maximal CSA Expression Expr1
    MaxCSA: weighted_instance_count is 225 
MaxCSA: Successfully built Maximal CSA Expression Expr2
    MaxCSA: weighted_instance_count is 1120 
MaxCSA: Successfully built Maximal CSA Expression Expr3
      Timing increment_unsigned...
        Done timing increment_unsigned.
      Timing csa_tree...
        Done timing csa_tree.
      Timing add_signed_carry...
        Done timing add_signed_carry.
      Timing csa_tree_223...
        Done timing csa_tree_223.
      Timing csa_tree_230...
        Done timing csa_tree_230.
      Timing csa_tree_237...
        Done timing csa_tree_237.
      Timing csa_tree_244...
        Done timing csa_tree_244.
      Timing csa_tree_251...
        Done timing csa_tree_251.
Info    : Transformed datapath macro. [RTLOPT-40]
        : Transformed 16 datapath macros in module 'CDN_DP_region_0_0_c7' to a form more suitable for further optimization.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP537' and 'SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP534' and 'SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP531' and 'SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP528' and 'SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP525' and 'SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP522' and 'SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP519' and 'SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP516' and 'SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP513' and 'SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP510' and 'SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP507' and 'SUB_TC_OP510_Y_SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP504' and 'SUB_TC_OP507_Y_SUB_TC_OP510_Y_SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP501' and 'SUB_TC_OP504_Y_SUB_TC_OP507_Y_SUB_TC_OP510_Y_SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP498' and 'SUB_TC_OP501_Y_SUB_TC_OP504_Y_SUB_TC_OP507_Y_SUB_TC_OP510_Y_SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
Info    : Accepted resource sharing opportunity. [RTLOPT-30]
        : Merged instances 'SUB_TC_OP' and 'SUB_TC_OP498_Y_SUB_TC_OP501_Y_SUB_TC_OP504_Y_SUB_TC_OP507_Y_SUB_TC_OP510_Y_SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' in 'CDN_DP_region_0_0_c7 in proj_fm'.
      Timing increment_unsigned_643_707...
        Done timing increment_unsigned_643_707.
      Timing increment_unsigned_643_831...
        Done timing increment_unsigned_643_831.
      Timing lt_unsigned_858_rtlopto_model_832...
        Done timing lt_unsigned_858_rtlopto_model_832.
      Timing lt_unsigned_856_rtlopto_model_833...
        Done timing lt_unsigned_856_rtlopto_model_833.
      Timing lt_unsigned_854_rtlopto_model_834...
        Done timing lt_unsigned_854_rtlopto_model_834.
      Timing lt_unsigned_852_rtlopto_model_835...
        Done timing lt_unsigned_852_rtlopto_model_835.
      Timing lt_unsigned_850_rtlopto_model_836...
        Done timing lt_unsigned_850_rtlopto_model_836.
      Timing lt_unsigned_848_rtlopto_model_837...
        Done timing lt_unsigned_848_rtlopto_model_837.
      Timing lt_unsigned_846_rtlopto_model_838...
        Done timing lt_unsigned_846_rtlopto_model_838.
      Timing lt_unsigned_844_rtlopto_model_839...
        Done timing lt_unsigned_844_rtlopto_model_839.
      Timing lt_unsigned_842_rtlopto_model_840...
        Done timing lt_unsigned_842_rtlopto_model_840.
      Timing lt_unsigned_840_rtlopto_model_841...
        Done timing lt_unsigned_840_rtlopto_model_841.
      Timing lt_unsigned_838_rtlopto_model_842...
        Done timing lt_unsigned_838_rtlopto_model_842.
      Timing lt_unsigned_836_rtlopto_model_843...
        Done timing lt_unsigned_836_rtlopto_model_843.
      Timing lt_unsigned_834_rtlopto_model_844...
        Done timing lt_unsigned_834_rtlopto_model_844.
      Timing lt_unsigned_832_rtlopto_model_845...
        Done timing lt_unsigned_832_rtlopto_model_845.
      Timing lt_unsigned_830_rtlopto_model_846...
        Done timing lt_unsigned_830_rtlopto_model_846.
      Timing lt_unsigned_828_rtlopto_model_847...
        Done timing lt_unsigned_828_rtlopto_model_847.
      Timing increment_unsigned_643_907...
        Done timing increment_unsigned_643_907.
      Timing lt_unsigned_858_rtlopto_model_908...
        Done timing lt_unsigned_858_rtlopto_model_908.
      Timing lt_unsigned_856_rtlopto_model_909...
        Done timing lt_unsigned_856_rtlopto_model_909.
      Timing lt_unsigned_854_rtlopto_model_910...
        Done timing lt_unsigned_854_rtlopto_model_910.
      Timing lt_unsigned_852_rtlopto_model_911...
        Done timing lt_unsigned_852_rtlopto_model_911.
      Timing lt_unsigned_850_rtlopto_model_912...
        Done timing lt_unsigned_850_rtlopto_model_912.
      Timing lt_unsigned_848_rtlopto_model_913...
        Done timing lt_unsigned_848_rtlopto_model_913.
      Timing lt_unsigned_846_rtlopto_model_914...
        Done timing lt_unsigned_846_rtlopto_model_914.
      Timing lt_unsigned_844_rtlopto_model_915...
        Done timing lt_unsigned_844_rtlopto_model_915.
      Timing lt_unsigned_842_rtlopto_model_916...
        Done timing lt_unsigned_842_rtlopto_model_916.
      Timing lt_unsigned_840_rtlopto_model_917...
        Done timing lt_unsigned_840_rtlopto_model_917.
      Timing lt_unsigned_838_rtlopto_model_918...
        Done timing lt_unsigned_838_rtlopto_model_918.
      Timing lt_unsigned_836_rtlopto_model_919...
        Done timing lt_unsigned_836_rtlopto_model_919.
      Timing lt_unsigned_834_rtlopto_model_920...
        Done timing lt_unsigned_834_rtlopto_model_920.
      Timing lt_unsigned_832_rtlopto_model_921...
        Done timing lt_unsigned_832_rtlopto_model_921.
      Timing lt_unsigned_830_rtlopto_model_922...
        Done timing lt_unsigned_830_rtlopto_model_922.
      Timing lt_unsigned_828_rtlopto_model_923...
        Done timing lt_unsigned_828_rtlopto_model_923.
Info    : Optimized a mux chain. [DPOPT-10]
        : Created Flattened Mux 'F_mux_waddr_99_17' in design 'CDN_DP_region_0_0_c2'.
	The following set of instances are flattened ( mux_waddr_99_17 mux_waddr_101_26 mux_52_25 ).

      Timing increment_unsigned_643_985...
        Done timing increment_unsigned_643_985.
      Timing lt_unsigned_858_rtlopto_model_986...
        Done timing lt_unsigned_858_rtlopto_model_986.
      Timing lt_unsigned_856_rtlopto_model_987...
        Done timing lt_unsigned_856_rtlopto_model_987.
      Timing lt_unsigned_854_rtlopto_model_988...
        Done timing lt_unsigned_854_rtlopto_model_988.
      Timing lt_unsigned_852_rtlopto_model_989...
        Done timing lt_unsigned_852_rtlopto_model_989.
      Timing lt_unsigned_850_rtlopto_model_990...
        Done timing lt_unsigned_850_rtlopto_model_990.
      Timing lt_unsigned_848_rtlopto_model_991...
        Done timing lt_unsigned_848_rtlopto_model_991.
      Timing lt_unsigned_846_rtlopto_model_992...
        Done timing lt_unsigned_846_rtlopto_model_992.
      Timing lt_unsigned_844_rtlopto_model_993...
        Done timing lt_unsigned_844_rtlopto_model_993.
      Timing lt_unsigned_842_rtlopto_model_994...
        Done timing lt_unsigned_842_rtlopto_model_994.
      Timing lt_unsigned_840_rtlopto_model_995...
        Done timing lt_unsigned_840_rtlopto_model_995.
      Timing lt_unsigned_838_rtlopto_model_996...
        Done timing lt_unsigned_838_rtlopto_model_996.
      Timing lt_unsigned_836_rtlopto_model_997...
        Done timing lt_unsigned_836_rtlopto_model_997.
      Timing lt_unsigned_834_rtlopto_model_998...
        Done timing lt_unsigned_834_rtlopto_model_998.
      Timing lt_unsigned_832_rtlopto_model_999...
        Done timing lt_unsigned_832_rtlopto_model_999.
      Timing lt_unsigned_830_rtlopto_model_1000...
        Done timing lt_unsigned_830_rtlopto_model_1000.
      Timing lt_unsigned_828_rtlopto_model_1001...
        Done timing lt_unsigned_828_rtlopto_model_1001.
      Timing increment_unsigned_643_1061...
        Done timing increment_unsigned_643_1061.
      Timing lt_unsigned_858_rtlopto_model_1062...
        Done timing lt_unsigned_858_rtlopto_model_1062.
      Timing lt_unsigned_856_rtlopto_model_1063...
        Done timing lt_unsigned_856_rtlopto_model_1063.
      Timing lt_unsigned_854_rtlopto_model_1064...
        Done timing lt_unsigned_854_rtlopto_model_1064.
      Timing lt_unsigned_852_rtlopto_model_1065...
        Done timing lt_unsigned_852_rtlopto_model_1065.
      Timing lt_unsigned_850_rtlopto_model_1066...
        Done timing lt_unsigned_850_rtlopto_model_1066.
      Timing lt_unsigned_848_rtlopto_model_1067...
        Done timing lt_unsigned_848_rtlopto_model_1067.
      Timing lt_unsigned_846_rtlopto_model_1068...
        Done timing lt_unsigned_846_rtlopto_model_1068.
      Timing lt_unsigned_844_rtlopto_model_1069...
        Done timing lt_unsigned_844_rtlopto_model_1069.
      Timing lt_unsigned_842_rtlopto_model_1070...
        Done timing lt_unsigned_842_rtlopto_model_1070.
      Timing lt_unsigned_840_rtlopto_model_1071...
        Done timing lt_unsigned_840_rtlopto_model_1071.
      Timing lt_unsigned_838_rtlopto_model_1072...
        Done timing lt_unsigned_838_rtlopto_model_1072.
      Timing lt_unsigned_836_rtlopto_model_1073...
        Done timing lt_unsigned_836_rtlopto_model_1073.
      Timing lt_unsigned_834_rtlopto_model_1074...
        Done timing lt_unsigned_834_rtlopto_model_1074.
      Timing lt_unsigned_832_rtlopto_model_1075...
        Done timing lt_unsigned_832_rtlopto_model_1075.
      Timing lt_unsigned_830_rtlopto_model_1076...
        Done timing lt_unsigned_830_rtlopto_model_1076.
      Timing lt_unsigned_828_rtlopto_model_1077...
        Done timing lt_unsigned_828_rtlopto_model_1077.
      Timing increment_unsigned_643_1137...
        Done timing increment_unsigned_643_1137.
      Timing lt_unsigned_858_rtlopto_model_1138...
        Done timing lt_unsigned_858_rtlopto_model_1138.
      Timing lt_unsigned_856_rtlopto_model_1139...
        Done timing lt_unsigned_856_rtlopto_model_1139.
      Timing lt_unsigned_854_rtlopto_model_1140...
        Done timing lt_unsigned_854_rtlopto_model_1140.
      Timing lt_unsigned_852_rtlopto_model_1141...
        Done timing lt_unsigned_852_rtlopto_model_1141.
      Timing lt_unsigned_850_rtlopto_model_1142...
        Done timing lt_unsigned_850_rtlopto_model_1142.
      Timing lt_unsigned_848_rtlopto_model_1143...
        Done timing lt_unsigned_848_rtlopto_model_1143.
      Timing lt_unsigned_846_rtlopto_model_1144...
        Done timing lt_unsigned_846_rtlopto_model_1144.
      Timing lt_unsigned_844_rtlopto_model_1145...
        Done timing lt_unsigned_844_rtlopto_model_1145.
      Timing lt_unsigned_842_rtlopto_model_1146...
        Done timing lt_unsigned_842_rtlopto_model_1146.
      Timing lt_unsigned_840_rtlopto_model_1147...
        Done timing lt_unsigned_840_rtlopto_model_1147.
      Timing lt_unsigned_838_rtlopto_model_1148...
        Done timing lt_unsigned_838_rtlopto_model_1148.
      Timing lt_unsigned_836_rtlopto_model_1149...
        Done timing lt_unsigned_836_rtlopto_model_1149.
      Timing lt_unsigned_834_rtlopto_model_1150...
        Done timing lt_unsigned_834_rtlopto_model_1150.
      Timing lt_unsigned_832_rtlopto_model_1151...
        Done timing lt_unsigned_832_rtlopto_model_1151.
      Timing lt_unsigned_830_rtlopto_model_1152...
        Done timing lt_unsigned_830_rtlopto_model_1152.
      Timing lt_unsigned_828_rtlopto_model_1153...
        Done timing lt_unsigned_828_rtlopto_model_1153.
      Timing increment_unsigned_643_1213...
        Done timing increment_unsigned_643_1213.
      Timing lt_unsigned_858_rtlopto_model_1214...
        Done timing lt_unsigned_858_rtlopto_model_1214.
      Timing lt_unsigned_856_rtlopto_model_1215...
        Done timing lt_unsigned_856_rtlopto_model_1215.
      Timing lt_unsigned_854_rtlopto_model_1216...
        Done timing lt_unsigned_854_rtlopto_model_1216.
      Timing lt_unsigned_852_rtlopto_model_1217...
        Done timing lt_unsigned_852_rtlopto_model_1217.
      Timing lt_unsigned_850_rtlopto_model_1218...
        Done timing lt_unsigned_850_rtlopto_model_1218.
      Timing lt_unsigned_848_rtlopto_model_1219...
        Done timing lt_unsigned_848_rtlopto_model_1219.
      Timing lt_unsigned_846_rtlopto_model_1220...
        Done timing lt_unsigned_846_rtlopto_model_1220.
      Timing lt_unsigned_844_rtlopto_model_1221...
        Done timing lt_unsigned_844_rtlopto_model_1221.
      Timing lt_unsigned_842_rtlopto_model_1222...
        Done timing lt_unsigned_842_rtlopto_model_1222.
      Timing lt_unsigned_840_rtlopto_model_1223...
        Done timing lt_unsigned_840_rtlopto_model_1223.
      Timing lt_unsigned_838_rtlopto_model_1224...
        Done timing lt_unsigned_838_rtlopto_model_1224.
      Timing lt_unsigned_836_rtlopto_model_1225...
        Done timing lt_unsigned_836_rtlopto_model_1225.
      Timing lt_unsigned_834_rtlopto_model_1226...
        Done timing lt_unsigned_834_rtlopto_model_1226.
      Timing lt_unsigned_832_rtlopto_model_1227...
        Done timing lt_unsigned_832_rtlopto_model_1227.
      Timing lt_unsigned_830_rtlopto_model_1228...
        Done timing lt_unsigned_830_rtlopto_model_1228.
      Timing lt_unsigned_828_rtlopto_model_1229...
        Done timing lt_unsigned_828_rtlopto_model_1229.
CDN_DP_region_0_0 level = 0 loads = 1 drivers = 0
CDN_DP_region_0_0_c0 in proj_fm: area: 135594708984 ,dp = 46 mux = 171 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_0_c1 in proj_fm: area: 92762163144 ,dp = 28 mux = 171 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c2 in proj_fm: area: 92543310720 ,dp = 28 mux = 169 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_0_c3 in proj_fm: area: 92762163144 ,dp = 28 mux = 171 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c4 in proj_fm: area: 92762163144 ,dp = 28 mux = 171 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c5 in proj_fm: area: 92762163144 ,dp = 28 mux = 171 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c6 in proj_fm: area: 92762163144 ,dp = 28 mux = 171 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

CDN_DP_region_0_0_c7 in proj_fm: area: 89831103894 ,dp = 28 mux = 171 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
Best config: CDN_DP_region_0_0_c7 in proj_fm: area: 89831103894 ,dp = 28 mux = 171 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 89831103894.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_0_c7)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area     135594708984        92762163144        92543310720        92762163144        92762163144        92762163144        92762163144        89831103894  
##>            WNS         +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30           +4843.30  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                 39  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                 15  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  2                  2                  2                  2                  2                  2                 34  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_0_c7
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>EquationExtraction              START           135594708984 (      )     4843.30 (        )             0 (        )              
##> rewrite                        START           135594708984 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           137267366796 ( +1.23)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           137267366796 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           138963473082 ( +1.24)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           138963473082 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           140604866262 ( +1.18)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           140604866262 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           142277524074 ( +1.19)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           142277524074 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           143942365728 ( +1.17)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           143942365728 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           145638472014 ( +1.18)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           145638472014 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           147264232878 ( +1.12)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           147264232878 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           148929074532 ( +1.13)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           148929074532 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           150586100028 ( +1.11)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           150586100028 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           152266573998 ( +1.12)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           152266573998 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           153915783336 ( +1.08)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           153915783336 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           155588441148 ( +1.09)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           155588441148 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           157253282802 ( +1.07)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           157253282802 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           158933756772 ( +1.07)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           158933756772 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           160481356056 ( +0.97)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           160481356056 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +1.05)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,ar) less_than_from_uns --> less_than_to_uns
##>                                  END           162161830026 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           192840250176 (+18.92)     4800.60 (  -42.70)             0 (       0)              (a,ar) Expr0_from --> Expr0_to
##>                                  END           193356116604 ( +0.27)     4800.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START           193356116604 ( +0.00)     4800.60 (   +0.00)             0 (       0)              (a,ar) Expr1_from --> Expr1_to
##>                                  END           193856350716 ( +0.26)     4800.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START           193856350716 ( +0.00)     4800.60 (   +0.00)             0 (       0)              (a,ar) Expr2_from --> Expr2_to
##>                                  END           214475375520 (+10.64)     4800.60 (   +0.00)             0 (       0)           0  
##> rewrite                        START           214475375520 ( +0.00)     4800.60 (   +0.00)             0 (       0)              (a,ar) Expr3_from --> Expr3_to
##>                                  END           293754666114 (+36.96)     4800.60 (   +0.00)             0 (       0)           2  
##>                                  END           256940561934 (+89.49)     4843.30 (   +0.00)             0 (       0)          12  
##>createMaxCarrySave              START           238939950060 ( -7.01)     4843.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START           238939950060 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           238533509844 ( -0.17)     4843.30 (   +0.00)             0 (       0)           1  
##>                                  END           238533509844 ( -0.17)     4843.30 (   +0.00)             0 (       0)           1  
##>canonicalize_by_names           START           238533509844 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           238533509844 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START           238533509844 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> rewrite                        START           238533509844 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           232530700500 ( -2.52)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           232530700500 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           226754559738 ( -2.48)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           226754559738 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           220931522028 ( -2.57)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           220931522028 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           215061587370 ( -2.66)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           215061587370 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           209277630450 ( -2.69)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           209277630450 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           203454592740 ( -2.78)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           203454592740 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           197678451978 ( -2.84)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           197678451978 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           191769436530 ( -2.99)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           191769436530 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           186024560400 ( -3.00)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           186024560400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           180232787322 ( -3.11)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           180232787322 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           174487911192 ( -3.19)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           174487911192 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           168617976534 ( -3.36)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           168617976534 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           162857468088 ( -3.42)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           162857468088 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           157057878852 ( -3.56)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           157057878852 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           151305186564 ( -3.66)     4843.30 (   +0.00)             0 (       0)           0  
##> rewrite                        START           151305186564 ( +0.00)     4843.30 (   +0.00)             0 (       0)              (a,csaa) base_comb_signed_sub_exs_p_sub_from --> comb_signed_sub_exs_smis_p_sub_to
##>                                  END           144403519050 ( -4.56)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END           144403519050 (-39.46)     4843.30 (   +0.00)             0 (       0)           6  
##>datapath_csa_factoring_one_gde  START           144403519050 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           144403519050 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START           144403519050 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           139127612400 ( -3.65)     4843.30 (   +0.00)             0 (       0)           1  
##>datapath_rewrite_post_share     START           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START           139127612400 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           139119796242 ( -0.01)     4843.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START           139119796242 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START           139119796242 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START           139119796242 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 (-30.11)     4843.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 (-30.11)     4843.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 (-30.11)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> speculate_in_gdef              START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>  pre_speculate_mux_merge       START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##> csa_opto                       START            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END            97225189362 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START            89909265474 ( -7.52)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            89831103894 ( -0.09)     4843.30 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START            89831103894 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           200601695070 (+123.31)     4843.30 (   +0.00)             0 (       0)           2  
##>dpopt_flatten_critical_muxes_i  START           200601695070 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           200601695070 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>speculate_in_gdef               START           200601695070 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##> pre_speculate_mux_merge        START           200601695070 ( +0.00)     4843.30 (   +0.00)             0 (       0)              
##>                                  END           200601695070 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>                                  END           200601695070 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>create_score                    START            89831103894 (-55.22)     4843.30 (   +0.00)             0 (       0)              
##>                                  END            89831103894 ( +0.00)     4843.30 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_0_c7
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 7 for module 'CDN_DP_region_0_0_c7'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(39), factoring(0), sharing(15), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_0_1'
CSAGen Prep Share:0 Re-Write:0 Speculation: 0
    MaxCSA: weighted_instance_count is 252 
MaxCSA: Successfully built Maximal CSA Expression Expr4
      Timing csa_tree_1308...
        Done timing csa_tree_1308.
CDN_DP_region_0_1 level = 1 loads = 0 drivers = 1 is driven by : CDN_DP_region_0_0 
CDN_DP_region_0_1_c0 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = slow         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 skipped
CDN_DP_region_0_1_c1 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = fast         worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c2 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = very_slow    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c3 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c4 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c5 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c6 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
 is current best
CDN_DP_region_0_1_c7 in proj_fm: area: 211036266 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1

Best config: CDN_DP_region_0_1_c6 in proj_fm: area: 62529264 ,dp = 8 mux = 0 sg = very_fast    worst_clk_period: -1.0000 
    wns: 0  norm_wns:  -1.0000 
    fail_endp: -1 
    tns:  0  tns_per_endp:  -1.0000   norm_tns_per_endp:  -1.0000 
    tns_sense_max:  -1.0000  tns_sense_avg:  -1.0000   tns_sense_num: -1
  Smallest config area : 62529264.  Fastest config wns;  0
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Summary table of configs (Best config is CDN_DP_region_0_1_c6)
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>                     0                  1                  2                  3                  4                  5                  6                  7            
##>+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>           Area         62529264           62529264           62529264           62529264           62529264           62529264           62529264          211036266  
##>            WNS    +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70      +214748364.70  
##>            TNS                0                  0                  0                  0                  0                  0                  0                  0  
##>    Num Rewrite                0                  0                  0                  0                  0                  0                  0                  0  
##>     Num Factor                0                  0                  0                  0                  0                  0                  0                  0  
##>      Num Share                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num CmultCse                0                  0                  0                  0                  0                  0                  0                  0  
##>   Num Downsize                0                  0                  0                  0                  0                  0                  0                  0  
##>  Num Speculate                0                  0                  0                  0                  0                  0                  0                  0  
##>     Runtime(s)                0                  0                  0                  0                  0                  0                  0                  3  
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>
##>
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>Optimization Step DEBUG Table for config CDN_DP_region_0_1_c6
##>
##>                          Step                        Area   ( % Chg)        WNS (Change)        TNS (Change)          Runtime (s)        Comment                   
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
##>createMaxCarrySave              START               62529264 (      )    214748364.70 (        )             0 (        )              
##> datapath_rewrite_one_def       START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>canonicalize_by_names           START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_csa_one_  START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_csa_factoring_one_gde  START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_share_one_def             START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>datapath_rewrite_post_share     START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_combine_const_mult_with_com  START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dp_operator_level_decompositio  START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>selective_flatten_dp_config     START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>createMaxCarrySave              START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##> datapath_rewrite_one_def       START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>  fast_cse_elim                 START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>  fast_cse_elim                 START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> dpopt_share_one_def            START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##> csa_opto                       START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>context_based_simplify          START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>group_csa_final_adder_dp        START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>dpopt_flatten_critical_muxes_i  START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>create_score                    START               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)              
##>                                  END               62529264 ( +0.00)    214748364.70 (   +0.00)             0 (       0)           0  
##>+------------------------------------------------------------------------------------------------------------------------------------------------------------+
Committed config: CDN_DP_region_0_1_c6
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 6 for module 'CDN_DP_region_0_1_c6'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info:  Ungrouped 0 dp-cluster instances.  0 cluster instances were left intact, to aid verification.
              Prepare netlist for verification ...
              Prepare netlist for verification Done.
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'proj_fm'.
      Removing temporary intermediate hierarchies under proj_fm
Number of big hc bmuxes after = 18
Starting logic reduction [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed logic reduction (accepts: 0, rejects: 0, runtime: 0.000s)
Starting mux data reorder optimization [v1.0] (stage: post_rtlopt, startdef: proj_fm, recur: true)
Completed mux data reorder optimization (accepts: 0, rejects: 0, runtime: 0.013s)

Stage: post_rtlopt
----------------------------------------------------------
| Transform           | Accepts | Rejects | Runtime (ms) | 
----------------------------------------------------------
| hlo_logic_reduction |       0 |       0 |         0.00 | 
| hlo_mux_reorder     |       0 |       0 |        13.00 | 
----------------------------------------------------------
              Optimizing muxes in design 'proj_fm'.
              Post blast muxes in design 'proj_fm'.
Starting mux speculation [v1.0] (stage: post_muxopt, startdef: proj_fm, recur: true)
Starting speculation optimization
Completed speculation optimization (accepts:0)
Completed mux speculation (accepts: 0, rejects: 0, runtime: 0.174s)

Stage: post_muxopt
------------------------------------------------------
| Transform       | Accepts | Rejects | Runtime (ms) | 
------------------------------------------------------
| hlo_speculation |       0 |       0 |       174.00 | 
------------------------------------------------------
==================================
Stage : to_generic 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
|     Id      |  Sev   |Count |                                                                                               Message Text                                                                                                |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| CDFG-479    |Info    |   33 |Constant relational expression.                                                                                                                                                                            |
|             |        |      |A relational expression can evaluate to a constant when a variable is compared to a value which is outside the bounds of the variable.                                                                     |
| CDFG-738    |Info    |  363 |Common subexpression eliminated.                                                                                                                                                                           |
| CDFG-739    |Info    |  363 |Common subexpression kept.                                                                                                                                                                                 |
| CDFG-818    |Warning |    1 |Using default parameter value for module elaboration.                                                                                                                                                      |
| CDFG-893    |Info    |   64 |Optimized the MUX created for array read / write or variable shifter.                                                                                                                                      |
| CDFG2G-622  |Warning |   16 |Signal or variable has multiple drivers.                                                                                                                                                                   |
|             |        |      |This may cause simulation mismatches between the original and synthesized designs.                                                                                                                         |
| CDFG2G-623  |Warning |    1 |Signal or variable has multiple drivers, including a constant driver.                                                                                                                                      |
|             |        |      |Some tools may not accept this HDL.                                                                                                                                                                        |
| DPOPT-1     |Info    |    1 |Optimizing datapath logic.                                                                                                                                                                                 |
| DPOPT-2     |Info    |    1 |Done optimizing datapath logic.                                                                                                                                                                            |
| DPOPT-3     |Info    |    2 |Implementing datapath configurations.                                                                                                                                                                      |
| DPOPT-4     |Info    |    2 |Done implementing datapath configurations.                                                                                                                                                                 |
| DPOPT-6     |Info    |    1 |Pre-processed datapath logic.                                                                                                                                                                              |
| DPOPT-10    |Info    |   16 |Optimized a mux chain.                                                                                                                                                                                     |
| ELAB-1      |Info    |    1 |Elaborating Design.                                                                                                                                                                                        |
| ELAB-3      |Info    |    1 |Done Elaborating Design.                                                                                                                                                                                   |
| ELABUTL-133 |Info    |    1 |To insure proper verification, preserved netlist point(s) because they are involved in combinational loop(s). To disable this, set the 'cb_preserve_ports_nets' root attribute to 'false'.                 |
| GB-6        |Info    |   46 |A datapath component has been ungrouped.                                                                                                                                                                   |
| GLO-34      |Info    |   30 |Deleting instances not driving any primary outputs.                                                                                                                                                        |
|             |        |      |Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted            |
|             |        |      | hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this          |
|             |        |      | optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.                                                                             |
| LBR-161     |Info    |    1 |Setting the maximum print count of this message to 10 if information_level is less than 9.                                                                                                                 |
| LBR-412     |Info    |    3 |Created nominal operating condition.                                                                                                                                                                       |
|             |        |      |The nominal operating condition is represented, either by the nominal PVT values specified in the library source (via nom_process,nom_voltage and nom_temperature respectively)                            |
|             |        |      | , or by the default PVT values (1.0,1.0,1.0).                                                                                                                                                             |
| PHYS-93     |Warning |    1 |The design is not fully mapped.                                                                                                                                                                            |
|             |        |      |The original design intent derived from the RTL may no longer be available upon restoration.                                                                                                               |
| PHYS-106    |Warning |    2 |Site already defined before, duplicated site will be ignored.                                                                                                                                              |
| PHYS-752    |Info    |    1 |Partition Based Synthesis execution skipped.                                                                                                                                                               |
| RTLOPT-30   |Info    |   15 |Accepted resource sharing opportunity.                                                                                                                                                                     |
| RTLOPT-40   |Info    |    1 |Transformed datapath macro.                                                                                                                                                                                |
| SYNTH-1     |Info    |    1 |Synthesizing.                                                                                                                                                                                              |
| TIM-1000    |Info    |    1 |Multimode clock gating check is disabled.                                                                                                                                                                  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
        : The requested number of cpus are not available on machine.
Multi-threaded constant propagation [1|0] ...
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_TC_OP_9' of datapath component 'sub_signed_657'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'SUB_TC_OP_Y_SUB_TC_OP498_Y_SUB_TC_OP501_Y_SUB_TC_OP504_Y_SUB_TC_OP507_Y_SUB_TC_OP510_Y_SUB_TC_OP513_Y_SUB_TC_OP516_Y_SUB_TC_OP519_Y_SUB_TC_OP522_Y_SUB_TC_OP525_Y_SUB_TC_OP528_Y_SUB_TC_OP531_Y_SUB_TC_OP534_Y_SUB_TC_OP537_Y_SUB_TC_OP540' of datapath component 'sub_signed_264'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP499_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP499_group_741'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP502_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP502_group_743'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP505_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP505_group_745'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP508_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP508_group_747'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP511_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP511_group_748'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP514_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP514_group_750'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP517_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP517_group_751'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP520_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP520_group_753'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP523_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP523_group_754'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP526_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP526_group_756'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP529_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP529_group_757'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP532_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP532_group_759'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP535_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP535_group_760'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP538_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP538_group_761'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP541_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP541_group_762'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'WALLACE_CSA_DUMMY_OP_groupi' of datapath component 'WALLACE_CSA_DUMMY_OP_group_739'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_SUB_TC_OP_5_pad_pad_groupi' of datapath component 'csa_tree_SUB_TC_OP_5_pad_pad_group_766'.
Info    : A datapath component has been ungrouped. [GB-6]
        : The instance 'csa_tree_SUB_TC_OP_8_pad_pad_groupi' of datapath component 'csa_tree_SUB_TC_OP_8_pad_pad_group_768'.
Inserting clock-gating logic .....
Clock Gating Status
===================
Category                                Number    Percentage
------------------------------------------------------------------
Gated flip-flops                        0		  0%
Ungated flip-flops
  Cannot map to requested logic         0		  0%
  Enable signal is constant             0		  0%
  Excluded from clock-gating            0		  0%
  User preserved                        0		  0%
  Libcell unusable                      0		  0%
  Timing exception in enable logic      0		  0%
  Register bank width too small         520		100%
Total flip-flops                        520		100%
Total CG Modules                        0
    Automatically cost grouped 0 clock gate paths.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_1212...
          Done structuring (delay-based) cb_part_1212
        Mapping component cb_part_1212...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
--------------------------------------------------------------------------------------
|   Id   |  Sev   |Count |                       Message Text                        |
--------------------------------------------------------------------------------------
| GB-6   |Info    |   34 |A datapath component has been ungrouped.                   |
| ST-136 |Warning |    1 |Not obtained requested number of super thread servers.     |
|        |        |      |The requested number of cpus are not available on machine. |
--------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            2 11.4          
cb_parti9146/chg_idx 
  g24712/in_1                                                   
  g24712/z              (u)  unmapped_or2      12 45.6          
  g3/in_0                                                       
  g3/z                  (u)  unmapped_not       1  4.9          
cb_parti9146/out_wait 
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_26_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4872ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  waddr_reg[6]/clk                                                    
  waddr_reg[6]/q        (u)  unmapped_d_flop        26 98.8           
cb_seqi/g9_in_2 
cb_parti9146/cb_seqi_g9_in_2 
  g30784/in_2                                                         
  g30784/z              (u)  unmapped_nand3          3 11.1           
  g33171/in_1                                                         
  g33171/z              (u)  unmapped_complex4       8 29.6           
  g24712/in_0                                                         
  g24712/z              (u)  unmapped_or2           12 44.4           
  g3/in_0                                                             
  g3/z                  (u)  unmapped_not            1  4.9           
cb_parti9146/out_wait 
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_26_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[6]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6400ps.
 
Cost Group 'reg2reg' target slack:   234 ps
Target path end-point (Pin: FMbuffers_reg[1][127][1]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
cb_seqi
  FMbuffers_reg[1][127][1]/clk                                               
  FMbuffers_reg[1][127][1]/q   (u)  unmapped_d_flop         8 30.4           
cb_seqi/mux_FMbuffers[1][add_79_87_I3]_79_63_g1_data126 
cb_parti9146/cb_seqi_mux_FMbuffers[1][add_79_87_I3]_79_63_g1_data126 
  g30542/in_1                                                                
  g30542/z                     (u)  unmapped_nand2          1  3.7           
  g30543/in_1                                                                
  g30543/z                     (u)  unmapped_nand2          1  3.8           
  g30163/in_0                                                                
  g30163/z                     (u)  unmapped_nand2          1  3.7           
  g30165/in_0                                                                
  g30165/z                     (u)  unmapped_nand2          1  3.8           
  g24231/in_0                                                                
  g24231/z                     (u)  unmapped_nand2          1  3.7           
  g24232/in_2                                                                
  g24232/z                     (u)  unmapped_nand3          1  3.8           
  g20660/in_1                                                                
  g20660/z                     (u)  unmapped_nand2          1  3.7           
  g20661/in_1                                                                
  g20661/z                     (u)  unmapped_nand2          1  3.8           
  g18758/in_0                                                                
  g18758/z                     (u)  unmapped_nand2          1  3.7           
  g18760/in_0                                                                
  g18760/z                     (u)  unmapped_nand2          1  3.8           
  g18218/in_0                                                                
  g18218/z                     (u)  unmapped_nand2          1  3.7           
  g18219/in_2                                                                
  g18219/z                     (u)  unmapped_nand3          1  3.8           
  g17945/in_0                                                                
  g17945/z                     (u)  unmapped_nand2          1  3.7           
  g17946/in_1                                                                
  g17946/z                     (u)  unmapped_nand2          1  3.8           
  g17731/in_0                                                                
  g17731/z                     (u)  unmapped_complex2       1  3.7           
  g17732/in_2                                                                
  g17732/z                     (u)  unmapped_nand3        256 60.8           
cb_parti9146/cb_seqi_mux_44_20_g7183_z 
cb_seqi/mux_44_20_g7183_z 
  g9146/data1                                                                
  g9146/z                      (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][127][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][127][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/FMbuffers_reg[1][127][1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][127][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7421ps.
 
Cost Group 'in2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][127][1]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
(proj.sdc_line_15_3_1)              ext delay                                
chg_idx                        (u)  in port                 2 11.4           
cb_parti9146/chg_idx 
  g24712/in_1                                                                
  g24712/z                     (u)  unmapped_or2           12 45.6           
  g20944/in_0                                                                
  g20944/z                     (u)  unmapped_complex2       2  7.6           
  g17731/in_1                                                                
  g17731/z                     (u)  unmapped_complex2       1  3.8           
  g17732/in_2                                                                
  g17732/z                     (u)  unmapped_nand3        256 59.2           
cb_parti9146/cb_seqi_mux_44_20_g7183_z 
cb_seqi/mux_44_20_g7183_z 
  g9147/data1                                                                
  g9147/z                      (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][127][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][127][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][127][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7397ps.
 

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   520        100.0
Excluded from State Retention     520        100.0
    - Will not convert            520        100.0
      - Preserved                   0          0.0
      - Power intent excluded     520        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

PBS_Generic_Opt-Post - Elapsed_Time 139, CPU_Time 137.67312700000002
stamp 'PBS_Generic_Opt-Post' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) | 100.0(100.0) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_Generic-Postgen HBO Optimizations - Elapsed_Time 1, CPU_Time 1.0
stamp 'PBS_Generic-Postgen HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  99.3( 99.3) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.7(  0.7) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Generic-Logical) ===================
##>=================== Cadence Confidential (Generic-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>G:Initial                            1         -         -      3537     37568       885
##>G:Setup                              0         -         -         -         -         -
##>G:Launch ST                          0         -         -         -         -         -
##>G:Design Partition                   0         -         -         -         -         -
##>G:Create Partition Netlists          0         -         -         -         -         -
##>G:Init Power                         0         -         -         -         -         -
##>G:Budgeting                          0         -         -         -         -         -
##>G:Derenv-DB                          0         -         -         -         -         -
##>G:Debug Outputs                      0         -         -         -         -         -
##>G:ST loading                         0         -         -         -         -         -
##>G:Distributed                        0         -         -         -         -         -
##>G:Timer                              0         -         -         -         -         -
##>G:Assembly                           0         -         -         -         -         -
##>G:DFT                                0         -         -         -         -         -
##>G:Const Prop                         1         -         -     13961     63930      1309
##>G:Misc                             139
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      141
##>========================================================================================
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'proj_fm' to generic gates.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_gen
******************************************************
******************************************************
**   ENICSINFO: Starting stage technology_mapping   **
******************************************************
******************************************************
ENICSINFO: Current time is: 11/08/2024 13:31
ENICSINFO: ----------------------------------
##Generic Timing Info for library domain: _default_ typical gate delay: 100.2 ps std_slew: 29.9 ps std_load: 3.8 fF
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Mapping. [SYNTH-4]
        : Mapping 'proj_fm' using 'low' effort.
Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
Configuring mapper costing (none)
TNS Restructuring config: no_value at stage: map applied.
PBS_TechMap-Start - Elapsed_Time 0, CPU_Time 0.0
stamp 'PBS_TechMap-Start' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  93.9( 93.9) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.7(  0.7) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   5.5(  5.4) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
        Computing net loads.
PBS_TechMap-Premap HBO Optimizations - Elapsed_Time 1, CPU_Time 0.0
stamp 'PBS_TechMap-Premap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  93.9( 93.3) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.7(  0.7) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   5.5(  5.4) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.7) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Info    : Partition Based Synthesis execution skipped. [PHYS-752]
        : Design size is less than the partition size '100000' for distributed mapping optimization to kick in.
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Mapper: Libraries have:
	domain _default_: 1950 combo usable cells and 582 sequential usable cells
      Mapping 'proj_fm'...
        Preparing the circuit
          Pruning unused logic
Warning : Not obtained requested number of super thread servers. [ST-136]
        : The tool is running on a 2 cpu machine.
          Analyzing hierarchical boundaries
          Aggressive hierarchical optimization: disabled
          Propagating constants
        Done preparing the circuit
          Structuring (delay-based) proj_fm...
          Done structuring (delay-based) proj_fm
Multi-threaded Virtual Mapping    (2 threads per ST process, 2 of 2 CPUs usable)
          Structuring (delay-based) cb_part_1213...
          Done structuring (delay-based) cb_part_1213
        Mapping component cb_part_1213...
          Structuring (delay-based) logic partition in proj_fm...
          Done structuring (delay-based) logic partition in proj_fm
        Mapping logic partition in proj_fm...
          Structuring (delay-based) cb_seq...
          Done structuring (delay-based) cb_seq
        Mapping component cb_seq...
==================================
Stage : first_condense 
==================================
  =================
   Message Summary
  =================
----------------------------------------------------------------------------------------
|    Id    |  Sev   |Count |                       Message Text                        |
----------------------------------------------------------------------------------------
| PHYS-752 |Info    |    1 |Partition Based Synthesis execution skipped.               |
| ST-136   |Warning |    1 |Not obtained requested number of super thread servers.     |
|          |        |      |The requested number of cpus are not available on machine. |
| SYNTH-2  |Info    |    1 |Done synthesizing.                                         |
| SYNTH-4  |Info    |    1 |Mapping.                                                   |
----------------------------------------------------------------------------------------
 
Global mapping target info
==========================
Cost Group 'in2out' target slack:   148 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                    Type       Fanout Load Arrival  
                                                  (fF)   (ps)   
----------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                          
chg_idx                 (u)  in port            2 11.4          
cb_parti34023/chg_idx 
  g24712/in_1                                                   
  g24712/z              (u)  unmapped_or2      12 45.6          
cb_parti34023/cb_seqi_g24712_z 
g34024/in_0                                                     
g34024/z                (u)  unmapped_not       1  4.9          
out_wait                <<<  interconnect                       
                             out port                           
(proj.sdc_line_17_26_1)      ext delay                          
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                         
                             uncertainty                        
----------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 4816ps.
 
Cost Group 'reg2out' target slack:   178 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type          Fanout Load Arrival   
                                                       (fF)   (ps)    
----------------------------------------------------------------------
(clock clk)             <<<  launch                               0 R 
cb_seqi
  waddr_reg[6]/clk                                                    
  waddr_reg[6]/q        (u)  unmapped_d_flop        26 98.8           
cb_seqi/g30784_in_2 
cb_parti34023/cb_seqi_g30784_in_2 
  g51813/in_2                                                         
  g51813/z              (u)  unmapped_nand3          3 11.1           
  g51809/in_0                                                         
  g51809/z              (u)  unmapped_complex4       8 29.6           
  g24712/in_0                                                         
  g24712/z              (u)  unmapped_or2           12 44.4           
cb_parti34023/cb_seqi_g24712_z 
g34024/in_0                                                           
g34024/z                (u)  unmapped_not            1  4.9           
out_wait                <<<  interconnect                             
                             out port                                 
(proj.sdc_line_17_26_1)      ext delay                                
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                          10000 R 
                             uncertainty                              
----------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[6]/clk
End-point    : out_wait

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 6399ps.
 
Cost Group 'reg2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][127][0]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
cb_seqi
  waddr_reg[1]/clk                                                           
  waddr_reg[1]/q               (u)  unmapped_d_flop       329 26.6           
  g30777/in_1                                                                
  g30777/z                     (u)  unmapped_complex2      67 33.3           
  g37505/in_0                                                                
  g37505/z                     (u)  unmapped_complex2       1  3.7           
  g36000/in_0                                                                
  g36000/z                     (u)  unmapped_nand2          1  3.8           
  g36001/in_1                                                                
  g36001/z                     (u)  unmapped_complex2       1  3.7           
  g35670/in_0                                                                
  g35670/z                     (u)  unmapped_nand3          1  3.8           
  g35671/in_1                                                                
  g35671/z                     (u)  unmapped_complex2       1  3.7           
  g35591/in_1                                                                
  g35591/z                     (u)  unmapped_nand2          1  3.8           
  g35592/in_1                                                                
  g35592/z                     (u)  unmapped_complex2       1  3.7           
  g35555/in_0                                                                
  g35555/z                     (u)  unmapped_nand2          1  3.8           
  g35490/in_1                                                                
  g35490/z                     (u)  unmapped_complex2       1  3.7           
  g35492/in_1                                                                
  g35492/z                     (u)  unmapped_nand3          1  3.8           
  g35474/in_0                                                                
  g35474/z                     (u)  unmapped_complex2       1  3.8           
  g35475/in_2                                                                
  g35475/z                     (u)  unmapped_complex3       1  3.7           
  g35467/in_1                                                                
  g35467/z                     (u)  unmapped_nand3        256 60.8           
  g37545/data1                                                               
  g37545/z                     (u)  unmapped_bmux3          1  3.8           
  FMbuffers_reg[1][127][0]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][127][0]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[1]/clk
End-point    : cb_seqi/FMbuffers_reg[1][127][0]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7279ps.
 
Cost Group 'in2reg' target slack:   235 ps
Target path end-point (Pin: FMbuffers_reg[1][127][1]/d)

             Pin                         Type          Fanout Load Arrival   
                                                              (fF)   (ps)    
-----------------------------------------------------------------------------
(clock clk)                    <<<  launch                               0 R 
(proj.sdc_line_15_3_1)              ext delay                                
chg_idx                        (u)  in port                 2 11.4           
cb_parti34023/chg_idx 
  g24712/in_1                                                                
  g24712/z                     (u)  unmapped_or2           12 45.6           
cb_parti34023/cb_seqi_g24712_z 
cb_seqi/g24712_z 
  g34024/in_1                                                                
  g34024/z                     (u)  unmapped_complex2       2  7.6           
  g35472/in_0                                                                
  g35472/z                     (u)  unmapped_complex3       1  3.8           
  g35469/in_1                                                                
  g35469/z                     (u)  unmapped_nand3        256 59.2           
  g37546/data1                                                               
  g37546/z                     (u)  unmapped_bmux3          1  3.7           
  FMbuffers_reg[1][127][1]/d   <<<  unmapped_d_flop                          
  FMbuffers_reg[1][127][1]/clk      setup                                    
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                         capture                          10000 R 
                                    uncertainty                              
-----------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][127][1]/d

(u) : Net has unmapped pin(s).

The global mapper estimates a slack for this path of 7220ps.
 
Multi-threaded Technology Mapping (2 threads per ST process, 2 of 2 CPUs usable)
          Restructuring (delay-based) cb_seq...
          Done restructuring (delay-based) cb_seq
        Optimizing component cb_seq...
          Restructuring (delay-based) logic partition in proj_fm...
          Done restructuring (delay-based) logic partition in proj_fm
        Optimizing logic partition in proj_fm...
          Restructuring (delay-based) cb_part_1213...
          Done restructuring (delay-based) cb_part_1213
        Optimizing component cb_part_1213...
 
Global mapping timing result
============================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type         Fanout  Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[2]/CK                                                 0    +0       0 R 
  waddr_reg[2]/Q                 DFFRPQ_X1M_A9TL       2  11.3  126  +340     340 F 
  g43038/A                                                             +0     340   
  g43038/Y                       BUF_X13M_A9TL         4  25.6   46  +127     467 F 
  g43037/A                                                             +0     467   
  g43037/Y                       BUFH_X5M_A9TL         4  14.8   41   +78     545 F 
  g43036/A                                                             +0     545   
  g43036/Y                       INV_X4M_A9TL          4  15.3   62   +54     600 R 
  g43035/A                                                             +0     600   
  g43035/Y                       INV_X4M_A9TL          7  18.6   49   +55     654 F 
  g42481/B1                                                            +0     654   
  g42481/Y                       OAI221_X1M_A9TL       1   5.0  276  +171     825 R 
  g42457/A                                                             +0     825   
  g42457/Y                       INV_X2M_A9TL          1   3.5   74   +70     896 F 
  g42191/B0                                                            +0     896   
  g42191/Y                       AOI31_X1M_A9TL        1   3.7  179  +144    1039 R 
  g41932/B1                                                            +0    1039   
  g41932/Y                       OAI222_X1M_A9TL       1   3.5  175  +184    1223 F 
  g41893/B                                                             +0    1223   
  g41893/Y                       MXT2_X0P7M_A9TL       1   3.6   85  +216    1439 F 
  g41875/B1                                                            +0    1439   
  g41875/Y                       AOI32_X1M_A9TL        1   3.7  195  +158    1597 R 
  g41856/B1                                                            +0    1597   
  g41856/Y                       OAI222_X1M_A9TL       1   3.7  179  +191    1788 F 
  g41848/A1                                                            +0    1788   
  g41848/Y                       OAI221_X1M_A9TL       1   5.6  295  +252    2040 R 
  g41842/C                                                             +0    2040   
  g41842/Y                       AND3_X3M_A9TL         4  52.8  253  +292    2332 R 
  g41841/A                                                             +0    2332   
  g41841/Y                       INV_X9M_A9TL         64 153.7  176  +183    2515 F 
  FMbuffers_reg[0][0][1]/D  <<<  SDFFQ_X2M_A9TL                        +0    2515   
  FMbuffers_reg[0][0][1]/CK      setup                            0  +185    2700 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                    10000 R 
                                 uncertainty                          -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    7250ps 
Start-point  : cb_seqi/waddr_reg[2]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][1]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
cb_seqi
  waddr_reg[5]/CK                                             0    +0       0 R 
  waddr_reg[5]/QN            DFFRPQN_X1M_A9TL       1  7.3  136  +284     284 F 
  g42739/A                                                         +0     284   
  g42739/Y                   INV_X4M_A9TL           3 14.5   78   +85     369 R 
cb_seqi/g30784_in_1 
cb_parti34023/cb_seqi_g30784_in_1 
  g76101/C                                                         +0     369   
  g76101/Y                   NAND3_X2M_A9TL         3 15.4  196  +153     522 F 
  g74031/B                                                         +0     522   
  g74031/Y                   NOR2_X1M_A9TL          1  4.3  170  +168     690 R 
  g73996/A                                                         +0     690   
  g73996/Y                   NAND3_X2M_A9TL         8 20.7  257  +201     891 F 
  g72863/B                                                         +0     891   
  g72863/Y                   OR2_X1P4M_A9TL        12 35.5  237  +318    1209 F 
cb_parti34023/cb_seqi_g24712_z 
g34025/A                                                           +0    1209   
g34025/Y                     INV_X4M_A9TL           1  4.9   71   +77    1286 R 
out_wait                <<<  interconnect                    71    +0    1286 R 
                             out port                              +0    1286 R 
(proj.sdc_line_17_26_1)      ext delay                          +2000    3286 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6664ps 
Start-point  : cb_seqi/waddr_reg[5]/CK
End-point    : out_wait

           Pin                       Type        Fanout  Load Slew Delay Arrival   
                                                         (fF) (ps)  (ps)   (ps)    
-----------------------------------------------------------------------------------
(clock clk)                      launch                                        0 R 
(proj.sdc_line_15_3_1)           ext delay                         +2000    2000 R 
chg_idx                          in port              2   6.6   50   +13    2013 R 
cb_parti34023/chg_idx 
  g72863/A                                                            +0    2013   
  g72863/Y                       OR2_X1P4M_A9TL      12  35.9  343  +259    2272 R 
cb_parti34023/cb_seqi_g24712_z 
cb_seqi/g24712_z 
  g42678/B                                                            +0    2272   
  g42678/Y                       NOR2_X1B_A9TL        2   5.7  199  +221    2493 F 
  g41851/B0                                                           +0    2493   
  g41851/Y                       OAI21_X1M_A9TL       1   6.7  248  +189    2682 R 
  g41847/A1                                                           +0    2682   
  g41847/Y                       OA211_X3M_A9TL       4  52.8  255  +299    2981 R 
  g41845/A                                                            +0    2981   
  g41845/Y                       INV_X9M_A9TL        64 153.7  176  +184    3165 F 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X2M_A9TL                       +0    3165   
  FMbuffers_reg[0][0][0]/CK      setup                           0  +185    3350 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                      capture                                   10000 R 
                                 uncertainty                         -50    9950 R 
-----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6600ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

         Pin                     Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                        +2000    2000 R 
chg_idx                      in port              2  6.6   50   +13    2013 R 
cb_parti34023/chg_idx 
  g72863/A                                                       +0    2013   
  g72863/Y                   OR2_X1P4M_A9TL      12 35.9  343  +259    2272 R 
cb_parti34023/cb_seqi_g24712_z 
g34025/A                                                         +0    2272   
g34025/Y                     INV_X4M_A9TL         1  4.9   77   +61    2333 F 
out_wait                <<<  interconnect                  77    +0    2333 F 
                             out port                            +0    2333 F 
(proj.sdc_line_17_26_1)      ext delay                        +2000    4333 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                9000   
                             uncertainty                        -50    8950 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4617ps 
Start-point  : chg_idx
End-point    : out_wait

 
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_map                36812        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out               148     4617              9000     (launch clock period: 10000)
        in2reg               235     6600             10000 
       reg2out               178     6664             10000 
       reg2reg               235     7250             10000 

 
Global incremental target info
==============================
Cost Group 'in2out' target slack:    99 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                     Type        Fanout Load Arrival  
                                                    (fF)   (ps)   
------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                            
chg_idx                      in port              2  6.6          
cb_parti34023/chg_idx 
  g72863/A                                                        
  g72863/Y                   OR2_X1P4M_A9TL      12 35.9          
cb_parti34023/cb_seqi_g24712_z 
g34025/A                                                          
g34025/Y                     INV_X4M_A9TL         1  4.9          
out_wait                <<<  interconnect                         
                             out port                             
(proj.sdc_line_17_26_1)      ext delay                            
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                           
                             uncertainty                          
------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Start-point  : chg_idx
End-point    : out_wait

The global mapper estimates a slack for this path of 4613ps.
 
Cost Group 'reg2out' target slack:   119 ps
Target path end-point (Port: proj_fm/out_wait)

         Pin                      Type         Fanout Load Arrival   
                                                      (fF)   (ps)    
---------------------------------------------------------------------
(clock clk)             <<<  launch                              0 R 
cb_seqi
  waddr_reg[5]/CK                                                    
  waddr_reg[5]/QN            DFFRPQN_X1M_A9TL       1  7.3           
  g42739/A                                                           
  g42739/Y                   INV_X4M_A9TL           3 14.5           
cb_seqi/g30784_in_1 
cb_parti34023/cb_seqi_g30784_in_1 
  g76101/C                                                           
  g76101/Y                   NAND3_X2M_A9TL         3 15.4           
  g74031/B                                                           
  g74031/Y                   NOR2_X1M_A9TL          1  4.3           
  g73996/A                                                           
  g73996/Y                   NAND3_X2M_A9TL         8 20.7           
  g72863/B                                                           
  g72863/Y                   OR2_X1P4M_A9TL        12 35.5           
cb_parti34023/cb_seqi_g24712_z 
g34025/A                                                             
g34025/Y                     INV_X4M_A9TL           1  4.9           
out_wait                <<<  interconnect                            
                             out port                                
(proj.sdc_line_17_26_1)      ext delay                               
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                  capture                         10000 R 
                             uncertainty                             
---------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Start-point  : cb_seqi/waddr_reg[5]/CK
End-point    : out_wait

The global mapper estimates a slack for this path of 5704ps.
 
Cost Group 'in2reg' target slack:   155 ps
Target path end-point (Pin: FMbuffers_reg[1][127][0]/D (SDFFQ_X2M_A9TL/D))

            Pin                        Type        Fanout  Load Arrival   
                                                           (fF)   (ps)    
--------------------------------------------------------------------------
(clock clk)                   <<<  launch                             0 R 
(proj.sdc_line_15_3_1)             ext delay                              
chg_idx                            in port              2   6.6           
cb_parti34023/chg_idx 
  g72863/A                                                                
  g72863/Y                         OR2_X1P4M_A9TL      12  35.9           
cb_parti34023/cb_seqi_g24712_z 
cb_seqi/g24712_z 
  g42678/B                                                                
  g42678/Y                         NOR2_X1B_A9TL        2   5.7           
  g41851/B0                                                               
  g41851/Y                         OAI21_X1M_A9TL       1   6.7           
  g41847/A1                                                               
  g41847/Y                         OA211_X3M_A9TL       4  52.8           
  g41846/A                                                                
  g41846/Y                         INV_X9M_A9TL        64 153.7           
  FMbuffers_reg[1][127][0]/D  <<<  SDFFQ_X2M_A9TL                         
  FMbuffers_reg[1][127][0]/CK      setup                                  
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                        capture                        10000 R 
                                   uncertainty                            
--------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[1][127][0]/D

The global mapper estimates a slack for this path of 6561ps.
 
Cost Group 'reg2reg' target slack:   155 ps
Target path end-point (Pin: FMbuffers_reg[1][127][1]/D (SDFFQ_X2M_A9TL/D))

            Pin                        Type         Fanout  Load Arrival   
                                                            (fF)   (ps)    
---------------------------------------------------------------------------
(clock clk)                   <<<  launch                              0 R 
cb_seqi
  waddr_reg[2]/CK                                                          
  waddr_reg[2]/Q                   DFFRPQ_X1M_A9TL       2  11.3           
  g43038/A                                                                 
  g43038/Y                         BUF_X13M_A9TL         4  25.6           
  g43037/A                                                                 
  g43037/Y                         BUFH_X5M_A9TL         4  14.8           
  g43036/A                                                                 
  g43036/Y                         INV_X4M_A9TL          4  15.3           
  g43035/A                                                                 
  g43035/Y                         INV_X4M_A9TL          7  18.6           
  g42481/B1                                                                
  g42481/Y                         OAI221_X1M_A9TL       1   5.0           
  g42457/A                                                                 
  g42457/Y                         INV_X2M_A9TL          1   3.5           
  g42191/B0                                                                
  g42191/Y                         AOI31_X1M_A9TL        1   3.7           
  g41932/B1                                                                
  g41932/Y                         OAI222_X1M_A9TL       1   3.5           
  g41893/B                                                                 
  g41893/Y                         MXT2_X0P7M_A9TL       1   3.6           
  g41875/B1                                                                
  g41875/Y                         AOI32_X1M_A9TL        1   3.7           
  g41856/B1                                                                
  g41856/Y                         OAI222_X1M_A9TL       1   3.7           
  g41848/A1                                                                
  g41848/Y                         OAI221_X1M_A9TL       1   5.6           
  g41842/C                                                                 
  g41842/Y                         AND3_X3M_A9TL         4  52.8           
  g41838/A                                                                 
  g41838/Y                         INV_X9M_A9TL         64 153.7           
  FMbuffers_reg[1][127][1]/D  <<<  SDFFQ_X2M_A9TL                          
  FMbuffers_reg[1][127][1]/CK      setup                                   
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock clk)                        capture                         10000 R 
                                   uncertainty                             
---------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Start-point  : cb_seqi/waddr_reg[2]/CK
End-point    : cb_seqi/FMbuffers_reg[1][127][1]/D

The global mapper estimates a slack for this path of 6215ps.
 
 
Global incremental timing result
================================
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
           Pin                       Type        Fanout Load Slew Delay Arrival   
                                                        (fF) (ps)  (ps)   (ps)    
----------------------------------------------------------------------------------
(clock clk)                      launch                                       0 R 
(proj.sdc_line_15_3_1)           ext delay                        +2000    2000 R 
chg_idx                          in port              2  6.8   50   +14    2014 R 
cb_parti34023/chg_idx 
  g72863/A                                                           +0    2014   
  g72863/Y                       OR2_X1P4M_A9TL      12 31.0  299  +236    2249 R 
cb_parti34023/cb_seqi_g24712_z 
cb_seqi/g24712_z 
  g42678/B                                                           +0    2249   
  g42678/Y                       NOR2_X1B_A9TL        2  5.7  194  +209    2458 F 
  g41851/B0                                                          +0    2458   
  g41851/Y                       OAI21_X1M_A9TL       1  6.7  248  +187    2645 R 
  g41847/A1                                                          +0    2645   
  g41847/Y                       OA211_X3M_A9TL      16 61.8  293  +321    2966 R 
  drc_bufs43180/A                                                    +0    2966   
  drc_bufs43180/Y                INV_X2M_A9TL        16 36.2  193  +210    3176 F 
  FMbuffers_reg[0][0][0]/D  <<<  SDFFQ_X1M_A9TL                      +0    3176   
  FMbuffers_reg[0][0][0]/CK      setup                          0  +216    3392 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                  10000 R 
                                 uncertainty                        -50    9950 R 
----------------------------------------------------------------------------------
Cost Group   : 'in2reg' (path_group 'in2reg')
Timing slack :    6558ps 
Start-point  : chg_idx
End-point    : cb_seqi/FMbuffers_reg[0][0][0]/D

           Pin                        Type         Fanout Load Slew Delay Arrival   
                                                          (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)                      launch                                         0 R 
cb_seqi
  waddr_reg[1]/CK                                                 0    +0       0 R 
  waddr_reg[1]/Q                 DFFRPQ_X1M_A9TL        5 15.8  166  +364     364 F 
  g42950/A                                                             +0     364   
  g42950/Y                       INV_X3M_A9TL          15 60.1  279  +225     589 R 
  g42949/A                                                             +0     589   
  g42949/Y                       INV_X4M_A9TL          14 37.7  135  +144     733 F 
  g42937/A                                                             +0     733   
  g42937/Y                       INV_X2M_A9TL          15 43.6  300  +223     956 R 
  g42936/A                                                             +0     956   
  g42936/Y                       INV_X2M_A9TL          12 30.5  177  +192    1148 F 
  g42935/A                                                             +0    1148   
  g42935/Y                       INV_X2M_A9TL          14 41.1  284  +233    1381 R 
  g42933/A                                                             +0    1381   
  g42933/Y                       INV_X2M_A9TL           5 14.4  124  +133    1514 F 
  g42932/A                                                             +0    1514   
  g42932/Y                       INV_X2M_A9TL          15 38.9  270  +202    1716 R 
  g42520/S0                                                            +0    1716   
  g42520/Y                       MXIT2_X0P5M_A9TL       1  3.7  273  +213    1929 R 
  g41937/C1                                                            +0    1929   
  g41937/Y                       OAI222_X1M_A9TL        1  3.7  179  +191    2120 F 
  g41876/A0                                                            +0    2120   
  g41876/Y                       AOI32_X1M_A9TL         1  3.7  196  +196    2316 R 
  g41855/B1                                                            +0    2316   
  g41855/Y                       OAI222_X1M_A9TL        1  3.7  179  +192    2508 F 
  g41848/B1                                                            +0    2508   
  g41848/Y                       OAI221_X1M_A9TL        1  5.6  296  +227    2735 R 
  g41842/C                                                             +0    2735   
  g41842/Y                       AND3_X3M_A9TL         16 61.8  291  +314    3048 R 
  drc_bufs43094/A                                                      +0    3048   
  drc_bufs43094/Y                INV_X2M_A9TL          16 36.2  193  +209    3257 F 
  FMbuffers_reg[0][0][1]/D  <<<  SDFFQ_X1M_A9TL                        +0    3257   
  FMbuffers_reg[0][0][1]/CK      setup                            0  +216    3474 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                      capture                                    10000 R 
                                 uncertainty                          -50    9950 R 
------------------------------------------------------------------------------------
Cost Group   : 'reg2reg' (path_group 'reg2reg')
Timing slack :    6476ps 
Start-point  : cb_seqi/waddr_reg[1]/CK
End-point    : cb_seqi/FMbuffers_reg[0][0][1]/D

         Pin                      Type         Fanout Load Slew Delay Arrival   
                                                      (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------------
(clock clk)                  launch                                         0 R 
cb_seqi
  waddr_reg[5]/CK                                             0    +0       0 R 
  waddr_reg[5]/QN            DFFRPQN_X1M_A9TL       4 16.0  249  +356     356 R 
  g42739/A                                                         +0     356   
  g42739/Y                   INV_X3M_A9TL           8 26.2  126  +133     489 F 
cb_seqi/g30784_in_1 
cb_parti34023/cb_seqi_g30784_in_1 
  g76101/C                                                         +0     489   
  g76101/Y                   NAND3_X2M_A9TL         3 15.1  238  +193     682 R 
  g74031/B                                                         +0     682   
  g74031/Y                   NOR2_X1M_A9TL          1  4.3  122  +140     822 F 
  g73996/A                                                         +0     822   
  g73996/Y                   NAND3_X2M_A9TL         8 19.3  287  +203    1025 R 
  g72863/B                                                         +0    1025   
  g72863/Y                   OR2_X1P4M_A9TL        12 31.0  299  +321    1346 R 
cb_parti34023/cb_seqi_g24712_z 
g34025/A                                                           +0    1346   
g34025/Y                     INV_X1M_A9TL           1  4.9  116  +128    1474 F 
out_wait                <<<  interconnect                   116    +0    1474 F 
                             out port                              +0    1474 F 
(proj.sdc_line_17_26_1)      ext delay                          +2000    3474 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)                  capture                                    10000 R 
                             uncertainty                          -50    9950 R 
--------------------------------------------------------------------------------
Cost Group   : 'reg2out' (path_group 'reg2out')
Timing slack :    6476ps 
Start-point  : cb_seqi/waddr_reg[5]/CK
End-point    : out_wait

         Pin                     Type        Fanout Load Slew Delay Arrival   
                                                    (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------
(proj.sdc_line_15_3_1)       ext delay                        +2000    2000 R 
chg_idx                      in port              2  6.8   50   +14    2014 R 
cb_parti34023/chg_idx 
  g72863/A                                                       +0    2014   
  g72863/Y                   OR2_X1P4M_A9TL      12 31.0  299  +236    2249 R 
cb_parti34023/cb_seqi_g24712_z 
g34025/A                                                         +0    2249   
g34025/Y                     INV_X1M_A9TL         1  4.9  116  +128    2377 F 
out_wait                <<<  interconnect                 116    +0    2377 F 
                             out port                            +0    2377 F 
(proj.sdc_line_17_26_1)      ext delay                        +2000    4377 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
                             path_delay                                9000   
                             uncertainty                        -50    8950 R 
------------------------------------------------------------------------------
Exception    : 'path_delays/proj.sdc_line_18'    9000ps
Cost Group   : 'in2out' (path_group 'in2out')
Timing slack :    4573ps 
Start-point  : chg_idx
End-point    : out_wait

 
==================================
Stage : global_incr_map 
==================================
  =================
   Message Summary
  =================
---------------------------------------------------------------------
|  Id  |Sev  |Count |                 Message Text                  |
---------------------------------------------------------------------
| PA-7 |Info |    6 |Resetting power analysis results.              |
|      |     |      |All computed switching activities are removed. |
---------------------------------------------------------------------
 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
 global_incr               35399        0 

    Cost Group            Target    Slack    Diff.  Constr.
-----------------------------------------------------------
        in2out                99     4573              9000     (launch clock period: 10000)
        in2reg               155     6558             10000 
       reg2out               119     6476             10000 
       reg2reg               155     6476             10000 


Scan mapping status report
==========================
    Scan mapping: converting flip-flops that pass TDRC.
    Scan mapping: bypassed.  You have to either 1) set attribute 'dft_scan_map_mode' to 'tdrc_pass' and run 'check_dft_rules' or 2) set attribute 'dft_scan_map_mode' to 'force_all'.

    Scan mapping bypassed because no TDRC data is available: either command 'check_dft_rules' has not been run or TDRC data has been subsequently invalidated.

State Retention Synthesis Status
================================

Category                        Flops   Percentage
--------------------------------------------------
Total instances                   520        100.0
Excluded from State Retention     520        100.0
    - Will not convert            520        100.0
      - Preserved                   0          0.0
      - Power intent excluded     520        100.0
    - Could not convert             0          0.0
      - Scan type                   0          0.0
      - No suitable cell            0          0.0
State Retention instances           0          0.0
--------------------------------------------------

INFO: skipping constant propagation
PBS_Techmap-Global Mapping - Elapsed_Time 193, CPU_Time 188.41048799999996
stamp 'PBS_Techmap-Global Mapping' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  41.1( 40.6) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   2.4(  2.3) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:46(00:06:53) |  00:03:08(00:03:13) |  56.2( 56.4) |   13:34:22 (Aug11) |   1.31 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
Warning : Command 'commit_power_intent' cannot proceed as there is no power intent loaded. [CPI-506]
        : Command 'commit_power_intent' requires a valid power_intent to be loaded.
Info    : Wrote formal verification information. [CFM-5]
        : Wrote 'fv/proj_fm/fv_map.fv.json' for netlist 'fv/proj_fm/fv_map.v.gz'.
Info    : Existing dofile found. Copied as fv/proj_fm/rtl_to_fv_map.do~.
Info    : Wrote dofile. [CFM-1]
        : Dofile is 'fv/proj_fm/rtl_to_fv_map.do'.
        : Alias mapping flow is enabled.
        Computing net loads.
PBS_TechMap-Datapath Postmap Operations - Elapsed_Time 3, CPU_Time 3.0
stamp 'PBS_TechMap-Datapath Postmap Operations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  40.7( 40.3) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   2.4(  2.3) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:46(00:06:53) |  00:03:08(00:03:13) |  55.7( 55.9) |   13:34:22 (Aug11) |   1.31 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:03(00:00:03) |   0.9(  0.9) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_TechMap-Postmap HBO Optimizations - Elapsed_Time 0, CPU_Time -0.04666400000002113
stamp 'PBS_TechMap-Postmap HBO Optimizations' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  40.7( 40.3) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   2.4(  2.3) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:46(00:06:53) |  00:03:08(00:03:13) |  55.7( 55.9) |   13:34:22 (Aug11) |   1.31 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:03(00:00:03) |   0.9(  0.9) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
 Doing ConstProp on design:proj_fm ... 

    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
        : The design should have 2 or more clock-gating instances for decloning.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
Time taken by ConstProp Step: 00:00:02
PBS_TechMap-Postmap Clock Gating - Elapsed_Time 2, CPU_Time 2.0
stamp 'PBS_TechMap-Postmap Clock Gating' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  40.5( 40.1) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   2.4(  2.3) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:46(00:06:53) |  00:03:08(00:03:13) |  55.4( 55.6) |   13:34:22 (Aug11) |   1.31 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:03(00:00:03) |   0.9(  0.9) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:06:58) |  00:00:02(00:00:02) |   0.6(  0.6) |   13:34:27 (Aug11) |   1.31 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
-------------------------------------------------------------------------------
 hi_fo_buf                 35043        0         0         0        0        4

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       hi_fo_buf         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                35043        0         0         0        0        4

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_tns                  35043        0         0         0        0        4

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
        setup_dn         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

PBS_TechMap-Postmap Cleanup - Elapsed_Time 7, CPU_Time 5.947634999999991
stamp 'PBS_TechMap-Postmap Cleanup' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  39.8( 39.3) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   2.3(  2.3) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:46(00:06:53) |  00:03:08(00:03:13) |  54.5( 54.5) |   13:34:22 (Aug11) |   1.31 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:03(00:00:03) |   0.9(  0.8) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:06:58) |  00:00:02(00:00:02) |   0.6(  0.6) |   13:34:27 (Aug11) |   1.31 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:07:05) |  00:00:05(00:00:07) |   1.7(  2.0) |   13:34:34 (Aug11) |   1.31 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
PBS_Techmap-Post_MBCI - Elapsed_Time 0, CPU_Time 1.0
stamp 'PBS_Techmap-Post_MBCI' being created for table 'pbs_debug'

  Total Time (Wall) |  Stage Time (Wall)  |   % (Wall)   |    Date - Time     |  Memory   | Stage
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:01:10(00:01:11) |  00:00:00(00:00:00) |   0.0(  0.0) |   13:28:40 (Aug11) |  885.3 MB | PBS_Generic-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:28(00:03:30) |  00:02:17(00:02:19) |  39.7( 39.3) |   13:30:59 (Aug11) |   1.31 GB | PBS_Generic_Opt-Post
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:29(00:03:31) |  00:00:01(00:00:01) |   0.3(  0.3) |   13:31:00 (Aug11) |   1.31 GB | PBS_Generic-Postgen HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:39) |  00:00:08(00:00:08) |   2.3(  2.3) |   13:31:08 (Aug11) |   1.30 GB | PBS_TechMap-Start
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:03:37(00:03:40) |  00:00:00(00:00:01) |   0.0(  0.3) |   13:31:09 (Aug11) |   1.30 GB | PBS_TechMap-Premap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:46(00:06:53) |  00:03:08(00:03:13) |  54.3( 54.5) |   13:34:22 (Aug11) |   1.31 GB | PBS_Techmap-Global Mapping
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:03(00:00:03) |   0.9(  0.8) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Datapath Postmap Operations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:49(00:06:56) |  00:00:00(00:00:00) |  -0.0(  0.0) |   13:34:25 (Aug11) |   1.31 GB | PBS_TechMap-Postmap HBO Optimizations
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:51(00:06:58) |  00:00:02(00:00:02) |   0.6(  0.6) |   13:34:27 (Aug11) |   1.31 GB | PBS_TechMap-Postmap Clock Gating
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:56(00:07:05) |  00:00:05(00:00:07) |   1.7(  2.0) |   13:34:34 (Aug11) |   1.31 GB | PBS_TechMap-Postmap Cleanup
--------------------+---------------------+--------------+--------------------+-----------+----------------------
 00:06:57(00:07:05) |  00:00:01(00:00:00) |   0.3(  0.0) |   13:34:34 (Aug11) |   1.31 GB | PBS_Techmap-Post_MBCI
--------------------+---------------------+--------------+--------------------+-----------+----------------------
Number of threads: 8 * 1   (id: pbs_debug, time_info v1.57)
Info: (*N*) indicates data that was populated from previously saved time_info database
Info: CPU time includes time of parent + longest thread
##>=================== Cadence Confidential (Mapping-Logical) ===================
##>Main Thread Summary:
##>----------------------------------------------------------------------------------------
##>STEP                           Elapsed       WNS       TNS     Insts      Area    Memory
##>----------------------------------------------------------------------------------------
##>M:Initial                            1         -         -     13961     63930      1304
##>M:Pre Cleanup                        0         -         -     13961     63930      1304
##>M:Setup                              0         -         -         -         -         -
##>M:Launch ST                          0         -         -         -         -         -
##>M:Design Partition                   0         -         -         -         -         -
##>M:Create Partition Netlists          0         -         -         -         -         -
##>M:Init Power                         0         -         -         -         -         -
##>M:Budgeting                          0         -         -         -         -         -
##>M:Derenv-DB                          0         -         -         -         -         -
##>M:Debug Outputs                      0         -         -         -         -         -
##>M:ST loading                         0         -         -         -         -         -
##>M:Distributed                        0         -         -         -         -         -
##>M:Timer                              0         -         -         -         -         -
##>M:Assembly                           0         -         -         -         -         -
##>M:DFT                                0         -         -         -         -         -
##>M:DP Operations                      3         -         -      7093     21192      1311
##>M:Const Prop                         0      4572         0      7093     21192      1311
##>M:Cleanup                            7      4572         0      7092     21190      1312
##>M:MBCI                               0         -         -      7092     21190      1312
##>M:Const Gate Removal                 0         -         -         -         -         -
##>M:Misc                             196
##>----------------------------------------------------------------------------------------
##>Total Elapsed                      207
##>========================================================================================
Info    : Done mapping. [SYNTH-5]
        : Done mapping 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_map
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
************************************************
************************************************
**   ENICSINFO: Starting stage post_syn_opt   **
************************************************
************************************************
ENICSINFO: Current time is: 11/08/2024 13:34
ENICSINFO: ----------------------------------
Current PLE settings:

Aspect ratio        : 1.000
Shrink factor       : 1.000
Scale of res/length : 1.000
Scale of cap/length : 1.000
Net derating factor : 1.000
Thermal factor      : 1.000
Via Resistance      : 0.000 ohm (from default)
Site size           : 2.000 um (from lef [tech+cell])

                                   Capacitance  
  Layer                             / Length         Data source:
Name        Direction Utilization  (pF/micron)       default value
------------------------------------------------
<default>       U         n/a         0.000250  

** = DEFAULT cap per unit length is used for timing analysis

                                    Resistance   
  Layer                              / Length         Data source:
Name        Direction Utilization  (ohm/micron)       default value
-------------------------------------------------
<default>       U         n/a          0.000000  

** = DEFAULT res per unit length is used for timing analysis

                                        Area       
  Layer                               / Length          Data source:
Name        Direction Utilization     (micron)          lef_library
---------------------------------------------------
M1              H         0.00         0.090000    
M2              V         1.00         0.100000    
M3              H         1.00         0.100000    
M4              V         1.00         0.100000    
M5              H         1.00         0.100000    
M6              V         1.00         0.100000    
M7              H         1.00         0.100000    
M8              V         1.00         0.400000    
M9              H         1.00         0.400000    
AP              V         1.00         3.000000 ** 

** = 'AP' is dropped because its width (3) is too large (threshold 2)

Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'proj_fm' using 'low' effort.
    Automatically cost grouped 0 clock gate paths.
  Decloning clock-gating logic from design:proj_fm
Forcing hierarchical CG on for clock_gating declone -hier
Info    : Could not declone clock-gating instances. [POPT-51]
        : There are no clock-gating instances in the design 'design:proj_fm'.
Clock-gating declone status
===========================
Total number of clock-gating instances before: 0
Total number of clock-gating instances after : 0
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_iopt                 35043        0         0         0        0        4
-------------------------------------------------------------------------------
 const_prop                35043        0         0         0        0        4
 simp_cc_inputs            35035        0         0         0        0        4
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - - - DRC Totals - - - -
                           Total  Weighted      Neg      Max       Max     Max  
Operation                   Area   Slacks      Slack    Trans      Cap   Fanout 
 init_delay                35035        0         0         0        0        4

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz         0  (        0 /        0 )  0.00
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st         0  (        0 /        0 )  0.00
    plc_st_fence         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      plc_laf_st         0  (        0 /        0 )  0.00
 plc_laf_st_fence         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
            fopt         0  (        0 /        0 )  0.00
   plc_laf_lo_st         0  (        0 /        0 )  0.00
       plc_lo_st         0  (        0 /        0 )  0.00
        mb_split         0  (        0 /        0 )  0.00

==================================
Stage : incr_opt 
==================================
  =================
   Message Summary
  =================
-------------------------------------------------------------------------------------------------------------
|   Id    |  Sev   |Count |                                  Message Text                                   |
-------------------------------------------------------------------------------------------------------------
| CFM-1   |Info    |    1 |Wrote dofile.                                                                    |
| CFM-5   |Info    |    1 |Wrote formal verification information.                                           |
| CPI-506 |Warning |    1 |Command 'commit_power_intent' cannot proceed as there is no power intent loaded. |
| PA-7    |Info    |    4 |Resetting power analysis results.                                                |
|         |        |      |All computed switching activities are removed.                                   |
| POPT-51 |Info    |    2 |Could not declone clock-gating instances.                                        |
|         |        |      |The design should have 2 or more clock-gating instances for decloning.           |
| SYNTH-5 |Info    |    1 |Done mapping.                                                                    |
| SYNTH-7 |Info    |    1 |Incrementally optimizing.                                                        |
-------------------------------------------------------------------------------------------------------------
Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'proj_fm'.
        Computing net loads.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   syn_opt
@file(genus_fm.tcl) 188: enics_report_timing $design(synthesis_reports) 
  Setting attribute of root '/': 'timing_report_fields' = timing_point flags arc edge cell fanout transition delay arrival
        Computing net loads.
        Tracing clock networks.
        Levelizing the circuit.
        Computing delays.
        Computing arrivals and requireds.
@file(genus_fm.tcl) 189: set post_synth_reports [list \
    report_area \
    report_gates \
    report_hierarchy \
    report_clock_gating \
    report_design_rules \
    report_dp \
    report_qor \
]
@file(genus_fm.tcl) 198: foreach rpt $post_synth_reports {
    enics_message "$rpt" medium
    $rpt
    $rpt > "$design(synthesis_reports)/post_opt/${rpt}.rpt"
}

ENICSINFO: report_area
----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:40 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area 
--------------------------------------------------------------
proj_fm                7091  21183.480 13851.253    35034.733 

ENICSINFO: report_gates
-----------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:41 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

                                         
       Gate         Instances    Area                         Library                      
-------------------------------------------------------------------------------------------
AND2_X0P7M_A9TL             2      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X0P7M_A9TR            43     77.400    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND2_X1M_A9TL               1      1.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X2M_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND2_X3M_A9TL               3     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND3_X1M_A9TR               1      2.520    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND3_X3M_A9TL               1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AND4_X0P5M_A9TR             2      5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AND4_X2M_A9TL              14     90.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO1B2_X1M_A9TL              1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21B_X0P5M_A9TL            3      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AO21_X1M_A9TR               1      2.880    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI211_X0P7M_A9TL         469   1181.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI211_X4M_A9TL             1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21B_X0P7M_A9TR           3      8.640    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TL            4      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X0P7M_A9TR           11     23.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI21_X1M_A9TL              9     19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI21_X2M_A9TL              1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TL          68    220.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI221_X0P7M_A9TR         496   1607.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
AOI221_X1M_A9TL             4     12.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI222_X0P7M_A9TL          30    118.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X0P5M_A9TL           49    123.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI22_X1M_A9TL             64    161.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X0P7M_A9TL           37     93.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI31_X1M_A9TL             31     78.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X0P5M_A9TL           38    109.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
AOI32_X1M_A9TL             44    126.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X0P7M_A9TL            14     20.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X4M_A9TL               4     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
BUFH_X7P5M_A9TL             1      6.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X1M_A9TL            2     16.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQN_X3M_A9TL            2     19.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X1M_A9TL             1      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
DFFRPQ_X3M_A9TL             1      9.360    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X0P5B_A9TH              1      1.080    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
INV_X0P5M_A9TL              1      1.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X11M_A9TL               1      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X1M_A9TL              189    204.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2B_A9TL               25     36.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X2M_A9TL              579    833.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3B_A9TL               16     34.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X3M_A9TL               12     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X4M_A9TL               12     30.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5B_A9TL                1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X5M_A9TL                9     25.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6B_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X6M_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5B_A9TL              1      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
INV_X7P5M_A9TL              4     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TL           45    145.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT2_X0P5M_A9TR         1120   3628.800    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT4_X0P5M_A9TL            3     27.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXIT4_X0P5M_A9TR            4     36.000    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXIT4_X0P7M_A9TL            3     28.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TH             3     10.800    sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c 
MXT2_X0P7M_A9TL           110    396.000    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT4_X0P7M_A9TL             1     10.080    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
MXT4_X0P7M_A9TR             1     10.080    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
MXT4_X1M_A9TL               2     20.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2B_X0P7M_A9TR           4      8.640    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND2XB_X2M_A9TL            2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X3M_A9TL            1      3.960    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2XB_X4M_A9TL            1      4.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X0P7B_A9TL         1053   1516.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1A_A9TL             22     31.680    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1B_A9TL             11     15.840    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X1M_A9TL             12     17.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X2A_A9TL              1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X3A_A9TL              1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND2_X4A_A9TL              2      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3B_X0P7M_A9TR           2      5.040    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
NAND3_X0P5A_A9TL            1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1A_A9TL              5     10.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X1M_A9TL              3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND3_X2M_A9TL              2      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4XXXB_X1M_A9TL          2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NAND4_X1A_A9TL            256    645.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X0P7B_A9TL            38     54.720    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1A_A9TL               1      1.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1B_A9TL               3      4.320    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X1M_A9TL               2      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X2B_A9TL               1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR2_X4A_A9TL               2      7.920    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X0P7A_A9TL             3      6.480    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
NOR3_X2M_A9TL               1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P5M_A9TL            1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X0P7M_A9TL            1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA211_X1P4M_A9TR            1      5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA211_X3M_A9TL              1      7.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X0P7M_A9TL             2      5.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X0P7M_A9TR             2      5.760    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OA21_X1M_A9TL               3      8.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OA21_X1P4M_A9TL             5     19.800    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI211_X1M_A9TL            10     25.200    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21B_X0P7M_A9TL           1      2.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P5M_A9TL           22     47.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X0P7M_A9TL            1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI21_X1M_A9TL             33     71.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X0P5M_A9TL          72    233.280    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI221_X1M_A9TL            60    194.400    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI222_X1M_A9TL            35    138.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X0P5M_A9TL         1038   2615.760    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI22_X1M_A9TL              6     15.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TL          1      2.520    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI2XB1_X0P5M_A9TR          3      7.560    sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c 
OAI31_X0P5M_A9TL           69    173.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X0P7M_A9TL          128    322.560    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OAI31_X1M_A9TL             31     78.120    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X0P5M_A9TL              2      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1M_A9TL                1      2.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X1P4M_A9TL              2      5.040    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X2M_A9TL                1      3.240    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
OR2_X3M_A9TL                1      3.600    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFQ_X1M_A9TL            512   4976.640    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X1M_A9TL           1     10.440    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
SDFFRPQN_X3M_A9TL           1     11.880    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
XNOR2_X0P5M_A9TL            9     29.160    sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c 
-------------------------------------------------------------------------------------------
total                    7091  21183.480                                                   


                    Library                    Instances    Area   Instances % 
-------------------------------------------------------------------------------
sc9_cln65lp_base_hvt_ss_typical_max_0p90v_125c         4    11.880         0.1 
sc9_cln65lp_base_lvt_ss_typical_max_0p90v_125c      5393 15735.960        76.1 
sc9_cln65lp_base_rvt_ss_typical_max_0p90v_125c      1694  5435.640        23.9 

                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential           520  5052.960   23.9 
inverter             853  1230.120    5.8 
buffer                19    42.840    0.2 
logic               5699 14857.560   70.1 
physical_cells         0     0.000    0.0 
------------------------------------------
total               7091 21183.480  100.0 


ENICSINFO: report_hierarchy
---------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:41 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

 
  Hierarchy Report Format : 
 
    level instance ( module ) <status>
 
    status :    preserve_<value> -- indicating preserve hierachy or inherited_preserve value
           :    blackbox --  indicating  unresolved instance
 
==================================================================

 0 proj_fm

ENICSINFO: report_clock_gating
------------------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:42 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Summary
-------
--------------------------------------------------------------------------
            Category            Number     %    Average Toggle Saving %   
--------------------------------------------------------------------------
 Total Clock Gating Instances        0  100.00                         -  
--------------------------------------------------------------------------
 RC Clock Gating Instances           0    0.00                      0.00  
 Non-RC Clock Gating Instances       0    0.00                      0.00  
--------------------------------------------------------------------------
 RC Gated Flip-flops                 0    0.00                      0.00  
 Non-RC Gated Flip-flops             0    0.00                      0.00  
--------------------------------------------------------------------------
 Total Gated Flip-flops              0    0.00                         -  
 Total Ungated Flip-flops          520  100.00                         -  
 Register bank width too small     520  100.00                         -  
--------------------------------------------------------------------------
 Total Flip-flops                  520  100.00                         -  
--------------------------------------------------------------------------


Multibit Flip-flop Summary
--------------------------
-------------------------------------------------------
Width     Number     Bits     RC Gated     Ungated     
-------------------------------------------------------
1-bit     520        520      0 (0.00%)    520 (100.00%) 
---------------------------------------------------------





ENICSINFO: report_design_rules
------------------------------
        Initializing DRC engine.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:45 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Max_transition design rule: no violations.


Max_capacitance design rule: no violations.


Max_fanout design rule (violation total = 4.000)
Pin                       Fanout           Max     Violation
--------------------------------------------------------------
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000
drc_bufs43055/Y           20.000        16.000         4.000




ENICSINFO: report_dp
--------------------
Beginning report datapath command
Command: report datapath 
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:45 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


      Type       CellArea Percentage 
-------------------------------------
datapath modules     0.00       0.00 
external muxes       0.00       0.00 
others           21183.48     100.00 
-------------------------------------
total            21183.48     100.00 

Beginning report datapath command

ENICSINFO: report_qor
---------------------
============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.15-s080_1
  Generated on:           Aug 11 2024  01:34:45 pm
  Module:                 proj_fm
  Operating conditions:   ss_typical_max_0p90v_125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

Timing
--------

Clock  Period 
--------------
clk   10000.0 


  Cost    Critical         Violating 
 Group   Path Slack  TNS     Paths   
-------------------------------------
clk        No paths   0.0            
default    No paths   0.0            
in2out       4573.5   0.0          0 
in2reg       6558.7   0.0          0 
reg2out      6530.2   0.0          0 
reg2reg      6476.5   0.0          0 
-------------------------------------
Total                 0.0          0 

Instance Count
--------------
Leaf Instance Count             7091 
Physical Instance count            0 
Sequential Instance Count        520 
Combinational Instance Count    6571 
Hierarchical Instance Count        0 

Area
----
Cell Area                          21183.480
Physical Cell Area                 0.000
Total Cell Area (Cell+Physical)    21183.480
Net Area                           13851.253
Total Area (Cell+Physical+Net)     35034.733

Max Fanout                         520 (clk)
Min Fanout                         0 (n_155)
Average Fanout                     3.3
Terms to net ratio                 4.2459
Terms to instance ratio            4.2201
Runtime                            428.83460099999996 seconds
Elapsed Runtime                    447 seconds
Genus peak memory usage            6893.78 
Innovus peak memory usage          no_value 
Hostname                           ip-10-0-112-224.eu-central-1.compute.internal
@file(genus_fm.tcl) 203: report_timing > $design(export_dir)/post_synth/$design(TOPLEVEL)_worst_timing.rpt
@file(genus_fm.tcl) 209: enics_start_stage "export_design"
*************************************************
*************************************************
**   ENICSINFO: Starting stage export_design   **
*************************************************
*************************************************
ENICSINFO: Current time is: 11/08/2024 13:34
ENICSINFO: ----------------------------------
@file(genus_fm.tcl) 210: write_db $design(TOPLEVEL) -to_file "$design(export_dir)/post_synth/$design(TOPLEVEL).db" 
Finished exporting design database to file '/data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.db' for 'proj_fm' (command execution time mm:ss cpu = 00:01, real = 00:01).
@file(genus_fm.tcl) 211: write_design -base_name "$design(export_dir)/post_synth/$design(TOPLEVEL)" -innovus
Warning : This command will be obsolete in a next major release. [TUI-37]
        : Option '-innovus' is being obsoleted. Use 'write_db -common' for saving design databases to operate with other Cadence tools. Use 'write_design' in future releases for saving files for operations with non-Cadence tools.

(write_design): Writing Innovus content. Constraint interface is: 'mmmc2'
(write_design): Writing Genus content. Constraint interface is 'smsc'
Exporting design data for 'proj_fm' to /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm...
%# Begin write_design (08/11 13:34:48, mem=5419.26M)
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   write_design
No loop breaker instances found (cdn_loop_breaker).
File /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.mmmc.tcl has been written.
Finished SDC export (command execution time mm:ss (real) = 00:02).
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info: file /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.default_emulate_constraint_mode.sdc has been written
Info    : Innovus executable found. [INVS-8] [launch_innovus]
        : Using the Innovus executable specified by the user path (/apps/cadence/INNOVUS/21.15/tools/bin/innovus)
        : The specified Innovus executable will be used for the Innovus batch jobs.

Number of user defined NDR nets found: 0

Number of NDR nets found: 0
Number of nets with minimum layer assignments: 0

** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.invs_setup.tcl in an Innovus session.
** To load the database source /data/project/tsmc65/users/noaant/ws/Minhash/synthesis/workspace/../export/proj_fm/post_synth/proj_fm.genus_setup.tcl in an Genus(TM) Synthesis Solution session.
Finished exporting design data for 'proj_fm' (command execution time mm:ss cpu = 00:06, real = 00:11).
.
%# End write_design (08/11 13:34:59, total cpu=08:00:06, real=08:00:11, peak res=1328.40M, current mem=5423.26M)
@file(genus_fm.tcl) 212: write_hdl > $design(postsyn_netlist)
@file(genus_fm.tcl) 213: write_sdf > "$design(export_dir)/post_synth/$design(TOPLEVEL).sdf"
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
#@ End verbose source ../scripts/genus_fm.tcl
@genus:root: 2> 

Another Ctrl-C within 1 second will terminate the tool.
CURRENT RESOURCES: RT {elapsed: 580s, ST: 534s, FG: 534s, CPU: 4.9%}, MEM {curr: 5.3G, peak: 6.7G, phys curr: 1.3G, phys peak: 1.3G}, SYS {load: 1.4, cpu: 2, total: 7.5G, free: 3.5G}
Abnormal exit.
