
F427IIH_Saramander_Hero.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd24  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000740  0800bed8  0800bed8  0001bed8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c618  0800c618  000201fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c618  0800c618  0001c618  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c620  0800c620  000201fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c620  0800c620  0001c620  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c624  0800c624  0001c624  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001fc  20000000  0800c628  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000730  200001fc  0800c824  000201fc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000092c  0800c824  0002092c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201fc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022608  00000000  00000000  0002022c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004571  00000000  00000000  00042834  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00010d86  00000000  00000000  00046da5  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_aranges 00000f18  00000000  00000000  00057b30  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00002ba0  00000000  00000000  00058a48  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_macro  000265d3  00000000  00000000  0005b5e8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_line   0001243f  00000000  00000000  00081bbb  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .debug_str    000dd46f  00000000  00000000  00093ffa  2**0
                  CONTENTS, READONLY, DEBUGGING
 20 .comment      0000007b  00000000  00000000  00171469  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048f8  00000000  00000000  001714e4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001fc 	.word	0x200001fc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800bebc 	.word	0x0800bebc

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000200 	.word	0x20000200
 80001ec:	0800bebc 	.word	0x0800bebc

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003de:	f1a4 0401 	sub.w	r4, r4, #1
 80003e2:	d1e9      	bne.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b972 	b.w	8000f64 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9e08      	ldr	r6, [sp, #32]
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	4688      	mov	r8, r1
 8000ca2:	2b00      	cmp	r3, #0
 8000ca4:	d14b      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca6:	428a      	cmp	r2, r1
 8000ca8:	4615      	mov	r5, r2
 8000caa:	d967      	bls.n	8000d7c <__udivmoddi4+0xe4>
 8000cac:	fab2 f282 	clz	r2, r2
 8000cb0:	b14a      	cbz	r2, 8000cc6 <__udivmoddi4+0x2e>
 8000cb2:	f1c2 0720 	rsb	r7, r2, #32
 8000cb6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cba:	fa20 f707 	lsr.w	r7, r0, r7
 8000cbe:	4095      	lsls	r5, r2
 8000cc0:	ea47 0803 	orr.w	r8, r7, r3
 8000cc4:	4094      	lsls	r4, r2
 8000cc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cca:	0c23      	lsrs	r3, r4, #16
 8000ccc:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cd0:	fa1f fc85 	uxth.w	ip, r5
 8000cd4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cd8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cdc:	fb07 f10c 	mul.w	r1, r7, ip
 8000ce0:	4299      	cmp	r1, r3
 8000ce2:	d909      	bls.n	8000cf8 <__udivmoddi4+0x60>
 8000ce4:	18eb      	adds	r3, r5, r3
 8000ce6:	f107 30ff 	add.w	r0, r7, #4294967295
 8000cea:	f080 811b 	bcs.w	8000f24 <__udivmoddi4+0x28c>
 8000cee:	4299      	cmp	r1, r3
 8000cf0:	f240 8118 	bls.w	8000f24 <__udivmoddi4+0x28c>
 8000cf4:	3f02      	subs	r7, #2
 8000cf6:	442b      	add	r3, r5
 8000cf8:	1a5b      	subs	r3, r3, r1
 8000cfa:	b2a4      	uxth	r4, r4
 8000cfc:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d00:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d04:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d08:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0c:	45a4      	cmp	ip, r4
 8000d0e:	d909      	bls.n	8000d24 <__udivmoddi4+0x8c>
 8000d10:	192c      	adds	r4, r5, r4
 8000d12:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d16:	f080 8107 	bcs.w	8000f28 <__udivmoddi4+0x290>
 8000d1a:	45a4      	cmp	ip, r4
 8000d1c:	f240 8104 	bls.w	8000f28 <__udivmoddi4+0x290>
 8000d20:	3802      	subs	r0, #2
 8000d22:	442c      	add	r4, r5
 8000d24:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d28:	eba4 040c 	sub.w	r4, r4, ip
 8000d2c:	2700      	movs	r7, #0
 8000d2e:	b11e      	cbz	r6, 8000d38 <__udivmoddi4+0xa0>
 8000d30:	40d4      	lsrs	r4, r2
 8000d32:	2300      	movs	r3, #0
 8000d34:	e9c6 4300 	strd	r4, r3, [r6]
 8000d38:	4639      	mov	r1, r7
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d909      	bls.n	8000d56 <__udivmoddi4+0xbe>
 8000d42:	2e00      	cmp	r6, #0
 8000d44:	f000 80eb 	beq.w	8000f1e <__udivmoddi4+0x286>
 8000d48:	2700      	movs	r7, #0
 8000d4a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d4e:	4638      	mov	r0, r7
 8000d50:	4639      	mov	r1, r7
 8000d52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d56:	fab3 f783 	clz	r7, r3
 8000d5a:	2f00      	cmp	r7, #0
 8000d5c:	d147      	bne.n	8000dee <__udivmoddi4+0x156>
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d302      	bcc.n	8000d68 <__udivmoddi4+0xd0>
 8000d62:	4282      	cmp	r2, r0
 8000d64:	f200 80fa 	bhi.w	8000f5c <__udivmoddi4+0x2c4>
 8000d68:	1a84      	subs	r4, r0, r2
 8000d6a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d6e:	2001      	movs	r0, #1
 8000d70:	4698      	mov	r8, r3
 8000d72:	2e00      	cmp	r6, #0
 8000d74:	d0e0      	beq.n	8000d38 <__udivmoddi4+0xa0>
 8000d76:	e9c6 4800 	strd	r4, r8, [r6]
 8000d7a:	e7dd      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000d7c:	b902      	cbnz	r2, 8000d80 <__udivmoddi4+0xe8>
 8000d7e:	deff      	udf	#255	; 0xff
 8000d80:	fab2 f282 	clz	r2, r2
 8000d84:	2a00      	cmp	r2, #0
 8000d86:	f040 808f 	bne.w	8000ea8 <__udivmoddi4+0x210>
 8000d8a:	1b49      	subs	r1, r1, r5
 8000d8c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d90:	fa1f f885 	uxth.w	r8, r5
 8000d94:	2701      	movs	r7, #1
 8000d96:	fbb1 fcfe 	udiv	ip, r1, lr
 8000d9a:	0c23      	lsrs	r3, r4, #16
 8000d9c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000da0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da4:	fb08 f10c 	mul.w	r1, r8, ip
 8000da8:	4299      	cmp	r1, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x124>
 8000dac:	18eb      	adds	r3, r5, r3
 8000dae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x122>
 8000db4:	4299      	cmp	r1, r3
 8000db6:	f200 80cd 	bhi.w	8000f54 <__udivmoddi4+0x2bc>
 8000dba:	4684      	mov	ip, r0
 8000dbc:	1a59      	subs	r1, r3, r1
 8000dbe:	b2a3      	uxth	r3, r4
 8000dc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000dc4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000dc8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dcc:	fb08 f800 	mul.w	r8, r8, r0
 8000dd0:	45a0      	cmp	r8, r4
 8000dd2:	d907      	bls.n	8000de4 <__udivmoddi4+0x14c>
 8000dd4:	192c      	adds	r4, r5, r4
 8000dd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dda:	d202      	bcs.n	8000de2 <__udivmoddi4+0x14a>
 8000ddc:	45a0      	cmp	r8, r4
 8000dde:	f200 80b6 	bhi.w	8000f4e <__udivmoddi4+0x2b6>
 8000de2:	4618      	mov	r0, r3
 8000de4:	eba4 0408 	sub.w	r4, r4, r8
 8000de8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000dec:	e79f      	b.n	8000d2e <__udivmoddi4+0x96>
 8000dee:	f1c7 0c20 	rsb	ip, r7, #32
 8000df2:	40bb      	lsls	r3, r7
 8000df4:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000df8:	ea4e 0e03 	orr.w	lr, lr, r3
 8000dfc:	fa01 f407 	lsl.w	r4, r1, r7
 8000e00:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e04:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e08:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e0c:	4325      	orrs	r5, r4
 8000e0e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e12:	0c2c      	lsrs	r4, r5, #16
 8000e14:	fb08 3319 	mls	r3, r8, r9, r3
 8000e18:	fa1f fa8e 	uxth.w	sl, lr
 8000e1c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e20:	fb09 f40a 	mul.w	r4, r9, sl
 8000e24:	429c      	cmp	r4, r3
 8000e26:	fa02 f207 	lsl.w	r2, r2, r7
 8000e2a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e2e:	d90b      	bls.n	8000e48 <__udivmoddi4+0x1b0>
 8000e30:	eb1e 0303 	adds.w	r3, lr, r3
 8000e34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e38:	f080 8087 	bcs.w	8000f4a <__udivmoddi4+0x2b2>
 8000e3c:	429c      	cmp	r4, r3
 8000e3e:	f240 8084 	bls.w	8000f4a <__udivmoddi4+0x2b2>
 8000e42:	f1a9 0902 	sub.w	r9, r9, #2
 8000e46:	4473      	add	r3, lr
 8000e48:	1b1b      	subs	r3, r3, r4
 8000e4a:	b2ad      	uxth	r5, r5
 8000e4c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e50:	fb08 3310 	mls	r3, r8, r0, r3
 8000e54:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e58:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e5c:	45a2      	cmp	sl, r4
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x1da>
 8000e60:	eb1e 0404 	adds.w	r4, lr, r4
 8000e64:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e68:	d26b      	bcs.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6a:	45a2      	cmp	sl, r4
 8000e6c:	d969      	bls.n	8000f42 <__udivmoddi4+0x2aa>
 8000e6e:	3802      	subs	r0, #2
 8000e70:	4474      	add	r4, lr
 8000e72:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e76:	fba0 8902 	umull	r8, r9, r0, r2
 8000e7a:	eba4 040a 	sub.w	r4, r4, sl
 8000e7e:	454c      	cmp	r4, r9
 8000e80:	46c2      	mov	sl, r8
 8000e82:	464b      	mov	r3, r9
 8000e84:	d354      	bcc.n	8000f30 <__udivmoddi4+0x298>
 8000e86:	d051      	beq.n	8000f2c <__udivmoddi4+0x294>
 8000e88:	2e00      	cmp	r6, #0
 8000e8a:	d069      	beq.n	8000f60 <__udivmoddi4+0x2c8>
 8000e8c:	ebb1 050a 	subs.w	r5, r1, sl
 8000e90:	eb64 0403 	sbc.w	r4, r4, r3
 8000e94:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000e98:	40fd      	lsrs	r5, r7
 8000e9a:	40fc      	lsrs	r4, r7
 8000e9c:	ea4c 0505 	orr.w	r5, ip, r5
 8000ea0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ea4:	2700      	movs	r7, #0
 8000ea6:	e747      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000ea8:	f1c2 0320 	rsb	r3, r2, #32
 8000eac:	fa20 f703 	lsr.w	r7, r0, r3
 8000eb0:	4095      	lsls	r5, r2
 8000eb2:	fa01 f002 	lsl.w	r0, r1, r2
 8000eb6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eba:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ebe:	4338      	orrs	r0, r7
 8000ec0:	0c01      	lsrs	r1, r0, #16
 8000ec2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ec6:	fa1f f885 	uxth.w	r8, r5
 8000eca:	fb0e 3317 	mls	r3, lr, r7, r3
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb07 f308 	mul.w	r3, r7, r8
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	fa04 f402 	lsl.w	r4, r4, r2
 8000edc:	d907      	bls.n	8000eee <__udivmoddi4+0x256>
 8000ede:	1869      	adds	r1, r5, r1
 8000ee0:	f107 3cff 	add.w	ip, r7, #4294967295
 8000ee4:	d22f      	bcs.n	8000f46 <__udivmoddi4+0x2ae>
 8000ee6:	428b      	cmp	r3, r1
 8000ee8:	d92d      	bls.n	8000f46 <__udivmoddi4+0x2ae>
 8000eea:	3f02      	subs	r7, #2
 8000eec:	4429      	add	r1, r5
 8000eee:	1acb      	subs	r3, r1, r3
 8000ef0:	b281      	uxth	r1, r0
 8000ef2:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ef6:	fb0e 3310 	mls	r3, lr, r0, r3
 8000efa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000efe:	fb00 f308 	mul.w	r3, r0, r8
 8000f02:	428b      	cmp	r3, r1
 8000f04:	d907      	bls.n	8000f16 <__udivmoddi4+0x27e>
 8000f06:	1869      	adds	r1, r5, r1
 8000f08:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f0c:	d217      	bcs.n	8000f3e <__udivmoddi4+0x2a6>
 8000f0e:	428b      	cmp	r3, r1
 8000f10:	d915      	bls.n	8000f3e <__udivmoddi4+0x2a6>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4429      	add	r1, r5
 8000f16:	1ac9      	subs	r1, r1, r3
 8000f18:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f1c:	e73b      	b.n	8000d96 <__udivmoddi4+0xfe>
 8000f1e:	4637      	mov	r7, r6
 8000f20:	4630      	mov	r0, r6
 8000f22:	e709      	b.n	8000d38 <__udivmoddi4+0xa0>
 8000f24:	4607      	mov	r7, r0
 8000f26:	e6e7      	b.n	8000cf8 <__udivmoddi4+0x60>
 8000f28:	4618      	mov	r0, r3
 8000f2a:	e6fb      	b.n	8000d24 <__udivmoddi4+0x8c>
 8000f2c:	4541      	cmp	r1, r8
 8000f2e:	d2ab      	bcs.n	8000e88 <__udivmoddi4+0x1f0>
 8000f30:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f34:	eb69 020e 	sbc.w	r2, r9, lr
 8000f38:	3801      	subs	r0, #1
 8000f3a:	4613      	mov	r3, r2
 8000f3c:	e7a4      	b.n	8000e88 <__udivmoddi4+0x1f0>
 8000f3e:	4660      	mov	r0, ip
 8000f40:	e7e9      	b.n	8000f16 <__udivmoddi4+0x27e>
 8000f42:	4618      	mov	r0, r3
 8000f44:	e795      	b.n	8000e72 <__udivmoddi4+0x1da>
 8000f46:	4667      	mov	r7, ip
 8000f48:	e7d1      	b.n	8000eee <__udivmoddi4+0x256>
 8000f4a:	4681      	mov	r9, r0
 8000f4c:	e77c      	b.n	8000e48 <__udivmoddi4+0x1b0>
 8000f4e:	3802      	subs	r0, #2
 8000f50:	442c      	add	r4, r5
 8000f52:	e747      	b.n	8000de4 <__udivmoddi4+0x14c>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	442b      	add	r3, r5
 8000f5a:	e72f      	b.n	8000dbc <__udivmoddi4+0x124>
 8000f5c:	4638      	mov	r0, r7
 8000f5e:	e708      	b.n	8000d72 <__udivmoddi4+0xda>
 8000f60:	4637      	mov	r7, r6
 8000f62:	e6e9      	b.n	8000d38 <__udivmoddi4+0xa0>

08000f64 <__aeabi_idiv0>:
 8000f64:	4770      	bx	lr
 8000f66:	bf00      	nop

08000f68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f68:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f6a:	4a0e      	ldr	r2, [pc, #56]	; (8000fa4 <HAL_InitTick+0x3c>)
 8000f6c:	4b0e      	ldr	r3, [pc, #56]	; (8000fa8 <HAL_InitTick+0x40>)
 8000f6e:	7812      	ldrb	r2, [r2, #0]
 8000f70:	681b      	ldr	r3, [r3, #0]
{
 8000f72:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000f74:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000f78:	fbb0 f0f2 	udiv	r0, r0, r2
 8000f7c:	fbb3 f0f0 	udiv	r0, r3, r0
 8000f80:	f000 fc0a 	bl	8001798 <HAL_SYSTICK_Config>
 8000f84:	b908      	cbnz	r0, 8000f8a <HAL_InitTick+0x22>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f86:	2d0f      	cmp	r5, #15
 8000f88:	d901      	bls.n	8000f8e <HAL_InitTick+0x26>
    return HAL_ERROR;
 8000f8a:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000f8c:	bd38      	pop	{r3, r4, r5, pc}
 8000f8e:	4604      	mov	r4, r0
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f90:	4602      	mov	r2, r0
 8000f92:	4629      	mov	r1, r5
 8000f94:	f04f 30ff 	mov.w	r0, #4294967295
 8000f98:	f000 fbba 	bl	8001710 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000f9c:	4b03      	ldr	r3, [pc, #12]	; (8000fac <HAL_InitTick+0x44>)
 8000f9e:	4620      	mov	r0, r4
 8000fa0:	601d      	str	r5, [r3, #0]
}
 8000fa2:	bd38      	pop	{r3, r4, r5, pc}
 8000fa4:	20000000 	.word	0x20000000
 8000fa8:	20000024 	.word	0x20000024
 8000fac:	20000004 	.word	0x20000004

08000fb0 <HAL_Init>:
{
 8000fb0:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000fb2:	4b0b      	ldr	r3, [pc, #44]	; (8000fe0 <HAL_Init+0x30>)
 8000fb4:	681a      	ldr	r2, [r3, #0]
 8000fb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000fba:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000fbc:	681a      	ldr	r2, [r3, #0]
 8000fbe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000fc2:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000fc4:	681a      	ldr	r2, [r3, #0]
 8000fc6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000fca:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000fcc:	2003      	movs	r0, #3
 8000fce:	f000 fb8d 	bl	80016ec <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000fd2:	2000      	movs	r0, #0
 8000fd4:	f7ff ffc8 	bl	8000f68 <HAL_InitTick>
  HAL_MspInit();
 8000fd8:	f005 fc6c 	bl	80068b4 <HAL_MspInit>
}
 8000fdc:	2000      	movs	r0, #0
 8000fde:	bd08      	pop	{r3, pc}
 8000fe0:	40023c00 	.word	0x40023c00

08000fe4 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000fe4:	4a03      	ldr	r2, [pc, #12]	; (8000ff4 <HAL_IncTick+0x10>)
 8000fe6:	4b04      	ldr	r3, [pc, #16]	; (8000ff8 <HAL_IncTick+0x14>)
 8000fe8:	6811      	ldr	r1, [r2, #0]
 8000fea:	781b      	ldrb	r3, [r3, #0]
 8000fec:	440b      	add	r3, r1
 8000fee:	6013      	str	r3, [r2, #0]
}
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop
 8000ff4:	200002d4 	.word	0x200002d4
 8000ff8:	20000000 	.word	0x20000000

08000ffc <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000ffc:	4b01      	ldr	r3, [pc, #4]	; (8001004 <HAL_GetTick+0x8>)
 8000ffe:	6818      	ldr	r0, [r3, #0]
}
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop
 8001004:	200002d4 	.word	0x200002d4

08001008 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001008:	b538      	push	{r3, r4, r5, lr}
 800100a:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 800100c:	f7ff fff6 	bl	8000ffc <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001010:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 8001012:	4605      	mov	r5, r0
  if (wait < HAL_MAX_DELAY)
 8001014:	d002      	beq.n	800101c <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 8001016:	4b04      	ldr	r3, [pc, #16]	; (8001028 <HAL_Delay+0x20>)
 8001018:	781b      	ldrb	r3, [r3, #0]
 800101a:	441c      	add	r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 800101c:	f7ff ffee 	bl	8000ffc <HAL_GetTick>
 8001020:	1b40      	subs	r0, r0, r5
 8001022:	42a0      	cmp	r0, r4
 8001024:	d3fa      	bcc.n	800101c <HAL_Delay+0x14>
  {
  }
}
 8001026:	bd38      	pop	{r3, r4, r5, pc}
 8001028:	20000000 	.word	0x20000000

0800102c <HAL_CAN_Init>:
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800102c:	2800      	cmp	r0, #0
 800102e:	d07c      	beq.n	800112a <HAL_CAN_Init+0xfe>
{
 8001030:	b538      	push	{r3, r4, r5, lr}
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8001032:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001036:	4604      	mov	r4, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d073      	beq.n	8001124 <HAL_CAN_Init+0xf8>
    HAL_CAN_MspInit(hcan);
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 800103c:	6822      	ldr	r2, [r4, #0]
 800103e:	6813      	ldr	r3, [r2, #0]
 8001040:	f023 0302 	bic.w	r3, r3, #2
 8001044:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001046:	f7ff ffd9 	bl	8000ffc <HAL_GetTick>
 800104a:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800104c:	e004      	b.n	8001058 <HAL_CAN_Init+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800104e:	f7ff ffd5 	bl	8000ffc <HAL_GetTick>
 8001052:	1b40      	subs	r0, r0, r5
 8001054:	280a      	cmp	r0, #10
 8001056:	d85c      	bhi.n	8001112 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001058:	6823      	ldr	r3, [r4, #0]
 800105a:	685a      	ldr	r2, [r3, #4]
 800105c:	0791      	lsls	r1, r2, #30
 800105e:	d4f6      	bmi.n	800104e <HAL_CAN_Init+0x22>
      return HAL_ERROR;
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001060:	681a      	ldr	r2, [r3, #0]
 8001062:	f042 0201 	orr.w	r2, r2, #1
 8001066:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001068:	f7ff ffc8 	bl	8000ffc <HAL_GetTick>
 800106c:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800106e:	e004      	b.n	800107a <HAL_CAN_Init+0x4e>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001070:	f7ff ffc4 	bl	8000ffc <HAL_GetTick>
 8001074:	1b40      	subs	r0, r0, r5
 8001076:	280a      	cmp	r0, #10
 8001078:	d84b      	bhi.n	8001112 <HAL_CAN_Init+0xe6>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800107a:	6823      	ldr	r3, [r4, #0]
 800107c:	685a      	ldr	r2, [r3, #4]
 800107e:	07d2      	lsls	r2, r2, #31
 8001080:	d5f6      	bpl.n	8001070 <HAL_CAN_Init+0x44>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001082:	7e22      	ldrb	r2, [r4, #24]
 8001084:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001086:	681a      	ldr	r2, [r3, #0]
 8001088:	bf0c      	ite	eq
 800108a:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800108e:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 8001092:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001094:	7e62      	ldrb	r2, [r4, #25]
 8001096:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001098:	681a      	ldr	r2, [r3, #0]
 800109a:	bf0c      	ite	eq
 800109c:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010a0:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 80010a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010a6:	7ea2      	ldrb	r2, [r4, #26]
 80010a8:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	bf0c      	ite	eq
 80010ae:	f042 0220 	orreq.w	r2, r2, #32
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010b2:	f022 0220 	bicne.w	r2, r2, #32
 80010b6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80010b8:	7ee2      	ldrb	r2, [r4, #27]
 80010ba:	2a01      	cmp	r2, #1
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010bc:	681a      	ldr	r2, [r3, #0]
 80010be:	bf0c      	ite	eq
 80010c0:	f022 0210 	biceq.w	r2, r2, #16
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80010c4:	f042 0210 	orrne.w	r2, r2, #16
 80010c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010ca:	7f22      	ldrb	r2, [r4, #28]
 80010cc:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	bf0c      	ite	eq
 80010d2:	f042 0208 	orreq.w	r2, r2, #8
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010d6:	f022 0208 	bicne.w	r2, r2, #8
 80010da:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010dc:	7f62      	ldrb	r2, [r4, #29]
 80010de:	2a01      	cmp	r2, #1
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	bf0c      	ite	eq
 80010e4:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e8:	f022 0204 	bicne.w	r2, r2, #4
 80010ec:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010ee:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 80010f2:	e9d4 5004 	ldrd	r5, r0, [r4, #16]
 80010f6:	430a      	orrs	r2, r1
 80010f8:	6861      	ldr	r1, [r4, #4]
 80010fa:	432a      	orrs	r2, r5
 80010fc:	4302      	orrs	r2, r0
 80010fe:	3901      	subs	r1, #1
 8001100:	430a      	orrs	r2, r1

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001102:	2501      	movs	r5, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001104:	2100      	movs	r1, #0
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001106:	61da      	str	r2, [r3, #28]

  /* Return function status */
  return HAL_OK;
 8001108:	4608      	mov	r0, r1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800110a:	6261      	str	r1, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 800110c:	f884 5020 	strb.w	r5, [r4, #32]
}
 8001110:	bd38      	pop	{r3, r4, r5, pc}
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001112:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 8001114:	2205      	movs	r2, #5
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001116:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111a:	6263      	str	r3, [r4, #36]	; 0x24
      return HAL_ERROR;
 800111c:	2001      	movs	r0, #1
      hcan->State = HAL_CAN_STATE_ERROR;
 800111e:	f884 2020 	strb.w	r2, [r4, #32]
}
 8001122:	bd38      	pop	{r3, r4, r5, pc}
    HAL_CAN_MspInit(hcan);
 8001124:	f003 f8f2 	bl	800430c <HAL_CAN_MspInit>
 8001128:	e788      	b.n	800103c <HAL_CAN_Init+0x10>
    return HAL_ERROR;
 800112a:	2001      	movs	r0, #1
}
 800112c:	4770      	bx	lr
 800112e:	bf00      	nop

08001130 <HAL_CAN_ConfigFilter>:
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001130:	f890 3020 	ldrb.w	r3, [r0, #32]

  if ((state == HAL_CAN_STATE_READY) ||
 8001134:	3b01      	subs	r3, #1
 8001136:	2b01      	cmp	r3, #1
 8001138:	d905      	bls.n	8001146 <HAL_CAN_ConfigFilter+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800113a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800113c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001140:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 8001142:	2001      	movs	r0, #1
  }
}
 8001144:	4770      	bx	lr
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001146:	4b3c      	ldr	r3, [pc, #240]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 8001148:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800114c:	f042 0201 	orr.w	r2, r2, #1
{
 8001150:	b4f0      	push	{r4, r5, r6, r7}
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001152:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 8001156:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 800115a:	f422 527c 	bic.w	r2, r2, #16128	; 0x3f00
 800115e:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 8001162:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 8001166:	6a48      	ldr	r0, [r1, #36]	; 0x24
 8001168:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 800116c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001170:	694a      	ldr	r2, [r1, #20]
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001172:	f8d3 521c 	ldr.w	r5, [r3, #540]	; 0x21c
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001176:	2401      	movs	r4, #1
 8001178:	f002 001f 	and.w	r0, r2, #31
 800117c:	fa04 f000 	lsl.w	r0, r4, r0
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001180:	43c4      	mvns	r4, r0
 8001182:	4025      	ands	r5, r4
 8001184:	f8c3 521c 	str.w	r5, [r3, #540]	; 0x21c
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8001188:	69cd      	ldr	r5, [r1, #28]
 800118a:	2d00      	cmp	r5, #0
 800118c:	d03a      	beq.n	8001204 <HAL_CAN_ConfigFilter+0xd4>
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800118e:	2d01      	cmp	r5, #1
 8001190:	d115      	bne.n	80011be <HAL_CAN_ConfigFilter+0x8e>
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8001192:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001196:	4305      	orrs	r5, r0
 8001198:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800119c:	00d2      	lsls	r2, r2, #3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800119e:	680f      	ldr	r7, [r1, #0]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80011a0:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011a2:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80011a4:	898b      	ldrh	r3, [r1, #12]
 80011a6:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 80011aa:	f502 42c8 	add.w	r2, r2, #25600	; 0x6400
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80011ae:	ea45 4507 	orr.w	r5, r5, r7, lsl #16
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80011b2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80011b6:	f8c2 5240 	str.w	r5, [r2, #576]	; 0x240
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80011ba:	f8c2 3244 	str.w	r3, [r2, #580]	; 0x244
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011be:	698b      	ldr	r3, [r1, #24]
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011c0:	4a1d      	ldr	r2, [pc, #116]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80011c2:	bb9b      	cbnz	r3, 800122c <HAL_CAN_ConfigFilter+0xfc>
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80011c4:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 80011c8:	4023      	ands	r3, r4
 80011ca:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80011ce:	690b      	ldr	r3, [r1, #16]
 80011d0:	bb2b      	cbnz	r3, 800121e <HAL_CAN_ConfigFilter+0xee>
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80011d2:	4b19      	ldr	r3, [pc, #100]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 80011d4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80011d8:	4014      	ands	r4, r2
 80011da:	f8c3 4214 	str.w	r4, [r3, #532]	; 0x214
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80011de:	6a0b      	ldr	r3, [r1, #32]
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d105      	bne.n	80011f0 <HAL_CAN_ConfigFilter+0xc0>
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80011e4:	4a14      	ldr	r2, [pc, #80]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 80011e6:	f8d2 321c 	ldr.w	r3, [r2, #540]	; 0x21c
 80011ea:	4318      	orrs	r0, r3
 80011ec:	f8c2 021c 	str.w	r0, [r2, #540]	; 0x21c
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011f0:	4a11      	ldr	r2, [pc, #68]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 80011f2:	f8d2 3200 	ldr.w	r3, [r2, #512]	; 0x200
 80011f6:	f023 0301 	bic.w	r3, r3, #1
    return HAL_OK;
 80011fa:	2000      	movs	r0, #0
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80011fc:	f8c2 3200 	str.w	r3, [r2, #512]	; 0x200
}
 8001200:	bcf0      	pop	{r4, r5, r6, r7}
 8001202:	4770      	bx	lr
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001204:	f8d3 520c 	ldr.w	r5, [r3, #524]	; 0x20c
 8001208:	4025      	ands	r5, r4
 800120a:	f8c3 520c 	str.w	r5, [r3, #524]	; 0x20c
 800120e:	00d2      	lsls	r2, r2, #3
 8001210:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001214:	68cf      	ldr	r7, [r1, #12]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001216:	888d      	ldrh	r5, [r1, #4]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001218:	688e      	ldr	r6, [r1, #8]
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800121a:	880b      	ldrh	r3, [r1, #0]
 800121c:	e7c5      	b.n	80011aa <HAL_CAN_ConfigFilter+0x7a>
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800121e:	4a06      	ldr	r2, [pc, #24]	; (8001238 <HAL_CAN_ConfigFilter+0x108>)
 8001220:	f8d2 3214 	ldr.w	r3, [r2, #532]	; 0x214
 8001224:	4303      	orrs	r3, r0
 8001226:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214
 800122a:	e7d8      	b.n	80011de <HAL_CAN_ConfigFilter+0xae>
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 800122c:	f8d2 3204 	ldr.w	r3, [r2, #516]	; 0x204
 8001230:	4303      	orrs	r3, r0
 8001232:	f8c2 3204 	str.w	r3, [r2, #516]	; 0x204
 8001236:	e7ca      	b.n	80011ce <HAL_CAN_ConfigFilter+0x9e>
 8001238:	40006400 	.word	0x40006400

0800123c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800123c:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800123e:	f890 3020 	ldrb.w	r3, [r0, #32]
 8001242:	2b01      	cmp	r3, #1
 8001244:	d005      	beq.n	8001252 <HAL_CAN_Start+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001246:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001248:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800124c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800124e:	2001      	movs	r0, #1
  }
}
 8001250:	bd38      	pop	{r3, r4, r5, pc}
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8001252:	6802      	ldr	r2, [r0, #0]
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001254:	2302      	movs	r3, #2
 8001256:	f880 3020 	strb.w	r3, [r0, #32]
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800125a:	6813      	ldr	r3, [r2, #0]
 800125c:	f023 0301 	bic.w	r3, r3, #1
 8001260:	6013      	str	r3, [r2, #0]
 8001262:	4604      	mov	r4, r0
    tickstart = HAL_GetTick();
 8001264:	f7ff feca 	bl	8000ffc <HAL_GetTick>
 8001268:	4605      	mov	r5, r0
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800126a:	e004      	b.n	8001276 <HAL_CAN_Start+0x3a>
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800126c:	f7ff fec6 	bl	8000ffc <HAL_GetTick>
 8001270:	1b40      	subs	r0, r0, r5
 8001272:	280a      	cmp	r0, #10
 8001274:	d807      	bhi.n	8001286 <HAL_CAN_Start+0x4a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001276:	6823      	ldr	r3, [r4, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f013 0301 	ands.w	r3, r3, #1
 800127e:	d1f5      	bne.n	800126c <HAL_CAN_Start+0x30>
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001280:	6263      	str	r3, [r4, #36]	; 0x24
    return HAL_OK;
 8001282:	4618      	mov	r0, r3
}
 8001284:	bd38      	pop	{r3, r4, r5, pc}
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001286:	6a63      	ldr	r3, [r4, #36]	; 0x24
        hcan->State = HAL_CAN_STATE_ERROR;
 8001288:	2205      	movs	r2, #5
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800128a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800128e:	6263      	str	r3, [r4, #36]	; 0x24
        return HAL_ERROR;
 8001290:	2001      	movs	r0, #1
        hcan->State = HAL_CAN_STATE_ERROR;
 8001292:	f884 2020 	strb.w	r2, [r4, #32]
}
 8001296:	bd38      	pop	{r3, r4, r5, pc}

08001298 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001298:	b470      	push	{r4, r5, r6}
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800129a:	f890 4020 	ldrb.w	r4, [r0, #32]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800129e:	6805      	ldr	r5, [r0, #0]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80012a0:	3c01      	subs	r4, #1
 80012a2:	2c01      	cmp	r4, #1
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80012a4:	68ae      	ldr	r6, [r5, #8]
  if ((state == HAL_CAN_STATE_READY) ||
 80012a6:	d906      	bls.n	80012b6 <HAL_CAN_AddTxMessage+0x1e>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80012a8:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80012aa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80012ae:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 80012b0:	2001      	movs	r0, #1
  }
}
 80012b2:	bc70      	pop	{r4, r5, r6}
 80012b4:	4770      	bx	lr
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80012b6:	f016 5fe0 	tst.w	r6, #469762048	; 0x1c000000
 80012ba:	d02e      	beq.n	800131a <HAL_CAN_AddTxMessage+0x82>
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80012bc:	f3c6 6601 	ubfx	r6, r6, #24, #2
      if (transmitmailbox > 2U)
 80012c0:	2e03      	cmp	r6, #3
 80012c2:	d031      	beq.n	8001328 <HAL_CAN_AddTxMessage+0x90>
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80012c4:	2001      	movs	r0, #1
 80012c6:	40b0      	lsls	r0, r6
 80012c8:	6018      	str	r0, [r3, #0]
      if (pHeader->IDE == CAN_ID_STD)
 80012ca:	688b      	ldr	r3, [r1, #8]
 80012cc:	bb93      	cbnz	r3, 8001334 <HAL_CAN_AddTxMessage+0x9c>
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80012ce:	680c      	ldr	r4, [r1, #0]
 80012d0:	68c8      	ldr	r0, [r1, #12]
 80012d2:	f106 0318 	add.w	r3, r6, #24
 80012d6:	011b      	lsls	r3, r3, #4
 80012d8:	ea40 5044 	orr.w	r0, r0, r4, lsl #21
 80012dc:	50e8      	str	r0, [r5, r3]
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012de:	7d08      	ldrb	r0, [r1, #20]
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012e0:	6909      	ldr	r1, [r1, #16]
 80012e2:	0136      	lsls	r6, r6, #4
 80012e4:	19ab      	adds	r3, r5, r6
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012e6:	2801      	cmp	r0, #1
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 80012e8:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      if (pHeader->TransmitGlobalTime == ENABLE)
 80012ec:	d105      	bne.n	80012fa <HAL_CAN_AddTxMessage+0x62>
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 80012ee:	f8d3 1184 	ldr.w	r1, [r3, #388]	; 0x184
 80012f2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80012f6:	f8c3 1184 	str.w	r1, [r3, #388]	; 0x184
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80012fa:	4435      	add	r5, r6
 80012fc:	6851      	ldr	r1, [r2, #4]
 80012fe:	f8c5 118c 	str.w	r1, [r5, #396]	; 0x18c
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8001302:	6812      	ldr	r2, [r2, #0]
 8001304:	f8c5 2188 	str.w	r2, [r5, #392]	; 0x188
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001308:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 800130c:	f042 0201 	orr.w	r2, r2, #1
      return HAL_OK;
 8001310:	2000      	movs	r0, #0
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8001312:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
 8001316:	bc70      	pop	{r4, r5, r6}
 8001318:	4770      	bx	lr
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800131a:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800131c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001320:	6243      	str	r3, [r0, #36]	; 0x24
}
 8001322:	bc70      	pop	{r4, r5, r6}
      return HAL_ERROR;
 8001324:	2001      	movs	r0, #1
}
 8001326:	4770      	bx	lr
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8001328:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800132a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800132e:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 8001330:	2001      	movs	r0, #1
 8001332:	e7be      	b.n	80012b2 <HAL_CAN_AddTxMessage+0x1a>
                                                           pHeader->IDE |
 8001334:	68c8      	ldr	r0, [r1, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001336:	684c      	ldr	r4, [r1, #4]
                                                           pHeader->IDE |
 8001338:	4303      	orrs	r3, r0
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800133a:	f106 0018 	add.w	r0, r6, #24
 800133e:	0100      	lsls	r0, r0, #4
                                                           pHeader->IDE |
 8001340:	ea43 03c4 	orr.w	r3, r3, r4, lsl #3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001344:	502b      	str	r3, [r5, r0]
 8001346:	e7ca      	b.n	80012de <HAL_CAN_AddTxMessage+0x46>

08001348 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8001348:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  HAL_CAN_StateTypeDef state = hcan->State;
 800134c:	f890 4020 	ldrb.w	r4, [r0, #32]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001350:	3c01      	subs	r4, #1
 8001352:	2c01      	cmp	r4, #1
 8001354:	d906      	bls.n	8001364 <HAL_CAN_GetRxMessage+0x1c>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001356:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001358:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800135c:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800135e:	2001      	movs	r0, #1
  }
}
 8001360:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001364:	6805      	ldr	r5, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001366:	2900      	cmp	r1, #0
 8001368:	d058      	beq.n	800141c <HAL_CAN_GetRxMessage+0xd4>
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800136a:	692c      	ldr	r4, [r5, #16]
 800136c:	07a4      	lsls	r4, r4, #30
 800136e:	d058      	beq.n	8001422 <HAL_CAN_GetRxMessage+0xda>
 8001370:	010c      	lsls	r4, r1, #4
 8001372:	192e      	adds	r6, r5, r4
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001374:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001378:	f007 0704 	and.w	r7, r7, #4
 800137c:	6097      	str	r7, [r2, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800137e:	2f00      	cmp	r7, #0
 8001380:	d15c      	bne.n	800143c <HAL_CAN_GetRxMessage+0xf4>
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001382:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001386:	0d7f      	lsrs	r7, r7, #21
 8001388:	6017      	str	r7, [r2, #0]
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800138a:	f8d6 e1b0 	ldr.w	lr, [r6, #432]	; 0x1b0
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 800138e:	f8d6 c1b4 	ldr.w	ip, [r6, #436]	; 0x1b4
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8001392:	f8d6 71b4 	ldr.w	r7, [r6, #436]	; 0x1b4
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8001396:	f8d6 61b4 	ldr.w	r6, [r6, #436]	; 0x1b4
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 800139a:	4425      	add	r5, r4
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_RTR_Pos;
 800139c:	f3ce 0e40 	ubfx	lr, lr, #1, #1
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013a0:	f8d5 81b8 	ldr.w	r8, [r5, #440]	; 0x1b8
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80013a4:	f3c7 2707 	ubfx	r7, r7, #8, #8
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013a8:	f00c 050f 	and.w	r5, ip, #15
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013ac:	0c36      	lsrs	r6, r6, #16
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80013ae:	e9c2 e503 	strd	lr, r5, [r2, #12]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80013b2:	e9c2 6705 	strd	r6, r7, [r2, #20]
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80013b6:	f883 8000 	strb.w	r8, [r3]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80013ba:	6802      	ldr	r2, [r0, #0]
 80013bc:	4422      	add	r2, r4
 80013be:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80013c2:	0a12      	lsrs	r2, r2, #8
 80013c4:	705a      	strb	r2, [r3, #1]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80013c6:	6802      	ldr	r2, [r0, #0]
 80013c8:	4422      	add	r2, r4
 80013ca:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80013ce:	0c12      	lsrs	r2, r2, #16
 80013d0:	709a      	strb	r2, [r3, #2]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 80013d2:	6802      	ldr	r2, [r0, #0]
 80013d4:	4422      	add	r2, r4
 80013d6:	f8d2 21b8 	ldr.w	r2, [r2, #440]	; 0x1b8
 80013da:	0e12      	lsrs	r2, r2, #24
 80013dc:	70da      	strb	r2, [r3, #3]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 80013de:	6802      	ldr	r2, [r0, #0]
 80013e0:	4422      	add	r2, r4
 80013e2:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013e6:	711a      	strb	r2, [r3, #4]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 80013e8:	6802      	ldr	r2, [r0, #0]
 80013ea:	4422      	add	r2, r4
 80013ec:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013f0:	0a12      	lsrs	r2, r2, #8
 80013f2:	715a      	strb	r2, [r3, #5]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80013f4:	6802      	ldr	r2, [r0, #0]
 80013f6:	4422      	add	r2, r4
 80013f8:	f8d2 21bc 	ldr.w	r2, [r2, #444]	; 0x1bc
 80013fc:	0c12      	lsrs	r2, r2, #16
 80013fe:	719a      	strb	r2, [r3, #6]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8001400:	6802      	ldr	r2, [r0, #0]
 8001402:	4414      	add	r4, r2
 8001404:	f8d4 21bc 	ldr.w	r2, [r4, #444]	; 0x1bc
 8001408:	0e12      	lsrs	r2, r2, #24
 800140a:	71da      	strb	r2, [r3, #7]
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800140c:	6802      	ldr	r2, [r0, #0]
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800140e:	b979      	cbnz	r1, 8001430 <HAL_CAN_GetRxMessage+0xe8>
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001410:	68d3      	ldr	r3, [r2, #12]
 8001412:	f043 0320 	orr.w	r3, r3, #32
    return HAL_OK;
 8001416:	4608      	mov	r0, r1
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8001418:	60d3      	str	r3, [r2, #12]
 800141a:	e7a1      	b.n	8001360 <HAL_CAN_GetRxMessage+0x18>
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 800141c:	68ec      	ldr	r4, [r5, #12]
 800141e:	07a6      	lsls	r6, r4, #30
 8001420:	d1a6      	bne.n	8001370 <HAL_CAN_GetRxMessage+0x28>
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001422:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001424:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001428:	6243      	str	r3, [r0, #36]	; 0x24
        return HAL_ERROR;
 800142a:	2001      	movs	r0, #1
}
 800142c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001430:	6913      	ldr	r3, [r2, #16]
 8001432:	f043 0320 	orr.w	r3, r3, #32
 8001436:	6113      	str	r3, [r2, #16]
    return HAL_OK;
 8001438:	2000      	movs	r0, #0
 800143a:	e791      	b.n	8001360 <HAL_CAN_GetRxMessage+0x18>
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800143c:	f8d6 71b0 	ldr.w	r7, [r6, #432]	; 0x1b0
 8001440:	08ff      	lsrs	r7, r7, #3
 8001442:	6057      	str	r7, [r2, #4]
 8001444:	e7a1      	b.n	800138a <HAL_CAN_GetRxMessage+0x42>
 8001446:	bf00      	nop

08001448 <HAL_CAN_ActivateNotification>:
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
  HAL_CAN_StateTypeDef state = hcan->State;
 8001448:	f890 3020 	ldrb.w	r3, [r0, #32]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800144c:	3b01      	subs	r3, #1
 800144e:	2b01      	cmp	r3, #1
 8001450:	d905      	bls.n	800145e <HAL_CAN_ActivateNotification+0x16>
    return HAL_OK;
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001452:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8001454:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001458:	6243      	str	r3, [r0, #36]	; 0x24

    return HAL_ERROR;
 800145a:	2001      	movs	r0, #1
  }
}
 800145c:	4770      	bx	lr
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800145e:	6802      	ldr	r2, [r0, #0]
 8001460:	6953      	ldr	r3, [r2, #20]
 8001462:	4319      	orrs	r1, r3
 8001464:	6151      	str	r1, [r2, #20]
    return HAL_OK;
 8001466:	2000      	movs	r0, #0
 8001468:	4770      	bx	lr
 800146a:	bf00      	nop

0800146c <HAL_CAN_TxMailbox0CompleteCallback>:
 800146c:	4770      	bx	lr
 800146e:	bf00      	nop

08001470 <HAL_CAN_TxMailbox1CompleteCallback>:
 8001470:	4770      	bx	lr
 8001472:	bf00      	nop

08001474 <HAL_CAN_TxMailbox2CompleteCallback>:
 8001474:	4770      	bx	lr
 8001476:	bf00      	nop

08001478 <HAL_CAN_TxMailbox0AbortCallback>:
 8001478:	4770      	bx	lr
 800147a:	bf00      	nop

0800147c <HAL_CAN_TxMailbox1AbortCallback>:
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop

08001480 <HAL_CAN_TxMailbox2AbortCallback>:
 8001480:	4770      	bx	lr
 8001482:	bf00      	nop

08001484 <HAL_CAN_RxFifo0FullCallback>:
 8001484:	4770      	bx	lr
 8001486:	bf00      	nop

08001488 <HAL_CAN_RxFifo1MsgPendingCallback>:
 8001488:	4770      	bx	lr
 800148a:	bf00      	nop

0800148c <HAL_CAN_RxFifo1FullCallback>:
 800148c:	4770      	bx	lr
 800148e:	bf00      	nop

08001490 <HAL_CAN_SleepCallback>:
 8001490:	4770      	bx	lr
 8001492:	bf00      	nop

08001494 <HAL_CAN_WakeUpFromRxMsgCallback>:
 8001494:	4770      	bx	lr
 8001496:	bf00      	nop

08001498 <HAL_CAN_ErrorCallback>:
 8001498:	4770      	bx	lr
 800149a:	bf00      	nop

0800149c <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 800149c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 80014a0:	6803      	ldr	r3, [r0, #0]
 80014a2:	695c      	ldr	r4, [r3, #20]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 80014a4:	f8d3 8004 	ldr.w	r8, [r3, #4]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80014a8:	689f      	ldr	r7, [r3, #8]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80014aa:	f8d3 b00c 	ldr.w	fp, [r3, #12]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80014ae:	f8d3 9010 	ldr.w	r9, [r3, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80014b2:	f8d3 a018 	ldr.w	sl, [r3, #24]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80014b6:	f014 0601 	ands.w	r6, r4, #1
{
 80014ba:	4605      	mov	r5, r0
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80014bc:	d025      	beq.n	800150a <HAL_CAN_IRQHandler+0x6e>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80014be:	f017 0601 	ands.w	r6, r7, #1
 80014c2:	f040 809c 	bne.w	80015fe <HAL_CAN_IRQHandler+0x162>
 80014c6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80014ca:	f44f 4180 	mov.w	r1, #16384	; 0x4000
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80014ce:	05f8      	lsls	r0, r7, #23
 80014d0:	d50d      	bpl.n	80014ee <HAL_CAN_IRQHandler+0x52>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80014d2:	682b      	ldr	r3, [r5, #0]
 80014d4:	f44f 7080 	mov.w	r0, #256	; 0x100
 80014d8:	6098      	str	r0, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80014da:	05bb      	lsls	r3, r7, #22
 80014dc:	f100 80c7 	bmi.w	800166e <HAL_CAN_IRQHandler+0x1d2>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80014e0:	0578      	lsls	r0, r7, #21
 80014e2:	f100 80d7 	bmi.w	8001694 <HAL_CAN_IRQHandler+0x1f8>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80014e6:	053a      	lsls	r2, r7, #20
 80014e8:	f140 80e8 	bpl.w	80016bc <HAL_CAN_IRQHandler+0x220>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80014ec:	460e      	mov	r6, r1
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 80014ee:	03fb      	lsls	r3, r7, #15
 80014f0:	d50b      	bpl.n	800150a <HAL_CAN_IRQHandler+0x6e>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80014f2:	682b      	ldr	r3, [r5, #0]
 80014f4:	f44f 3280 	mov.w	r2, #65536	; 0x10000

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80014f8:	03b8      	lsls	r0, r7, #14
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80014fa:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80014fc:	f100 80b3 	bmi.w	8001666 <HAL_CAN_IRQHandler+0x1ca>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 8001500:	0379      	lsls	r1, r7, #13
 8001502:	f140 80c9 	bpl.w	8001698 <HAL_CAN_IRQHandler+0x1fc>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8001506:	f446 4600 	orr.w	r6, r6, #32768	; 0x8000
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 800150a:	0723      	lsls	r3, r4, #28
 800150c:	d502      	bpl.n	8001514 <HAL_CAN_IRQHandler+0x78>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 800150e:	f01b 0f10 	tst.w	fp, #16
 8001512:	d16e      	bne.n	80015f2 <HAL_CAN_IRQHandler+0x156>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8001514:	0767      	lsls	r7, r4, #29
 8001516:	d502      	bpl.n	800151e <HAL_CAN_IRQHandler+0x82>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001518:	f01b 0f08 	tst.w	fp, #8
 800151c:	d17f      	bne.n	800161e <HAL_CAN_IRQHandler+0x182>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800151e:	07a0      	lsls	r0, r4, #30
 8001520:	d504      	bpl.n	800152c <HAL_CAN_IRQHandler+0x90>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001522:	682b      	ldr	r3, [r5, #0]
 8001524:	68db      	ldr	r3, [r3, #12]
 8001526:	0799      	lsls	r1, r3, #30
 8001528:	f040 808e 	bne.w	8001648 <HAL_CAN_IRQHandler+0x1ac>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 800152c:	0662      	lsls	r2, r4, #25
 800152e:	d502      	bpl.n	8001536 <HAL_CAN_IRQHandler+0x9a>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001530:	f019 0f10 	tst.w	r9, #16
 8001534:	d157      	bne.n	80015e6 <HAL_CAN_IRQHandler+0x14a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001536:	06a3      	lsls	r3, r4, #26
 8001538:	d503      	bpl.n	8001542 <HAL_CAN_IRQHandler+0xa6>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 800153a:	f019 0f08 	tst.w	r9, #8
 800153e:	f040 8087 	bne.w	8001650 <HAL_CAN_IRQHandler+0x1b4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001542:	06e7      	lsls	r7, r4, #27
 8001544:	d504      	bpl.n	8001550 <HAL_CAN_IRQHandler+0xb4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001546:	682b      	ldr	r3, [r5, #0]
 8001548:	691b      	ldr	r3, [r3, #16]
 800154a:	0798      	lsls	r0, r3, #30
 800154c:	f040 8087 	bne.w	800165e <HAL_CAN_IRQHandler+0x1c2>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001550:	03a1      	lsls	r1, r4, #14
 8001552:	d502      	bpl.n	800155a <HAL_CAN_IRQHandler+0xbe>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001554:	f018 0f10 	tst.w	r8, #16
 8001558:	d168      	bne.n	800162c <HAL_CAN_IRQHandler+0x190>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 800155a:	03e2      	lsls	r2, r4, #15
 800155c:	d502      	bpl.n	8001564 <HAL_CAN_IRQHandler+0xc8>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800155e:	f018 0f08 	tst.w	r8, #8
 8001562:	d16a      	bne.n	800163a <HAL_CAN_IRQHandler+0x19e>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001564:	0423      	lsls	r3, r4, #16
 8001566:	d535      	bpl.n	80015d4 <HAL_CAN_IRQHandler+0x138>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001568:	f018 0f04 	tst.w	r8, #4
 800156c:	682b      	ldr	r3, [r5, #0]
 800156e:	d02f      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x134>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001570:	05e7      	lsls	r7, r4, #23
 8001572:	d504      	bpl.n	800157e <HAL_CAN_IRQHandler+0xe2>
 8001574:	f01a 0f01 	tst.w	sl, #1
          ((esrflags & CAN_ESR_EWGF) != 0U))
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001578:	bf18      	it	ne
 800157a:	f046 0601 	orrne.w	r6, r6, #1

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800157e:	05a0      	lsls	r0, r4, #22
 8001580:	d504      	bpl.n	800158c <HAL_CAN_IRQHandler+0xf0>
 8001582:	f01a 0f02 	tst.w	sl, #2
          ((esrflags & CAN_ESR_EPVF) != 0U))
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001586:	bf18      	it	ne
 8001588:	f046 0602 	orrne.w	r6, r6, #2

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 800158c:	0561      	lsls	r1, r4, #21
 800158e:	d504      	bpl.n	800159a <HAL_CAN_IRQHandler+0xfe>
 8001590:	f01a 0f04 	tst.w	sl, #4
          ((esrflags & CAN_ESR_BOFF) != 0U))
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001594:	bf18      	it	ne
 8001596:	f046 0604 	orrne.w	r6, r6, #4

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 800159a:	0522      	lsls	r2, r4, #20
 800159c:	d518      	bpl.n	80015d0 <HAL_CAN_IRQHandler+0x134>
 800159e:	f01a 0a70 	ands.w	sl, sl, #112	; 0x70
 80015a2:	d015      	beq.n	80015d0 <HAL_CAN_IRQHandler+0x134>
          ((esrflags & CAN_ESR_LEC) != 0U))
      {
        switch (esrflags & CAN_ESR_LEC)
 80015a4:	f1ba 0f30 	cmp.w	sl, #48	; 0x30
 80015a8:	f000 8096 	beq.w	80016d8 <HAL_CAN_IRQHandler+0x23c>
 80015ac:	d979      	bls.n	80016a2 <HAL_CAN_IRQHandler+0x206>
 80015ae:	f1ba 0f50 	cmp.w	sl, #80	; 0x50
 80015b2:	f000 808e 	beq.w	80016d2 <HAL_CAN_IRQHandler+0x236>
 80015b6:	f1ba 0f60 	cmp.w	sl, #96	; 0x60
 80015ba:	f000 8090 	beq.w	80016de <HAL_CAN_IRQHandler+0x242>
 80015be:	f1ba 0f40 	cmp.w	sl, #64	; 0x40
 80015c2:	d101      	bne.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            /* Set CAN error code to Acknowledgement error */
            errorcode |= HAL_CAN_ERROR_ACK;
            break;
          case (CAN_ESR_LEC_2):
            /* Set CAN error code to Bit recessive error */
            errorcode |= HAL_CAN_ERROR_BR;
 80015c4:	f046 0640 	orr.w	r6, r6, #64	; 0x40
          default:
            break;
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80015c8:	699a      	ldr	r2, [r3, #24]
 80015ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80015ce:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80015d0:	2204      	movs	r2, #4
 80015d2:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80015d4:	b12e      	cbz	r6, 80015e2 <HAL_CAN_IRQHandler+0x146>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 80015d6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80015d8:	431e      	orrs	r6, r3
 80015da:	626e      	str	r6, [r5, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 80015dc:	4628      	mov	r0, r5
 80015de:	f7ff ff5b 	bl	8001498 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 80015e2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015e6:	682b      	ldr	r3, [r5, #0]
 80015e8:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80015ea:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80015ee:	611a      	str	r2, [r3, #16]
 80015f0:	e7a1      	b.n	8001536 <HAL_CAN_IRQHandler+0x9a>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015f2:	682b      	ldr	r3, [r5, #0]
 80015f4:	2210      	movs	r2, #16
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80015f6:	f446 7600 	orr.w	r6, r6, #512	; 0x200
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80015fa:	60da      	str	r2, [r3, #12]
 80015fc:	e78a      	b.n	8001514 <HAL_CAN_IRQHandler+0x78>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80015fe:	2201      	movs	r2, #1
 8001600:	609a      	str	r2, [r3, #8]
      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8001602:	07bb      	lsls	r3, r7, #30
 8001604:	d437      	bmi.n	8001676 <HAL_CAN_IRQHandler+0x1da>
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8001606:	077e      	lsls	r6, r7, #29
 8001608:	d43d      	bmi.n	8001686 <HAL_CAN_IRQHandler+0x1ea>
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800160a:	f017 0608 	ands.w	r6, r7, #8
 800160e:	d059      	beq.n	80016c4 <HAL_CAN_IRQHandler+0x228>
 8001610:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8001614:	f44f 41a0 	mov.w	r1, #20480	; 0x5000
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8001618:	f44f 5680 	mov.w	r6, #4096	; 0x1000
 800161c:	e757      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 800161e:	682b      	ldr	r3, [r5, #0]
 8001620:	2208      	movs	r2, #8
 8001622:	60da      	str	r2, [r3, #12]
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001624:	4628      	mov	r0, r5
 8001626:	f7ff ff2d 	bl	8001484 <HAL_CAN_RxFifo0FullCallback>
 800162a:	e778      	b.n	800151e <HAL_CAN_IRQHandler+0x82>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 800162c:	682b      	ldr	r3, [r5, #0]
 800162e:	2210      	movs	r2, #16
 8001630:	605a      	str	r2, [r3, #4]
      HAL_CAN_SleepCallback(hcan);
 8001632:	4628      	mov	r0, r5
 8001634:	f7ff ff2c 	bl	8001490 <HAL_CAN_SleepCallback>
 8001638:	e78f      	b.n	800155a <HAL_CAN_IRQHandler+0xbe>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 800163a:	682b      	ldr	r3, [r5, #0]
 800163c:	2208      	movs	r2, #8
 800163e:	605a      	str	r2, [r3, #4]
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001640:	4628      	mov	r0, r5
 8001642:	f7ff ff27 	bl	8001494 <HAL_CAN_WakeUpFromRxMsgCallback>
 8001646:	e78d      	b.n	8001564 <HAL_CAN_IRQHandler+0xc8>
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001648:	4628      	mov	r0, r5
 800164a:	f003 fc05 	bl	8004e58 <HAL_CAN_RxFifo0MsgPendingCallback>
 800164e:	e76d      	b.n	800152c <HAL_CAN_IRQHandler+0x90>
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001650:	682b      	ldr	r3, [r5, #0]
 8001652:	2208      	movs	r2, #8
 8001654:	611a      	str	r2, [r3, #16]
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001656:	4628      	mov	r0, r5
 8001658:	f7ff ff18 	bl	800148c <HAL_CAN_RxFifo1FullCallback>
 800165c:	e771      	b.n	8001542 <HAL_CAN_IRQHandler+0xa6>
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800165e:	4628      	mov	r0, r5
 8001660:	f7ff ff12 	bl	8001488 <HAL_CAN_RxFifo1MsgPendingCallback>
 8001664:	e774      	b.n	8001550 <HAL_CAN_IRQHandler+0xb4>
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8001666:	4628      	mov	r0, r5
 8001668:	f7ff ff04 	bl	8001474 <HAL_CAN_TxMailbox2CompleteCallback>
 800166c:	e74d      	b.n	800150a <HAL_CAN_IRQHandler+0x6e>
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800166e:	4628      	mov	r0, r5
 8001670:	f7ff fefe 	bl	8001470 <HAL_CAN_TxMailbox1CompleteCallback>
 8001674:	e73b      	b.n	80014ee <HAL_CAN_IRQHandler+0x52>
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8001676:	f7ff fef9 	bl	800146c <HAL_CAN_TxMailbox0CompleteCallback>
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 800167a:	2600      	movs	r6, #0
 800167c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001680:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001684:	e723      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
 8001686:	f44f 5220 	mov.w	r2, #10240	; 0x2800
 800168a:	f44f 4190 	mov.w	r1, #18432	; 0x4800
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800168e:	f44f 6600 	mov.w	r6, #2048	; 0x800
 8001692:	e71c      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001694:	4616      	mov	r6, r2
 8001696:	e72a      	b.n	80014ee <HAL_CAN_IRQHandler+0x52>
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 8001698:	033a      	lsls	r2, r7, #12
 800169a:	d50b      	bpl.n	80016b4 <HAL_CAN_IRQHandler+0x218>
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 800169c:	f446 3680 	orr.w	r6, r6, #65536	; 0x10000
 80016a0:	e733      	b.n	800150a <HAL_CAN_IRQHandler+0x6e>
        switch (esrflags & CAN_ESR_LEC)
 80016a2:	f1ba 0f10 	cmp.w	sl, #16
 80016a6:	d01d      	beq.n	80016e4 <HAL_CAN_IRQHandler+0x248>
 80016a8:	f1ba 0f20 	cmp.w	sl, #32
 80016ac:	d18c      	bne.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_FOR;
 80016ae:	f046 0610 	orr.w	r6, r6, #16
            break;
 80016b2:	e789      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80016b4:	4628      	mov	r0, r5
 80016b6:	f7ff fee3 	bl	8001480 <HAL_CAN_TxMailbox2AbortCallback>
 80016ba:	e726      	b.n	800150a <HAL_CAN_IRQHandler+0x6e>
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80016bc:	4628      	mov	r0, r5
 80016be:	f7ff fedd 	bl	800147c <HAL_CAN_TxMailbox1AbortCallback>
 80016c2:	e714      	b.n	80014ee <HAL_CAN_IRQHandler+0x52>
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80016c4:	f7ff fed8 	bl	8001478 <HAL_CAN_TxMailbox0AbortCallback>
 80016c8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80016cc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016d0:	e6fd      	b.n	80014ce <HAL_CAN_IRQHandler+0x32>
            errorcode |= HAL_CAN_ERROR_BD;
 80016d2:	f046 0680 	orr.w	r6, r6, #128	; 0x80
            break;
 80016d6:	e777      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_ACK;
 80016d8:	f046 0620 	orr.w	r6, r6, #32
            break;
 80016dc:	e774      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_CRC;
 80016de:	f446 7680 	orr.w	r6, r6, #256	; 0x100
            break;
 80016e2:	e771      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
            errorcode |= HAL_CAN_ERROR_STF;
 80016e4:	f046 0608 	orr.w	r6, r6, #8
            break;
 80016e8:	e76e      	b.n	80015c8 <HAL_CAN_IRQHandler+0x12c>
 80016ea:	bf00      	nop

080016ec <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80016ec:	4a07      	ldr	r2, [pc, #28]	; (800170c <HAL_NVIC_SetPriorityGrouping+0x20>)
 80016ee:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80016f0:	f64f 01ff 	movw	r1, #63743	; 0xf8ff
 80016f4:	400b      	ands	r3, r1
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80016f6:	0200      	lsls	r0, r0, #8
 80016f8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80016fc:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001700:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 8001704:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8001706:	60d3      	str	r3, [r2, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8001708:	4770      	bx	lr
 800170a:	bf00      	nop
 800170c:	e000ed00 	.word	0xe000ed00

08001710 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001710:	4b18      	ldr	r3, [pc, #96]	; (8001774 <HAL_NVIC_SetPriority+0x64>)
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	f3c3 2302 	ubfx	r3, r3, #8, #3
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001718:	b430      	push	{r4, r5}
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800171a:	f1c3 0507 	rsb	r5, r3, #7
 800171e:	2d04      	cmp	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001720:	f103 0404 	add.w	r4, r3, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001724:	bf28      	it	cs
 8001726:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001728:	2c06      	cmp	r4, #6
 800172a:	d919      	bls.n	8001760 <HAL_NVIC_SetPriority+0x50>
 800172c:	3b03      	subs	r3, #3
 800172e:	f04f 34ff 	mov.w	r4, #4294967295
 8001732:	409c      	lsls	r4, r3
 8001734:	ea22 0404 	bic.w	r4, r2, r4

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001738:	f04f 32ff 	mov.w	r2, #4294967295
 800173c:	40aa      	lsls	r2, r5
 800173e:	ea21 0102 	bic.w	r1, r1, r2
 8001742:	fa01 f203 	lsl.w	r2, r1, r3
 8001746:	4322      	orrs	r2, r4
 8001748:	0112      	lsls	r2, r2, #4
  if ((int32_t)(IRQn) >= 0)
 800174a:	2800      	cmp	r0, #0
 800174c:	b2d2      	uxtb	r2, r2
 800174e:	db0a      	blt.n	8001766 <HAL_NVIC_SetPriority+0x56>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001750:	f100 4060 	add.w	r0, r0, #3758096384	; 0xe0000000
 8001754:	f500 4061 	add.w	r0, r0, #57600	; 0xe100
 8001758:	f880 2300 	strb.w	r2, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 800175c:	bc30      	pop	{r4, r5}
 800175e:	4770      	bx	lr
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001760:	2400      	movs	r4, #0
 8001762:	4623      	mov	r3, r4
 8001764:	e7e8      	b.n	8001738 <HAL_NVIC_SetPriority+0x28>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001766:	4b04      	ldr	r3, [pc, #16]	; (8001778 <HAL_NVIC_SetPriority+0x68>)
 8001768:	f000 000f 	and.w	r0, r0, #15
 800176c:	4403      	add	r3, r0
 800176e:	761a      	strb	r2, [r3, #24]
 8001770:	bc30      	pop	{r4, r5}
 8001772:	4770      	bx	lr
 8001774:	e000ed00 	.word	0xe000ed00
 8001778:	e000ecfc 	.word	0xe000ecfc

0800177c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800177c:	2800      	cmp	r0, #0
 800177e:	db07      	blt.n	8001790 <HAL_NVIC_EnableIRQ+0x14>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001780:	f000 011f 	and.w	r1, r0, #31
 8001784:	2301      	movs	r3, #1
 8001786:	0940      	lsrs	r0, r0, #5
 8001788:	4a02      	ldr	r2, [pc, #8]	; (8001794 <HAL_NVIC_EnableIRQ+0x18>)
 800178a:	408b      	lsls	r3, r1
 800178c:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8001790:	4770      	bx	lr
 8001792:	bf00      	nop
 8001794:	e000e100 	.word	0xe000e100

08001798 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001798:	3801      	subs	r0, #1
 800179a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800179e:	d20e      	bcs.n	80017be <HAL_SYSTICK_Config+0x26>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a0:	4b08      	ldr	r3, [pc, #32]	; (80017c4 <HAL_SYSTICK_Config+0x2c>)
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a2:	b410      	push	{r4}
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a4:	4c08      	ldr	r4, [pc, #32]	; (80017c8 <HAL_SYSTICK_Config+0x30>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80017a6:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017a8:	20f0      	movs	r0, #240	; 0xf0
 80017aa:	f884 0023 	strb.w	r0, [r4, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017ae:	2200      	movs	r2, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b0:	2107      	movs	r1, #7
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80017b2:	4610      	mov	r0, r2
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80017b4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80017b6:	6019      	str	r1, [r3, #0]
   return SysTick_Config(TicksNumb);
}
 80017b8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80017bc:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80017be:	2001      	movs	r0, #1
 80017c0:	4770      	bx	lr
 80017c2:	bf00      	nop
 80017c4:	e000e010 	.word	0xe000e010
 80017c8:	e000ed00 	.word	0xe000ed00

080017cc <HAL_DMA_Abort_IT>:
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80017cc:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d003      	beq.n	80017dc <HAL_DMA_Abort_IT+0x10>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80017d4:	2380      	movs	r3, #128	; 0x80
 80017d6:	6543      	str	r3, [r0, #84]	; 0x54
    return HAL_ERROR;
 80017d8:	2001      	movs	r0, #1
 80017da:	4770      	bx	lr
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80017dc:	6802      	ldr	r2, [r0, #0]
    hdma->State = HAL_DMA_STATE_ABORT;
 80017de:	2305      	movs	r3, #5
 80017e0:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35
    __HAL_DMA_DISABLE(hdma);
 80017e4:	6813      	ldr	r3, [r2, #0]
 80017e6:	f023 0301 	bic.w	r3, r3, #1
 80017ea:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80017ec:	2000      	movs	r0, #0
}
 80017ee:	4770      	bx	lr

080017f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80017f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80017f4:	f8df c260 	ldr.w	ip, [pc, #608]	; 8001a58 <HAL_GPIO_Init+0x268>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80017f8:	f8df 8260 	ldr.w	r8, [pc, #608]	; 8001a5c <HAL_GPIO_Init+0x26c>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80017fc:	f8d1 e000 	ldr.w	lr, [r1]
{
 8001800:	b083      	sub	sp, #12
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001802:	2500      	movs	r5, #0
 8001804:	e003      	b.n	800180e <HAL_GPIO_Init+0x1e>
 8001806:	3501      	adds	r5, #1
 8001808:	2d10      	cmp	r5, #16
 800180a:	f000 80a4 	beq.w	8001956 <HAL_GPIO_Init+0x166>
    ioposition = 0x01U << position;
 800180e:	2301      	movs	r3, #1
 8001810:	40ab      	lsls	r3, r5
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001812:	ea0e 0403 	and.w	r4, lr, r3
    if(iocurrent == ioposition)
 8001816:	42a3      	cmp	r3, r4
 8001818:	d1f5      	bne.n	8001806 <HAL_GPIO_Init+0x16>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800181a:	684e      	ldr	r6, [r1, #4]
 800181c:	f026 0a10 	bic.w	sl, r6, #16
 8001820:	f1ba 0f02 	cmp.w	sl, #2
 8001824:	f000 809a 	beq.w	800195c <HAL_GPIO_Init+0x16c>
 8001828:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800182c:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 800182e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001832:	fa02 f209 	lsl.w	r2, r2, r9
 8001836:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001838:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800183c:	ea02 0b0b 	and.w	fp, r2, fp
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001840:	fa07 f709 	lsl.w	r7, r7, r9
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001844:	f10a 3aff 	add.w	sl, sl, #4294967295
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001848:	ea47 070b 	orr.w	r7, r7, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800184c:	f1ba 0f01 	cmp.w	sl, #1
      GPIOx->MODER = temp;
 8001850:	6007      	str	r7, [r0, #0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001852:	f240 80a9 	bls.w	80019a8 <HAL_GPIO_Init+0x1b8>
      temp = GPIOx->PUPDR;
 8001856:	68c7      	ldr	r7, [r0, #12]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001858:	688b      	ldr	r3, [r1, #8]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800185a:	403a      	ands	r2, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800185c:	fa03 f309 	lsl.w	r3, r3, r9
 8001860:	4313      	orrs	r3, r2
      GPIOx->PUPDR = temp;
 8001862:	60c3      	str	r3, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001864:	00f3      	lsls	r3, r6, #3
 8001866:	d5ce      	bpl.n	8001806 <HAL_GPIO_Init+0x16>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001868:	2300      	movs	r3, #0
 800186a:	9301      	str	r3, [sp, #4]
 800186c:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 8001870:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001874:	f8c8 3044 	str.w	r3, [r8, #68]	; 0x44
 8001878:	f8d8 3044 	ldr.w	r3, [r8, #68]	; 0x44
 800187c:	f025 0203 	bic.w	r2, r5, #3
 8001880:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
 8001884:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001888:	f502 329c 	add.w	r2, r2, #79872	; 0x13800
 800188c:	9301      	str	r3, [sp, #4]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800188e:	f005 0703 	and.w	r7, r5, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001892:	9b01      	ldr	r3, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 8001894:	f8d2 9008 	ldr.w	r9, [r2, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001898:	00bf      	lsls	r7, r7, #2
 800189a:	230f      	movs	r3, #15
 800189c:	40bb      	lsls	r3, r7
 800189e:	ea29 0a03 	bic.w	sl, r9, r3
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80018a2:	4b67      	ldr	r3, [pc, #412]	; (8001a40 <HAL_GPIO_Init+0x250>)
 80018a4:	4298      	cmp	r0, r3
 80018a6:	d02e      	beq.n	8001906 <HAL_GPIO_Init+0x116>
 80018a8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80018ac:	4298      	cmp	r0, r3
 80018ae:	f000 808e 	beq.w	80019ce <HAL_GPIO_Init+0x1de>
 80018b2:	4b64      	ldr	r3, [pc, #400]	; (8001a44 <HAL_GPIO_Init+0x254>)
 80018b4:	4298      	cmp	r0, r3
 80018b6:	f000 8091 	beq.w	80019dc <HAL_GPIO_Init+0x1ec>
 80018ba:	4b63      	ldr	r3, [pc, #396]	; (8001a48 <HAL_GPIO_Init+0x258>)
 80018bc:	4298      	cmp	r0, r3
 80018be:	f000 8094 	beq.w	80019ea <HAL_GPIO_Init+0x1fa>
 80018c2:	4b62      	ldr	r3, [pc, #392]	; (8001a4c <HAL_GPIO_Init+0x25c>)
 80018c4:	4298      	cmp	r0, r3
 80018c6:	f000 8097 	beq.w	80019f8 <HAL_GPIO_Init+0x208>
 80018ca:	4b61      	ldr	r3, [pc, #388]	; (8001a50 <HAL_GPIO_Init+0x260>)
 80018cc:	4298      	cmp	r0, r3
 80018ce:	f000 80a1 	beq.w	8001a14 <HAL_GPIO_Init+0x224>
 80018d2:	4b60      	ldr	r3, [pc, #384]	; (8001a54 <HAL_GPIO_Init+0x264>)
 80018d4:	4298      	cmp	r0, r3
 80018d6:	f000 80a4 	beq.w	8001a22 <HAL_GPIO_Init+0x232>
 80018da:	f8df 9184 	ldr.w	r9, [pc, #388]	; 8001a60 <HAL_GPIO_Init+0x270>
 80018de:	4548      	cmp	r0, r9
 80018e0:	f000 8091 	beq.w	8001a06 <HAL_GPIO_Init+0x216>
 80018e4:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8001a64 <HAL_GPIO_Init+0x274>
 80018e8:	4548      	cmp	r0, r9
 80018ea:	f000 80a1 	beq.w	8001a30 <HAL_GPIO_Init+0x240>
 80018ee:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8001a68 <HAL_GPIO_Init+0x278>
 80018f2:	4548      	cmp	r0, r9
 80018f4:	bf0c      	ite	eq
 80018f6:	f04f 0909 	moveq.w	r9, #9
 80018fa:	f04f 090a 	movne.w	r9, #10
 80018fe:	fa09 f707 	lsl.w	r7, r9, r7
 8001902:	ea4a 0a07 	orr.w	sl, sl, r7
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001906:	f8c2 a008 	str.w	sl, [r2, #8]
        temp = EXTI->IMR;
 800190a:	f8dc 3000 	ldr.w	r3, [ip]
        temp &= ~((uint32_t)iocurrent);
 800190e:	43e2      	mvns	r2, r4
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001910:	03f7      	lsls	r7, r6, #15
        temp &= ~((uint32_t)iocurrent);
 8001912:	bf54      	ite	pl
 8001914:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001916:	4323      	orrmi	r3, r4
        }
        EXTI->IMR = temp;
 8001918:	f8cc 3000 	str.w	r3, [ip]

        temp = EXTI->EMR;
 800191c:	f8dc 3004 	ldr.w	r3, [ip, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001920:	03b7      	lsls	r7, r6, #14
        temp &= ~((uint32_t)iocurrent);
 8001922:	bf54      	ite	pl
 8001924:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001926:	4323      	orrmi	r3, r4
        }
        EXTI->EMR = temp;
 8001928:	f8cc 3004 	str.w	r3, [ip, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800192c:	f8dc 3008 	ldr.w	r3, [ip, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001930:	02f7      	lsls	r7, r6, #11
        temp &= ~((uint32_t)iocurrent);
 8001932:	bf54      	ite	pl
 8001934:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 8001936:	4323      	orrmi	r3, r4
        }
        EXTI->RTSR = temp;
 8001938:	f8cc 3008 	str.w	r3, [ip, #8]

        temp = EXTI->FTSR;
 800193c:	f8dc 300c 	ldr.w	r3, [ip, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001940:	02b6      	lsls	r6, r6, #10
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001942:	f105 0501 	add.w	r5, r5, #1
        temp &= ~((uint32_t)iocurrent);
 8001946:	bf54      	ite	pl
 8001948:	4013      	andpl	r3, r2
        {
          temp |= iocurrent;
 800194a:	4323      	orrmi	r3, r4
  for(position = 0U; position < GPIO_NUMBER; position++)
 800194c:	2d10      	cmp	r5, #16
        }
        EXTI->FTSR = temp;
 800194e:	f8cc 300c 	str.w	r3, [ip, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001952:	f47f af5c 	bne.w	800180e <HAL_GPIO_Init+0x1e>
      }
    }
  }
}
 8001956:	b003      	add	sp, #12
 8001958:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp = GPIOx->AFR[position >> 3U];
 800195c:	ea4f 09d5 	mov.w	r9, r5, lsr #3
 8001960:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001964:	f005 0707 	and.w	r7, r5, #7
        temp = GPIOx->AFR[position >> 3U];
 8001968:	f8d9 2020 	ldr.w	r2, [r9, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800196c:	00bf      	lsls	r7, r7, #2
 800196e:	f04f 0b0f 	mov.w	fp, #15
 8001972:	fa0b fb07 	lsl.w	fp, fp, r7
 8001976:	ea22 0a0b 	bic.w	sl, r2, fp
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800197a:	690a      	ldr	r2, [r1, #16]
 800197c:	40ba      	lsls	r2, r7
 800197e:	ea42 020a 	orr.w	r2, r2, sl
        GPIOx->AFR[position >> 3U] = temp;
 8001982:	f8c9 2020 	str.w	r2, [r9, #32]
 8001986:	ea4f 0945 	mov.w	r9, r5, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800198a:	2203      	movs	r2, #3
      temp = GPIOx->MODER;
 800198c:	f8d0 a000 	ldr.w	sl, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001990:	fa02 f209 	lsl.w	r2, r2, r9
 8001994:	43d2      	mvns	r2, r2
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001996:	f006 0703 	and.w	r7, r6, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800199a:	ea02 0a0a 	and.w	sl, r2, sl
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800199e:	fa07 f709 	lsl.w	r7, r7, r9
 80019a2:	ea47 070a 	orr.w	r7, r7, sl
      GPIOx->MODER = temp;
 80019a6:	6007      	str	r7, [r0, #0]
        temp = GPIOx->OSPEEDR; 
 80019a8:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80019aa:	ea07 0a02 	and.w	sl, r7, r2
        temp |= (GPIO_Init->Speed << (position * 2U));
 80019ae:	68cf      	ldr	r7, [r1, #12]
 80019b0:	fa07 f709 	lsl.w	r7, r7, r9
 80019b4:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80019b8:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80019ba:	f8d0 a004 	ldr.w	sl, [r0, #4]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019be:	f3c6 1700 	ubfx	r7, r6, #4, #1
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80019c2:	ea2a 0303 	bic.w	r3, sl, r3
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80019c6:	40af      	lsls	r7, r5
 80019c8:	431f      	orrs	r7, r3
        GPIOx->OTYPER = temp;
 80019ca:	6047      	str	r7, [r0, #4]
 80019cc:	e743      	b.n	8001856 <HAL_GPIO_Init+0x66>
 80019ce:	f04f 0901 	mov.w	r9, #1
 80019d2:	fa09 f707 	lsl.w	r7, r9, r7
 80019d6:	ea4a 0a07 	orr.w	sl, sl, r7
 80019da:	e794      	b.n	8001906 <HAL_GPIO_Init+0x116>
 80019dc:	f04f 0902 	mov.w	r9, #2
 80019e0:	fa09 f707 	lsl.w	r7, r9, r7
 80019e4:	ea4a 0a07 	orr.w	sl, sl, r7
 80019e8:	e78d      	b.n	8001906 <HAL_GPIO_Init+0x116>
 80019ea:	f04f 0903 	mov.w	r9, #3
 80019ee:	fa09 f707 	lsl.w	r7, r9, r7
 80019f2:	ea4a 0a07 	orr.w	sl, sl, r7
 80019f6:	e786      	b.n	8001906 <HAL_GPIO_Init+0x116>
 80019f8:	f04f 0904 	mov.w	r9, #4
 80019fc:	fa09 f707 	lsl.w	r7, r9, r7
 8001a00:	ea4a 0a07 	orr.w	sl, sl, r7
 8001a04:	e77f      	b.n	8001906 <HAL_GPIO_Init+0x116>
 8001a06:	f04f 0907 	mov.w	r9, #7
 8001a0a:	fa09 f707 	lsl.w	r7, r9, r7
 8001a0e:	ea4a 0a07 	orr.w	sl, sl, r7
 8001a12:	e778      	b.n	8001906 <HAL_GPIO_Init+0x116>
 8001a14:	f04f 0905 	mov.w	r9, #5
 8001a18:	fa09 f707 	lsl.w	r7, r9, r7
 8001a1c:	ea4a 0a07 	orr.w	sl, sl, r7
 8001a20:	e771      	b.n	8001906 <HAL_GPIO_Init+0x116>
 8001a22:	f04f 0906 	mov.w	r9, #6
 8001a26:	fa09 f707 	lsl.w	r7, r9, r7
 8001a2a:	ea4a 0a07 	orr.w	sl, sl, r7
 8001a2e:	e76a      	b.n	8001906 <HAL_GPIO_Init+0x116>
 8001a30:	f04f 0908 	mov.w	r9, #8
 8001a34:	fa09 f707 	lsl.w	r7, r9, r7
 8001a38:	ea4a 0a07 	orr.w	sl, sl, r7
 8001a3c:	e763      	b.n	8001906 <HAL_GPIO_Init+0x116>
 8001a3e:	bf00      	nop
 8001a40:	40020000 	.word	0x40020000
 8001a44:	40020800 	.word	0x40020800
 8001a48:	40020c00 	.word	0x40020c00
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	40021400 	.word	0x40021400
 8001a54:	40021800 	.word	0x40021800
 8001a58:	40013c00 	.word	0x40013c00
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40021c00 	.word	0x40021c00
 8001a64:	40022000 	.word	0x40022000
 8001a68:	40022400 	.word	0x40022400

08001a6c <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001a6c:	6903      	ldr	r3, [r0, #16]
 8001a6e:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8001a70:	bf14      	ite	ne
 8001a72:	2001      	movne	r0, #1
 8001a74:	2000      	moveq	r0, #0
 8001a76:	4770      	bx	lr

08001a78 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001a78:	b902      	cbnz	r2, 8001a7c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001a7a:	0409      	lsls	r1, r1, #16
 8001a7c:	6181      	str	r1, [r0, #24]
  }
}
 8001a7e:	4770      	bx	lr

08001a80 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001a80:	6943      	ldr	r3, [r0, #20]
 8001a82:	ea31 0303 	bics.w	r3, r1, r3
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001a86:	bf08      	it	eq
 8001a88:	0409      	lsleq	r1, r1, #16
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
 8001a8a:	6181      	str	r1, [r0, #24]
  }
}
 8001a8c:	4770      	bx	lr
 8001a8e:	bf00      	nop

08001a90 <HAL_RCC_OscConfig>:
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001a90:	2800      	cmp	r0, #0
 8001a92:	f000 8132 	beq.w	8001cfa <HAL_RCC_OscConfig+0x26a>
{
 8001a96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001a9a:	6803      	ldr	r3, [r0, #0]
 8001a9c:	07dd      	lsls	r5, r3, #31
{
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	4604      	mov	r4, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001aa2:	d52f      	bpl.n	8001b04 <HAL_RCC_OscConfig+0x74>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001aa4:	49ac      	ldr	r1, [pc, #688]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001aa6:	688a      	ldr	r2, [r1, #8]
 8001aa8:	f002 020c 	and.w	r2, r2, #12
 8001aac:	2a04      	cmp	r2, #4
 8001aae:	f000 80ea 	beq.w	8001c86 <HAL_RCC_OscConfig+0x1f6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001ab2:	688a      	ldr	r2, [r1, #8]
 8001ab4:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001ab8:	2a08      	cmp	r2, #8
 8001aba:	f000 80e0 	beq.w	8001c7e <HAL_RCC_OscConfig+0x1ee>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001abe:	6863      	ldr	r3, [r4, #4]
 8001ac0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ac4:	f000 80e9 	beq.w	8001c9a <HAL_RCC_OscConfig+0x20a>
 8001ac8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001acc:	f000 8154 	beq.w	8001d78 <HAL_RCC_OscConfig+0x2e8>
 8001ad0:	4da1      	ldr	r5, [pc, #644]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001ad2:	682a      	ldr	r2, [r5, #0]
 8001ad4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001ad8:	602a      	str	r2, [r5, #0]
 8001ada:	682a      	ldr	r2, [r5, #0]
 8001adc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001ae0:	602a      	str	r2, [r5, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	f040 80de 	bne.w	8001ca4 <HAL_RCC_OscConfig+0x214>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ae8:	f7ff fa88 	bl	8000ffc <HAL_GetTick>
 8001aec:	4606      	mov	r6, r0

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001aee:	e005      	b.n	8001afc <HAL_RCC_OscConfig+0x6c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001af0:	f7ff fa84 	bl	8000ffc <HAL_GetTick>
 8001af4:	1b80      	subs	r0, r0, r6
 8001af6:	2864      	cmp	r0, #100	; 0x64
 8001af8:	f200 80f2 	bhi.w	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001afc:	682b      	ldr	r3, [r5, #0]
 8001afe:	039b      	lsls	r3, r3, #14
 8001b00:	d4f6      	bmi.n	8001af0 <HAL_RCC_OscConfig+0x60>
 8001b02:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001b04:	079f      	lsls	r7, r3, #30
 8001b06:	d475      	bmi.n	8001bf4 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b08:	071a      	lsls	r2, r3, #28
 8001b0a:	d515      	bpl.n	8001b38 <HAL_RCC_OscConfig+0xa8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b0c:	6963      	ldr	r3, [r4, #20]
 8001b0e:	2b00      	cmp	r3, #0
 8001b10:	f000 80a5 	beq.w	8001c5e <HAL_RCC_OscConfig+0x1ce>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b14:	4b91      	ldr	r3, [pc, #580]	; (8001d5c <HAL_RCC_OscConfig+0x2cc>)

      /* Get Start Tick*/
      tickstart = HAL_GetTick();

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b16:	4d90      	ldr	r5, [pc, #576]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_ENABLE();
 8001b18:	2201      	movs	r2, #1
 8001b1a:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8001b1c:	f7ff fa6e 	bl	8000ffc <HAL_GetTick>
 8001b20:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b22:	e005      	b.n	8001b30 <HAL_RCC_OscConfig+0xa0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b24:	f7ff fa6a 	bl	8000ffc <HAL_GetTick>
 8001b28:	1b80      	subs	r0, r0, r6
 8001b2a:	2802      	cmp	r0, #2
 8001b2c:	f200 80d8 	bhi.w	8001ce0 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b30:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001b32:	079b      	lsls	r3, r3, #30
 8001b34:	d5f6      	bpl.n	8001b24 <HAL_RCC_OscConfig+0x94>
 8001b36:	6823      	ldr	r3, [r4, #0]
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b38:	0758      	lsls	r0, r3, #29
 8001b3a:	d53b      	bpl.n	8001bb4 <HAL_RCC_OscConfig+0x124>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b3c:	4a86      	ldr	r2, [pc, #536]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001b3e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001b40:	f013 5380 	ands.w	r3, r3, #268435456	; 0x10000000
 8001b44:	f040 80db 	bne.w	8001cfe <HAL_RCC_OscConfig+0x26e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b48:	9301      	str	r3, [sp, #4]
 8001b4a:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001b4c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001b50:	6413      	str	r3, [r2, #64]	; 0x40
 8001b52:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001b5c:	2601      	movs	r6, #1
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001b5e:	4d80      	ldr	r5, [pc, #512]	; (8001d60 <HAL_RCC_OscConfig+0x2d0>)
 8001b60:	682a      	ldr	r2, [r5, #0]
 8001b62:	05d1      	lsls	r1, r2, #23
 8001b64:	f140 80ac 	bpl.w	8001cc0 <HAL_RCC_OscConfig+0x230>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001b68:	68a3      	ldr	r3, [r4, #8]
 8001b6a:	2b01      	cmp	r3, #1
 8001b6c:	f000 80c9 	beq.w	8001d02 <HAL_RCC_OscConfig+0x272>
 8001b70:	2b05      	cmp	r3, #5
 8001b72:	f000 810b 	beq.w	8001d8c <HAL_RCC_OscConfig+0x2fc>
 8001b76:	4d78      	ldr	r5, [pc, #480]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001b78:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001b7a:	f022 0201 	bic.w	r2, r2, #1
 8001b7e:	672a      	str	r2, [r5, #112]	; 0x70
 8001b80:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8001b82:	f022 0204 	bic.w	r2, r2, #4
 8001b86:	672a      	str	r2, [r5, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	f040 80bf 	bne.w	8001d0c <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b8e:	f7ff fa35 	bl	8000ffc <HAL_GetTick>

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b92:	f241 3788 	movw	r7, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8001b96:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001b98:	e006      	b.n	8001ba8 <HAL_RCC_OscConfig+0x118>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001b9a:	f7ff fa2f 	bl	8000ffc <HAL_GetTick>
 8001b9e:	eba0 0008 	sub.w	r0, r0, r8
 8001ba2:	42b8      	cmp	r0, r7
 8001ba4:	f200 809c 	bhi.w	8001ce0 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001ba8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001baa:	0798      	lsls	r0, r3, #30
 8001bac:	d4f5      	bmi.n	8001b9a <HAL_RCC_OscConfig+0x10a>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001bae:	2e00      	cmp	r6, #0
 8001bb0:	f040 80dc 	bne.w	8001d6c <HAL_RCC_OscConfig+0x2dc>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001bb4:	69a2      	ldr	r2, [r4, #24]
 8001bb6:	b1ca      	cbz	r2, 8001bec <HAL_RCC_OscConfig+0x15c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001bb8:	4d67      	ldr	r5, [pc, #412]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001bba:	68a9      	ldr	r1, [r5, #8]
 8001bbc:	f001 010c 	and.w	r1, r1, #12
 8001bc0:	2908      	cmp	r1, #8
 8001bc2:	d048      	beq.n	8001c56 <HAL_RCC_OscConfig+0x1c6>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bc4:	2a02      	cmp	r2, #2
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc6:	4a67      	ldr	r2, [pc, #412]	; (8001d64 <HAL_RCC_OscConfig+0x2d4>)
 8001bc8:	f04f 0100 	mov.w	r1, #0
 8001bcc:	6011      	str	r1, [r2, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001bce:	f000 80e7 	beq.w	8001da0 <HAL_RCC_OscConfig+0x310>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd2:	f7ff fa13 	bl	8000ffc <HAL_GetTick>

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bd6:	462c      	mov	r4, r5
        tickstart = HAL_GetTick();
 8001bd8:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001bda:	e004      	b.n	8001be6 <HAL_RCC_OscConfig+0x156>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bdc:	f7ff fa0e 	bl	8000ffc <HAL_GetTick>
 8001be0:	1b40      	subs	r0, r0, r5
 8001be2:	2802      	cmp	r0, #2
 8001be4:	d87c      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001be6:	6823      	ldr	r3, [r4, #0]
 8001be8:	019b      	lsls	r3, r3, #6
 8001bea:	d4f7      	bmi.n	8001bdc <HAL_RCC_OscConfig+0x14c>
    else
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
 8001bec:	2000      	movs	r0, #0
}
 8001bee:	b002      	add	sp, #8
 8001bf0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001bf4:	4a58      	ldr	r2, [pc, #352]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001bf6:	6891      	ldr	r1, [r2, #8]
 8001bf8:	f011 0f0c 	tst.w	r1, #12
 8001bfc:	d024      	beq.n	8001c48 <HAL_RCC_OscConfig+0x1b8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001bfe:	6891      	ldr	r1, [r2, #8]
 8001c00:	f001 010c 	and.w	r1, r1, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001c04:	2908      	cmp	r1, #8
 8001c06:	d01c      	beq.n	8001c42 <HAL_RCC_OscConfig+0x1b2>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001c08:	68e3      	ldr	r3, [r4, #12]
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	f000 8092 	beq.w	8001d34 <HAL_RCC_OscConfig+0x2a4>
        __HAL_RCC_HSI_ENABLE();
 8001c10:	4b55      	ldr	r3, [pc, #340]	; (8001d68 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c12:	4d51      	ldr	r5, [pc, #324]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_ENABLE();
 8001c14:	2201      	movs	r2, #1
 8001c16:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8001c18:	f7ff f9f0 	bl	8000ffc <HAL_GetTick>
 8001c1c:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c1e:	e004      	b.n	8001c2a <HAL_RCC_OscConfig+0x19a>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001c20:	f7ff f9ec 	bl	8000ffc <HAL_GetTick>
 8001c24:	1b80      	subs	r0, r0, r6
 8001c26:	2802      	cmp	r0, #2
 8001c28:	d85a      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001c2a:	682b      	ldr	r3, [r5, #0]
 8001c2c:	0798      	lsls	r0, r3, #30
 8001c2e:	d5f7      	bpl.n	8001c20 <HAL_RCC_OscConfig+0x190>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001c30:	682b      	ldr	r3, [r5, #0]
 8001c32:	6922      	ldr	r2, [r4, #16]
 8001c34:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8001c38:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8001c3c:	602b      	str	r3, [r5, #0]
 8001c3e:	6823      	ldr	r3, [r4, #0]
 8001c40:	e762      	b.n	8001b08 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001c42:	6852      	ldr	r2, [r2, #4]
 8001c44:	0256      	lsls	r6, r2, #9
 8001c46:	d4df      	bmi.n	8001c08 <HAL_RCC_OscConfig+0x178>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001c48:	4a43      	ldr	r2, [pc, #268]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001c4a:	6812      	ldr	r2, [r2, #0]
 8001c4c:	0795      	lsls	r5, r2, #30
 8001c4e:	d54b      	bpl.n	8001ce8 <HAL_RCC_OscConfig+0x258>
 8001c50:	68e2      	ldr	r2, [r4, #12]
 8001c52:	2a01      	cmp	r2, #1
 8001c54:	d048      	beq.n	8001ce8 <HAL_RCC_OscConfig+0x258>
    return HAL_ERROR;
 8001c56:	2001      	movs	r0, #1
}
 8001c58:	b002      	add	sp, #8
 8001c5a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_LSI_DISABLE();
 8001c5e:	4a3f      	ldr	r2, [pc, #252]	; (8001d5c <HAL_RCC_OscConfig+0x2cc>)
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c60:	4d3d      	ldr	r5, [pc, #244]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
      __HAL_RCC_LSI_DISABLE();
 8001c62:	6013      	str	r3, [r2, #0]
      tickstart = HAL_GetTick();
 8001c64:	f7ff f9ca 	bl	8000ffc <HAL_GetTick>
 8001c68:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c6a:	e004      	b.n	8001c76 <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001c6c:	f7ff f9c6 	bl	8000ffc <HAL_GetTick>
 8001c70:	1b80      	subs	r0, r0, r6
 8001c72:	2802      	cmp	r0, #2
 8001c74:	d834      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001c76:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8001c78:	079f      	lsls	r7, r3, #30
 8001c7a:	d4f7      	bmi.n	8001c6c <HAL_RCC_OscConfig+0x1dc>
 8001c7c:	e75b      	b.n	8001b36 <HAL_RCC_OscConfig+0xa6>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001c7e:	684a      	ldr	r2, [r1, #4]
 8001c80:	0250      	lsls	r0, r2, #9
 8001c82:	f57f af1c 	bpl.w	8001abe <HAL_RCC_OscConfig+0x2e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001c86:	4a34      	ldr	r2, [pc, #208]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001c88:	6812      	ldr	r2, [r2, #0]
 8001c8a:	0391      	lsls	r1, r2, #14
 8001c8c:	f57f af3a 	bpl.w	8001b04 <HAL_RCC_OscConfig+0x74>
 8001c90:	6862      	ldr	r2, [r4, #4]
 8001c92:	2a00      	cmp	r2, #0
 8001c94:	f47f af36 	bne.w	8001b04 <HAL_RCC_OscConfig+0x74>
 8001c98:	e7dd      	b.n	8001c56 <HAL_RCC_OscConfig+0x1c6>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001c9a:	4a2f      	ldr	r2, [pc, #188]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001c9c:	6813      	ldr	r3, [r2, #0]
 8001c9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001ca2:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001ca4:	f7ff f9aa 	bl	8000ffc <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ca8:	4d2b      	ldr	r5, [pc, #172]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
        tickstart = HAL_GetTick();
 8001caa:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cac:	e004      	b.n	8001cb8 <HAL_RCC_OscConfig+0x228>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001cae:	f7ff f9a5 	bl	8000ffc <HAL_GetTick>
 8001cb2:	1b80      	subs	r0, r0, r6
 8001cb4:	2864      	cmp	r0, #100	; 0x64
 8001cb6:	d813      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cb8:	682b      	ldr	r3, [r5, #0]
 8001cba:	039a      	lsls	r2, r3, #14
 8001cbc:	d5f7      	bpl.n	8001cae <HAL_RCC_OscConfig+0x21e>
 8001cbe:	e720      	b.n	8001b02 <HAL_RCC_OscConfig+0x72>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001cc0:	682a      	ldr	r2, [r5, #0]
 8001cc2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001cc6:	602a      	str	r2, [r5, #0]
      tickstart = HAL_GetTick();
 8001cc8:	f7ff f998 	bl	8000ffc <HAL_GetTick>
 8001ccc:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001cce:	682b      	ldr	r3, [r5, #0]
 8001cd0:	05da      	lsls	r2, r3, #23
 8001cd2:	f53f af49 	bmi.w	8001b68 <HAL_RCC_OscConfig+0xd8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001cd6:	f7ff f991 	bl	8000ffc <HAL_GetTick>
 8001cda:	1bc0      	subs	r0, r0, r7
 8001cdc:	2802      	cmp	r0, #2
 8001cde:	d9f6      	bls.n	8001cce <HAL_RCC_OscConfig+0x23e>
            return HAL_TIMEOUT;
 8001ce0:	2003      	movs	r0, #3
}
 8001ce2:	b002      	add	sp, #8
 8001ce4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ce8:	491b      	ldr	r1, [pc, #108]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001cea:	6920      	ldr	r0, [r4, #16]
 8001cec:	680a      	ldr	r2, [r1, #0]
 8001cee:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 8001cf2:	ea42 02c0 	orr.w	r2, r2, r0, lsl #3
 8001cf6:	600a      	str	r2, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001cf8:	e706      	b.n	8001b08 <HAL_RCC_OscConfig+0x78>
    return HAL_ERROR;
 8001cfa:	2001      	movs	r0, #1
}
 8001cfc:	4770      	bx	lr
    FlagStatus       pwrclkchanged = RESET;
 8001cfe:	2600      	movs	r6, #0
 8001d00:	e72d      	b.n	8001b5e <HAL_RCC_OscConfig+0xce>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d02:	4a15      	ldr	r2, [pc, #84]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
 8001d04:	6f13      	ldr	r3, [r2, #112]	; 0x70
 8001d06:	f043 0301 	orr.w	r3, r3, #1
 8001d0a:	6713      	str	r3, [r2, #112]	; 0x70
      tickstart = HAL_GetTick();
 8001d0c:	f7ff f976 	bl	8000ffc <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d10:	4d11      	ldr	r5, [pc, #68]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
      tickstart = HAL_GetTick();
 8001d12:	4680      	mov	r8, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d14:	f241 3788 	movw	r7, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d18:	e005      	b.n	8001d26 <HAL_RCC_OscConfig+0x296>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001d1a:	f7ff f96f 	bl	8000ffc <HAL_GetTick>
 8001d1e:	eba0 0008 	sub.w	r0, r0, r8
 8001d22:	42b8      	cmp	r0, r7
 8001d24:	d8dc      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001d26:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8001d28:	079b      	lsls	r3, r3, #30
 8001d2a:	d5f6      	bpl.n	8001d1a <HAL_RCC_OscConfig+0x28a>
    if(pwrclkchanged == SET)
 8001d2c:	2e00      	cmp	r6, #0
 8001d2e:	f43f af41 	beq.w	8001bb4 <HAL_RCC_OscConfig+0x124>
 8001d32:	e01b      	b.n	8001d6c <HAL_RCC_OscConfig+0x2dc>
        __HAL_RCC_HSI_DISABLE();
 8001d34:	4a0c      	ldr	r2, [pc, #48]	; (8001d68 <HAL_RCC_OscConfig+0x2d8>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d36:	4d08      	ldr	r5, [pc, #32]	; (8001d58 <HAL_RCC_OscConfig+0x2c8>)
        __HAL_RCC_HSI_DISABLE();
 8001d38:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8001d3a:	f7ff f95f 	bl	8000ffc <HAL_GetTick>
 8001d3e:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d40:	e004      	b.n	8001d4c <HAL_RCC_OscConfig+0x2bc>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001d42:	f7ff f95b 	bl	8000ffc <HAL_GetTick>
 8001d46:	1b80      	subs	r0, r0, r6
 8001d48:	2802      	cmp	r0, #2
 8001d4a:	d8c9      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001d4c:	682b      	ldr	r3, [r5, #0]
 8001d4e:	0799      	lsls	r1, r3, #30
 8001d50:	d4f7      	bmi.n	8001d42 <HAL_RCC_OscConfig+0x2b2>
 8001d52:	6823      	ldr	r3, [r4, #0]
 8001d54:	e6d8      	b.n	8001b08 <HAL_RCC_OscConfig+0x78>
 8001d56:	bf00      	nop
 8001d58:	40023800 	.word	0x40023800
 8001d5c:	42470e80 	.word	0x42470e80
 8001d60:	40007000 	.word	0x40007000
 8001d64:	42470060 	.word	0x42470060
 8001d68:	42470000 	.word	0x42470000
      __HAL_RCC_PWR_CLK_DISABLE();
 8001d6c:	4a23      	ldr	r2, [pc, #140]	; (8001dfc <HAL_RCC_OscConfig+0x36c>)
 8001d6e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8001d70:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001d74:	6413      	str	r3, [r2, #64]	; 0x40
 8001d76:	e71d      	b.n	8001bb4 <HAL_RCC_OscConfig+0x124>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d78:	4b20      	ldr	r3, [pc, #128]	; (8001dfc <HAL_RCC_OscConfig+0x36c>)
 8001d7a:	681a      	ldr	r2, [r3, #0]
 8001d7c:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8001d80:	601a      	str	r2, [r3, #0]
 8001d82:	681a      	ldr	r2, [r3, #0]
 8001d84:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001d88:	601a      	str	r2, [r3, #0]
 8001d8a:	e78b      	b.n	8001ca4 <HAL_RCC_OscConfig+0x214>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001d8c:	4b1b      	ldr	r3, [pc, #108]	; (8001dfc <HAL_RCC_OscConfig+0x36c>)
 8001d8e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001d90:	f042 0204 	orr.w	r2, r2, #4
 8001d94:	671a      	str	r2, [r3, #112]	; 0x70
 8001d96:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8001d98:	f042 0201 	orr.w	r2, r2, #1
 8001d9c:	671a      	str	r2, [r3, #112]	; 0x70
 8001d9e:	e7b5      	b.n	8001d0c <HAL_RCC_OscConfig+0x27c>
        tickstart = HAL_GetTick();
 8001da0:	f7ff f92c 	bl	8000ffc <HAL_GetTick>
 8001da4:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da6:	e004      	b.n	8001db2 <HAL_RCC_OscConfig+0x322>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001da8:	f7ff f928 	bl	8000ffc <HAL_GetTick>
 8001dac:	1b80      	subs	r0, r0, r6
 8001dae:	2802      	cmp	r0, #2
 8001db0:	d896      	bhi.n	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001db2:	682b      	ldr	r3, [r5, #0]
 8001db4:	0199      	lsls	r1, r3, #6
 8001db6:	d4f7      	bmi.n	8001da8 <HAL_RCC_OscConfig+0x318>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001db8:	e9d4 3607 	ldrd	r3, r6, [r4, #28]
 8001dbc:	e9d4 0209 	ldrd	r0, r2, [r4, #36]	; 0x24
 8001dc0:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001dc2:	4c0e      	ldr	r4, [pc, #56]	; (8001dfc <HAL_RCC_OscConfig+0x36c>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dc4:	4333      	orrs	r3, r6
 8001dc6:	ea43 1380 	orr.w	r3, r3, r0, lsl #6
 8001dca:	0852      	lsrs	r2, r2, #1
 8001dcc:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
 8001dd0:	3a01      	subs	r2, #1
        __HAL_RCC_PLL_ENABLE();
 8001dd2:	490b      	ldr	r1, [pc, #44]	; (8001e00 <HAL_RCC_OscConfig+0x370>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dd4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
        __HAL_RCC_PLL_ENABLE();
 8001dd8:	2201      	movs	r2, #1
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001dda:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8001ddc:	600a      	str	r2, [r1, #0]
        tickstart = HAL_GetTick();
 8001dde:	f7ff f90d 	bl	8000ffc <HAL_GetTick>
 8001de2:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001de4:	e005      	b.n	8001df2 <HAL_RCC_OscConfig+0x362>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001de6:	f7ff f909 	bl	8000ffc <HAL_GetTick>
 8001dea:	1b40      	subs	r0, r0, r5
 8001dec:	2802      	cmp	r0, #2
 8001dee:	f63f af77 	bhi.w	8001ce0 <HAL_RCC_OscConfig+0x250>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001df2:	6823      	ldr	r3, [r4, #0]
 8001df4:	019a      	lsls	r2, r3, #6
 8001df6:	d5f6      	bpl.n	8001de6 <HAL_RCC_OscConfig+0x356>
 8001df8:	e6f8      	b.n	8001bec <HAL_RCC_OscConfig+0x15c>
 8001dfa:	bf00      	nop
 8001dfc:	40023800 	.word	0x40023800
 8001e00:	42470060 	.word	0x42470060

08001e04 <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e04:	4917      	ldr	r1, [pc, #92]	; (8001e64 <HAL_RCC_GetSysClockFreq+0x60>)
{
 8001e06:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001e08:	688b      	ldr	r3, [r1, #8]
 8001e0a:	f003 030c 	and.w	r3, r3, #12
 8001e0e:	2b04      	cmp	r3, #4
 8001e10:	d01b      	beq.n	8001e4a <HAL_RCC_GetSysClockFreq+0x46>
 8001e12:	2b08      	cmp	r3, #8
 8001e14:	d117      	bne.n	8001e46 <HAL_RCC_GetSysClockFreq+0x42>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e16:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e18:	684b      	ldr	r3, [r1, #4]
 8001e1a:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001e1e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001e22:	d114      	bne.n	8001e4e <HAL_RCC_GetSysClockFreq+0x4a>
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e24:	6849      	ldr	r1, [r1, #4]
 8001e26:	4810      	ldr	r0, [pc, #64]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x64>)
 8001e28:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8001e2c:	fba1 0100 	umull	r0, r1, r1, r0
 8001e30:	f7fe ff1a 	bl	8000c68 <__aeabi_uldivmod>
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001e34:	4b0b      	ldr	r3, [pc, #44]	; (8001e64 <HAL_RCC_GetSysClockFreq+0x60>)
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	005b      	lsls	r3, r3, #1

      sysclockfreq = pllvco/pllp;
 8001e40:	fbb0 f0f3 	udiv	r0, r0, r3
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8001e44:	bd08      	pop	{r3, pc}
      sysclockfreq = HSI_VALUE;
 8001e46:	4808      	ldr	r0, [pc, #32]	; (8001e68 <HAL_RCC_GetSysClockFreq+0x64>)
}
 8001e48:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8001e4a:	4808      	ldr	r0, [pc, #32]	; (8001e6c <HAL_RCC_GetSysClockFreq+0x68>)
}
 8001e4c:	bd08      	pop	{r3, pc}
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001e4e:	684b      	ldr	r3, [r1, #4]
 8001e50:	4806      	ldr	r0, [pc, #24]	; (8001e6c <HAL_RCC_GetSysClockFreq+0x68>)
 8001e52:	f3c3 1388 	ubfx	r3, r3, #6, #9
 8001e56:	fba3 0100 	umull	r0, r1, r3, r0
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	f7fe ff04 	bl	8000c68 <__aeabi_uldivmod>
 8001e60:	e7e8      	b.n	8001e34 <HAL_RCC_GetSysClockFreq+0x30>
 8001e62:	bf00      	nop
 8001e64:	40023800 	.word	0x40023800
 8001e68:	00f42400 	.word	0x00f42400
 8001e6c:	00b71b00 	.word	0x00b71b00

08001e70 <HAL_RCC_ClockConfig>:
  if(RCC_ClkInitStruct == NULL)
 8001e70:	b160      	cbz	r0, 8001e8c <HAL_RCC_ClockConfig+0x1c>
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e72:	4a48      	ldr	r2, [pc, #288]	; (8001f94 <HAL_RCC_ClockConfig+0x124>)
 8001e74:	6813      	ldr	r3, [r2, #0]
 8001e76:	f003 030f 	and.w	r3, r3, #15
 8001e7a:	428b      	cmp	r3, r1
 8001e7c:	d208      	bcs.n	8001e90 <HAL_RCC_ClockConfig+0x20>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e7e:	b2cb      	uxtb	r3, r1
 8001e80:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e82:	6813      	ldr	r3, [r2, #0]
 8001e84:	f003 030f 	and.w	r3, r3, #15
 8001e88:	428b      	cmp	r3, r1
 8001e8a:	d001      	beq.n	8001e90 <HAL_RCC_ClockConfig+0x20>
    return HAL_ERROR;
 8001e8c:	2001      	movs	r0, #1
}
 8001e8e:	4770      	bx	lr
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e90:	6803      	ldr	r3, [r0, #0]
{
 8001e92:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e96:	079d      	lsls	r5, r3, #30
 8001e98:	d514      	bpl.n	8001ec4 <HAL_RCC_ClockConfig+0x54>
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e9a:	075c      	lsls	r4, r3, #29
 8001e9c:	d504      	bpl.n	8001ea8 <HAL_RCC_ClockConfig+0x38>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e9e:	4c3e      	ldr	r4, [pc, #248]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001ea0:	68a2      	ldr	r2, [r4, #8]
 8001ea2:	f442 52e0 	orr.w	r2, r2, #7168	; 0x1c00
 8001ea6:	60a2      	str	r2, [r4, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ea8:	071a      	lsls	r2, r3, #28
 8001eaa:	d504      	bpl.n	8001eb6 <HAL_RCC_ClockConfig+0x46>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001eac:	4c3a      	ldr	r4, [pc, #232]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001eae:	68a2      	ldr	r2, [r4, #8]
 8001eb0:	f442 4260 	orr.w	r2, r2, #57344	; 0xe000
 8001eb4:	60a2      	str	r2, [r4, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001eb6:	4c38      	ldr	r4, [pc, #224]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001eb8:	6885      	ldr	r5, [r0, #8]
 8001eba:	68a2      	ldr	r2, [r4, #8]
 8001ebc:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8001ec0:	432a      	orrs	r2, r5
 8001ec2:	60a2      	str	r2, [r4, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ec4:	07df      	lsls	r7, r3, #31
 8001ec6:	4604      	mov	r4, r0
 8001ec8:	460d      	mov	r5, r1
 8001eca:	d522      	bpl.n	8001f12 <HAL_RCC_ClockConfig+0xa2>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ecc:	6842      	ldr	r2, [r0, #4]
 8001ece:	2a01      	cmp	r2, #1
 8001ed0:	d056      	beq.n	8001f80 <HAL_RCC_ClockConfig+0x110>
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ed2:	1e93      	subs	r3, r2, #2
 8001ed4:	2b01      	cmp	r3, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ed6:	4b30      	ldr	r3, [pc, #192]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001eda:	d958      	bls.n	8001f8e <HAL_RCC_ClockConfig+0x11e>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001edc:	0799      	lsls	r1, r3, #30
 8001ede:	d525      	bpl.n	8001f2c <HAL_RCC_ClockConfig+0xbc>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001ee0:	4e2d      	ldr	r6, [pc, #180]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001ee2:	68b3      	ldr	r3, [r6, #8]
 8001ee4:	f023 0303 	bic.w	r3, r3, #3
 8001ee8:	4313      	orrs	r3, r2
 8001eea:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8001eec:	f7ff f886 	bl	8000ffc <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef0:	f241 3788 	movw	r7, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001ef4:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ef6:	e005      	b.n	8001f04 <HAL_RCC_ClockConfig+0x94>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ef8:	f7ff f880 	bl	8000ffc <HAL_GetTick>
 8001efc:	eba0 0008 	sub.w	r0, r0, r8
 8001f00:	42b8      	cmp	r0, r7
 8001f02:	d842      	bhi.n	8001f8a <HAL_RCC_ClockConfig+0x11a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f04:	68b3      	ldr	r3, [r6, #8]
 8001f06:	6862      	ldr	r2, [r4, #4]
 8001f08:	f003 030c 	and.w	r3, r3, #12
 8001f0c:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8001f10:	d1f2      	bne.n	8001ef8 <HAL_RCC_ClockConfig+0x88>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f12:	4a20      	ldr	r2, [pc, #128]	; (8001f94 <HAL_RCC_ClockConfig+0x124>)
 8001f14:	6813      	ldr	r3, [r2, #0]
 8001f16:	f003 030f 	and.w	r3, r3, #15
 8001f1a:	42ab      	cmp	r3, r5
 8001f1c:	d909      	bls.n	8001f32 <HAL_RCC_ClockConfig+0xc2>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f1e:	b2eb      	uxtb	r3, r5
 8001f20:	7013      	strb	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f22:	6813      	ldr	r3, [r2, #0]
 8001f24:	f003 030f 	and.w	r3, r3, #15
 8001f28:	42ab      	cmp	r3, r5
 8001f2a:	d002      	beq.n	8001f32 <HAL_RCC_ClockConfig+0xc2>
    return HAL_ERROR;
 8001f2c:	2001      	movs	r0, #1
}
 8001f2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	075a      	lsls	r2, r3, #29
 8001f36:	d506      	bpl.n	8001f46 <HAL_RCC_ClockConfig+0xd6>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f38:	4917      	ldr	r1, [pc, #92]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001f3a:	68e0      	ldr	r0, [r4, #12]
 8001f3c:	688a      	ldr	r2, [r1, #8]
 8001f3e:	f422 52e0 	bic.w	r2, r2, #7168	; 0x1c00
 8001f42:	4302      	orrs	r2, r0
 8001f44:	608a      	str	r2, [r1, #8]
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f46:	071b      	lsls	r3, r3, #28
 8001f48:	d411      	bmi.n	8001f6e <HAL_RCC_ClockConfig+0xfe>
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f4a:	f7ff ff5b 	bl	8001e04 <HAL_RCC_GetSysClockFreq>
 8001f4e:	4b12      	ldr	r3, [pc, #72]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001f50:	4912      	ldr	r1, [pc, #72]	; (8001f9c <HAL_RCC_ClockConfig+0x12c>)
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	4a12      	ldr	r2, [pc, #72]	; (8001fa0 <HAL_RCC_ClockConfig+0x130>)
 8001f56:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8001f5a:	5ccb      	ldrb	r3, [r1, r3]
 8001f5c:	fa20 f303 	lsr.w	r3, r0, r3
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f60:	2000      	movs	r0, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001f62:	6013      	str	r3, [r2, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8001f64:	f7ff f800 	bl	8000f68 <HAL_InitTick>
  return HAL_OK;
 8001f68:	2000      	movs	r0, #0
}
 8001f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f6e:	4a0a      	ldr	r2, [pc, #40]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001f70:	6921      	ldr	r1, [r4, #16]
 8001f72:	6893      	ldr	r3, [r2, #8]
 8001f74:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8001f78:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8001f7c:	6093      	str	r3, [r2, #8]
 8001f7e:	e7e4      	b.n	8001f4a <HAL_RCC_ClockConfig+0xda>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f80:	4b05      	ldr	r3, [pc, #20]	; (8001f98 <HAL_RCC_ClockConfig+0x128>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	039e      	lsls	r6, r3, #14
 8001f86:	d4ab      	bmi.n	8001ee0 <HAL_RCC_ClockConfig+0x70>
 8001f88:	e7d0      	b.n	8001f2c <HAL_RCC_ClockConfig+0xbc>
        return HAL_TIMEOUT;
 8001f8a:	2003      	movs	r0, #3
 8001f8c:	e7ed      	b.n	8001f6a <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001f8e:	0198      	lsls	r0, r3, #6
 8001f90:	d4a6      	bmi.n	8001ee0 <HAL_RCC_ClockConfig+0x70>
 8001f92:	e7cb      	b.n	8001f2c <HAL_RCC_ClockConfig+0xbc>
 8001f94:	40023c00 	.word	0x40023c00
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	0800c118 	.word	0x0800c118
 8001fa0:	20000024 	.word	0x20000024

08001fa4 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fa4:	4b04      	ldr	r3, [pc, #16]	; (8001fb8 <HAL_RCC_GetPCLK1Freq+0x14>)
 8001fa6:	4a05      	ldr	r2, [pc, #20]	; (8001fbc <HAL_RCC_GetPCLK1Freq+0x18>)
 8001fa8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001faa:	4905      	ldr	r1, [pc, #20]	; (8001fc0 <HAL_RCC_GetPCLK1Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001fac:	f3c3 2382 	ubfx	r3, r3, #10, #3
 8001fb0:	6808      	ldr	r0, [r1, #0]
 8001fb2:	5cd3      	ldrb	r3, [r2, r3]
}
 8001fb4:	40d8      	lsrs	r0, r3
 8001fb6:	4770      	bx	lr
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	0800c128 	.word	0x0800c128
 8001fc0:	20000024 	.word	0x20000024

08001fc4 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fc4:	4b04      	ldr	r3, [pc, #16]	; (8001fd8 <HAL_RCC_GetPCLK2Freq+0x14>)
 8001fc6:	4a05      	ldr	r2, [pc, #20]	; (8001fdc <HAL_RCC_GetPCLK2Freq+0x18>)
 8001fc8:	689b      	ldr	r3, [r3, #8]
  return SystemCoreClock;
 8001fca:	4905      	ldr	r1, [pc, #20]	; (8001fe0 <HAL_RCC_GetPCLK2Freq+0x1c>)
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001fcc:	f3c3 3342 	ubfx	r3, r3, #13, #3
 8001fd0:	6808      	ldr	r0, [r1, #0]
 8001fd2:	5cd3      	ldrb	r3, [r2, r3]
}
 8001fd4:	40d8      	lsrs	r0, r3
 8001fd6:	4770      	bx	lr
 8001fd8:	40023800 	.word	0x40023800
 8001fdc:	0800c128 	.word	0x0800c128
 8001fe0:	20000024 	.word	0x20000024

08001fe4 <HAL_SPI_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001fe4:	2800      	cmp	r0, #0
 8001fe6:	d03b      	beq.n	8002060 <HAL_SPI_Init+0x7c>
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001fe8:	f890 2051 	ldrb.w	r2, [r0, #81]	; 0x51
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fec:	2300      	movs	r3, #0
{
 8001fee:	b570      	push	{r4, r5, r6, lr}
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ff0:	f002 01ff 	and.w	r1, r2, #255	; 0xff
 8001ff4:	4604      	mov	r4, r0
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ff6:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8001ff8:	b362      	cbz	r2, 8002054 <HAL_SPI_Init+0x70>
 8001ffa:	4618      	mov	r0, r3
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ffc:	e9d4 3501 	ldrd	r3, r5, [r4, #4]
 8002000:	e9d4 2103 	ldrd	r2, r1, [r4, #12]
 8002004:	432b      	orrs	r3, r5
 8002006:	4313      	orrs	r3, r2
 8002008:	6962      	ldr	r2, [r4, #20]
 800200a:	69e5      	ldr	r5, [r4, #28]
 800200c:	6a26      	ldr	r6, [r4, #32]
 800200e:	430b      	orrs	r3, r1
 8002010:	4313      	orrs	r3, r2
 8002012:	69a2      	ldr	r2, [r4, #24]
  __HAL_SPI_DISABLE(hspi);
 8002014:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002016:	432b      	orrs	r3, r5
  hspi->State = HAL_SPI_STATE_BUSY;
 8002018:	2502      	movs	r5, #2
 800201a:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800201e:	4333      	orrs	r3, r6
 8002020:	f402 7500 	and.w	r5, r2, #512	; 0x200
  __HAL_SPI_DISABLE(hspi);
 8002024:	680e      	ldr	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002026:	432b      	orrs	r3, r5
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002028:	0c12      	lsrs	r2, r2, #16
 800202a:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800202c:	f002 0204 	and.w	r2, r2, #4
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002030:	4303      	orrs	r3, r0
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002032:	432a      	orrs	r2, r5
  __HAL_SPI_DISABLE(hspi);
 8002034:	f026 0640 	bic.w	r6, r6, #64	; 0x40
 8002038:	600e      	str	r6, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800203a:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800203c:	604a      	str	r2, [r1, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800203e:	69cb      	ldr	r3, [r1, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002040:	2200      	movs	r2, #0
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002042:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  hspi->State     = HAL_SPI_STATE_READY;
 8002046:	2501      	movs	r5, #1
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002048:	61cb      	str	r3, [r1, #28]

  return HAL_OK;
 800204a:	4610      	mov	r0, r2
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800204c:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800204e:	f884 5051 	strb.w	r5, [r4, #81]	; 0x51
}
 8002052:	bd70      	pop	{r4, r5, r6, pc}
    hspi->Lock = HAL_UNLOCKED;
 8002054:	f880 1050 	strb.w	r1, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8002058:	f004 fbf4 	bl	8006844 <HAL_SPI_MspInit>
 800205c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800205e:	e7cd      	b.n	8001ffc <HAL_SPI_Init+0x18>
    return HAL_ERROR;
 8002060:	2001      	movs	r0, #1
}
 8002062:	4770      	bx	lr

08002064 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002064:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002068:	f890 4050 	ldrb.w	r4, [r0, #80]	; 0x50
 800206c:	2c01      	cmp	r4, #1
{
 800206e:	b082      	sub	sp, #8
  __HAL_LOCK(hspi);
 8002070:	f000 80aa 	beq.w	80021c8 <HAL_SPI_TransmitReceive+0x164>
 8002074:	461e      	mov	r6, r3
 8002076:	2301      	movs	r3, #1
 8002078:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
 800207c:	4604      	mov	r4, r0
 800207e:	4617      	mov	r7, r2
 8002080:	460d      	mov	r5, r1

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8002082:	f7fe ffbb 	bl	8000ffc <HAL_GetTick>
 8002086:	4680      	mov	r8, r0

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002088:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
  tmp_mode            = hspi->Init.Mode;
 800208c:	6863      	ldr	r3, [r4, #4]
  tmp_state           = hspi->State;
 800208e:	b2c0      	uxtb	r0, r0
  initial_TxXferCount = Size;

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8002090:	2801      	cmp	r0, #1
 8002092:	d011      	beq.n	80020b8 <HAL_SPI_TransmitReceive+0x54>
 8002094:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002098:	d009      	beq.n	80020ae <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    errorcode = HAL_BUSY;
 800209a:	2002      	movs	r0, #2
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
  }

error :
  hspi->State = HAL_SPI_STATE_READY;
 800209c:	2201      	movs	r2, #1
  __HAL_UNLOCK(hspi);
 800209e:	2300      	movs	r3, #0
  hspi->State = HAL_SPI_STATE_READY;
 80020a0:	f884 2051 	strb.w	r2, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80020a4:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
  return errorcode;
}
 80020a8:	b002      	add	sp, #8
 80020aa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80020ae:	68a2      	ldr	r2, [r4, #8]
 80020b0:	2a00      	cmp	r2, #0
 80020b2:	d1f2      	bne.n	800209a <HAL_SPI_TransmitReceive+0x36>
 80020b4:	2804      	cmp	r0, #4
 80020b6:	d1f0      	bne.n	800209a <HAL_SPI_TransmitReceive+0x36>
  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80020b8:	2d00      	cmp	r5, #0
 80020ba:	f000 8089 	beq.w	80021d0 <HAL_SPI_TransmitReceive+0x16c>
 80020be:	2f00      	cmp	r7, #0
 80020c0:	f000 8086 	beq.w	80021d0 <HAL_SPI_TransmitReceive+0x16c>
 80020c4:	2e00      	cmp	r6, #0
 80020c6:	f000 8083 	beq.w	80021d0 <HAL_SPI_TransmitReceive+0x16c>
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020ca:	f894 2051 	ldrb.w	r2, [r4, #81]	; 0x51
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020ce:	6820      	ldr	r0, [r4, #0]
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80020d0:	63a7      	str	r7, [r4, #56]	; 0x38
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80020d2:	2a04      	cmp	r2, #4
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80020d4:	bf1c      	itt	ne
 80020d6:	2205      	movne	r2, #5
 80020d8:	f884 2051 	strbne.w	r2, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80020dc:	2200      	movs	r2, #0
 80020de:	6562      	str	r2, [r4, #84]	; 0x54
  hspi->RxXferCount = Size;
 80020e0:	87e6      	strh	r6, [r4, #62]	; 0x3e
  hspi->TxXferCount = Size;
 80020e2:	86e6      	strh	r6, [r4, #54]	; 0x36
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020e4:	6801      	ldr	r1, [r0, #0]
  hspi->RxXferSize  = Size;
 80020e6:	87a6      	strh	r6, [r4, #60]	; 0x3c
  hspi->TxISR       = NULL;
 80020e8:	e9c4 2210 	strd	r2, r2, [r4, #64]	; 0x40
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020ec:	064a      	lsls	r2, r1, #25
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80020ee:	6325      	str	r5, [r4, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80020f0:	86a6      	strh	r6, [r4, #52]	; 0x34
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80020f2:	d403      	bmi.n	80020fc <HAL_SPI_TransmitReceive+0x98>
    __HAL_SPI_ENABLE(hspi);
 80020f4:	6802      	ldr	r2, [r0, #0]
 80020f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80020fa:	6002      	str	r2, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80020fc:	68e2      	ldr	r2, [r4, #12]
 80020fe:	f5b2 6f00 	cmp.w	r2, #2048	; 0x800
 8002102:	f000 809d 	beq.w	8002240 <HAL_SPI_TransmitReceive+0x1dc>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002106:	2b00      	cmp	r3, #0
 8002108:	f000 8102 	beq.w	8002310 <HAL_SPI_TransmitReceive+0x2ac>
 800210c:	2e01      	cmp	r6, #1
 800210e:	f000 80ff 	beq.w	8002310 <HAL_SPI_TransmitReceive+0x2ac>
 8002112:	9b08      	ldr	r3, [sp, #32]
 8002114:	3301      	adds	r3, #1
        txallowed = 1U;
 8002116:	f04f 0501 	mov.w	r5, #1
 800211a:	d027      	beq.n	800216c <HAL_SPI_TransmitReceive+0x108>
 800211c:	e05a      	b.n	80021d4 <HAL_SPI_TransmitReceive+0x170>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800211e:	6823      	ldr	r3, [r4, #0]
 8002120:	689a      	ldr	r2, [r3, #8]
 8002122:	0792      	lsls	r2, r2, #30
 8002124:	d50f      	bpl.n	8002146 <HAL_SPI_TransmitReceive+0xe2>
 8002126:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 8002128:	b292      	uxth	r2, r2
 800212a:	b162      	cbz	r2, 8002146 <HAL_SPI_TransmitReceive+0xe2>
 800212c:	b15d      	cbz	r5, 8002146 <HAL_SPI_TransmitReceive+0xe2>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800212e:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8002130:	7812      	ldrb	r2, [r2, #0]
 8002132:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 8002134:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8002136:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002138:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 800213a:	3a01      	subs	r2, #1
 800213c:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 800213e:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8002140:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8002142:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 8002144:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002146:	689a      	ldr	r2, [r3, #8]
 8002148:	07d7      	lsls	r7, r2, #31
 800214a:	d50d      	bpl.n	8002168 <HAL_SPI_TransmitReceive+0x104>
 800214c:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 800214e:	b292      	uxth	r2, r2
 8002150:	b152      	cbz	r2, 8002168 <HAL_SPI_TransmitReceive+0x104>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002152:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002154:	68db      	ldr	r3, [r3, #12]
 8002156:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 8002158:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800215a:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 800215c:	3b01      	subs	r3, #1
 800215e:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8002160:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8002162:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8002164:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 8002166:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002168:	f7fe ff48 	bl	8000ffc <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800216c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800216e:	b29b      	uxth	r3, r3
 8002170:	2b00      	cmp	r3, #0
 8002172:	d1d4      	bne.n	800211e <HAL_SPI_TransmitReceive+0xba>
 8002174:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 8002176:	b29b      	uxth	r3, r3
 8002178:	2b00      	cmp	r3, #0
 800217a:	d1d0      	bne.n	800211e <HAL_SPI_TransmitReceive+0xba>
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800217c:	4b90      	ldr	r3, [pc, #576]	; (80023c0 <HAL_SPI_TransmitReceive+0x35c>)
 800217e:	4a91      	ldr	r2, [pc, #580]	; (80023c4 <HAL_SPI_TransmitReceive+0x360>)
 8002180:	681b      	ldr	r3, [r3, #0]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002182:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002184:	fba2 2303 	umull	r2, r3, r2, r3
 8002188:	0d5b      	lsrs	r3, r3, #21
 800218a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800218e:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002192:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002196:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002198:	d107      	bne.n	80021aa <HAL_SPI_TransmitReceive+0x146>
 800219a:	e0ce      	b.n	800233a <HAL_SPI_TransmitReceive+0x2d6>
    {
      if (count == 0U)
      {
        break;
      }
      count--;
 800219c:	9b01      	ldr	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800219e:	6822      	ldr	r2, [r4, #0]
      count--;
 80021a0:	3b01      	subs	r3, #1
 80021a2:	9301      	str	r3, [sp, #4]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80021a4:	6893      	ldr	r3, [r2, #8]
 80021a6:	061b      	lsls	r3, r3, #24
 80021a8:	d502      	bpl.n	80021b0 <HAL_SPI_TransmitReceive+0x14c>
      if (count == 0U)
 80021aa:	9b01      	ldr	r3, [sp, #4]
 80021ac:	2b00      	cmp	r3, #0
 80021ae:	d1f5      	bne.n	800219c <HAL_SPI_TransmitReceive+0x138>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80021b0:	68a0      	ldr	r0, [r4, #8]
 80021b2:	2800      	cmp	r0, #0
 80021b4:	f040 80bf 	bne.w	8002336 <HAL_SPI_TransmitReceive+0x2d2>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	9000      	str	r0, [sp, #0]
 80021bc:	68da      	ldr	r2, [r3, #12]
 80021be:	9200      	str	r2, [sp, #0]
 80021c0:	689b      	ldr	r3, [r3, #8]
 80021c2:	9300      	str	r3, [sp, #0]
 80021c4:	9b00      	ldr	r3, [sp, #0]
 80021c6:	e769      	b.n	800209c <HAL_SPI_TransmitReceive+0x38>
  __HAL_LOCK(hspi);
 80021c8:	2002      	movs	r0, #2
}
 80021ca:	b002      	add	sp, #8
 80021cc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    errorcode = HAL_ERROR;
 80021d0:	2001      	movs	r0, #1
 80021d2:	e763      	b.n	800209c <HAL_SPI_TransmitReceive+0x38>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80021d4:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80021d6:	b29b      	uxth	r3, r3
 80021d8:	b923      	cbnz	r3, 80021e4 <HAL_SPI_TransmitReceive+0x180>
 80021da:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80021dc:	b29b      	uxth	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	f000 80b0 	beq.w	8002344 <HAL_SPI_TransmitReceive+0x2e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80021e4:	6823      	ldr	r3, [r4, #0]
 80021e6:	689a      	ldr	r2, [r3, #8]
 80021e8:	0796      	lsls	r6, r2, #30
 80021ea:	d50f      	bpl.n	800220c <HAL_SPI_TransmitReceive+0x1a8>
 80021ec:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80021ee:	b292      	uxth	r2, r2
 80021f0:	b162      	cbz	r2, 800220c <HAL_SPI_TransmitReceive+0x1a8>
 80021f2:	b15d      	cbz	r5, 800220c <HAL_SPI_TransmitReceive+0x1a8>
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80021f4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80021f6:	7812      	ldrb	r2, [r2, #0]
 80021f8:	731a      	strb	r2, [r3, #12]
        hspi->TxXferCount--;
 80021fa:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 80021fc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80021fe:	6823      	ldr	r3, [r4, #0]
        hspi->TxXferCount--;
 8002200:	3a01      	subs	r2, #1
 8002202:	b292      	uxth	r2, r2
        hspi->pTxBuffPtr++;
 8002204:	3101      	adds	r1, #1
        hspi->TxXferCount--;
 8002206:	86e2      	strh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr++;
 8002208:	6321      	str	r1, [r4, #48]	; 0x30
        txallowed = 0U;
 800220a:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800220c:	689a      	ldr	r2, [r3, #8]
 800220e:	07d0      	lsls	r0, r2, #31
 8002210:	d50d      	bpl.n	800222e <HAL_SPI_TransmitReceive+0x1ca>
 8002212:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002214:	b292      	uxth	r2, r2
 8002216:	b152      	cbz	r2, 800222e <HAL_SPI_TransmitReceive+0x1ca>
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002218:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	7013      	strb	r3, [r2, #0]
        hspi->RxXferCount--;
 800221e:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 8002220:	6ba2      	ldr	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002222:	3b01      	subs	r3, #1
 8002224:	b29b      	uxth	r3, r3
        hspi->pRxBuffPtr++;
 8002226:	3201      	adds	r2, #1
        hspi->RxXferCount--;
 8002228:	87e3      	strh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr++;
 800222a:	63a2      	str	r2, [r4, #56]	; 0x38
        txallowed = 1U;
 800222c:	2501      	movs	r5, #1
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800222e:	f7fe fee5 	bl	8000ffc <HAL_GetTick>
 8002232:	9b08      	ldr	r3, [sp, #32]
 8002234:	eba0 0008 	sub.w	r0, r0, r8
 8002238:	4283      	cmp	r3, r0
 800223a:	d8cb      	bhi.n	80021d4 <HAL_SPI_TransmitReceive+0x170>
        errorcode = HAL_TIMEOUT;
 800223c:	2003      	movs	r0, #3
 800223e:	e72d      	b.n	800209c <HAL_SPI_TransmitReceive+0x38>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8002240:	2b00      	cmp	r3, #0
 8002242:	d06f      	beq.n	8002324 <HAL_SPI_TransmitReceive+0x2c0>
 8002244:	2e01      	cmp	r6, #1
 8002246:	d06d      	beq.n	8002324 <HAL_SPI_TransmitReceive+0x2c0>
 8002248:	9b08      	ldr	r3, [sp, #32]
 800224a:	3301      	adds	r3, #1
{
 800224c:	f04f 0501 	mov.w	r5, #1
 8002250:	d024      	beq.n	800229c <HAL_SPI_TransmitReceive+0x238>
 8002252:	e02c      	b.n	80022ae <HAL_SPI_TransmitReceive+0x24a>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002254:	6823      	ldr	r3, [r4, #0]
 8002256:	689a      	ldr	r2, [r3, #8]
 8002258:	0797      	lsls	r7, r2, #30
 800225a:	d50d      	bpl.n	8002278 <HAL_SPI_TransmitReceive+0x214>
 800225c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 800225e:	b292      	uxth	r2, r2
 8002260:	b152      	cbz	r2, 8002278 <HAL_SPI_TransmitReceive+0x214>
 8002262:	b14d      	cbz	r5, 8002278 <HAL_SPI_TransmitReceive+0x214>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002264:	6b21      	ldr	r1, [r4, #48]	; 0x30
 8002266:	f831 2b02 	ldrh.w	r2, [r1], #2
 800226a:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 800226c:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800226e:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8002270:	3a01      	subs	r2, #1
 8002272:	b292      	uxth	r2, r2
 8002274:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 8002276:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	07d6      	lsls	r6, r2, #31
 800227c:	d50c      	bpl.n	8002298 <HAL_SPI_TransmitReceive+0x234>
 800227e:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 8002280:	b292      	uxth	r2, r2
 8002282:	b14a      	cbz	r2, 8002298 <HAL_SPI_TransmitReceive+0x234>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002284:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 8002286:	68db      	ldr	r3, [r3, #12]
 8002288:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 800228c:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800228e:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 8002290:	3b01      	subs	r3, #1
 8002292:	b29b      	uxth	r3, r3
 8002294:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 8002296:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002298:	f7fe feb0 	bl	8000ffc <HAL_GetTick>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800229c:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 800229e:	b29b      	uxth	r3, r3
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d1d7      	bne.n	8002254 <HAL_SPI_TransmitReceive+0x1f0>
 80022a4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022a6:	b29b      	uxth	r3, r3
 80022a8:	2b00      	cmp	r3, #0
 80022aa:	d1d3      	bne.n	8002254 <HAL_SPI_TransmitReceive+0x1f0>
 80022ac:	e766      	b.n	800217c <HAL_SPI_TransmitReceive+0x118>
 80022ae:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	b91b      	cbnz	r3, 80022bc <HAL_SPI_TransmitReceive+0x258>
 80022b4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
 80022b6:	b29b      	uxth	r3, r3
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d043      	beq.n	8002344 <HAL_SPI_TransmitReceive+0x2e0>
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80022bc:	6823      	ldr	r3, [r4, #0]
 80022be:	689a      	ldr	r2, [r3, #8]
 80022c0:	0790      	lsls	r0, r2, #30
 80022c2:	d50d      	bpl.n	80022e0 <HAL_SPI_TransmitReceive+0x27c>
 80022c4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
 80022c6:	b292      	uxth	r2, r2
 80022c8:	b152      	cbz	r2, 80022e0 <HAL_SPI_TransmitReceive+0x27c>
 80022ca:	b14d      	cbz	r5, 80022e0 <HAL_SPI_TransmitReceive+0x27c>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80022cc:	6b21      	ldr	r1, [r4, #48]	; 0x30
 80022ce:	f831 2b02 	ldrh.w	r2, [r1], #2
 80022d2:	60da      	str	r2, [r3, #12]
        hspi->TxXferCount--;
 80022d4:	8ee2      	ldrh	r2, [r4, #54]	; 0x36
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80022d6:	6321      	str	r1, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 80022d8:	3a01      	subs	r2, #1
 80022da:	b292      	uxth	r2, r2
 80022dc:	86e2      	strh	r2, [r4, #54]	; 0x36
        txallowed = 0U;
 80022de:	2500      	movs	r5, #0
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80022e0:	689a      	ldr	r2, [r3, #8]
 80022e2:	07d1      	lsls	r1, r2, #31
 80022e4:	d50c      	bpl.n	8002300 <HAL_SPI_TransmitReceive+0x29c>
 80022e6:	8fe2      	ldrh	r2, [r4, #62]	; 0x3e
 80022e8:	b292      	uxth	r2, r2
 80022ea:	b14a      	cbz	r2, 8002300 <HAL_SPI_TransmitReceive+0x29c>
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80022ec:	6ba2      	ldr	r2, [r4, #56]	; 0x38
 80022ee:	68db      	ldr	r3, [r3, #12]
 80022f0:	f822 3b02 	strh.w	r3, [r2], #2
        hspi->RxXferCount--;
 80022f4:	8fe3      	ldrh	r3, [r4, #62]	; 0x3e
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80022f6:	63a2      	str	r2, [r4, #56]	; 0x38
        hspi->RxXferCount--;
 80022f8:	3b01      	subs	r3, #1
 80022fa:	b29b      	uxth	r3, r3
 80022fc:	87e3      	strh	r3, [r4, #62]	; 0x3e
        txallowed = 1U;
 80022fe:	2501      	movs	r5, #1
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002300:	f7fe fe7c 	bl	8000ffc <HAL_GetTick>
 8002304:	9b08      	ldr	r3, [sp, #32]
 8002306:	eba0 0008 	sub.w	r0, r0, r8
 800230a:	4283      	cmp	r3, r0
 800230c:	d8cf      	bhi.n	80022ae <HAL_SPI_TransmitReceive+0x24a>
 800230e:	e795      	b.n	800223c <HAL_SPI_TransmitReceive+0x1d8>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8002310:	782b      	ldrb	r3, [r5, #0]
 8002312:	7303      	strb	r3, [r0, #12]
      hspi->TxXferCount--;
 8002314:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002316:	6b22      	ldr	r2, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 8002318:	3b01      	subs	r3, #1
 800231a:	b29b      	uxth	r3, r3
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800231c:	3201      	adds	r2, #1
      hspi->TxXferCount--;
 800231e:	86e3      	strh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8002320:	6322      	str	r2, [r4, #48]	; 0x30
 8002322:	e6f6      	b.n	8002112 <HAL_SPI_TransmitReceive+0xae>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8002324:	f835 3b02 	ldrh.w	r3, [r5], #2
 8002328:	60c3      	str	r3, [r0, #12]
      hspi->TxXferCount--;
 800232a:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800232c:	6325      	str	r5, [r4, #48]	; 0x30
      hspi->TxXferCount--;
 800232e:	3b01      	subs	r3, #1
 8002330:	b29b      	uxth	r3, r3
 8002332:	86e3      	strh	r3, [r4, #54]	; 0x36
 8002334:	e788      	b.n	8002248 <HAL_SPI_TransmitReceive+0x1e4>
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002336:	2000      	movs	r0, #0
 8002338:	e6b0      	b.n	800209c <HAL_SPI_TransmitReceive+0x38>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800233a:	6822      	ldr	r2, [r4, #0]
 800233c:	6893      	ldr	r3, [r2, #8]
 800233e:	0619      	lsls	r1, r3, #24
 8002340:	d4fc      	bmi.n	800233c <HAL_SPI_TransmitReceive+0x2d8>
 8002342:	e735      	b.n	80021b0 <HAL_SPI_TransmitReceive+0x14c>
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002344:	4b1e      	ldr	r3, [pc, #120]	; (80023c0 <HAL_SPI_TransmitReceive+0x35c>)
 8002346:	4a1f      	ldr	r2, [pc, #124]	; (80023c4 <HAL_SPI_TransmitReceive+0x360>)
 8002348:	681b      	ldr	r3, [r3, #0]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800234a:	6861      	ldr	r1, [r4, #4]
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800234c:	fba2 2303 	umull	r2, r3, r2, r3
 8002350:	0d5b      	lsrs	r3, r3, #21
 8002352:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002356:	fb02 f303 	mul.w	r3, r2, r3
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800235a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800235e:	9301      	str	r3, [sp, #4]
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002360:	f47f af23 	bne.w	80021aa <HAL_SPI_TransmitReceive+0x146>
 8002364:	9b08      	ldr	r3, [sp, #32]
 8002366:	e006      	b.n	8002376 <HAL_SPI_TransmitReceive+0x312>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002368:	f7fe fe48 	bl	8000ffc <HAL_GetTick>
 800236c:	9b08      	ldr	r3, [sp, #32]
 800236e:	eba0 0008 	sub.w	r0, r0, r8
 8002372:	4283      	cmp	r3, r0
 8002374:	d906      	bls.n	8002384 <HAL_SPI_TransmitReceive+0x320>
 8002376:	3301      	adds	r3, #1
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002378:	6822      	ldr	r2, [r4, #0]
 800237a:	d0df      	beq.n	800233c <HAL_SPI_TransmitReceive+0x2d8>
 800237c:	6893      	ldr	r3, [r2, #8]
 800237e:	061a      	lsls	r2, r3, #24
 8002380:	d4f2      	bmi.n	8002368 <HAL_SPI_TransmitReceive+0x304>
 8002382:	e715      	b.n	80021b0 <HAL_SPI_TransmitReceive+0x14c>
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002384:	e9d4 3100 	ldrd	r3, r1, [r4]
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002388:	685a      	ldr	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800238a:	f5b1 7f82 	cmp.w	r1, #260	; 0x104
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800238e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002392:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002394:	d018      	beq.n	80023c8 <HAL_SPI_TransmitReceive+0x364>
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002396:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002398:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 800239c:	d107      	bne.n	80023ae <HAL_SPI_TransmitReceive+0x34a>
          SPI_RESET_CRC(hspi);
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023a4:	601a      	str	r2, [r3, #0]
 80023a6:	681a      	ldr	r2, [r3, #0]
 80023a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023ac:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 80023ae:	2001      	movs	r0, #1
 80023b0:	f884 0051 	strb.w	r0, [r4, #81]	; 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023b4:	6d63      	ldr	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023b6:	2220      	movs	r2, #32
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80023b8:	4313      	orrs	r3, r2
 80023ba:	6563      	str	r3, [r4, #84]	; 0x54
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80023bc:	6562      	str	r2, [r4, #84]	; 0x54
 80023be:	e66d      	b.n	800209c <HAL_SPI_TransmitReceive+0x38>
 80023c0:	20000024 	.word	0x20000024
 80023c4:	165e9f81 	.word	0x165e9f81
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80023c8:	68a2      	ldr	r2, [r4, #8]
 80023ca:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 80023ce:	d002      	beq.n	80023d6 <HAL_SPI_TransmitReceive+0x372>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80023d0:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 80023d4:	d1df      	bne.n	8002396 <HAL_SPI_TransmitReceive+0x332>
          __HAL_SPI_DISABLE(hspi);
 80023d6:	681a      	ldr	r2, [r3, #0]
 80023d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80023dc:	601a      	str	r2, [r3, #0]
 80023de:	e7da      	b.n	8002396 <HAL_SPI_TransmitReceive+0x332>

080023e0 <HAL_TIM_Base_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023e0:	2800      	cmp	r0, #0
 80023e2:	d05c      	beq.n	800249e <HAL_TIM_Base_Init+0xbe>
{
 80023e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023e6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80023ea:	4604      	mov	r4, r0
 80023ec:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80023f0:	b3bb      	cbz	r3, 8002462 <HAL_TIM_Base_Init+0x82>

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023f2:	6822      	ldr	r2, [r4, #0]
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023f4:	4e3a      	ldr	r6, [pc, #232]	; (80024e0 <HAL_TIM_Base_Init+0x100>)
 80023f6:	69a5      	ldr	r5, [r4, #24]
 80023f8:	68e0      	ldr	r0, [r4, #12]
 80023fa:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 80023fc:	2302      	movs	r3, #2
 80023fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002402:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 8002404:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002406:	d04c      	beq.n	80024a2 <HAL_TIM_Base_Init+0xc2>
 8002408:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 800240c:	d058      	beq.n	80024c0 <HAL_TIM_Base_Init+0xe0>
 800240e:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 8002412:	42b2      	cmp	r2, r6
 8002414:	d02a      	beq.n	800246c <HAL_TIM_Base_Init+0x8c>
 8002416:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800241a:	42b2      	cmp	r2, r6
 800241c:	d026      	beq.n	800246c <HAL_TIM_Base_Init+0x8c>
 800241e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002422:	42b2      	cmp	r2, r6
 8002424:	d022      	beq.n	800246c <HAL_TIM_Base_Init+0x8c>
 8002426:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 800242a:	42b2      	cmp	r2, r6
 800242c:	d01e      	beq.n	800246c <HAL_TIM_Base_Init+0x8c>
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800242e:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 8002432:	42b2      	cmp	r2, r6
 8002434:	d013      	beq.n	800245e <HAL_TIM_Base_Init+0x7e>
 8002436:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800243a:	42b2      	cmp	r2, r6
 800243c:	d00f      	beq.n	800245e <HAL_TIM_Base_Init+0x7e>
 800243e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002442:	42b2      	cmp	r2, r6
 8002444:	d00b      	beq.n	800245e <HAL_TIM_Base_Init+0x7e>
 8002446:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 800244a:	42b2      	cmp	r2, r6
 800244c:	d007      	beq.n	800245e <HAL_TIM_Base_Init+0x7e>
 800244e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002452:	42b2      	cmp	r2, r6
 8002454:	d003      	beq.n	800245e <HAL_TIM_Base_Init+0x7e>
 8002456:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800245a:	42b2      	cmp	r2, r6
 800245c:	d138      	bne.n	80024d0 <HAL_TIM_Base_Init+0xf0>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800245e:	6926      	ldr	r6, [r4, #16]
 8002460:	e033      	b.n	80024ca <HAL_TIM_Base_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 8002462:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8002466:	f004 fef7 	bl	8007258 <HAL_TIM_Base_MspInit>
 800246a:	e7c2      	b.n	80023f2 <HAL_TIM_Base_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 800246c:	68a6      	ldr	r6, [r4, #8]
  TIMx->ARR = (uint32_t)Structure->Period ;

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800246e:	4f1d      	ldr	r7, [pc, #116]	; (80024e4 <HAL_TIM_Base_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002470:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8002474:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002476:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 8002478:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800247c:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800247e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002482:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002484:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 8002486:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002488:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 800248a:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800248c:	d101      	bne.n	8002492 <HAL_TIM_Base_Init+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800248e:	6963      	ldr	r3, [r4, #20]
 8002490:	6313      	str	r3, [r2, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002492:	2301      	movs	r3, #1
 8002494:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 8002496:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8002498:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800249c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 800249e:	2001      	movs	r0, #1
}
 80024a0:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80024a2:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024a4:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80024aa:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ac:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024b0:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024b2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024b6:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80024b8:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024ba:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80024bc:	6291      	str	r1, [r2, #40]	; 0x28
 80024be:	e7e6      	b.n	800248e <HAL_TIM_Base_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 80024c0:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024c2:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80024c4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80024c8:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80024ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80024ce:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80024d0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80024d4:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80024d6:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80024d8:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80024da:	6291      	str	r1, [r2, #40]	; 0x28
 80024dc:	e7d9      	b.n	8002492 <HAL_TIM_Base_Init+0xb2>
 80024de:	bf00      	nop
 80024e0:	40010000 	.word	0x40010000
 80024e4:	40010400 	.word	0x40010400

080024e8 <HAL_TIM_Base_Start_IT>:
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80024e8:	6803      	ldr	r3, [r0, #0]
 80024ea:	68da      	ldr	r2, [r3, #12]
 80024ec:	f042 0201 	orr.w	r2, r2, #1
 80024f0:	60da      	str	r2, [r3, #12]
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024f2:	689a      	ldr	r2, [r3, #8]
 80024f4:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024f8:	2a06      	cmp	r2, #6
 80024fa:	d003      	beq.n	8002504 <HAL_TIM_Base_Start_IT+0x1c>
    __HAL_TIM_ENABLE(htim);
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	f042 0201 	orr.w	r2, r2, #1
 8002502:	601a      	str	r2, [r3, #0]
}
 8002504:	2000      	movs	r0, #0
 8002506:	4770      	bx	lr

08002508 <HAL_TIM_PWM_Init>:
  if (htim == NULL)
 8002508:	2800      	cmp	r0, #0
 800250a:	d05c      	beq.n	80025c6 <HAL_TIM_PWM_Init+0xbe>
{
 800250c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (htim->State == HAL_TIM_STATE_RESET)
 800250e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002512:	4604      	mov	r4, r0
 8002514:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002518:	b3bb      	cbz	r3, 800258a <HAL_TIM_PWM_Init+0x82>
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800251a:	6822      	ldr	r2, [r4, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800251c:	4e3a      	ldr	r6, [pc, #232]	; (8002608 <HAL_TIM_PWM_Init+0x100>)
 800251e:	69a5      	ldr	r5, [r4, #24]
 8002520:	68e0      	ldr	r0, [r4, #12]
 8002522:	6861      	ldr	r1, [r4, #4]
  htim->State = HAL_TIM_STATE_BUSY;
 8002524:	2302      	movs	r3, #2
 8002526:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800252a:	42b2      	cmp	r2, r6
  tmpcr1 = TIMx->CR1;
 800252c:	6813      	ldr	r3, [r2, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800252e:	d04c      	beq.n	80025ca <HAL_TIM_PWM_Init+0xc2>
 8002530:	f1b2 4f80 	cmp.w	r2, #1073741824	; 0x40000000
 8002534:	d058      	beq.n	80025e8 <HAL_TIM_PWM_Init+0xe0>
 8002536:	f5a6 467c 	sub.w	r6, r6, #64512	; 0xfc00
 800253a:	42b2      	cmp	r2, r6
 800253c:	d02a      	beq.n	8002594 <HAL_TIM_PWM_Init+0x8c>
 800253e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002542:	42b2      	cmp	r2, r6
 8002544:	d026      	beq.n	8002594 <HAL_TIM_PWM_Init+0x8c>
 8002546:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800254a:	42b2      	cmp	r2, r6
 800254c:	d022      	beq.n	8002594 <HAL_TIM_PWM_Init+0x8c>
 800254e:	f506 4678 	add.w	r6, r6, #63488	; 0xf800
 8002552:	42b2      	cmp	r2, r6
 8002554:	d01e      	beq.n	8002594 <HAL_TIM_PWM_Init+0x8c>
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002556:	f506 5670 	add.w	r6, r6, #15360	; 0x3c00
 800255a:	42b2      	cmp	r2, r6
 800255c:	d013      	beq.n	8002586 <HAL_TIM_PWM_Init+0x7e>
 800255e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002562:	42b2      	cmp	r2, r6
 8002564:	d00f      	beq.n	8002586 <HAL_TIM_PWM_Init+0x7e>
 8002566:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800256a:	42b2      	cmp	r2, r6
 800256c:	d00b      	beq.n	8002586 <HAL_TIM_PWM_Init+0x7e>
 800256e:	f5a6 3698 	sub.w	r6, r6, #77824	; 0x13000
 8002572:	42b2      	cmp	r2, r6
 8002574:	d007      	beq.n	8002586 <HAL_TIM_PWM_Init+0x7e>
 8002576:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800257a:	42b2      	cmp	r2, r6
 800257c:	d003      	beq.n	8002586 <HAL_TIM_PWM_Init+0x7e>
 800257e:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 8002582:	42b2      	cmp	r2, r6
 8002584:	d138      	bne.n	80025f8 <HAL_TIM_PWM_Init+0xf0>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002586:	6926      	ldr	r6, [r4, #16]
 8002588:	e033      	b.n	80025f2 <HAL_TIM_PWM_Init+0xea>
    htim->Lock = HAL_UNLOCKED;
 800258a:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800258e:	f004 fe13 	bl	80071b8 <HAL_TIM_PWM_MspInit>
 8002592:	e7c2      	b.n	800251a <HAL_TIM_PWM_Init+0x12>
    tmpcr1 |= Structure->CounterMode;
 8002594:	68a6      	ldr	r6, [r4, #8]
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002596:	4f1d      	ldr	r7, [pc, #116]	; (800260c <HAL_TIM_PWM_Init+0x104>)
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002598:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 800259c:	4333      	orrs	r3, r6
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800259e:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~TIM_CR1_CKD;
 80025a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025a4:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025a6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025aa:	432b      	orrs	r3, r5
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025ac:	42ba      	cmp	r2, r7
  TIMx->CR1 = tmpcr1;
 80025ae:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025b0:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80025b2:	6291      	str	r1, [r2, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80025b4:	d101      	bne.n	80025ba <HAL_TIM_PWM_Init+0xb2>
    TIMx->RCR = Structure->RepetitionCounter;
 80025b6:	6963      	ldr	r3, [r4, #20]
 80025b8:	6313      	str	r3, [r2, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80025ba:	2301      	movs	r3, #1
 80025bc:	6153      	str	r3, [r2, #20]
  return HAL_OK;
 80025be:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80025c0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80025c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80025c6:	2001      	movs	r0, #1
}
 80025c8:	4770      	bx	lr
    tmpcr1 |= Structure->CounterMode;
 80025ca:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025cc:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025ce:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80025d2:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80025d4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025d8:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025de:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80025e0:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80025e2:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80025e4:	6291      	str	r1, [r2, #40]	; 0x28
 80025e6:	e7e6      	b.n	80025b6 <HAL_TIM_PWM_Init+0xae>
    tmpcr1 |= Structure->CounterMode;
 80025e8:	68a7      	ldr	r7, [r4, #8]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025ea:	6926      	ldr	r6, [r4, #16]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80025ec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80025f0:	433b      	orrs	r3, r7
    tmpcr1 &= ~TIM_CR1_CKD;
 80025f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80025f6:	4333      	orrs	r3, r6
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80025f8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80025fc:	432b      	orrs	r3, r5
  TIMx->CR1 = tmpcr1;
 80025fe:	6013      	str	r3, [r2, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002600:	62d0      	str	r0, [r2, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8002602:	6291      	str	r1, [r2, #40]	; 0x28
 8002604:	e7d9      	b.n	80025ba <HAL_TIM_PWM_Init+0xb2>
 8002606:	bf00      	nop
 8002608:	40010000 	.word	0x40010000
 800260c:	40010400 	.word	0x40010400

08002610 <HAL_TIM_PWM_Start>:
 8002610:	6803      	ldr	r3, [r0, #0]
 8002612:	2201      	movs	r2, #1
 8002614:	6a18      	ldr	r0, [r3, #32]
 8002616:	f001 011f 	and.w	r1, r1, #31
 800261a:	fa02 f101 	lsl.w	r1, r2, r1
 800261e:	ea20 0001 	bic.w	r0, r0, r1
 8002622:	b410      	push	{r4}
 8002624:	6218      	str	r0, [r3, #32]
 8002626:	6a1a      	ldr	r2, [r3, #32]
 8002628:	4c0c      	ldr	r4, [pc, #48]	; (800265c <HAL_TIM_PWM_Start+0x4c>)
 800262a:	4311      	orrs	r1, r2
 800262c:	42a3      	cmp	r3, r4
 800262e:	6219      	str	r1, [r3, #32]
 8002630:	d00f      	beq.n	8002652 <HAL_TIM_PWM_Start+0x42>
 8002632:	4a0b      	ldr	r2, [pc, #44]	; (8002660 <HAL_TIM_PWM_Start+0x50>)
 8002634:	4293      	cmp	r3, r2
 8002636:	d00c      	beq.n	8002652 <HAL_TIM_PWM_Start+0x42>
 8002638:	689a      	ldr	r2, [r3, #8]
 800263a:	f002 0207 	and.w	r2, r2, #7
 800263e:	2a06      	cmp	r2, #6
 8002640:	d003      	beq.n	800264a <HAL_TIM_PWM_Start+0x3a>
 8002642:	681a      	ldr	r2, [r3, #0]
 8002644:	f042 0201 	orr.w	r2, r2, #1
 8002648:	601a      	str	r2, [r3, #0]
 800264a:	2000      	movs	r0, #0
 800264c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002650:	4770      	bx	lr
 8002652:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002654:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002658:	645a      	str	r2, [r3, #68]	; 0x44
 800265a:	e7ed      	b.n	8002638 <HAL_TIM_PWM_Start+0x28>
 800265c:	40010000 	.word	0x40010000
 8002660:	40010400 	.word	0x40010400

08002664 <HAL_TIM_PWM_ConfigChannel>:
  __HAL_LOCK(htim);
 8002664:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002668:	2b01      	cmp	r3, #1
 800266a:	f000 80cc 	beq.w	8002806 <HAL_TIM_PWM_ConfigChannel+0x1a2>
{
 800266e:	b4f0      	push	{r4, r5, r6, r7}
  htim->State = HAL_TIM_STATE_BUSY;
 8002670:	2302      	movs	r3, #2
  __HAL_LOCK(htim);
 8002672:	2401      	movs	r4, #1
 8002674:	f880 403c 	strb.w	r4, [r0, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8002678:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  switch (Channel)
 800267c:	2a0c      	cmp	r2, #12
 800267e:	d835      	bhi.n	80026ec <HAL_TIM_PWM_ConfigChannel+0x88>
 8002680:	e8df f002 	tbb	[pc, r2]
 8002684:	34343407 	.word	0x34343407
 8002688:	3434346a 	.word	0x3434346a
 800268c:	34343496 	.word	0x34343496
 8002690:	3d          	.byte	0x3d
 8002691:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002692:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002694:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002698:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 800269a:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800269c:	4e74      	ldr	r6, [pc, #464]	; (8002870 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800269e:	f025 0501 	bic.w	r5, r5, #1
 80026a2:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80026a4:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80026a6:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 80026a8:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC1P;
 80026aa:	f022 0202 	bic.w	r2, r2, #2
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80026ae:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026b2:	42b3      	cmp	r3, r6
  tmpccer |= OC_Config->OCPolarity;
 80026b4:	ea42 020c 	orr.w	r2, r2, ip
  tmpccmrx |= OC_Config->OCMode;
 80026b8:	ea44 0407 	orr.w	r4, r4, r7
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80026bc:	f000 80bb 	beq.w	8002836 <HAL_TIM_PWM_ConfigChannel+0x1d2>
 80026c0:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 80026c4:	42b3      	cmp	r3, r6
 80026c6:	f000 80b6 	beq.w	8002836 <HAL_TIM_PWM_ConfigChannel+0x1d2>

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80026ca:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80026cc:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 80026ce:	619c      	str	r4, [r3, #24]
  TIMx->CCR1 = OC_Config->Pulse;
 80026d0:	635e      	str	r6, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80026d2:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026d4:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026d6:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80026d8:	f044 0408 	orr.w	r4, r4, #8
 80026dc:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80026de:	6999      	ldr	r1, [r3, #24]
 80026e0:	f021 0104 	bic.w	r1, r1, #4
 80026e4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80026e6:	699a      	ldr	r2, [r3, #24]
 80026e8:	432a      	orrs	r2, r5
 80026ea:	619a      	str	r2, [r3, #24]
  __HAL_UNLOCK(htim);
 80026ec:	2300      	movs	r3, #0
  htim->State = HAL_TIM_STATE_READY;
 80026ee:	2201      	movs	r2, #1
 80026f0:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80026f4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
}
 80026f8:	bcf0      	pop	{r4, r5, r6, r7}
  return HAL_OK;
 80026fa:	4618      	mov	r0, r3
}
 80026fc:	4770      	bx	lr
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80026fe:	6803      	ldr	r3, [r0, #0]
  tmpccmrx |= (OC_Config->OCMode << 8U);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002700:	f8d1 c008 	ldr.w	ip, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002704:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002706:	680f      	ldr	r7, [r1, #0]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002708:	4e59      	ldr	r6, [pc, #356]	; (8002870 <HAL_TIM_PWM_ConfigChannel+0x20c>)
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800270a:	f425 5580 	bic.w	r5, r5, #4096	; 0x1000
 800270e:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 8002710:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 8002712:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 8002714:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC4P;
 8002716:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800271a:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800271e:	42b3      	cmp	r3, r6
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002720:	ea42 320c 	orr.w	r2, r2, ip, lsl #12
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002724:	ea44 2407 	orr.w	r4, r4, r7, lsl #8
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002728:	d06f      	beq.n	800280a <HAL_TIM_PWM_ConfigChannel+0x1a6>
 800272a:	f506 6680 	add.w	r6, r6, #1024	; 0x400
 800272e:	42b3      	cmp	r3, r6
 8002730:	d06b      	beq.n	800280a <HAL_TIM_PWM_ConfigChannel+0x1a6>

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002732:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 8002734:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 8002736:	61dc      	str	r4, [r3, #28]
  TIMx->CCR4 = OC_Config->Pulse;
 8002738:	641e      	str	r6, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800273a:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800273c:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800273e:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002740:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 8002744:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002746:	69d9      	ldr	r1, [r3, #28]
 8002748:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 800274c:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800274e:	69da      	ldr	r2, [r3, #28]
 8002750:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 8002754:	61da      	str	r2, [r3, #28]
      break;
 8002756:	e7c9      	b.n	80026ec <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002758:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800275a:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800275c:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800275e:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002760:	f8df c10c 	ldr.w	ip, [pc, #268]	; 8002870 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002764:	f025 0510 	bic.w	r5, r5, #16
 8002768:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 800276a:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 800276c:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR1;
 800276e:	699c      	ldr	r4, [r3, #24]
  tmpccer &= ~TIM_CCER_CC2P;
 8002770:	f022 0220 	bic.w	r2, r2, #32
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002774:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002778:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800277a:	ea42 1207 	orr.w	r2, r2, r7, lsl #4
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800277e:	ea44 2406 	orr.w	r4, r4, r6, lsl #8
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002782:	d065      	beq.n	8002850 <HAL_TIM_PWM_ConfigChannel+0x1ec>
 8002784:	4f3b      	ldr	r7, [pc, #236]	; (8002874 <HAL_TIM_PWM_ConfigChannel+0x210>)
 8002786:	42bb      	cmp	r3, r7
 8002788:	d062      	beq.n	8002850 <HAL_TIM_PWM_ConfigChannel+0x1ec>
  TIMx->CCR2 = OC_Config->Pulse;
 800278a:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 800278c:	605d      	str	r5, [r3, #4]
  TIMx->CCMR1 = tmpccmrx;
 800278e:	619c      	str	r4, [r3, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8002790:	639e      	str	r6, [r3, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8002792:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002794:	699c      	ldr	r4, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002796:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002798:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
 800279c:	619c      	str	r4, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800279e:	6999      	ldr	r1, [r3, #24]
 80027a0:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
 80027a4:	6199      	str	r1, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80027a6:	699a      	ldr	r2, [r3, #24]
 80027a8:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
 80027ac:	619a      	str	r2, [r3, #24]
      break;
 80027ae:	e79d      	b.n	80026ec <HAL_TIM_PWM_ConfigChannel+0x88>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80027b0:	6803      	ldr	r3, [r0, #0]
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027b2:	688f      	ldr	r7, [r1, #8]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027b4:	6a1d      	ldr	r5, [r3, #32]
  tmpccmrx |= OC_Config->OCMode;
 80027b6:	680e      	ldr	r6, [r1, #0]
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027b8:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8002870 <HAL_TIM_PWM_ConfigChannel+0x20c>
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80027bc:	f425 7580 	bic.w	r5, r5, #256	; 0x100
 80027c0:	621d      	str	r5, [r3, #32]
  tmpccer = TIMx->CCER;
 80027c2:	6a1a      	ldr	r2, [r3, #32]
  tmpcr2 =  TIMx->CR2;
 80027c4:	685d      	ldr	r5, [r3, #4]
  tmpccmrx = TIMx->CCMR2;
 80027c6:	69dc      	ldr	r4, [r3, #28]
  tmpccer &= ~TIM_CCER_CC3P;
 80027c8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80027cc:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027d0:	4563      	cmp	r3, ip
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80027d2:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
  tmpccmrx |= OC_Config->OCMode;
 80027d6:	ea44 0406 	orr.w	r4, r4, r6
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80027da:	d01c      	beq.n	8002816 <HAL_TIM_PWM_ConfigChannel+0x1b2>
 80027dc:	4f25      	ldr	r7, [pc, #148]	; (8002874 <HAL_TIM_PWM_ConfigChannel+0x210>)
 80027de:	42bb      	cmp	r3, r7
 80027e0:	d019      	beq.n	8002816 <HAL_TIM_PWM_ConfigChannel+0x1b2>
  TIMx->CCR3 = OC_Config->Pulse;
 80027e2:	684e      	ldr	r6, [r1, #4]
  TIMx->CR2 = tmpcr2;
 80027e4:	605d      	str	r5, [r3, #4]
  TIMx->CCMR2 = tmpccmrx;
 80027e6:	61dc      	str	r4, [r3, #28]
  TIMx->CCR3 = OC_Config->Pulse;
 80027e8:	63de      	str	r6, [r3, #60]	; 0x3c
  TIMx->CCER = tmpccer;
 80027ea:	621a      	str	r2, [r3, #32]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027ec:	69dc      	ldr	r4, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027ee:	690d      	ldr	r5, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80027f0:	f044 0408 	orr.w	r4, r4, #8
 80027f4:	61dc      	str	r4, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80027f6:	69d9      	ldr	r1, [r3, #28]
 80027f8:	f021 0104 	bic.w	r1, r1, #4
 80027fc:	61d9      	str	r1, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80027fe:	69da      	ldr	r2, [r3, #28]
 8002800:	432a      	orrs	r2, r5
 8002802:	61da      	str	r2, [r3, #28]
      break;
 8002804:	e772      	b.n	80026ec <HAL_TIM_PWM_ConfigChannel+0x88>
  __HAL_LOCK(htim);
 8002806:	2002      	movs	r0, #2
}
 8002808:	4770      	bx	lr
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800280a:	694e      	ldr	r6, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 800280c:	f425 4580 	bic.w	r5, r5, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002810:	ea45 1586 	orr.w	r5, r5, r6, lsl #6
 8002814:	e78d      	b.n	8002732 <HAL_TIM_PWM_ConfigChannel+0xce>
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002816:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8002818:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800281c:	ea42 2206 	orr.w	r2, r2, r6, lsl #8
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002820:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002824:	f425 5c40 	bic.w	ip, r5, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002828:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC3NE;
 800282c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002830:	ea4c 1505 	orr.w	r5, ip, r5, lsl #4
 8002834:	e7d5      	b.n	80027e2 <HAL_TIM_PWM_ConfigChannel+0x17e>
    tmpccer |= OC_Config->OCNPolarity;
 8002836:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8002838:	f022 0208 	bic.w	r2, r2, #8
    tmpccer |= OC_Config->OCNPolarity;
 800283c:	4332      	orrs	r2, r6
    tmpcr2 |= OC_Config->OCNIdleState;
 800283e:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002842:	f425 7540 	bic.w	r5, r5, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8002846:	433e      	orrs	r6, r7
    tmpccer &= ~TIM_CCER_CC1NE;
 8002848:	f022 0204 	bic.w	r2, r2, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 800284c:	4335      	orrs	r5, r6
 800284e:	e73c      	b.n	80026ca <HAL_TIM_PWM_ConfigChannel+0x66>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002850:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8002852:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002856:	ea42 1206 	orr.w	r2, r2, r6, lsl #4
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800285a:	e9d1 6705 	ldrd	r6, r7, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800285e:	f425 6c40 	bic.w	ip, r5, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002862:	ea46 0507 	orr.w	r5, r6, r7
    tmpccer &= ~TIM_CCER_CC2NE;
 8002866:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800286a:	ea4c 0585 	orr.w	r5, ip, r5, lsl #2
 800286e:	e78c      	b.n	800278a <HAL_TIM_PWM_ConfigChannel+0x126>
 8002870:	40010000 	.word	0x40010000
 8002874:	40010400 	.word	0x40010400

08002878 <HAL_TIM_OC_DelayElapsedCallback>:
 8002878:	4770      	bx	lr
 800287a:	bf00      	nop

0800287c <HAL_TIM_IC_CaptureCallback>:
 800287c:	4770      	bx	lr
 800287e:	bf00      	nop

08002880 <HAL_TIM_PWM_PulseFinishedCallback>:
 8002880:	4770      	bx	lr
 8002882:	bf00      	nop

08002884 <HAL_TIM_TriggerCallback>:
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop

08002888 <HAL_TIM_IRQHandler>:
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002888:	6803      	ldr	r3, [r0, #0]
 800288a:	691a      	ldr	r2, [r3, #16]
 800288c:	0791      	lsls	r1, r2, #30
{
 800288e:	b510      	push	{r4, lr}
 8002890:	4604      	mov	r4, r0
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002892:	d502      	bpl.n	800289a <HAL_TIM_IRQHandler+0x12>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	0792      	lsls	r2, r2, #30
 8002898:	d45f      	bmi.n	800295a <HAL_TIM_IRQHandler+0xd2>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800289a:	691a      	ldr	r2, [r3, #16]
 800289c:	0750      	lsls	r0, r2, #29
 800289e:	d502      	bpl.n	80028a6 <HAL_TIM_IRQHandler+0x1e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80028a0:	68da      	ldr	r2, [r3, #12]
 80028a2:	0751      	lsls	r1, r2, #29
 80028a4:	d446      	bmi.n	8002934 <HAL_TIM_IRQHandler+0xac>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80028a6:	691a      	ldr	r2, [r3, #16]
 80028a8:	0712      	lsls	r2, r2, #28
 80028aa:	d502      	bpl.n	80028b2 <HAL_TIM_IRQHandler+0x2a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80028ac:	68da      	ldr	r2, [r3, #12]
 80028ae:	0710      	lsls	r0, r2, #28
 80028b0:	d42e      	bmi.n	8002910 <HAL_TIM_IRQHandler+0x88>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028b2:	691a      	ldr	r2, [r3, #16]
 80028b4:	06d2      	lsls	r2, r2, #27
 80028b6:	d502      	bpl.n	80028be <HAL_TIM_IRQHandler+0x36>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028b8:	68da      	ldr	r2, [r3, #12]
 80028ba:	06d0      	lsls	r0, r2, #27
 80028bc:	d418      	bmi.n	80028f0 <HAL_TIM_IRQHandler+0x68>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80028be:	691a      	ldr	r2, [r3, #16]
 80028c0:	07d1      	lsls	r1, r2, #31
 80028c2:	d502      	bpl.n	80028ca <HAL_TIM_IRQHandler+0x42>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80028c4:	68da      	ldr	r2, [r3, #12]
 80028c6:	07d2      	lsls	r2, r2, #31
 80028c8:	d45d      	bmi.n	8002986 <HAL_TIM_IRQHandler+0xfe>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80028ca:	691a      	ldr	r2, [r3, #16]
 80028cc:	0610      	lsls	r0, r2, #24
 80028ce:	d502      	bpl.n	80028d6 <HAL_TIM_IRQHandler+0x4e>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80028d0:	68da      	ldr	r2, [r3, #12]
 80028d2:	0611      	lsls	r1, r2, #24
 80028d4:	d45f      	bmi.n	8002996 <HAL_TIM_IRQHandler+0x10e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80028d6:	691a      	ldr	r2, [r3, #16]
 80028d8:	0652      	lsls	r2, r2, #25
 80028da:	d502      	bpl.n	80028e2 <HAL_TIM_IRQHandler+0x5a>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80028dc:	68da      	ldr	r2, [r3, #12]
 80028de:	0650      	lsls	r0, r2, #25
 80028e0:	d461      	bmi.n	80029a6 <HAL_TIM_IRQHandler+0x11e>
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80028e2:	691a      	ldr	r2, [r3, #16]
 80028e4:	0691      	lsls	r1, r2, #26
 80028e6:	d502      	bpl.n	80028ee <HAL_TIM_IRQHandler+0x66>
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80028e8:	68da      	ldr	r2, [r3, #12]
 80028ea:	0692      	lsls	r2, r2, #26
 80028ec:	d443      	bmi.n	8002976 <HAL_TIM_IRQHandler+0xee>
}
 80028ee:	bd10      	pop	{r4, pc}
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028f0:	f06f 0210 	mvn.w	r2, #16
 80028f4:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028f6:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028f8:	2208      	movs	r2, #8
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028fa:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028fe:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002900:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002902:	d064      	beq.n	80029ce <HAL_TIM_IRQHandler+0x146>
        HAL_TIM_IC_CaptureCallback(htim);
 8002904:	f7ff ffba 	bl	800287c <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002908:	2200      	movs	r2, #0
 800290a:	6823      	ldr	r3, [r4, #0]
 800290c:	7722      	strb	r2, [r4, #28]
 800290e:	e7d6      	b.n	80028be <HAL_TIM_IRQHandler+0x36>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002910:	f06f 0208 	mvn.w	r2, #8
 8002914:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002916:	69db      	ldr	r3, [r3, #28]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002918:	2204      	movs	r2, #4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800291a:	0799      	lsls	r1, r3, #30
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800291c:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 800291e:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002920:	d152      	bne.n	80029c8 <HAL_TIM_IRQHandler+0x140>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002922:	f7ff ffa9 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002926:	4620      	mov	r0, r4
 8002928:	f7ff ffaa 	bl	8002880 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800292c:	2200      	movs	r2, #0
 800292e:	6823      	ldr	r3, [r4, #0]
 8002930:	7722      	strb	r2, [r4, #28]
 8002932:	e7be      	b.n	80028b2 <HAL_TIM_IRQHandler+0x2a>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002934:	f06f 0204 	mvn.w	r2, #4
 8002938:	611a      	str	r2, [r3, #16]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800293a:	699b      	ldr	r3, [r3, #24]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800293c:	2202      	movs	r2, #2
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800293e:	f413 7f40 	tst.w	r3, #768	; 0x300
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002942:	7722      	strb	r2, [r4, #28]
        HAL_TIM_IC_CaptureCallback(htim);
 8002944:	4620      	mov	r0, r4
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002946:	d13c      	bne.n	80029c2 <HAL_TIM_IRQHandler+0x13a>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002948:	f7ff ff96 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800294c:	4620      	mov	r0, r4
 800294e:	f7ff ff97 	bl	8002880 <HAL_TIM_PWM_PulseFinishedCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002952:	2200      	movs	r2, #0
 8002954:	6823      	ldr	r3, [r4, #0]
 8002956:	7722      	strb	r2, [r4, #28]
 8002958:	e7a5      	b.n	80028a6 <HAL_TIM_IRQHandler+0x1e>
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800295a:	f06f 0202 	mvn.w	r2, #2
 800295e:	611a      	str	r2, [r3, #16]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002960:	699b      	ldr	r3, [r3, #24]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002962:	2201      	movs	r2, #1
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002964:	079b      	lsls	r3, r3, #30
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002966:	7702      	strb	r2, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002968:	d025      	beq.n	80029b6 <HAL_TIM_IRQHandler+0x12e>
          HAL_TIM_IC_CaptureCallback(htim);
 800296a:	f7ff ff87 	bl	800287c <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800296e:	2200      	movs	r2, #0
 8002970:	6823      	ldr	r3, [r4, #0]
 8002972:	7722      	strb	r2, [r4, #28]
 8002974:	e791      	b.n	800289a <HAL_TIM_IRQHandler+0x12>
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8002976:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutCallback(htim);
 800297a:	4620      	mov	r0, r4
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800297c:	611a      	str	r2, [r3, #16]
}
 800297e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      HAL_TIMEx_CommutCallback(htim);
 8002982:	f000 b877 	b.w	8002a74 <HAL_TIMEx_CommutCallback>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8002986:	f06f 0201 	mvn.w	r2, #1
 800298a:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800298c:	4620      	mov	r0, r4
 800298e:	f003 fbad 	bl	80060ec <HAL_TIM_PeriodElapsedCallback>
 8002992:	6823      	ldr	r3, [r4, #0]
 8002994:	e799      	b.n	80028ca <HAL_TIM_IRQHandler+0x42>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002996:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800299a:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 800299c:	4620      	mov	r0, r4
 800299e:	f000 f86b 	bl	8002a78 <HAL_TIMEx_BreakCallback>
 80029a2:	6823      	ldr	r3, [r4, #0]
 80029a4:	e797      	b.n	80028d6 <HAL_TIM_IRQHandler+0x4e>
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80029a6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80029aa:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 80029ac:	4620      	mov	r0, r4
 80029ae:	f7ff ff69 	bl	8002884 <HAL_TIM_TriggerCallback>
 80029b2:	6823      	ldr	r3, [r4, #0]
 80029b4:	e795      	b.n	80028e2 <HAL_TIM_IRQHandler+0x5a>
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80029b6:	f7ff ff5f 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029ba:	4620      	mov	r0, r4
 80029bc:	f7ff ff60 	bl	8002880 <HAL_TIM_PWM_PulseFinishedCallback>
 80029c0:	e7d5      	b.n	800296e <HAL_TIM_IRQHandler+0xe6>
        HAL_TIM_IC_CaptureCallback(htim);
 80029c2:	f7ff ff5b 	bl	800287c <HAL_TIM_IC_CaptureCallback>
 80029c6:	e7c4      	b.n	8002952 <HAL_TIM_IRQHandler+0xca>
        HAL_TIM_IC_CaptureCallback(htim);
 80029c8:	f7ff ff58 	bl	800287c <HAL_TIM_IC_CaptureCallback>
 80029cc:	e7ae      	b.n	800292c <HAL_TIM_IRQHandler+0xa4>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	f7ff ff53 	bl	8002878 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d2:	4620      	mov	r0, r4
 80029d4:	f7ff ff54 	bl	8002880 <HAL_TIM_PWM_PulseFinishedCallback>
 80029d8:	e796      	b.n	8002908 <HAL_TIM_IRQHandler+0x80>
 80029da:	bf00      	nop

080029dc <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80029dc:	f890 203c 	ldrb.w	r2, [r0, #60]	; 0x3c
 80029e0:	2a01      	cmp	r2, #1
 80029e2:	d01a      	beq.n	8002a1a <HAL_TIMEx_MasterConfigSynchronization+0x3e>
{
 80029e4:	b470      	push	{r4, r5, r6}

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80029e6:	2202      	movs	r2, #2

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80029e8:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80029ea:	f880 203d 	strb.w	r2, [r0, #61]	; 0x3d
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80029ee:	e9d1 6500 	ldrd	r6, r5, [r1]
 80029f2:	4603      	mov	r3, r0
  tmpcr2 = htim->Instance->CR2;
 80029f4:	6860      	ldr	r0, [r4, #4]
  tmpsmcr = htim->Instance->SMCR;
 80029f6:	68a2      	ldr	r2, [r4, #8]
  tmpcr2 &= ~TIM_CR2_MMS;
 80029f8:	f020 0170 	bic.w	r1, r0, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 80029fc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002a00:	4331      	orrs	r1, r6
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002a02:	432a      	orrs	r2, r5

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002a04:	2601      	movs	r6, #1

  __HAL_UNLOCK(htim);
 8002a06:	2500      	movs	r5, #0
  htim->Instance->CR2 = tmpcr2;
 8002a08:	6061      	str	r1, [r4, #4]

  return HAL_OK;
 8002a0a:	4628      	mov	r0, r5
  htim->Instance->SMCR = tmpsmcr;
 8002a0c:	60a2      	str	r2, [r4, #8]
  htim->State = HAL_TIM_STATE_READY;
 8002a0e:	f883 603d 	strb.w	r6, [r3, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8002a12:	f883 503c 	strb.w	r5, [r3, #60]	; 0x3c
}
 8002a16:	bc70      	pop	{r4, r5, r6}
 8002a18:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002a1a:	2002      	movs	r0, #2
}
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop

08002a20 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002a20:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8002a24:	2b01      	cmp	r3, #1
 8002a26:	d021      	beq.n	8002a6c <HAL_TIMEx_ConfigBreakDeadTime+0x4c>
{
 8002a28:	b430      	push	{r4, r5}
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002a2a:	e9d1 5302 	ldrd	r5, r3, [r1, #8]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002a2e:	e9d1 2400 	ldrd	r2, r4, [r1]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002a32:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002a36:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002a38:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8002a3c:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002a3e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002a42:	e9d1 5404 	ldrd	r5, r4, [r1, #16]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002a46:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002a48:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002a4c:	432b      	orrs	r3, r5
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002a4e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002a52:	69c9      	ldr	r1, [r1, #28]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002a54:	6802      	ldr	r2, [r0, #0]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002a56:	4323      	orrs	r3, r4
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002a58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002a5c:	430b      	orrs	r3, r1

  __HAL_UNLOCK(htim);
 8002a5e:	2100      	movs	r1, #0
  htim->Instance->BDTR = tmpbdtr;
 8002a60:	6453      	str	r3, [r2, #68]	; 0x44

  return HAL_OK;
}
 8002a62:	bc30      	pop	{r4, r5}
  __HAL_UNLOCK(htim);
 8002a64:	f880 103c 	strb.w	r1, [r0, #60]	; 0x3c
}
 8002a68:	4608      	mov	r0, r1
 8002a6a:	4770      	bx	lr
  __HAL_LOCK(htim);
 8002a6c:	2302      	movs	r3, #2
}
 8002a6e:	4618      	mov	r0, r3
 8002a70:	4770      	bx	lr
 8002a72:	bf00      	nop

08002a74 <HAL_TIMEx_CommutCallback>:
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop

08002a78 <HAL_TIMEx_BreakCallback>:
 8002a78:	4770      	bx	lr
 8002a7a:	bf00      	nop

08002a7c <HAL_UART_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a7c:	2800      	cmp	r0, #0
 8002a7e:	f000 8104 	beq.w	8002c8a <HAL_UART_Init+0x20e>
{
 8002a82:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a86:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8002a8a:	4604      	mov	r4, r0
 8002a8c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002a90:	2b00      	cmp	r3, #0
 8002a92:	f000 80f5 	beq.w	8002c80 <HAL_UART_Init+0x204>
  }

  huart->gState = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002a96:	6823      	ldr	r3, [r4, #0]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002a98:	6926      	ldr	r6, [r4, #16]
  huart->gState = HAL_UART_STATE_BUSY;
 8002a9a:	2224      	movs	r2, #36	; 0x24
 8002a9c:	f884 2039 	strb.w	r2, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 8002aa0:	68d8      	ldr	r0, [r3, #12]
 8002aa2:	f420 5000 	bic.w	r0, r0, #8192	; 0x2000
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002aa6:	e9d4 2502 	ldrd	r2, r5, [r4, #8]
  __HAL_UART_DISABLE(huart);
 8002aaa:	60d8      	str	r0, [r3, #12]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002aac:	6919      	ldr	r1, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002aae:	69e0      	ldr	r0, [r4, #28]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002ab0:	f421 5140 	bic.w	r1, r1, #12288	; 0x3000
 8002ab4:	4329      	orrs	r1, r5
 8002ab6:	6119      	str	r1, [r3, #16]
  MODIFY_REG(huart->Instance->CR1,
 8002ab8:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002aba:	6965      	ldr	r5, [r4, #20]
 8002abc:	4332      	orrs	r2, r6
  MODIFY_REG(huart->Instance->CR1,
 8002abe:	f421 4116 	bic.w	r1, r1, #38400	; 0x9600
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ac2:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1,
 8002ac4:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002ac8:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8002aca:	430a      	orrs	r2, r1
 8002acc:	60da      	str	r2, [r3, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ace:	695a      	ldr	r2, [r3, #20]
 8002ad0:	69a1      	ldr	r1, [r4, #24]
 8002ad2:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002ad6:	430a      	orrs	r2, r1

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ad8:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002adc:	615a      	str	r2, [r3, #20]
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ade:	4aaa      	ldr	r2, [pc, #680]	; (8002d88 <HAL_UART_Init+0x30c>)
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ae0:	d071      	beq.n	8002bc6 <HAL_UART_Init+0x14a>
  }
  else
  {
    /*-------------------------- USART BRR Configuration ---------------------*/
#if defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002ae2:	4293      	cmp	r3, r2
 8002ae4:	f000 80d3 	beq.w	8002c8e <HAL_UART_Init+0x212>
 8002ae8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002aec:	4293      	cmp	r3, r2
 8002aee:	f000 80ce 	beq.w	8002c8e <HAL_UART_Init+0x212>
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002af2:	f7ff fa57 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002af6:	4fa5      	ldr	r7, [pc, #660]	; (8002d8c <HAL_UART_Init+0x310>)
 8002af8:	6863      	ldr	r3, [r4, #4]
 8002afa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002afe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b02:	009b      	lsls	r3, r3, #2
 8002b04:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b08:	fba7 2303 	umull	r2, r3, r7, r3
 8002b0c:	095b      	lsrs	r3, r3, #5
 8002b0e:	011d      	lsls	r5, r3, #4
 8002b10:	f7ff fa48 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002b14:	6866      	ldr	r6, [r4, #4]
 8002b16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b1a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b1e:	00b6      	lsls	r6, r6, #2
 8002b20:	fbb0 f6f6 	udiv	r6, r0, r6
 8002b24:	f7ff fa3e 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002b28:	6863      	ldr	r3, [r4, #4]
 8002b2a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b32:	009b      	lsls	r3, r3, #2
 8002b34:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b38:	fba7 2303 	umull	r2, r3, r7, r3
 8002b3c:	095b      	lsrs	r3, r3, #5
 8002b3e:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002b42:	fb09 6313 	mls	r3, r9, r3, r6
 8002b46:	011b      	lsls	r3, r3, #4
 8002b48:	3332      	adds	r3, #50	; 0x32
 8002b4a:	fba7 2303 	umull	r2, r3, r7, r3
 8002b4e:	095b      	lsrs	r3, r3, #5
 8002b50:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002b54:	f7ff fa26 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002b58:	6862      	ldr	r2, [r4, #4]
 8002b5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b5e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b62:	0093      	lsls	r3, r2, #2
 8002b64:	fbb0 f8f3 	udiv	r8, r0, r3
 8002b68:	f7ff fa1c 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002b6c:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002b70:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b74:	008b      	lsls	r3, r1, #2
 8002b76:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002b7a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002b7e:	fba7 1303 	umull	r1, r3, r7, r3
 8002b82:	095b      	lsrs	r3, r3, #5
 8002b84:	fb09 8313 	mls	r3, r9, r3, r8
 8002b88:	011b      	lsls	r3, r3, #4
 8002b8a:	3332      	adds	r3, #50	; 0x32
 8002b8c:	fba7 1303 	umull	r1, r3, r7, r3
 8002b90:	f3c3 1343 	ubfx	r3, r3, #5, #4
 8002b94:	4333      	orrs	r3, r6
 8002b96:	442b      	add	r3, r5
 8002b98:	6093      	str	r3, [r2, #8]
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b9a:	6913      	ldr	r3, [r2, #16]
 8002b9c:	f423 4390 	bic.w	r3, r3, #18432	; 0x4800
 8002ba0:	6113      	str	r3, [r2, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002ba2:	6953      	ldr	r3, [r2, #20]
 8002ba4:	f023 032a 	bic.w	r3, r3, #42	; 0x2a
 8002ba8:	6153      	str	r3, [r2, #20]
  __HAL_UART_ENABLE(huart);
 8002baa:	68d3      	ldr	r3, [r2, #12]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bac:	2500      	movs	r5, #0
  huart->gState = HAL_UART_STATE_READY;
 8002bae:	2120      	movs	r1, #32
  __HAL_UART_ENABLE(huart);
 8002bb0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002bb4:	60d3      	str	r3, [r2, #12]
  return HAL_OK;
 8002bb6:	4628      	mov	r0, r5
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bb8:	63e5      	str	r5, [r4, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002bba:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002bbe:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8002bc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	f000 809f 	beq.w	8002d0a <HAL_UART_Init+0x28e>
 8002bcc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	f000 809a 	beq.w	8002d0a <HAL_UART_Init+0x28e>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8002bd6:	f7ff f9e5 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002bda:	4f6c      	ldr	r7, [pc, #432]	; (8002d8c <HAL_UART_Init+0x310>)
 8002bdc:	6863      	ldr	r3, [r4, #4]
 8002bde:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002be2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002be6:	005b      	lsls	r3, r3, #1
 8002be8:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bec:	fba7 2303 	umull	r2, r3, r7, r3
 8002bf0:	095b      	lsrs	r3, r3, #5
 8002bf2:	011e      	lsls	r6, r3, #4
 8002bf4:	f7ff f9d6 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002bf8:	6865      	ldr	r5, [r4, #4]
 8002bfa:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002bfe:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c02:	006d      	lsls	r5, r5, #1
 8002c04:	fbb0 f5f5 	udiv	r5, r0, r5
 8002c08:	f7ff f9cc 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002c0c:	6863      	ldr	r3, [r4, #4]
 8002c0e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c12:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c16:	005b      	lsls	r3, r3, #1
 8002c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1c:	fba7 2303 	umull	r2, r3, r7, r3
 8002c20:	095b      	lsrs	r3, r3, #5
 8002c22:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002c26:	fb09 5313 	mls	r3, r9, r3, r5
 8002c2a:	00db      	lsls	r3, r3, #3
 8002c2c:	3332      	adds	r3, #50	; 0x32
 8002c2e:	fba7 2303 	umull	r2, r3, r7, r3
 8002c32:	091b      	lsrs	r3, r3, #4
 8002c34:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002c38:	f7ff f9b4 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002c3c:	6862      	ldr	r2, [r4, #4]
 8002c3e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c42:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c46:	0053      	lsls	r3, r2, #1
 8002c48:	fbb0 f8f3 	udiv	r8, r0, r3
 8002c4c:	f7ff f9aa 	bl	8001fa4 <HAL_RCC_GetPCLK1Freq>
 8002c50:	e9d4 2100 	ldrd	r2, r1, [r4]
 8002c54:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c58:	004b      	lsls	r3, r1, #1
 8002c5a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c62:	fba7 1303 	umull	r1, r3, r7, r3
 8002c66:	095b      	lsrs	r3, r3, #5
 8002c68:	fb09 8313 	mls	r3, r9, r3, r8
 8002c6c:	00db      	lsls	r3, r3, #3
 8002c6e:	3332      	adds	r3, #50	; 0x32
 8002c70:	fba7 1303 	umull	r1, r3, r7, r3
 8002c74:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8002c78:	4433      	add	r3, r6
 8002c7a:	442b      	add	r3, r5
 8002c7c:	6093      	str	r3, [r2, #8]
 8002c7e:	e78c      	b.n	8002b9a <HAL_UART_Init+0x11e>
    huart->Lock = HAL_UNLOCKED;
 8002c80:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8002c84:	f004 fb7a 	bl	800737c <HAL_UART_MspInit>
 8002c88:	e705      	b.n	8002a96 <HAL_UART_Init+0x1a>
    return HAL_ERROR;
 8002c8a:	2001      	movs	r0, #1
}
 8002c8c:	4770      	bx	lr
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002c8e:	f7ff f999 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002c92:	4f3e      	ldr	r7, [pc, #248]	; (8002d8c <HAL_UART_Init+0x310>)
 8002c94:	6863      	ldr	r3, [r4, #4]
 8002c96:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c9a:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca4:	fba7 2303 	umull	r2, r3, r7, r3
 8002ca8:	095b      	lsrs	r3, r3, #5
 8002caa:	011d      	lsls	r5, r3, #4
 8002cac:	f7ff f98a 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002cb0:	6866      	ldr	r6, [r4, #4]
 8002cb2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cb6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cba:	00b6      	lsls	r6, r6, #2
 8002cbc:	fbb0 f6f6 	udiv	r6, r0, r6
 8002cc0:	f7ff f980 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002cc4:	6863      	ldr	r3, [r4, #4]
 8002cc6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cca:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cce:	009b      	lsls	r3, r3, #2
 8002cd0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002cd4:	fba7 2303 	umull	r2, r3, r7, r3
 8002cd8:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002cdc:	095b      	lsrs	r3, r3, #5
 8002cde:	fb09 6313 	mls	r3, r9, r3, r6
 8002ce2:	011b      	lsls	r3, r3, #4
 8002ce4:	3332      	adds	r3, #50	; 0x32
 8002ce6:	fba7 2303 	umull	r2, r3, r7, r3
 8002cea:	095b      	lsrs	r3, r3, #5
 8002cec:	f003 06f0 	and.w	r6, r3, #240	; 0xf0
 8002cf0:	f7ff f968 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002cf4:	6862      	ldr	r2, [r4, #4]
 8002cf6:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002cfa:	0093      	lsls	r3, r2, #2
 8002cfc:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d00:	fbb0 f8f3 	udiv	r8, r0, r3
 8002d04:	f7ff f95e 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002d08:	e730      	b.n	8002b6c <HAL_UART_Init+0xf0>
      huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 8002d0a:	f7ff f95b 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002d0e:	4f1f      	ldr	r7, [pc, #124]	; (8002d8c <HAL_UART_Init+0x310>)
 8002d10:	6863      	ldr	r3, [r4, #4]
 8002d12:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d16:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d1a:	005b      	lsls	r3, r3, #1
 8002d1c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d20:	fba7 2303 	umull	r2, r3, r7, r3
 8002d24:	095b      	lsrs	r3, r3, #5
 8002d26:	011e      	lsls	r6, r3, #4
 8002d28:	f7ff f94c 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002d2c:	6865      	ldr	r5, [r4, #4]
 8002d2e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d32:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d36:	006d      	lsls	r5, r5, #1
 8002d38:	fbb0 f5f5 	udiv	r5, r0, r5
 8002d3c:	f7ff f942 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002d40:	6863      	ldr	r3, [r4, #4]
 8002d42:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d46:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d4a:	005b      	lsls	r3, r3, #1
 8002d4c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002d50:	fba7 2303 	umull	r2, r3, r7, r3
 8002d54:	f04f 0964 	mov.w	r9, #100	; 0x64
 8002d58:	095b      	lsrs	r3, r3, #5
 8002d5a:	fb09 5313 	mls	r3, r9, r3, r5
 8002d5e:	00db      	lsls	r3, r3, #3
 8002d60:	3332      	adds	r3, #50	; 0x32
 8002d62:	fba7 2303 	umull	r2, r3, r7, r3
 8002d66:	091b      	lsrs	r3, r3, #4
 8002d68:	f403 75f8 	and.w	r5, r3, #496	; 0x1f0
 8002d6c:	f7ff f92a 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002d70:	6862      	ldr	r2, [r4, #4]
 8002d72:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d76:	0053      	lsls	r3, r2, #1
 8002d78:	eb00 0080 	add.w	r0, r0, r0, lsl #2
 8002d7c:	fbb0 f8f3 	udiv	r8, r0, r3
 8002d80:	f7ff f920 	bl	8001fc4 <HAL_RCC_GetPCLK2Freq>
 8002d84:	e764      	b.n	8002c50 <HAL_UART_Init+0x1d4>
 8002d86:	bf00      	nop
 8002d88:	40011000 	.word	0x40011000
 8002d8c:	51eb851f 	.word	0x51eb851f

08002d90 <HAL_UART_Transmit>:
{
 8002d90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002d92:	460e      	mov	r6, r1
  if (huart->gState == HAL_UART_STATE_READY)
 8002d94:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
 8002d98:	2920      	cmp	r1, #32
{
 8002d9a:	b083      	sub	sp, #12
  if (huart->gState == HAL_UART_STATE_READY)
 8002d9c:	d12d      	bne.n	8002dfa <HAL_UART_Transmit+0x6a>
    if ((pData == NULL) || (Size == 0U))
 8002d9e:	2e00      	cmp	r6, #0
 8002da0:	d02e      	beq.n	8002e00 <HAL_UART_Transmit+0x70>
 8002da2:	9201      	str	r2, [sp, #4]
 8002da4:	b362      	cbz	r2, 8002e00 <HAL_UART_Transmit+0x70>
 8002da6:	461f      	mov	r7, r3
    __HAL_LOCK(huart);
 8002da8:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002dac:	2b01      	cmp	r3, #1
 8002dae:	4604      	mov	r4, r0
 8002db0:	d023      	beq.n	8002dfa <HAL_UART_Transmit+0x6a>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002db2:	2300      	movs	r3, #0
 8002db4:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_LOCK(huart);
 8002db6:	2101      	movs	r1, #1
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002db8:	2321      	movs	r3, #33	; 0x21
    __HAL_LOCK(huart);
 8002dba:	f880 1038 	strb.w	r1, [r0, #56]	; 0x38
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002dbe:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8002dc2:	f7fe f91b 	bl	8000ffc <HAL_GetTick>
    huart->TxXferSize = Size;
 8002dc6:	9a01      	ldr	r2, [sp, #4]
 8002dc8:	84a2      	strh	r2, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 8002dca:	84e2      	strh	r2, [r4, #38]	; 0x26
 8002dcc:	6822      	ldr	r2, [r4, #0]
    tickstart = HAL_GetTick();
 8002dce:	4605      	mov	r5, r0
    while (huart->TxXferCount > 0U)
 8002dd0:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d039      	beq.n	8002e4c <HAL_UART_Transmit+0xbc>
      huart->TxXferCount--;
 8002dd8:	8ce0      	ldrh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002dda:	68a1      	ldr	r1, [r4, #8]
      huart->TxXferCount--;
 8002ddc:	3801      	subs	r0, #1
 8002dde:	b280      	uxth	r0, r0
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002de0:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      huart->TxXferCount--;
 8002de4:	84e0      	strh	r0, [r4, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002de6:	d019      	beq.n	8002e1c <HAL_UART_Transmit+0x8c>
 8002de8:	1c78      	adds	r0, r7, #1
 8002dea:	d13b      	bne.n	8002e64 <HAL_UART_Transmit+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002dec:	6810      	ldr	r0, [r2, #0]
 8002dee:	0601      	lsls	r1, r0, #24
 8002df0:	d5fc      	bpl.n	8002dec <HAL_UART_Transmit+0x5c>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8002df2:	7833      	ldrb	r3, [r6, #0]
 8002df4:	6053      	str	r3, [r2, #4]
 8002df6:	3601      	adds	r6, #1
 8002df8:	e7ea      	b.n	8002dd0 <HAL_UART_Transmit+0x40>
    return HAL_BUSY;
 8002dfa:	2002      	movs	r0, #2
}
 8002dfc:	b003      	add	sp, #12
 8002dfe:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8002e00:	2001      	movs	r0, #1
}
 8002e02:	b003      	add	sp, #12
 8002e04:	bdf0      	pop	{r4, r5, r6, r7, pc}
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e06:	6813      	ldr	r3, [r2, #0]
 8002e08:	061b      	lsls	r3, r3, #24
 8002e0a:	d40c      	bmi.n	8002e26 <HAL_UART_Transmit+0x96>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e0c:	2f00      	cmp	r7, #0
 8002e0e:	d033      	beq.n	8002e78 <HAL_UART_Transmit+0xe8>
 8002e10:	f7fe f8f4 	bl	8000ffc <HAL_GetTick>
 8002e14:	1b40      	subs	r0, r0, r5
 8002e16:	4287      	cmp	r7, r0
 8002e18:	6822      	ldr	r2, [r4, #0]
 8002e1a:	d32d      	bcc.n	8002e78 <HAL_UART_Transmit+0xe8>
 8002e1c:	1c78      	adds	r0, r7, #1
 8002e1e:	d1f2      	bne.n	8002e06 <HAL_UART_Transmit+0x76>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e20:	6810      	ldr	r0, [r2, #0]
 8002e22:	0601      	lsls	r1, r0, #24
 8002e24:	d5fc      	bpl.n	8002e20 <HAL_UART_Transmit+0x90>
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002e26:	8833      	ldrh	r3, [r6, #0]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002e28:	6921      	ldr	r1, [r4, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8002e2a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e2e:	6053      	str	r3, [r2, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8002e30:	2900      	cmp	r1, #0
 8002e32:	d1e0      	bne.n	8002df6 <HAL_UART_Transmit+0x66>
          pData += 2U;
 8002e34:	3602      	adds	r6, #2
 8002e36:	e7cb      	b.n	8002dd0 <HAL_UART_Transmit+0x40>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e38:	6813      	ldr	r3, [r2, #0]
 8002e3a:	065b      	lsls	r3, r3, #25
 8002e3c:	d40b      	bmi.n	8002e56 <HAL_UART_Transmit+0xc6>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e3e:	b1df      	cbz	r7, 8002e78 <HAL_UART_Transmit+0xe8>
 8002e40:	f7fe f8dc 	bl	8000ffc <HAL_GetTick>
 8002e44:	1b40      	subs	r0, r0, r5
 8002e46:	4287      	cmp	r7, r0
 8002e48:	6822      	ldr	r2, [r4, #0]
 8002e4a:	d315      	bcc.n	8002e78 <HAL_UART_Transmit+0xe8>
 8002e4c:	1c78      	adds	r0, r7, #1
 8002e4e:	d1f3      	bne.n	8002e38 <HAL_UART_Transmit+0xa8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e50:	6813      	ldr	r3, [r2, #0]
 8002e52:	0659      	lsls	r1, r3, #25
 8002e54:	d5fc      	bpl.n	8002e50 <HAL_UART_Transmit+0xc0>
    huart->gState = HAL_UART_STATE_READY;
 8002e56:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8002e58:	2000      	movs	r0, #0
    huart->gState = HAL_UART_STATE_READY;
 8002e5a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    __HAL_UNLOCK(huart);
 8002e5e:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    return HAL_OK;
 8002e62:	e7cb      	b.n	8002dfc <HAL_UART_Transmit+0x6c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e64:	6813      	ldr	r3, [r2, #0]
 8002e66:	061b      	lsls	r3, r3, #24
 8002e68:	d4c3      	bmi.n	8002df2 <HAL_UART_Transmit+0x62>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8002e6a:	b12f      	cbz	r7, 8002e78 <HAL_UART_Transmit+0xe8>
 8002e6c:	f7fe f8c6 	bl	8000ffc <HAL_GetTick>
 8002e70:	1b40      	subs	r0, r0, r5
 8002e72:	4287      	cmp	r7, r0
 8002e74:	6822      	ldr	r2, [r4, #0]
 8002e76:	d2b7      	bcs.n	8002de8 <HAL_UART_Transmit+0x58>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002e78:	68d3      	ldr	r3, [r2, #12]
 8002e7a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8002e7e:	60d3      	str	r3, [r2, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e80:	6953      	ldr	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002e82:	2120      	movs	r1, #32
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e84:	f023 0301 	bic.w	r3, r3, #1
        __HAL_UNLOCK(huart);
 8002e88:	2500      	movs	r5, #0
      return HAL_TIMEOUT;
 8002e8a:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002e8c:	6153      	str	r3, [r2, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8002e8e:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
        __HAL_UNLOCK(huart);
 8002e92:	f884 5038 	strb.w	r5, [r4, #56]	; 0x38
        huart->RxState = HAL_UART_STATE_READY;
 8002e96:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
}
 8002e9a:	b003      	add	sp, #12
 8002e9c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002e9e:	bf00      	nop

08002ea0 <HAL_UART_Receive_IT>:
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ea0:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8002ea4:	2b20      	cmp	r3, #32
 8002ea6:	d120      	bne.n	8002eea <HAL_UART_Receive_IT+0x4a>
    if ((pData == NULL) || (Size == 0U))
 8002ea8:	b309      	cbz	r1, 8002eee <HAL_UART_Receive_IT+0x4e>
 8002eaa:	b302      	cbz	r2, 8002eee <HAL_UART_Receive_IT+0x4e>
    __HAL_LOCK(huart);
 8002eac:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8002eb0:	2b01      	cmp	r3, #1
 8002eb2:	d01a      	beq.n	8002eea <HAL_UART_Receive_IT+0x4a>
{
 8002eb4:	b430      	push	{r4, r5}
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002eb6:	2300      	movs	r3, #0
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002eb8:	6804      	ldr	r4, [r0, #0]
    huart->RxXferCount = Size;
 8002eba:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ebc:	2522      	movs	r5, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002ebe:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002ec0:	f880 503a 	strb.w	r5, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002ec4:	68e5      	ldr	r5, [r4, #12]
    huart->RxXferSize = Size;
 8002ec6:	8582      	strh	r2, [r0, #44]	; 0x2c
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002ec8:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    huart->pRxBuffPtr = pData;
 8002ecc:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UNLOCK(huart);
 8002ece:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8002ed2:	60e5      	str	r5, [r4, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8002ed4:	6962      	ldr	r2, [r4, #20]
 8002ed6:	f042 0201 	orr.w	r2, r2, #1
 8002eda:	6162      	str	r2, [r4, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002edc:	68e2      	ldr	r2, [r4, #12]
 8002ede:	f042 0220 	orr.w	r2, r2, #32
    return HAL_OK;
 8002ee2:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8002ee4:	60e2      	str	r2, [r4, #12]
}
 8002ee6:	bc30      	pop	{r4, r5}
 8002ee8:	4770      	bx	lr
    return HAL_BUSY;
 8002eea:	2002      	movs	r0, #2
}
 8002eec:	4770      	bx	lr
      return HAL_ERROR;
 8002eee:	2001      	movs	r0, #1
 8002ef0:	4770      	bx	lr
 8002ef2:	bf00      	nop

08002ef4 <HAL_UART_TxCpltCallback>:
 8002ef4:	4770      	bx	lr
 8002ef6:	bf00      	nop

08002ef8 <UART_Receive_IT.part.1>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8002ef8:	b510      	push	{r4, lr}
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8002efa:	6884      	ldr	r4, [r0, #8]
 8002efc:	6901      	ldr	r1, [r0, #16]
 8002efe:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8002f00:	6802      	ldr	r2, [r0, #0]
 8002f02:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 8002f06:	d020      	beq.n	8002f4a <UART_Receive_IT.part.1+0x52>
 8002f08:	1c5c      	adds	r4, r3, #1
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002f0a:	6852      	ldr	r2, [r2, #4]
 8002f0c:	6284      	str	r4, [r0, #40]	; 0x28
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002f0e:	b9c9      	cbnz	r1, 8002f44 <UART_Receive_IT.part.1+0x4c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f10:	701a      	strb	r2, [r3, #0]
    if (--huart->RxXferCount == 0U)
 8002f12:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8002f14:	3b01      	subs	r3, #1
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8002f1a:	b98b      	cbnz	r3, 8002f40 <UART_Receive_IT.part.1+0x48>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002f1c:	6802      	ldr	r2, [r0, #0]
 8002f1e:	68d1      	ldr	r1, [r2, #12]
 8002f20:	f021 0120 	bic.w	r1, r1, #32
 8002f24:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002f26:	68d1      	ldr	r1, [r2, #12]
 8002f28:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8002f2c:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f2e:	6951      	ldr	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002f30:	2420      	movs	r4, #32
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002f32:	f021 0101 	bic.w	r1, r1, #1
 8002f36:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8002f38:	f880 403a 	strb.w	r4, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8002f3c:	f001 fea6 	bl	8004c8c <HAL_UART_RxCpltCallback>
}
 8002f40:	2000      	movs	r0, #0
 8002f42:	bd10      	pop	{r4, pc}
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002f44:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002f48:	e7e2      	b.n	8002f10 <UART_Receive_IT.part.1+0x18>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f4a:	6852      	ldr	r2, [r2, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8002f4c:	b929      	cbnz	r1, 8002f5a <UART_Receive_IT.part.1+0x62>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002f4e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002f52:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 2U;
 8002f56:	6283      	str	r3, [r0, #40]	; 0x28
 8002f58:	e7db      	b.n	8002f12 <UART_Receive_IT.part.1+0x1a>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8002f5a:	b2d2      	uxtb	r2, r2
 8002f5c:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1U;
 8002f60:	6283      	str	r3, [r0, #40]	; 0x28
 8002f62:	e7d6      	b.n	8002f12 <UART_Receive_IT.part.1+0x1a>

08002f64 <HAL_UART_ErrorCallback>:
 8002f64:	4770      	bx	lr
 8002f66:	bf00      	nop

08002f68 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8002f68:	6803      	ldr	r3, [r0, #0]
 8002f6a:	681a      	ldr	r2, [r3, #0]
{
 8002f6c:	b570      	push	{r4, r5, r6, lr}
  if (errorflags == RESET)
 8002f6e:	0716      	lsls	r6, r2, #28
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002f70:	68dd      	ldr	r5, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002f72:	6959      	ldr	r1, [r3, #20]
{
 8002f74:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8002f76:	d049      	beq.n	800300c <HAL_UART_IRQHandler+0xa4>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8002f78:	f011 0101 	ands.w	r1, r1, #1
 8002f7c:	d04f      	beq.n	800301e <HAL_UART_IRQHandler+0xb6>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8002f7e:	07d6      	lsls	r6, r2, #31
 8002f80:	d505      	bpl.n	8002f8e <HAL_UART_IRQHandler+0x26>
 8002f82:	05e8      	lsls	r0, r5, #23
 8002f84:	d503      	bpl.n	8002f8e <HAL_UART_IRQHandler+0x26>
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002f86:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8002f88:	f040 0001 	orr.w	r0, r0, #1
 8002f8c:	63e0      	str	r0, [r4, #60]	; 0x3c
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002f8e:	0756      	lsls	r6, r2, #29
 8002f90:	f002 0002 	and.w	r0, r2, #2
 8002f94:	d575      	bpl.n	8003082 <HAL_UART_IRQHandler+0x11a>
 8002f96:	b161      	cbz	r1, 8002fb2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002f98:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002f9a:	f041 0102 	orr.w	r1, r1, #2
 8002f9e:	63e1      	str	r1, [r4, #60]	; 0x3c
 8002fa0:	f002 0608 	and.w	r6, r2, #8
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fa4:	2800      	cmp	r0, #0
 8002fa6:	d171      	bne.n	800308c <HAL_UART_IRQHandler+0x124>
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002fa8:	b11e      	cbz	r6, 8002fb2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002faa:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002fac:	f041 0108 	orr.w	r1, r1, #8
 8002fb0:	63e1      	str	r1, [r4, #60]	; 0x3c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002fb2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002fb4:	2900      	cmp	r1, #0
 8002fb6:	d031      	beq.n	800301c <HAL_UART_IRQHandler+0xb4>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002fb8:	0696      	lsls	r6, r2, #26
 8002fba:	d501      	bpl.n	8002fc0 <HAL_UART_IRQHandler+0x58>
 8002fbc:	06a8      	lsls	r0, r5, #26
 8002fbe:	d473      	bmi.n	80030a8 <HAL_UART_IRQHandler+0x140>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8002fc0:	695d      	ldr	r5, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8002fc2:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8002fc4:	0709      	lsls	r1, r1, #28
 8002fc6:	d402      	bmi.n	8002fce <HAL_UART_IRQHandler+0x66>
 8002fc8:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 8002fcc:	d079      	beq.n	80030c2 <HAL_UART_IRQHandler+0x15a>
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002fce:	68da      	ldr	r2, [r3, #12]
 8002fd0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002fd4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fd6:	695a      	ldr	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8002fd8:	2120      	movs	r1, #32
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002fda:	f022 0201 	bic.w	r2, r2, #1
 8002fde:	615a      	str	r2, [r3, #20]
  huart->RxState = HAL_UART_STATE_READY;
 8002fe0:	f884 103a 	strb.w	r1, [r4, #58]	; 0x3a
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002fe4:	695a      	ldr	r2, [r3, #20]
 8002fe6:	0652      	lsls	r2, r2, #25
 8002fe8:	d55a      	bpl.n	80030a0 <HAL_UART_IRQHandler+0x138>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fea:	695a      	ldr	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002fec:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002fee:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002ff2:	615a      	str	r2, [r3, #20]
          if (huart->hdmarx != NULL)
 8002ff4:	2800      	cmp	r0, #0
 8002ff6:	d053      	beq.n	80030a0 <HAL_UART_IRQHandler+0x138>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002ff8:	4b3a      	ldr	r3, [pc, #232]	; (80030e4 <HAL_UART_IRQHandler+0x17c>)
 8002ffa:	6503      	str	r3, [r0, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002ffc:	f7fe fbe6 	bl	80017cc <HAL_DMA_Abort_IT>
 8003000:	b160      	cbz	r0, 800301c <HAL_UART_IRQHandler+0xb4>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003002:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 8003004:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003008:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800300a:	4718      	bx	r3
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800300c:	0696      	lsls	r6, r2, #26
 800300e:	d509      	bpl.n	8003024 <HAL_UART_IRQHandler+0xbc>
 8003010:	06a9      	lsls	r1, r5, #26
 8003012:	d507      	bpl.n	8003024 <HAL_UART_IRQHandler+0xbc>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003014:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8003018:	2b22      	cmp	r3, #34	; 0x22
 800301a:	d04e      	beq.n	80030ba <HAL_UART_IRQHandler+0x152>
}
 800301c:	bd70      	pop	{r4, r5, r6, pc}
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800301e:	f415 7f90 	tst.w	r5, #288	; 0x120
 8003022:	d1ac      	bne.n	8002f7e <HAL_UART_IRQHandler+0x16>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003024:	0616      	lsls	r6, r2, #24
 8003026:	d40e      	bmi.n	8003046 <HAL_UART_IRQHandler+0xde>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003028:	0651      	lsls	r1, r2, #25
 800302a:	d5f7      	bpl.n	800301c <HAL_UART_IRQHandler+0xb4>
 800302c:	066a      	lsls	r2, r5, #25
 800302e:	d5f5      	bpl.n	800301c <HAL_UART_IRQHandler+0xb4>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003030:	68da      	ldr	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003032:	2120      	movs	r1, #32
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003034:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003038:	60da      	str	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 800303a:	4620      	mov	r0, r4
  huart->gState = HAL_UART_STATE_READY;
 800303c:	f884 1039 	strb.w	r1, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 8003040:	f7ff ff58 	bl	8002ef4 <HAL_UART_TxCpltCallback>
}
 8003044:	bd70      	pop	{r4, r5, r6, pc}
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003046:	0628      	lsls	r0, r5, #24
 8003048:	d5ee      	bpl.n	8003028 <HAL_UART_IRQHandler+0xc0>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800304a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800304e:	2a21      	cmp	r2, #33	; 0x21
 8003050:	d1e4      	bne.n	800301c <HAL_UART_IRQHandler+0xb4>
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003052:	68a1      	ldr	r1, [r4, #8]
 8003054:	6a22      	ldr	r2, [r4, #32]
 8003056:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 800305a:	d037      	beq.n	80030cc <HAL_UART_IRQHandler+0x164>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800305c:	1c51      	adds	r1, r2, #1
 800305e:	6221      	str	r1, [r4, #32]
 8003060:	7812      	ldrb	r2, [r2, #0]
 8003062:	605a      	str	r2, [r3, #4]
    if (--huart->TxXferCount == 0U)
 8003064:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003066:	3a01      	subs	r2, #1
 8003068:	b292      	uxth	r2, r2
 800306a:	84e2      	strh	r2, [r4, #38]	; 0x26
 800306c:	2a00      	cmp	r2, #0
 800306e:	d1d5      	bne.n	800301c <HAL_UART_IRQHandler+0xb4>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003070:	68da      	ldr	r2, [r3, #12]
 8003072:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003076:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003078:	68da      	ldr	r2, [r3, #12]
 800307a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800307e:	60da      	str	r2, [r3, #12]
}
 8003080:	bd70      	pop	{r4, r5, r6, pc}
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003082:	b140      	cbz	r0, 8003096 <HAL_UART_IRQHandler+0x12e>
 8003084:	2900      	cmp	r1, #0
 8003086:	d094      	beq.n	8002fb2 <HAL_UART_IRQHandler+0x4a>
 8003088:	f002 0608 	and.w	r6, r2, #8
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800308c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800308e:	f041 0104 	orr.w	r1, r1, #4
 8003092:	63e1      	str	r1, [r4, #60]	; 0x3c
 8003094:	e788      	b.n	8002fa8 <HAL_UART_IRQHandler+0x40>
    if (((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003096:	0710      	lsls	r0, r2, #28
 8003098:	d58b      	bpl.n	8002fb2 <HAL_UART_IRQHandler+0x4a>
 800309a:	2900      	cmp	r1, #0
 800309c:	d185      	bne.n	8002faa <HAL_UART_IRQHandler+0x42>
 800309e:	e788      	b.n	8002fb2 <HAL_UART_IRQHandler+0x4a>
            HAL_UART_ErrorCallback(huart);
 80030a0:	4620      	mov	r0, r4
 80030a2:	f7ff ff5f 	bl	8002f64 <HAL_UART_ErrorCallback>
}
 80030a6:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80030a8:	f894 203a 	ldrb.w	r2, [r4, #58]	; 0x3a
 80030ac:	2a22      	cmp	r2, #34	; 0x22
 80030ae:	d187      	bne.n	8002fc0 <HAL_UART_IRQHandler+0x58>
 80030b0:	4620      	mov	r0, r4
 80030b2:	f7ff ff21 	bl	8002ef8 <UART_Receive_IT.part.1>
 80030b6:	6823      	ldr	r3, [r4, #0]
 80030b8:	e782      	b.n	8002fc0 <HAL_UART_IRQHandler+0x58>
}
 80030ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80030be:	f7ff bf1b 	b.w	8002ef8 <UART_Receive_IT.part.1>
        HAL_UART_ErrorCallback(huart);
 80030c2:	4620      	mov	r0, r4
 80030c4:	f7ff ff4e 	bl	8002f64 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80030c8:	63e5      	str	r5, [r4, #60]	; 0x3c
}
 80030ca:	bd70      	pop	{r4, r5, r6, pc}
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030cc:	8811      	ldrh	r1, [r2, #0]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80030ce:	6920      	ldr	r0, [r4, #16]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80030d0:	f3c1 0108 	ubfx	r1, r1, #0, #9
 80030d4:	6059      	str	r1, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80030d6:	b910      	cbnz	r0, 80030de <HAL_UART_IRQHandler+0x176>
        huart->pTxBuffPtr += 2U;
 80030d8:	3202      	adds	r2, #2
 80030da:	6222      	str	r2, [r4, #32]
 80030dc:	e7c2      	b.n	8003064 <HAL_UART_IRQHandler+0xfc>
        huart->pTxBuffPtr += 1U;
 80030de:	3201      	adds	r2, #1
 80030e0:	6222      	str	r2, [r4, #32]
 80030e2:	e7bf      	b.n	8003064 <HAL_UART_IRQHandler+0xfc>
 80030e4:	080030e9 	.word	0x080030e9

080030e8 <UART_DMAAbortOnError>:
{
 80030e8:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80030ea:	6b83      	ldr	r3, [r0, #56]	; 0x38
  huart->RxXferCount = 0x00U;
 80030ec:	2200      	movs	r2, #0
 80030ee:	85da      	strh	r2, [r3, #46]	; 0x2e
  HAL_UART_ErrorCallback(huart);
 80030f0:	4618      	mov	r0, r3
  huart->TxXferCount = 0x00U;
 80030f2:	84da      	strh	r2, [r3, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80030f4:	f7ff ff36 	bl	8002f64 <HAL_UART_ErrorCallback>
}
 80030f8:	bd08      	pop	{r3, pc}
 80030fa:	bf00      	nop

080030fc <ist_reg_read_by_mpu>:
	* @param  addr: the address to be read of IST8310's register
	* @retval 
  * @usage  call in ist8310_init() function
	*/
static uint8_t ist_reg_read_by_mpu(uint8_t addr)
{
 80030fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    MPU_NSS_LOW;
 8003100:	4e4a      	ldr	r6, [pc, #296]	; (800322c <ist_reg_read_by_mpu+0x130>)
    tx = reg & 0x7F;
 8003102:	4c4b      	ldr	r4, [pc, #300]	; (8003230 <ist_reg_read_by_mpu+0x134>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003104:	4d4b      	ldr	r5, [pc, #300]	; (8003234 <ist_reg_read_by_mpu+0x138>)
 8003106:	4f4c      	ldr	r7, [pc, #304]	; (8003238 <ist_reg_read_by_mpu+0x13c>)
{
 8003108:	b082      	sub	sp, #8
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800310a:	f04f 0837 	mov.w	r8, #55	; 0x37
{
 800310e:	4681      	mov	r9, r0
    MPU_NSS_LOW;
 8003110:	2200      	movs	r2, #0
 8003112:	4630      	mov	r0, r6
 8003114:	2140      	movs	r1, #64	; 0x40
 8003116:	f7fe fcaf 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800311a:	f04f 0c32 	mov.w	ip, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800311e:	4621      	mov	r1, r4
 8003120:	462a      	mov	r2, r5
 8003122:	4638      	mov	r0, r7
 8003124:	f8cd 8000 	str.w	r8, [sp]
 8003128:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800312a:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800312e:	f7fe ff99 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003132:	2301      	movs	r3, #1
 8003134:	462a      	mov	r2, r5
 8003136:	4621      	mov	r1, r4
 8003138:	f8cd 8000 	str.w	r8, [sp]
 800313c:	4638      	mov	r0, r7
    tx = data;
 800313e:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003142:	f7fe ff8f 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003146:	4630      	mov	r0, r6
 8003148:	2201      	movs	r2, #1
 800314a:	2140      	movs	r1, #64	; 0x40
 800314c:	f7fe fc94 	bl	8001a78 <HAL_GPIO_WritePin>
    uint8_t retval;
    mpu_write_byte(MPU6500_I2C_SLV4_REG, addr);
    MPU_DELAY(10);
 8003150:	200a      	movs	r0, #10
 8003152:	f7fd ff59 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003156:	4630      	mov	r0, r6
 8003158:	2200      	movs	r2, #0
 800315a:	2140      	movs	r1, #64	; 0x40
 800315c:	f7fe fc8c 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003160:	f04f 0934 	mov.w	r9, #52	; 0x34
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003164:	462a      	mov	r2, r5
 8003166:	4621      	mov	r1, r4
 8003168:	f8cd 8000 	str.w	r8, [sp]
 800316c:	4638      	mov	r0, r7
 800316e:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 8003170:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003174:	f7fe ff76 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003178:	f04f 0c80 	mov.w	ip, #128	; 0x80
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800317c:	2301      	movs	r3, #1
 800317e:	462a      	mov	r2, r5
 8003180:	4621      	mov	r1, r4
 8003182:	f8cd 8000 	str.w	r8, [sp]
 8003186:	4638      	mov	r0, r7
    tx = data;
 8003188:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800318c:	f7fe ff6a 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003190:	4630      	mov	r0, r6
 8003192:	2201      	movs	r2, #1
 8003194:	2140      	movs	r1, #64	; 0x40
 8003196:	f7fe fc6f 	bl	8001a78 <HAL_GPIO_WritePin>
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x80);
    MPU_DELAY(10);
 800319a:	200a      	movs	r0, #10
 800319c:	f7fd ff34 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80031a0:	4630      	mov	r0, r6
 80031a2:	2200      	movs	r2, #0
 80031a4:	2140      	movs	r1, #64	; 0x40
 80031a6:	f7fe fc67 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 80031aa:	f04f 0cb5 	mov.w	ip, #181	; 0xb5
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031ae:	462a      	mov	r2, r5
 80031b0:	4621      	mov	r1, r4
 80031b2:	f8cd 8000 	str.w	r8, [sp]
 80031b6:	4638      	mov	r0, r7
 80031b8:	2301      	movs	r3, #1
    tx = reg | 0x80;
 80031ba:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031be:	f7fe ff51 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031c2:	2301      	movs	r3, #1
 80031c4:	462a      	mov	r2, r5
 80031c6:	4621      	mov	r1, r4
 80031c8:	f8cd 8000 	str.w	r8, [sp]
 80031cc:	4638      	mov	r0, r7
 80031ce:	f7fe ff49 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80031d2:	4630      	mov	r0, r6
 80031d4:	2201      	movs	r2, #1
 80031d6:	2140      	movs	r1, #64	; 0x40
 80031d8:	f7fe fc4e 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 80031dc:	4630      	mov	r0, r6
 80031de:	2200      	movs	r2, #0
 80031e0:	2140      	movs	r1, #64	; 0x40
    return rx;
 80031e2:	f895 a000 	ldrb.w	sl, [r5]
    MPU_NSS_LOW;
 80031e6:	f7fe fc47 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031ea:	462a      	mov	r2, r5
 80031ec:	4621      	mov	r1, r4
 80031ee:	f8cd 8000 	str.w	r8, [sp]
 80031f2:	4638      	mov	r0, r7
 80031f4:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 80031f6:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031fa:	f7fe ff33 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80031fe:	2301      	movs	r3, #1
 8003200:	462a      	mov	r2, r5
 8003202:	4621      	mov	r1, r4
 8003204:	f8cd 8000 	str.w	r8, [sp]
 8003208:	4638      	mov	r0, r7
    tx = data;
 800320a:	2500      	movs	r5, #0
 800320c:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800320e:	f7fe ff29 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003212:	4630      	mov	r0, r6
 8003214:	2201      	movs	r2, #1
 8003216:	2140      	movs	r1, #64	; 0x40
 8003218:	f7fe fc2e 	bl	8001a78 <HAL_GPIO_WritePin>
    retval = mpu_read_byte(MPU6500_I2C_SLV4_DI);
    /* turn off slave4 after read */
    mpu_write_byte(MPU6500_I2C_SLV4_CTRL, 0x00);
    MPU_DELAY(10);
 800321c:	200a      	movs	r0, #10
 800321e:	f7fd fef3 	bl	8001008 <HAL_Delay>
    return retval;
}
 8003222:	4650      	mov	r0, sl
 8003224:	b002      	add	sp, #8
 8003226:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800322a:	bf00      	nop
 800322c:	40021400 	.word	0x40021400
 8003230:	2000024d 	.word	0x2000024d
 8003234:	2000024c 	.word	0x2000024c
 8003238:	20000690 	.word	0x20000690

0800323c <ist_reg_write_by_mpu>:
{
 800323c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tx = reg & 0x7F;
 8003240:	4c4a      	ldr	r4, [pc, #296]	; (800336c <ist_reg_write_by_mpu+0x130>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003242:	4f4b      	ldr	r7, [pc, #300]	; (8003370 <ist_reg_write_by_mpu+0x134>)
 8003244:	4e4b      	ldr	r6, [pc, #300]	; (8003374 <ist_reg_write_by_mpu+0x138>)
{
 8003246:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003248:	f04f 0837 	mov.w	r8, #55	; 0x37
{
 800324c:	4683      	mov	fp, r0
 800324e:	460d      	mov	r5, r1
    MPU_NSS_LOW;
 8003250:	4849      	ldr	r0, [pc, #292]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 8003252:	2200      	movs	r2, #0
 8003254:	2140      	movs	r1, #64	; 0x40
 8003256:	f7fe fc0f 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800325a:	f04f 0a2a 	mov.w	sl, #42	; 0x2a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800325e:	4621      	mov	r1, r4
 8003260:	463a      	mov	r2, r7
 8003262:	4630      	mov	r0, r6
 8003264:	f8cd 8000 	str.w	r8, [sp]
 8003268:	2301      	movs	r3, #1
    tx = data;
 800326a:	f04f 0900 	mov.w	r9, #0
    tx = reg & 0x7F;
 800326e:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003272:	f7fe fef7 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003276:	2301      	movs	r3, #1
 8003278:	463a      	mov	r2, r7
 800327a:	4621      	mov	r1, r4
 800327c:	f8cd 8000 	str.w	r8, [sp]
 8003280:	4630      	mov	r0, r6
    tx = data;
 8003282:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003286:	f7fe feed 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800328a:	2201      	movs	r2, #1
 800328c:	2140      	movs	r1, #64	; 0x40
 800328e:	483a      	ldr	r0, [pc, #232]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 8003290:	f7fe fbf2 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003294:	2002      	movs	r0, #2
 8003296:	f7fd feb7 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800329a:	464a      	mov	r2, r9
 800329c:	4836      	ldr	r0, [pc, #216]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 800329e:	2140      	movs	r1, #64	; 0x40
 80032a0:	f7fe fbea 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80032a4:	f04f 0c29 	mov.w	ip, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032a8:	463a      	mov	r2, r7
 80032aa:	4621      	mov	r1, r4
 80032ac:	f8cd 8000 	str.w	r8, [sp]
 80032b0:	4630      	mov	r0, r6
 80032b2:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 80032b4:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032b8:	f7fe fed4 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032bc:	2301      	movs	r3, #1
 80032be:	463a      	mov	r2, r7
 80032c0:	4621      	mov	r1, r4
 80032c2:	f8cd 8000 	str.w	r8, [sp]
 80032c6:	4630      	mov	r0, r6
    tx = data;
 80032c8:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032cc:	f7fe feca 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80032d0:	2201      	movs	r2, #1
 80032d2:	2140      	movs	r1, #64	; 0x40
 80032d4:	4828      	ldr	r0, [pc, #160]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 80032d6:	f7fe fbcf 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80032da:	2002      	movs	r0, #2
 80032dc:	f7fd fe94 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80032e0:	464a      	mov	r2, r9
 80032e2:	4825      	ldr	r0, [pc, #148]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 80032e4:	2140      	movs	r1, #64	; 0x40
 80032e6:	f7fe fbc7 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80032ea:	f04f 0c64 	mov.w	ip, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032ee:	463a      	mov	r2, r7
 80032f0:	4621      	mov	r1, r4
 80032f2:	f8cd 8000 	str.w	r8, [sp]
 80032f6:	4630      	mov	r0, r6
 80032f8:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 80032fa:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80032fe:	f7fe feb1 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003302:	2301      	movs	r3, #1
 8003304:	463a      	mov	r2, r7
 8003306:	4621      	mov	r1, r4
 8003308:	f8cd 8000 	str.w	r8, [sp]
 800330c:	4630      	mov	r0, r6
    tx = data;
 800330e:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003310:	f7fe fea8 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003314:	2201      	movs	r2, #1
 8003316:	2140      	movs	r1, #64	; 0x40
 8003318:	4817      	ldr	r0, [pc, #92]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 800331a:	f7fe fbad 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800331e:	2002      	movs	r0, #2
 8003320:	f7fd fe72 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003324:	464a      	mov	r2, r9
 8003326:	4814      	ldr	r0, [pc, #80]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 8003328:	2140      	movs	r1, #64	; 0x40
 800332a:	f7fe fba5 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800332e:	463a      	mov	r2, r7
 8003330:	4621      	mov	r1, r4
 8003332:	f8cd 8000 	str.w	r8, [sp]
 8003336:	4630      	mov	r0, r6
 8003338:	2301      	movs	r3, #1
    tx = reg & 0x7F;
 800333a:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800333e:	f7fe fe91 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003342:	463a      	mov	r2, r7
 8003344:	4621      	mov	r1, r4
 8003346:	2301      	movs	r3, #1
 8003348:	f8cd 8000 	str.w	r8, [sp]
 800334c:	4630      	mov	r0, r6
    tx = data;
 800334e:	2681      	movs	r6, #129	; 0x81
 8003350:	7026      	strb	r6, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003352:	f7fe fe87 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003356:	4808      	ldr	r0, [pc, #32]	; (8003378 <ist_reg_write_by_mpu+0x13c>)
 8003358:	2201      	movs	r2, #1
 800335a:	2140      	movs	r1, #64	; 0x40
 800335c:	f7fe fb8c 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003360:	200a      	movs	r0, #10
}
 8003362:	b003      	add	sp, #12
 8003364:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_DELAY(10);
 8003368:	f7fd be4e 	b.w	8001008 <HAL_Delay>
 800336c:	2000024d 	.word	0x2000024d
 8003370:	2000024c 	.word	0x2000024c
 8003374:	20000690 	.word	0x20000690
 8003378:	40021400 	.word	0x40021400

0800337c <ist8310_init>:
	* @param  
	* @retval 
  * @usage  call in mpu_device_init() function
	*/
uint8_t ist8310_init()
{
 800337c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    tx = reg & 0x7F;
 8003380:	4cc9      	ldr	r4, [pc, #804]	; (80036a8 <ist8310_init+0x32c>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003382:	4dca      	ldr	r5, [pc, #808]	; (80036ac <ist8310_init+0x330>)
    MPU_NSS_LOW;
 8003384:	48ca      	ldr	r0, [pc, #808]	; (80036b0 <ist8310_init+0x334>)
{
 8003386:	b083      	sub	sp, #12
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003388:	2637      	movs	r6, #55	; 0x37
    MPU_NSS_LOW;
 800338a:	2200      	movs	r2, #0
 800338c:	2140      	movs	r1, #64	; 0x40
 800338e:	f7fe fb73 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003392:	276a      	movs	r7, #106	; 0x6a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003394:	4621      	mov	r1, r4
 8003396:	462a      	mov	r2, r5
 8003398:	2301      	movs	r3, #1
 800339a:	9600      	str	r6, [sp, #0]
 800339c:	48c5      	ldr	r0, [pc, #788]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800339e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033a0:	f7fe fe60 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 80033a4:	2730      	movs	r7, #48	; 0x30
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033a6:	2301      	movs	r3, #1
 80033a8:	462a      	mov	r2, r5
 80033aa:	4621      	mov	r1, r4
 80033ac:	9600      	str	r6, [sp, #0]
 80033ae:	48c1      	ldr	r0, [pc, #772]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 80033b0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033b2:	f7fe fe57 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80033b6:	2201      	movs	r2, #1
 80033b8:	2140      	movs	r1, #64	; 0x40
 80033ba:	48bd      	ldr	r0, [pc, #756]	; (80036b0 <ist8310_init+0x334>)
 80033bc:	f7fe fb5c 	bl	8001a78 <HAL_GPIO_WritePin>
	  /* enable iic master mode */
    mpu_write_byte(MPU6500_USER_CTRL, 0x30);
    MPU_DELAY(10);
 80033c0:	200a      	movs	r0, #10
 80033c2:	f7fd fe21 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80033c6:	2200      	movs	r2, #0
 80033c8:	2140      	movs	r1, #64	; 0x40
 80033ca:	48b9      	ldr	r0, [pc, #740]	; (80036b0 <ist8310_init+0x334>)
 80033cc:	f7fe fb54 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80033d0:	f04f 0724 	mov.w	r7, #36	; 0x24
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033d4:	462a      	mov	r2, r5
 80033d6:	4621      	mov	r1, r4
 80033d8:	2301      	movs	r3, #1
 80033da:	9600      	str	r6, [sp, #0]
 80033dc:	48b5      	ldr	r0, [pc, #724]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80033de:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033e0:	f7fe fe40 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 80033e4:	270d      	movs	r7, #13
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033e6:	2301      	movs	r3, #1
 80033e8:	462a      	mov	r2, r5
 80033ea:	4621      	mov	r1, r4
 80033ec:	9600      	str	r6, [sp, #0]
 80033ee:	48b1      	ldr	r0, [pc, #708]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 80033f0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80033f2:	f7fe fe37 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80033f6:	2201      	movs	r2, #1
 80033f8:	2140      	movs	r1, #64	; 0x40
 80033fa:	48ad      	ldr	r0, [pc, #692]	; (80036b0 <ist8310_init+0x334>)
 80033fc:	f7fe fb3c 	bl	8001a78 <HAL_GPIO_WritePin>
	  /* enable iic 400khz */
    mpu_write_byte(MPU6500_I2C_MST_CTRL, 0x0d); 
    MPU_DELAY(10);
 8003400:	200a      	movs	r0, #10
 8003402:	f7fd fe01 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003406:	2200      	movs	r2, #0
 8003408:	2140      	movs	r1, #64	; 0x40
 800340a:	48a9      	ldr	r0, [pc, #676]	; (80036b0 <ist8310_init+0x334>)
 800340c:	f7fe fb34 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003410:	f04f 0728 	mov.w	r7, #40	; 0x28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003414:	462a      	mov	r2, r5
 8003416:	4621      	mov	r1, r4
 8003418:	2301      	movs	r3, #1
 800341a:	9600      	str	r6, [sp, #0]
 800341c:	48a5      	ldr	r0, [pc, #660]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800341e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003420:	f7fe fe20 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003424:	f04f 070e 	mov.w	r7, #14
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003428:	2301      	movs	r3, #1
 800342a:	462a      	mov	r2, r5
 800342c:	4621      	mov	r1, r4
 800342e:	9600      	str	r6, [sp, #0]
 8003430:	48a0      	ldr	r0, [pc, #640]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 8003432:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003434:	f7fe fe16 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003438:	2201      	movs	r2, #1
 800343a:	2140      	movs	r1, #64	; 0x40
 800343c:	489c      	ldr	r0, [pc, #624]	; (80036b0 <ist8310_init+0x334>)
 800343e:	f7fe fb1b 	bl	8001a78 <HAL_GPIO_WritePin>

    /* turn on slave 1 for ist write and slave 4 to ist read */
    mpu_write_byte(MPU6500_I2C_SLV1_ADDR, IST8310_ADDRESS);  
    MPU_DELAY(10);
 8003442:	200a      	movs	r0, #10
 8003444:	f7fd fde0 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003448:	2200      	movs	r2, #0
 800344a:	2140      	movs	r1, #64	; 0x40
 800344c:	4898      	ldr	r0, [pc, #608]	; (80036b0 <ist8310_init+0x334>)
 800344e:	f7fe fb13 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003452:	2731      	movs	r7, #49	; 0x31
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003454:	462a      	mov	r2, r5
 8003456:	4621      	mov	r1, r4
 8003458:	2301      	movs	r3, #1
 800345a:	9600      	str	r6, [sp, #0]
 800345c:	4895      	ldr	r0, [pc, #596]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800345e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003460:	f7fe fe00 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003464:	f06f 0771 	mvn.w	r7, #113	; 0x71
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003468:	2301      	movs	r3, #1
 800346a:	462a      	mov	r2, r5
 800346c:	4621      	mov	r1, r4
 800346e:	9600      	str	r6, [sp, #0]
 8003470:	4890      	ldr	r0, [pc, #576]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 8003472:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003474:	f7fe fdf6 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003478:	2201      	movs	r2, #1
 800347a:	2140      	movs	r1, #64	; 0x40
 800347c:	488c      	ldr	r0, [pc, #560]	; (80036b0 <ist8310_init+0x334>)
 800347e:	f7fe fafb 	bl	8001a78 <HAL_GPIO_WritePin>
    mpu_write_byte(MPU6500_I2C_SLV4_ADDR, 0x80 | IST8310_ADDRESS);
    MPU_DELAY(10);
 8003482:	200a      	movs	r0, #10
 8003484:	f7fd fdc0 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003488:	2200      	movs	r2, #0
 800348a:	2140      	movs	r1, #64	; 0x40
 800348c:	4888      	ldr	r0, [pc, #544]	; (80036b0 <ist8310_init+0x334>)
 800348e:	f7fe faf3 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003492:	f04f 0a2a 	mov.w	sl, #42	; 0x2a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003496:	462a      	mov	r2, r5
 8003498:	4621      	mov	r1, r4
 800349a:	2301      	movs	r3, #1
 800349c:	9600      	str	r6, [sp, #0]
 800349e:	4885      	ldr	r0, [pc, #532]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80034a0:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 80034a4:	f04f 0800 	mov.w	r8, #0
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034a8:	f7fe fddc 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034ac:	2301      	movs	r3, #1
 80034ae:	462a      	mov	r2, r5
 80034b0:	4621      	mov	r1, r4
 80034b2:	9600      	str	r6, [sp, #0]
 80034b4:	487f      	ldr	r0, [pc, #508]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 80034b6:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034ba:	f7fe fdd3 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80034be:	2201      	movs	r2, #1
 80034c0:	2140      	movs	r1, #64	; 0x40
 80034c2:	487b      	ldr	r0, [pc, #492]	; (80036b0 <ist8310_init+0x334>)
 80034c4:	f7fe fad8 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80034c8:	2002      	movs	r0, #2
 80034ca:	f7fd fd9d 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80034ce:	4642      	mov	r2, r8
 80034d0:	2140      	movs	r1, #64	; 0x40
 80034d2:	4877      	ldr	r0, [pc, #476]	; (80036b0 <ist8310_init+0x334>)
 80034d4:	f7fe fad0 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80034d8:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034dc:	462a      	mov	r2, r5
 80034de:	4621      	mov	r1, r4
 80034e0:	2301      	movs	r3, #1
 80034e2:	9600      	str	r6, [sp, #0]
 80034e4:	4873      	ldr	r0, [pc, #460]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80034e6:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034e8:	f7fe fdbc 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 80034ec:	f04f 070b 	mov.w	r7, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034f0:	2301      	movs	r3, #1
 80034f2:	462a      	mov	r2, r5
 80034f4:	4621      	mov	r1, r4
 80034f6:	9600      	str	r6, [sp, #0]
 80034f8:	486e      	ldr	r0, [pc, #440]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 80034fa:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80034fc:	f7fe fdb2 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003500:	2201      	movs	r2, #1
 8003502:	2140      	movs	r1, #64	; 0x40
 8003504:	486a      	ldr	r0, [pc, #424]	; (80036b0 <ist8310_init+0x334>)
 8003506:	f7fe fab7 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800350a:	2002      	movs	r0, #2
 800350c:	f7fd fd7c 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003510:	4642      	mov	r2, r8
 8003512:	2140      	movs	r1, #64	; 0x40
 8003514:	4866      	ldr	r0, [pc, #408]	; (80036b0 <ist8310_init+0x334>)
 8003516:	f7fe faaf 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800351a:	f04f 0764 	mov.w	r7, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800351e:	462a      	mov	r2, r5
 8003520:	4621      	mov	r1, r4
 8003522:	2301      	movs	r3, #1
 8003524:	9600      	str	r6, [sp, #0]
 8003526:	4863      	ldr	r0, [pc, #396]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003528:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800352a:	f7fe fd9b 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 800352e:	f04f 0701 	mov.w	r7, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003532:	2301      	movs	r3, #1
 8003534:	462a      	mov	r2, r5
 8003536:	4621      	mov	r1, r4
 8003538:	9600      	str	r6, [sp, #0]
 800353a:	485e      	ldr	r0, [pc, #376]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 800353c:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800353e:	f7fe fd91 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003542:	2201      	movs	r2, #1
 8003544:	2140      	movs	r1, #64	; 0x40
 8003546:	485a      	ldr	r0, [pc, #360]	; (80036b0 <ist8310_init+0x334>)
 8003548:	f7fe fa96 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800354c:	2002      	movs	r0, #2
 800354e:	f7fd fd5b 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003552:	4642      	mov	r2, r8
 8003554:	2140      	movs	r1, #64	; 0x40
 8003556:	4856      	ldr	r0, [pc, #344]	; (80036b0 <ist8310_init+0x334>)
 8003558:	f7fe fa8e 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800355c:	2301      	movs	r3, #1
 800355e:	462a      	mov	r2, r5
 8003560:	4621      	mov	r1, r4
 8003562:	9600      	str	r6, [sp, #0]
 8003564:	4853      	ldr	r0, [pc, #332]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 8003566:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 800356a:	f06f 077e 	mvn.w	r7, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800356e:	f7fe fd79 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003572:	2301      	movs	r3, #1
 8003574:	462a      	mov	r2, r5
 8003576:	4621      	mov	r1, r4
 8003578:	9600      	str	r6, [sp, #0]
 800357a:	484e      	ldr	r0, [pc, #312]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 800357c:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800357e:	f7fe fd71 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003582:	2201      	movs	r2, #1
 8003584:	2140      	movs	r1, #64	; 0x40
 8003586:	484a      	ldr	r0, [pc, #296]	; (80036b0 <ist8310_init+0x334>)
 8003588:	f7fe fa76 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 800358c:	200a      	movs	r0, #10
 800358e:	f7fd fd3b 	bl	8001008 <HAL_Delay>

    /* IST8310_R_CONFB 0x01 = device rst */
    ist_reg_write_by_mpu(IST8310_R_CONFB, 0x01);
    MPU_DELAY(10);
 8003592:	200a      	movs	r0, #10
 8003594:	f7fd fd38 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003598:	4642      	mov	r2, r8
 800359a:	2140      	movs	r1, #64	; 0x40
 800359c:	4844      	ldr	r0, [pc, #272]	; (80036b0 <ist8310_init+0x334>)
 800359e:	f7fe fa6b 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80035a2:	f04f 0732 	mov.w	r7, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035a6:	2301      	movs	r3, #1
 80035a8:	462a      	mov	r2, r5
 80035aa:	4621      	mov	r1, r4
 80035ac:	9600      	str	r6, [sp, #0]
 80035ae:	4841      	ldr	r0, [pc, #260]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80035b0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035b2:	f7fe fd57 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035b6:	2301      	movs	r3, #1
 80035b8:	462a      	mov	r2, r5
 80035ba:	4621      	mov	r1, r4
 80035bc:	9600      	str	r6, [sp, #0]
 80035be:	483d      	ldr	r0, [pc, #244]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 80035c0:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035c4:	f7fe fd4e 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80035c8:	2201      	movs	r2, #1
 80035ca:	2140      	movs	r1, #64	; 0x40
 80035cc:	4838      	ldr	r0, [pc, #224]	; (80036b0 <ist8310_init+0x334>)
 80035ce:	f7fe fa53 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80035d2:	200a      	movs	r0, #10
 80035d4:	f7fd fd18 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80035d8:	4642      	mov	r2, r8
 80035da:	2140      	movs	r1, #64	; 0x40
 80035dc:	4834      	ldr	r0, [pc, #208]	; (80036b0 <ist8310_init+0x334>)
 80035de:	f7fe fa4b 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80035e2:	f04f 0934 	mov.w	r9, #52	; 0x34
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035e6:	2301      	movs	r3, #1
 80035e8:	462a      	mov	r2, r5
 80035ea:	4621      	mov	r1, r4
 80035ec:	9600      	str	r6, [sp, #0]
 80035ee:	4831      	ldr	r0, [pc, #196]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 80035f0:	f884 9000 	strb.w	r9, [r4]
    tx = data;
 80035f4:	f06f 077f 	mvn.w	r7, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035f8:	f7fe fd34 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80035fc:	2301      	movs	r3, #1
 80035fe:	462a      	mov	r2, r5
 8003600:	4621      	mov	r1, r4
 8003602:	9600      	str	r6, [sp, #0]
 8003604:	482b      	ldr	r0, [pc, #172]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 8003606:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003608:	f7fe fd2c 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800360c:	2201      	movs	r2, #1
 800360e:	2140      	movs	r1, #64	; 0x40
 8003610:	4827      	ldr	r0, [pc, #156]	; (80036b0 <ist8310_init+0x334>)
 8003612:	f7fe fa31 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003616:	200a      	movs	r0, #10
 8003618:	f7fd fcf6 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800361c:	4642      	mov	r2, r8
 800361e:	2140      	movs	r1, #64	; 0x40
 8003620:	4823      	ldr	r0, [pc, #140]	; (80036b0 <ist8310_init+0x334>)
 8003622:	f7fe fa29 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 8003626:	f06f 074a 	mvn.w	r7, #74	; 0x4a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800362a:	2301      	movs	r3, #1
 800362c:	462a      	mov	r2, r5
 800362e:	4621      	mov	r1, r4
 8003630:	9600      	str	r6, [sp, #0]
 8003632:	4820      	ldr	r0, [pc, #128]	; (80036b4 <ist8310_init+0x338>)
    tx = reg | 0x80;
 8003634:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003636:	f7fe fd15 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800363a:	2301      	movs	r3, #1
 800363c:	462a      	mov	r2, r5
 800363e:	4621      	mov	r1, r4
 8003640:	9600      	str	r6, [sp, #0]
 8003642:	481c      	ldr	r0, [pc, #112]	; (80036b4 <ist8310_init+0x338>)
 8003644:	f7fe fd0e 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003648:	2201      	movs	r2, #1
 800364a:	2140      	movs	r1, #64	; 0x40
 800364c:	4818      	ldr	r0, [pc, #96]	; (80036b0 <ist8310_init+0x334>)
 800364e:	f7fe fa13 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 8003652:	4642      	mov	r2, r8
 8003654:	2140      	movs	r1, #64	; 0x40
 8003656:	4816      	ldr	r0, [pc, #88]	; (80036b0 <ist8310_init+0x334>)
    return rx;
 8003658:	f895 b000 	ldrb.w	fp, [r5]
    MPU_NSS_LOW;
 800365c:	f7fe fa0c 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003660:	2301      	movs	r3, #1
 8003662:	462a      	mov	r2, r5
 8003664:	4621      	mov	r1, r4
 8003666:	9600      	str	r6, [sp, #0]
 8003668:	4812      	ldr	r0, [pc, #72]	; (80036b4 <ist8310_init+0x338>)
    tx = reg & 0x7F;
 800366a:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800366e:	f7fe fcf9 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003672:	2301      	movs	r3, #1
 8003674:	462a      	mov	r2, r5
 8003676:	4621      	mov	r1, r4
 8003678:	9600      	str	r6, [sp, #0]
 800367a:	480e      	ldr	r0, [pc, #56]	; (80036b4 <ist8310_init+0x338>)
    tx = data;
 800367c:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003680:	f7fe fcf0 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003684:	2201      	movs	r2, #1
 8003686:	2140      	movs	r1, #64	; 0x40
 8003688:	4809      	ldr	r0, [pc, #36]	; (80036b0 <ist8310_init+0x334>)
 800368a:	f7fe f9f5 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 800368e:	200a      	movs	r0, #10
 8003690:	f7fd fcba 	bl	8001008 <HAL_Delay>
    if (IST8310_DEVICE_ID_A != ist_reg_read_by_mpu(IST8310_WHO_AM_I))
 8003694:	f1bb 0f10 	cmp.w	fp, #16
 8003698:	d00e      	beq.n	80036b8 <ist8310_init+0x33c>
        return 1;
 800369a:	f04f 0801 	mov.w	r8, #1

    /* configure and turn on slave 0 */
    mpu_master_i2c_auto_read_config(IST8310_ADDRESS, IST8310_R_XL, 0x06);
    MPU_DELAY(100);
    return 0;
}
 800369e:	4640      	mov	r0, r8
 80036a0:	b003      	add	sp, #12
 80036a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80036a6:	bf00      	nop
 80036a8:	2000024d 	.word	0x2000024d
 80036ac:	2000024c 	.word	0x2000024c
 80036b0:	40021400 	.word	0x40021400
 80036b4:	20000690 	.word	0x20000690
    MPU_NSS_LOW;
 80036b8:	4642      	mov	r2, r8
 80036ba:	2140      	movs	r1, #64	; 0x40
 80036bc:	48d4      	ldr	r0, [pc, #848]	; (8003a10 <ist8310_init+0x694>)
 80036be:	f7fe f9db 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036c2:	2301      	movs	r3, #1
 80036c4:	462a      	mov	r2, r5
 80036c6:	4621      	mov	r1, r4
 80036c8:	9600      	str	r6, [sp, #0]
 80036ca:	48d2      	ldr	r0, [pc, #840]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80036cc:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036d0:	f7fe fcc8 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036d4:	2301      	movs	r3, #1
 80036d6:	462a      	mov	r2, r5
 80036d8:	4621      	mov	r1, r4
 80036da:	9600      	str	r6, [sp, #0]
 80036dc:	48cd      	ldr	r0, [pc, #820]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80036de:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80036e2:	f7fe fcbf 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80036e6:	2201      	movs	r2, #1
 80036e8:	2140      	movs	r1, #64	; 0x40
 80036ea:	48c9      	ldr	r0, [pc, #804]	; (8003a10 <ist8310_init+0x694>)
 80036ec:	f7fe f9c4 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 80036f0:	2002      	movs	r0, #2
 80036f2:	f7fd fc89 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80036f6:	4642      	mov	r2, r8
 80036f8:	2140      	movs	r1, #64	; 0x40
 80036fa:	48c5      	ldr	r0, [pc, #788]	; (8003a10 <ist8310_init+0x694>)
 80036fc:	f7fe f9bc 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003700:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003704:	2301      	movs	r3, #1
 8003706:	462a      	mov	r2, r5
 8003708:	4621      	mov	r1, r4
 800370a:	9600      	str	r6, [sp, #0]
 800370c:	48c1      	ldr	r0, [pc, #772]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800370e:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003710:	f7fe fca8 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003714:	f04f 0c0b 	mov.w	ip, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003718:	2301      	movs	r3, #1
 800371a:	462a      	mov	r2, r5
 800371c:	4621      	mov	r1, r4
 800371e:	9600      	str	r6, [sp, #0]
 8003720:	48bc      	ldr	r0, [pc, #752]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 8003722:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003726:	f7fe fc9d 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800372a:	2201      	movs	r2, #1
 800372c:	2140      	movs	r1, #64	; 0x40
 800372e:	48b8      	ldr	r0, [pc, #736]	; (8003a10 <ist8310_init+0x694>)
 8003730:	f7fe f9a2 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003734:	2002      	movs	r0, #2
 8003736:	f7fd fc67 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800373a:	4642      	mov	r2, r8
 800373c:	2140      	movs	r1, #64	; 0x40
 800373e:	48b4      	ldr	r0, [pc, #720]	; (8003a10 <ist8310_init+0x694>)
 8003740:	f7fe f99a 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003744:	f04f 0c64 	mov.w	ip, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003748:	2301      	movs	r3, #1
 800374a:	462a      	mov	r2, r5
 800374c:	4621      	mov	r1, r4
 800374e:	9600      	str	r6, [sp, #0]
 8003750:	48b0      	ldr	r0, [pc, #704]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003752:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003756:	f7fe fc85 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 800375a:	f04f 0c01 	mov.w	ip, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800375e:	2301      	movs	r3, #1
 8003760:	462a      	mov	r2, r5
 8003762:	4621      	mov	r1, r4
 8003764:	9600      	str	r6, [sp, #0]
 8003766:	48ab      	ldr	r0, [pc, #684]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 8003768:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800376c:	f7fe fc7a 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003770:	2201      	movs	r2, #1
 8003772:	2140      	movs	r1, #64	; 0x40
 8003774:	48a6      	ldr	r0, [pc, #664]	; (8003a10 <ist8310_init+0x694>)
 8003776:	f7fe f97f 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 800377a:	2002      	movs	r0, #2
 800377c:	f7fd fc44 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003780:	4642      	mov	r2, r8
 8003782:	2140      	movs	r1, #64	; 0x40
 8003784:	48a2      	ldr	r0, [pc, #648]	; (8003a10 <ist8310_init+0x694>)
 8003786:	f7fe f977 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800378a:	2301      	movs	r3, #1
 800378c:	462a      	mov	r2, r5
 800378e:	4621      	mov	r1, r4
 8003790:	9600      	str	r6, [sp, #0]
 8003792:	48a0      	ldr	r0, [pc, #640]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003794:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 8003798:	f06f 0b7e 	mvn.w	fp, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800379c:	f7fe fc62 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037a0:	2301      	movs	r3, #1
 80037a2:	462a      	mov	r2, r5
 80037a4:	4621      	mov	r1, r4
 80037a6:	9600      	str	r6, [sp, #0]
 80037a8:	489a      	ldr	r0, [pc, #616]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80037aa:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037ae:	f7fe fc59 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80037b2:	2201      	movs	r2, #1
 80037b4:	2140      	movs	r1, #64	; 0x40
 80037b6:	4896      	ldr	r0, [pc, #600]	; (8003a10 <ist8310_init+0x694>)
 80037b8:	f7fe f95e 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80037bc:	200a      	movs	r0, #10
 80037be:	f7fd fc23 	bl	8001008 <HAL_Delay>
    MPU_DELAY(10);
 80037c2:	200a      	movs	r0, #10
 80037c4:	f7fd fc20 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80037c8:	4642      	mov	r2, r8
 80037ca:	2140      	movs	r1, #64	; 0x40
 80037cc:	4890      	ldr	r0, [pc, #576]	; (8003a10 <ist8310_init+0x694>)
 80037ce:	f7fe f953 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037d2:	2301      	movs	r3, #1
 80037d4:	462a      	mov	r2, r5
 80037d6:	4621      	mov	r1, r4
 80037d8:	9600      	str	r6, [sp, #0]
 80037da:	488e      	ldr	r0, [pc, #568]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80037dc:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037e0:	f7fe fc40 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037e4:	2301      	movs	r3, #1
 80037e6:	462a      	mov	r2, r5
 80037e8:	4621      	mov	r1, r4
 80037ea:	9600      	str	r6, [sp, #0]
 80037ec:	4889      	ldr	r0, [pc, #548]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80037ee:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80037f2:	f7fe fc37 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80037f6:	2201      	movs	r2, #1
 80037f8:	2140      	movs	r1, #64	; 0x40
 80037fa:	4885      	ldr	r0, [pc, #532]	; (8003a10 <ist8310_init+0x694>)
 80037fc:	f7fe f93c 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003800:	2002      	movs	r0, #2
 8003802:	f7fd fc01 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003806:	4642      	mov	r2, r8
 8003808:	2140      	movs	r1, #64	; 0x40
 800380a:	4881      	ldr	r0, [pc, #516]	; (8003a10 <ist8310_init+0x694>)
 800380c:	f7fe f934 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003810:	2301      	movs	r3, #1
 8003812:	462a      	mov	r2, r5
 8003814:	4621      	mov	r1, r4
 8003816:	9600      	str	r6, [sp, #0]
 8003818:	487e      	ldr	r0, [pc, #504]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800381a:	7027      	strb	r7, [r4, #0]
    tx = data;
 800381c:	f04f 0b0a 	mov.w	fp, #10
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003820:	f7fe fc20 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003824:	2301      	movs	r3, #1
 8003826:	462a      	mov	r2, r5
 8003828:	4621      	mov	r1, r4
 800382a:	9600      	str	r6, [sp, #0]
 800382c:	4879      	ldr	r0, [pc, #484]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 800382e:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003832:	f7fe fc17 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003836:	2201      	movs	r2, #1
 8003838:	2140      	movs	r1, #64	; 0x40
 800383a:	4875      	ldr	r0, [pc, #468]	; (8003a10 <ist8310_init+0x694>)
 800383c:	f7fe f91c 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003840:	2002      	movs	r0, #2
 8003842:	f7fd fbe1 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003846:	4642      	mov	r2, r8
 8003848:	2140      	movs	r1, #64	; 0x40
 800384a:	4871      	ldr	r0, [pc, #452]	; (8003a10 <ist8310_init+0x694>)
 800384c:	f7fe f914 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003850:	f04f 0e64 	mov.w	lr, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003854:	2301      	movs	r3, #1
 8003856:	462a      	mov	r2, r5
 8003858:	4621      	mov	r1, r4
 800385a:	9600      	str	r6, [sp, #0]
 800385c:	486d      	ldr	r0, [pc, #436]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800385e:	f884 e000 	strb.w	lr, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003862:	f7fe fbff 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003866:	2301      	movs	r3, #1
 8003868:	462a      	mov	r2, r5
 800386a:	4621      	mov	r1, r4
 800386c:	9600      	str	r6, [sp, #0]
 800386e:	4869      	ldr	r0, [pc, #420]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 8003870:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003874:	f7fe fbf6 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003878:	2201      	movs	r2, #1
 800387a:	2140      	movs	r1, #64	; 0x40
 800387c:	4864      	ldr	r0, [pc, #400]	; (8003a10 <ist8310_init+0x694>)
 800387e:	f7fe f8fb 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003882:	2002      	movs	r0, #2
 8003884:	f7fd fbc0 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003888:	4642      	mov	r2, r8
 800388a:	2140      	movs	r1, #64	; 0x40
 800388c:	4860      	ldr	r0, [pc, #384]	; (8003a10 <ist8310_init+0x694>)
 800388e:	f7fe f8f3 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003892:	2301      	movs	r3, #1
 8003894:	462a      	mov	r2, r5
 8003896:	4621      	mov	r1, r4
 8003898:	9600      	str	r6, [sp, #0]
 800389a:	485e      	ldr	r0, [pc, #376]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800389c:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038a0:	f7fe fbe0 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 80038a4:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038a8:	2301      	movs	r3, #1
 80038aa:	462a      	mov	r2, r5
 80038ac:	4621      	mov	r1, r4
 80038ae:	9600      	str	r6, [sp, #0]
 80038b0:	4858      	ldr	r0, [pc, #352]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80038b2:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038b6:	f7fe fbd5 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80038ba:	2201      	movs	r2, #1
 80038bc:	2140      	movs	r1, #64	; 0x40
 80038be:	4854      	ldr	r0, [pc, #336]	; (8003a10 <ist8310_init+0x694>)
 80038c0:	f7fe f8da 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80038c4:	4658      	mov	r0, fp
 80038c6:	f7fd fb9f 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80038ca:	4642      	mov	r2, r8
 80038cc:	2140      	movs	r1, #64	; 0x40
 80038ce:	4850      	ldr	r0, [pc, #320]	; (8003a10 <ist8310_init+0x694>)
 80038d0:	f7fe f8d2 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80038d4:	f04f 0732 	mov.w	r7, #50	; 0x32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038d8:	2301      	movs	r3, #1
 80038da:	462a      	mov	r2, r5
 80038dc:	4621      	mov	r1, r4
 80038de:	9600      	str	r6, [sp, #0]
 80038e0:	484c      	ldr	r0, [pc, #304]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80038e2:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038e4:	f7fe fbbe 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038e8:	2301      	movs	r3, #1
 80038ea:	462a      	mov	r2, r5
 80038ec:	4621      	mov	r1, r4
 80038ee:	9600      	str	r6, [sp, #0]
 80038f0:	4848      	ldr	r0, [pc, #288]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80038f2:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80038f6:	f7fe fbb5 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80038fa:	2201      	movs	r2, #1
 80038fc:	2140      	movs	r1, #64	; 0x40
 80038fe:	4844      	ldr	r0, [pc, #272]	; (8003a10 <ist8310_init+0x694>)
 8003900:	f7fe f8ba 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003904:	4658      	mov	r0, fp
 8003906:	f7fd fb7f 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800390a:	4642      	mov	r2, r8
 800390c:	2140      	movs	r1, #64	; 0x40
 800390e:	4840      	ldr	r0, [pc, #256]	; (8003a10 <ist8310_init+0x694>)
 8003910:	f7fe f8b2 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003914:	2301      	movs	r3, #1
 8003916:	462a      	mov	r2, r5
 8003918:	4621      	mov	r1, r4
 800391a:	9600      	str	r6, [sp, #0]
 800391c:	483d      	ldr	r0, [pc, #244]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 800391e:	f884 9000 	strb.w	r9, [r4]
    tx = data;
 8003922:	f06f 077f 	mvn.w	r7, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003926:	f7fe fb9d 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800392a:	2301      	movs	r3, #1
 800392c:	462a      	mov	r2, r5
 800392e:	4621      	mov	r1, r4
 8003930:	9600      	str	r6, [sp, #0]
 8003932:	4838      	ldr	r0, [pc, #224]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 8003934:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003936:	f7fe fb95 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800393a:	2201      	movs	r2, #1
 800393c:	2140      	movs	r1, #64	; 0x40
 800393e:	4834      	ldr	r0, [pc, #208]	; (8003a10 <ist8310_init+0x694>)
 8003940:	f7fe f89a 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003944:	4658      	mov	r0, fp
 8003946:	f7fd fb5f 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800394a:	4642      	mov	r2, r8
 800394c:	2140      	movs	r1, #64	; 0x40
 800394e:	4830      	ldr	r0, [pc, #192]	; (8003a10 <ist8310_init+0x694>)
 8003950:	f7fe f892 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg | 0x80;
 8003954:	f06f 074a 	mvn.w	r7, #74	; 0x4a
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003958:	2301      	movs	r3, #1
 800395a:	462a      	mov	r2, r5
 800395c:	4621      	mov	r1, r4
 800395e:	9600      	str	r6, [sp, #0]
 8003960:	482c      	ldr	r0, [pc, #176]	; (8003a14 <ist8310_init+0x698>)
    tx = reg | 0x80;
 8003962:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003964:	f7fe fb7e 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003968:	2301      	movs	r3, #1
 800396a:	462a      	mov	r2, r5
 800396c:	4621      	mov	r1, r4
 800396e:	9600      	str	r6, [sp, #0]
 8003970:	4828      	ldr	r0, [pc, #160]	; (8003a14 <ist8310_init+0x698>)
 8003972:	f7fe fb77 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003976:	2201      	movs	r2, #1
 8003978:	2140      	movs	r1, #64	; 0x40
 800397a:	4825      	ldr	r0, [pc, #148]	; (8003a10 <ist8310_init+0x694>)
 800397c:	f7fe f87c 	bl	8001a78 <HAL_GPIO_WritePin>
    return rx;
 8003980:	782b      	ldrb	r3, [r5, #0]
    MPU_NSS_LOW;
 8003982:	4823      	ldr	r0, [pc, #140]	; (8003a10 <ist8310_init+0x694>)
 8003984:	4642      	mov	r2, r8
 8003986:	2140      	movs	r1, #64	; 0x40
    return rx;
 8003988:	461f      	mov	r7, r3
    MPU_NSS_LOW;
 800398a:	f7fe f875 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800398e:	2301      	movs	r3, #1
 8003990:	462a      	mov	r2, r5
 8003992:	4621      	mov	r1, r4
 8003994:	9600      	str	r6, [sp, #0]
 8003996:	481f      	ldr	r0, [pc, #124]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 8003998:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800399c:	f7fe fb62 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039a0:	2301      	movs	r3, #1
 80039a2:	462a      	mov	r2, r5
 80039a4:	4621      	mov	r1, r4
 80039a6:	9600      	str	r6, [sp, #0]
 80039a8:	481a      	ldr	r0, [pc, #104]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80039aa:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039ae:	f7fe fb59 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80039b2:	4817      	ldr	r0, [pc, #92]	; (8003a10 <ist8310_init+0x694>)
 80039b4:	2201      	movs	r2, #1
 80039b6:	2140      	movs	r1, #64	; 0x40
 80039b8:	f7fe f85e 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 80039bc:	4658      	mov	r0, fp
 80039be:	f7fd fb23 	bl	8001008 <HAL_Delay>
    if (ist_reg_read_by_mpu(IST8310_R_CONFA) != 0x00)
 80039c2:	2f00      	cmp	r7, #0
 80039c4:	f040 809e 	bne.w	8003b04 <ist8310_init+0x788>
    MPU_DELAY(10);
 80039c8:	4658      	mov	r0, fp
 80039ca:	f7fd fb1d 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 80039ce:	463a      	mov	r2, r7
 80039d0:	2140      	movs	r1, #64	; 0x40
 80039d2:	480f      	ldr	r0, [pc, #60]	; (8003a10 <ist8310_init+0x694>)
 80039d4:	f7fe f850 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039d8:	2301      	movs	r3, #1
 80039da:	462a      	mov	r2, r5
 80039dc:	4621      	mov	r1, r4
 80039de:	9600      	str	r6, [sp, #0]
 80039e0:	480c      	ldr	r0, [pc, #48]	; (8003a14 <ist8310_init+0x698>)
    tx = reg & 0x7F;
 80039e2:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039e6:	f7fe fb3d 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039ea:	2301      	movs	r3, #1
 80039ec:	462a      	mov	r2, r5
 80039ee:	4621      	mov	r1, r4
 80039f0:	9600      	str	r6, [sp, #0]
 80039f2:	4808      	ldr	r0, [pc, #32]	; (8003a14 <ist8310_init+0x698>)
    tx = data;
 80039f4:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80039f6:	f7fe fb35 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80039fa:	2201      	movs	r2, #1
 80039fc:	2140      	movs	r1, #64	; 0x40
 80039fe:	4804      	ldr	r0, [pc, #16]	; (8003a10 <ist8310_init+0x694>)
 8003a00:	f7fe f83a 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003a04:	2002      	movs	r0, #2
 8003a06:	f7fd faff 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003a0a:	463a      	mov	r2, r7
 8003a0c:	2140      	movs	r1, #64	; 0x40
 8003a0e:	e003      	b.n	8003a18 <ist8310_init+0x69c>
 8003a10:	40021400 	.word	0x40021400
 8003a14:	20000690 	.word	0x20000690
 8003a18:	4846      	ldr	r0, [pc, #280]	; (8003b34 <ist8310_init+0x7b8>)
 8003a1a:	f7fe f82d 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003a1e:	f04f 0c29 	mov.w	ip, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a22:	2301      	movs	r3, #1
 8003a24:	462a      	mov	r2, r5
 8003a26:	4621      	mov	r1, r4
 8003a28:	9600      	str	r6, [sp, #0]
 8003a2a:	4843      	ldr	r0, [pc, #268]	; (8003b38 <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003a2c:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003a30:	f04f 080b 	mov.w	r8, #11
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a34:	f7fe fb16 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a38:	2301      	movs	r3, #1
 8003a3a:	462a      	mov	r2, r5
 8003a3c:	4621      	mov	r1, r4
 8003a3e:	9600      	str	r6, [sp, #0]
 8003a40:	483d      	ldr	r0, [pc, #244]	; (8003b38 <ist8310_init+0x7bc>)
    tx = data;
 8003a42:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a46:	f7fe fb0d 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003a4a:	2201      	movs	r2, #1
 8003a4c:	2140      	movs	r1, #64	; 0x40
 8003a4e:	4839      	ldr	r0, [pc, #228]	; (8003b34 <ist8310_init+0x7b8>)
 8003a50:	f7fe f812 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003a54:	2002      	movs	r0, #2
 8003a56:	f7fd fad7 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003a5a:	463a      	mov	r2, r7
 8003a5c:	2140      	movs	r1, #64	; 0x40
 8003a5e:	4835      	ldr	r0, [pc, #212]	; (8003b34 <ist8310_init+0x7b8>)
 8003a60:	f7fe f80a 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003a64:	f04f 0e64 	mov.w	lr, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a68:	2301      	movs	r3, #1
 8003a6a:	462a      	mov	r2, r5
 8003a6c:	4621      	mov	r1, r4
 8003a6e:	9600      	str	r6, [sp, #0]
 8003a70:	4831      	ldr	r0, [pc, #196]	; (8003b38 <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003a72:	f884 e000 	strb.w	lr, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a76:	f7fe faf5 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a7a:	2301      	movs	r3, #1
 8003a7c:	462a      	mov	r2, r5
 8003a7e:	4621      	mov	r1, r4
 8003a80:	9600      	str	r6, [sp, #0]
 8003a82:	482d      	ldr	r0, [pc, #180]	; (8003b38 <ist8310_init+0x7bc>)
    tx = data;
 8003a84:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003a86:	f7fe faed 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003a8a:	2201      	movs	r2, #1
 8003a8c:	2140      	movs	r1, #64	; 0x40
 8003a8e:	4829      	ldr	r0, [pc, #164]	; (8003b34 <ist8310_init+0x7b8>)
 8003a90:	f7fd fff2 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003a94:	2002      	movs	r0, #2
 8003a96:	f7fd fab7 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003a9a:	463a      	mov	r2, r7
 8003a9c:	2140      	movs	r1, #64	; 0x40
 8003a9e:	4825      	ldr	r0, [pc, #148]	; (8003b34 <ist8310_init+0x7b8>)
 8003aa0:	f7fd ffea 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	462a      	mov	r2, r5
 8003aa8:	4621      	mov	r1, r4
 8003aaa:	9600      	str	r6, [sp, #0]
 8003aac:	4822      	ldr	r0, [pc, #136]	; (8003b38 <ist8310_init+0x7bc>)
    tx = reg & 0x7F;
 8003aae:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ab2:	f7fe fad7 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003ab6:	f06f 0c7e 	mvn.w	ip, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003aba:	2301      	movs	r3, #1
 8003abc:	462a      	mov	r2, r5
 8003abe:	4621      	mov	r1, r4
 8003ac0:	9600      	str	r6, [sp, #0]
 8003ac2:	481d      	ldr	r0, [pc, #116]	; (8003b38 <ist8310_init+0x7bc>)
    tx = data;
 8003ac4:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ac8:	f7fe facc 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003acc:	2201      	movs	r2, #1
 8003ace:	2140      	movs	r1, #64	; 0x40
 8003ad0:	4818      	ldr	r0, [pc, #96]	; (8003b34 <ist8310_init+0x7b8>)
 8003ad2:	f7fd ffd1 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003ad6:	4658      	mov	r0, fp
 8003ad8:	f7fd fa96 	bl	8001008 <HAL_Delay>
    if (ist_reg_read_by_mpu(IST8310_R_CONFB) != 0x00)
 8003adc:	200b      	movs	r0, #11
 8003ade:	f7ff fb0d 	bl	80030fc <ist_reg_read_by_mpu>
 8003ae2:	4680      	mov	r8, r0
 8003ae4:	b9a0      	cbnz	r0, 8003b10 <ist8310_init+0x794>
    MPU_DELAY(10);
 8003ae6:	4658      	mov	r0, fp
 8003ae8:	f7fd fa8e 	bl	8001008 <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_AVGCNTL, 0x24); //100100
 8003aec:	2124      	movs	r1, #36	; 0x24
 8003aee:	2041      	movs	r0, #65	; 0x41
 8003af0:	f7ff fba4 	bl	800323c <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_AVGCNTL) != 0x24)
 8003af4:	2041      	movs	r0, #65	; 0x41
 8003af6:	f7ff fb01 	bl	80030fc <ist_reg_read_by_mpu>
 8003afa:	2824      	cmp	r0, #36	; 0x24
 8003afc:	d00b      	beq.n	8003b16 <ist8310_init+0x79a>
        return 4;
 8003afe:	f04f 0804 	mov.w	r8, #4
 8003b02:	e5cc      	b.n	800369e <ist8310_init+0x322>
        return 2;
 8003b04:	f04f 0802 	mov.w	r8, #2
}
 8003b08:	4640      	mov	r0, r8
 8003b0a:	b003      	add	sp, #12
 8003b0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        return 3;
 8003b10:	f04f 0803 	mov.w	r8, #3
 8003b14:	e5c3      	b.n	800369e <ist8310_init+0x322>
    MPU_DELAY(10);
 8003b16:	4658      	mov	r0, fp
 8003b18:	f7fd fa76 	bl	8001008 <HAL_Delay>
    ist_reg_write_by_mpu(IST8310_PDCNTL, 0xc0);
 8003b1c:	21c0      	movs	r1, #192	; 0xc0
 8003b1e:	2042      	movs	r0, #66	; 0x42
 8003b20:	f7ff fb8c 	bl	800323c <ist_reg_write_by_mpu>
    if (ist_reg_read_by_mpu(IST8310_PDCNTL) != 0xc0)
 8003b24:	2042      	movs	r0, #66	; 0x42
 8003b26:	f7ff fae9 	bl	80030fc <ist_reg_read_by_mpu>
 8003b2a:	28c0      	cmp	r0, #192	; 0xc0
 8003b2c:	d006      	beq.n	8003b3c <ist8310_init+0x7c0>
        return 5;
 8003b2e:	f04f 0805 	mov.w	r8, #5
 8003b32:	e5b4      	b.n	800369e <ist8310_init+0x322>
 8003b34:	40021400 	.word	0x40021400
 8003b38:	20000690 	.word	0x20000690
    MPU_DELAY(10);
 8003b3c:	4658      	mov	r0, fp
 8003b3e:	f7fd fa63 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003b42:	4642      	mov	r2, r8
 8003b44:	2140      	movs	r1, #64	; 0x40
 8003b46:	48b3      	ldr	r0, [pc, #716]	; (8003e14 <ist8310_init+0xa98>)
 8003b48:	f7fd ff96 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b4c:	462a      	mov	r2, r5
 8003b4e:	4621      	mov	r1, r4
 8003b50:	9600      	str	r6, [sp, #0]
 8003b52:	2301      	movs	r3, #1
 8003b54:	48b0      	ldr	r0, [pc, #704]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003b56:	f884 a000 	strb.w	sl, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b5a:	f7fe fa83 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b5e:	2301      	movs	r3, #1
 8003b60:	462a      	mov	r2, r5
 8003b62:	4621      	mov	r1, r4
 8003b64:	9600      	str	r6, [sp, #0]
 8003b66:	48ac      	ldr	r0, [pc, #688]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003b68:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b6c:	f7fe fa7a 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003b70:	2201      	movs	r2, #1
 8003b72:	2140      	movs	r1, #64	; 0x40
 8003b74:	48a7      	ldr	r0, [pc, #668]	; (8003e14 <ist8310_init+0xa98>)
 8003b76:	f7fd ff7f 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003b7a:	4658      	mov	r0, fp
 8003b7c:	f7fd fa44 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003b80:	4642      	mov	r2, r8
 8003b82:	2140      	movs	r1, #64	; 0x40
 8003b84:	48a3      	ldr	r0, [pc, #652]	; (8003e14 <ist8310_init+0xa98>)
 8003b86:	f7fd ff77 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b8a:	462a      	mov	r2, r5
 8003b8c:	4621      	mov	r1, r4
 8003b8e:	9600      	str	r6, [sp, #0]
 8003b90:	2301      	movs	r3, #1
 8003b92:	48a1      	ldr	r0, [pc, #644]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003b94:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b98:	f7fe fa64 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	462a      	mov	r2, r5
 8003ba0:	4621      	mov	r1, r4
 8003ba2:	9600      	str	r6, [sp, #0]
 8003ba4:	489c      	ldr	r0, [pc, #624]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003ba6:	f884 8000 	strb.w	r8, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003baa:	f7fe fa5b 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003bae:	2201      	movs	r2, #1
 8003bb0:	2140      	movs	r1, #64	; 0x40
 8003bb2:	4898      	ldr	r0, [pc, #608]	; (8003e14 <ist8310_init+0xa98>)
 8003bb4:	f7fd ff60 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(10);
 8003bb8:	4658      	mov	r0, fp
 8003bba:	f7fd fa25 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003bbe:	4642      	mov	r2, r8
 8003bc0:	2140      	movs	r1, #64	; 0x40
 8003bc2:	4894      	ldr	r0, [pc, #592]	; (8003e14 <ist8310_init+0xa98>)
 8003bc4:	f7fd ff58 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003bc8:	f04f 0728 	mov.w	r7, #40	; 0x28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bcc:	462a      	mov	r2, r5
 8003bce:	4621      	mov	r1, r4
 8003bd0:	9600      	str	r6, [sp, #0]
 8003bd2:	2301      	movs	r3, #1
 8003bd4:	4890      	ldr	r0, [pc, #576]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003bd6:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bd8:	f7fe fa44 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003bdc:	f04f 070e 	mov.w	r7, #14
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003be0:	2301      	movs	r3, #1
 8003be2:	462a      	mov	r2, r5
 8003be4:	4621      	mov	r1, r4
 8003be6:	9600      	str	r6, [sp, #0]
 8003be8:	488b      	ldr	r0, [pc, #556]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003bea:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003bec:	f7fe fa3a 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003bf0:	2201      	movs	r2, #1
 8003bf2:	2140      	movs	r1, #64	; 0x40
 8003bf4:	4887      	ldr	r0, [pc, #540]	; (8003e14 <ist8310_init+0xa98>)
 8003bf6:	f7fd ff3f 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003bfa:	2002      	movs	r0, #2
 8003bfc:	f7fd fa04 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003c00:	4642      	mov	r2, r8
 8003c02:	2140      	movs	r1, #64	; 0x40
 8003c04:	4883      	ldr	r0, [pc, #524]	; (8003e14 <ist8310_init+0xa98>)
 8003c06:	f7fd ff37 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003c0a:	f04f 0729 	mov.w	r7, #41	; 0x29
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c0e:	462a      	mov	r2, r5
 8003c10:	4621      	mov	r1, r4
 8003c12:	9600      	str	r6, [sp, #0]
 8003c14:	2301      	movs	r3, #1
 8003c16:	4880      	ldr	r0, [pc, #512]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003c18:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c1a:	f7fe fa23 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c1e:	2301      	movs	r3, #1
 8003c20:	462a      	mov	r2, r5
 8003c22:	4621      	mov	r1, r4
 8003c24:	9600      	str	r6, [sp, #0]
 8003c26:	487c      	ldr	r0, [pc, #496]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003c28:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c2c:	f7fe fa1a 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003c30:	2201      	movs	r2, #1
 8003c32:	2140      	movs	r1, #64	; 0x40
 8003c34:	4877      	ldr	r0, [pc, #476]	; (8003e14 <ist8310_init+0xa98>)
 8003c36:	f7fd ff1f 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003c3a:	2002      	movs	r0, #2
 8003c3c:	f7fd f9e4 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003c40:	4642      	mov	r2, r8
 8003c42:	2140      	movs	r1, #64	; 0x40
 8003c44:	4873      	ldr	r0, [pc, #460]	; (8003e14 <ist8310_init+0xa98>)
 8003c46:	f7fd ff17 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003c4a:	f04f 0764 	mov.w	r7, #100	; 0x64
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c4e:	462a      	mov	r2, r5
 8003c50:	4621      	mov	r1, r4
 8003c52:	9600      	str	r6, [sp, #0]
 8003c54:	2301      	movs	r3, #1
 8003c56:	4870      	ldr	r0, [pc, #448]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003c58:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c5a:	f7fe fa03 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003c5e:	f04f 0701 	mov.w	r7, #1
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c62:	2301      	movs	r3, #1
 8003c64:	462a      	mov	r2, r5
 8003c66:	4621      	mov	r1, r4
 8003c68:	9600      	str	r6, [sp, #0]
 8003c6a:	486b      	ldr	r0, [pc, #428]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003c6c:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c6e:	f7fe f9f9 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003c72:	2201      	movs	r2, #1
 8003c74:	2140      	movs	r1, #64	; 0x40
 8003c76:	4867      	ldr	r0, [pc, #412]	; (8003e14 <ist8310_init+0xa98>)
 8003c78:	f7fd fefe 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003c7c:	2002      	movs	r0, #2
 8003c7e:	f7fd f9c3 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003c82:	4642      	mov	r2, r8
 8003c84:	2140      	movs	r1, #64	; 0x40
 8003c86:	4863      	ldr	r0, [pc, #396]	; (8003e14 <ist8310_init+0xa98>)
 8003c88:	f7fd fef6 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003c8c:	f04f 0c25 	mov.w	ip, #37	; 0x25
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003c90:	462a      	mov	r2, r5
 8003c92:	4621      	mov	r1, r4
 8003c94:	9600      	str	r6, [sp, #0]
 8003c96:	2301      	movs	r3, #1
 8003c98:	485f      	ldr	r0, [pc, #380]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003c9a:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003c9e:	f06f 0771 	mvn.w	r7, #113	; 0x71
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ca2:	f7fe f9df 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	462a      	mov	r2, r5
 8003caa:	4621      	mov	r1, r4
 8003cac:	9600      	str	r6, [sp, #0]
 8003cae:	485a      	ldr	r0, [pc, #360]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003cb0:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cb2:	f7fe f9d7 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	2140      	movs	r1, #64	; 0x40
 8003cba:	4856      	ldr	r0, [pc, #344]	; (8003e14 <ist8310_init+0xa98>)
 8003cbc:	f7fd fedc 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003cc0:	2002      	movs	r0, #2
 8003cc2:	f7fd f9a1 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003cc6:	4642      	mov	r2, r8
 8003cc8:	2140      	movs	r1, #64	; 0x40
 8003cca:	4852      	ldr	r0, [pc, #328]	; (8003e14 <ist8310_init+0xa98>)
 8003ccc:	f7fd fed4 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003cd0:	f04f 0c26 	mov.w	ip, #38	; 0x26
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cd4:	462a      	mov	r2, r5
 8003cd6:	4621      	mov	r1, r4
 8003cd8:	9600      	str	r6, [sp, #0]
 8003cda:	2301      	movs	r3, #1
 8003cdc:	484e      	ldr	r0, [pc, #312]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003cde:	f884 c000 	strb.w	ip, [r4]
    tx = data;
 8003ce2:	f04f 0b03 	mov.w	fp, #3
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ce6:	f7fe f9bd 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cea:	2301      	movs	r3, #1
 8003cec:	462a      	mov	r2, r5
 8003cee:	4621      	mov	r1, r4
 8003cf0:	9600      	str	r6, [sp, #0]
 8003cf2:	4849      	ldr	r0, [pc, #292]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003cf4:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003cf8:	f7fe f9b4 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003cfc:	2201      	movs	r2, #1
 8003cfe:	2140      	movs	r1, #64	; 0x40
 8003d00:	4844      	ldr	r0, [pc, #272]	; (8003e14 <ist8310_init+0xa98>)
 8003d02:	f7fd feb9 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003d06:	2002      	movs	r0, #2
 8003d08:	f7fd f97e 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003d0c:	4642      	mov	r2, r8
 8003d0e:	2140      	movs	r1, #64	; 0x40
 8003d10:	4840      	ldr	r0, [pc, #256]	; (8003e14 <ist8310_init+0xa98>)
 8003d12:	f7fd feb1 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d16:	462a      	mov	r2, r5
 8003d18:	4621      	mov	r1, r4
 8003d1a:	9600      	str	r6, [sp, #0]
 8003d1c:	2301      	movs	r3, #1
 8003d1e:	483e      	ldr	r0, [pc, #248]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d20:	f884 9000 	strb.w	r9, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d24:	f7fe f99e 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d28:	2301      	movs	r3, #1
 8003d2a:	462a      	mov	r2, r5
 8003d2c:	4621      	mov	r1, r4
 8003d2e:	9600      	str	r6, [sp, #0]
 8003d30:	4839      	ldr	r0, [pc, #228]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003d32:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d36:	f7fe f995 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003d3a:	2201      	movs	r2, #1
 8003d3c:	2140      	movs	r1, #64	; 0x40
 8003d3e:	4835      	ldr	r0, [pc, #212]	; (8003e14 <ist8310_init+0xa98>)
 8003d40:	f7fd fe9a 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003d44:	2002      	movs	r0, #2
 8003d46:	f7fd f95f 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003d4a:	4642      	mov	r2, r8
 8003d4c:	2140      	movs	r1, #64	; 0x40
 8003d4e:	4831      	ldr	r0, [pc, #196]	; (8003e14 <ist8310_init+0xa98>)
 8003d50:	f7fd fe92 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 8003d54:	f04f 0c67 	mov.w	ip, #103	; 0x67
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d58:	462a      	mov	r2, r5
 8003d5a:	4621      	mov	r1, r4
 8003d5c:	9600      	str	r6, [sp, #0]
 8003d5e:	2301      	movs	r3, #1
 8003d60:	482d      	ldr	r0, [pc, #180]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003d62:	f884 c000 	strb.w	ip, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d66:	f7fe f97d 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	462a      	mov	r2, r5
 8003d6e:	4621      	mov	r1, r4
 8003d70:	9600      	str	r6, [sp, #0]
 8003d72:	4829      	ldr	r0, [pc, #164]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003d74:	f884 b000 	strb.w	fp, [r4]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d78:	f7fe f974 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003d7c:	2201      	movs	r2, #1
 8003d7e:	2140      	movs	r1, #64	; 0x40
 8003d80:	4824      	ldr	r0, [pc, #144]	; (8003e14 <ist8310_init+0xa98>)
 8003d82:	f7fd fe79 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003d86:	2002      	movs	r0, #2
 8003d88:	f7fd f93e 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003d8c:	4642      	mov	r2, r8
 8003d8e:	2140      	movs	r1, #64	; 0x40
 8003d90:	4820      	ldr	r0, [pc, #128]	; (8003e14 <ist8310_init+0xa98>)
 8003d92:	f7fd fe71 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003d96:	462a      	mov	r2, r5
 8003d98:	4621      	mov	r1, r4
 8003d9a:	9600      	str	r6, [sp, #0]
 8003d9c:	2301      	movs	r3, #1
 8003d9e:	481e      	ldr	r0, [pc, #120]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003da0:	f884 a000 	strb.w	sl, [r4]
    tx = data;
 8003da4:	f06f 077e 	mvn.w	r7, #126	; 0x7e
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003da8:	f7fe f95c 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dac:	2301      	movs	r3, #1
 8003dae:	462a      	mov	r2, r5
 8003db0:	4621      	mov	r1, r4
 8003db2:	9600      	str	r6, [sp, #0]
 8003db4:	4818      	ldr	r0, [pc, #96]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003db6:	7027      	strb	r7, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003db8:	f7fe f954 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003dbc:	2201      	movs	r2, #1
 8003dbe:	2140      	movs	r1, #64	; 0x40
 8003dc0:	4814      	ldr	r0, [pc, #80]	; (8003e14 <ist8310_init+0xa98>)
 8003dc2:	f7fd fe59 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(6); 
 8003dc6:	2006      	movs	r0, #6
 8003dc8:	f7fd f91e 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 8003dcc:	4642      	mov	r2, r8
 8003dce:	2140      	movs	r1, #64	; 0x40
 8003dd0:	4810      	ldr	r0, [pc, #64]	; (8003e14 <ist8310_init+0xa98>)
 8003dd2:	f7fd fe51 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dd6:	462a      	mov	r2, r5
 8003dd8:	4621      	mov	r1, r4
 8003dda:	9600      	str	r6, [sp, #0]
    tx = reg & 0x7F;
 8003ddc:	2527      	movs	r5, #39	; 0x27
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dde:	2301      	movs	r3, #1
 8003de0:	480d      	ldr	r0, [pc, #52]	; (8003e18 <ist8310_init+0xa9c>)
    tx = reg & 0x7F;
 8003de2:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003de4:	f7fe f93e 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8003de8:	2586      	movs	r5, #134	; 0x86
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003dea:	2301      	movs	r3, #1
 8003dec:	4621      	mov	r1, r4
 8003dee:	9600      	str	r6, [sp, #0]
 8003df0:	4a0a      	ldr	r2, [pc, #40]	; (8003e1c <ist8310_init+0xaa0>)
 8003df2:	4809      	ldr	r0, [pc, #36]	; (8003e18 <ist8310_init+0xa9c>)
    tx = data;
 8003df4:	7025      	strb	r5, [r4, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003df6:	f7fe f935 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003dfa:	2201      	movs	r2, #1
 8003dfc:	2140      	movs	r1, #64	; 0x40
 8003dfe:	4805      	ldr	r0, [pc, #20]	; (8003e14 <ist8310_init+0xa98>)
 8003e00:	f7fd fe3a 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_DELAY(2);
 8003e04:	2002      	movs	r0, #2
 8003e06:	f7fd f8ff 	bl	8001008 <HAL_Delay>
    MPU_DELAY(100);
 8003e0a:	2064      	movs	r0, #100	; 0x64
 8003e0c:	f7fd f8fc 	bl	8001008 <HAL_Delay>
 8003e10:	e445      	b.n	800369e <ist8310_init+0x322>
 8003e12:	bf00      	nop
 8003e14:	40021400 	.word	0x40021400
 8003e18:	20000690 	.word	0x20000690
 8003e1c:	2000024c 	.word	0x2000024c

08003e20 <mpu_get_data>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_get_data()
{
 8003e20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_NSS_LOW;
 8003e24:	4e5b      	ldr	r6, [pc, #364]	; (8003f94 <mpu_get_data+0x174>)
    tx         = regAddr | 0x80;
 8003e26:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8003fb4 <mpu_get_data+0x194>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e2a:	4f5b      	ldr	r7, [pc, #364]	; (8003f98 <mpu_get_data+0x178>)
    tx_buff[0] = tx;
 8003e2c:	f8df 8188 	ldr.w	r8, [pc, #392]	; 8003fb8 <mpu_get_data+0x198>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e30:	f8df b188 	ldr.w	fp, [pc, #392]	; 8003fbc <mpu_get_data+0x19c>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003e34:	4d59      	ldr	r5, [pc, #356]	; (8003f9c <mpu_get_data+0x17c>)
    mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);

    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003e36:	4c5a      	ldr	r4, [pc, #360]	; (8003fa0 <mpu_get_data+0x180>)
{
 8003e38:	b083      	sub	sp, #12
    MPU_NSS_LOW;
 8003e3a:	4630      	mov	r0, r6
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	2140      	movs	r1, #64	; 0x40
 8003e40:	f7fd fe1a 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e44:	f04f 0937 	mov.w	r9, #55	; 0x37
    tx         = regAddr | 0x80;
 8003e48:	23bb      	movs	r3, #187	; 0xbb
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e4a:	4651      	mov	r1, sl
 8003e4c:	465a      	mov	r2, fp
    tx         = regAddr | 0x80;
 8003e4e:	f88a 3000 	strb.w	r3, [sl]
    tx_buff[0] = tx;
 8003e52:	f888 3000 	strb.w	r3, [r8]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003e56:	4638      	mov	r0, r7
 8003e58:	f8cd 9000 	str.w	r9, [sp]
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f7fe f901 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003e62:	4641      	mov	r1, r8
 8003e64:	462a      	mov	r2, r5
 8003e66:	230e      	movs	r3, #14
 8003e68:	f8cd 9000 	str.w	r9, [sp]
 8003e6c:	4638      	mov	r0, r7
 8003e6e:	f7fe f8f9 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003e72:	4630      	mov	r0, r6
 8003e74:	2201      	movs	r2, #1
 8003e76:	2140      	movs	r1, #64	; 0x40
 8003e78:	f7fd fdfe 	bl	8001a78 <HAL_GPIO_WritePin>
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];

    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003e7c:	7a28      	ldrb	r0, [r5, #8]
 8003e7e:	7a69      	ldrb	r1, [r5, #9]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003e80:	f895 c00c 	ldrb.w	ip, [r5, #12]
 8003e84:	7b6b      	ldrb	r3, [r5, #13]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003e86:	f895 e00a 	ldrb.w	lr, [r5, #10]
 8003e8a:	7aea      	ldrb	r2, [r5, #11]
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003e8c:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
 8003e90:	8b60      	ldrh	r0, [r4, #26]
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003e92:	ea43 230c 	orr.w	r3, r3, ip, lsl #8
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003e96:	1a09      	subs	r1, r1, r0
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003e98:	f895 c000 	ldrb.w	ip, [r5]
 8003e9c:	7868      	ldrb	r0, [r5, #1]
    mpu_data.gx = ((mpu_buff[8]  << 8 | mpu_buff[9])  - mpu_data.gx_offset);
 8003e9e:	81e1      	strh	r1, [r4, #14]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003ea0:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8003ea4:	78e9      	ldrb	r1, [r5, #3]
 8003ea6:	f895 c002 	ldrb.w	ip, [r5, #2]
    mpu_data.ax   = mpu_buff[0] << 8 | mpu_buff[1];
 8003eaa:	8020      	strh	r0, [r4, #0]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8003eac:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8003eb0:	7968      	ldrb	r0, [r5, #5]
 8003eb2:	f895 c004 	ldrb.w	ip, [r5, #4]
    mpu_data.ay   = mpu_buff[2] << 8 | mpu_buff[3];
 8003eb6:	8061      	strh	r1, [r4, #2]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8003eb8:	ea40 200c 	orr.w	r0, r0, ip, lsl #8
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8003ebc:	79e9      	ldrb	r1, [r5, #7]
 8003ebe:	f895 c006 	ldrb.w	ip, [r5, #6]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003ec2:	8ba5      	ldrh	r5, [r4, #28]
    mpu_data.az   = mpu_buff[4] << 8 | mpu_buff[5];
 8003ec4:	80a0      	strh	r0, [r4, #4]
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003ec6:	ea42 220e 	orr.w	r2, r2, lr, lsl #8
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003eca:	8be0      	ldrh	r0, [r4, #30]
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8003ecc:	ea41 210c 	orr.w	r1, r1, ip, lsl #8
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003ed0:	1b55      	subs	r5, r2, r5
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003ed2:	1a1b      	subs	r3, r3, r0
    mpu_data.temp = mpu_buff[6] << 8 | mpu_buff[7];
 8003ed4:	81a1      	strh	r1, [r4, #12]
    MPU_NSS_LOW;
 8003ed6:	4630      	mov	r0, r6
    mpu_data.gy = ((mpu_buff[10] << 8 | mpu_buff[11]) - mpu_data.gy_offset);
 8003ed8:	8225      	strh	r5, [r4, #16]
    MPU_NSS_LOW;
 8003eda:	2200      	movs	r2, #0
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003edc:	4d31      	ldr	r5, [pc, #196]	; (8003fa4 <mpu_get_data+0x184>)
    mpu_data.gz = ((mpu_buff[12] << 8 | mpu_buff[13]) - mpu_data.gz_offset);
 8003ede:	8263      	strh	r3, [r4, #18]
    MPU_NSS_LOW;
 8003ee0:	2140      	movs	r1, #64	; 0x40
 8003ee2:	f7fd fdc9 	bl	8001a78 <HAL_GPIO_WritePin>
    tx         = regAddr | 0x80;
 8003ee6:	f04f 0cc9 	mov.w	ip, #201	; 0xc9
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003eea:	465a      	mov	r2, fp
 8003eec:	4651      	mov	r1, sl
 8003eee:	f8cd 9000 	str.w	r9, [sp]
 8003ef2:	4638      	mov	r0, r7
 8003ef4:	2301      	movs	r3, #1
    tx         = regAddr | 0x80;
 8003ef6:	f88a c000 	strb.w	ip, [sl]
    tx_buff[0] = tx;
 8003efa:	f888 c000 	strb.w	ip, [r8]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003efe:	f7fe f8b1 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8003f02:	4641      	mov	r1, r8
 8003f04:	462a      	mov	r2, r5
 8003f06:	2306      	movs	r3, #6
 8003f08:	f8cd 9000 	str.w	r9, [sp]
 8003f0c:	4638      	mov	r0, r7
 8003f0e:	f7fe f8a9 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8003f12:	4630      	mov	r0, r6
 8003f14:	2201      	movs	r2, #1
 8003f16:	2140      	movs	r1, #64	; 0x40
 8003f18:	f7fd fdae 	bl	8001a78 <HAL_GPIO_WritePin>
    ist8310_get_data(ist_buff);
    memcpy(&mpu_data.mx, ist_buff, 6);

    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
	
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f1c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    memcpy(&mpu_data.mx, ist_buff, 6);
 8003f20:	682a      	ldr	r2, [r5, #0]
 8003f22:	f8c4 2006 	str.w	r2, [r4, #6]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f26:	ee05 3a10 	vmov	s10, r3
	  /* 2000dps -> rad/s */
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003f2a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003f2e:	6861      	ldr	r1, [r4, #4]
 8003f30:	6820      	ldr	r0, [r4, #0]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f32:	eddf 4a1d 	vldr	s9, [pc, #116]	; 8003fa8 <mpu_get_data+0x188>
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003f36:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003fac <mpu_get_data+0x18c>
 8003f3a:	ee07 3a10 	vmov	s14, r3
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003f3e:	f9b4 3010 	ldrsh.w	r3, [r4, #16]
 8003f42:	ee06 3a90 	vmov	s13, r3
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003f46:	f9b4 3012 	ldrsh.w	r3, [r4, #18]
 8003f4a:	ee07 3a90 	vmov	s15, r3
    memcpy(&mpu_data.mx, ist_buff, 6);
 8003f4e:	88ab      	ldrh	r3, [r5, #4]
 8003f50:	8163      	strh	r3, [r4, #10]
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003f52:	4b17      	ldr	r3, [pc, #92]	; (8003fb0 <mpu_get_data+0x190>)
 8003f54:	68a2      	ldr	r2, [r4, #8]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f56:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003f5a:	461c      	mov	r4, r3
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f5c:	eeb3 6a05 	vmov.f32	s12, #53	; 0x41a80000  21.0
    memcpy(&imu.ax, &mpu_data.ax, 6 * sizeof(int16_t));
 8003f60:	c407      	stmia	r4!, {r0, r1, r2}
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f62:	eea5 6a24 	vfma.f32	s12, s10, s9
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003f66:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003f6a:	eef8 6ae6 	vcvt.f32.s32	s13, s13
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003f6e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003f72:	ee27 7a25 	vmul.f32	s14, s14, s11
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003f76:	ee66 6aa5 	vmul.f32	s13, s13, s11
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003f7a:	ee67 7aa5 	vmul.f32	s15, s15, s11
    imu.wy   = mpu_data.gy / 16.384f / 57.3f; 
 8003f7e:	edc3 6a05 	vstr	s13, [r3, #20]
    imu.temp = 21 + mpu_data.temp / 333.87f;
 8003f82:	ed83 6a03 	vstr	s12, [r3, #12]
	imu.wx   = mpu_data.gx / 16.384f / 57.3f;
 8003f86:	ed83 7a04 	vstr	s14, [r3, #16]
    imu.wz   = mpu_data.gz / 16.384f / 57.3f;
 8003f8a:	edc3 7a06 	vstr	s15, [r3, #24]
}
 8003f8e:	b003      	add	sp, #12
 8003f90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003f94:	40021400 	.word	0x40021400
 8003f98:	20000690 	.word	0x20000690
 8003f9c:	2000030c 	.word	0x2000030c
 8003fa0:	200002ec 	.word	0x200002ec
 8003fa4:	200002dc 	.word	0x200002dc
 8003fa8:	3b444abf 	.word	0x3b444abf
 8003fac:	3a8b9db5 	.word	0x3a8b9db5
 8003fb0:	20000218 	.word	0x20000218
 8003fb4:	2000024d 	.word	0x2000024d
 8003fb8:	20000008 	.word	0x20000008
 8003fbc:	2000024c 	.word	0x2000024c

08003fc0 <mpu_offset_call>:
  * @param  
	* @retval 
  * @usage  call in main() function
	*/
void mpu_offset_call(void)
{
 8003fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fc4:	b085      	sub	sp, #20
 8003fc6:	f44f 76fa 	mov.w	r6, #500	; 0x1f4
 8003fca:	4d4b      	ldr	r5, [pc, #300]	; (80040f8 <mpu_offset_call+0x138>)
 8003fcc:	4c4b      	ldr	r4, [pc, #300]	; (80040fc <mpu_offset_call+0x13c>)
    MPU_NSS_LOW;
 8003fce:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8004114 <mpu_offset_call+0x154>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fd2:	4f4b      	ldr	r7, [pc, #300]	; (8004100 <mpu_offset_call+0x140>)
{
 8003fd4:	9603      	str	r6, [sp, #12]
    MPU_NSS_LOW;
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	2140      	movs	r1, #64	; 0x40
 8003fda:	4640      	mov	r0, r8
 8003fdc:	f7fd fd4c 	bl	8001a78 <HAL_GPIO_WritePin>
    tx_buff[0] = tx;
 8003fe0:	4e48      	ldr	r6, [pc, #288]	; (8004104 <mpu_offset_call+0x144>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fe2:	4949      	ldr	r1, [pc, #292]	; (8004108 <mpu_offset_call+0x148>)
 8003fe4:	4a49      	ldr	r2, [pc, #292]	; (800410c <mpu_offset_call+0x14c>)
    tx         = regAddr | 0x80;
 8003fe6:	f04f 0cbb 	mov.w	ip, #187	; 0xbb
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003fea:	f04f 0937 	mov.w	r9, #55	; 0x37
 8003fee:	f8cd 9000 	str.w	r9, [sp]
 8003ff2:	2301      	movs	r3, #1
    tx         = regAddr | 0x80;
 8003ff4:	f881 c000 	strb.w	ip, [r1]
    tx_buff[0] = tx;
 8003ff8:	f886 c000 	strb.w	ip, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8003ffc:	4638      	mov	r0, r7
 8003ffe:	f7fe f831 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, tx_buff, pData, len, 55);
 8004002:	230e      	movs	r3, #14
 8004004:	f8cd 9000 	str.w	r9, [sp]
 8004008:	4a3b      	ldr	r2, [pc, #236]	; (80040f8 <mpu_offset_call+0x138>)
 800400a:	4631      	mov	r1, r6
 800400c:	4638      	mov	r0, r7
 800400e:	f7fe f829 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004012:	2201      	movs	r2, #1
 8004014:	2140      	movs	r1, #64	; 0x40
 8004016:	4640      	mov	r0, r8
 8004018:	f7fd fd2e 	bl	8001a78 <HAL_GPIO_WritePin>
	for (i=0; i<500;i++)
	{
		mpu_read_bytes(MPU6500_ACCEL_XOUT_H, mpu_buff, 14);

		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 800401c:	f895 a002 	ldrb.w	sl, [r5, #2]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
	
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8004020:	7a2b      	ldrb	r3, [r5, #8]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004022:	f895 c003 	ldrb.w	ip, [r5, #3]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8004026:	7a69      	ldrb	r1, [r5, #9]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8004028:	f895 9000 	ldrb.w	r9, [r5]
 800402c:	f895 e001 	ldrb.w	lr, [r5, #1]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8004030:	792a      	ldrb	r2, [r5, #4]
 8004032:	7968      	ldrb	r0, [r5, #5]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8004034:	f895 b00a 	ldrb.w	fp, [r5, #10]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004038:	ea4c 2c0a 	orr.w	ip, ip, sl, lsl #8
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 800403c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8004040:	f895 a00c 	ldrb.w	sl, [r5, #12]
 8004044:	7b6b      	ldrb	r3, [r5, #13]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8004046:	ea4e 2e09 	orr.w	lr, lr, r9, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800404a:	ea43 230a 	orr.w	r3, r3, sl, lsl #8
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 800404e:	f8b4 9014 	ldrh.w	r9, [r4, #20]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004052:	f8b4 a016 	ldrh.w	sl, [r4, #22]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8004056:	44ce      	add	lr, r9
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004058:	44d4      	add	ip, sl
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 800405a:	f8b4 9018 	ldrh.w	r9, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 800405e:	f8b4 a01a 	ldrh.w	sl, [r4, #26]
		mpu_data.ax_offset += mpu_buff[0] << 8 | mpu_buff[1];
 8004062:	f8a4 e014 	strh.w	lr, [r4, #20]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8004066:	ea40 2002 	orr.w	r0, r0, r2, lsl #8
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 800406a:	7aea      	ldrb	r2, [r5, #11]
 800406c:	f8b4 e01c 	ldrh.w	lr, [r4, #28]
		mpu_data.ay_offset += mpu_buff[2] << 8 | mpu_buff[3];
 8004070:	f8a4 c016 	strh.w	ip, [r4, #22]
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8004074:	f8b4 c01e 	ldrh.w	ip, [r4, #30]
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8004078:	4448      	add	r0, r9
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 800407a:	ea42 220b 	orr.w	r2, r2, fp, lsl #8
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 800407e:	4463      	add	r3, ip
		mpu_data.az_offset += mpu_buff[4] << 8 | mpu_buff[5];
 8004080:	8320      	strh	r0, [r4, #24]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 8004082:	4451      	add	r1, sl
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 8004084:	4472      	add	r2, lr

		MPU_DELAY(5);
 8004086:	2005      	movs	r0, #5
		mpu_data.gz_offset += mpu_buff[12] << 8 | mpu_buff[13];
 8004088:	83e3      	strh	r3, [r4, #30]
		mpu_data.gx_offset += mpu_buff[8]  << 8 | mpu_buff[9];
 800408a:	8361      	strh	r1, [r4, #26]
		mpu_data.gy_offset += mpu_buff[10] << 8 | mpu_buff[11];
 800408c:	83a2      	strh	r2, [r4, #28]
		MPU_DELAY(5);
 800408e:	f7fc ffbb 	bl	8001008 <HAL_Delay>
	for (i=0; i<500;i++)
 8004092:	9b03      	ldr	r3, [sp, #12]
 8004094:	3b01      	subs	r3, #1
 8004096:	9303      	str	r3, [sp, #12]
 8004098:	d19d      	bne.n	8003fd6 <mpu_offset_call+0x16>
	}
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 800409a:	f9b4 7014 	ldrsh.w	r7, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 500;
 800409e:	f9b4 5016 	ldrsh.w	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 500;
 80040a2:	f9b4 0018 	ldrsh.w	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 80040a6:	f9b4 101a 	ldrsh.w	r1, [r4, #26]
	mpu_data.gy_offset=mpu_data.gx_offset / 500;
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 80040aa:	f9b4 201e 	ldrsh.w	r2, [r4, #30]
 80040ae:	461e      	mov	r6, r3
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 80040b0:	4b17      	ldr	r3, [pc, #92]	; (8004110 <mpu_offset_call+0x150>)
	mpu_data.gy_offset=mpu_data.gx_offset / 500;
 80040b2:	83a6      	strh	r6, [r4, #28]
	mpu_data.ax_offset=mpu_data.ax_offset / 500;
 80040b4:	fb83 6c07 	smull	r6, ip, r3, r7
 80040b8:	17fe      	asrs	r6, r7, #31
 80040ba:	ebc6 166c 	rsb	r6, r6, ip, asr #5
 80040be:	82a6      	strh	r6, [r4, #20]
	mpu_data.ay_offset=mpu_data.ay_offset / 500;
 80040c0:	fb83 7605 	smull	r7, r6, r3, r5
 80040c4:	17ed      	asrs	r5, r5, #31
 80040c6:	ebc5 1566 	rsb	r5, r5, r6, asr #5
 80040ca:	82e5      	strh	r5, [r4, #22]
	mpu_data.az_offset=mpu_data.az_offset / 500;
 80040cc:	fb83 6500 	smull	r6, r5, r3, r0
 80040d0:	17c0      	asrs	r0, r0, #31
 80040d2:	ebc0 1065 	rsb	r0, r0, r5, asr #5
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 80040d6:	fb83 6501 	smull	r6, r5, r3, r1
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 80040da:	fb83 6302 	smull	r6, r3, r3, r2
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 80040de:	17c9      	asrs	r1, r1, #31
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 80040e0:	17d2      	asrs	r2, r2, #31
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 80040e2:	ebc1 1165 	rsb	r1, r1, r5, asr #5
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 80040e6:	ebc2 1363 	rsb	r3, r2, r3, asr #5
	mpu_data.az_offset=mpu_data.az_offset / 500;
 80040ea:	8320      	strh	r0, [r4, #24]
	mpu_data.gx_offset=mpu_data.gx_offset / 500;
 80040ec:	8361      	strh	r1, [r4, #26]
	mpu_data.gz_offset=mpu_data.gz_offset / 500;
 80040ee:	83e3      	strh	r3, [r4, #30]
}
 80040f0:	b005      	add	sp, #20
 80040f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80040f6:	bf00      	nop
 80040f8:	2000030c 	.word	0x2000030c
 80040fc:	200002ec 	.word	0x200002ec
 8004100:	20000690 	.word	0x20000690
 8004104:	20000008 	.word	0x20000008
 8004108:	2000024d 	.word	0x2000024d
 800410c:	2000024c 	.word	0x2000024c
 8004110:	10624dd3 	.word	0x10624dd3
 8004114:	40021400 	.word	0x40021400

08004118 <mpu_device_init>:
{
 8004118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    MPU_NSS_LOW;
 800411c:	f8df a168 	ldr.w	sl, [pc, #360]	; 8004288 <mpu_device_init+0x170>
    tx = reg | 0x80;
 8004120:	4e52      	ldr	r6, [pc, #328]	; (800426c <mpu_device_init+0x154>)
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004122:	4f53      	ldr	r7, [pc, #332]	; (8004270 <mpu_device_init+0x158>)
{
 8004124:	b08b      	sub	sp, #44	; 0x2c
	MPU_DELAY(100);
 8004126:	2064      	movs	r0, #100	; 0x64
 8004128:	f7fc ff6e 	bl	8001008 <HAL_Delay>
    MPU_NSS_LOW;
 800412c:	2200      	movs	r2, #0
 800412e:	2140      	movs	r1, #64	; 0x40
 8004130:	4650      	mov	r0, sl
 8004132:	f7fd fca1 	bl	8001a78 <HAL_GPIO_WritePin>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004136:	2437      	movs	r4, #55	; 0x37
    tx = reg | 0x80;
 8004138:	20f5      	movs	r0, #245	; 0xf5
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800413a:	4631      	mov	r1, r6
 800413c:	463a      	mov	r2, r7
 800413e:	9400      	str	r4, [sp, #0]
 8004140:	2301      	movs	r3, #1
    tx = reg | 0x80;
 8004142:	7030      	strb	r0, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004144:	484b      	ldr	r0, [pc, #300]	; (8004274 <mpu_device_init+0x15c>)
 8004146:	f7fd ff8d 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800414a:	484a      	ldr	r0, [pc, #296]	; (8004274 <mpu_device_init+0x15c>)
 800414c:	9400      	str	r4, [sp, #0]
 800414e:	2301      	movs	r3, #1
 8004150:	463a      	mov	r2, r7
 8004152:	4631      	mov	r1, r6
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004154:	4681      	mov	r9, r0
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004156:	f7fd ff85 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800415a:	2201      	movs	r2, #1
 800415c:	2140      	movs	r1, #64	; 0x40
 800415e:	4650      	mov	r0, sl
 8004160:	f7fd fc8a 	bl	8001a78 <HAL_GPIO_WritePin>
	id                               = mpu_read_byte(MPU6500_WHO_AM_I);
 8004164:	4b44      	ldr	r3, [pc, #272]	; (8004278 <mpu_device_init+0x160>)
 8004166:	7839      	ldrb	r1, [r7, #0]
 8004168:	7019      	strb	r1, [r3, #0]
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 800416a:	2300      	movs	r3, #0
 800416c:	9306      	str	r3, [sp, #24]
 800416e:	4a43      	ldr	r2, [pc, #268]	; (800427c <mpu_device_init+0x164>)
 8004170:	9309      	str	r3, [sp, #36]	; 0x24
 8004172:	236c      	movs	r3, #108	; 0x6c
 8004174:	4842      	ldr	r0, [pc, #264]	; (8004280 <mpu_device_init+0x168>)
 8004176:	9205      	str	r2, [sp, #20]
 8004178:	4942      	ldr	r1, [pc, #264]	; (8004284 <mpu_device_init+0x16c>)
 800417a:	f88d 3018 	strb.w	r3, [sp, #24]
 800417e:	226a      	movs	r2, #106	; 0x6a
 8004180:	2320      	movs	r3, #32
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004182:	46b0      	mov	r8, r6
	uint8_t MPU6500_Init_Data[10][2] = {{ MPU6500_PWR_MGMT_1, 0x80 },     /* Reset Device */ 
 8004184:	f8cd 001a 	str.w	r0, [sp, #26]
 8004188:	f8cd 101e 	str.w	r1, [sp, #30]
 800418c:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
 8004190:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
 8004194:	ac05      	add	r4, sp, #20
		mpu_write_byte(MPU6500_Init_Data[i][0], MPU6500_Init_Data[i][1]);
 8004196:	7823      	ldrb	r3, [r4, #0]
 8004198:	f894 b001 	ldrb.w	fp, [r4, #1]
 800419c:	9303      	str	r3, [sp, #12]
    MPU_NSS_LOW;
 800419e:	2200      	movs	r2, #0
 80041a0:	2140      	movs	r1, #64	; 0x40
 80041a2:	4650      	mov	r0, sl
 80041a4:	f7fd fc68 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80041a8:	9b03      	ldr	r3, [sp, #12]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041aa:	2537      	movs	r5, #55	; 0x37
    tx = reg & 0x7F;
 80041ac:	f003 0c7f 	and.w	ip, r3, #127	; 0x7f
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041b0:	463a      	mov	r2, r7
 80041b2:	2301      	movs	r3, #1
 80041b4:	4641      	mov	r1, r8
 80041b6:	9500      	str	r5, [sp, #0]
 80041b8:	4648      	mov	r0, r9
    tx = reg & 0x7F;
 80041ba:	f886 c000 	strb.w	ip, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041be:	f7fd ff51 	bl	8002064 <HAL_SPI_TransmitReceive>
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041c2:	2301      	movs	r3, #1
 80041c4:	463a      	mov	r2, r7
 80041c6:	4641      	mov	r1, r8
 80041c8:	9500      	str	r5, [sp, #0]
 80041ca:	4648      	mov	r0, r9
    tx = data;
 80041cc:	f886 b000 	strb.w	fp, [r6]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041d0:	f7fd ff48 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 80041d4:	2201      	movs	r2, #1
 80041d6:	2140      	movs	r1, #64	; 0x40
 80041d8:	4650      	mov	r0, sl
 80041da:	f7fd fc4d 	bl	8001a78 <HAL_GPIO_WritePin>
		MPU_DELAY(1);
 80041de:	2001      	movs	r0, #1
 80041e0:	f7fc ff12 	bl	8001008 <HAL_Delay>
 80041e4:	3402      	adds	r4, #2
	for (i = 0; i < 10; i++)
 80041e6:	ab0a      	add	r3, sp, #40	; 0x28
 80041e8:	42a3      	cmp	r3, r4
 80041ea:	d1d4      	bne.n	8004196 <mpu_device_init+0x7e>
    MPU_NSS_LOW;
 80041ec:	2200      	movs	r2, #0
 80041ee:	2140      	movs	r1, #64	; 0x40
 80041f0:	4825      	ldr	r0, [pc, #148]	; (8004288 <mpu_device_init+0x170>)
 80041f2:	f7fd fc41 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 80041f6:	241b      	movs	r4, #27
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 80041f8:	9500      	str	r5, [sp, #0]
 80041fa:	2301      	movs	r3, #1
 80041fc:	4a1c      	ldr	r2, [pc, #112]	; (8004270 <mpu_device_init+0x158>)
 80041fe:	491b      	ldr	r1, [pc, #108]	; (800426c <mpu_device_init+0x154>)
 8004200:	481c      	ldr	r0, [pc, #112]	; (8004274 <mpu_device_init+0x15c>)
    tx = reg & 0x7F;
 8004202:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004204:	f7fd ff2e 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8004208:	2418      	movs	r4, #24
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800420a:	2301      	movs	r3, #1
 800420c:	9500      	str	r5, [sp, #0]
 800420e:	4a18      	ldr	r2, [pc, #96]	; (8004270 <mpu_device_init+0x158>)
 8004210:	4916      	ldr	r1, [pc, #88]	; (800426c <mpu_device_init+0x154>)
 8004212:	4818      	ldr	r0, [pc, #96]	; (8004274 <mpu_device_init+0x15c>)
    tx = data;
 8004214:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004216:	f7fd ff25 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 800421a:	2201      	movs	r2, #1
 800421c:	2140      	movs	r1, #64	; 0x40
 800421e:	481a      	ldr	r0, [pc, #104]	; (8004288 <mpu_device_init+0x170>)
 8004220:	f7fd fc2a 	bl	8001a78 <HAL_GPIO_WritePin>
    MPU_NSS_LOW;
 8004224:	2200      	movs	r2, #0
 8004226:	2140      	movs	r1, #64	; 0x40
 8004228:	4817      	ldr	r0, [pc, #92]	; (8004288 <mpu_device_init+0x170>)
 800422a:	f7fd fc25 	bl	8001a78 <HAL_GPIO_WritePin>
    tx = reg & 0x7F;
 800422e:	241c      	movs	r4, #28
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004230:	9500      	str	r5, [sp, #0]
 8004232:	2301      	movs	r3, #1
 8004234:	4a0e      	ldr	r2, [pc, #56]	; (8004270 <mpu_device_init+0x158>)
 8004236:	490d      	ldr	r1, [pc, #52]	; (800426c <mpu_device_init+0x154>)
 8004238:	480e      	ldr	r0, [pc, #56]	; (8004274 <mpu_device_init+0x15c>)
    tx = reg & 0x7F;
 800423a:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800423c:	f7fd ff12 	bl	8002064 <HAL_SPI_TransmitReceive>
    tx = data;
 8004240:	2410      	movs	r4, #16
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 8004242:	2301      	movs	r3, #1
 8004244:	9500      	str	r5, [sp, #0]
 8004246:	4a0a      	ldr	r2, [pc, #40]	; (8004270 <mpu_device_init+0x158>)
 8004248:	4908      	ldr	r1, [pc, #32]	; (800426c <mpu_device_init+0x154>)
 800424a:	480a      	ldr	r0, [pc, #40]	; (8004274 <mpu_device_init+0x15c>)
    tx = data;
 800424c:	7034      	strb	r4, [r6, #0]
    HAL_SPI_TransmitReceive(&MPU_HSPI, &tx, &rx, 1, 55);
 800424e:	f7fd ff09 	bl	8002064 <HAL_SPI_TransmitReceive>
    MPU_NSS_HIGH;
 8004252:	2201      	movs	r2, #1
 8004254:	2140      	movs	r1, #64	; 0x40
 8004256:	480c      	ldr	r0, [pc, #48]	; (8004288 <mpu_device_init+0x170>)
 8004258:	f7fd fc0e 	bl	8001a78 <HAL_GPIO_WritePin>
	ist8310_init();
 800425c:	f7ff f88e 	bl	800337c <ist8310_init>
	mpu_offset_call();
 8004260:	f7ff feae 	bl	8003fc0 <mpu_offset_call>
}
 8004264:	2000      	movs	r0, #0
 8004266:	b00b      	add	sp, #44	; 0x2c
 8004268:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800426c:	2000024d 	.word	0x2000024d
 8004270:	2000024c 	.word	0x2000024c
 8004274:	20000690 	.word	0x20000690
 8004278:	200002e2 	.word	0x200002e2
 800427c:	036b806b 	.word	0x036b806b
 8004280:	181b041a 	.word	0x181b041a
 8004284:	021d101c 	.word	0x021d101c
 8004288:	40021400 	.word	0x40021400

0800428c <MX_CAN1_Init>:
CAN_HandleTypeDef hcan1;
CAN_HandleTypeDef hcan2;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 800428c:	b538      	push	{r3, r4, r5, lr}

  hcan1.Instance = CAN1;
 800428e:	4b0d      	ldr	r3, [pc, #52]	; (80042c4 <MX_CAN1_Init+0x38>)
 8004290:	4a0d      	ldr	r2, [pc, #52]	; (80042c8 <MX_CAN1_Init+0x3c>)
 8004292:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 7;
 8004294:	2207      	movs	r2, #7
 8004296:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8004298:	2200      	movs	r2, #0
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 800429a:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 800429e:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan1.Init.TimeTriggeredMode = DISABLE;
  hcan1.Init.AutoBusOff = DISABLE;
  hcan1.Init.AutoWakeUp = DISABLE;
  hcan1.Init.AutoRetransmission = DISABLE;
  hcan1.Init.ReceiveFifoLocked = DISABLE;
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80042a2:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80042a4:	4618      	mov	r0, r3
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80042a6:	619a      	str	r2, [r3, #24]
  hcan1.Init.TimeSeg2 = CAN_BS2_3TQ;
 80042a8:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan1.Init.TransmitFifoPriority = ENABLE;
 80042ac:	7759      	strb	r1, [r3, #29]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80042ae:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80042b2:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80042b4:	f7fc feba 	bl	800102c <HAL_CAN_Init>
 80042b8:	b900      	cbnz	r0, 80042bc <MX_CAN1_Init+0x30>
  {
    Error_Handler();
  }

}
 80042ba:	bd38      	pop	{r3, r4, r5, pc}
 80042bc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 80042c0:	f002 b80e 	b.w	80062e0 <Error_Handler>
 80042c4:	2000034c 	.word	0x2000034c
 80042c8:	40006400 	.word	0x40006400

080042cc <MX_CAN2_Init>:
/* CAN2 init function */
void MX_CAN2_Init(void)
{
 80042cc:	b538      	push	{r3, r4, r5, lr}

  hcan2.Instance = CAN2;
 80042ce:	4b0d      	ldr	r3, [pc, #52]	; (8004304 <MX_CAN2_Init+0x38>)
 80042d0:	4a0d      	ldr	r2, [pc, #52]	; (8004308 <MX_CAN2_Init+0x3c>)
 80042d2:	601a      	str	r2, [r3, #0]
  hcan2.Init.Prescaler = 7;
 80042d4:	2207      	movs	r2, #7
 80042d6:	605a      	str	r2, [r3, #4]
  hcan2.Init.Mode = CAN_MODE_NORMAL;
 80042d8:	2200      	movs	r2, #0
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan2.Init.TimeSeg1 = CAN_BS1_2TQ;
 80042da:	f44f 3580 	mov.w	r5, #65536	; 0x10000
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 80042de:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
  hcan2.Init.TimeTriggeredMode = DISABLE;
  hcan2.Init.AutoBusOff = DISABLE;
  hcan2.Init.AutoWakeUp = DISABLE;
  hcan2.Init.AutoRetransmission = DISABLE;
  hcan2.Init.ReceiveFifoLocked = DISABLE;
  hcan2.Init.TransmitFifoPriority = ENABLE;
 80042e2:	2101      	movs	r1, #1
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80042e4:	4618      	mov	r0, r3
  hcan2.Init.TimeTriggeredMode = DISABLE;
 80042e6:	619a      	str	r2, [r3, #24]
  hcan2.Init.TimeSeg2 = CAN_BS2_3TQ;
 80042e8:	e9c3 5404 	strd	r5, r4, [r3, #16]
  hcan2.Init.TransmitFifoPriority = ENABLE;
 80042ec:	7759      	strb	r1, [r3, #29]
  hcan2.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80042ee:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hcan2.Init.ReceiveFifoLocked = DISABLE;
 80042f2:	771a      	strb	r2, [r3, #28]
  if (HAL_CAN_Init(&hcan2) != HAL_OK)
 80042f4:	f7fc fe9a 	bl	800102c <HAL_CAN_Init>
 80042f8:	b900      	cbnz	r0, 80042fc <MX_CAN2_Init+0x30>
  {
    Error_Handler();
  }

}
 80042fa:	bd38      	pop	{r3, r4, r5, pc}
 80042fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8004300:	f001 bfee 	b.w	80062e0 <Error_Handler>
 8004304:	20000324 	.word	0x20000324
 8004308:	40006800 	.word	0x40006800

0800430c <HAL_CAN_MspInit>:

static uint32_t HAL_RCC_CAN1_CLK_ENABLED=0;

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800430c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(canHandle->Instance==CAN1)
 800430e:	6802      	ldr	r2, [r0, #0]
 8004310:	4948      	ldr	r1, [pc, #288]	; (8004434 <HAL_CAN_MspInit+0x128>)
{
 8004312:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004314:	2300      	movs	r3, #0
  if(canHandle->Instance==CAN1)
 8004316:	428a      	cmp	r2, r1
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004318:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800431c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8004320:	9309      	str	r3, [sp, #36]	; 0x24
  if(canHandle->Instance==CAN1)
 8004322:	d040      	beq.n	80043a6 <HAL_CAN_MspInit+0x9a>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
  else if(canHandle->Instance==CAN2)
 8004324:	4944      	ldr	r1, [pc, #272]	; (8004438 <HAL_CAN_MspInit+0x12c>)
 8004326:	428a      	cmp	r2, r1
 8004328:	d001      	beq.n	800432e <HAL_CAN_MspInit+0x22>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
  /* USER CODE BEGIN CAN2_MspInit 1 */

  /* USER CODE END CAN2_MspInit 1 */
  }
}
 800432a:	b00a      	add	sp, #40	; 0x28
 800432c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_CAN2_CLK_ENABLE();
 800432e:	4a43      	ldr	r2, [pc, #268]	; (800443c <HAL_CAN_MspInit+0x130>)
 8004330:	9302      	str	r3, [sp, #8]
 8004332:	6c11      	ldr	r1, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004334:	4c42      	ldr	r4, [pc, #264]	; (8004440 <HAL_CAN_MspInit+0x134>)
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004336:	f041 6180 	orr.w	r1, r1, #67108864	; 0x4000000
 800433a:	6411      	str	r1, [r2, #64]	; 0x40
 800433c:	6c10      	ldr	r0, [r2, #64]	; 0x40
    HAL_RCC_CAN1_CLK_ENABLED++;
 800433e:	6821      	ldr	r1, [r4, #0]
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004340:	f000 6080 	and.w	r0, r0, #67108864	; 0x4000000
    HAL_RCC_CAN1_CLK_ENABLED++;
 8004344:	3101      	adds	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 8004346:	9002      	str	r0, [sp, #8]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 8004348:	2901      	cmp	r1, #1
    __HAL_RCC_CAN2_CLK_ENABLE();
 800434a:	9802      	ldr	r0, [sp, #8]
    HAL_RCC_CAN1_CLK_ENABLED++;
 800434c:	6021      	str	r1, [r4, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 800434e:	d065      	beq.n	800441c <HAL_CAN_MspInit+0x110>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004350:	2400      	movs	r4, #0
 8004352:	4b3a      	ldr	r3, [pc, #232]	; (800443c <HAL_CAN_MspInit+0x130>)
 8004354:	9404      	str	r4, [sp, #16]
 8004356:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004358:	483a      	ldr	r0, [pc, #232]	; (8004444 <HAL_CAN_MspInit+0x138>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800435a:	f042 0202 	orr.w	r2, r2, #2
 800435e:	631a      	str	r2, [r3, #48]	; 0x30
 8004360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004362:	f003 0302 	and.w	r3, r3, #2
 8004366:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004368:	f44f 5340 	mov.w	r3, #12288	; 0x3000
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800436c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800436e:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8004370:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004372:	2502      	movs	r5, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 8004374:	2309      	movs	r3, #9
 8004376:	e9cd 2308 	strd	r2, r3, [sp, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800437a:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437c:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800437e:	f7fd fa37 	bl	80017f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN2_RX0_IRQn, 0, 0);
 8004382:	4622      	mov	r2, r4
 8004384:	4621      	mov	r1, r4
 8004386:	2040      	movs	r0, #64	; 0x40
 8004388:	f7fd f9c2 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX0_IRQn);
 800438c:	2040      	movs	r0, #64	; 0x40
 800438e:	f7fd f9f5 	bl	800177c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 0, 0);
 8004392:	4622      	mov	r2, r4
 8004394:	4621      	mov	r1, r4
 8004396:	2041      	movs	r0, #65	; 0x41
 8004398:	f7fd f9ba 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 800439c:	2041      	movs	r0, #65	; 0x41
 800439e:	f7fd f9ed 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 80043a2:	b00a      	add	sp, #40	; 0x28
 80043a4:	bd70      	pop	{r4, r5, r6, pc}
    HAL_RCC_CAN1_CLK_ENABLED++;
 80043a6:	4926      	ldr	r1, [pc, #152]	; (8004440 <HAL_CAN_MspInit+0x134>)
 80043a8:	680a      	ldr	r2, [r1, #0]
 80043aa:	3201      	adds	r2, #1
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80043ac:	2a01      	cmp	r2, #1
    HAL_RCC_CAN1_CLK_ENABLED++;
 80043ae:	600a      	str	r2, [r1, #0]
    if(HAL_RCC_CAN1_CLK_ENABLED==1){
 80043b0:	d028      	beq.n	8004404 <HAL_CAN_MspInit+0xf8>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80043b2:	2400      	movs	r4, #0
 80043b4:	4b21      	ldr	r3, [pc, #132]	; (800443c <HAL_CAN_MspInit+0x130>)
 80043b6:	9401      	str	r4, [sp, #4]
 80043b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043ba:	4823      	ldr	r0, [pc, #140]	; (8004448 <HAL_CAN_MspInit+0x13c>)
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80043bc:	f042 0208 	orr.w	r2, r2, #8
 80043c0:	631a      	str	r2, [r3, #48]	; 0x30
 80043c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c4:	f003 0308 	and.w	r3, r3, #8
 80043c8:	9301      	str	r3, [sp, #4]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043ca:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043cc:	2303      	movs	r3, #3
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80043ce:	2209      	movs	r2, #9
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043d0:	2502      	movs	r5, #2
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043d2:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80043d4:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 80043d6:	9209      	str	r2, [sp, #36]	; 0x24
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80043d8:	9e01      	ldr	r6, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043da:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80043dc:	f7fd fa08 	bl	80017f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 80043e0:	4622      	mov	r2, r4
 80043e2:	4621      	mov	r1, r4
 80043e4:	2014      	movs	r0, #20
 80043e6:	f7fd f993 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 80043ea:	2014      	movs	r0, #20
 80043ec:	f7fd f9c6 	bl	800177c <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX1_IRQn, 0, 0);
 80043f0:	4622      	mov	r2, r4
 80043f2:	4621      	mov	r1, r4
 80043f4:	2015      	movs	r0, #21
 80043f6:	f7fd f98b 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX1_IRQn);
 80043fa:	2015      	movs	r0, #21
 80043fc:	f7fd f9be 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 8004400:	b00a      	add	sp, #40	; 0x28
 8004402:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_RCC_CAN1_CLK_ENABLE();
 8004404:	4a0d      	ldr	r2, [pc, #52]	; (800443c <HAL_CAN_MspInit+0x130>)
 8004406:	9300      	str	r3, [sp, #0]
 8004408:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800440a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800440e:	6413      	str	r3, [r2, #64]	; 0x40
 8004410:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004416:	9300      	str	r3, [sp, #0]
 8004418:	9b00      	ldr	r3, [sp, #0]
 800441a:	e7ca      	b.n	80043b2 <HAL_CAN_MspInit+0xa6>
      __HAL_RCC_CAN1_CLK_ENABLE();
 800441c:	9303      	str	r3, [sp, #12]
 800441e:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004420:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004424:	6413      	str	r3, [r2, #64]	; 0x40
 8004426:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8004428:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800442c:	9303      	str	r3, [sp, #12]
 800442e:	9b03      	ldr	r3, [sp, #12]
 8004430:	e78e      	b.n	8004350 <HAL_CAN_MspInit+0x44>
 8004432:	bf00      	nop
 8004434:	40006400 	.word	0x40006400
 8004438:	40006800 	.word	0x40006800
 800443c:	40023800 	.word	0x40023800
 8004440:	20000250 	.word	0x20000250
 8004444:	40020400 	.word	0x40020400
 8004448:	40020c00 	.word	0x40020c00

0800444c <initCanFilter>:
  /* USER CODE END CAN2_MspDeInit 1 */
  }
} 

/* USER CODE BEGIN 1 */
void initCanFilter() {
 800444c:	b510      	push	{r4, lr}
 800444e:	b08a      	sub	sp, #40	; 0x28
	CAN_FilterTypeDef sFilterConfig;
	sFilterConfig.FilterBank = 0;
 8004450:	2400      	movs	r4, #0
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
	sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8004452:	2301      	movs	r3, #1
	sFilterConfig.FilterMaskIdLow = 0x0000;
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
	sFilterConfig.FilterActivation = ENABLE;
	sFilterConfig.SlaveStartFilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 8004454:	4669      	mov	r1, sp
 8004456:	480a      	ldr	r0, [pc, #40]	; (8004480 <initCanFilter+0x34>)
	sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8004458:	9404      	str	r4, [sp, #16]
	sFilterConfig.FilterActivation = ENABLE;
 800445a:	e9cd 3307 	strd	r3, r3, [sp, #28]
	sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 800445e:	e9cd 4405 	strd	r4, r4, [sp, #20]
	sFilterConfig.FilterIdLow = 0x0000;
 8004462:	e9cd 4400 	strd	r4, r4, [sp]
	sFilterConfig.FilterMaskIdLow = 0x0000;
 8004466:	e9cd 4402 	strd	r4, r4, [sp, #8]
	sFilterConfig.SlaveStartFilterBank = 0;
 800446a:	9409      	str	r4, [sp, #36]	; 0x24
	HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig);
 800446c:	f7fc fe60 	bl	8001130 <HAL_CAN_ConfigFilter>

	sFilterConfig.SlaveStartFilterBank = 0;
	sFilterConfig.FilterBank = 0;

	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8004470:	4669      	mov	r1, sp
 8004472:	4804      	ldr	r0, [pc, #16]	; (8004484 <initCanFilter+0x38>)
	sFilterConfig.SlaveStartFilterBank = 0;
 8004474:	9409      	str	r4, [sp, #36]	; 0x24
	sFilterConfig.FilterBank = 0;
 8004476:	9405      	str	r4, [sp, #20]
	HAL_CAN_ConfigFilter(&hcan2, &sFilterConfig);
 8004478:	f7fc fe5a 	bl	8001130 <HAL_CAN_ConfigFilter>
}
 800447c:	b00a      	add	sp, #40	; 0x28
 800447e:	bd10      	pop	{r4, pc}
 8004480:	2000034c 	.word	0x2000034c
 8004484:	20000324 	.word	0x20000324

08004488 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004488:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800448c:	2400      	movs	r4, #0
{
 800448e:	b08f      	sub	sp, #60	; 0x3c
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004490:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 8004494:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8004498:	4b61      	ldr	r3, [pc, #388]	; (8004620 <MX_GPIO_Init+0x198>)
 800449a:	9401      	str	r4, [sp, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800449c:	940d      	str	r4, [sp, #52]	; 0x34
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800449e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOI_CLK_ENABLE();
  __HAL_RCC_GPIOH_CLK_ENABLE();
  __HAL_RCC_GPIOF_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 80044a0:	f8df b18c 	ldr.w	fp, [pc, #396]	; 8004630 <MX_GPIO_Init+0x1a8>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 80044a4:	f8df a18c 	ldr.w	sl, [pc, #396]	; 8004634 <MX_GPIO_Init+0x1ac>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 80044a8:	f8df 918c 	ldr.w	r9, [pc, #396]	; 8004638 <MX_GPIO_Init+0x1b0>
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 80044ac:	f8df 818c 	ldr.w	r8, [pc, #396]	; 800463c <MX_GPIO_Init+0x1b4>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 80044b0:	4f5c      	ldr	r7, [pc, #368]	; (8004624 <MX_GPIO_Init+0x19c>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 80044b2:	4e5d      	ldr	r6, [pc, #372]	; (8004628 <MX_GPIO_Init+0x1a0>)
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80044b4:	f042 0210 	orr.w	r2, r2, #16
 80044b8:	631a      	str	r2, [r3, #48]	; 0x30
 80044ba:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044bc:	f002 0210 	and.w	r2, r2, #16
 80044c0:	9201      	str	r2, [sp, #4]
 80044c2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80044c4:	9402      	str	r4, [sp, #8]
 80044c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044cc:	631a      	str	r2, [r3, #48]	; 0x30
 80044ce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044d0:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80044d4:	9202      	str	r2, [sp, #8]
 80044d6:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80044d8:	9403      	str	r4, [sp, #12]
 80044da:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044dc:	f042 0201 	orr.w	r2, r2, #1
 80044e0:	631a      	str	r2, [r3, #48]	; 0x30
 80044e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044e4:	f002 0201 	and.w	r2, r2, #1
 80044e8:	9203      	str	r2, [sp, #12]
 80044ea:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80044ec:	9404      	str	r4, [sp, #16]
 80044ee:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044f0:	f042 0202 	orr.w	r2, r2, #2
 80044f4:	631a      	str	r2, [r3, #48]	; 0x30
 80044f6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80044f8:	f002 0202 	and.w	r2, r2, #2
 80044fc:	9204      	str	r2, [sp, #16]
 80044fe:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004500:	9405      	str	r4, [sp, #20]
 8004502:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004504:	f042 0208 	orr.w	r2, r2, #8
 8004508:	631a      	str	r2, [r3, #48]	; 0x30
 800450a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800450c:	f002 0208 	and.w	r2, r2, #8
 8004510:	9205      	str	r2, [sp, #20]
 8004512:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8004514:	9406      	str	r4, [sp, #24]
 8004516:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004518:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800451c:	631a      	str	r2, [r3, #48]	; 0x30
 800451e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004520:	f402 7280 	and.w	r2, r2, #256	; 0x100
 8004524:	9206      	str	r2, [sp, #24]
 8004526:	9a06      	ldr	r2, [sp, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004528:	9407      	str	r4, [sp, #28]
 800452a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800452c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004530:	631a      	str	r2, [r3, #48]	; 0x30
 8004532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004534:	f002 0280 	and.w	r2, r2, #128	; 0x80
 8004538:	9207      	str	r2, [sp, #28]
 800453a:	9a07      	ldr	r2, [sp, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800453c:	9408      	str	r4, [sp, #32]
 800453e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004540:	f042 0220 	orr.w	r2, r2, #32
 8004544:	631a      	str	r2, [r3, #48]	; 0x30
 8004546:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004548:	f003 0320 	and.w	r3, r3, #32
 800454c:	9308      	str	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 800454e:	4622      	mov	r2, r4
 8004550:	4658      	mov	r0, fp
 8004552:	2101      	movs	r1, #1
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8004554:	9b08      	ldr	r3, [sp, #32]
  HAL_GPIO_WritePin(GPIOI, GPIO_PIN_0, GPIO_PIN_RESET);
 8004556:	f7fd fa8f 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOH, POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin, GPIO_PIN_RESET);
 800455a:	4622      	mov	r2, r4
 800455c:	4650      	mov	r0, sl
 800455e:	213c      	movs	r1, #60	; 0x3c
 8004560:	f7fd fa8a 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 8004564:	4622      	mov	r2, r4
 8004566:	4648      	mov	r0, r9
 8004568:	f44f 71ff 	mov.w	r1, #510	; 0x1fe
 800456c:	f7fd fa84 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOF, SPI_MPU_CS_Pin|LED_G_Pin, GPIO_PIN_RESET);
 8004570:	4622      	mov	r2, r4
 8004572:	4640      	mov	r0, r8
 8004574:	f244 0140 	movw	r1, #16448	; 0x4040
 8004578:	f7fd fa7e 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, GPIO_PIN_RESET);
 800457c:	4622      	mov	r2, r4
 800457e:	4638      	mov	r0, r7
 8004580:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8004584:	f7fd fa78 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_R_GPIO_Port, LED_R_Pin, GPIO_PIN_RESET);
 8004588:	4622      	mov	r2, r4
 800458a:	4630      	mov	r0, r6
 800458c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004590:	f7fd fa72 	bl	8001a78 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PI0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8004594:	2501      	movs	r5, #1
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8004596:	4658      	mov	r0, fp
 8004598:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800459a:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800459e:	e9cd 5509 	strd	r5, r5, [sp, #36]	; 0x24
  HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 80045a2:	f7fd f925 	bl	80017f0 <HAL_GPIO_Init>
  /*Configure GPIO pins : PHPin PHPin PHPin PHPin */
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80045a6:	4650      	mov	r0, sl
 80045a8:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = POWER_OUT1_Pin|POWER_OUT2_Pin|POWER_OUT3_Pin|POWER_OUT4_Pin;
 80045aa:	233c      	movs	r3, #60	; 0x3c
 80045ac:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ae:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045b2:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80045b4:	f7fd f91c 	bl	80017f0 <HAL_GPIO_Init>
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
                          |GPIO_PIN_4|GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80045b8:	4648      	mov	r0, r9
 80045ba:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7|GPIO_PIN_6|GPIO_PIN_5 
 80045bc:	f44f 73ff 	mov.w	r3, #510	; 0x1fe
 80045c0:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045c2:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045c6:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80045c8:	f7fd f912 	bl	80017f0 <HAL_GPIO_Init>
  /*Configure GPIO pins : PFPin PFPin */
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80045cc:	4640      	mov	r0, r8
 80045ce:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = SPI_MPU_CS_Pin|LED_G_Pin;
 80045d0:	f244 0340 	movw	r3, #16448	; 0x4040
 80045d4:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045d6:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045da:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80045dc:	f7fd f908 	bl	80017f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045e0:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045e2:	2304      	movs	r3, #4
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045e4:	4811      	ldr	r0, [pc, #68]	; (800462c <MX_GPIO_Init+0x1a4>)
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80045e6:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045e8:	e9cd 440a 	strd	r4, r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80045ec:	f7fd f900 	bl	80017f0 <HAL_GPIO_Init>
  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80045f0:	4638      	mov	r0, r7
 80045f2:	a909      	add	r1, sp, #36	; 0x24
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 80045f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80045f8:	9309      	str	r3, [sp, #36]	; 0x24
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045fa:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80045fe:	940c      	str	r4, [sp, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004600:	f7fd f8f6 	bl	80017f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_R_Pin;
 8004604:	f44f 6300 	mov.w	r3, #2048	; 0x800
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004608:	a909      	add	r1, sp, #36	; 0x24
 800460a:	4630      	mov	r0, r6
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800460c:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004610:	940c      	str	r4, [sp, #48]	; 0x30
  GPIO_InitStruct.Pin = LED_R_Pin;
 8004612:	9309      	str	r3, [sp, #36]	; 0x24
  HAL_GPIO_Init(LED_R_GPIO_Port, &GPIO_InitStruct);
 8004614:	f7fd f8ec 	bl	80017f0 <HAL_GPIO_Init>

}
 8004618:	b00f      	add	sp, #60	; 0x3c
 800461a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800461e:	bf00      	nop
 8004620:	40023800 	.word	0x40023800
 8004624:	40020c00 	.word	0x40020c00
 8004628:	40021000 	.word	0x40021000
 800462c:	40020400 	.word	0x40020400
 8004630:	40022000 	.word	0x40022000
 8004634:	40021c00 	.word	0x40021c00
 8004638:	40021800 	.word	0x40021800
 800463c:	40021400 	.word	0x40021400

08004640 <madgwick_ahrs_updateIMU>:
    atti->pitch = (asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
    atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
}

void madgwick_ahrs_updateIMU(struct ahrs_sensor *sensor, struct attitude *atti)
{
 8004640:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  float recipNorm;
  float s0, s1, s2, s3;
  float qDot1, qDot2, qDot3, qDot4;
  float _2q0, _2q1, _2q2, _2q3, _4q0, _4q1, _4q2, _8q1, _8q2, q0q0, q1q1, q2q2, q3q3;

  gx = sensor->wx;
 8004644:	f8df c404 	ldr.w	ip, [pc, #1028]	; 8004a4c <madgwick_ahrs_updateIMU+0x40c>
  gy = sensor->wy;
 8004648:	f8df e404 	ldr.w	lr, [pc, #1028]	; 8004a50 <madgwick_ahrs_updateIMU+0x410>
  gx = sensor->wx;
 800464c:	68c3      	ldr	r3, [r0, #12]
  gy = sensor->wy;
 800464e:	f8d0 9010 	ldr.w	r9, [r0, #16]
  gz = sensor->wz;
 8004652:	f8df 8400 	ldr.w	r8, [pc, #1024]	; 8004a54 <madgwick_ahrs_updateIMU+0x414>
  ax = sensor->ax;
 8004656:	4ef1      	ldr	r6, [pc, #964]	; (8004a1c <madgwick_ahrs_updateIMU+0x3dc>)
  ay = sensor->ay;
 8004658:	4ff1      	ldr	r7, [pc, #964]	; (8004a20 <madgwick_ahrs_updateIMU+0x3e0>)
  ax = sensor->ax;
 800465a:	6802      	ldr	r2, [r0, #0]
  gz = sensor->wz;
 800465c:	6945      	ldr	r5, [r0, #20]
  ay = sensor->ay;
 800465e:	6844      	ldr	r4, [r0, #4]
  az = sensor->az;
  mx = sensor->mx;
 8004660:	f8d0 a018 	ldr.w	sl, [r0, #24]
{
 8004664:	ed2d 8b10 	vpush	{d8-d15}
  gx = sensor->wx;
 8004668:	f8cc 3000 	str.w	r3, [ip]
  gy = sensor->wy;
 800466c:	f8ce 9000 	str.w	r9, [lr]
  az = sensor->az;
 8004670:	f8df 93e4 	ldr.w	r9, [pc, #996]	; 8004a58 <madgwick_ahrs_updateIMU+0x418>
 8004674:	6883      	ldr	r3, [r0, #8]
  gz = sensor->wz;
 8004676:	f8c8 5000 	str.w	r5, [r8]
  ax = sensor->ax;
 800467a:	6032      	str	r2, [r6, #0]
  my = sensor->my;
  mz = sensor->mz;
 800467c:	6a05      	ldr	r5, [r0, #32]
  ay = sensor->ay;
 800467e:	603c      	str	r4, [r7, #0]
  mx = sensor->mx;
 8004680:	4ae8      	ldr	r2, [pc, #928]	; (8004a24 <madgwick_ahrs_updateIMU+0x3e4>)
  az = sensor->az;
 8004682:	f8c9 3000 	str.w	r3, [r9]
  my = sensor->my;
 8004686:	69c4      	ldr	r4, [r0, #28]
 8004688:	4be7      	ldr	r3, [pc, #924]	; (8004a28 <madgwick_ahrs_updateIMU+0x3e8>)
  mz = sensor->mz;
 800468a:	48e8      	ldr	r0, [pc, #928]	; (8004a2c <madgwick_ahrs_updateIMU+0x3ec>)
  mx = sensor->mx;
 800468c:	f8c2 a000 	str.w	sl, [r2]
  my = sensor->my;
 8004690:	601c      	str	r4, [r3, #0]

  // Rate of change of quaternion from gyroscope
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004692:	4ae7      	ldr	r2, [pc, #924]	; (8004a30 <madgwick_ahrs_updateIMU+0x3f0>)
  mz = sensor->mz;
 8004694:	6005      	str	r5, [r0, #0]
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004696:	4be7      	ldr	r3, [pc, #924]	; (8004a34 <madgwick_ahrs_updateIMU+0x3f4>)
 8004698:	4ce7      	ldr	r4, [pc, #924]	; (8004a38 <madgwick_ahrs_updateIMU+0x3f8>)
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800469a:	4de8      	ldr	r5, [pc, #928]	; (8004a3c <madgwick_ahrs_updateIMU+0x3fc>)
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 800469c:	ed92 aa00 	vldr	s20, [r2]
 80046a0:	eddc 9a00 	vldr	s19, [ip]
 80046a4:	ed93 5a00 	vldr	s10, [r3]
 80046a8:	edde aa00 	vldr	s21, [lr]
 80046ac:	edd4 1a00 	vldr	s3, [r4]
 80046b0:	ed98 2a00 	vldr	s4, [r8]
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80046b4:	ed95 0a00 	vldr	s0, [r5]
 80046b8:	eddc 0a00 	vldr	s1, [ip]
 80046bc:	edd3 5a00 	vldr	s11, [r3]
 80046c0:	edd8 6a00 	vldr	s13, [r8]
 80046c4:	edd4 2a00 	vldr	s5, [r4]
 80046c8:	ed9e 3a00 	vldr	s6, [lr]
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80046cc:	ed95 1a00 	vldr	s2, [r5]
 80046d0:	edde 4a00 	vldr	s9, [lr]
 80046d4:	edd2 3a00 	vldr	s7, [r2]
 80046d8:	ed98 4a00 	vldr	s8, [r8]
 80046dc:	ed94 6a00 	vldr	s12, [r4]
 80046e0:	eddc 7a00 	vldr	s15, [ip]
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80046e4:	ed95 7a00 	vldr	s14, [r5]
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 80046e8:	ee25 5a2a 	vmul.f32	s10, s10, s21
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 80046ec:	ee65 5aa6 	vmul.f32	s11, s11, s13
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 80046f0:	ee26 6a27 	vmul.f32	s12, s12, s15
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 80046f4:	edd8 7a00 	vldr	s15, [r8]
 80046f8:	edd2 6a00 	vldr	s13, [r2]
 80046fc:	edde aa00 	vldr	s21, [lr]
 8004700:	ee66 6aaa 	vmul.f32	s13, s13, s21
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004704:	eea1 6a24 	vfma.f32	s12, s2, s9
{
 8004708:	b084      	sub	sp, #16
 800470a:	4688      	mov	r8, r1
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800470c:	eee7 6a27 	vfma.f32	s13, s14, s15
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004710:	eeaa 5a29 	vfma.f32	s10, s20, s19
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004714:	eee0 5a20 	vfma.f32	s11, s0, s1
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004718:	edd3 4a00 	vldr	s9, [r3]
 800471c:	eddc 7a00 	vldr	s15, [ip]

  // Compute feedback only if accelerometer measurement valid (avoids NaN in accelerometer normalisation)
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004720:	ed96 7a00 	vldr	s14, [r6]
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 8004724:	eee4 6ae7 	vfms.f32	s13, s9, s15
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004728:	eea1 5a82 	vfma.f32	s10, s3, s4
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 800472c:	eee2 5ac3 	vfms.f32	s11, s5, s6
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004730:	eea3 6ac4 	vfms.f32	s12, s7, s8
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004734:	eeb5 7a40 	vcmp.f32	s14, #0.0
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004738:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 800473c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  qDot1 = 0.5f * (-q1 * gx - q2 * gy - q3 * gz);
 8004740:	ee25 5a67 	vnmul.f32	s10, s10, s15
  qDot2 = 0.5f * (q0 * gx + q2 * gz - q3 * gy);
 8004744:	ee65 5aa7 	vmul.f32	s11, s11, s15
  qDot3 = 0.5f * (q0 * gy - q1 * gz + q3 * gx);
 8004748:	ee26 6a27 	vmul.f32	s12, s12, s15
  qDot4 = 0.5f * (q0 * gz + q1 * gy - q2 * gx);
 800474c:	ee66 6aa7 	vmul.f32	s13, s13, s15
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004750:	d107      	bne.n	8004762 <madgwick_ahrs_updateIMU+0x122>
 8004752:	edd7 7a00 	vldr	s15, [r7]
 8004756:	eef5 7a40 	vcmp.f32	s15, #0.0
 800475a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800475e:	f000 8213 	beq.w	8004b88 <madgwick_ahrs_updateIMU+0x548>
  {

    // Normalise accelerometer measurement
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8004762:	ed96 3a00 	vldr	s6, [r6]
 8004766:	edd6 3a00 	vldr	s7, [r6]
 800476a:	edd7 7a00 	vldr	s15, [r7]
 800476e:	edd7 2a00 	vldr	s5, [r7]
 8004772:	ed99 4a00 	vldr	s8, [r9]
 8004776:	ed99 7a00 	vldr	s14, [r9]
float invSqrt(float x)
{
  float halfx = 0.5f * x;
  float y = x;
  long i = *(long *)&y;
  i = 0x5f3759df - (i >> 1);
 800477a:	49b1      	ldr	r1, [pc, #708]	; (8004a40 <madgwick_ahrs_updateIMU+0x400>)
    ax *= recipNorm;
 800477c:	edd6 4a00 	vldr	s9, [r6]
    qDot1 -= beta * s0;
 8004780:	48b0      	ldr	r0, [pc, #704]	; (8004a44 <madgwick_ahrs_updateIMU+0x404>)
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8004782:	ee67 7aa2 	vmul.f32	s15, s15, s5
  y = *(float *)&i;
  y = y * (1.5f - (halfx * y * y));
 8004786:	eef6 2a00 	vmov.f32	s5, #96	; 0x3f000000  0.5
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 800478a:	eee3 7a23 	vfma.f32	s15, s6, s7
  y = y * (1.5f - (halfx * y * y));
 800478e:	eef7 0a08 	vmov.f32	s1, #120	; 0x3fc00000  1.5
    recipNorm = invSqrt(ax * ax + ay * ay + az * az);
 8004792:	eee4 7a07 	vfma.f32	s15, s8, s14
  y = y * (1.5f - (halfx * y * y));
 8004796:	eeb0 4a60 	vmov.f32	s8, s1
  y = *(float *)&i;
 800479a:	ee17 ca90 	vmov	ip, s15
 800479e:	eba1 0c6c 	sub.w	ip, r1, ip, asr #1
  y = y * (1.5f - (halfx * y * y));
 80047a2:	ee27 7aa2 	vmul.f32	s14, s15, s5
  y = *(float *)&i;
 80047a6:	ee07 ca90 	vmov	s15, ip
  y = y * (1.5f - (halfx * y * y));
 80047aa:	ee27 7ac7 	vnmul.f32	s14, s15, s14
    _4q1 = 4.0f * q1;
 80047ae:	eef1 3a00 	vmov.f32	s7, #16	; 0x40800000  4.0
  y = y * (1.5f - (halfx * y * y));
 80047b2:	eea7 4a27 	vfma.f32	s8, s14, s15
    _8q1 = 8.0f * q1;
 80047b6:	eef2 ca00 	vmov.f32	s25, #32	; 0x41000000  8.0
  y = y * (1.5f - (halfx * y * y));
 80047ba:	ee64 7a27 	vmul.f32	s15, s8, s15
    ax *= recipNorm;
 80047be:	ee24 7aa7 	vmul.f32	s14, s9, s15
 80047c2:	ed86 7a00 	vstr	s14, [r6]
    ay *= recipNorm;
 80047c6:	ed97 7a00 	vldr	s14, [r7]
 80047ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80047ce:	ed87 7a00 	vstr	s14, [r7]
    az *= recipNorm;
 80047d2:	ed99 7a00 	vldr	s14, [r9]
 80047d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80047da:	edc9 7a00 	vstr	s15, [r9]
    _2q0 = 2.0f * q0;
 80047de:	edd5 1a00 	vldr	s3, [r5]
    _2q1 = 2.0f * q1;
 80047e2:	ed92 1a00 	vldr	s2, [r2]
    _2q2 = 2.0f * q2;
 80047e6:	ed93 2a00 	vldr	s4, [r3]
    _2q3 = 2.0f * q3;
 80047ea:	ed94 4a00 	vldr	s8, [r4]
    _4q0 = 4.0f * q0;
 80047ee:	ed95 ba00 	vldr	s22, [r5]
    _4q1 = 4.0f * q1;
 80047f2:	ed92 0a00 	vldr	s0, [r2]
    _4q2 = 4.0f * q2;
 80047f6:	edd3 9a00 	vldr	s19, [r3]
    _8q1 = 8.0f * q1;
 80047fa:	edd2 7a00 	vldr	s15, [r2]
    _8q2 = 8.0f * q2;
 80047fe:	edd3 aa00 	vldr	s21, [r3]
    _8q1 = 8.0f * q1;
 8004802:	edcd 7a00 	vstr	s15, [sp]
    q0q0 = q0 * q0;
 8004806:	ed95 8a00 	vldr	s16, [r5]
 800480a:	ed95 7a00 	vldr	s14, [r5]
    q1q1 = q1 * q1;
 800480e:	ed92 9a00 	vldr	s18, [r2]
 8004812:	edd2 7a00 	vldr	s15, [r2]
    q2q2 = q2 * q2;
 8004816:	ed93 aa00 	vldr	s20, [r3]
 800481a:	edd3 8a00 	vldr	s17, [r3]
    q3q3 = q3 * q3;
 800481e:	ed94 fa00 	vldr	s30, [r4]
 8004822:	ed94 3a00 	vldr	s6, [r4]
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 8004826:	ed96 ea00 	vldr	s28, [r6]
 800482a:	edd7 4a00 	vldr	s9, [r7]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800482e:	ed96 da00 	vldr	s26, [r6]
 8004832:	edd2 ba00 	vldr	s23, [r2]
 8004836:	edd7 ea00 	vldr	s29, [r7]
    _2q0 = 2.0f * q0;
 800483a:	ee71 1aa1 	vadd.f32	s3, s3, s3
    q2q2 = q2 * q2;
 800483e:	ee6a 8a28 	vmul.f32	s17, s20, s17
    q0q0 = q0 * q0;
 8004842:	ee28 8a07 	vmul.f32	s16, s16, s14
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004846:	ed99 aa00 	vldr	s20, [r9]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800484a:	ed93 7a00 	vldr	s14, [r3]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800484e:	ed8d aa03 	vstr	s20, [sp, #12]
    q1q1 = q1 * q1;
 8004852:	ee29 9a27 	vmul.f32	s18, s18, s15
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004856:	edd6 7a00 	vldr	s15, [r6]
 800485a:	edd7 da00 	vldr	s27, [r7]
 800485e:	ed99 aa00 	vldr	s20, [r9]
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004862:	ed94 ca00 	vldr	s24, [r4]
 8004866:	edd6 fa00 	vldr	s31, [r6]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800486a:	ee27 7a23 	vmul.f32	s14, s14, s7
 800486e:	ee67 7aa1 	vmul.f32	s15, s15, s3
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004872:	ee2c ca23 	vmul.f32	s24, s24, s7
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 8004876:	eee8 7a07 	vfma.f32	s15, s16, s14
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800487a:	ed94 7a00 	vldr	s14, [r4]
 800487e:	ee27 7a23 	vmul.f32	s14, s14, s7
    _2q1 = 2.0f * q1;
 8004882:	ee31 1a01 	vadd.f32	s2, s2, s2
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 8004886:	ee27 7a28 	vmul.f32	s14, s14, s17
    _4q1 = 4.0f * q1;
 800488a:	ee20 0a23 	vmul.f32	s0, s0, s7
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 800488e:	eea9 7a0c 	vfma.f32	s14, s18, s24
    _4q2 = 4.0f * q2;
 8004892:	ee69 9aa3 	vmul.f32	s19, s19, s7
    _4q0 = 4.0f * q0;
 8004896:	ee2b ba23 	vmul.f32	s22, s22, s7
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800489a:	ee6b 3aa3 	vmul.f32	s7, s23, s7
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 800489e:	ee61 4a64 	vnmul.f32	s9, s2, s9
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80048a2:	eeaf 7ac1 	vfms.f32	s14, s31, s2
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80048a6:	eeb0 1a40 	vmov.f32	s2, s0
 80048aa:	ee98 1a23 	vfnms.f32	s2, s16, s7
    _8q2 = 8.0f * q2;
 80048ae:	ee6a aaac 	vmul.f32	s21, s21, s25
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80048b2:	eef0 3a41 	vmov.f32	s7, s2
 80048b6:	eeee 3ae1 	vfms.f32	s7, s29, s3
 80048ba:	ee39 1a28 	vadd.f32	s2, s18, s17
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80048be:	ee77 7ae9 	vsub.f32	s15, s15, s19
    _2q2 = 2.0f * q2;
 80048c2:	ee32 2a02 	vadd.f32	s4, s4, s4
    q3q3 = q3 * q3;
 80048c6:	ee2f fa03 	vmul.f32	s30, s30, s6
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80048ca:	eeeb 4a01 	vfma.f32	s9, s22, s2
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80048ce:	eeb0 3a63 	vmov.f32	s6, s7
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80048d2:	eeea 7a81 	vfma.f32	s15, s21, s2
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80048d6:	edd7 3a00 	vldr	s7, [r7]
    qDot1 -= beta * s0;
 80048da:	edd0 1a00 	vldr	s3, [r0]
    _2q3 = 2.0f * q3;
 80048de:	ee34 4a04 	vadd.f32	s8, s8, s8
    s3 = 4.0f * q1q1 * q3 - _2q1 * ax + 4.0f * q2q2 * q3 - _2q2 * ay;
 80048e2:	eea3 7ac2 	vfms.f32	s14, s7, s4
    s0 = _4q0 * q2q2 + _2q2 * ax + _4q0 * q1q1 - _2q1 * ay;
 80048e6:	eeee 4a02 	vfma.f32	s9, s28, s4
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80048ea:	eeed 7ac4 	vfms.f32	s15, s27, s8
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 80048ee:	ee67 3a07 	vmul.f32	s7, s14, s14
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80048f2:	ee24 da4d 	vnmul.f32	s26, s8, s26
    _8q1 = 8.0f * q1;
 80048f6:	ed9d 2a00 	vldr	s4, [sp]
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 80048fa:	ed9d 4a03 	vldr	s8, [sp, #12]
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 80048fe:	ee3a aa0f 	vadd.f32	s20, s20, s30
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004902:	ee34 4a0f 	vadd.f32	s8, s8, s30
    _8q1 = 8.0f * q1;
 8004906:	ee62 ca2c 	vmul.f32	s25, s4, s25
    s2 = 4.0f * q0q0 * q2 + _2q0 * ax + _4q2 * q3q3 - _2q3 * ay - _4q2 + _8q2 * q1q1 + _8q2 * q2q2 + _4q2 * az;
 800490a:	eee9 7a8a 	vfma.f32	s15, s19, s20
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800490e:	eee4 3aa4 	vfma.f32	s7, s9, s9
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 8004912:	eea0 3a04 	vfma.f32	s6, s0, s8
 8004916:	eeac da81 	vfma.f32	s26, s25, s2
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800491a:	eee7 3aa7 	vfma.f32	s7, s15, s15
    s1 = _4q1 * q3q3 - _2q3 * ax + 4.0f * q0q0 * q1 - _2q0 * ay - _4q1 + _8q1 * q1q1 + _8q1 * q2q2 + _4q1 * az;
 800491e:	ee33 da0d 	vadd.f32	s26, s6, s26
    qDot2 -= beta * s1;
 8004922:	ed90 2a00 	vldr	s4, [r0]
    qDot3 -= beta * s2;
 8004926:	ed90 3a00 	vldr	s6, [r0]
    qDot4 -= beta * s3;
 800492a:	ed90 4a00 	vldr	s8, [r0]
    recipNorm = invSqrt(s0 * s0 + s1 * s1 + s2 * s2 + s3 * s3); // normalise step magnitude
 800492e:	eeed 3a0d 	vfma.f32	s7, s26, s26
    qDot1 -= beta * s0;
 8004932:	ee61 4aa4 	vmul.f32	s9, s3, s9
  y = *(float *)&i;
 8004936:	ee13 0a90 	vmov	r0, s7
 800493a:	eba1 0160 	sub.w	r1, r1, r0, asr #1
  y = y * (1.5f - (halfx * y * y));
 800493e:	ee63 2aa2 	vmul.f32	s5, s7, s5
  y = *(float *)&i;
 8004942:	ee03 1a90 	vmov	s7, r1
  y = y * (1.5f - (halfx * y * y));
 8004946:	ee62 2aa3 	vmul.f32	s5, s5, s7
    qDot2 -= beta * s1;
 800494a:	ee22 da0d 	vmul.f32	s26, s4, s26
  y = y * (1.5f - (halfx * y * y));
 800494e:	eee3 0ae2 	vfms.f32	s1, s7, s5
    qDot3 -= beta * s2;
 8004952:	ee63 7a27 	vmul.f32	s15, s6, s15
    qDot1 -= beta * s0;
 8004956:	ee63 0ae0 	vnmul.f32	s1, s7, s1
    qDot4 -= beta * s3;
 800495a:	ee24 7a07 	vmul.f32	s14, s8, s14
    qDot1 -= beta * s0;
 800495e:	eea0 5aa4 	vfma.f32	s10, s1, s9
    qDot2 -= beta * s1;
 8004962:	eee0 5a8d 	vfma.f32	s11, s1, s26
    qDot3 -= beta * s2;
 8004966:	eea0 6aa7 	vfma.f32	s12, s1, s15
    qDot4 -= beta * s3;
 800496a:	eee0 6a87 	vfma.f32	s13, s1, s14
  i = 0x5f3759df - (i >> 1);
 800496e:	4934      	ldr	r1, [pc, #208]	; (8004a40 <madgwick_ahrs_updateIMU+0x400>)
  q0 += qDot1 * (1.0f / sampleFreq);
 8004970:	ed95 7a00 	vldr	s14, [r5]
 8004974:	eddf 7a34 	vldr	s15, [pc, #208]	; 8004a48 <madgwick_ahrs_updateIMU+0x408>
 8004978:	eea5 7a27 	vfma.f32	s14, s10, s15
  y = y * (1.5f - (halfx * y * y));
 800497c:	eeb6 5a00 	vmov.f32	s10, #96	; 0x3f000000  0.5
  q0 += qDot1 * (1.0f / sampleFreq);
 8004980:	ed85 7a00 	vstr	s14, [r5]
  q1 += qDot2 * (1.0f / sampleFreq);
 8004984:	ed92 7a00 	vldr	s14, [r2]
 8004988:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800498c:	eef0 5a47 	vmov.f32	s11, s14
 8004990:	edc2 5a00 	vstr	s11, [r2]
  q2 += qDot3 * (1.0f / sampleFreq);
 8004994:	edd3 5a00 	vldr	s11, [r3]
 8004998:	eee6 5a27 	vfma.f32	s11, s12, s15
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 800499c:	ee38 6a49 	vsub.f32	s12, s16, s18
  q2 += qDot3 * (1.0f / sampleFreq);
 80049a0:	edc3 5a00 	vstr	s11, [r3]
  q3 += qDot4 * (1.0f / sampleFreq);
 80049a4:	edd4 5a00 	vldr	s11, [r4]
 80049a8:	eee6 5aa7 	vfma.f32	s11, s13, s15
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 80049ac:	ee76 6a68 	vsub.f32	s13, s12, s17
  q3 += qDot4 * (1.0f / sampleFreq);
 80049b0:	edc4 5a00 	vstr	s11, [r4]
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80049b4:	edd5 2a00 	vldr	s5, [r5]
 80049b8:	ed95 3a00 	vldr	s6, [r5]
 80049bc:	edd2 7a00 	vldr	s15, [r2]
 80049c0:	ed92 2a00 	vldr	s4, [r2]
 80049c4:	edd3 3a00 	vldr	s7, [r3]
 80049c8:	ed93 4a00 	vldr	s8, [r3]
 80049cc:	edd4 4a00 	vldr	s9, [r4]
 80049d0:	ed94 6a00 	vldr	s12, [r4]
  q0 *= recipNorm;
 80049d4:	edd5 5a00 	vldr	s11, [r5]
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80049d8:	ee67 7a82 	vmul.f32	s15, s15, s4
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 80049dc:	ee76 6a8f 	vadd.f32	s13, s13, s30
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80049e0:	eee2 7a83 	vfma.f32	s15, s5, s6
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 80049e4:	ee16 0a90 	vmov	r0, s13
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80049e8:	eee3 7a84 	vfma.f32	s15, s7, s8
  y = y * (1.5f - (halfx * y * y));
 80049ec:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
  recipNorm = invSqrt(q0 * q0 + q1 * q1 + q2 * q2 + q3 * q3);
 80049f0:	eee4 7a86 	vfma.f32	s15, s9, s12
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 80049f4:	ee38 8a09 	vadd.f32	s16, s16, s18
  y = *(float *)&i;
 80049f8:	ee17 6a90 	vmov	r6, s15
 80049fc:	eba1 0166 	sub.w	r1, r1, r6, asr #1
 8004a00:	ee06 1a90 	vmov	s13, r1
  y = y * (1.5f - (halfx * y * y));
 8004a04:	ee27 6a85 	vmul.f32	s12, s15, s10
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004a08:	ee78 8a68 	vsub.f32	s17, s16, s17
  y = y * (1.5f - (halfx * y * y));
 8004a0c:	ee66 7ac6 	vnmul.f32	s15, s13, s12
 8004a10:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8004a14:	ee67 7a26 	vmul.f32	s15, s14, s13
 8004a18:	e020      	b.n	8004a5c <madgwick_ahrs_updateIMU+0x41c>
 8004a1a:	bf00      	nop
 8004a1c:	20000254 	.word	0x20000254
 8004a20:	20000258 	.word	0x20000258
 8004a24:	2000026c 	.word	0x2000026c
 8004a28:	20000270 	.word	0x20000270
 8004a2c:	20000274 	.word	0x20000274
 8004a30:	20000278 	.word	0x20000278
 8004a34:	2000027c 	.word	0x2000027c
 8004a38:	20000280 	.word	0x20000280
 8004a3c:	2000001c 	.word	0x2000001c
 8004a40:	5f3759df 	.word	0x5f3759df
 8004a44:	20000018 	.word	0x20000018
 8004a48:	3a83126f 	.word	0x3a83126f
 8004a4c:	20000260 	.word	0x20000260
 8004a50:	20000264 	.word	0x20000264
 8004a54:	20000268 	.word	0x20000268
 8004a58:	2000025c 	.word	0x2000025c
  q0 *= recipNorm;
 8004a5c:	ee25 7aa7 	vmul.f32	s14, s11, s15
 8004a60:	ed85 7a00 	vstr	s14, [r5]
  q1 *= recipNorm;
 8004a64:	ed92 7a00 	vldr	s14, [r2]
 8004a68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a6c:	ed82 7a00 	vstr	s14, [r2]
  q2 *= recipNorm;
 8004a70:	ed93 7a00 	vldr	s14, [r3]
 8004a74:	ee27 7a27 	vmul.f32	s14, s14, s15
 8004a78:	ed83 7a00 	vstr	s14, [r3]
  q3 *= recipNorm;
 8004a7c:	ed94 7a00 	vldr	s14, [r4]
 8004a80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a84:	edc4 7a00 	vstr	s15, [r4]
  float q0q1 = q0 * q1;
 8004a88:	edd5 ea00 	vldr	s29, [r5]
 8004a8c:	ed92 ea00 	vldr	s28, [r2]
  float q0q2 = q0 * q2;
 8004a90:	ed95 da00 	vldr	s26, [r5]
 8004a94:	edd3 ca00 	vldr	s25, [r3]
  float q0q3 = q0 * q3;
 8004a98:	edd5 ba00 	vldr	s23, [r5]
 8004a9c:	ed94 ba00 	vldr	s22, [r4]
  float q1q2 = q1 * q2;
 8004aa0:	edd2 9a00 	vldr	s19, [r2]
 8004aa4:	ed93 ca00 	vldr	s24, [r3]
  float q1q3 = q1 * q3;
 8004aa8:	ed92 aa00 	vldr	s20, [r2]
 8004aac:	edd4 da00 	vldr	s27, [r4]
  float q2q3 = q2 * q3;
 8004ab0:	edd3 aa00 	vldr	s21, [r3]
 8004ab4:	edd4 fa00 	vldr	s31, [r4]
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004ab8:	f7fb fd56 	bl	8000568 <__aeabi_f2d>
  float q2q3 = q2 * q3;
 8004abc:	ee6a 7aaf 	vmul.f32	s15, s21, s31
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004ac0:	e9cd 0100 	strd	r0, r1, [sp]
 8004ac4:	eeee 7a8e 	vfma.f32	s15, s29, s28
  float q1q3 = q1 * q3;
 8004ac8:	ee2a aa2d 	vmul.f32	s20, s20, s27
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004acc:	ee17 0a90 	vmov	r0, s15
 8004ad0:	f7fb fd4a 	bl	8000568 <__aeabi_f2d>
 8004ad4:	4602      	mov	r2, r0
 8004ad6:	460b      	mov	r3, r1
 8004ad8:	f7fb fbe8 	bl	80002ac <__adddf3>
 8004adc:	ed9d 1b00 	vldr	d1, [sp]
 8004ae0:	ec41 0b10 	vmov	d0, r0, r1
 8004ae4:	f005 fa98 	bl	800a018 <atan2>
 8004ae8:	a32d      	add	r3, pc, #180	; (adr r3, 8004ba0 <madgwick_ahrs_updateIMU+0x560>)
 8004aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aee:	ec51 0b10 	vmov	r0, r1, d0
 8004af2:	f7fb fd91 	bl	8000618 <__aeabi_dmul>
 8004af6:	f7fc f867 	bl	8000bc8 <__aeabi_d2f>
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004afa:	eead aa6c 	vfms.f32	s20, s26, s25
  atti->roll = (atan2(2.0 * (q2q3 + q0q1), q0q0 - q1q1 - q2q2 + q3q3)*(180.0/M_PI))*(-1.0);
 8004afe:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8004b02:	f8c8 0000 	str.w	r0, [r8]
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004b06:	ee1a 0a10 	vmov	r0, s20
 8004b0a:	f7fb fd2d 	bl	8000568 <__aeabi_f2d>
 8004b0e:	4602      	mov	r2, r0
 8004b10:	460b      	mov	r3, r1
 8004b12:	f7fb fbcb 	bl	80002ac <__adddf3>
 8004b16:	ec41 0b10 	vmov	d0, r0, r1
 8004b1a:	f005 fa25 	bl	8009f68 <asin>
 8004b1e:	a320      	add	r3, pc, #128	; (adr r3, 8004ba0 <madgwick_ahrs_updateIMU+0x560>)
 8004b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b24:	ec51 0b10 	vmov	r0, r1, d0
 8004b28:	f7fb fd76 	bl	8000618 <__aeabi_dmul>
 8004b2c:	f7fc f84c 	bl	8000bc8 <__aeabi_d2f>
  float q1q2 = q1 * q2;
 8004b30:	ee69 9a8c 	vmul.f32	s19, s19, s24
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004b34:	ee78 7acf 	vsub.f32	s15, s17, s30
  atti->pitch =(asin(2.0 * (q0q2 - q1q3)))*(180.0/M_PI)*(-1.0);
 8004b38:	f8c8 0004 	str.w	r0, [r8, #4]
  atti->yaw = (atan2(2.0 * (q1q2 + q0q3), q0q0 + q1q1 - q2q2 - q3q3))*(180.0/M_PI);
 8004b3c:	eeeb 9a8b 	vfma.f32	s19, s23, s22
 8004b40:	ee17 0a90 	vmov	r0, s15
 8004b44:	f7fb fd10 	bl	8000568 <__aeabi_f2d>
 8004b48:	e9cd 0100 	strd	r0, r1, [sp]
 8004b4c:	ee19 0a90 	vmov	r0, s19
 8004b50:	f7fb fd0a 	bl	8000568 <__aeabi_f2d>
 8004b54:	4602      	mov	r2, r0
 8004b56:	460b      	mov	r3, r1
 8004b58:	f7fb fba8 	bl	80002ac <__adddf3>
 8004b5c:	ed9d 1b00 	vldr	d1, [sp]
 8004b60:	ec41 0b10 	vmov	d0, r0, r1
 8004b64:	f005 fa58 	bl	800a018 <atan2>
 8004b68:	a30d      	add	r3, pc, #52	; (adr r3, 8004ba0 <madgwick_ahrs_updateIMU+0x560>)
 8004b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b6e:	ec51 0b10 	vmov	r0, r1, d0
 8004b72:	f7fb fd51 	bl	8000618 <__aeabi_dmul>
 8004b76:	f7fc f827 	bl	8000bc8 <__aeabi_d2f>
 8004b7a:	f8c8 0008 	str.w	r0, [r8, #8]
}
 8004b7e:	b004      	add	sp, #16
 8004b80:	ecbd 8b10 	vpop	{d8-d15}
 8004b84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  if (!((ax == 0.0f) && (ay == 0.0f) && (az == 0.0f)))
 8004b88:	edd9 7a00 	vldr	s15, [r9]
 8004b8c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004b90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b94:	f47f ade5 	bne.w	8004762 <madgwick_ahrs_updateIMU+0x122>
 8004b98:	e6e9      	b.n	800496e <madgwick_ahrs_updateIMU+0x32e>
 8004b9a:	bf00      	nop
 8004b9c:	f3af 8000 	nop.w
 8004ba0:	1a63c1f8 	.word	0x1a63c1f8
 8004ba4:	404ca5dc 	.word	0x404ca5dc

08004ba8 <__NVIC_SystemReset>:
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8004ba8:	f3bf 8f4f 	dsb	sy
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004bac:	4905      	ldr	r1, [pc, #20]	; (8004bc4 <__NVIC_SystemReset+0x1c>)
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004bae:	4b06      	ldr	r3, [pc, #24]	; (8004bc8 <__NVIC_SystemReset+0x20>)
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8004bb0:	68ca      	ldr	r2, [r1, #12]
 8004bb2:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8004bb6:	4313      	orrs	r3, r2
 8004bb8:	60cb      	str	r3, [r1, #12]
 8004bba:	f3bf 8f4f 	dsb	sy
    __NOP();
 8004bbe:	bf00      	nop
 8004bc0:	e7fd      	b.n	8004bbe <__NVIC_SystemReset+0x16>
 8004bc2:	bf00      	nop
 8004bc4:	e000ed00 	.word	0xe000ed00
 8004bc8:	05fa0004 	.word	0x05fa0004

08004bcc <__io_putchar>:
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /* __GNUC__ */
void __io_putchar(uint8_t ch) {
 8004bcc:	b500      	push	{lr}
 8004bce:	b083      	sub	sp, #12
 8004bd0:	a902      	add	r1, sp, #8
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8004bd2:	2301      	movs	r3, #1
void __io_putchar(uint8_t ch) {
 8004bd4:	f801 0d01 	strb.w	r0, [r1, #-1]!
HAL_UART_Transmit(&huart7, &ch, 1, 1);
 8004bd8:	461a      	mov	r2, r3
 8004bda:	4803      	ldr	r0, [pc, #12]	; (8004be8 <__io_putchar+0x1c>)
 8004bdc:	f7fe f8d8 	bl	8002d90 <HAL_UART_Transmit>
}
 8004be0:	b003      	add	sp, #12
 8004be2:	f85d fb04 	ldr.w	pc, [sp], #4
 8004be6:	bf00      	nop
 8004be8:	20000828 	.word	0x20000828

08004bec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004bec:	b570      	push	{r4, r5, r6, lr}
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004bee:	2300      	movs	r3, #0
{
 8004bf0:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004bf2:	e9cd 330a 	strd	r3, r3, [sp, #40]	; 0x28
 8004bf6:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004bfa:	e9cd 3304 	strd	r3, r3, [sp, #16]
 8004bfe:	e9cd 3306 	strd	r3, r3, [sp, #24]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c02:	4920      	ldr	r1, [pc, #128]	; (8004c84 <SystemClock_Config+0x98>)
 8004c04:	9301      	str	r3, [sp, #4]
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c06:	9303      	str	r3, [sp, #12]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c08:	6c08      	ldr	r0, [r1, #64]	; 0x40
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c0a:	4a1f      	ldr	r2, [pc, #124]	; (8004c88 <SystemClock_Config+0x9c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8004c0c:	f040 5080 	orr.w	r0, r0, #268435456	; 0x10000000
 8004c10:	6408      	str	r0, [r1, #64]	; 0x40
 8004c12:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8004c14:	f001 5180 	and.w	r1, r1, #268435456	; 0x10000000
 8004c18:	9101      	str	r1, [sp, #4]
 8004c1a:	9901      	ldr	r1, [sp, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c1c:	9302      	str	r3, [sp, #8]
 8004c1e:	6813      	ldr	r3, [r2, #0]
 8004c20:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c24:	6013      	str	r3, [r2, #0]
 8004c26:	6813      	ldr	r3, [r2, #0]
 8004c28:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8004c2c:	9302      	str	r3, [sp, #8]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c2e:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004c34:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c38:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLM = 6;
 8004c3a:	2106      	movs	r1, #6
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8004c3c:	9208      	str	r2, [sp, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8004c3e:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004c40:	22a8      	movs	r2, #168	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004c42:	2304      	movs	r3, #4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8004c44:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c46:	a808      	add	r0, sp, #32
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8004c48:	9d02      	ldr	r5, [sp, #8]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004c4a:	940e      	str	r4, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8004c4c:	9412      	str	r4, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLN = 168;
 8004c4e:	e9cd 1210 	strd	r1, r2, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8004c52:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004c54:	f7fc ff1c 	bl	8001a90 <HAL_RCC_OscConfig>
 8004c58:	b100      	cbz	r0, 8004c5c <SystemClock_Config+0x70>
 8004c5a:	e7fe      	b.n	8004c5a <SystemClock_Config+0x6e>
 8004c5c:	4603      	mov	r3, r0
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c5e:	260f      	movs	r6, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8004c60:	f44f 55a0 	mov.w	r5, #5120	; 0x1400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004c64:	f44f 5280 	mov.w	r2, #4096	; 0x1000

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004c68:	a803      	add	r0, sp, #12
 8004c6a:	2105      	movs	r1, #5
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8004c6c:	9404      	str	r4, [sp, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004c6e:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8004c70:	9603      	str	r6, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8004c72:	e9cd 5206 	strd	r5, r2, [sp, #24]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8004c76:	f7fd f8fb 	bl	8001e70 <HAL_RCC_ClockConfig>
 8004c7a:	b100      	cbz	r0, 8004c7e <SystemClock_Config+0x92>
 8004c7c:	e7fe      	b.n	8004c7c <SystemClock_Config+0x90>
  {
    Error_Handler();
  }
}
 8004c7e:	b014      	add	sp, #80	; 0x50
 8004c80:	bd70      	pop	{r4, r5, r6, pc}
 8004c82:	bf00      	nop
 8004c84:	40023800 	.word	0x40023800
 8004c88:	40007000 	.word	0x40007000

08004c8c <HAL_UART_RxCpltCallback>:
		}
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
	if (UartHandle->Instance == huart1.Instance) {	//Propo-receive Interrupts
 8004c8c:	4b69      	ldr	r3, [pc, #420]	; (8004e34 <HAL_UART_RxCpltCallback+0x1a8>)
 8004c8e:	6801      	ldr	r1, [r0, #0]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	4291      	cmp	r1, r2
 8004c94:	d000      	beq.n	8004c98 <HAL_UART_RxCpltCallback+0xc>
 8004c96:	4770      	bx	lr
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle) {
 8004c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
		HAL_UART_Receive_IT(&huart1, rcData, 18);
 8004c9c:	4c66      	ldr	r4, [pc, #408]	; (8004e38 <HAL_UART_RxCpltCallback+0x1ac>)
 8004c9e:	4618      	mov	r0, r3
 8004ca0:	4621      	mov	r1, r4
 8004ca2:	2212      	movs	r2, #18
 8004ca4:	f7fe f8fc 	bl	8002ea0 <HAL_UART_Receive_IT>
		HAL_GPIO_TogglePin(GPIOG,GPIO_PIN_1);
 8004ca8:	2102      	movs	r1, #2
 8004caa:	4864      	ldr	r0, [pc, #400]	; (8004e3c <HAL_UART_RxCpltCallback+0x1b0>)
 8004cac:	f7fc fee8 	bl	8001a80 <HAL_GPIO_TogglePin>
		rc.ch1 -= 1024;
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
		rc.ch2 -= 1024;
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
		rc.ch3 -= 1024;
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004cb0:	f894 8005 	ldrb.w	r8, [r4, #5]
		rc.ch4 -= 1024;
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8004cb4:	7c62      	ldrb	r2, [r4, #17]
 8004cb6:	7c21      	ldrb	r1, [r4, #16]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004cb8:	78a0      	ldrb	r0, [r4, #2]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004cba:	7925      	ldrb	r5, [r4, #4]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004cbc:	f894 a001 	ldrb.w	sl, [r4, #1]
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004cc0:	78e3      	ldrb	r3, [r4, #3]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004cc2:	f894 9000 	ldrb.w	r9, [r4]
		rc.ch5 = 1024-rc.ch5;
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004cc6:	79a6      	ldrb	r6, [r4, #6]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
		rc.mouse_press_r = rcData[12];
		rc.mouse_press_l = rcData[13];
		rc.key_v = ((int16_t)rcData[14]);
 8004cc8:	f894 e00e 	ldrb.w	lr, [r4, #14]
		rc.ch5 = (rcData[17]<<8) | rcData[16];
 8004ccc:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004cd0:	ea4f 12c8 	mov.w	r2, r8, lsl #7
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004cd4:	ea4f 1c90 	mov.w	ip, r0, lsr #6
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004cd8:	f402 62f0 	and.w	r2, r2, #1920	; 0x780
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004cdc:	ea4c 0c83 	orr.w	ip, ip, r3, lsl #2
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004ce0:	ea4f 270a 	mov.w	r7, sl, lsl #8
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004ce4:	02ab      	lsls	r3, r5, #10
		rc.ch4 = (((rcData[5] & 0x0F) << 7) | (rcData[4] >> 1));
 8004ce6:	ea42 0255 	orr.w	r2, r2, r5, lsr #1
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004cea:	79e5      	ldrb	r5, [r4, #7]
		rc.ch1 = (((rcData[1] & 0x07) << 8) | rcData[0]);
 8004cec:	f407 67e0 	and.w	r7, r7, #1792	; 0x700
 8004cf0:	ea49 0707 	orr.w	r7, r9, r7
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004cf4:	ea46 2605 	orr.w	r6, r6, r5, lsl #8
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004cf8:	f894 9009 	ldrb.w	r9, [r4, #9]
 8004cfc:	7a25      	ldrb	r5, [r4, #8]
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004cfe:	0140      	lsls	r0, r0, #5
 8004d00:	f400 60fc 	and.w	r0, r0, #2016	; 0x7e0
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004d04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
		rc.ch2 = (((rcData[2] & 0x3F) << 5) | (rcData[1] >> 3));
 8004d08:	ea40 00da 	orr.w	r0, r0, sl, lsr #3
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004d0c:	ea45 2509 	orr.w	r5, r5, r9, lsl #8
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004d10:	f894 a00b 	ldrb.w	sl, [r4, #11]
 8004d14:	f894 900a 	ldrb.w	r9, [r4, #10]
		rc.ch5 = 1024-rc.ch5;
 8004d18:	f5c1 6180 	rsb	r1, r1, #1024	; 0x400
 8004d1c:	b209      	sxth	r1, r1
		rc.ch3 = (((rcData[4] & 0x01) << 10) | (rcData[3] << 2) | (rcData[2] >> 6));
 8004d1e:	ea4c 0c03 	orr.w	ip, ip, r3
		rc.ch1 -= 1024;
 8004d22:	4b47      	ldr	r3, [pc, #284]	; (8004e40 <HAL_UART_RxCpltCallback+0x1b4>)
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004d24:	ea49 290a 	orr.w	r9, r9, sl, lsl #8
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;

		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004d28:	ea81 7ae1 	eor.w	sl, r1, r1, asr #31
		rc.ch5 = 1024-rc.ch5;
 8004d2c:	8119      	strh	r1, [r3, #8]
		rc.ch1 -= 1024;
 8004d2e:	f5a7 6780 	sub.w	r7, r7, #1024	; 0x400
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004d32:	ebaa 7ae1 	sub.w	sl, sl, r1, asr #31
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8004d36:	f3c8 1101 	ubfx	r1, r8, #4, #2
		rc.ch2 -= 1024;
 8004d3a:	f5a0 6080 	sub.w	r0, r0, #1024	; 0x400
		rc.ch1 -= 1024;
 8004d3e:	801f      	strh	r7, [r3, #0]
		rc.sw1 = ((rcData[5] & 0x30) >> 4);
 8004d40:	7299      	strb	r1, [r3, #10]
		rc.mouse_press_r = rcData[12];
 8004d42:	7b27      	ldrb	r7, [r4, #12]
		rc.ch2 -= 1024;
 8004d44:	8058      	strh	r0, [r3, #2]
		rc.key_v = ((int16_t)rcData[14]);
 8004d46:	fa0f f18e 	sxth.w	r1, lr
		rc.ch3 -= 1024;
 8004d4a:	f5ac 6c80 	sub.w	ip, ip, #1024	; 0x400
		rc.ch4 -= 1024;
 8004d4e:	f5a2 6280 	sub.w	r2, r2, #1024	; 0x400
		rc.mouse_press_l = rcData[13];
 8004d52:	7b60      	ldrb	r0, [r4, #13]
		rc.mouse_press_r = rcData[12];
 8004d54:	829f      	strh	r7, [r3, #20]
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 8004d56:	f3c1 0480 	ubfx	r4, r1, #2, #1
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8004d5a:	f3c1 0740 	ubfx	r7, r1, #1, #1
		rc.ch3 -= 1024;
 8004d5e:	fa0f fc8c 	sxth.w	ip, ip
		rc.ch4 -= 1024;
 8004d62:	b212      	sxth	r2, r2
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004d64:	b236      	sxth	r6, r6
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004d66:	b22d      	sxth	r5, r5
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8004d68:	ea4f 1898 	mov.w	r8, r8, lsr #6
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8004d6c:	f00e 0e01 	and.w	lr, lr, #1
		rc.key_v = ((int16_t)rcData[14]);
 8004d70:	82d9      	strh	r1, [r3, #22]
		rc.key_S =     (0b0000000000000010 & rc.key_v)>>1;
 8004d72:	769f      	strb	r7, [r3, #26]
		rc.ch3 -= 1024;
 8004d74:	f8a3 c004 	strh.w	ip, [r3, #4]
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8004d78:	f3c1 07c0 	ubfx	r7, r1, #3, #1
		rc.ch4 -= 1024;
 8004d7c:	80da      	strh	r2, [r3, #6]
		rc.sw2 = ((rcData[5] & 0xC0) >> 6);
 8004d7e:	f883 800b 	strb.w	r8, [r3, #11]
		rc.mouse_z = ((int16_t)rcData[10]) | ((int16_t)rcData[11] << 8);
 8004d82:	f8a3 9010 	strh.w	r9, [r3, #16]
		rc.key_W =     (0b0000000000000001 & rc.key_v);
 8004d86:	f883 e018 	strb.w	lr, [r3, #24]
		rc.mouse_x = ((int16_t)rcData[6]) | ((int16_t)rcData[7] << 8);
 8004d8a:	819e      	strh	r6, [r3, #12]
		rc.mouse_press_l = rcData[13];
 8004d8c:	8258      	strh	r0, [r3, #18]
		rc.mouse_y = ((int16_t)rcData[8]) | ((int16_t)rcData[9] << 8);
 8004d8e:	81dd      	strh	r5, [r3, #14]
		rc.key_A =     (0b0000000000000100 & rc.key_v)>>2;
 8004d90:	765c      	strb	r4, [r3, #25]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8004d92:	f3c1 1400 	ubfx	r4, r1, #4, #1
		rc.key_D =     (0b0000000000001000 & rc.key_v)>>3;
 8004d96:	76df      	strb	r7, [r3, #27]
		rc.key_Shift = (0b0000000000010000 & rc.key_v)>>4;
 8004d98:	779c      	strb	r4, [r3, #30]
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 8004d9a:	f3c1 1740 	ubfx	r7, r1, #5, #1
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8004d9e:	f3c1 1480 	ubfx	r4, r1, #6, #1
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004da2:	f5ba 7f25 	cmp.w	sl, #660	; 0x294
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 8004da6:	ea4f 11d1 	mov.w	r1, r1, lsr #7
		rc.key_Ctrl =  (0b0000000000100000 & rc.key_v)>>5;
 8004daa:	77df      	strb	r7, [r3, #31]
		rc.key_Q =     (0b0000000001000000 & rc.key_v)>>6;
 8004dac:	771c      	strb	r4, [r3, #28]
		rc.key_E =     (0b0000000010000000 & rc.key_v)>>7;
 8004dae:	7759      	strb	r1, [r3, #29]
		if ((abs(rc.ch5) > 660) ||(abs(rc.ch3) > 660) ||(abs(rc.ch4) > 660)){
 8004db0:	dc3d      	bgt.n	8004e2e <HAL_UART_RxCpltCallback+0x1a2>
 8004db2:	f1bc 0f00 	cmp.w	ip, #0
 8004db6:	bfb8      	it	lt
 8004db8:	f1cc 0c00 	rsblt	ip, ip, #0
 8004dbc:	f5bc 7f25 	cmp.w	ip, #660	; 0x294
 8004dc0:	dc35      	bgt.n	8004e2e <HAL_UART_RxCpltCallback+0x1a2>
 8004dc2:	2a00      	cmp	r2, #0
 8004dc4:	bfb8      	it	lt
 8004dc6:	4252      	neglt	r2, r2
 8004dc8:	f5b2 7f25 	cmp.w	r2, #660	; 0x294
 8004dcc:	dc2f      	bgt.n	8004e2e <HAL_UART_RxCpltCallback+0x1a2>
			NVIC_SystemReset();
		  }
		else{
			 RC_time=0;
 8004dce:	4b1d      	ldr	r3, [pc, #116]	; (8004e44 <HAL_UART_RxCpltCallback+0x1b8>)
 8004dd0:	2200      	movs	r2, #0
		}

		if(rc.sw2==2|| rc.key_E==1){
 8004dd2:	f1b8 0f02 	cmp.w	r8, #2
			 RC_time=0;
 8004dd6:	601a      	str	r2, [r3, #0]
		if(rc.sw2==2|| rc.key_E==1){
 8004dd8:	d004      	beq.n	8004de4 <HAL_UART_RxCpltCallback+0x158>
 8004dda:	b919      	cbnz	r1, 8004de4 <HAL_UART_RxCpltCallback+0x158>
			PC_mouse_x=0;
			PC_mouse_y=0;
		}
		else{
			if(rc.mouse_press_l==1){
 8004ddc:	2801      	cmp	r0, #1
 8004dde:	d008      	beq.n	8004df2 <HAL_UART_RxCpltCallback+0x166>
			if(PC_mouse_x < -1*yaw_MAX*yaw_magnification){	PC_mouse_x = -1*yaw_MAX*yaw_magnification;}
			}
		}

	}
}
 8004de0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			PC_mouse_x=0;
 8004de4:	4918      	ldr	r1, [pc, #96]	; (8004e48 <HAL_UART_RxCpltCallback+0x1bc>)
			PC_mouse_y=0;
 8004de6:	4a19      	ldr	r2, [pc, #100]	; (8004e4c <HAL_UART_RxCpltCallback+0x1c0>)
			PC_mouse_x=0;
 8004de8:	2300      	movs	r3, #0
 8004dea:	600b      	str	r3, [r1, #0]
			PC_mouse_y=0;
 8004dec:	6013      	str	r3, [r2, #0]
}
 8004dee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004df2:	4a15      	ldr	r2, [pc, #84]	; (8004e48 <HAL_UART_RxCpltCallback+0x1bc>)
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004df4:	4915      	ldr	r1, [pc, #84]	; (8004e4c <HAL_UART_RxCpltCallback+0x1c0>)
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004df6:	6813      	ldr	r3, [r2, #0]
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004df8:	6808      	ldr	r0, [r1, #0]
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004dfa:	1b9e      	subs	r6, r3, r6
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004dfc:	4405      	add	r5, r0
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 8004dfe:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8004e02:	429d      	cmp	r5, r3
			PC_mouse_x=PC_mouse_x+rc.mouse_x*(-1);
 8004e04:	6016      	str	r6, [r2, #0]
			if(PC_mouse_y > pich_MAX*pich_magnification){	PC_mouse_y = pich_MAX*pich_magnification;}
 8004e06:	dd07      	ble.n	8004e18 <HAL_UART_RxCpltCallback+0x18c>
 8004e08:	600b      	str	r3, [r1, #0]
			if(PC_mouse_x > yaw_MAX*yaw_magnification){		PC_mouse_x = yaw_MAX*yaw_magnification;}
 8004e0a:	f5b6 6faf 	cmp.w	r6, #1400	; 0x578
 8004e0e:	dd09      	ble.n	8004e24 <HAL_UART_RxCpltCallback+0x198>
 8004e10:	f44f 63af 	mov.w	r3, #1400	; 0x578
 8004e14:	6013      	str	r3, [r2, #0]
 8004e16:	e7e3      	b.n	8004de0 <HAL_UART_RxCpltCallback+0x154>
			if(PC_mouse_y < -1*pich_MAX*pich_magnification){PC_mouse_y = -1*pich_MAX*pich_magnification;}
 8004e18:	4b0d      	ldr	r3, [pc, #52]	; (8004e50 <HAL_UART_RxCpltCallback+0x1c4>)
			PC_mouse_y=PC_mouse_y+rc.mouse_y;
 8004e1a:	429d      	cmp	r5, r3
 8004e1c:	bfb8      	it	lt
 8004e1e:	461d      	movlt	r5, r3
 8004e20:	600d      	str	r5, [r1, #0]
 8004e22:	e7f2      	b.n	8004e0a <HAL_UART_RxCpltCallback+0x17e>
			if(PC_mouse_x < -1*yaw_MAX*yaw_magnification){	PC_mouse_x = -1*yaw_MAX*yaw_magnification;}
 8004e24:	4b0b      	ldr	r3, [pc, #44]	; (8004e54 <HAL_UART_RxCpltCallback+0x1c8>)
 8004e26:	429e      	cmp	r6, r3
 8004e28:	bfb8      	it	lt
 8004e2a:	6013      	strlt	r3, [r2, #0]
}
 8004e2c:	e7d8      	b.n	8004de0 <HAL_UART_RxCpltCallback+0x154>
			NVIC_SystemReset();
 8004e2e:	f7ff febb 	bl	8004ba8 <__NVIC_SystemReset>
 8004e32:	bf00      	nop
 8004e34:	20000868 	.word	0x20000868
 8004e38:	200005e0 	.word	0x200005e0
 8004e3c:	40021800 	.word	0x40021800
 8004e40:	20000374 	.word	0x20000374
 8004e44:	200003f4 	.word	0x200003f4
 8004e48:	200003f0 	.word	0x200003f0
 8004e4c:	20000484 	.word	0x20000484
 8004e50:	fffffa24 	.word	0xfffffa24
 8004e54:	fffffa88 	.word	0xfffffa88

08004e58 <HAL_CAN_RxFifo0MsgPendingCallback>:

//can fifo0 receive interrupt
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
	/* Get RX message */
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8004e58:	4a39      	ldr	r2, [pc, #228]	; (8004f40 <HAL_CAN_RxFifo0MsgPendingCallback+0xe8>)
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8004e5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8004e5c:	6812      	ldr	r2, [r2, #0]
 8004e5e:	6803      	ldr	r3, [r0, #0]
 8004e60:	4293      	cmp	r3, r2
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan) {
 8004e62:	4604      	mov	r4, r0
	if (hcan->Instance == hcan2.Instance) {// can2 bus receive interrupt
 8004e64:	d035      	beq.n	8004ed2 <HAL_CAN_RxFifo0MsgPendingCallback+0x7a>
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
		wheelFdb[id].temp = canRxData[6];
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
	}
	if (hcan->Instance == hcan1.Instance) {// can1 bus receive interrupt
 8004e66:	4a37      	ldr	r2, [pc, #220]	; (8004f44 <HAL_CAN_RxFifo0MsgPendingCallback+0xec>)
 8004e68:	6812      	ldr	r2, [r2, #0]
 8004e6a:	429a      	cmp	r2, r3
 8004e6c:	d000      	beq.n	8004e70 <HAL_CAN_RxFifo0MsgPendingCallback+0x18>
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
		fdb->torque = canRxData[4] * 256 + canRxData[5];
		fdb->temp = canRxData[6];
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
	}
}
 8004e6e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8004e70:	4e35      	ldr	r6, [pc, #212]	; (8004f48 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8004e72:	4d36      	ldr	r5, [pc, #216]	; (8004f4c <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8004e74:	4632      	mov	r2, r6
 8004e76:	462b      	mov	r3, r5
 8004e78:	4620      	mov	r0, r4
 8004e7a:	2100      	movs	r1, #0
 8004e7c:	f7fc fa64 	bl	8001348 <HAL_CAN_GetRxMessage>
 8004e80:	6833      	ldr	r3, [r6, #0]
 8004e82:	f46f 7201 	mvn.w	r2, #516	; 0x204
 8004e86:	4413      	add	r3, r2
 8004e88:	2b02      	cmp	r3, #2
 8004e8a:	d81f      	bhi.n	8004ecc <HAL_CAN_RxFifo0MsgPendingCallback+0x74>
 8004e8c:	4830      	ldr	r0, [pc, #192]	; (8004f50 <HAL_CAN_RxFifo0MsgPendingCallback+0xf8>)
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8004e8e:	786a      	ldrb	r2, [r5, #1]
 8004e90:	7829      	ldrb	r1, [r5, #0]
 8004e92:	f850 4023 	ldr.w	r4, [r0, r3, lsl #2]
 8004e96:	eb02 2301 	add.w	r3, r2, r1, lsl #8
 8004e9a:	8023      	strh	r3, [r4, #0]
		fdb->rpm = canRxData[2] * 256 + canRxData[3];
 8004e9c:	78ab      	ldrb	r3, [r5, #2]
 8004e9e:	78e8      	ldrb	r0, [r5, #3]
 8004ea0:	eb00 2003 	add.w	r0, r0, r3, lsl #8
 8004ea4:	b200      	sxth	r0, r0
 8004ea6:	8060      	strh	r0, [r4, #2]
		fdb->torque = canRxData[4] * 256 + canRxData[5];
 8004ea8:	792a      	ldrb	r2, [r5, #4]
 8004eaa:	796b      	ldrb	r3, [r5, #5]
 8004eac:	eb03 2302 	add.w	r3, r3, r2, lsl #8
 8004eb0:	80a3      	strh	r3, [r4, #4]
		fdb->temp = canRxData[6];
 8004eb2:	79ab      	ldrb	r3, [r5, #6]
 8004eb4:	80e3      	strh	r3, [r4, #6]
		fdb->omg = 6.28318530718 * (fdb->rpm) / 1140.0;
 8004eb6:	f7fb fb45 	bl	8000544 <__aeabi_i2d>
 8004eba:	a31f      	add	r3, pc, #124	; (adr r3, 8004f38 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8004ebc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec0:	f7fb fbaa 	bl	8000618 <__aeabi_dmul>
 8004ec4:	f7fb fe80 	bl	8000bc8 <__aeabi_d2f>
 8004ec8:	60a0      	str	r0, [r4, #8]
}
 8004eca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		fdb->angle = canRxData[0] * 256 + canRxData[1];
 8004ecc:	2300      	movs	r3, #0
 8004ece:	801b      	strh	r3, [r3, #0]
 8004ed0:	deff      	udf	#255	; 0xff
		HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &canRxHeader, canRxData);
 8004ed2:	4d1e      	ldr	r5, [pc, #120]	; (8004f4c <HAL_CAN_RxFifo0MsgPendingCallback+0xf4>)
 8004ed4:	4e1c      	ldr	r6, [pc, #112]	; (8004f48 <HAL_CAN_RxFifo0MsgPendingCallback+0xf0>)
 8004ed6:	462b      	mov	r3, r5
 8004ed8:	4632      	mov	r2, r6
 8004eda:	2100      	movs	r1, #0
 8004edc:	f7fc fa34 	bl	8001348 <HAL_CAN_GetRxMessage>
		int id = canRxHeader.StdId - 513;
 8004ee0:	6833      	ldr	r3, [r6, #0]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004ee2:	78aa      	ldrb	r2, [r5, #2]
 8004ee4:	78e8      	ldrb	r0, [r5, #3]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004ee6:	4e1b      	ldr	r6, [pc, #108]	; (8004f54 <HAL_CAN_RxFifo0MsgPendingCallback+0xfc>)
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004ee8:	f895 c004 	ldrb.w	ip, [r5, #4]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004eec:	f895 e000 	ldrb.w	lr, [r5]
 8004ef0:	7869      	ldrb	r1, [r5, #1]
		int id = canRxHeader.StdId - 513;
 8004ef2:	f46f 7700 	mvn.w	r7, #512	; 0x200
 8004ef6:	443b      	add	r3, r7
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004ef8:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004efc:	009b      	lsls	r3, r3, #2
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004efe:	eb00 2002 	add.w	r0, r0, r2, lsl #8
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004f02:	796a      	ldrb	r2, [r5, #5]
		wheelFdb[id].temp = canRxData[6];
 8004f04:	79af      	ldrb	r7, [r5, #6]
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004f06:	18f5      	adds	r5, r6, r3
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004f08:	eb02 220c 	add.w	r2, r2, ip, lsl #8
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004f0c:	eb01 210e 	add.w	r1, r1, lr, lsl #8
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004f10:	b200      	sxth	r0, r0
		wheelFdb[id].angle = canRxData[0] * 256 + canRxData[1];
 8004f12:	52f1      	strh	r1, [r6, r3]
		wheelFdb[id].torque = canRxData[4] * 256 + canRxData[5];
 8004f14:	80aa      	strh	r2, [r5, #4]
		wheelFdb[id].temp = canRxData[6];
 8004f16:	80ef      	strh	r7, [r5, #6]
		wheelFdb[id].rpm = canRxData[2] * 256 + canRxData[3];
 8004f18:	8068      	strh	r0, [r5, #2]
		wheelFdb[id].omg = 6.28318530718 * (wheelFdb[id].rpm) / 1140.0;
 8004f1a:	f7fb fb13 	bl	8000544 <__aeabi_i2d>
 8004f1e:	a306      	add	r3, pc, #24	; (adr r3, 8004f38 <HAL_CAN_RxFifo0MsgPendingCallback+0xe0>)
 8004f20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f24:	f7fb fb78 	bl	8000618 <__aeabi_dmul>
 8004f28:	f7fb fe4e 	bl	8000bc8 <__aeabi_d2f>
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	60a8      	str	r0, [r5, #8]
 8004f30:	e799      	b.n	8004e66 <HAL_CAN_RxFifo0MsgPendingCallback+0xe>
 8004f32:	bf00      	nop
 8004f34:	f3af 8000 	nop.w
 8004f38:	bf90c83b 	.word	0xbf90c83b
 8004f3c:	3f76934b 	.word	0x3f76934b
 8004f40:	20000324 	.word	0x20000324
 8004f44:	2000034c 	.word	0x2000034c
 8004f48:	20000594 	.word	0x20000594
 8004f4c:	20000538 	.word	0x20000538
 8004f50:	0800bed8 	.word	0x0800bed8
 8004f54:	200003bc 	.word	0x200003bc

08004f58 <driveWheelTask>:

void driveWheelTask() {
 8004f58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	MAX_CHASSIS_VX_SPEED_calc= MAX_CHASSIS_VX_SPEED;
	MAX_CHASSIS_VY_SPEED_calc= MAX_CHASSIS_VY_SPEED;
    MAX_CHASSIS_VW_SPEED_calc= MAX_CHASSIS_VW_SPEED;


    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8004f5c:	4c9c      	ldr	r4, [pc, #624]	; (80051d0 <driveWheelTask+0x278>)
 8004f5e:	f9b4 0004 	ldrsh.w	r0, [r4, #4]
 8004f62:	ee07 0a90 	vmov	s15, r0
void driveWheelTask() {
 8004f66:	ed2d 8b04 	vpush	{d8-d9}
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8004f6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
void driveWheelTask() {
 8004f6e:	b086      	sub	sp, #24
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8004f70:	ee17 0a90 	vmov	r0, s15
 8004f74:	f7fb faf8 	bl	8000568 <__aeabi_f2d>
 8004f78:	4b96      	ldr	r3, [pc, #600]	; (80051d4 <driveWheelTask+0x27c>)
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f7fb fb4c 	bl	8000618 <__aeabi_dmul>
 8004f80:	4602      	mov	r2, r0
 8004f82:	f9b4 0010 	ldrsh.w	r0, [r4, #16]
 8004f86:	ee07 0a90 	vmov	s15, r0
 8004f8a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004f8e:	4616      	mov	r6, r2
 8004f90:	ee17 0a90 	vmov	r0, s15
 8004f94:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8004f98:	f7fb fae6 	bl	8000568 <__aeabi_f2d>
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	4b8d      	ldr	r3, [pc, #564]	; (80051d4 <driveWheelTask+0x27c>)
 8004fa0:	f7fb fb3a 	bl	8000618 <__aeabi_dmul>
 8004fa4:	4602      	mov	r2, r0
 8004fa6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004faa:	4630      	mov	r0, r6
 8004fac:	4639      	mov	r1, r7
 8004fae:	f7fb f97d 	bl	80002ac <__adddf3>
 8004fb2:	4606      	mov	r6, r0
    		    +fabs((float)wheelFdb[2].torque/16384.0*20.0)+fabs((float)wheelFdb[3].torque/16384.0*20.0);
 8004fb4:	f9b4 001c 	ldrsh.w	r0, [r4, #28]
 8004fb8:	ee07 0a90 	vmov	s15, r0
 8004fbc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8004fc0:	460f      	mov	r7, r1
    		    +fabs((float)wheelFdb[2].torque/16384.0*20.0)+fabs((float)wheelFdb[3].torque/16384.0*20.0);
 8004fc2:	ee17 0a90 	vmov	r0, s15
 8004fc6:	f7fb facf 	bl	8000568 <__aeabi_f2d>
 8004fca:	2200      	movs	r2, #0
 8004fcc:	4b81      	ldr	r3, [pc, #516]	; (80051d4 <driveWheelTask+0x27c>)
 8004fce:	f7fb fb23 	bl	8000618 <__aeabi_dmul>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8004fd8:	4630      	mov	r0, r6
 8004fda:	4639      	mov	r1, r7
 8004fdc:	f7fb f966 	bl	80002ac <__adddf3>
 8004fe0:	4606      	mov	r6, r0
 8004fe2:	f9b4 0028 	ldrsh.w	r0, [r4, #40]	; 0x28
 8004fe6:	ee07 0a90 	vmov	s15, r0
 8004fea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004fee:	460f      	mov	r7, r1
 8004ff0:	ee17 0a90 	vmov	r0, s15
 8004ff4:	f7fb fab8 	bl	8000568 <__aeabi_f2d>
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	4b76      	ldr	r3, [pc, #472]	; (80051d4 <driveWheelTask+0x27c>)
 8004ffc:	f7fb fb0c 	bl	8000618 <__aeabi_dmul>
 8005000:	4602      	mov	r2, r0
 8005002:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005006:	4630      	mov	r0, r6
 8005008:	4639      	mov	r1, r7
 800500a:	f7fb f94f 	bl	80002ac <__adddf3>
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 800500e:	f7fb fddb 	bl	8000bc8 <__aeabi_d2f>
 8005012:	4b71      	ldr	r3, [pc, #452]	; (80051d8 <driveWheelTask+0x280>)


	if(rc.sw2==1|| rc.key_W==1){
 8005014:	7ada      	ldrb	r2, [r3, #11]
 8005016:	f9b3 6006 	ldrsh.w	r6, [r3, #6]
 800501a:	f9b3 5004 	ldrsh.w	r5, [r3, #4]
 800501e:	2a01      	cmp	r2, #1
    torque_sum = fabs((float)wheelFdb[0].torque/16384.0*20.0)+fabs((float)wheelFdb[1].torque/16384.0*20.0)
 8005020:	ee08 0a90 	vmov	s17, r0
	if(rc.sw2==1|| rc.key_W==1){
 8005024:	f000 80e8 	beq.w	80051f8 <driveWheelTask+0x2a0>
 8005028:	f993 2018 	ldrsb.w	r2, [r3, #24]
 800502c:	2a01      	cmp	r2, #1
 800502e:	f000 80e3 	beq.w	80051f8 <driveWheelTask+0x2a0>
	}
	else{
		cnt_tim_omega=0;
		feed_forward_param=0;
		//mecanum.speed.vw = -(float)rc.ch5 / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005032:	f9b3 4008 	ldrsh.w	r4, [r3, #8]
		feed_forward_param=0;
 8005036:	4a69      	ldr	r2, [pc, #420]	; (80051dc <driveWheelTask+0x284>)
		cnt_tim_omega=0;
 8005038:	4969      	ldr	r1, [pc, #420]	; (80051e0 <driveWheelTask+0x288>)
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 800503a:	f8df a1b0 	ldr.w	sl, [pc, #432]	; 80051ec <driveWheelTask+0x294>
		cnt_tim_omega=0;
 800503e:	2300      	movs	r3, #0
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005040:	ea84 70e4 	eor.w	r0, r4, r4, asr #31
		feed_forward_param=0;
 8005044:	8013      	strh	r3, [r2, #0]
		cnt_tim_omega=0;
 8005046:	800b      	strh	r3, [r1, #0]
		mecanum.speed.vw = -(float)(rc.ch5*log(abs(rc.ch5)+1.0)*0.153) / 660.0 * MAX_CHASSIS_VW_SPEED_calc;
 8005048:	eba0 70e4 	sub.w	r0, r0, r4, asr #31
 800504c:	f7fb fa7a 	bl	8000544 <__aeabi_i2d>
 8005050:	2200      	movs	r2, #0
 8005052:	4b64      	ldr	r3, [pc, #400]	; (80051e4 <driveWheelTask+0x28c>)
 8005054:	f7fb f92a 	bl	80002ac <__adddf3>
 8005058:	ec41 0b10 	vmov	d0, r0, r1
 800505c:	f004 ffde 	bl	800a01c <log>
 8005060:	4620      	mov	r0, r4
 8005062:	ed8d 0b00 	vstr	d0, [sp]
 8005066:	f7fb fa6d 	bl	8000544 <__aeabi_i2d>
 800506a:	a355      	add	r3, pc, #340	; (adr r3, 80051c0 <driveWheelTask+0x268>)
 800506c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005070:	f7fb fad2 	bl	8000618 <__aeabi_dmul>
 8005074:	ed9d 0b00 	vldr	d0, [sp]
 8005078:	ec53 2b10 	vmov	r2, r3, d0
 800507c:	f7fb facc 	bl	8000618 <__aeabi_dmul>
 8005080:	f7fb fda2 	bl	8000bc8 <__aeabi_d2f>
 8005084:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005088:	f7fb fa6e 	bl	8000568 <__aeabi_f2d>
 800508c:	a34e      	add	r3, pc, #312	; (adr r3, 80051c8 <driveWheelTask+0x270>)
 800508e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005092:	f7fb fac1 	bl	8000618 <__aeabi_dmul>
 8005096:	f7fb fd97 	bl	8000bc8 <__aeabi_d2f>
 800509a:	f8ca 001c 	str.w	r0, [sl, #28]
		mecanum.speed.vx =  (float)(rc.ch4*log(abs(rc.ch4)+1.0)*0.153)/ 660.0 * MAX_CHASSIS_VX_SPEED_calc;
 800509e:	ea86 70e6 	eor.w	r0, r6, r6, asr #31
 80050a2:	eba0 70e6 	sub.w	r0, r0, r6, asr #31
 80050a6:	f7fb fa4d 	bl	8000544 <__aeabi_i2d>
 80050aa:	2200      	movs	r2, #0
 80050ac:	4b4d      	ldr	r3, [pc, #308]	; (80051e4 <driveWheelTask+0x28c>)
 80050ae:	f7fb f8fd 	bl	80002ac <__adddf3>
 80050b2:	ec41 0b10 	vmov	d0, r0, r1
 80050b6:	f004 ffb1 	bl	800a01c <log>
 80050ba:	4630      	mov	r0, r6
 80050bc:	ed8d 0b00 	vstr	d0, [sp]
 80050c0:	f7fb fa40 	bl	8000544 <__aeabi_i2d>
 80050c4:	a33e      	add	r3, pc, #248	; (adr r3, 80051c0 <driveWheelTask+0x268>)
 80050c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050ca:	f7fb faa5 	bl	8000618 <__aeabi_dmul>
 80050ce:	ed9d 0b00 	vldr	d0, [sp]
 80050d2:	ec53 2b10 	vmov	r2, r3, d0
 80050d6:	f7fb fa9f 	bl	8000618 <__aeabi_dmul>
 80050da:	f7fb fd75 	bl	8000bc8 <__aeabi_d2f>
 80050de:	f7fb fa43 	bl	8000568 <__aeabi_f2d>
 80050e2:	2200      	movs	r2, #0
 80050e4:	4b40      	ldr	r3, [pc, #256]	; (80051e8 <driveWheelTask+0x290>)
 80050e6:	f7fb fa97 	bl	8000618 <__aeabi_dmul>
 80050ea:	f7fb fd6d 	bl	8000bc8 <__aeabi_d2f>
 80050ee:	f8ca 0014 	str.w	r0, [sl, #20]
		mecanum.speed.vy = -(float)(rc.ch3*log(abs(rc.ch3)+1.0)*0.153)/ 660.0 * MAX_CHASSIS_VY_SPEED_calc;
 80050f2:	ea85 70e5 	eor.w	r0, r5, r5, asr #31
 80050f6:	eba0 70e5 	sub.w	r0, r0, r5, asr #31
 80050fa:	f7fb fa23 	bl	8000544 <__aeabi_i2d>
 80050fe:	2200      	movs	r2, #0
 8005100:	4b38      	ldr	r3, [pc, #224]	; (80051e4 <driveWheelTask+0x28c>)
 8005102:	f7fb f8d3 	bl	80002ac <__adddf3>
 8005106:	ec41 0b10 	vmov	d0, r0, r1
 800510a:	f004 ff87 	bl	800a01c <log>
 800510e:	4628      	mov	r0, r5
 8005110:	ed8d 0b00 	vstr	d0, [sp]
 8005114:	f7fb fa16 	bl	8000544 <__aeabi_i2d>
 8005118:	a329      	add	r3, pc, #164	; (adr r3, 80051c0 <driveWheelTask+0x268>)
 800511a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800511e:	f7fb fa7b 	bl	8000618 <__aeabi_dmul>
 8005122:	ed9d 0b00 	vldr	d0, [sp]
 8005126:	ec53 2b10 	vmov	r2, r3, d0
 800512a:	f7fb fa75 	bl	8000618 <__aeabi_dmul>
 800512e:	f7fb fd4b 	bl	8000bc8 <__aeabi_d2f>
 8005132:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005136:	f7fb fa17 	bl	8000568 <__aeabi_f2d>
 800513a:	2200      	movs	r2, #0
 800513c:	4b2a      	ldr	r3, [pc, #168]	; (80051e8 <driveWheelTask+0x290>)
 800513e:	f7fb fa6b 	bl	8000618 <__aeabi_dmul>
 8005142:	f7fb fd41 	bl	8000bc8 <__aeabi_d2f>
 8005146:	f8ca 0018 	str.w	r0, [sl, #24]

	}
	mecanum_calculate(&mecanum);
 800514a:	4828      	ldr	r0, [pc, #160]	; (80051ec <driveWheelTask+0x294>)
 800514c:	4d28      	ldr	r5, [pc, #160]	; (80051f0 <driveWheelTask+0x298>)
 800514e:	4e20      	ldr	r6, [pc, #128]	; (80051d0 <driveWheelTask+0x278>)
 8005150:	4c28      	ldr	r4, [pc, #160]	; (80051f4 <driveWheelTask+0x29c>)
 8005152:	f001 f8c7 	bl	80062e4 <mecanum_calculate>
 8005156:	eef1 7a02 	vmov.f32	s15, #18	; 0x40900000  4.5
 800515a:	eef4 8ae7 	vcmpe.f32	s17, s15
 800515e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005162:	f10d 0810 	add.w	r8, sp, #16
 8005166:	f300 8111 	bgt.w	800538c <driveWheelTask+0x434>
 800516a:	f105 0910 	add.w	r9, r5, #16
 800516e:	4647      	mov	r7, r8

	int16_t u[4];
	for (int i = 0; i < 4; i++) {
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005170:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8005174:	ecb5 7a01 	vldmia	r5!, {s14}
 8005178:	ee07 3a90 	vmov	s15, r3
 800517c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		wheelPID[i].error = error;
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005180:	4620      	mov	r0, r4
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005182:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005186:	360c      	adds	r6, #12
 8005188:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800518c:	342c      	adds	r4, #44	; 0x2c
		wheelPID[i].error = error;
 800518e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005192:	ed44 7a01 	vstr	s15, [r4, #-4]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 8005196:	f001 fa4f 	bl	8006638 <pidExecute>
 800519a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	for (int i = 0; i < 4; i++) {
 800519e:	454d      	cmp	r5, r9
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80051a0:	ee10 3a10 	vmov	r3, s0
 80051a4:	f827 3b02 	strh.w	r3, [r7], #2
	for (int i = 0; i < 4; i++) {
 80051a8:	d1e2      	bne.n	8005170 <driveWheelTask+0x218>
			for (int i = 0; i < 4; i++) {
				u[i] = 0;
			}
		}
	}
	driveWheel(u);
 80051aa:	4640      	mov	r0, r8
 80051ac:	f001 f984 	bl	80064b8 <driveWheel>


}
 80051b0:	b006      	add	sp, #24
 80051b2:	ecbd 8b04 	vpop	{d8-d9}
 80051b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051ba:	bf00      	nop
 80051bc:	f3af 8000 	nop.w
 80051c0:	0624dd2f 	.word	0x0624dd2f
 80051c4:	3fc39581 	.word	0x3fc39581
 80051c8:	45d1745d 	.word	0x45d1745d
 80051cc:	3fd45d17 	.word	0x3fd45d17
 80051d0:	200003bc 	.word	0x200003bc
 80051d4:	3f540000 	.word	0x3f540000
 80051d8:	20000374 	.word	0x20000374
 80051dc:	200005b0 	.word	0x200005b0
 80051e0:	20000540 	.word	0x20000540
 80051e4:	3ff00000 	.word	0x3ff00000
 80051e8:	400c0000 	.word	0x400c0000
 80051ec:	20000544 	.word	0x20000544
 80051f0:	20000584 	.word	0x20000584
 80051f4:	20000488 	.word	0x20000488
		if(cnt_tim_omega<=100)     {mecanum.speed.vw=-(float)(rc.ch5-270.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-5;}
 80051f8:	4fd9      	ldr	r7, [pc, #868]	; (8005560 <driveWheelTask+0x608>)
 80051fa:	883c      	ldrh	r4, [r7, #0]
 80051fc:	2c64      	cmp	r4, #100	; 0x64
 80051fe:	f200 80a3 	bhi.w	8005348 <driveWheelTask+0x3f0>
		else if(cnt_tim_omega<=800){mecanum.speed.vw=-(float)(rc.ch5-270.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-5;}
 8005202:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8005206:	f8df a370 	ldr.w	sl, [pc, #880]	; 8005578 <driveWheelTask+0x620>
 800520a:	f7fb f99b 	bl	8000544 <__aeabi_i2d>
 800520e:	a3cc      	add	r3, pc, #816	; (adr r3, 8005540 <driveWheelTask+0x5e8>)
 8005210:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005214:	f7fb f848 	bl	80002a8 <__aeabi_dsub>
 8005218:	f7fb fcd6 	bl	8000bc8 <__aeabi_d2f>
 800521c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005220:	f7fb f9a2 	bl	8000568 <__aeabi_f2d>
 8005224:	a3c8      	add	r3, pc, #800	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 8005226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800522a:	f7fb f9f5 	bl	8000618 <__aeabi_dmul>
 800522e:	f7fb fccb 	bl	8000bc8 <__aeabi_d2f>
 8005232:	4bcc      	ldr	r3, [pc, #816]	; (8005564 <driveWheelTask+0x60c>)
 8005234:	f8ca 001c 	str.w	r0, [sl, #28]
 8005238:	f64f 72fb 	movw	r2, #65531	; 0xfffb
 800523c:	801a      	strh	r2, [r3, #0]
 800523e:	881b      	ldrh	r3, [r3, #0]
		cnt_tim_omega++;
 8005240:	3401      	adds	r4, #1
 8005242:	b2a4      	uxth	r4, r4
 8005244:	ee08 3a10 	vmov	s16, r3
		if(cnt_tim_omega>800){cnt_tim_omega=0;}
 8005248:	f5b4 7f48 	cmp.w	r4, #800	; 0x320
 800524c:	bf88      	it	hi
 800524e:	2300      	movhi	r3, #0
 8005250:	eeb8 8ac8 	vcvt.f32.s32	s16, s16
		cnt_tim_omega++;
 8005254:	803c      	strh	r4, [r7, #0]
		if(cnt_tim_omega>800){cnt_tim_omega=0;}
 8005256:	bf88      	it	hi
 8005258:	803b      	strhhi	r3, [r7, #0]
		vx_temp =  (float) rc.ch4 / 660.0 * MAX_CHASSIS_VX_SPEED_calc*0.7;
 800525a:	ee07 6a90 	vmov	s15, r6
 800525e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005262:	ee17 0a90 	vmov	r0, s15
 8005266:	f7fb f97f 	bl	8000568 <__aeabi_f2d>
 800526a:	a3b9      	add	r3, pc, #740	; (adr r3, 8005550 <driveWheelTask+0x5f8>)
 800526c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005270:	f7fb f9d2 	bl	8000618 <__aeabi_dmul>
 8005274:	f7fb fca8 	bl	8000bc8 <__aeabi_d2f>
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005278:	f7fb f976 	bl	8000568 <__aeabi_f2d>
 800527c:	4bba      	ldr	r3, [pc, #744]	; (8005568 <driveWheelTask+0x610>)
 800527e:	edd3 7a00 	vldr	s15, [r3]
 8005282:	ee78 7a27 	vadd.f32	s15, s16, s15
 8005286:	4606      	mov	r6, r0
 8005288:	ee17 0a90 	vmov	r0, s15
 800528c:	460f      	mov	r7, r1
 800528e:	f7fb f96b 	bl	8000568 <__aeabi_f2d>
 8005292:	a3b1      	add	r3, pc, #708	; (adr r3, 8005558 <driveWheelTask+0x600>)
 8005294:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005298:	f7fb f9be 	bl	8000618 <__aeabi_dmul>
 800529c:	ec41 0b10 	vmov	d0, r0, r1
 80052a0:	ec41 0b19 	vmov	d9, r0, r1
 80052a4:	f004 fdd4 	bl	8009e50 <cos>
		vy_temp = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc*0.7;
 80052a8:	ee07 5a90 	vmov	s15, r5
 80052ac:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80052b0:	ec59 8b10 	vmov	r8, r9, d0
		vy_temp = -(float) rc.ch3 / 660.0 * MAX_CHASSIS_VY_SPEED_calc*0.7;
 80052b4:	eef1 7a67 	vneg.f32	s15, s15
 80052b8:	ee17 0a90 	vmov	r0, s15
 80052bc:	f7fb f954 	bl	8000568 <__aeabi_f2d>
 80052c0:	a3a3      	add	r3, pc, #652	; (adr r3, 8005550 <driveWheelTask+0x5f8>)
 80052c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c6:	f7fb f9a7 	bl	8000618 <__aeabi_dmul>
 80052ca:	f7fb fc7d 	bl	8000bc8 <__aeabi_d2f>
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80052ce:	f7fb f94b 	bl	8000568 <__aeabi_f2d>
 80052d2:	eeb0 0a49 	vmov.f32	s0, s18
 80052d6:	eef0 0a69 	vmov.f32	s1, s19
 80052da:	4604      	mov	r4, r0
 80052dc:	460d      	mov	r5, r1
 80052de:	f004 fdfb 	bl	8009ed8 <sin>
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80052e2:	4642      	mov	r2, r8
 80052e4:	464b      	mov	r3, r9
 80052e6:	4630      	mov	r0, r6
 80052e8:	4639      	mov	r1, r7
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80052ea:	ed8d 0b00 	vstr	d0, [sp]
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80052ee:	f7fb f993 	bl	8000618 <__aeabi_dmul>
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80052f2:	e9dd 2300 	ldrd	r2, r3, [sp]
		mecanum.speed.vx = vx_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0)
 80052f6:	e9cd 0102 	strd	r0, r1, [sp, #8]
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 80052fa:	4620      	mov	r0, r4
 80052fc:	4629      	mov	r1, r5
 80052fe:	f7fb f98b 	bl	8000618 <__aeabi_dmul>
 8005302:	4602      	mov	r2, r0
 8005304:	460b      	mov	r3, r1
 8005306:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800530a:	f7fa ffcd 	bl	80002a8 <__aeabi_dsub>
 800530e:	f7fb fc5b 	bl	8000bc8 <__aeabi_d2f>
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005312:	e9dd 2300 	ldrd	r2, r3, [sp]
								- vy_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0);
 8005316:	f8ca 0014 	str.w	r0, [sl, #20]
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 800531a:	4639      	mov	r1, r7
 800531c:	4630      	mov	r0, r6
 800531e:	f7fb f97b 	bl	8000618 <__aeabi_dmul>
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
 8005322:	4622      	mov	r2, r4
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005324:	4606      	mov	r6, r0
 8005326:	460f      	mov	r7, r1
								+ vy_temp*cos((IMU_yaw+feed_forward_param)*M_PI/180.0);
 8005328:	462b      	mov	r3, r5
 800532a:	4640      	mov	r0, r8
 800532c:	4649      	mov	r1, r9
 800532e:	f7fb f973 	bl	8000618 <__aeabi_dmul>
 8005332:	4602      	mov	r2, r0
 8005334:	460b      	mov	r3, r1
 8005336:	4630      	mov	r0, r6
 8005338:	4639      	mov	r1, r7
 800533a:	f7fa ffb7 	bl	80002ac <__adddf3>
 800533e:	f7fb fc43 	bl	8000bc8 <__aeabi_d2f>
 8005342:	f8ca 0018 	str.w	r0, [sl, #24]
		mecanum.speed.vy = vx_temp*sin((IMU_yaw+feed_forward_param)*M_PI/180.0)
 8005346:	e700      	b.n	800514a <driveWheelTask+0x1f2>
		else if(cnt_tim_omega<=150){mecanum.speed.vw=-(float)(rc.ch5-220.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-4;}
 8005348:	2c96      	cmp	r4, #150	; 0x96
 800534a:	d943      	bls.n	80053d4 <driveWheelTask+0x47c>
		else if(cnt_tim_omega<=199){mecanum.speed.vw=-(float)(rc.ch5- 90.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-2;}
 800534c:	2cc7      	cmp	r4, #199	; 0xc7
 800534e:	d85f      	bhi.n	8005410 <driveWheelTask+0x4b8>
 8005350:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8005354:	f8df a220 	ldr.w	sl, [pc, #544]	; 8005578 <driveWheelTask+0x620>
 8005358:	f7fb f8f4 	bl	8000544 <__aeabi_i2d>
 800535c:	2200      	movs	r2, #0
 800535e:	4b83      	ldr	r3, [pc, #524]	; (800556c <driveWheelTask+0x614>)
 8005360:	f7fa ffa2 	bl	80002a8 <__aeabi_dsub>
 8005364:	f7fb fc30 	bl	8000bc8 <__aeabi_d2f>
 8005368:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800536c:	f7fb f8fc 	bl	8000568 <__aeabi_f2d>
 8005370:	a375      	add	r3, pc, #468	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 8005372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005376:	f7fb f94f 	bl	8000618 <__aeabi_dmul>
 800537a:	f7fb fc25 	bl	8000bc8 <__aeabi_d2f>
 800537e:	4b79      	ldr	r3, [pc, #484]	; (8005564 <driveWheelTask+0x60c>)
 8005380:	f8ca 001c 	str.w	r0, [sl, #28]
 8005384:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8005388:	801a      	strh	r2, [r3, #0]
 800538a:	e758      	b.n	800523e <driveWheelTask+0x2e6>
 800538c:	f105 0a10 	add.w	sl, r5, #16
 8005390:	46c1      	mov	r9, r8
				u[i] = 0;
 8005392:	2700      	movs	r7, #0
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 8005394:	f9b6 3002 	ldrsh.w	r3, [r6, #2]
 8005398:	ecb5 7a01 	vldmia	r5!, {s14}
 800539c:	ee07 3a90 	vmov	s15, r3
 80053a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80053a4:	4620      	mov	r0, r4
		int error = mecanum.wheel_rpm[i] - wheelFdb[i].rpm;
 80053a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80053aa:	360c      	adds	r6, #12
 80053ac:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80053b0:	342c      	adds	r4, #44	; 0x2c
		wheelPID[i].error = error;
 80053b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80053b6:	ed44 7a01 	vstr	s15, [r4, #-4]
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80053ba:	f001 f93d 	bl	8006638 <pidExecute>
 80053be:	eebd 0ac0 	vcvt.s32.f32	s0, s0
	for (int i = 0; i < 4; i++) {
 80053c2:	45aa      	cmp	sl, r5
		u[i] = (int16_t) pidExecute(&(wheelPID[i]));
 80053c4:	ee10 3a10 	vmov	r3, s0
 80053c8:	f829 3b02 	strh.w	r3, [r9], #2
				u[i] = 0;
 80053cc:	e9cd 7704 	strd	r7, r7, [sp, #16]
	for (int i = 0; i < 4; i++) {
 80053d0:	d1e0      	bne.n	8005394 <driveWheelTask+0x43c>
 80053d2:	e6ea      	b.n	80051aa <driveWheelTask+0x252>
		else if(cnt_tim_omega<=150){mecanum.speed.vw=-(float)(rc.ch5-220.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-4;}
 80053d4:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 80053d8:	f8df a19c 	ldr.w	sl, [pc, #412]	; 8005578 <driveWheelTask+0x620>
 80053dc:	f7fb f8b2 	bl	8000544 <__aeabi_i2d>
 80053e0:	2200      	movs	r2, #0
 80053e2:	4b63      	ldr	r3, [pc, #396]	; (8005570 <driveWheelTask+0x618>)
 80053e4:	f7fa ff60 	bl	80002a8 <__aeabi_dsub>
 80053e8:	f7fb fbee 	bl	8000bc8 <__aeabi_d2f>
 80053ec:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80053f0:	f7fb f8ba 	bl	8000568 <__aeabi_f2d>
 80053f4:	a354      	add	r3, pc, #336	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 80053f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053fa:	f7fb f90d 	bl	8000618 <__aeabi_dmul>
 80053fe:	f7fb fbe3 	bl	8000bc8 <__aeabi_d2f>
 8005402:	4b58      	ldr	r3, [pc, #352]	; (8005564 <driveWheelTask+0x60c>)
 8005404:	f8ca 001c 	str.w	r0, [sl, #28]
 8005408:	f64f 72fc 	movw	r2, #65532	; 0xfffc
 800540c:	801a      	strh	r2, [r3, #0]
 800540e:	e716      	b.n	800523e <driveWheelTask+0x2e6>
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005410:	2cc8      	cmp	r4, #200	; 0xc8
 8005412:	d01e      	beq.n	8005452 <driveWheelTask+0x4fa>
		else if(cnt_tim_omega<=250){mecanum.speed.vw=-(float)(rc.ch5+ 90.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=2;}
 8005414:	2cfa      	cmp	r4, #250	; 0xfa
 8005416:	d839      	bhi.n	800548c <driveWheelTask+0x534>
 8005418:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 800541c:	f8df a158 	ldr.w	sl, [pc, #344]	; 8005578 <driveWheelTask+0x620>
 8005420:	f7fb f890 	bl	8000544 <__aeabi_i2d>
 8005424:	2200      	movs	r2, #0
 8005426:	4b51      	ldr	r3, [pc, #324]	; (800556c <driveWheelTask+0x614>)
 8005428:	f7fa ff40 	bl	80002ac <__adddf3>
 800542c:	f7fb fbcc 	bl	8000bc8 <__aeabi_d2f>
 8005430:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005434:	f7fb f898 	bl	8000568 <__aeabi_f2d>
 8005438:	a343      	add	r3, pc, #268	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 800543a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800543e:	f7fb f8eb 	bl	8000618 <__aeabi_dmul>
 8005442:	f7fb fbc1 	bl	8000bc8 <__aeabi_d2f>
 8005446:	4b47      	ldr	r3, [pc, #284]	; (8005564 <driveWheelTask+0x60c>)
 8005448:	f8ca 001c 	str.w	r0, [sl, #28]
 800544c:	2202      	movs	r2, #2
 800544e:	801a      	strh	r2, [r3, #0]
 8005450:	e6f5      	b.n	800523e <driveWheelTask+0x2e6>
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005452:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8005456:	f8df a120 	ldr.w	sl, [pc, #288]	; 8005578 <driveWheelTask+0x620>
		cnt_tim_omega++;
 800545a:	ed9f 8a46 	vldr	s16, [pc, #280]	; 8005574 <driveWheelTask+0x61c>
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 800545e:	f7fb f871 	bl	8000544 <__aeabi_i2d>
 8005462:	f7fb fbb1 	bl	8000bc8 <__aeabi_d2f>
 8005466:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 800546a:	f7fb f87d 	bl	8000568 <__aeabi_f2d>
 800546e:	a336      	add	r3, pc, #216	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 8005470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005474:	f7fb f8d0 	bl	8000618 <__aeabi_dmul>
 8005478:	f7fb fba6 	bl	8000bc8 <__aeabi_d2f>
 800547c:	4b39      	ldr	r3, [pc, #228]	; (8005564 <driveWheelTask+0x60c>)
 800547e:	f8ca 001c 	str.w	r0, [sl, #28]
		cnt_tim_omega++;
 8005482:	3401      	adds	r4, #1
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005484:	2200      	movs	r2, #0
		cnt_tim_omega++;
 8005486:	803c      	strh	r4, [r7, #0]
		else if(cnt_tim_omega==200){mecanum.speed.vw=-(float)(rc.ch5-  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 8005488:	801a      	strh	r2, [r3, #0]
 800548a:	e6e6      	b.n	800525a <driveWheelTask+0x302>
		else if(cnt_tim_omega<=300){mecanum.speed.vw=-(float)(rc.ch5+220.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=4;}
 800548c:	f5b4 7f96 	cmp.w	r4, #300	; 0x12c
 8005490:	d91a      	bls.n	80054c8 <driveWheelTask+0x570>
		else if(cnt_tim_omega<=400){mecanum.speed.vw=-(float)(rc.ch5+270.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=5;}
 8005492:	f5b4 7ffa 	cmp.w	r4, #500	; 0x1f4
 8005496:	d934      	bls.n	8005502 <driveWheelTask+0x5aa>
		else if(cnt_tim_omega<=550){mecanum.speed.vw=-(float)(rc.ch5+220.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=4;}
 8005498:	f240 2226 	movw	r2, #550	; 0x226
 800549c:	4294      	cmp	r4, r2
 800549e:	d913      	bls.n	80054c8 <driveWheelTask+0x570>
		else if(cnt_tim_omega<=599){mecanum.speed.vw=-(float)(rc.ch5+ 90.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=2;}
 80054a0:	f5b4 7f16 	cmp.w	r4, #600	; 0x258
 80054a4:	d3b8      	bcc.n	8005418 <driveWheelTask+0x4c0>
		else if(cnt_tim_omega==600){mecanum.speed.vw=-(float)(rc.ch5+  0.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=0;}
 80054a6:	d0d4      	beq.n	8005452 <driveWheelTask+0x4fa>
		else if(cnt_tim_omega<=650){mecanum.speed.vw=-(float)(rc.ch5- 90.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-2;}
 80054a8:	f240 228a 	movw	r2, #650	; 0x28a
 80054ac:	4294      	cmp	r4, r2
 80054ae:	f67f af4f 	bls.w	8005350 <driveWheelTask+0x3f8>
		else if(cnt_tim_omega<=700){mecanum.speed.vw=-(float)(rc.ch5-220.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-4;}
 80054b2:	f5b4 7f2f 	cmp.w	r4, #700	; 0x2bc
 80054b6:	d98d      	bls.n	80053d4 <driveWheelTask+0x47c>
		else if(cnt_tim_omega<=800){mecanum.speed.vw=-(float)(rc.ch5-270.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=-5;}
 80054b8:	f5b4 7f48 	cmp.w	r4, #800	; 0x320
 80054bc:	f67f aea1 	bls.w	8005202 <driveWheelTask+0x2aa>
 80054c0:	f8df a0b4 	ldr.w	sl, [pc, #180]	; 8005578 <driveWheelTask+0x620>
 80054c4:	4b27      	ldr	r3, [pc, #156]	; (8005564 <driveWheelTask+0x60c>)
 80054c6:	e6ba      	b.n	800523e <driveWheelTask+0x2e6>
		else if(cnt_tim_omega<=300){mecanum.speed.vw=-(float)(rc.ch5+220.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=4;}
 80054c8:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 80054cc:	f8df a0a8 	ldr.w	sl, [pc, #168]	; 8005578 <driveWheelTask+0x620>
 80054d0:	f7fb f838 	bl	8000544 <__aeabi_i2d>
 80054d4:	2200      	movs	r2, #0
 80054d6:	4b26      	ldr	r3, [pc, #152]	; (8005570 <driveWheelTask+0x618>)
 80054d8:	f7fa fee8 	bl	80002ac <__adddf3>
 80054dc:	f7fb fb74 	bl	8000bc8 <__aeabi_d2f>
 80054e0:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 80054e4:	f7fb f840 	bl	8000568 <__aeabi_f2d>
 80054e8:	a317      	add	r3, pc, #92	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 80054ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ee:	f7fb f893 	bl	8000618 <__aeabi_dmul>
 80054f2:	f7fb fb69 	bl	8000bc8 <__aeabi_d2f>
 80054f6:	4b1b      	ldr	r3, [pc, #108]	; (8005564 <driveWheelTask+0x60c>)
 80054f8:	f8ca 001c 	str.w	r0, [sl, #28]
 80054fc:	2204      	movs	r2, #4
 80054fe:	801a      	strh	r2, [r3, #0]
 8005500:	e69d      	b.n	800523e <driveWheelTask+0x2e6>
		else if(cnt_tim_omega<=400){mecanum.speed.vw=-(float)(rc.ch5+270.0)/660.0*MAX_CHASSIS_VW_SPEED;feed_forward_param=5;}
 8005502:	f9b3 0008 	ldrsh.w	r0, [r3, #8]
 8005506:	f8df a070 	ldr.w	sl, [pc, #112]	; 8005578 <driveWheelTask+0x620>
 800550a:	f7fb f81b 	bl	8000544 <__aeabi_i2d>
 800550e:	a30c      	add	r3, pc, #48	; (adr r3, 8005540 <driveWheelTask+0x5e8>)
 8005510:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005514:	f7fa feca 	bl	80002ac <__adddf3>
 8005518:	f7fb fb56 	bl	8000bc8 <__aeabi_d2f>
 800551c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8005520:	f7fb f822 	bl	8000568 <__aeabi_f2d>
 8005524:	a308      	add	r3, pc, #32	; (adr r3, 8005548 <driveWheelTask+0x5f0>)
 8005526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800552a:	f7fb f875 	bl	8000618 <__aeabi_dmul>
 800552e:	f7fb fb4b 	bl	8000bc8 <__aeabi_d2f>
 8005532:	4b0c      	ldr	r3, [pc, #48]	; (8005564 <driveWheelTask+0x60c>)
 8005534:	f8ca 001c 	str.w	r0, [sl, #28]
 8005538:	2205      	movs	r2, #5
 800553a:	801a      	strh	r2, [r3, #0]
 800553c:	e67f      	b.n	800523e <driveWheelTask+0x2e6>
 800553e:	bf00      	nop
 8005540:	00000000 	.word	0x00000000
 8005544:	4070e000 	.word	0x4070e000
 8005548:	45d1745d 	.word	0x45d1745d
 800554c:	3fd45d17 	.word	0x3fd45d17
 8005550:	99999999 	.word	0x99999999
 8005554:	40039999 	.word	0x40039999
 8005558:	a2529d39 	.word	0xa2529d39
 800555c:	3f91df46 	.word	0x3f91df46
 8005560:	20000540 	.word	0x20000540
 8005564:	200005b0 	.word	0x200005b0
 8005568:	20000394 	.word	0x20000394
 800556c:	40568000 	.word	0x40568000
 8005570:	406b8000 	.word	0x406b8000
 8005574:	00000000 	.word	0x00000000
 8005578:	20000544 	.word	0x20000544

0800557c <initFriction>:
	mecanum.param.wheelbase = WHEELBASE;
	mecanum.param.rotate_x_offset = 0;
	mecanum.param.rotate_y_offset = 0;
}

void initFriction() {
 800557c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005580:	4c52      	ldr	r4, [pc, #328]	; (80056cc <initFriction+0x150>)
 8005582:	f8df a154 	ldr.w	sl, [pc, #340]	; 80056d8 <initFriction+0x15c>
 8005586:	4d52      	ldr	r5, [pc, #328]	; (80056d0 <initFriction+0x154>)
	imu_sensor.my=imu.my;
	imu_sensor.mz=imu.mz;
	imu_sensor.wx=imu.wx;
	imu_sensor.wy=imu.wy;
	imu_sensor.wz=imu.wz;
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005588:	4f52      	ldr	r7, [pc, #328]	; (80056d4 <initFriction+0x158>)
void initFriction() {
 800558a:	f44f 68fa 	mov.w	r8, #2000	; 0x7d0
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800558e:	4626      	mov	r6, r4
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 2000);
 8005590:	46c1      	mov	r9, r8
 8005592:	f8da 3000 	ldr.w	r3, [sl]
 8005596:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 2000);
 800559a:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	mpu_get_data();
 800559e:	f7fe fc3f 	bl	8003e20 <mpu_get_data>
	imu_sensor.ax=imu.ax;
 80055a2:	f9b5 3000 	ldrsh.w	r3, [r5]
	imu_sensor.wx=imu.wx;
 80055a6:	f8d5 c010 	ldr.w	ip, [r5, #16]
	imu_sensor.wy=imu.wy;
 80055aa:	696a      	ldr	r2, [r5, #20]
	imu_sensor.wx=imu.wx;
 80055ac:	f8c4 c00c 	str.w	ip, [r4, #12]
	imu_sensor.ax=imu.ax;
 80055b0:	ee05 3a10 	vmov	s10, r3
	imu_sensor.ay=imu.ay;
 80055b4:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	imu_sensor.wy=imu.wy;
 80055b8:	6122      	str	r2, [r4, #16]
	imu_sensor.ay=imu.ay;
 80055ba:	ee05 3a90 	vmov	s11, r3
	imu_sensor.az=imu.az;
 80055be:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 80055c2:	ee06 3a10 	vmov	s12, r3
	imu_sensor.mx=imu.mx;
 80055c6:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 80055ca:	ee06 3a90 	vmov	s13, r3
	imu_sensor.my=imu.my;
 80055ce:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 80055d2:	ee07 3a10 	vmov	s14, r3
	imu_sensor.mz=imu.mz;
 80055d6:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 80055da:	ee07 3a90 	vmov	s15, r3
	imu_sensor.ax=imu.ax;
 80055de:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
	imu_sensor.ay=imu.ay;
 80055e2:	eef8 5ae5 	vcvt.f32.s32	s11, s11
	imu_sensor.az=imu.az;
 80055e6:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	imu_sensor.mx=imu.mx;
 80055ea:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_sensor.my=imu.my;
 80055ee:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	imu_sensor.mz=imu.mz;
 80055f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu_sensor.wz=imu.wz;
 80055f6:	69ab      	ldr	r3, [r5, #24]
	imu_sensor.ax=imu.ax;
 80055f8:	ed84 5a00 	vstr	s10, [r4]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80055fc:	4639      	mov	r1, r7
 80055fe:	4630      	mov	r0, r6
	imu_sensor.ay=imu.ay;
 8005600:	edc4 5a01 	vstr	s11, [r4, #4]
	imu_sensor.az=imu.az;
 8005604:	ed84 6a02 	vstr	s12, [r4, #8]
	imu_sensor.mx=imu.mx;
 8005608:	edc4 6a06 	vstr	s13, [r4, #24]
	imu_sensor.my=imu.my;
 800560c:	ed84 7a07 	vstr	s14, [r4, #28]
	imu_sensor.mz=imu.mz;
 8005610:	edc4 7a08 	vstr	s15, [r4, #32]
	imu_sensor.wz=imu.wz;
 8005614:	6163      	str	r3, [r4, #20]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005616:	f7ff f813 	bl	8004640 <madgwick_ahrs_updateIMU>
	HAL_Delay(1);
 800561a:	2001      	movs	r0, #1
 800561c:	f7fb fcf4 	bl	8001008 <HAL_Delay>
	for(int i=0;i<2000;i++){
 8005620:	f1b8 0801 	subs.w	r8, r8, #1
 8005624:	d1b5      	bne.n	8005592 <initFriction+0x16>
	imu_sensor.my=imu.my;
	imu_sensor.mz=imu.mz;
	imu_sensor.wx=imu.wx;
	imu_sensor.wy=imu.wy;
	imu_sensor.wz=imu.wz;
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8005626:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 80056d4 <initFriction+0x158>
 800562a:	4f28      	ldr	r7, [pc, #160]	; (80056cc <initFriction+0x150>)
 800562c:	f640 16c4 	movw	r6, #2500	; 0x9c4
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, 1500);
 8005630:	f240 59dc 	movw	r9, #1500	; 0x5dc
 8005634:	f8da 3000 	ldr.w	r3, [sl]
 8005638:	f8c3 9034 	str.w	r9, [r3, #52]	; 0x34
	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, 1500);
 800563c:	f8c3 9038 	str.w	r9, [r3, #56]	; 0x38
	mpu_get_data();
 8005640:	f7fe fbee 	bl	8003e20 <mpu_get_data>
	imu_sensor.ax=imu.ax;
 8005644:	f9b5 3000 	ldrsh.w	r3, [r5]
	imu_sensor.wx=imu.wx;
 8005648:	f8d5 c010 	ldr.w	ip, [r5, #16]
	imu_sensor.wy=imu.wy;
 800564c:	696a      	ldr	r2, [r5, #20]
	imu_sensor.wx=imu.wx;
 800564e:	f8c4 c00c 	str.w	ip, [r4, #12]
	imu_sensor.ax=imu.ax;
 8005652:	ee05 3a10 	vmov	s10, r3
	imu_sensor.ay=imu.ay;
 8005656:	f9b5 3002 	ldrsh.w	r3, [r5, #2]
	imu_sensor.wy=imu.wy;
 800565a:	6122      	str	r2, [r4, #16]
	imu_sensor.ay=imu.ay;
 800565c:	ee05 3a90 	vmov	s11, r3
	imu_sensor.az=imu.az;
 8005660:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 8005664:	ee06 3a10 	vmov	s12, r3
	imu_sensor.mx=imu.mx;
 8005668:	f9b5 3006 	ldrsh.w	r3, [r5, #6]
 800566c:	ee06 3a90 	vmov	s13, r3
	imu_sensor.my=imu.my;
 8005670:	f9b5 3008 	ldrsh.w	r3, [r5, #8]
 8005674:	ee07 3a10 	vmov	s14, r3
	imu_sensor.mz=imu.mz;
 8005678:	f9b5 300a 	ldrsh.w	r3, [r5, #10]
 800567c:	ee07 3a90 	vmov	s15, r3
	imu_sensor.ax=imu.ax;
 8005680:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
	imu_sensor.ay=imu.ay;
 8005684:	eef8 5ae5 	vcvt.f32.s32	s11, s11
	imu_sensor.az=imu.az;
 8005688:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
	imu_sensor.mx=imu.mx;
 800568c:	eef8 6ae6 	vcvt.f32.s32	s13, s13
	imu_sensor.my=imu.my;
 8005690:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
	imu_sensor.mz=imu.mz;
 8005694:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	imu_sensor.wz=imu.wz;
 8005698:	69ab      	ldr	r3, [r5, #24]
	imu_sensor.ax=imu.ax;
 800569a:	ed84 5a00 	vstr	s10, [r4]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800569e:	4641      	mov	r1, r8
 80056a0:	4638      	mov	r0, r7
	imu_sensor.ay=imu.ay;
 80056a2:	edc4 5a01 	vstr	s11, [r4, #4]
	imu_sensor.az=imu.az;
 80056a6:	ed84 6a02 	vstr	s12, [r4, #8]
	imu_sensor.mx=imu.mx;
 80056aa:	edc4 6a06 	vstr	s13, [r4, #24]
	imu_sensor.my=imu.my;
 80056ae:	ed84 7a07 	vstr	s14, [r4, #28]
	imu_sensor.mz=imu.mz;
 80056b2:	edc4 7a08 	vstr	s15, [r4, #32]
	imu_sensor.wz=imu.wz;
 80056b6:	6163      	str	r3, [r4, #20]
	madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 80056b8:	f7fe ffc2 	bl	8004640 <madgwick_ahrs_updateIMU>
	HAL_Delay(1);
 80056bc:	2001      	movs	r0, #1
 80056be:	f7fb fca3 	bl	8001008 <HAL_Delay>
	for(int i=0;i<2500;i++){
 80056c2:	3e01      	subs	r6, #1
 80056c4:	d1b6      	bne.n	8005634 <initFriction+0xb8>
	}

}
 80056c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80056ca:	bf00      	nop
 80056cc:	20000620 	.word	0x20000620
 80056d0:	20000218 	.word	0x20000218
 80056d4:	200003b0 	.word	0x200003b0
 80056d8:	200006e8 	.word	0x200006e8

080056dc <main>:
{
 80056dc:	e92d 4880 	stmdb	sp!, {r7, fp, lr}
 80056e0:	b087      	sub	sp, #28
  HAL_Init();
 80056e2:	f7fb fc65 	bl	8000fb0 <HAL_Init>
  SystemClock_Config();
 80056e6:	f7ff fa81 	bl	8004bec <SystemClock_Config>
  MX_GPIO_Init();
 80056ea:	f7fe fecd 	bl	8004488 <MX_GPIO_Init>
  MX_CAN1_Init();
 80056ee:	f7fe fdcd 	bl	800428c <MX_CAN1_Init>
  MX_CAN2_Init();
 80056f2:	f7fe fdeb 	bl	80042cc <MX_CAN2_Init>
  MX_SPI5_Init();
 80056f6:	f001 f881 	bl	80067fc <MX_SPI5_Init>
  MX_TIM1_Init();
 80056fa:	f001 f9a3 	bl	8006a44 <MX_TIM1_Init>
  MX_TIM6_Init();
 80056fe:	f001 fb81 	bl	8006e04 <MX_TIM6_Init>
  MX_TIM12_Init();
 8005702:	f001 fc99 	bl	8007038 <MX_TIM12_Init>
  MX_UART7_Init();
 8005706:	f001 fdc7 	bl	8007298 <MX_UART7_Init>
  MX_UART8_Init();
 800570a:	f001 fde1 	bl	80072d0 <MX_UART8_Init>
  MX_USART1_UART_Init();
 800570e:	f001 fdfb 	bl	8007308 <MX_USART1_UART_Init>
  MX_USART6_UART_Init();
 8005712:	f001 fe17 	bl	8007344 <MX_USART6_UART_Init>
  MX_TIM2_Init();
 8005716:	f001 fa89 	bl	8006c2c <MX_TIM2_Init>
  MX_TIM8_Init();
 800571a:	f001 fb9b 	bl	8006e54 <MX_TIM8_Init>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 800571e:	2212      	movs	r2, #18
 8005720:	49be      	ldr	r1, [pc, #760]	; (8005a1c <main+0x340>)
 8005722:	48bf      	ldr	r0, [pc, #764]	; (8005a20 <main+0x344>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 8005724:	4dbf      	ldr	r5, [pc, #764]	; (8005a24 <main+0x348>)
  IMU_pich_set=imu_attitude.pitch;
 8005726:	4fc0      	ldr	r7, [pc, #768]	; (8005a28 <main+0x34c>)
 8005728:	f8df b394 	ldr.w	fp, [pc, #916]	; 8005ac0 <main+0x3e4>
 800572c:	4ebf      	ldr	r6, [pc, #764]	; (8005a2c <main+0x350>)
 800572e:	f8df a394 	ldr.w	sl, [pc, #916]	; 8005ac4 <main+0x3e8>
  HAL_UART_Receive_IT(&huart1, rcData, 18);
 8005732:	f7fd fbb5 	bl	8002ea0 <HAL_UART_Receive_IT>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 0);
 8005736:	2200      	movs	r2, #0
 8005738:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800573c:	48bc      	ldr	r0, [pc, #752]	; (8005a30 <main+0x354>)
 800573e:	f7fc f99b 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(LED_G_GPIO_Port, LED_G_Pin, 1);
 8005742:	2201      	movs	r2, #1
 8005744:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8005748:	48ba      	ldr	r0, [pc, #744]	; (8005a34 <main+0x358>)
 800574a:	f7fc f995 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_1, 1);
 800574e:	2201      	movs	r2, #1
 8005750:	2102      	movs	r1, #2
 8005752:	48b9      	ldr	r0, [pc, #740]	; (8005a38 <main+0x35c>)
 8005754:	f7fc f990 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_2, 1);
 8005758:	2201      	movs	r2, #1
 800575a:	2104      	movs	r1, #4
 800575c:	48b6      	ldr	r0, [pc, #728]	; (8005a38 <main+0x35c>)
 800575e:	f7fc f98b 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_3, 1);
 8005762:	2201      	movs	r2, #1
 8005764:	2108      	movs	r1, #8
 8005766:	48b4      	ldr	r0, [pc, #720]	; (8005a38 <main+0x35c>)
 8005768:	f7fc f986 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_4, 1);
 800576c:	2201      	movs	r2, #1
 800576e:	2110      	movs	r1, #16
 8005770:	48b1      	ldr	r0, [pc, #708]	; (8005a38 <main+0x35c>)
 8005772:	f7fc f981 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, 1);
 8005776:	2201      	movs	r2, #1
 8005778:	2120      	movs	r1, #32
 800577a:	48af      	ldr	r0, [pc, #700]	; (8005a38 <main+0x35c>)
 800577c:	f7fc f97c 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_6, 1);
 8005780:	2201      	movs	r2, #1
 8005782:	2140      	movs	r1, #64	; 0x40
 8005784:	48ac      	ldr	r0, [pc, #688]	; (8005a38 <main+0x35c>)
 8005786:	f7fc f977 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_7, 1);
 800578a:	2201      	movs	r2, #1
 800578c:	2180      	movs	r1, #128	; 0x80
 800578e:	48aa      	ldr	r0, [pc, #680]	; (8005a38 <main+0x35c>)
 8005790:	f7fc f972 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_8, 1);
 8005794:	2201      	movs	r2, #1
 8005796:	f44f 7180 	mov.w	r1, #256	; 0x100
 800579a:	48a7      	ldr	r0, [pc, #668]	; (8005a38 <main+0x35c>)
 800579c:	f7fc f96c 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);
 80057a0:	2200      	movs	r2, #0
 80057a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80057a6:	48a5      	ldr	r0, [pc, #660]	; (8005a3c <main+0x360>)
 80057a8:	f7fc f966 	bl	8001a78 <HAL_GPIO_WritePin>
  sConfigOC.Pulse = map(90,0,180,500,2500);
 80057ac:	f240 54dc 	movw	r4, #1500	; 0x5dc
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80057b0:	4629      	mov	r1, r5
 80057b2:	2200      	movs	r2, #0
 80057b4:	48a2      	ldr	r0, [pc, #648]	; (8005a40 <main+0x364>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 80057b6:	606c      	str	r4, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 80057b8:	f7fc ff54 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80057bc:	2100      	movs	r1, #0
 80057be:	48a0      	ldr	r0, [pc, #640]	; (8005a40 <main+0x364>)
 80057c0:	f7fc ff26 	bl	8002610 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 80057c4:	4629      	mov	r1, r5
 80057c6:	2204      	movs	r2, #4
 80057c8:	489d      	ldr	r0, [pc, #628]	; (8005a40 <main+0x364>)
  sConfigOC.Pulse = map(90,0,180,500,2500);
 80057ca:	606c      	str	r4, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 80057cc:	f7fc ff4a 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80057d0:	2104      	movs	r1, #4
 80057d2:	489b      	ldr	r0, [pc, #620]	; (8005a40 <main+0x364>)
 80057d4:	f7fc ff1c 	bl	8002610 <HAL_TIM_PWM_Start>
  sConfigOC.Pulse = map(145,0,180,500,2500);
 80057d8:	f640 043f 	movw	r4, #2111	; 0x83f
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80057dc:	4629      	mov	r1, r5
 80057de:	2208      	movs	r2, #8
 80057e0:	4897      	ldr	r0, [pc, #604]	; (8005a40 <main+0x364>)
  sConfigOC.Pulse = map(145,0,180,500,2500);
 80057e2:	606c      	str	r4, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 80057e4:	f7fc ff3e 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80057e8:	2108      	movs	r1, #8
 80057ea:	4895      	ldr	r0, [pc, #596]	; (8005a40 <main+0x364>)
 80057ec:	f7fc ff10 	bl	8002610 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80057f0:	220c      	movs	r2, #12
 80057f2:	4629      	mov	r1, r5
 80057f4:	4892      	ldr	r0, [pc, #584]	; (8005a40 <main+0x364>)
  sConfigOC.Pulse = map(145,0,180,500,2500);
 80057f6:	606c      	str	r4, [r5, #4]
  HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80057f8:	f7fc ff34 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80057fc:	210c      	movs	r1, #12
 80057fe:	4890      	ldr	r0, [pc, #576]	; (8005a40 <main+0x364>)
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 8005800:	4d90      	ldr	r5, [pc, #576]	; (8005a44 <main+0x368>)
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8005802:	f7fc ff05 	bl	8002610 <HAL_TIM_PWM_Start>
  mpu_device_init();
 8005806:	f7fe fc87 	bl	8004118 <mpu_device_init>
  mpu_offset_call();
 800580a:	f7fe fbd9 	bl	8003fc0 <mpu_offset_call>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); // friction wheel
 800580e:	2100      	movs	r1, #0
 8005810:	488d      	ldr	r0, [pc, #564]	; (8005a48 <main+0x36c>)
 8005812:	f7fc fefd 	bl	8002610 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8005816:	2104      	movs	r1, #4
 8005818:	488b      	ldr	r0, [pc, #556]	; (8005a48 <main+0x36c>)
 800581a:	f7fc fef9 	bl	8002610 <HAL_TIM_PWM_Start>
  initFriction();
 800581e:	f7ff fead 	bl	800557c <initFriction>
		wheelPID[i].differentialFilterRate = 0.9f;
	}
}

void initLoadPID() {
	loadPID.t = 2.0f;
 8005822:	4a8a      	ldr	r2, [pc, #552]	; (8005a4c <main+0x370>)
		wheelPID[i].t = 2.0f;
 8005824:	4b8a      	ldr	r3, [pc, #552]	; (8005a50 <main+0x374>)
	loadPID.p = 10.0f;
	loadPID.i = 0.1f*500;
 8005826:	488b      	ldr	r0, [pc, #556]	; (8005a54 <main+0x378>)
 8005828:	6090      	str	r0, [r2, #8]
		wheelPID[i].t = 2.0f;
 800582a:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	loadPID.d = 0.07f;
 800582e:	488a      	ldr	r0, [pc, #552]	; (8005a58 <main+0x37c>)
	loadPID.t = 2.0f;
 8005830:	6011      	str	r1, [r2, #0]
	loadPID.d = 0.07f;
 8005832:	60d0      	str	r0, [r2, #12]
		wheelPID[i].t = 2.0f;
 8005834:	6019      	str	r1, [r3, #0]
		wheelPID[i].p = 3.0f;
 8005836:	4889      	ldr	r0, [pc, #548]	; (8005a5c <main+0x380>)
		wheelPID[i].t = 2.0f;
 8005838:	62d9      	str	r1, [r3, #44]	; 0x2c
 800583a:	6599      	str	r1, [r3, #88]	; 0x58
 800583c:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	loadPID.p = 10.0f;
 8005840:	4987      	ldr	r1, [pc, #540]	; (8005a60 <main+0x384>)
 8005842:	6051      	str	r1, [r2, #4]
		wheelPID[i].p = 3.0f;
 8005844:	6058      	str	r0, [r3, #4]
		wheelPID[i].outLimit = 15000.0f;
 8005846:	4987      	ldr	r1, [pc, #540]	; (8005a64 <main+0x388>)
		wheelPID[i].p = 3.0f;
 8005848:	6318      	str	r0, [r3, #48]	; 0x30
 800584a:	65d8      	str	r0, [r3, #92]	; 0x5c
 800584c:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
		wheelPID[i].i = 30.0f;
 8005850:	4885      	ldr	r0, [pc, #532]	; (8005a68 <main+0x38c>)
 8005852:	6098      	str	r0, [r3, #8]
		wheelPID[i].d = 0.0f;
 8005854:	f04f 0800 	mov.w	r8, #0
		wheelPID[i].i = 30.0f;
 8005858:	6358      	str	r0, [r3, #52]	; 0x34
 800585a:	6618      	str	r0, [r3, #96]	; 0x60
 800585c:	f8c3 008c 	str.w	r0, [r3, #140]	; 0x8c
		wheelPID[i].outLimit = 15000.0f;
 8005860:	6119      	str	r1, [r3, #16]
		wheelPID[i].integralOutLimit = 500.0f;
 8005862:	4882      	ldr	r0, [pc, #520]	; (8005a6c <main+0x390>)
		wheelPID[i].outLimit = 15000.0f;
 8005864:	63d9      	str	r1, [r3, #60]	; 0x3c
 8005866:	6699      	str	r1, [r3, #104]	; 0x68
 8005868:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
		wheelPID[i].differentialFilterRate = 0.9f;
 800586c:	4980      	ldr	r1, [pc, #512]	; (8005a70 <main+0x394>)
 800586e:	6199      	str	r1, [r3, #24]
 8005870:	6459      	str	r1, [r3, #68]	; 0x44
 8005872:	6719      	str	r1, [r3, #112]	; 0x70
 8005874:	f8c3 109c 	str.w	r1, [r3, #156]	; 0x9c
		wheelPID[i].integralOutLimit = 500.0f;
 8005878:	6158      	str	r0, [r3, #20]
 800587a:	6418      	str	r0, [r3, #64]	; 0x40
 800587c:	66d8      	str	r0, [r3, #108]	; 0x6c
 800587e:	f8c3 0098 	str.w	r0, [r3, #152]	; 0x98
		wheelPID[i].d = 0.0f;
 8005882:	f8c3 800c 	str.w	r8, [r3, #12]
	loadPID.outLimit = 30000.0f;
 8005886:	487b      	ldr	r0, [pc, #492]	; (8005a74 <main+0x398>)
		wheelPID[i].d = 0.0f;
 8005888:	f8c3 8038 	str.w	r8, [r3, #56]	; 0x38
 800588c:	f8c3 8064 	str.w	r8, [r3, #100]	; 0x64
 8005890:	f8c3 8090 	str.w	r8, [r3, #144]	; 0x90
	loadPID.integralOutLimit = 10000.0f;
 8005894:	4b78      	ldr	r3, [pc, #480]	; (8005a78 <main+0x39c>)
	loadPID.outLimit = 30000.0f;
 8005896:	6110      	str	r0, [r2, #16]
	loadPID.differentialFilterRate = 0.9f;
 8005898:	6191      	str	r1, [r2, #24]
	loadPID.integralOutLimit = 10000.0f;
 800589a:	6153      	str	r3, [r2, #20]
  initCanFilter();
 800589c:	f7fe fdd6 	bl	800444c <initCanFilter>
	mecanum.param.wheel_perimeter = PERIMETER;
 80058a0:	4b76      	ldr	r3, [pc, #472]	; (8005a7c <main+0x3a0>)
 80058a2:	4877      	ldr	r0, [pc, #476]	; (8005a80 <main+0x3a4>)
	mecanum.param.wheelbase = WHEELBASE;
 80058a4:	4a77      	ldr	r2, [pc, #476]	; (8005a84 <main+0x3a8>)
	mecanum.param.wheeltrack = WHEELTRACK;
 80058a6:	4978      	ldr	r1, [pc, #480]	; (8005a88 <main+0x3ac>)
	mecanum.param.wheel_perimeter = PERIMETER;
 80058a8:	6018      	str	r0, [r3, #0]
  HAL_TIM_Base_Start_IT(&htim6);
 80058aa:	4878      	ldr	r0, [pc, #480]	; (8005a8c <main+0x3b0>)
	mecanum.param.wheelbase = WHEELBASE;
 80058ac:	609a      	str	r2, [r3, #8]
	mecanum.param.wheeltrack = WHEELTRACK;
 80058ae:	6059      	str	r1, [r3, #4]
	mecanum.param.rotate_x_offset = 0;
 80058b0:	f8c3 800c 	str.w	r8, [r3, #12]
	mecanum.param.rotate_y_offset = 0;
 80058b4:	f8c3 8010 	str.w	r8, [r3, #16]
  HAL_TIM_Base_Start_IT(&htim6);
 80058b8:	f7fc fe16 	bl	80024e8 <HAL_TIM_Base_Start_IT>
  setbuf(stdout, NULL);
 80058bc:	4b74      	ldr	r3, [pc, #464]	; (8005a90 <main+0x3b4>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	2100      	movs	r1, #0
 80058c2:	6898      	ldr	r0, [r3, #8]
 80058c4:	f002 fb5a 	bl	8007f7c <setbuf>
  HAL_CAN_Start(&hcan1);
 80058c8:	4872      	ldr	r0, [pc, #456]	; (8005a94 <main+0x3b8>)
 80058ca:	f7fb fcb7 	bl	800123c <HAL_CAN_Start>
  HAL_CAN_Start(&hcan2);
 80058ce:	4872      	ldr	r0, [pc, #456]	; (8005a98 <main+0x3bc>)
 80058d0:	f7fb fcb4 	bl	800123c <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING);
 80058d4:	2102      	movs	r1, #2
 80058d6:	486f      	ldr	r0, [pc, #444]	; (8005a94 <main+0x3b8>)
 80058d8:	f7fb fdb6 	bl	8001448 <HAL_CAN_ActivateNotification>
  HAL_CAN_ActivateNotification(&hcan2, CAN_IT_RX_FIFO0_MSG_PENDING);
 80058dc:	2102      	movs	r1, #2
 80058de:	486e      	ldr	r0, [pc, #440]	; (8005a98 <main+0x3bc>)
 80058e0:	f7fb fdb2 	bl	8001448 <HAL_CAN_ActivateNotification>
  HAL_GPIO_WritePin(POWER_OUT1_GPIO_Port, POWER_OUT1_Pin, 1);
 80058e4:	2201      	movs	r2, #1
 80058e6:	2104      	movs	r1, #4
 80058e8:	486c      	ldr	r0, [pc, #432]	; (8005a9c <main+0x3c0>)
 80058ea:	f7fc f8c5 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT2_GPIO_Port, POWER_OUT2_Pin, 1);
 80058ee:	2201      	movs	r2, #1
 80058f0:	2108      	movs	r1, #8
 80058f2:	486a      	ldr	r0, [pc, #424]	; (8005a9c <main+0x3c0>)
 80058f4:	f7fc f8c0 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT3_GPIO_Port, POWER_OUT3_Pin, 1);
 80058f8:	2201      	movs	r2, #1
 80058fa:	2110      	movs	r1, #16
 80058fc:	4867      	ldr	r0, [pc, #412]	; (8005a9c <main+0x3c0>)
 80058fe:	f7fc f8bb 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(POWER_OUT4_GPIO_Port, POWER_OUT4_Pin, 1);
 8005902:	2201      	movs	r2, #1
 8005904:	2120      	movs	r1, #32
 8005906:	4865      	ldr	r0, [pc, #404]	; (8005a9c <main+0x3c0>)
 8005908:	f7fc f8b6 	bl	8001a78 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_11, 1);
 800590c:	2201      	movs	r2, #1
 800590e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8005912:	4847      	ldr	r0, [pc, #284]	; (8005a30 <main+0x354>)
 8005914:	f7fc f8b0 	bl	8001a78 <HAL_GPIO_WritePin>
  CustomData_init(11,0x0111);  //blue-1
 8005918:	f240 1111 	movw	r1, #273	; 0x111
 800591c:	200b      	movs	r0, #11
 800591e:	f000 ff61 	bl	80067e4 <CustomData_init>
  IMU_pich_set=imu_attitude.pitch;
 8005922:	485f      	ldr	r0, [pc, #380]	; (8005aa0 <main+0x3c4>)
 8005924:	6879      	ldr	r1, [r7, #4]
 8005926:	6001      	str	r1, [r0, #0]
  IMU_yaw_set=imu_attitude.yaw;
 8005928:	485e      	ldr	r0, [pc, #376]	; (8005aa4 <main+0x3c8>)
 800592a:	68ba      	ldr	r2, [r7, #8]
 800592c:	6002      	str	r2, [r0, #0]
  IMU_rol_set=imu_attitude.roll;
 800592e:	485e      	ldr	r0, [pc, #376]	; (8005aa8 <main+0x3cc>)
 8005930:	683b      	ldr	r3, [r7, #0]
  PC_mouse_x=0;
 8005932:	495e      	ldr	r1, [pc, #376]	; (8005aac <main+0x3d0>)
  PC_mouse_y=0;
 8005934:	4a5e      	ldr	r2, [pc, #376]	; (8005ab0 <main+0x3d4>)
  IMU_rol_set=imu_attitude.roll;
 8005936:	6003      	str	r3, [r0, #0]
  PC_mouse_x=0;
 8005938:	2300      	movs	r3, #0
 800593a:	600b      	str	r3, [r1, #0]
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 800593c:	2400      	movs	r4, #0
  PC_mouse_y=0;
 800593e:	6013      	str	r3, [r2, #0]
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2 || rc.key_Ctrl==1){
 8005940:	2104      	movs	r1, #4
 8005942:	485c      	ldr	r0, [pc, #368]	; (8005ab4 <main+0x3d8>)
 8005944:	f7fc f892 	bl	8001a6c <HAL_GPIO_ReadPin>
 8005948:	2801      	cmp	r0, #1
 800594a:	d05c      	beq.n	8005a06 <main+0x32a>
 800594c:	f89b 300a 	ldrb.w	r3, [fp, #10]
 8005950:	2b02      	cmp	r3, #2
 8005952:	d058      	beq.n	8005a06 <main+0x32a>
 8005954:	f99b 301f 	ldrsb.w	r3, [fp, #31]
 8005958:	2b01      	cmp	r3, #1
 800595a:	d054      	beq.n	8005a06 <main+0x32a>
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 800595c:	f9b6 0004 	ldrsh.w	r0, [r6, #4]
 8005960:	ee07 0a90 	vmov	s15, r0
 8005964:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005968:	ee17 0a90 	vmov	r0, s15
 800596c:	f7fa fdfc 	bl	8000568 <__aeabi_f2d>
 8005970:	4622      	mov	r2, r4
 8005972:	462b      	mov	r3, r5
 8005974:	f7fa fe50 	bl	8000618 <__aeabi_dmul>
 8005978:	4680      	mov	r8, r0
	    			  ,(float)wheelFdb[2].torque/16384.0*20.0,(float)wheelFdb[3].torque/16384.0*20.0);
 800597a:	f9b6 0028 	ldrsh.w	r0, [r6, #40]	; 0x28
 800597e:	ee07 0a90 	vmov	s15, r0
 8005982:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 8005986:	4689      	mov	r9, r1
	    			  ,(float)wheelFdb[2].torque/16384.0*20.0,(float)wheelFdb[3].torque/16384.0*20.0);
 8005988:	ee17 0a90 	vmov	r0, s15
 800598c:	f7fa fdec 	bl	8000568 <__aeabi_f2d>
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 8005990:	4622      	mov	r2, r4
 8005992:	462b      	mov	r3, r5
 8005994:	f7fa fe40 	bl	8000618 <__aeabi_dmul>
	    			  ,(float)wheelFdb[2].torque/16384.0*20.0,(float)wheelFdb[3].torque/16384.0*20.0);
 8005998:	f9b6 301c 	ldrsh.w	r3, [r6, #28]
 800599c:	ee07 3a90 	vmov	s15, r3
 80059a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 80059a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
	    			  ,(float)wheelFdb[2].torque/16384.0*20.0,(float)wheelFdb[3].torque/16384.0*20.0);
 80059a8:	ee17 0a90 	vmov	r0, s15
 80059ac:	f7fa fddc 	bl	8000568 <__aeabi_f2d>
	  printf("torque M0=%8.3lf M1=%8.3lf M2=%8.3lf M3=%8.3lf",(float)wheelFdb[0].torque/16384.0*20.0,(float)wheelFdb[1].torque/16384.0*20.0
 80059b0:	4622      	mov	r2, r4
 80059b2:	462b      	mov	r3, r5
 80059b4:	f7fa fe30 	bl	8000618 <__aeabi_dmul>
 80059b8:	f9b6 3010 	ldrsh.w	r3, [r6, #16]
 80059bc:	ee07 3a90 	vmov	s15, r3
 80059c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80059c8:	ee17 0a90 	vmov	r0, s15
 80059cc:	f7fa fdcc 	bl	8000568 <__aeabi_f2d>
 80059d0:	4622      	mov	r2, r4
 80059d2:	462b      	mov	r3, r5
 80059d4:	f7fa fe20 	bl	8000618 <__aeabi_dmul>
 80059d8:	464b      	mov	r3, r9
 80059da:	e9cd 0100 	strd	r0, r1, [sp]
 80059de:	4642      	mov	r2, r8
 80059e0:	4835      	ldr	r0, [pc, #212]	; (8005ab8 <main+0x3dc>)
 80059e2:	f002 fa4f 	bl	8007e84 <iprintf>
	   printf("\r\n");
 80059e6:	4835      	ldr	r0, [pc, #212]	; (8005abc <main+0x3e0>)
 80059e8:	f002 fac0 	bl	8007f6c <puts>
		if(cnt_time_main>=10){
 80059ec:	f89a 3000 	ldrb.w	r3, [sl]
 80059f0:	2b09      	cmp	r3, #9
 80059f2:	d869      	bhi.n	8005ac8 <main+0x3ec>
			cnt_time_main++;
 80059f4:	3301      	adds	r3, #1
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2 || rc.key_Ctrl==1){
 80059f6:	2104      	movs	r1, #4
 80059f8:	482e      	ldr	r0, [pc, #184]	; (8005ab4 <main+0x3d8>)
			cnt_time_main++;
 80059fa:	f88a 3000 	strb.w	r3, [sl]
	  if(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_2)==1 || rc.sw1==2 || rc.key_Ctrl==1){
 80059fe:	f7fc f835 	bl	8001a6c <HAL_GPIO_ReadPin>
 8005a02:	2801      	cmp	r0, #1
 8005a04:	d1a2      	bne.n	800594c <main+0x270>
		  IMU_pich_set=imu_attitude.pitch;
 8005a06:	4926      	ldr	r1, [pc, #152]	; (8005aa0 <main+0x3c4>)
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	600b      	str	r3, [r1, #0]
		  IMU_yaw_set=imu_attitude.yaw;
 8005a0c:	4925      	ldr	r1, [pc, #148]	; (8005aa4 <main+0x3c8>)
 8005a0e:	68ba      	ldr	r2, [r7, #8]
 8005a10:	600a      	str	r2, [r1, #0]
		  IMU_rol_set=imu_attitude.roll;
 8005a12:	4a25      	ldr	r2, [pc, #148]	; (8005aa8 <main+0x3cc>)
 8005a14:	683b      	ldr	r3, [r7, #0]
 8005a16:	6013      	str	r3, [r2, #0]
 8005a18:	e7a0      	b.n	800595c <main+0x280>
 8005a1a:	bf00      	nop
 8005a1c:	200005e0 	.word	0x200005e0
 8005a20:	20000868 	.word	0x20000868
 8005a24:	200002a8 	.word	0x200002a8
 8005a28:	200003b0 	.word	0x200003b0
 8005a2c:	200003bc 	.word	0x200003bc
 8005a30:	40021000 	.word	0x40021000
 8005a34:	40021400 	.word	0x40021400
 8005a38:	40021800 	.word	0x40021800
 8005a3c:	40020c00 	.word	0x40020c00
 8005a40:	200007a8 	.word	0x200007a8
 8005a44:	3f540000 	.word	0x3f540000
 8005a48:	200006e8 	.word	0x200006e8
 8005a4c:	200005f4 	.word	0x200005f4
 8005a50:	20000488 	.word	0x20000488
 8005a54:	42480000 	.word	0x42480000
 8005a58:	3d8f5c29 	.word	0x3d8f5c29
 8005a5c:	40400000 	.word	0x40400000
 8005a60:	41200000 	.word	0x41200000
 8005a64:	466a6000 	.word	0x466a6000
 8005a68:	41f00000 	.word	0x41f00000
 8005a6c:	43fa0000 	.word	0x43fa0000
 8005a70:	3f666666 	.word	0x3f666666
 8005a74:	46ea6000 	.word	0x46ea6000
 8005a78:	461c4000 	.word	0x461c4000
 8005a7c:	20000544 	.word	0x20000544
 8005a80:	43ef0000 	.word	0x43ef0000
 8005a84:	43f78000 	.word	0x43f78000
 8005a88:	440d4000 	.word	0x440d4000
 8005a8c:	20000728 	.word	0x20000728
 8005a90:	20000028 	.word	0x20000028
 8005a94:	2000034c 	.word	0x2000034c
 8005a98:	20000324 	.word	0x20000324
 8005a9c:	40021c00 	.word	0x40021c00
 8005aa0:	200003a8 	.word	0x200003a8
 8005aa4:	200005bc 	.word	0x200005bc
 8005aa8:	200003ac 	.word	0x200003ac
 8005aac:	200003f0 	.word	0x200003f0
 8005ab0:	20000484 	.word	0x20000484
 8005ab4:	40020400 	.word	0x40020400
 8005ab8:	0800bee4 	.word	0x0800bee4
 8005abc:	0800bf14 	.word	0x0800bf14
 8005ac0:	20000374 	.word	0x20000374
 8005ac4:	200003ed 	.word	0x200003ed
		    setData1(IMU_pich);
 8005ac8:	4b3f      	ldr	r3, [pc, #252]	; (8005bc8 <main+0x4ec>)
 8005aca:	ed93 0a00 	vldr	s0, [r3]
 8005ace:	f000 fe71 	bl	80067b4 <setData1>
		    setData2(IMU_yaw);
 8005ad2:	4b3e      	ldr	r3, [pc, #248]	; (8005bcc <main+0x4f0>)
 8005ad4:	ed93 0a00 	vldr	s0, [r3]
 8005ad8:	f000 fe72 	bl	80067c0 <setData2>
		    setData3((float)yaw_now);
 8005adc:	4b3c      	ldr	r3, [pc, #240]	; (8005bd0 <main+0x4f4>)
 8005ade:	f9b3 2000 	ldrsh.w	r2, [r3]
 8005ae2:	ee00 2a10 	vmov	s0, r2
 8005ae6:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8005aea:	f000 fe6f 	bl	80067cc <setData3>
		    	 if(yaw_now>=-75 && yaw_now<=-55){setMasks(0b011111);}
 8005aee:	4b38      	ldr	r3, [pc, #224]	; (8005bd0 <main+0x4f4>)
 8005af0:	881b      	ldrh	r3, [r3, #0]
 8005af2:	f103 024b 	add.w	r2, r3, #75	; 0x4b
 8005af6:	b292      	uxth	r2, r2
 8005af8:	2a14      	cmp	r2, #20
 8005afa:	d93c      	bls.n	8005b76 <main+0x49a>
		    else if(yaw_now>=-55 && yaw_now<=-45){setMasks(0b001111);}
 8005afc:	f103 0237 	add.w	r2, r3, #55	; 0x37
 8005b00:	b292      	uxth	r2, r2
 8005b02:	2a0a      	cmp	r2, #10
 8005b04:	d93b      	bls.n	8005b7e <main+0x4a2>
		    else if(yaw_now>=-45 && yaw_now<=-35){setMasks(0b101111);}
 8005b06:	f103 022d 	add.w	r2, r3, #45	; 0x2d
 8005b0a:	b292      	uxth	r2, r2
 8005b0c:	2a0a      	cmp	r2, #10
 8005b0e:	d93a      	bls.n	8005b86 <main+0x4aa>
		    else if(yaw_now>=-35 && yaw_now<=-20){setMasks(0b100111);}
 8005b10:	f103 0223 	add.w	r2, r3, #35	; 0x23
 8005b14:	b292      	uxth	r2, r2
 8005b16:	2a0f      	cmp	r2, #15
 8005b18:	d939      	bls.n	8005b8e <main+0x4b2>
		    else if(yaw_now>=-20 && yaw_now<=-10){setMasks(0b110111);}
 8005b1a:	f103 0214 	add.w	r2, r3, #20
 8005b1e:	b292      	uxth	r2, r2
 8005b20:	2a0a      	cmp	r2, #10
 8005b22:	d938      	bls.n	8005b96 <main+0x4ba>
		    else if(yaw_now>=-10 && yaw_now<= 10){setMasks(0b110011);}
 8005b24:	f103 020a 	add.w	r2, r3, #10
 8005b28:	b292      	uxth	r2, r2
 8005b2a:	2a14      	cmp	r2, #20
 8005b2c:	d937      	bls.n	8005b9e <main+0x4c2>
		    else if(yaw_now>= 10 && yaw_now<= 20){setMasks(0b111011);}
 8005b2e:	f1a3 020a 	sub.w	r2, r3, #10
 8005b32:	2a0a      	cmp	r2, #10
 8005b34:	d937      	bls.n	8005ba6 <main+0x4ca>
		    else if(yaw_now>= 20 && yaw_now<= 35){setMasks(0b111001);}
 8005b36:	f1a3 0214 	sub.w	r2, r3, #20
 8005b3a:	2a0f      	cmp	r2, #15
 8005b3c:	d937      	bls.n	8005bae <main+0x4d2>
		    else if(yaw_now>= 35 && yaw_now<= 45){setMasks(0b111101);}
 8005b3e:	f1a3 0223 	sub.w	r2, r3, #35	; 0x23
 8005b42:	2a0a      	cmp	r2, #10
 8005b44:	d937      	bls.n	8005bb6 <main+0x4da>
		    else if(yaw_now>= 45 && yaw_now<= 55){setMasks(0b111100);}
 8005b46:	f1a3 022d 	sub.w	r2, r3, #45	; 0x2d
 8005b4a:	2a0a      	cmp	r2, #10
 8005b4c:	d937      	bls.n	8005bbe <main+0x4e2>
		    else if(yaw_now>= 55 && yaw_now<= 75){setMasks(0b111110);}
 8005b4e:	3b37      	subs	r3, #55	; 0x37
 8005b50:	2b14      	cmp	r3, #20
 8005b52:	bf94      	ite	ls
 8005b54:	203e      	movls	r0, #62	; 0x3e
		    else  								 {setMasks(0b000000);}
 8005b56:	2000      	movhi	r0, #0
 8005b58:	f000 fe3e 	bl	80067d8 <setMasks>
		    makeCustomDataPacket(customdataPacket);
 8005b5c:	481d      	ldr	r0, [pc, #116]	; (8005bd4 <main+0x4f8>)
 8005b5e:	f000 fdcb 	bl	80066f8 <makeCustomDataPacket>
		    HAL_UART_Transmit(&huart8, (uint8_t *)customdataPacket, 28,100);
 8005b62:	2364      	movs	r3, #100	; 0x64
 8005b64:	221c      	movs	r2, #28
 8005b66:	491b      	ldr	r1, [pc, #108]	; (8005bd4 <main+0x4f8>)
 8005b68:	481b      	ldr	r0, [pc, #108]	; (8005bd8 <main+0x4fc>)
 8005b6a:	f7fd f911 	bl	8002d90 <HAL_UART_Transmit>
			cnt_time_main=0;
 8005b6e:	2300      	movs	r3, #0
 8005b70:	f88a 3000 	strb.w	r3, [sl]
 8005b74:	e6e4      	b.n	8005940 <main+0x264>
		    	 if(yaw_now>=-75 && yaw_now<=-55){setMasks(0b011111);}
 8005b76:	201f      	movs	r0, #31
 8005b78:	f000 fe2e 	bl	80067d8 <setMasks>
 8005b7c:	e7ee      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>=-55 && yaw_now<=-45){setMasks(0b001111);}
 8005b7e:	200f      	movs	r0, #15
 8005b80:	f000 fe2a 	bl	80067d8 <setMasks>
 8005b84:	e7ea      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>=-45 && yaw_now<=-35){setMasks(0b101111);}
 8005b86:	202f      	movs	r0, #47	; 0x2f
 8005b88:	f000 fe26 	bl	80067d8 <setMasks>
 8005b8c:	e7e6      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>=-35 && yaw_now<=-20){setMasks(0b100111);}
 8005b8e:	2027      	movs	r0, #39	; 0x27
 8005b90:	f000 fe22 	bl	80067d8 <setMasks>
 8005b94:	e7e2      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>=-20 && yaw_now<=-10){setMasks(0b110111);}
 8005b96:	2037      	movs	r0, #55	; 0x37
 8005b98:	f000 fe1e 	bl	80067d8 <setMasks>
 8005b9c:	e7de      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>=-10 && yaw_now<= 10){setMasks(0b110011);}
 8005b9e:	2033      	movs	r0, #51	; 0x33
 8005ba0:	f000 fe1a 	bl	80067d8 <setMasks>
 8005ba4:	e7da      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>= 10 && yaw_now<= 20){setMasks(0b111011);}
 8005ba6:	203b      	movs	r0, #59	; 0x3b
 8005ba8:	f000 fe16 	bl	80067d8 <setMasks>
 8005bac:	e7d6      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>= 20 && yaw_now<= 35){setMasks(0b111001);}
 8005bae:	2039      	movs	r0, #57	; 0x39
 8005bb0:	f000 fe12 	bl	80067d8 <setMasks>
 8005bb4:	e7d2      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>= 35 && yaw_now<= 45){setMasks(0b111101);}
 8005bb6:	203d      	movs	r0, #61	; 0x3d
 8005bb8:	f000 fe0e 	bl	80067d8 <setMasks>
 8005bbc:	e7ce      	b.n	8005b5c <main+0x480>
		    else if(yaw_now>= 45 && yaw_now<= 55){setMasks(0b111100);}
 8005bbe:	203c      	movs	r0, #60	; 0x3c
 8005bc0:	f000 fe0a 	bl	80067d8 <setMasks>
 8005bc4:	e7ca      	b.n	8005b5c <main+0x480>
 8005bc6:	bf00      	nop
 8005bc8:	200005cc 	.word	0x200005cc
 8005bcc:	20000394 	.word	0x20000394
 8005bd0:	200005f2 	.word	0x200005f2
 8005bd4:	20000648 	.word	0x20000648
 8005bd8:	200008a8 	.word	0x200008a8
 8005bdc:	00000000 	.word	0x00000000

08005be0 <Gimbal_Task>:
	Gimbal_Task();
	fire_Task();
	fire_task_open();
}

void Gimbal_Task(){
 8005be0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	int16_t u[4];
	if (rc.mouse_press_r == 1 ||  rc.ch1==660) {
 8005be4:	4cc6      	ldr	r4, [pc, #792]	; (8005f00 <Gimbal_Task+0x320>)
		fire=1;
 8005be6:	4dc7      	ldr	r5, [pc, #796]	; (8005f04 <Gimbal_Task+0x324>)
	if (rc.mouse_press_r == 1 ||  rc.ch1==660) {
 8005be8:	f9b4 3014 	ldrsh.w	r3, [r4, #20]
void Gimbal_Task(){
 8005bec:	ed2d 8b02 	vpush	{d8}
	if (rc.mouse_press_r == 1 ||  rc.ch1==660) {
 8005bf0:	2b01      	cmp	r3, #1
void Gimbal_Task(){
 8005bf2:	b082      	sub	sp, #8
	if (rc.mouse_press_r == 1 ||  rc.ch1==660) {
 8005bf4:	d036      	beq.n	8005c64 <Gimbal_Task+0x84>
 8005bf6:	f9b4 3000 	ldrsh.w	r3, [r4]
 8005bfa:	f5b3 7f25 	cmp.w	r3, #660	; 0x294
 8005bfe:	d031      	beq.n	8005c64 <Gimbal_Task+0x84>
	rc_W_temp=rc.key_W;
}


void fire_task_push(){
	if(fire==1){
 8005c00:	782b      	ldrb	r3, [r5, #0]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d030      	beq.n	8005c68 <Gimbal_Task+0x88>
	if(rc.sw2==2|| rc.key_E==1){target_yaw=0;}
 8005c06:	7ae5      	ldrb	r5, [r4, #11]
 8005c08:	2d02      	cmp	r5, #2
 8005c0a:	d066      	beq.n	8005cda <Gimbal_Task+0xfa>
 8005c0c:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8005c10:	2b01      	cmp	r3, #1
 8005c12:	d062      	beq.n	8005cda <Gimbal_Task+0xfa>
 8005c14:	4bbc      	ldr	r3, [pc, #752]	; (8005f08 <Gimbal_Task+0x328>)
 8005c16:	ed9f 7abd 	vldr	s14, [pc, #756]	; 8005f0c <Gimbal_Task+0x32c>
 8005c1a:	edd3 7a00 	vldr	s15, [r3]
 8005c1e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		if(rc.sw2==1|| rc.key_W==1){
 8005c22:	2d01      	cmp	r5, #1
 8005c24:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c28:	f000 81cc 	beq.w	8005fc4 <Gimbal_Task+0x3e4>
 8005c2c:	f994 3018 	ldrsb.w	r3, [r4, #24]
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	f000 8195 	beq.w	8005f60 <Gimbal_Task+0x380>
			target_yaw=(float)PC_mouse_x / yaw_magnification;
 8005c36:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005c3a:	4ab5      	ldr	r2, [pc, #724]	; (8005f10 <Gimbal_Task+0x330>)
 8005c3c:	f8df a318 	ldr.w	sl, [pc, #792]	; 8005f58 <Gimbal_Task+0x378>
 8005c40:	4fb4      	ldr	r7, [pc, #720]	; (8005f14 <Gimbal_Task+0x334>)
 8005c42:	ee17 3a90 	vmov	r3, s15
 8005c46:	b21b      	sxth	r3, r3
			if(target_yaw>70){target_yaw=70;}
 8005c48:	2b46      	cmp	r3, #70	; 0x46
			target_yaw=(float)PC_mouse_x / yaw_magnification;
 8005c4a:	8013      	strh	r3, [r2, #0]
			if(target_yaw>70){target_yaw=70;}
 8005c4c:	f300 81a6 	bgt.w	8005f9c <Gimbal_Task+0x3bc>
			if(target_yaw<-70){target_yaw=-70;}
 8005c50:	f113 0f46 	cmn.w	r3, #70	; 0x46
 8005c54:	f280 81eb 	bge.w	800602e <Gimbal_Task+0x44e>
		if(target_yaw<-70){target_yaw=-70;}
 8005c58:	f64f 73ba 	movw	r3, #65466	; 0xffba
 8005c5c:	8013      	strh	r3, [r2, #0]
 8005c5e:	f06f 0845 	mvn.w	r8, #69	; 0x45
 8005c62:	e041      	b.n	8005ce8 <Gimbal_Task+0x108>
		fire=1;
 8005c64:	2301      	movs	r3, #1
 8005c66:	702b      	strb	r3, [r5, #0]
	if(cnt_tim_fire_task>0 && cnt_tim_fire_task<=110){
 8005c68:	4eab      	ldr	r6, [pc, #684]	; (8005f18 <Gimbal_Task+0x338>)
 8005c6a:	6833      	ldr	r3, [r6, #0]
 8005c6c:	1e5a      	subs	r2, r3, #1
 8005c6e:	2a6d      	cmp	r2, #109	; 0x6d
 8005c70:	f240 8198 	bls.w	8005fa4 <Gimbal_Task+0x3c4>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
		sConfigOC.Pulse = map(90,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
	}
	else if(cnt_tim_fire_task>110 && cnt_tim_fire_task<=410){
 8005c74:	f1a3 026f 	sub.w	r2, r3, #111	; 0x6f
 8005c78:	f5b2 7f96 	cmp.w	r2, #300	; 0x12c
 8005c7c:	f0c0 81d2 	bcc.w	8006024 <Gimbal_Task+0x444>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
		sConfigOC.Pulse = map(90,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
	}
	else if(cnt_tim_fire_task>410 && cnt_tim_fire_task<=500){
 8005c80:	f46f 72fa 	mvn.w	r2, #500	; 0x1f4
 8005c84:	4413      	add	r3, r2
 8005c86:	2bc7      	cmp	r3, #199	; 0xc7
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005c88:	4fa4      	ldr	r7, [pc, #656]	; (8005f1c <Gimbal_Task+0x33c>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005c8a:	48a5      	ldr	r0, [pc, #660]	; (8005f20 <Gimbal_Task+0x340>)
	else if(cnt_tim_fire_task>410 && cnt_tim_fire_task<=500){
 8005c8c:	f200 81ad 	bhi.w	8005fea <Gimbal_Task+0x40a>
		sConfigOC.Pulse = map(90,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
	}
	else if(cnt_tim_fire_task>500 && cnt_tim_fire_task<=700){
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005c90:	f240 53dc 	movw	r3, #1500	; 0x5dc
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005c94:	4639      	mov	r1, r7
 8005c96:	2200      	movs	r2, #0
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005c98:	607b      	str	r3, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005c9a:	f7fc fce3 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005c9e:	2100      	movs	r1, #0
 8005ca0:	489f      	ldr	r0, [pc, #636]	; (8005f20 <Gimbal_Task+0x340>)
 8005ca2:	f7fc fcb5 	bl	8002610 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map(120,0,180,500,2500);
 8005ca6:	f240 7329 	movw	r3, #1833	; 0x729
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8005caa:	4639      	mov	r1, r7
 8005cac:	2204      	movs	r2, #4
 8005cae:	489c      	ldr	r0, [pc, #624]	; (8005f20 <Gimbal_Task+0x340>)
		sConfigOC.Pulse = map(120,0,180,500,2500);
 8005cb0:	607b      	str	r3, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8005cb2:	f7fc fcd7 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8005cb6:	2104      	movs	r1, #4
 8005cb8:	4899      	ldr	r0, [pc, #612]	; (8005f20 <Gimbal_Task+0x340>)
 8005cba:	f7fc fca9 	bl	8002610 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
	}


	cnt_tim_fire_task++;
 8005cbe:	6833      	ldr	r3, [r6, #0]
	if(cnt_tim_fire_task>790){
 8005cc0:	f240 3216 	movw	r2, #790	; 0x316
	cnt_tim_fire_task++;
 8005cc4:	3301      	adds	r3, #1
	if(cnt_tim_fire_task>790){
 8005cc6:	4293      	cmp	r3, r2
		cnt_tim_fire_task=0;
 8005cc8:	bf84      	itt	hi
 8005cca:	2300      	movhi	r3, #0
		fire=0;
 8005ccc:	702b      	strbhi	r3, [r5, #0]
	if(rc.sw2==2|| rc.key_E==1){target_yaw=0;}
 8005cce:	7ae5      	ldrb	r5, [r4, #11]
	cnt_tim_fire_task++;
 8005cd0:	bf94      	ite	ls
 8005cd2:	6033      	strls	r3, [r6, #0]
		cnt_tim_fire_task=0;
 8005cd4:	6033      	strhi	r3, [r6, #0]
	if(rc.sw2==2|| rc.key_E==1){target_yaw=0;}
 8005cd6:	2d02      	cmp	r5, #2
 8005cd8:	d198      	bne.n	8005c0c <Gimbal_Task+0x2c>
 8005cda:	4a8d      	ldr	r2, [pc, #564]	; (8005f10 <Gimbal_Task+0x330>)
 8005cdc:	f8df a278 	ldr.w	sl, [pc, #632]	; 8005f58 <Gimbal_Task+0x378>
 8005ce0:	4f8c      	ldr	r7, [pc, #560]	; (8005f14 <Gimbal_Task+0x334>)
 8005ce2:	2300      	movs	r3, #0
 8005ce4:	8013      	strh	r3, [r2, #0]
 8005ce6:	4698      	mov	r8, r3
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8005ce8:	4e8e      	ldr	r6, [pc, #568]	; (8005f24 <Gimbal_Task+0x344>)
 8005cea:	f9b6 0000 	ldrsh.w	r0, [r6]
 8005cee:	f7fa fc29 	bl	8000544 <__aeabi_i2d>
 8005cf2:	2200      	movs	r2, #0
 8005cf4:	4b8c      	ldr	r3, [pc, #560]	; (8005f28 <Gimbal_Task+0x348>)
 8005cf6:	f7fa fad7 	bl	80002a8 <__aeabi_dsub>
 8005cfa:	a37f      	add	r3, pc, #508	; (adr r3, 8005ef8 <Gimbal_Task+0x318>)
 8005cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d00:	f7fa fc8a 	bl	8000618 <__aeabi_dmul>
 8005d04:	f7fa ff60 	bl	8000bc8 <__aeabi_d2f>
 8005d08:	ee07 0a90 	vmov	s15, r0
 8005d0c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005d10:	4986      	ldr	r1, [pc, #536]	; (8005f2c <Gimbal_Task+0x34c>)
 8005d12:	ee17 3a90 	vmov	r3, s15
 8005d16:	b21a      	sxth	r2, r3
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 8005d18:	eba8 0302 	sub.w	r3, r8, r2
 8005d1c:	2b32      	cmp	r3, #50	; 0x32
	yaw_now=(float)((gimbalYawFdb.angle-4096.0)/8191.0*360.0);
 8005d1e:	800a      	strh	r2, [r1, #0]
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 8005d20:	dc2b      	bgt.n	8005d7a <Gimbal_Task+0x19a>
	else if((target_yaw-yaw_now)<-50){u[0]=-30000;}
 8005d22:	f113 0f32 	cmn.w	r3, #50	; 0x32
 8005d26:	f2c0 80d8 	blt.w	8005eda <Gimbal_Task+0x2fa>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005d2a:	4a81      	ldr	r2, [pc, #516]	; (8005f30 <Gimbal_Task+0x350>)
 8005d2c:	f64e 2060 	movw	r0, #60000	; 0xea60
 8005d30:	3332      	adds	r3, #50	; 0x32
 8005d32:	fb00 f303 	mul.w	r3, r0, r3
 8005d36:	fba2 3003 	umull	r3, r0, r2, r3
 8005d3a:	0940      	lsrs	r0, r0, #5
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 8005d3c:	f5a0 40ea 	sub.w	r0, r0, #29952	; 0x7500
 8005d40:	3830      	subs	r0, #48	; 0x30
 8005d42:	f7fa fbff 	bl	8000544 <__aeabi_i2d>
 8005d46:	4680      	mov	r8, r0
 8005d48:	f9b6 0002 	ldrsh.w	r0, [r6, #2]
 8005d4c:	4689      	mov	r9, r1
 8005d4e:	f7fa fbf9 	bl	8000544 <__aeabi_i2d>
 8005d52:	2200      	movs	r2, #0
 8005d54:	4b77      	ldr	r3, [pc, #476]	; (8005f34 <Gimbal_Task+0x354>)
 8005d56:	f7fa fc5f 	bl	8000618 <__aeabi_dmul>
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	4649      	mov	r1, r9
 8005d60:	4640      	mov	r0, r8
 8005d62:	f7fa faa1 	bl	80002a8 <__aeabi_dsub>
 8005d66:	f7fa ff07 	bl	8000b78 <__aeabi_d2iz>
		if(u[0]>30000){u[0]=30000;}
 8005d6a:	f247 5330 	movw	r3, #30000	; 0x7530
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 8005d6e:	b200      	sxth	r0, r0
		if(u[0]>30000){u[0]=30000;}
 8005d70:	4298      	cmp	r0, r3
		u[0]=map(target_yaw-yaw_now, -50, 50, -30000, 30000)-(gimbalYawFdb.rpm*60.0);
 8005d72:	f8ad 0000 	strh.w	r0, [sp]
		if(u[0]>30000){u[0]=30000;}
 8005d76:	f340 80ac 	ble.w	8005ed2 <Gimbal_Task+0x2f2>
	if((target_yaw-yaw_now)>50){u[0]=30000;}
 8005d7a:	f247 5330 	movw	r3, #30000	; 0x7530
 8005d7e:	f8ad 3000 	strh.w	r3, [sp]
 8005d82:	4b6d      	ldr	r3, [pc, #436]	; (8005f38 <Gimbal_Task+0x358>)
	if(rc.sw2==2|| rc.key_E==1){target_pich=0;}
 8005d84:	2d02      	cmp	r5, #2
 8005d86:	ed93 8a00 	vldr	s16, [r3]
 8005d8a:	f000 8094 	beq.w	8005eb6 <Gimbal_Task+0x2d6>
 8005d8e:	f994 301d 	ldrsb.w	r3, [r4, #29]
 8005d92:	2b01      	cmp	r3, #1
 8005d94:	f000 808f 	beq.w	8005eb6 <Gimbal_Task+0x2d6>
		target_pich=((float)PC_mouse_y / pich_magnification)-IMU_pich;
 8005d98:	4b68      	ldr	r3, [pc, #416]	; (8005f3c <Gimbal_Task+0x35c>)
 8005d9a:	ed9f 7a69 	vldr	s14, [pc, #420]	; 8005f40 <Gimbal_Task+0x360>
 8005d9e:	edd3 7a00 	vldr	s15, [r3]
		if(target_pich>=19){target_pich=19;}
 8005da2:	f8df 81b8 	ldr.w	r8, [pc, #440]	; 8005f5c <Gimbal_Task+0x37c>
		target_pich=((float)PC_mouse_y / pich_magnification)-IMU_pich;
 8005da6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005daa:	eef0 6a48 	vmov.f32	s13, s16
 8005dae:	eed7 6a87 	vfnms.f32	s13, s15, s14
 8005db2:	eebd 7ae6 	vcvt.s32.f32	s14, s13
 8005db6:	ee17 3a10 	vmov	r3, s14
 8005dba:	b21b      	sxth	r3, r3
		if(target_pich>=19){target_pich=19;}
 8005dbc:	2b12      	cmp	r3, #18
 8005dbe:	f340 8091 	ble.w	8005ee4 <Gimbal_Task+0x304>
 8005dc2:	2313      	movs	r3, #19
 8005dc4:	f8a8 3000 	strh.w	r3, [r8]
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005dc8:	4d5e      	ldr	r5, [pc, #376]	; (8005f44 <Gimbal_Task+0x364>)
 8005dca:	4e5f      	ldr	r6, [pc, #380]	; (8005f48 <Gimbal_Task+0x368>)
 8005dcc:	f9b5 0000 	ldrsh.w	r0, [r5]
 8005dd0:	f7fa fbb8 	bl	8000544 <__aeabi_i2d>
 8005dd4:	2200      	movs	r2, #0
 8005dd6:	4b54      	ldr	r3, [pc, #336]	; (8005f28 <Gimbal_Task+0x348>)
 8005dd8:	f7fa fa66 	bl	80002a8 <__aeabi_dsub>
 8005ddc:	a346      	add	r3, pc, #280	; (adr r3, 8005ef8 <Gimbal_Task+0x318>)
 8005dde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005de2:	f7fa fc19 	bl	8000618 <__aeabi_dmul>
 8005de6:	f7fa feef 	bl	8000bc8 <__aeabi_d2f>
 8005dea:	ee07 0a10 	vmov	s14, r0
 8005dee:	eef3 7a0d 	vmov.f32	s15, #61	; 0x41e80000  29.0
 8005df2:	ee77 7a27 	vadd.f32	s15, s14, s15
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8005df6:	eeb9 7a00 	vmov.f32	s14, #144	; 0xc0800000 -4.0
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005dfa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8005dfe:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005e02:	ee17 3a90 	vmov	r3, s15
 8005e06:	b21b      	sxth	r3, r3
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8005e08:	ee07 3a90 	vmov	s15, r3
 8005e0c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8005e10:	484e      	ldr	r0, [pc, #312]	; (8005f4c <Gimbal_Task+0x36c>)
	pich_now=(float)((gimbalPitchFdb.angle-4096.0)/8191.0*360.0)+29;
 8005e12:	8033      	strh	r3, [r6, #0]
	if((pich_now+IMU_pich)>-4){HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 1);}
 8005e14:	ee77 7a88 	vadd.f32	s15, s15, s16
 8005e18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005e1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e20:	bfcc      	ite	gt
 8005e22:	2201      	movgt	r2, #1
	else{HAL_GPIO_WritePin(GPIOD, GPIO_PIN_12, 0);}
 8005e24:	2200      	movle	r2, #0
 8005e26:	f7fb fe27 	bl	8001a78 <HAL_GPIO_WritePin>
	if((target_pich-pich_now)>19){u[1]=30000;}
 8005e2a:	f9b8 3000 	ldrsh.w	r3, [r8]
 8005e2e:	f9b6 2000 	ldrsh.w	r2, [r6]
 8005e32:	1a9b      	subs	r3, r3, r2
 8005e34:	2b13      	cmp	r3, #19
 8005e36:	dc2a      	bgt.n	8005e8e <Gimbal_Task+0x2ae>
	else if((target_pich-pich_now)<-19){u[1]=-30000;}
 8005e38:	f113 0f13 	cmn.w	r3, #19
 8005e3c:	db44      	blt.n	8005ec8 <Gimbal_Task+0x2e8>
	  return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8005e3e:	f64e 2060 	movw	r0, #60000	; 0xea60
 8005e42:	3313      	adds	r3, #19
 8005e44:	fb00 f303 	mul.w	r3, r0, r3
 8005e48:	4a41      	ldr	r2, [pc, #260]	; (8005f50 <Gimbal_Task+0x370>)
 8005e4a:	0858      	lsrs	r0, r3, #1
 8005e4c:	fba2 3000 	umull	r3, r0, r2, r0
 8005e50:	08c0      	lsrs	r0, r0, #3
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 8005e52:	f5a0 40ea 	sub.w	r0, r0, #29952	; 0x7500
 8005e56:	3830      	subs	r0, #48	; 0x30
 8005e58:	f7fa fb74 	bl	8000544 <__aeabi_i2d>
 8005e5c:	4680      	mov	r8, r0
 8005e5e:	f9b5 0002 	ldrsh.w	r0, [r5, #2]
 8005e62:	4689      	mov	r9, r1
 8005e64:	f7fa fb6e 	bl	8000544 <__aeabi_i2d>
 8005e68:	2200      	movs	r2, #0
 8005e6a:	4b32      	ldr	r3, [pc, #200]	; (8005f34 <Gimbal_Task+0x354>)
 8005e6c:	f7fa fbd4 	bl	8000618 <__aeabi_dmul>
 8005e70:	460b      	mov	r3, r1
 8005e72:	4602      	mov	r2, r0
 8005e74:	4649      	mov	r1, r9
 8005e76:	4640      	mov	r0, r8
 8005e78:	f7fa fa16 	bl	80002a8 <__aeabi_dsub>
 8005e7c:	f7fa fe7c 	bl	8000b78 <__aeabi_d2iz>
		if(u[1]>30000){u[1]=30000;}
 8005e80:	f247 5330 	movw	r3, #30000	; 0x7530
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 8005e84:	b200      	sxth	r0, r0
		if(u[1]>30000){u[1]=30000;}
 8005e86:	4298      	cmp	r0, r3
		u[1]=map(target_pich-pich_now, -19, 19, -30000, 30000)-(gimbalPitchFdb.rpm*60.0);//param is not yet
 8005e88:	f8ad 0002 	strh.w	r0, [sp, #2]
		if(u[1]>30000){u[1]=30000;}
 8005e8c:	dd19      	ble.n	8005ec2 <Gimbal_Task+0x2e2>
	if((target_pich-pich_now)>19){u[1]=30000;}
 8005e8e:	f247 5330 	movw	r3, #30000	; 0x7530
 8005e92:	f8ad 3002 	strh.w	r3, [sp, #2]
	u[3]=0;
 8005e96:	2300      	movs	r3, #0
	driveGimbalMotors(u);
 8005e98:	4668      	mov	r0, sp
	u[3]=0;
 8005e9a:	f8ad 3006 	strh.w	r3, [sp, #6]
	driveGimbalMotors(u);
 8005e9e:	f000 fb8b 	bl	80065b8 <driveGimbalMotors>
	rc_SW1_temp=rc.sw2;
 8005ea2:	7ae2      	ldrb	r2, [r4, #11]
	rc_W_temp=rc.key_W;
 8005ea4:	7e23      	ldrb	r3, [r4, #24]
	rc_SW1_temp=rc.sw2;
 8005ea6:	703a      	strb	r2, [r7, #0]
	rc_W_temp=rc.key_W;
 8005ea8:	f88a 3000 	strb.w	r3, [sl]
}
 8005eac:	b002      	add	sp, #8
 8005eae:	ecbd 8b02 	vpop	{d8}
 8005eb2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	if(rc.sw2==2|| rc.key_E==1){target_pich=0;}
 8005eb6:	f8df 80a4 	ldr.w	r8, [pc, #164]	; 8005f5c <Gimbal_Task+0x37c>
 8005eba:	2300      	movs	r3, #0
 8005ebc:	f8a8 3000 	strh.w	r3, [r8]
 8005ec0:	e782      	b.n	8005dc8 <Gimbal_Task+0x1e8>
		if(u[1]<-30000){u[1]=-30000;}
 8005ec2:	4b24      	ldr	r3, [pc, #144]	; (8005f54 <Gimbal_Task+0x374>)
 8005ec4:	4298      	cmp	r0, r3
 8005ec6:	dae6      	bge.n	8005e96 <Gimbal_Task+0x2b6>
	else if((target_pich-pich_now)<-19){u[1]=-30000;}
 8005ec8:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8005ecc:	f8ad 3002 	strh.w	r3, [sp, #2]
 8005ed0:	e7e1      	b.n	8005e96 <Gimbal_Task+0x2b6>
		if(u[0]<-30000){u[0]=-30000;}
 8005ed2:	4b20      	ldr	r3, [pc, #128]	; (8005f54 <Gimbal_Task+0x374>)
 8005ed4:	4298      	cmp	r0, r3
 8005ed6:	f6bf af54 	bge.w	8005d82 <Gimbal_Task+0x1a2>
	else if((target_yaw-yaw_now)<-50){u[0]=-30000;}
 8005eda:	f648 23d0 	movw	r3, #35536	; 0x8ad0
 8005ede:	f8ad 3000 	strh.w	r3, [sp]
 8005ee2:	e74e      	b.n	8005d82 <Gimbal_Task+0x1a2>
		if(target_pich<-22){target_pich=-22;}
 8005ee4:	f113 0f16 	cmn.w	r3, #22
 8005ee8:	bfb8      	it	lt
 8005eea:	f64f 73ea 	movwlt	r3, #65514	; 0xffea
 8005eee:	f8a8 3000 	strh.w	r3, [r8]
 8005ef2:	e769      	b.n	8005dc8 <Gimbal_Task+0x1e8>
 8005ef4:	f3af 8000 	nop.w
 8005ef8:	05a02d01 	.word	0x05a02d01
 8005efc:	3fa680b4 	.word	0x3fa680b4
 8005f00:	20000374 	.word	0x20000374
 8005f04:	20000644 	.word	0x20000644
 8005f08:	200003f0 	.word	0x200003f0
 8005f0c:	3d4ccccd 	.word	0x3d4ccccd
 8005f10:	200005dc 	.word	0x200005dc
 8005f14:	200003a4 	.word	0x200003a4
 8005f18:	200005b4 	.word	0x200005b4
 8005f1c:	200002a8 	.word	0x200002a8
 8005f20:	200007a8 	.word	0x200007a8
 8005f24:	20000398 	.word	0x20000398
 8005f28:	40b00000 	.word	0x40b00000
 8005f2c:	200005f2 	.word	0x200005f2
 8005f30:	51eb851f 	.word	0x51eb851f
 8005f34:	404e0000 	.word	0x404e0000
 8005f38:	200005cc 	.word	0x200005cc
 8005f3c:	20000484 	.word	0x20000484
 8005f40:	3ca3d70a 	.word	0x3ca3d70a
 8005f44:	200005d0 	.word	0x200005d0
 8005f48:	20000666 	.word	0x20000666
 8005f4c:	40020c00 	.word	0x40020c00
 8005f50:	6bca1af3 	.word	0x6bca1af3
 8005f54:	ffff8ad0 	.word	0xffff8ad0
 8005f58:	20000664 	.word	0x20000664
 8005f5c:	200003f8 	.word	0x200003f8
 8005f60:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 8006054 <Gimbal_Task+0x474>
			if(rc_SW1_temp==3 && rc.sw2==1){IMU_yaw_set=imu_attitude.yaw;}
 8005f64:	4f33      	ldr	r7, [pc, #204]	; (8006034 <Gimbal_Task+0x454>)
 8005f66:	f89a 3000 	ldrb.w	r3, [sl]
			if(rc_W_temp==0 &&  rc.key_W==1){IMU_yaw_set=imu_attitude.yaw;}
 8005f6a:	2b00      	cmp	r3, #0
 8005f6c:	d038      	beq.n	8005fe0 <Gimbal_Task+0x400>
		target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw+feed_forward_param;
 8005f6e:	4a32      	ldr	r2, [pc, #200]	; (8006038 <Gimbal_Task+0x458>)
 8005f70:	4b32      	ldr	r3, [pc, #200]	; (800603c <Gimbal_Task+0x45c>)
 8005f72:	8812      	ldrh	r2, [r2, #0]
 8005f74:	edd3 6a00 	vldr	s13, [r3]
 8005f78:	ee07 2a10 	vmov	s14, r2
 8005f7c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8005f80:	4a2f      	ldr	r2, [pc, #188]	; (8006040 <Gimbal_Task+0x460>)
 8005f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f86:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8005f8a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005f8e:	ee17 3a90 	vmov	r3, s15
 8005f92:	b21b      	sxth	r3, r3
		if(target_yaw>70){target_yaw=70;}
 8005f94:	2b46      	cmp	r3, #70	; 0x46
		target_yaw =((float)PC_mouse_x / yaw_magnification)-IMU_yaw+feed_forward_param;
 8005f96:	8013      	strh	r3, [r2, #0]
		if(target_yaw>70){target_yaw=70;}
 8005f98:	f77f ae5a 	ble.w	8005c50 <Gimbal_Task+0x70>
 8005f9c:	2346      	movs	r3, #70	; 0x46
 8005f9e:	8013      	strh	r3, [r2, #0]
 8005fa0:	4698      	mov	r8, r3
 8005fa2:	e6a1      	b.n	8005ce8 <Gimbal_Task+0x108>
		sConfigOC.Pulse = map(50,0,180,500,2500);
 8005fa4:	4f27      	ldr	r7, [pc, #156]	; (8006044 <Gimbal_Task+0x464>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005fa6:	4828      	ldr	r0, [pc, #160]	; (8006048 <Gimbal_Task+0x468>)
		sConfigOC.Pulse = map(50,0,180,500,2500);
 8005fa8:	f240 431f 	movw	r3, #1055	; 0x41f
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005fac:	4639      	mov	r1, r7
 8005fae:	2200      	movs	r2, #0
		sConfigOC.Pulse = map(120,0,180,500,2500);
 8005fb0:	607b      	str	r3, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005fb2:	f7fc fb57 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005fb6:	2100      	movs	r1, #0
 8005fb8:	4823      	ldr	r0, [pc, #140]	; (8006048 <Gimbal_Task+0x468>)
 8005fba:	f7fc fb29 	bl	8002610 <HAL_TIM_PWM_Start>
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005fbe:	f240 53dc 	movw	r3, #1500	; 0x5dc
 8005fc2:	e672      	b.n	8005caa <Gimbal_Task+0xca>
			if(rc_SW1_temp==3 && rc.sw2==1){IMU_yaw_set=imu_attitude.yaw;}
 8005fc4:	4f1b      	ldr	r7, [pc, #108]	; (8006034 <Gimbal_Task+0x454>)
 8005fc6:	f8df a08c 	ldr.w	sl, [pc, #140]	; 8006054 <Gimbal_Task+0x474>
 8005fca:	783a      	ldrb	r2, [r7, #0]
 8005fcc:	f89a 3000 	ldrb.w	r3, [sl]
 8005fd0:	2a03      	cmp	r2, #3
 8005fd2:	d022      	beq.n	800601a <Gimbal_Task+0x43a>
			if(rc_W_temp==0 &&  rc.key_W==1){IMU_yaw_set=imu_attitude.yaw;}
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d1ca      	bne.n	8005f6e <Gimbal_Task+0x38e>
 8005fd8:	f994 3018 	ldrsb.w	r3, [r4, #24]
 8005fdc:	2b01      	cmp	r3, #1
 8005fde:	d1c6      	bne.n	8005f6e <Gimbal_Task+0x38e>
 8005fe0:	4a1a      	ldr	r2, [pc, #104]	; (800604c <Gimbal_Task+0x46c>)
 8005fe2:	4b1b      	ldr	r3, [pc, #108]	; (8006050 <Gimbal_Task+0x470>)
 8005fe4:	6892      	ldr	r2, [r2, #8]
 8005fe6:	601a      	str	r2, [r3, #0]
 8005fe8:	e7c1      	b.n	8005f6e <Gimbal_Task+0x38e>
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005fea:	4639      	mov	r1, r7
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005fec:	f240 58dc 	movw	r8, #1500	; 0x5dc
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005ff0:	2200      	movs	r2, #0
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8005ff2:	f8c7 8004 	str.w	r8, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8005ff6:	f7fc fb35 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8005ffa:	2100      	movs	r1, #0
 8005ffc:	4812      	ldr	r0, [pc, #72]	; (8006048 <Gimbal_Task+0x468>)
 8005ffe:	f7fc fb07 	bl	8002610 <HAL_TIM_PWM_Start>
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 8006002:	4639      	mov	r1, r7
 8006004:	2204      	movs	r2, #4
 8006006:	4810      	ldr	r0, [pc, #64]	; (8006048 <Gimbal_Task+0x468>)
		sConfigOC.Pulse = map(90,0,180,500,2500);
 8006008:	f8c7 8004 	str.w	r8, [r7, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2);
 800600c:	f7fc fb2a 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8006010:	2104      	movs	r1, #4
 8006012:	480d      	ldr	r0, [pc, #52]	; (8006048 <Gimbal_Task+0x468>)
 8006014:	f7fc fafc 	bl	8002610 <HAL_TIM_PWM_Start>
 8006018:	e651      	b.n	8005cbe <Gimbal_Task+0xde>
			if(rc_SW1_temp==3 && rc.sw2==1){IMU_yaw_set=imu_attitude.yaw;}
 800601a:	490c      	ldr	r1, [pc, #48]	; (800604c <Gimbal_Task+0x46c>)
 800601c:	4a0c      	ldr	r2, [pc, #48]	; (8006050 <Gimbal_Task+0x470>)
 800601e:	6889      	ldr	r1, [r1, #8]
 8006020:	6011      	str	r1, [r2, #0]
 8006022:	e7d7      	b.n	8005fd4 <Gimbal_Task+0x3f4>
		sConfigOC.Pulse = map(120,0,180,500,2500);
 8006024:	4f07      	ldr	r7, [pc, #28]	; (8006044 <Gimbal_Task+0x464>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1);
 8006026:	4808      	ldr	r0, [pc, #32]	; (8006048 <Gimbal_Task+0x468>)
		sConfigOC.Pulse = map(120,0,180,500,2500);
 8006028:	f240 7329 	movw	r3, #1833	; 0x729
 800602c:	e7be      	b.n	8005fac <Gimbal_Task+0x3cc>
 800602e:	4698      	mov	r8, r3
 8006030:	e65a      	b.n	8005ce8 <Gimbal_Task+0x108>
 8006032:	bf00      	nop
 8006034:	200003a4 	.word	0x200003a4
 8006038:	200005b0 	.word	0x200005b0
 800603c:	20000394 	.word	0x20000394
 8006040:	200005dc 	.word	0x200005dc
 8006044:	200002a8 	.word	0x200002a8
 8006048:	200007a8 	.word	0x200007a8
 800604c:	200003b0 	.word	0x200003b0
 8006050:	200005bc 	.word	0x200005bc
 8006054:	20000664 	.word	0x20000664

08006058 <timerTask>:
void timerTask() { //call 500Hz
 8006058:	b538      	push	{r3, r4, r5, lr}
	driveWheelTask();
 800605a:	f7fe ff7d 	bl	8004f58 <driveWheelTask>
	Gimbal_Task();
 800605e:	f7ff fdbf 	bl	8005be0 <Gimbal_Task>
	}
	}
}

void fire_Task(){
	if(rc.sw1==1){
 8006062:	4a1d      	ldr	r2, [pc, #116]	; (80060d8 <timerTask+0x80>)
 8006064:	7a93      	ldrb	r3, [r2, #10]
 8006066:	2b01      	cmp	r3, #1
 8006068:	d026      	beq.n	80060b8 <timerTask+0x60>
		}
		else{sw1_cnt++;}
	}
	else{
		sw1_cnt=1500;
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 800606a:	4b1c      	ldr	r3, [pc, #112]	; (80060dc <timerTask+0x84>)
		sw1_cnt=1500;
 800606c:	481c      	ldr	r0, [pc, #112]	; (80060e0 <timerTask+0x88>)
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 800606e:	6819      	ldr	r1, [r3, #0]
		sw1_cnt=1500;
 8006070:	f240 53dc 	movw	r3, #1500	; 0x5dc
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 8006074:	634b      	str	r3, [r1, #52]	; 0x34
		sw1_cnt=1500;
 8006076:	8003      	strh	r3, [r0, #0]
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, sw1_cnt);
 8006078:	638b      	str	r3, [r1, #56]	; 0x38
	}
}

void fire_task_open(){
	if(rc.key_Shift==1){
 800607a:	f992 301e 	ldrsb.w	r3, [r2, #30]
		sConfigOC.Pulse = map(60,0,180,500,2500);
 800607e:	4c19      	ldr	r4, [pc, #100]	; (80060e4 <timerTask+0x8c>)
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8006080:	4819      	ldr	r0, [pc, #100]	; (80060e8 <timerTask+0x90>)
	if(rc.key_Shift==1){
 8006082:	2b01      	cmp	r3, #1
		sConfigOC.Pulse = map(60,0,180,500,2500);
 8006084:	bf0c      	ite	eq
 8006086:	f240 458e 	movweq	r5, #1166	; 0x48e
		sConfigOC.Pulse = map(60,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
	}
	else{
		sConfigOC.Pulse = map(145,0,180,500,2500);
 800608a:	f640 053f 	movwne	r5, #2111	; 0x83f
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 800608e:	4621      	mov	r1, r4
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8006090:	2208      	movs	r2, #8
		sConfigOC.Pulse = map(145,0,180,500,2500);
 8006092:	6065      	str	r5, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3);
 8006094:	f7fc fae6 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8006098:	2108      	movs	r1, #8
 800609a:	4813      	ldr	r0, [pc, #76]	; (80060e8 <timerTask+0x90>)
 800609c:	f7fc fab8 	bl	8002610 <HAL_TIM_PWM_Start>

		sConfigOC.Pulse = map(145,0,180,500,2500);
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80060a0:	4621      	mov	r1, r4
 80060a2:	220c      	movs	r2, #12
 80060a4:	4810      	ldr	r0, [pc, #64]	; (80060e8 <timerTask+0x90>)
		sConfigOC.Pulse = map(145,0,180,500,2500);
 80060a6:	6065      	str	r5, [r4, #4]
		HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4);
 80060a8:	f7fc fadc 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80060ac:	210c      	movs	r1, #12
 80060ae:	480e      	ldr	r0, [pc, #56]	; (80060e8 <timerTask+0x90>)
}
 80060b0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 80060b4:	f7fc baac 	b.w	8002610 <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 80060b8:	4809      	ldr	r0, [pc, #36]	; (80060e0 <timerTask+0x88>)
 80060ba:	4908      	ldr	r1, [pc, #32]	; (80060dc <timerTask+0x84>)
 80060bc:	8803      	ldrh	r3, [r0, #0]
 80060be:	6809      	ldr	r1, [r1, #0]
		if(sw1_cnt>=1540){
 80060c0:	f240 6403 	movw	r4, #1539	; 0x603
 80060c4:	42a3      	cmp	r3, r4
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, sw1_cnt);
 80060c6:	634b      	str	r3, [r1, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_2, sw1_cnt);
 80060c8:	638b      	str	r3, [r1, #56]	; 0x38
			sw1_cnt=1540;
 80060ca:	bf8c      	ite	hi
 80060cc:	f240 6304 	movwhi	r3, #1540	; 0x604
		else{sw1_cnt++;}
 80060d0:	3301      	addls	r3, #1
 80060d2:	8003      	strh	r3, [r0, #0]
 80060d4:	e7d1      	b.n	800607a <timerTask+0x22>
 80060d6:	bf00      	nop
 80060d8:	20000374 	.word	0x20000374
 80060dc:	200006e8 	.word	0x200006e8
 80060e0:	20000020 	.word	0x20000020
 80060e4:	200002a8 	.word	0x200002a8
 80060e8:	200007a8 	.word	0x200007a8

080060ec <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80060ec:	b538      	push	{r3, r4, r5, lr}
	if (htim->Instance == htim6.Instance) {
 80060ee:	4b69      	ldr	r3, [pc, #420]	; (8006294 <HAL_TIM_PeriodElapsedCallback+0x1a8>)
 80060f0:	6802      	ldr	r2, [r0, #0]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	429a      	cmp	r2, r3
 80060f6:	d000      	beq.n	80060fa <HAL_TIM_PeriodElapsedCallback+0xe>
}
 80060f8:	bd38      	pop	{r3, r4, r5, pc}
		mpu_get_data();
 80060fa:	f7fd fe91 	bl	8003e20 <mpu_get_data>
		imu_sensor.ax=imu.ax;
 80060fe:	4a66      	ldr	r2, [pc, #408]	; (8006298 <HAL_TIM_PeriodElapsedCallback+0x1ac>)
 8006100:	4b66      	ldr	r3, [pc, #408]	; (800629c <HAL_TIM_PeriodElapsedCallback+0x1b0>)
 8006102:	f9b2 1000 	ldrsh.w	r1, [r2]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8006106:	4c66      	ldr	r4, [pc, #408]	; (80062a0 <HAL_TIM_PeriodElapsedCallback+0x1b4>)
		imu_sensor.wy=imu.wy;
 8006108:	6955      	ldr	r5, [r2, #20]
 800610a:	611d      	str	r5, [r3, #16]
		imu_sensor.ax=imu.ax;
 800610c:	ee05 1a10 	vmov	s10, r1
		imu_sensor.ay=imu.ay;
 8006110:	f9b2 1002 	ldrsh.w	r1, [r2, #2]
 8006114:	ee05 1a90 	vmov	s11, r1
		imu_sensor.az=imu.az;
 8006118:	f9b2 1004 	ldrsh.w	r1, [r2, #4]
 800611c:	ee06 1a10 	vmov	s12, r1
		imu_sensor.mx=imu.mx;
 8006120:	f9b2 1006 	ldrsh.w	r1, [r2, #6]
 8006124:	ee06 1a90 	vmov	s13, r1
		imu_sensor.my=imu.my;
 8006128:	f9b2 1008 	ldrsh.w	r1, [r2, #8]
 800612c:	ee07 1a10 	vmov	s14, r1
		imu_sensor.mz=imu.mz;
 8006130:	f9b2 100a 	ldrsh.w	r1, [r2, #10]
 8006134:	ee07 1a90 	vmov	s15, r1
		imu_sensor.mx=imu.mx;
 8006138:	eef8 6ae6 	vcvt.f32.s32	s13, s13
		imu_sensor.wx=imu.wx;
 800613c:	6911      	ldr	r1, [r2, #16]
 800613e:	60d9      	str	r1, [r3, #12]
		imu_sensor.my=imu.my;
 8006140:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
		imu_sensor.mz=imu.mz;
 8006144:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		imu_sensor.ax=imu.ax;
 8006148:	eeb8 5ac5 	vcvt.f32.s32	s10, s10
		imu_sensor.ay=imu.ay;
 800614c:	eef8 5ae5 	vcvt.f32.s32	s11, s11
		imu_sensor.az=imu.az;
 8006150:	eeb8 6ac6 	vcvt.f32.s32	s12, s12
		imu_sensor.wz=imu.wz;
 8006154:	6992      	ldr	r2, [r2, #24]
		imu_sensor.mx=imu.mx;
 8006156:	edc3 6a06 	vstr	s13, [r3, #24]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 800615a:	4618      	mov	r0, r3
 800615c:	4621      	mov	r1, r4
		imu_sensor.my=imu.my;
 800615e:	ed83 7a07 	vstr	s14, [r3, #28]
		imu_sensor.mz=imu.mz;
 8006162:	edc3 7a08 	vstr	s15, [r3, #32]
		imu_sensor.ax=imu.ax;
 8006166:	ed83 5a00 	vstr	s10, [r3]
		imu_sensor.ay=imu.ay;
 800616a:	edc3 5a01 	vstr	s11, [r3, #4]
		imu_sensor.az=imu.az;
 800616e:	ed83 6a02 	vstr	s12, [r3, #8]
		imu_sensor.wz=imu.wz;
 8006172:	615a      	str	r2, [r3, #20]
		madgwick_ahrs_updateIMU(&imu_sensor, &imu_attitude);
 8006174:	f7fe fa64 	bl	8004640 <madgwick_ahrs_updateIMU>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 8006178:	4b4a      	ldr	r3, [pc, #296]	; (80062a4 <HAL_TIM_PeriodElapsedCallback+0x1b8>)
 800617a:	edd4 7a01 	vldr	s15, [r4, #4]
 800617e:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 8006182:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80062a8 <HAL_TIM_PeriodElapsedCallback+0x1bc>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 8006186:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 800618a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800618e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006192:	bfc9      	itett	gt
 8006194:	ed9f 7a45 	vldrgt	s14, [pc, #276]	; 80062ac <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_pich=(imu_attitude.pitch)-IMU_pich_set;
 8006198:	4b45      	ldrle	r3, [pc, #276]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 800619a:	4b45      	ldrgt	r3, [pc, #276]	; (80062b0 <HAL_TIM_PeriodElapsedCallback+0x1c4>)
 800619c:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 80061a0:	ed9f 7a44 	vldr	s14, [pc, #272]	; 80062b4 <HAL_TIM_PeriodElapsedCallback+0x1c8>
		if(IMU_pich>  90.0){IMU_pich=IMU_pich-180;}
 80061a4:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_pich< -90.0){IMU_pich=IMU_pich+180;}
 80061a8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061ac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061b0:	d505      	bpl.n	80061be <HAL_TIM_PeriodElapsedCallback+0xd2>
 80061b2:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 80062ac <HAL_TIM_PeriodElapsedCallback+0x1c0>
 80061b6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80061ba:	edc3 7a00 	vstr	s15, [r3]
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 80061be:	4b3e      	ldr	r3, [pc, #248]	; (80062b8 <HAL_TIM_PeriodElapsedCallback+0x1cc>)
 80061c0:	edd4 7a02 	vldr	s15, [r4, #8]
 80061c4:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80061c8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 80062ac <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 80061cc:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80061d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061d8:	bfc9      	itett	gt
 80061da:	ed9f 7a38 	vldrgt	s14, [pc, #224]	; 80062bc <HAL_TIM_PeriodElapsedCallback+0x1d0>
		IMU_yaw=(imu_attitude.yaw)-IMU_yaw_set;
 80061de:	4b38      	ldrle	r3, [pc, #224]	; (80062c0 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80061e0:	4b37      	ldrgt	r3, [pc, #220]	; (80062c0 <HAL_TIM_PeriodElapsedCallback+0x1d4>)
 80061e2:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 80061e6:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80062c4 <HAL_TIM_PeriodElapsedCallback+0x1d8>
		if(IMU_yaw>  180.0){IMU_yaw=IMU_yaw-360;}
 80061ea:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_yaw< -180.0){IMU_yaw=IMU_yaw+360;}
 80061ee:	eef4 7ac7 	vcmpe.f32	s15, s14
 80061f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f6:	d505      	bpl.n	8006204 <HAL_TIM_PeriodElapsedCallback+0x118>
 80061f8:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80062bc <HAL_TIM_PeriodElapsedCallback+0x1d0>
 80061fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006200:	edc3 7a00 	vstr	s15, [r3]
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 8006204:	4b30      	ldr	r3, [pc, #192]	; (80062c8 <HAL_TIM_PeriodElapsedCallback+0x1dc>)
 8006206:	edd4 7a00 	vldr	s15, [r4]
 800620a:	edd3 6a00 	vldr	s13, [r3]
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 800620e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 80062ac <HAL_TIM_PeriodElapsedCallback+0x1c0>
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 8006212:	ee77 7ae6 	vsub.f32	s15, s15, s13
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8006216:	eef4 7ac7 	vcmpe.f32	s15, s14
 800621a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800621e:	bfc9      	itett	gt
 8006220:	ed9f 7a26 	vldrgt	s14, [pc, #152]	; 80062bc <HAL_TIM_PeriodElapsedCallback+0x1d0>
		IMU_rol=(imu_attitude.roll)-IMU_rol_set;
 8006224:	4b29      	ldrle	r3, [pc, #164]	; (80062cc <HAL_TIM_PeriodElapsedCallback+0x1e0>)
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8006226:	4b29      	ldrgt	r3, [pc, #164]	; (80062cc <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8006228:	ee77 7ac7 	vsubgt.f32	s15, s15, s14
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 800622c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 80062c4 <HAL_TIM_PeriodElapsedCallback+0x1d8>
		if(IMU_rol>  180.0){IMU_rol=IMU_rol-360;}
 8006230:	edc3 7a00 	vstr	s15, [r3]
		if(IMU_rol< -180.0){IMU_rol=IMU_rol+360;}
 8006234:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006238:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800623c:	d505      	bpl.n	800624a <HAL_TIM_PeriodElapsedCallback+0x15e>
 800623e:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80062bc <HAL_TIM_PeriodElapsedCallback+0x1d0>
 8006242:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006246:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_tim_task>1){
 800624a:	4d21      	ldr	r5, [pc, #132]	; (80062d0 <HAL_TIM_PeriodElapsedCallback+0x1e4>)
 800624c:	782b      	ldrb	r3, [r5, #0]
 800624e:	2b01      	cmp	r3, #1
 8006250:	d814      	bhi.n	800627c <HAL_TIM_PeriodElapsedCallback+0x190>
 8006252:	3301      	adds	r3, #1
 8006254:	b2db      	uxtb	r3, r3
		if(cnt_tim>40){
 8006256:	4c1f      	ldr	r4, [pc, #124]	; (80062d4 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
		cnt_tim_task++;
 8006258:	702b      	strb	r3, [r5, #0]
		if(cnt_tim>40){
 800625a:	7823      	ldrb	r3, [r4, #0]
 800625c:	2b28      	cmp	r3, #40	; 0x28
 800625e:	d811      	bhi.n	8006284 <HAL_TIM_PeriodElapsedCallback+0x198>
 8006260:	3301      	adds	r3, #1
 8006262:	b2db      	uxtb	r3, r3
		RC_time++;
 8006264:	4a1c      	ldr	r2, [pc, #112]	; (80062d8 <HAL_TIM_PeriodElapsedCallback+0x1ec>)
		cnt_tim++;
 8006266:	7023      	strb	r3, [r4, #0]
		RC_time++;
 8006268:	6813      	ldr	r3, [r2, #0]
		if(RC_time>20000){
 800626a:	f644 6120 	movw	r1, #20000	; 0x4e20
		RC_time++;
 800626e:	3301      	adds	r3, #1
		if(RC_time>20000){
 8006270:	428b      	cmp	r3, r1
		RC_time++;
 8006272:	6013      	str	r3, [r2, #0]
		if(RC_time>20000){
 8006274:	f67f af40 	bls.w	80060f8 <HAL_TIM_PeriodElapsedCallback+0xc>
			NVIC_SystemReset();
 8006278:	f7fe fc96 	bl	8004ba8 <__NVIC_SystemReset>
		timerTask();
 800627c:	f7ff feec 	bl	8006058 <timerTask>
 8006280:	2301      	movs	r3, #1
 8006282:	e7e8      	b.n	8006256 <HAL_TIM_PeriodElapsedCallback+0x16a>
			HAL_GPIO_TogglePin(LED_G_GPIO_Port, LED_G_Pin);
 8006284:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8006288:	4814      	ldr	r0, [pc, #80]	; (80062dc <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 800628a:	f7fb fbf9 	bl	8001a80 <HAL_GPIO_TogglePin>
 800628e:	2301      	movs	r3, #1
 8006290:	e7e8      	b.n	8006264 <HAL_TIM_PeriodElapsedCallback+0x178>
 8006292:	bf00      	nop
 8006294:	20000728 	.word	0x20000728
 8006298:	20000218 	.word	0x20000218
 800629c:	20000620 	.word	0x20000620
 80062a0:	200003b0 	.word	0x200003b0
 80062a4:	200003a8 	.word	0x200003a8
 80062a8:	42b40000 	.word	0x42b40000
 80062ac:	43340000 	.word	0x43340000
 80062b0:	200005cc 	.word	0x200005cc
 80062b4:	c2b40000 	.word	0xc2b40000
 80062b8:	200005bc 	.word	0x200005bc
 80062bc:	43b40000 	.word	0x43b40000
 80062c0:	20000394 	.word	0x20000394
 80062c4:	c3340000 	.word	0xc3340000
 80062c8:	200003ac 	.word	0x200003ac
 80062cc:	200003fc 	.word	0x200003fc
 80062d0:	200003ec 	.word	0x200003ec
 80062d4:	200005b8 	.word	0x200005b8
 80062d8:	200003f4 	.word	0x200003f4
 80062dc:	40021400 	.word	0x40021400

080062e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80062e0:	e7fe      	b.n	80062e0 <Error_Handler>
 80062e2:	bf00      	nop

080062e4 <mecanum_calculate>:
  static float rotate_ratio_fl;
  static float rotate_ratio_bl;
  static float rotate_ratio_br;
  static float wheel_rpm_ratio;

  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 80062e4:	edd0 7a01 	vldr	s15, [r0, #4]
 80062e8:	edd0 6a02 	vldr	s13, [r0, #8]
 80062ec:	ed90 5a03 	vldr	s10, [r0, #12]
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;

  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);

  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 80062f0:	edd0 4a05 	vldr	s9, [r0, #20]
 80062f4:	ed9f 6a67 	vldr	s12, [pc, #412]	; 8006494 <mecanum_calculate+0x1b0>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 80062f8:	ed90 7a04 	vldr	s14, [r0, #16]
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 80062fc:	ed90 2a00 	vldr	s4, [r0]
 8006300:	eddf 1a65 	vldr	s3, [pc, #404]	; 8006498 <mecanum_calculate+0x1b4>
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8006304:	ee76 6aa7 	vadd.f32	s13, s13, s15
{
 8006308:	b430      	push	{r4, r5}
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800630a:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 800630e:	eef0 7a45 	vmov.f32	s15, s10
 8006312:	eed6 7aa5 	vfnms.f32	s15, s13, s11
{
 8006316:	b084      	sub	sp, #16
 8006318:	4604      	mov	r4, r0
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 800631a:	eea6 5aa5 	vfma.f32	s10, s13, s11
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 800631e:	eef4 4ac6 	vcmpe.f32	s9, s12
 8006322:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  rotate_ratio_bl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 8006326:	ee35 3a47 	vsub.f32	s6, s10, s14
  rotate_ratio_fr = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 800632a:	ee77 2a87 	vadd.f32	s5, s15, s14
  rotate_ratio_fl = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f - mec->param.rotate_x_offset - mec->param.rotate_y_offset) / RADIAN_COEF;
 800632e:	ee77 3ac7 	vsub.f32	s7, s15, s14
  rotate_ratio_br = ((mec->param.wheelbase + mec->param.wheeltrack) / 2.0f + mec->param.rotate_x_offset + mec->param.rotate_y_offset) / RADIAN_COEF;
 8006332:	ee37 5a05 	vadd.f32	s10, s14, s10
  wheel_rpm_ratio = 60.0f / (mec->param.wheel_perimeter * MOTOR_DECELE_RATIO);
 8006336:	ee81 4a82 	vdiv.f32	s8, s3, s4
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 800633a:	f200 809e 	bhi.w	800647a <mecanum_calculate+0x196>
 800633e:	ed80 6a05 	vstr	s12, [r0, #20]
 8006342:	eef0 4a46 	vmov.f32	s9, s12
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 8006346:	edd4 7a06 	vldr	s15, [r4, #24]
 800634a:	ed9f 7a52 	vldr	s14, [pc, #328]	; 8006494 <mecanum_calculate+0x1b0>
 800634e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006356:	f200 8084 	bhi.w	8006462 <mecanum_calculate+0x17e>
 800635a:	ed84 7a06 	vstr	s14, [r4, #24]
 800635e:	eef0 7a47 	vmov.f32	s15, s14
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 8006362:	edd4 5a07 	vldr	s11, [r4, #28]
 8006366:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800649c <mecanum_calculate+0x1b8>
 800636a:	eef4 5ac7 	vcmpe.f32	s11, s14
 800636e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006372:	d866      	bhi.n	8006442 <mecanum_calculate+0x15e>
 8006374:	eddf 5a4a 	vldr	s11, [pc, #296]	; 80064a0 <mecanum_calculate+0x1bc>
 8006378:	ed84 7a07 	vstr	s14, [r4, #28]
 800637c:	ee34 7aa7 	vadd.f32	s14, s9, s15

  float wheel_rpm[4];
  float max = 0;

  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8006380:	ee74 6ae7 	vsub.f32	s13, s9, s15
 8006384:	eeb0 6a47 	vmov.f32	s12, s14
 8006388:	eea2 6aa5 	vfma.f32	s12, s5, s11
 800638c:	eee3 6ae5 	vfms.f32	s13, s7, s11
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 8006390:	eea3 7a65 	vfms.f32	s14, s6, s11
 8006394:	ee26 6a04 	vmul.f32	s12, s12, s8
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 8006398:	ee66 6a84 	vmul.f32	s13, s13, s8
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 800639c:	ee77 7ae4 	vsub.f32	s15, s15, s9

  //find max item
  for (uint8_t i = 0; i < 4; i++)
  {
    if (fabs(wheel_rpm[i]) > max)
 80063a0:	eef0 4ac6 	vabs.f32	s9, s12
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 80063a4:	eee5 7a65 	vfms.f32	s15, s10, s11
    if (fabs(wheel_rpm[i]) > max)
 80063a8:	eef0 5ae6 	vabs.f32	s11, s13
 80063ac:	eef4 5ae4 	vcmpe.f32	s11, s9
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 80063b0:	ee27 7a04 	vmul.f32	s14, s14, s8
 80063b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063b8:	bfb4      	ite	lt
 80063ba:	eeb0 5a64 	vmovlt.f32	s10, s9
 80063be:	eeb0 5a65 	vmovge.f32	s10, s11
    if (fabs(wheel_rpm[i]) > max)
 80063c2:	eef0 5ac7 	vabs.f32	s11, s14
 80063c6:	eef4 5ac5 	vcmpe.f32	s11, s10
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 80063ca:	ee67 7a84 	vmul.f32	s15, s15, s8
 80063ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80063d2:	bfb8      	it	lt
 80063d4:	eef0 5a45 	vmovlt.f32	s11, s10
    if (fabs(wheel_rpm[i]) > max)
 80063d8:	eeb0 5ae7 	vabs.f32	s10, s15
 80063dc:	eeb4 5ae5 	vcmpe.f32	s10, s11
 80063e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
      max = fabs(wheel_rpm[i]);
  }

  //equal proportion
  if (max > MAX_WHEEL_RPM)
 80063e4:	eddf 4a2f 	vldr	s9, [pc, #188]	; 80064a4 <mecanum_calculate+0x1c0>
  wheel_rpm[1] = ( mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fl) * wheel_rpm_ratio;
 80063e8:	edcd 6a01 	vstr	s13, [sp, #4]
 80063ec:	bfa8      	it	ge
 80063ee:	eef0 5a45 	vmovge.f32	s11, s10
  if (max > MAX_WHEEL_RPM)
 80063f2:	eef4 5ae4 	vcmpe.f32	s11, s9
 80063f6:	eeb1 6a46 	vneg.f32	s12, s12
 80063fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
  wheel_rpm[2] = ( mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_bl) * wheel_rpm_ratio;
 80063fe:	ed8d 7a02 	vstr	s14, [sp, #8]
  wheel_rpm[0] = (-mec->speed.vx - mec->speed.vy - mec->speed.vw * rotate_ratio_fr) * wheel_rpm_ratio;
 8006402:	ed8d 6a00 	vstr	s12, [sp]
  wheel_rpm[3] = (-mec->speed.vx + mec->speed.vy - mec->speed.vw * rotate_ratio_br) * wheel_rpm_ratio;
 8006406:	edcd 7a03 	vstr	s15, [sp, #12]
  if (max > MAX_WHEEL_RPM)
 800640a:	dd11      	ble.n	8006430 <mecanum_calculate+0x14c>
  {
    float rate = MAX_WHEEL_RPM / max;
 800640c:	ee84 5aa5 	vdiv.f32	s10, s9, s11
    for (uint8_t i = 0; i < 4; i++)
      wheel_rpm[i] *= rate;
 8006410:	ee26 6a05 	vmul.f32	s12, s12, s10
 8006414:	ee66 6a85 	vmul.f32	s13, s13, s10
 8006418:	ee27 7a05 	vmul.f32	s14, s14, s10
 800641c:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006420:	ed8d 6a00 	vstr	s12, [sp]
 8006424:	edcd 6a01 	vstr	s13, [sp, #4]
 8006428:	ed8d 7a02 	vstr	s14, [sp, #8]
 800642c:	edcd 7a03 	vstr	s15, [sp, #12]
  }
  memcpy(mec->wheel_rpm, wheel_rpm, 4 * sizeof(float));
 8006430:	466d      	mov	r5, sp
 8006432:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006434:	6420      	str	r0, [r4, #64]	; 0x40
 8006436:	6461      	str	r1, [r4, #68]	; 0x44
 8006438:	64a2      	str	r2, [r4, #72]	; 0x48
 800643a:	64e3      	str	r3, [r4, #76]	; 0x4c
}
 800643c:	b004      	add	sp, #16
 800643e:	bc30      	pop	{r4, r5}
 8006440:	4770      	bx	lr
  MEC_VAL_LIMIT(mec->speed.vw, -MAX_CHASSIS_VW_SPEED, MAX_CHASSIS_VW_SPEED); //deg/s
 8006442:	ed9f 7a19 	vldr	s14, [pc, #100]	; 80064a8 <mecanum_calculate+0x1c4>
 8006446:	eef4 5ac7 	vcmpe.f32	s11, s14
 800644a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800644e:	bfb3      	iteet	lt
 8006450:	ed9f 7a16 	vldrlt	s14, [pc, #88]	; 80064ac <mecanum_calculate+0x1c8>
 8006454:	eddf 5a16 	vldrge	s11, [pc, #88]	; 80064b0 <mecanum_calculate+0x1cc>
 8006458:	ed84 7a07 	vstrge	s14, [r4, #28]
 800645c:	ee65 5a87 	vmullt.f32	s11, s11, s14
 8006460:	e78c      	b.n	800637c <mecanum_calculate+0x98>
  MEC_VAL_LIMIT(mec->speed.vy, -MAX_CHASSIS_VY_SPEED, MAX_CHASSIS_VY_SPEED); //mm/s
 8006462:	ed9f 7a14 	vldr	s14, [pc, #80]	; 80064b4 <mecanum_calculate+0x1d0>
 8006466:	eef4 7ac7 	vcmpe.f32	s15, s14
 800646a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800646e:	bfa4      	itt	ge
 8006470:	eef0 7a47 	vmovge.f32	s15, s14
 8006474:	ed84 7a06 	vstrge	s14, [r4, #24]
 8006478:	e773      	b.n	8006362 <mecanum_calculate+0x7e>
  MEC_VAL_LIMIT(mec->speed.vx, -MAX_CHASSIS_VX_SPEED, MAX_CHASSIS_VX_SPEED); //mm/s
 800647a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 80064b4 <mecanum_calculate+0x1d0>
 800647e:	eef4 4ae7 	vcmpe.f32	s9, s15
 8006482:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006486:	bfa4      	itt	ge
 8006488:	eef0 4a67 	vmovge.f32	s9, s15
 800648c:	edc0 7a05 	vstrge	s15, [r0, #20]
 8006490:	e759      	b.n	8006346 <mecanum_calculate+0x62>
 8006492:	bf00      	nop
 8006494:	c5106000 	.word	0xc5106000
 8006498:	448e8000 	.word	0x448e8000
 800649c:	c3520000 	.word	0xc3520000
 80064a0:	c06a8e13 	.word	0xc06a8e13
 80064a4:	45b9f000 	.word	0x45b9f000
 80064a8:	43520000 	.word	0x43520000
 80064ac:	3c8ef783 	.word	0x3c8ef783
 80064b0:	406a8e13 	.word	0x406a8e13
 80064b4:	45106000 	.word	0x45106000

080064b8 <driveWheel>:
 */
#include "motor.h"

const int CaseMotor_MaxSpeed = 30 * 256;

void driveWheel(int16_t *u) {
 80064b8:	b530      	push	{r4, r5, lr}
	header.IDE = CAN_ID_STD;
	header.DLC = 8;
	//header.TransmitGlobalTime = DISABLE;

	for (int i = 0; i < 4; i++) {
		if (CaseMotor_MaxSpeed < u[i]) {
 80064ba:	f9b0 3000 	ldrsh.w	r3, [r0]
void driveWheel(int16_t *u) {
 80064be:	b08b      	sub	sp, #44	; 0x2c
	uint8_t TxData[8] = { 0 };
 80064c0:	2200      	movs	r2, #0
	header.StdId = 0x200;
 80064c2:	f44f 7400 	mov.w	r4, #512	; 0x200
	header.DLC = 8;
 80064c6:	2108      	movs	r1, #8
		if (CaseMotor_MaxSpeed < u[i]) {
 80064c8:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
	header.RTR = CAN_RTR_DATA;
 80064cc:	9207      	str	r2, [sp, #28]
	header.IDE = CAN_ID_STD;
 80064ce:	9206      	str	r2, [sp, #24]
	header.StdId = 0x200;
 80064d0:	9404      	str	r4, [sp, #16]
	header.DLC = 8;
 80064d2:	9108      	str	r1, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 80064d4:	dc08      	bgt.n	80064e8 <driveWheel+0x30>
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 80064d6:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 80064da:	da67      	bge.n	80065ac <driveWheel+0xf4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 80064dc:	f24e 2301 	movw	r3, #57857	; 0xe201
 80064e0:	8003      	strh	r3, [r0, #0]
 80064e2:	2201      	movs	r2, #1
 80064e4:	21e2      	movs	r1, #226	; 0xe2
 80064e6:	e004      	b.n	80064f2 <driveWheel+0x3a>
			u[i] = CaseMotor_MaxSpeed - 1;
 80064e8:	f641 53ff 	movw	r3, #7679	; 0x1dff
 80064ec:	8003      	strh	r3, [r0, #0]
 80064ee:	22ff      	movs	r2, #255	; 0xff
 80064f0:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 80064f2:	f9b0 3002 	ldrsh.w	r3, [r0, #2]
		}
		TxData[i * 2] = u[i] >> 8;
 80064f6:	f88d 1008 	strb.w	r1, [sp, #8]
		if (CaseMotor_MaxSpeed < u[i]) {
 80064fa:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80064fe:	f88d 2009 	strb.w	r2, [sp, #9]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006502:	dc08      	bgt.n	8006516 <driveWheel+0x5e>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8006504:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8006508:	da4c      	bge.n	80065a4 <driveWheel+0xec>
			u[i] = -CaseMotor_MaxSpeed + 1;
 800650a:	f24e 2301 	movw	r3, #57857	; 0xe201
 800650e:	8043      	strh	r3, [r0, #2]
 8006510:	2201      	movs	r2, #1
 8006512:	21e2      	movs	r1, #226	; 0xe2
 8006514:	e004      	b.n	8006520 <driveWheel+0x68>
			u[i] = CaseMotor_MaxSpeed - 1;
 8006516:	f641 53ff 	movw	r3, #7679	; 0x1dff
 800651a:	8043      	strh	r3, [r0, #2]
 800651c:	22ff      	movs	r2, #255	; 0xff
 800651e:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 8006520:	f9b0 3004 	ldrsh.w	r3, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 8006524:	f88d 100a 	strb.w	r1, [sp, #10]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006528:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 800652c:	f88d 200b 	strb.w	r2, [sp, #11]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006530:	dc08      	bgt.n	8006544 <driveWheel+0x8c>
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8006532:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8006536:	da31      	bge.n	800659c <driveWheel+0xe4>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006538:	f24e 2301 	movw	r3, #57857	; 0xe201
 800653c:	8083      	strh	r3, [r0, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	21e2      	movs	r1, #226	; 0xe2
 8006542:	e004      	b.n	800654e <driveWheel+0x96>
			u[i] = CaseMotor_MaxSpeed - 1;
 8006544:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006548:	8083      	strh	r3, [r0, #4]
 800654a:	22ff      	movs	r2, #255	; 0xff
 800654c:	211d      	movs	r1, #29
		if (CaseMotor_MaxSpeed < u[i]) {
 800654e:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2] = u[i] >> 8;
 8006552:	f88d 100c 	strb.w	r1, [sp, #12]
		if (CaseMotor_MaxSpeed < u[i]) {
 8006556:	f5b3 5ff0 	cmp.w	r3, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 800655a:	f88d 200d 	strb.w	r2, [sp, #13]
		if (CaseMotor_MaxSpeed < u[i]) {
 800655e:	dd10      	ble.n	8006582 <driveWheel+0xca>
			u[i] = CaseMotor_MaxSpeed - 1;
 8006560:	f641 53ff 	movw	r3, #7679	; 0x1dff
 8006564:	80c3      	strh	r3, [r0, #6]
 8006566:	24ff      	movs	r4, #255	; 0xff
 8006568:	251d      	movs	r5, #29
	}

	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 800656a:	aa02      	add	r2, sp, #8
 800656c:	ab01      	add	r3, sp, #4
 800656e:	a904      	add	r1, sp, #16
 8006570:	4810      	ldr	r0, [pc, #64]	; (80065b4 <driveWheel+0xfc>)
		TxData[i * 2] = u[i] >> 8;
 8006572:	f88d 500e 	strb.w	r5, [sp, #14]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006576:	f88d 400f 	strb.w	r4, [sp, #15]
	HAL_CAN_AddTxMessage(&hcan2, &header, TxData, &TxMailbox);
 800657a:	f7fa fe8d 	bl	8001298 <HAL_CAN_AddTxMessage>

}
 800657e:	b00b      	add	sp, #44	; 0x2c
 8006580:	bd30      	pop	{r4, r5, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8006582:	f513 5ff0 	cmn.w	r3, #7680	; 0x1e00
 8006586:	da05      	bge.n	8006594 <driveWheel+0xdc>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006588:	f24e 2301 	movw	r3, #57857	; 0xe201
 800658c:	80c3      	strh	r3, [r0, #6]
 800658e:	2401      	movs	r4, #1
 8006590:	25e2      	movs	r5, #226	; 0xe2
 8006592:	e7ea      	b.n	800656a <driveWheel+0xb2>
 8006594:	f3c3 2507 	ubfx	r5, r3, #8, #8
 8006598:	b2dc      	uxtb	r4, r3
 800659a:	e7e6      	b.n	800656a <driveWheel+0xb2>
 800659c:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80065a0:	b2da      	uxtb	r2, r3
 80065a2:	e7d4      	b.n	800654e <driveWheel+0x96>
 80065a4:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80065a8:	b2da      	uxtb	r2, r3
 80065aa:	e7b9      	b.n	8006520 <driveWheel+0x68>
 80065ac:	f3c3 2107 	ubfx	r1, r3, #8, #8
 80065b0:	b2da      	uxtb	r2, r3
 80065b2:	e79e      	b.n	80064f2 <driveWheel+0x3a>
 80065b4:	20000324 	.word	0x20000324

080065b8 <driveGimbalMotors>:

void driveGimbalMotors(int16_t *u) {
 80065b8:	b5f0      	push	{r4, r5, r6, r7, lr}
			u[i] = CaseMotor_MaxSpeed - 1;
		} else if (u[i] < -CaseMotor_MaxSpeed) {
			u[i] = -CaseMotor_MaxSpeed + 1;
		}
		}
		TxData[i * 2] = u[i] >> 8;
 80065ba:	f9b0 3000 	ldrsh.w	r3, [r0]
 80065be:	f9b0 2002 	ldrsh.w	r2, [r0, #2]
		if (CaseMotor_MaxSpeed < u[i]) {
 80065c2:	f9b0 4004 	ldrsh.w	r4, [r0, #4]
void driveGimbalMotors(int16_t *u) {
 80065c6:	b08b      	sub	sp, #44	; 0x2c
	header.StdId = 0x1ff;
 80065c8:	f240 11ff 	movw	r1, #511	; 0x1ff
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80065cc:	f88d 3009 	strb.w	r3, [sp, #9]
		TxData[i * 2] = u[i] >> 8;
 80065d0:	121b      	asrs	r3, r3, #8
 80065d2:	1215      	asrs	r5, r2, #8
 80065d4:	f88d 3008 	strb.w	r3, [sp, #8]
	header.IDE = CAN_ID_STD;
 80065d8:	2600      	movs	r6, #0
	header.DLC = 8;
 80065da:	2308      	movs	r3, #8
	header.IDE = CAN_ID_STD;
 80065dc:	2700      	movs	r7, #0
		if (CaseMotor_MaxSpeed < u[i]) {
 80065de:	f5b4 5ff0 	cmp.w	r4, #7680	; 0x1e00
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80065e2:	f88d 200b 	strb.w	r2, [sp, #11]
		TxData[i * 2] = u[i] >> 8;
 80065e6:	f88d 500a 	strb.w	r5, [sp, #10]
	header.StdId = 0x1ff;
 80065ea:	9104      	str	r1, [sp, #16]
	header.IDE = CAN_ID_STD;
 80065ec:	e9cd 6706 	strd	r6, r7, [sp, #24]
	header.DLC = 8;
 80065f0:	9308      	str	r3, [sp, #32]
		if (CaseMotor_MaxSpeed < u[i]) {
 80065f2:	dd16      	ble.n	8006622 <driveGimbalMotors+0x6a>
			u[i] = CaseMotor_MaxSpeed - 1;
 80065f4:	f641 54ff 	movw	r4, #7679	; 0x1dff
 80065f8:	8084      	strh	r4, [r0, #4]
		TxData[i * 2] = u[i] >> 8;
 80065fa:	f9b0 3006 	ldrsh.w	r3, [r0, #6]
		TxData[i * 2 + 1] = u[i] & 0xFF;
 80065fe:	f88d 300f 	strb.w	r3, [sp, #15]
		TxData[i * 2] = u[i] >> 8;
 8006602:	1219      	asrs	r1, r3, #8
 8006604:	f88d 100e 	strb.w	r1, [sp, #14]
 8006608:	1225      	asrs	r5, r4, #8
	}

	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 800660a:	ab01      	add	r3, sp, #4
 800660c:	aa02      	add	r2, sp, #8
 800660e:	a904      	add	r1, sp, #16
 8006610:	4808      	ldr	r0, [pc, #32]	; (8006634 <driveGimbalMotors+0x7c>)
		TxData[i * 2 + 1] = u[i] & 0xFF;
 8006612:	f88d 400d 	strb.w	r4, [sp, #13]
		TxData[i * 2] = u[i] >> 8;
 8006616:	f88d 500c 	strb.w	r5, [sp, #12]
	HAL_CAN_AddTxMessage(&hcan1, &header, TxData, &TxMailbox);
 800661a:	f7fa fe3d 	bl	8001298 <HAL_CAN_AddTxMessage>
}
 800661e:	b00b      	add	sp, #44	; 0x2c
 8006620:	bdf0      	pop	{r4, r5, r6, r7, pc}
		} else if (u[i] < -CaseMotor_MaxSpeed) {
 8006622:	f514 5ff0 	cmn.w	r4, #7680	; 0x1e00
 8006626:	dae8      	bge.n	80065fa <driveGimbalMotors+0x42>
			u[i] = -CaseMotor_MaxSpeed + 1;
 8006628:	f24e 2401 	movw	r4, #57857	; 0xe201
 800662c:	8084      	strh	r4, [r0, #4]
 800662e:	b224      	sxth	r4, r4
 8006630:	e7e3      	b.n	80065fa <driveGimbalMotors+0x42>
 8006632:	bf00      	nop
 8006634:	2000034c 	.word	0x2000034c

08006638 <pidExecute>:
 */
#include "pid.h"

float pidExecute(_pid_t *pid) {
	float u = 0;
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006638:	ed90 6a0a 	vldr	s12, [r0, #40]	; 0x28
 800663c:	edd0 7a02 	vldr	s15, [r0, #8]
 8006640:	eddf 5a2b 	vldr	s11, [pc, #172]	; 80066f0 <pidExecute+0xb8>
 8006644:	ed90 7a07 	vldr	s14, [r0, #28]
 8006648:	edd0 4a00 	vldr	s9, [r0]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 800664c:	edd0 6a05 	vldr	s13, [r0, #20]
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006650:	ee66 7a27 	vmul.f32	s15, s12, s15
 8006654:	ee67 7aa5 	vmul.f32	s15, s15, s11
 8006658:	eea4 7aa7 	vfma.f32	s14, s9, s15
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 800665c:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->integralOut += pid->i * pid->error * (pid->t/1000.0f);
 8006664:	ed80 7a07 	vstr	s14, [r0, #28]
	if (pid->integralOutLimit < pid->integralOut) pid->integralOut = pid->integralOutLimit;
 8006668:	dc06      	bgt.n	8006678 <pidExecute+0x40>
	else if (pid->integralOut < -pid->integralOutLimit) pid->integralOut = -pid->integralOutLimit;
 800666a:	eef1 6a66 	vneg.f32	s13, s13
 800666e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8006672:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006676:	d538      	bpl.n	80066ea <pidExecute+0xb2>
 8006678:	edc0 6a07 	vstr	s13, [r0, #28]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 800667c:	ed9f 3a1d 	vldr	s6, [pc, #116]	; 80066f4 <pidExecute+0xbc>
 8006680:	ed90 7a03 	vldr	s14, [r0, #12]
 8006684:	edd0 5a08 	vldr	s11, [r0, #32]
 8006688:	ed90 5a06 	vldr	s10, [r0, #24]
 800668c:	edd0 3a09 	vldr	s7, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 8006690:	ed90 4a01 	vldr	s8, [r0, #4]
	if (pid->outLimit < u) u = pid->outLimit;
 8006694:	ed90 0a04 	vldr	s0, [r0, #16]
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 8006698:	eec3 7a24 	vdiv.f32	s15, s6, s9
 800669c:	ee76 5a65 	vsub.f32	s11, s12, s11
 80066a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066a4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80066a8:	ee37 7a45 	vsub.f32	s14, s14, s10
 80066ac:	ee67 7aa5 	vmul.f32	s15, s15, s11
 80066b0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80066b4:	eee3 7a85 	vfma.f32	s15, s7, s10
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80066b8:	eeb0 7a67 	vmov.f32	s14, s15
 80066bc:	eea6 7a04 	vfma.f32	s14, s12, s8
	pid->differentialFilter = pid->differentialFilter * pid->differentialFilterRate + (pid->d * (pid->error - pid->lastError)*(1000.0f/pid->t)) * (1 - pid->differentialFilterRate);
 80066c0:	edc0 7a09 	vstr	s15, [r0, #36]	; 0x24
	u = pid->p * pid->error + pid->integralOut + pid->differentialFilter;
 80066c4:	ee77 6a26 	vadd.f32	s13, s14, s13
	if (pid->outLimit < u) u = pid->outLimit;
 80066c8:	eeb4 0ae6 	vcmpe.f32	s0, s13
 80066cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066d0:	d408      	bmi.n	80066e4 <pidExecute+0xac>
	else if (u < -pid->outLimit)u = -pid->outLimit;
 80066d2:	eeb1 0a40 	vneg.f32	s0, s0
 80066d6:	eeb4 0ae6 	vcmpe.f32	s0, s13
 80066da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066de:	bfb8      	it	lt
 80066e0:	eeb0 0a66 	vmovlt.f32	s0, s13
	pid->lastError = pid->error;
 80066e4:	ed80 6a08 	vstr	s12, [r0, #32]
	return u;
}
 80066e8:	4770      	bx	lr
 80066ea:	eef0 6a47 	vmov.f32	s13, s14
 80066ee:	e7c5      	b.n	800667c <pidExecute+0x44>
 80066f0:	3a83126f 	.word	0x3a83126f
 80066f4:	447a0000 	.word	0x447a0000

080066f8 <makeCustomDataPacket>:
extClientCustomData_t CustomData;
extFrameHeader_t frameHeader;

uint16_t crc16Value;

void makeCustomDataPacket(uint8_t packet[28]){
 80066f8:	b470      	push	{r4, r5, r6}


}

void setFrameHeader(uint8_t header[7]){
  frameHeader.sof = 0xA5;
 80066fa:	4a29      	ldr	r2, [pc, #164]	; (80067a0 <makeCustomDataPacket+0xa8>)
  packet[OFFSET +3] = (uint8_t)(((0xFF00 & CustomData.senderID) >> 8) & 0xFF);
 80066fc:	4b29      	ldr	r3, [pc, #164]	; (80067a4 <makeCustomDataPacket+0xac>)
  frameHeader.dataLength = 19;
  frameHeader.seq = 1;
  frameHeader.cmdId = 0x0301;
  //CRCCheck
  header[0] = 0xA5; //sof
 80066fe:	492a      	ldr	r1, [pc, #168]	; (80067a8 <makeCustomDataPacket+0xb0>)
wCRC = Get_CRC16_Check_Sum ( (uint8_t *)pchMessage, dwLength-2, CRC_INIT );
 8006700:	4e2a      	ldr	r6, [pc, #168]	; (80067ac <makeCustomDataPacket+0xb4>)
  frameHeader.sof = 0xA5;
 8006702:	24a5      	movs	r4, #165	; 0xa5
 8006704:	7014      	strb	r4, [r2, #0]
  frameHeader.dataLength = 19;
 8006706:	2413      	movs	r4, #19
 8006708:	8054      	strh	r4, [r2, #2]
  frameHeader.seq = 1;
 800670a:	2401      	movs	r4, #1
 800670c:	7114      	strb	r4, [r2, #4]
void makeCustomDataPacket(uint8_t packet[28]){
 800670e:	b083      	sub	sp, #12
  frameHeader.cmdId = 0x0301;
 8006710:	f240 3401 	movw	r4, #769	; 0x301
 8006714:	80d4      	strh	r4, [r2, #6]
  header[0] = 0xA5; //sof
 8006716:	f240 1233 	movw	r2, #307	; 0x133
 800671a:	f8ad 2004 	strh.w	r2, [sp, #4]
 800671e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
 8006722:	6001      	str	r1, [r0, #0]
 8006724:	8082      	strh	r2, [r0, #4]
 8006726:	2203      	movs	r2, #3
 8006728:	7182      	strb	r2, [r0, #6]
  packet[OFFSET +3] = (uint8_t)(((0xFF00 & CustomData.senderID) >> 8) & 0xFF);
 800672a:	8859      	ldrh	r1, [r3, #2]
  packet[OFFSET +2] = (uint8_t)((0x00FF & CustomData.senderID) & 0xFF);
 800672c:	7241      	strb	r1, [r0, #9]
  packet[OFFSET +0] = (uint8_t)((0x00FF & dataContentsID) & 0xFF);
 800672e:	2280      	movs	r2, #128	; 0x80
 8006730:	71c2      	strb	r2, [r0, #7]
  packet[OFFSET +1] = (uint8_t)(((0xFF00 & dataContentsID) >> 8) & 0xFF);
 8006732:	24d1      	movs	r4, #209	; 0xd1
  packet[OFFSET +5] = (uint8_t)(((0xFF00 & CustomData.ClientID) >> 8) & 0xFF);
 8006734:	889a      	ldrh	r2, [r3, #4]
  packet[OFFSET +1] = (uint8_t)(((0xFF00 & dataContentsID) >> 8) & 0xFF);
 8006736:	7204      	strb	r4, [r0, #8]
  packet[OFFSET +3] = (uint8_t)(((0xFF00 & CustomData.senderID) >> 8) & 0xFF);
 8006738:	0a0c      	lsrs	r4, r1, #8
 800673a:	7284      	strb	r4, [r0, #10]
  packet[OFFSET +5] = (uint8_t)(((0xFF00 & CustomData.ClientID) >> 8) & 0xFF);
 800673c:	0a15      	lsrs	r5, r2, #8
  packet[OFFSET +4] = (uint8_t)((0x00FF & CustomData.ClientID) & 0xFF);
 800673e:	72c2      	strb	r2, [r0, #11]
  packet[OFFSET +5] = (uint8_t)(((0xFF00 & CustomData.ClientID) >> 8) & 0xFF);
 8006740:	7305      	strb	r5, [r0, #12]
  packet[OFFSET +6] = bs1[0];
 8006742:	7a1c      	ldrb	r4, [r3, #8]
  packet[OFFSET +7] = bs1[1];
 8006744:	7a59      	ldrb	r1, [r3, #9]
  packet[OFFSET +8] = bs1[2];
 8006746:	7a9a      	ldrb	r2, [r3, #10]
  packet[OFFSET +6] = bs1[0];
 8006748:	7344      	strb	r4, [r0, #13]
  packet[OFFSET +7] = bs1[1];
 800674a:	7381      	strb	r1, [r0, #14]
  packet[OFFSET +8] = bs1[2];
 800674c:	73c2      	strb	r2, [r0, #15]
  packet[OFFSET +9] = bs1[3];
 800674e:	7ad9      	ldrb	r1, [r3, #11]
  packet[OFFSET +10] = bs2[0];
 8006750:	7b1a      	ldrb	r2, [r3, #12]
  packet[OFFSET +11] = bs2[1];
 8006752:	7b5c      	ldrb	r4, [r3, #13]
  packet[OFFSET +9] = bs1[3];
 8006754:	7401      	strb	r1, [r0, #16]
  packet[OFFSET +10] = bs2[0];
 8006756:	7442      	strb	r2, [r0, #17]
  packet[OFFSET +12] = bs2[2];
 8006758:	7b99      	ldrb	r1, [r3, #14]
  packet[OFFSET +13] = bs2[3];
 800675a:	7bda      	ldrb	r2, [r3, #15]
  packet[OFFSET +11] = bs2[1];
 800675c:	7484      	strb	r4, [r0, #18]
  packet[OFFSET +12] = bs2[2];
 800675e:	74c1      	strb	r1, [r0, #19]
  packet[OFFSET +14] = bs3[0];
 8006760:	7c1c      	ldrb	r4, [r3, #16]
  packet[OFFSET +15] = bs3[1];
 8006762:	7c59      	ldrb	r1, [r3, #17]
  packet[OFFSET +13] = bs2[3];
 8006764:	7502      	strb	r2, [r0, #20]
  packet[OFFSET +14] = bs3[0];
 8006766:	7544      	strb	r4, [r0, #21]
  packet[OFFSET +15] = bs3[1];
 8006768:	7581      	strb	r1, [r0, #22]
  packet[OFFSET +16] = bs3[2];
 800676a:	7c9c      	ldrb	r4, [r3, #18]
  packet[OFFSET +17] = bs3[3];
 800676c:	7cd9      	ldrb	r1, [r3, #19]
 800676e:	4d10      	ldr	r5, [pc, #64]	; (80067b0 <makeCustomDataPacket+0xb8>)
  packet[OFFSET +18] = CustomData.masks;
 8006770:	7d1b      	ldrb	r3, [r3, #20]
wCRC = Get_CRC16_Check_Sum ( (uint8_t *)pchMessage, dwLength-2, CRC_INIT );
 8006772:	8832      	ldrh	r2, [r6, #0]
  packet[OFFSET +16] = bs3[2];
 8006774:	75c4      	strb	r4, [r0, #23]
  packet[OFFSET +17] = bs3[3];
 8006776:	7601      	strb	r1, [r0, #24]
  packet[OFFSET +18] = CustomData.masks;
 8006778:	7643      	strb	r3, [r0, #25]
 800677a:	f100 041a 	add.w	r4, r0, #26
wCRC = Get_CRC16_Check_Sum ( (uint8_t *)pchMessage, dwLength-2, CRC_INIT );
 800677e:	4601      	mov	r1, r0
(wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_Table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 8006780:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006784:	4053      	eors	r3, r2
 8006786:	b2db      	uxtb	r3, r3
while(dwLength--)
 8006788:	42a1      	cmp	r1, r4
(wCRC) = ((uint16_t)(wCRC) >> 8) ^ wCRC_Table[((uint16_t)(wCRC) ^ (uint16_t)(chData)) & 0x00ff];
 800678a:	f835 3013 	ldrh.w	r3, [r5, r3, lsl #1]
 800678e:	ea83 2212 	eor.w	r2, r3, r2, lsr #8
while(dwLength--)
 8006792:	d1f5      	bne.n	8006780 <makeCustomDataPacket+0x88>
pchMessage[dwLength-1] = (uint8_t)((wCRC >> 8)& 0x00ff);
 8006794:	0a13      	lsrs	r3, r2, #8
pchMessage[dwLength-2] = (uint8_t)(wCRC & 0x00ff);
 8006796:	7682      	strb	r2, [r0, #26]
pchMessage[dwLength-1] = (uint8_t)((wCRC >> 8)& 0x00ff);
 8006798:	76c3      	strb	r3, [r0, #27]
}
 800679a:	b003      	add	sp, #12
 800679c:	bc70      	pop	{r4, r5, r6}
 800679e:	4770      	bx	lr
 80067a0:	20000668 	.word	0x20000668
 80067a4:	20000674 	.word	0x20000674
 80067a8:	010013a5 	.word	0x010013a5
 80067ac:	20000022 	.word	0x20000022
 80067b0:	0800bf18 	.word	0x0800bf18

080067b4 <setData1>:

}


 void setData1(float value){
  CustomData.data1 = value;
 80067b4:	4b01      	ldr	r3, [pc, #4]	; (80067bc <setData1+0x8>)
 80067b6:	ed83 0a02 	vstr	s0, [r3, #8]
}
 80067ba:	4770      	bx	lr
 80067bc:	20000674 	.word	0x20000674

080067c0 <setData2>:
 void setData2(float value){
  CustomData.data2 = value;
 80067c0:	4b01      	ldr	r3, [pc, #4]	; (80067c8 <setData2+0x8>)
 80067c2:	ed83 0a03 	vstr	s0, [r3, #12]
}
 80067c6:	4770      	bx	lr
 80067c8:	20000674 	.word	0x20000674

080067cc <setData3>:
 void setData3(float value){
  CustomData.data3 = value;
 80067cc:	4b01      	ldr	r3, [pc, #4]	; (80067d4 <setData3+0x8>)
 80067ce:	ed83 0a04 	vstr	s0, [r3, #16]
}
 80067d2:	4770      	bx	lr
 80067d4:	20000674 	.word	0x20000674

080067d8 <setMasks>:
 void setMasks(uint8_t mask){
  CustomData.masks = mask;
 80067d8:	4b01      	ldr	r3, [pc, #4]	; (80067e0 <setMasks+0x8>)
 80067da:	7518      	strb	r0, [r3, #20]
}
 80067dc:	4770      	bx	lr
 80067de:	bf00      	nop
 80067e0:	20000674 	.word	0x20000674

080067e4 <CustomData_init>:
  CustomData.data1 = value;
 80067e4:	4b04      	ldr	r3, [pc, #16]	; (80067f8 <CustomData_init+0x14>)
 80067e6:	2200      	movs	r2, #0
 void setClientID(uint16_t ID){
  CustomData.ClientID= ID;
}
 void setSenderID(uint16_t ID){
  CustomData.senderID = ID;
 80067e8:	8058      	strh	r0, [r3, #2]
  CustomData.masks = mask;
 80067ea:	2000      	movs	r0, #0
  CustomData.ClientID= ID;
 80067ec:	8099      	strh	r1, [r3, #4]
  CustomData.masks = mask;
 80067ee:	7518      	strb	r0, [r3, #20]
  CustomData.data1 = value;
 80067f0:	609a      	str	r2, [r3, #8]
  CustomData.data2 = value;
 80067f2:	60da      	str	r2, [r3, #12]
  CustomData.data3 = value;
 80067f4:	611a      	str	r2, [r3, #16]
	 setData2(0.0);
	 setData3(0.0);
	 setMasks(0b000000);
	 setSenderID(sender);
	 setClientID(clientID);
 }
 80067f6:	4770      	bx	lr
 80067f8:	20000674 	.word	0x20000674

080067fc <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 80067fc:	b538      	push	{r3, r4, r5, lr}

  hspi5.Instance = SPI5;
 80067fe:	4b0f      	ldr	r3, [pc, #60]	; (800683c <MX_SPI5_Init+0x40>)
 8006800:	4a0f      	ldr	r2, [pc, #60]	; (8006840 <MX_SPI5_Init+0x44>)
 8006802:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8006804:	f44f 7282 	mov.w	r2, #260	; 0x104
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8006808:	f44f 7500 	mov.w	r5, #512	; 0x200
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 800680c:	2430      	movs	r4, #48	; 0x30
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi5.Init.CRCPolynomial = 10;
 800680e:	210a      	movs	r1, #10
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8006810:	605a      	str	r2, [r3, #4]
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8006812:	4618      	mov	r0, r3
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8006814:	2200      	movs	r2, #0
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8006816:	e9c3 5406 	strd	r5, r4, [r3, #24]
  hspi5.Init.CRCPolynomial = 10;
 800681a:	62d9      	str	r1, [r3, #44]	; 0x2c
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 800681c:	e9c3 2202 	strd	r2, r2, [r3, #8]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8006820:	e9c3 2204 	strd	r2, r2, [r3, #16]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8006824:	e9c3 2208 	strd	r2, r2, [r3, #32]
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006828:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 800682a:	f7fb fbdb 	bl	8001fe4 <HAL_SPI_Init>
 800682e:	b900      	cbnz	r0, 8006832 <MX_SPI5_Init+0x36>
  {
    Error_Handler();
  }

}
 8006830:	bd38      	pop	{r3, r4, r5, pc}
 8006832:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    Error_Handler();
 8006836:	f7ff bd53 	b.w	80062e0 <Error_Handler>
 800683a:	bf00      	nop
 800683c:	20000690 	.word	0x20000690
 8006840:	40015000 	.word	0x40015000

08006844 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8006844:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(spiHandle->Instance==SPI5)
 8006846:	6801      	ldr	r1, [r0, #0]
 8006848:	4a18      	ldr	r2, [pc, #96]	; (80068ac <HAL_SPI_MspInit+0x68>)
{
 800684a:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800684c:	2300      	movs	r3, #0
  if(spiHandle->Instance==SPI5)
 800684e:	4291      	cmp	r1, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006850:	e9cd 3303 	strd	r3, r3, [sp, #12]
 8006854:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8006858:	9307      	str	r3, [sp, #28]
  if(spiHandle->Instance==SPI5)
 800685a:	d001      	beq.n	8006860 <HAL_SPI_MspInit+0x1c>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 800685c:	b008      	add	sp, #32
 800685e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_SPI5_CLK_ENABLE();
 8006860:	f502 4268 	add.w	r2, r2, #59392	; 0xe800
 8006864:	9301      	str	r3, [sp, #4]
 8006866:	6c51      	ldr	r1, [r2, #68]	; 0x44
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006868:	4811      	ldr	r0, [pc, #68]	; (80068b0 <HAL_SPI_MspInit+0x6c>)
    __HAL_RCC_SPI5_CLK_ENABLE();
 800686a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800686e:	6451      	str	r1, [r2, #68]	; 0x44
 8006870:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8006872:	f401 1180 	and.w	r1, r1, #1048576	; 0x100000
 8006876:	9101      	str	r1, [sp, #4]
 8006878:	9901      	ldr	r1, [sp, #4]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 800687a:	9302      	str	r3, [sp, #8]
 800687c:	6b13      	ldr	r3, [r2, #48]	; 0x30
 800687e:	f043 0320 	orr.w	r3, r3, #32
 8006882:	6313      	str	r3, [r2, #48]	; 0x30
 8006884:	6b13      	ldr	r3, [r2, #48]	; 0x30
 8006886:	f003 0320 	and.w	r3, r3, #32
 800688a:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800688c:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800688e:	2305      	movs	r3, #5
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8006890:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_8;
 8006892:	f44f 7560 	mov.w	r5, #896	; 0x380
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006896:	2402      	movs	r4, #2
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8006898:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800689a:	e9cd 5403 	strd	r5, r4, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 800689e:	e9cd 2306 	strd	r2, r3, [sp, #24]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80068a2:	f7fa ffa5 	bl	80017f0 <HAL_GPIO_Init>
}
 80068a6:	b008      	add	sp, #32
 80068a8:	bd70      	pop	{r4, r5, r6, pc}
 80068aa:	bf00      	nop
 80068ac:	40015000 	.word	0x40015000
 80068b0:	40021400 	.word	0x40021400

080068b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80068b4:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80068b6:	4b0c      	ldr	r3, [pc, #48]	; (80068e8 <HAL_MspInit+0x34>)
 80068b8:	2100      	movs	r1, #0
 80068ba:	9100      	str	r1, [sp, #0]
 80068bc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068be:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80068c2:	645a      	str	r2, [r3, #68]	; 0x44
 80068c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80068c6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 80068ca:	9200      	str	r2, [sp, #0]
 80068cc:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80068ce:	9101      	str	r1, [sp, #4]
 80068d0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80068d2:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80068d6:	641a      	str	r2, [r3, #64]	; 0x40
 80068d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80068da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068de:	9301      	str	r3, [sp, #4]
 80068e0:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80068e2:	b002      	add	sp, #8
 80068e4:	4770      	bx	lr
 80068e6:	bf00      	nop
 80068e8:	40023800 	.word	0x40023800

080068ec <NMI_Handler>:

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80068ec:	4770      	bx	lr
 80068ee:	bf00      	nop

080068f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80068f0:	e7fe      	b.n	80068f0 <HardFault_Handler>
 80068f2:	bf00      	nop

080068f4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80068f4:	e7fe      	b.n	80068f4 <MemManage_Handler>
 80068f6:	bf00      	nop

080068f8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80068f8:	e7fe      	b.n	80068f8 <BusFault_Handler>
 80068fa:	bf00      	nop

080068fc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80068fc:	e7fe      	b.n	80068fc <UsageFault_Handler>
 80068fe:	bf00      	nop

08006900 <SVC_Handler>:
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop

08006904 <DebugMon_Handler>:
 8006904:	4770      	bx	lr
 8006906:	bf00      	nop

08006908 <PendSV_Handler>:
 8006908:	4770      	bx	lr
 800690a:	bf00      	nop

0800690c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800690c:	f7fa bb6a 	b.w	8000fe4 <HAL_IncTick>

08006910 <CAN1_RX0_IRQHandler>:
void CAN1_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006910:	4801      	ldr	r0, [pc, #4]	; (8006918 <CAN1_RX0_IRQHandler+0x8>)
 8006912:	f7fa bdc3 	b.w	800149c <HAL_CAN_IRQHandler>
 8006916:	bf00      	nop
 8006918:	2000034c 	.word	0x2000034c

0800691c <CAN1_RX1_IRQHandler>:
 800691c:	4801      	ldr	r0, [pc, #4]	; (8006924 <CAN1_RX1_IRQHandler+0x8>)
 800691e:	f7fa bdbd 	b.w	800149c <HAL_CAN_IRQHandler>
 8006922:	bf00      	nop
 8006924:	2000034c 	.word	0x2000034c

08006928 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8006928:	4801      	ldr	r0, [pc, #4]	; (8006930 <USART1_IRQHandler+0x8>)
 800692a:	f7fc bb1d 	b.w	8002f68 <HAL_UART_IRQHandler>
 800692e:	bf00      	nop
 8006930:	20000868 	.word	0x20000868

08006934 <TIM6_DAC_IRQHandler>:
void TIM6_DAC_IRQHandler(void)
{
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8006934:	4801      	ldr	r0, [pc, #4]	; (800693c <TIM6_DAC_IRQHandler+0x8>)
 8006936:	f7fb bfa7 	b.w	8002888 <HAL_TIM_IRQHandler>
 800693a:	bf00      	nop
 800693c:	20000728 	.word	0x20000728

08006940 <CAN2_RX0_IRQHandler>:
void CAN2_RX0_IRQHandler(void)
{
  /* USER CODE BEGIN CAN2_RX0_IRQn 0 */

  /* USER CODE END CAN2_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan2);
 8006940:	4801      	ldr	r0, [pc, #4]	; (8006948 <CAN2_RX0_IRQHandler+0x8>)
 8006942:	f7fa bdab 	b.w	800149c <HAL_CAN_IRQHandler>
 8006946:	bf00      	nop
 8006948:	20000324 	.word	0x20000324

0800694c <CAN2_RX1_IRQHandler>:
 800694c:	4801      	ldr	r0, [pc, #4]	; (8006954 <CAN2_RX1_IRQHandler+0x8>)
 800694e:	f7fa bda5 	b.w	800149c <HAL_CAN_IRQHandler>
 8006952:	bf00      	nop
 8006954:	20000324 	.word	0x20000324

08006958 <USART6_IRQHandler>:
void USART6_IRQHandler(void)
{
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8006958:	4801      	ldr	r0, [pc, #4]	; (8006960 <USART6_IRQHandler+0x8>)
 800695a:	f7fc bb05 	b.w	8002f68 <HAL_UART_IRQHandler>
 800695e:	bf00      	nop
 8006960:	200008e8 	.word	0x200008e8

08006964 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

int _read (int file, char *ptr, int len)
{
 8006964:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006966:	1e16      	subs	r6, r2, #0
 8006968:	dd07      	ble.n	800697a <_read+0x16>
 800696a:	460c      	mov	r4, r1
 800696c:	198d      	adds	r5, r1, r6
	{
		*ptr++ = __io_getchar();
 800696e:	f3af 8000 	nop.w
 8006972:	f804 0b01 	strb.w	r0, [r4], #1
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006976:	42a5      	cmp	r5, r4
 8006978:	d1f9      	bne.n	800696e <_read+0xa>
	}

return len;
}
 800697a:	4630      	mov	r0, r6
 800697c:	bd70      	pop	{r4, r5, r6, pc}
 800697e:	bf00      	nop

08006980 <_write>:

int _write(int file, char *ptr, int len)
{
 8006980:	b570      	push	{r4, r5, r6, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006982:	1e16      	subs	r6, r2, #0
 8006984:	dd07      	ble.n	8006996 <_write+0x16>
 8006986:	460c      	mov	r4, r1
 8006988:	198d      	adds	r5, r1, r6
	{
		__io_putchar(*ptr++);
 800698a:	f814 0b01 	ldrb.w	r0, [r4], #1
 800698e:	f7fe f91d 	bl	8004bcc <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006992:	42ac      	cmp	r4, r5
 8006994:	d1f9      	bne.n	800698a <_write+0xa>
	}
	return len;
}
 8006996:	4630      	mov	r0, r6
 8006998:	bd70      	pop	{r4, r5, r6, pc}
 800699a:	bf00      	nop

0800699c <_close>:


int _close(int file)
{
	return -1;
}
 800699c:	f04f 30ff 	mov.w	r0, #4294967295
 80069a0:	4770      	bx	lr
 80069a2:	bf00      	nop

080069a4 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 80069a4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80069a8:	604b      	str	r3, [r1, #4]
	return 0;
}
 80069aa:	2000      	movs	r0, #0
 80069ac:	4770      	bx	lr
 80069ae:	bf00      	nop

080069b0 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 80069b0:	2001      	movs	r0, #1
 80069b2:	4770      	bx	lr

080069b4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 80069b4:	2000      	movs	r0, #0
 80069b6:	4770      	bx	lr

080069b8 <_sbrk>:
{
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80069b8:	4a0c      	ldr	r2, [pc, #48]	; (80069ec <_sbrk+0x34>)
{
 80069ba:	b508      	push	{r3, lr}
	if (heap_end == 0)
 80069bc:	6813      	ldr	r3, [r2, #0]
 80069be:	b133      	cbz	r3, 80069ce <_sbrk+0x16>
		heap_end = &end;

	prev_heap_end = heap_end;
	if (heap_end + incr > stack_ptr)
 80069c0:	4418      	add	r0, r3
 80069c2:	4669      	mov	r1, sp
 80069c4:	4288      	cmp	r0, r1
 80069c6:	d808      	bhi.n	80069da <_sbrk+0x22>
	{
		errno = ENOMEM;
		return (caddr_t) -1;
	}

	heap_end += incr;
 80069c8:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap_end;
}
 80069ca:	4618      	mov	r0, r3
 80069cc:	bd08      	pop	{r3, pc}
		heap_end = &end;
 80069ce:	4b08      	ldr	r3, [pc, #32]	; (80069f0 <_sbrk+0x38>)
 80069d0:	6013      	str	r3, [r2, #0]
	if (heap_end + incr > stack_ptr)
 80069d2:	4418      	add	r0, r3
 80069d4:	4669      	mov	r1, sp
 80069d6:	4288      	cmp	r0, r1
 80069d8:	d9f6      	bls.n	80069c8 <_sbrk+0x10>
		errno = ENOMEM;
 80069da:	f000 fdc5 	bl	8007568 <__errno>
 80069de:	230c      	movs	r3, #12
 80069e0:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 80069e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	bd08      	pop	{r3, pc}
 80069ea:	bf00      	nop
 80069ec:	20000284 	.word	0x20000284
 80069f0:	20000930 	.word	0x20000930

080069f4 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80069f4:	4910      	ldr	r1, [pc, #64]	; (8006a38 <SystemInit+0x44>)
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80069f6:	4b11      	ldr	r3, [pc, #68]	; (8006a3c <SystemInit+0x48>)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80069f8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80069fc:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
{
 8006a00:	b410      	push	{r4}
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a02:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  RCC->CR |= (uint32_t)0x00000001;
 8006a06:	681a      	ldr	r2, [r3, #0]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8006a08:	4c0d      	ldr	r4, [pc, #52]	; (8006a40 <SystemInit+0x4c>)
  RCC->CFGR = 0x00000000;
 8006a0a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8006a0c:	f042 0201 	orr.w	r2, r2, #1
 8006a10:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8006a12:	6098      	str	r0, [r3, #8]
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8006a14:	681a      	ldr	r2, [r3, #0]
 8006a16:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8006a1a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8006a1e:	601a      	str	r2, [r3, #0]
  RCC->PLLCFGR = 0x24003010;
 8006a20:	605c      	str	r4, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006a22:	681a      	ldr	r2, [r3, #0]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006a24:	f04f 6400 	mov.w	r4, #134217728	; 0x8000000
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8006a28:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006a2c:	601a      	str	r2, [r3, #0]
  RCC->CIR = 0x00000000;
 8006a2e:	60d8      	str	r0, [r3, #12]
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006a30:	608c      	str	r4, [r1, #8]
#endif
}
 8006a32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006a36:	4770      	bx	lr
 8006a38:	e000ed00 	.word	0xe000ed00
 8006a3c:	40023800 	.word	0x40023800
 8006a40:	24003010 	.word	0x24003010

08006a44 <MX_TIM1_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006a44:	b570      	push	{r4, r5, r6, lr}

  htim1.Instance = TIM1;
 8006a46:	4c6d      	ldr	r4, [pc, #436]	; (8006bfc <MX_TIM1_Init+0x1b8>)
 8006a48:	4b6d      	ldr	r3, [pc, #436]	; (8006c00 <MX_TIM1_Init+0x1bc>)
 8006a4a:	6023      	str	r3, [r4, #0]
{
 8006a4c:	b08a      	sub	sp, #40	; 0x28
  htim1.Init.Prescaler = 167;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a4e:	2300      	movs	r3, #0
  htim1.Init.Prescaler = 167;
 8006a50:	21a7      	movs	r1, #167	; 0xa7
  htim1.Init.Period = 20000-1;
 8006a52:	f644 621f 	movw	r2, #19999	; 0x4e1f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006a56:	4620      	mov	r0, r4
  htim1.Init.Prescaler = 167;
 8006a58:	6061      	str	r1, [r4, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006a5a:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim1.Init.RepetitionCounter = 0;
 8006a5e:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006a62:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006a64:	f7fb fd50 	bl	8002508 <HAL_TIM_PWM_Init>
 8006a68:	2800      	cmp	r0, #0
 8006a6a:	d151      	bne.n	8006b10 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a6c:	4b65      	ldr	r3, [pc, #404]	; (8006c04 <MX_TIM1_Init+0x1c0>)
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006a6e:	4863      	ldr	r0, [pc, #396]	; (8006bfc <MX_TIM1_Init+0x1b8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006a70:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006a72:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006a74:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006a78:	f7fb ffb0 	bl	80029dc <HAL_TIMEx_MasterConfigSynchronization>
 8006a7c:	2800      	cmp	r0, #0
 8006a7e:	d144      	bne.n	8006b0a <MX_TIM1_Init+0xc6>
  {
    Error_Handler();
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a80:	4b61      	ldr	r3, [pc, #388]	; (8006c08 <MX_TIM1_Init+0x1c4>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a82:	485e      	ldr	r0, [pc, #376]	; (8006bfc <MX_TIM1_Init+0x1b8>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006a84:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a86:	2160      	movs	r1, #96	; 0x60
  sConfigOC.Pulse = 1000;
 8006a88:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006a8c:	6019      	str	r1, [r3, #0]
  sConfigOC.Pulse = 1000;
 8006a8e:	605a      	str	r2, [r3, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a90:	4619      	mov	r1, r3
 8006a92:	462a      	mov	r2, r5
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006a94:	e9c3 5502 	strd	r5, r5, [r3, #8]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006a98:	e9c3 5504 	strd	r5, r5, [r3, #16]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006a9c:	619d      	str	r5, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006a9e:	f7fb fde1 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006aa2:	bb78      	cbnz	r0, 8006b04 <MX_TIM1_Init+0xc0>
  {
    Error_Handler();
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006aa4:	220c      	movs	r2, #12
 8006aa6:	4958      	ldr	r1, [pc, #352]	; (8006c08 <MX_TIM1_Init+0x1c4>)
 8006aa8:	4854      	ldr	r0, [pc, #336]	; (8006bfc <MX_TIM1_Init+0x1b8>)
 8006aaa:	f7fb fddb 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006aae:	bb30      	cbnz	r0, 8006afe <MX_TIM1_Init+0xba>
  {
    Error_Handler();
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006ab0:	4b56      	ldr	r3, [pc, #344]	; (8006c0c <MX_TIM1_Init+0x1c8>)
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
  sBreakDeadTimeConfig.DeadTime = 0;
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006ab2:	4852      	ldr	r0, [pc, #328]	; (8006bfc <MX_TIM1_Init+0x1b8>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006ab4:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006ab6:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006aba:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006abc:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006abe:	e9c3 2200 	strd	r2, r2, [r3]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006ac2:	e9c3 2202 	strd	r2, r2, [r3, #8]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006ac6:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006ac8:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006aca:	f7fb ffa9 	bl	8002a20 <HAL_TIMEx_ConfigBreakDeadTime>
 8006ace:	b108      	cbz	r0, 8006ad4 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8006ad0:	f7ff fc06 	bl	80062e0 <Error_Handler>
}
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(timHandle->Instance==TIM1)
 8006ad4:	6823      	ldr	r3, [r4, #0]
 8006ad6:	4a4a      	ldr	r2, [pc, #296]	; (8006c00 <MX_TIM1_Init+0x1bc>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ad8:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006ada:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006adc:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006ae0:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006ae4:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8006ae6:	d02d      	beq.n	8006b44 <MX_TIM1_Init+0x100>

  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM2)
 8006ae8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006aec:	d057      	beq.n	8006b9e <MX_TIM1_Init+0x15a>

  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM8)
 8006aee:	4a48      	ldr	r2, [pc, #288]	; (8006c10 <MX_TIM1_Init+0x1cc>)
 8006af0:	4293      	cmp	r3, r2
 8006af2:	d06c      	beq.n	8006bce <MX_TIM1_Init+0x18a>

  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }
  else if(timHandle->Instance==TIM12)
 8006af4:	4a47      	ldr	r2, [pc, #284]	; (8006c14 <MX_TIM1_Init+0x1d0>)
 8006af6:	4293      	cmp	r3, r2
 8006af8:	d00d      	beq.n	8006b16 <MX_TIM1_Init+0xd2>
}
 8006afa:	b00a      	add	sp, #40	; 0x28
 8006afc:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8006afe:	f7ff fbef 	bl	80062e0 <Error_Handler>
 8006b02:	e7d5      	b.n	8006ab0 <MX_TIM1_Init+0x6c>
    Error_Handler();
 8006b04:	f7ff fbec 	bl	80062e0 <Error_Handler>
 8006b08:	e7cc      	b.n	8006aa4 <MX_TIM1_Init+0x60>
    Error_Handler();
 8006b0a:	f7ff fbe9 	bl	80062e0 <Error_Handler>
 8006b0e:	e7b7      	b.n	8006a80 <MX_TIM1_Init+0x3c>
    Error_Handler();
 8006b10:	f7ff fbe6 	bl	80062e0 <Error_Handler>
 8006b14:	e7aa      	b.n	8006a6c <MX_TIM1_Init+0x28>
  {
  /* USER CODE BEGIN TIM12_MspPostInit 0 */

  /* USER CODE END TIM12_MspPostInit 0 */
  
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b16:	4b40      	ldr	r3, [pc, #256]	; (8006c18 <MX_TIM1_Init+0x1d4>)
 8006b18:	9404      	str	r4, [sp, #16]
 8006b1a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006b1c:	483f      	ldr	r0, [pc, #252]	; (8006c1c <MX_TIM1_Init+0x1d8>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b1e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006b22:	631a      	str	r2, [r3, #48]	; 0x30
 8006b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b26:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006b2a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b2c:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006b2e:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006b30:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006b32:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006b34:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006b36:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b38:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006b3c:	f7fa fe58 	bl	80017f0 <HAL_GPIO_Init>
}
 8006b40:	b00a      	add	sp, #40	; 0x28
 8006b42:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b44:	4b34      	ldr	r3, [pc, #208]	; (8006c18 <MX_TIM1_Init+0x1d4>)
 8006b46:	9400      	str	r4, [sp, #0]
 8006b48:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006b4a:	4835      	ldr	r0, [pc, #212]	; (8006c20 <MX_TIM1_Init+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b4c:	f042 0201 	orr.w	r2, r2, #1
 8006b50:	631a      	str	r2, [r3, #48]	; 0x30
 8006b52:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b54:	f002 0201 	and.w	r2, r2, #1
 8006b58:	9200      	str	r2, [sp, #0]
 8006b5a:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b5c:	9401      	str	r4, [sp, #4]
 8006b5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b60:	f042 0210 	orr.w	r2, r2, #16
 8006b64:	631a      	str	r2, [r3, #48]	; 0x30
 8006b66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b68:	f003 0310 	and.w	r3, r3, #16
 8006b6c:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b6e:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006b70:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006b74:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006b76:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006b78:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006b7a:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b7c:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006b80:	f7fa fe36 	bl	80017f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006b84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006b88:	a905      	add	r1, sp, #20
 8006b8a:	4826      	ldr	r0, [pc, #152]	; (8006c24 <MX_TIM1_Init+0x1e0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006b8c:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006b8e:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006b90:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006b94:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006b96:	f7fa fe2b 	bl	80017f0 <HAL_GPIO_Init>
}
 8006b9a:	b00a      	add	sp, #40	; 0x28
 8006b9c:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006b9e:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006ba2:	9402      	str	r4, [sp, #8]
 8006ba4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006ba6:	481e      	ldr	r0, [pc, #120]	; (8006c20 <MX_TIM1_Init+0x1dc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006ba8:	f042 0201 	orr.w	r2, r2, #1
 8006bac:	631a      	str	r2, [r3, #48]	; 0x30
 8006bae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bb0:	f003 0301 	and.w	r3, r3, #1
 8006bb4:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bb6:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006bb8:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bba:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8006bbc:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006bbe:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006bc0:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bc2:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006bc6:	f7fa fe13 	bl	80017f0 <HAL_GPIO_Init>
}
 8006bca:	b00a      	add	sp, #40	; 0x28
 8006bcc:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006bce:	4b12      	ldr	r3, [pc, #72]	; (8006c18 <MX_TIM1_Init+0x1d4>)
 8006bd0:	9403      	str	r4, [sp, #12]
 8006bd2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006bd4:	4814      	ldr	r0, [pc, #80]	; (8006c28 <MX_TIM1_Init+0x1e4>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006bd6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006bda:	631a      	str	r2, [r3, #48]	; 0x30
 8006bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bde:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006be2:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006be4:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006be6:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006be8:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8006bea:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006bec:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006bee:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006bf0:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006bf4:	f7fa fdfc 	bl	80017f0 <HAL_GPIO_Init>
}
 8006bf8:	b00a      	add	sp, #40	; 0x28
 8006bfa:	bd70      	pop	{r4, r5, r6, pc}
 8006bfc:	20000768 	.word	0x20000768
 8006c00:	40010000 	.word	0x40010000
 8006c04:	200002c4 	.word	0x200002c4
 8006c08:	200002a8 	.word	0x200002a8
 8006c0c:	20000288 	.word	0x20000288
 8006c10:	40010400 	.word	0x40010400
 8006c14:	40001800 	.word	0x40001800
 8006c18:	40023800 	.word	0x40023800
 8006c1c:	40021c00 	.word	0x40021c00
 8006c20:	40020000 	.word	0x40020000
 8006c24:	40021000 	.word	0x40021000
 8006c28:	40022000 	.word	0x40022000

08006c2c <MX_TIM2_Init>:
{
 8006c2c:	b570      	push	{r4, r5, r6, lr}
  htim2.Instance = TIM2;
 8006c2e:	4c6a      	ldr	r4, [pc, #424]	; (8006dd8 <MX_TIM2_Init+0x1ac>)
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c30:	2300      	movs	r3, #0
{
 8006c32:	b08a      	sub	sp, #40	; 0x28
  htim2.Instance = TIM2;
 8006c34:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 84;
 8006c38:	2154      	movs	r1, #84	; 0x54
  htim2.Init.Period = 20000-1;
 8006c3a:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006c3e:	4620      	mov	r0, r4
  htim2.Init.Prescaler = 84;
 8006c40:	e9c4 5100 	strd	r5, r1, [r4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006c44:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006c48:	6123      	str	r3, [r4, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006c4a:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8006c4c:	f7fb fc5c 	bl	8002508 <HAL_TIM_PWM_Init>
 8006c50:	2800      	cmp	r0, #0
 8006c52:	d14b      	bne.n	8006cec <MX_TIM2_Init+0xc0>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c54:	4b61      	ldr	r3, [pc, #388]	; (8006ddc <MX_TIM2_Init+0x1b0>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006c56:	4860      	ldr	r0, [pc, #384]	; (8006dd8 <MX_TIM2_Init+0x1ac>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006c58:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006c5a:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006c5c:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8006c60:	f7fb febc 	bl	80029dc <HAL_TIMEx_MasterConfigSynchronization>
 8006c64:	2800      	cmp	r0, #0
 8006c66:	d13e      	bne.n	8006ce6 <MX_TIM2_Init+0xba>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006c68:	4b5d      	ldr	r3, [pc, #372]	; (8006de0 <MX_TIM2_Init+0x1b4>)
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006c6a:	485b      	ldr	r0, [pc, #364]	; (8006dd8 <MX_TIM2_Init+0x1ac>)
  sConfigOC.Pulse = 0;
 8006c6c:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006c6e:	2260      	movs	r2, #96	; 0x60
 8006c70:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006c72:	4619      	mov	r1, r3
 8006c74:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006c76:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006c7a:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006c7c:	f7fb fcf2 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006c80:	bb70      	cbnz	r0, 8006ce0 <MX_TIM2_Init+0xb4>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006c82:	2204      	movs	r2, #4
 8006c84:	4956      	ldr	r1, [pc, #344]	; (8006de0 <MX_TIM2_Init+0x1b4>)
 8006c86:	4854      	ldr	r0, [pc, #336]	; (8006dd8 <MX_TIM2_Init+0x1ac>)
 8006c88:	f7fb fcec 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006c8c:	bb28      	cbnz	r0, 8006cda <MX_TIM2_Init+0xae>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006c8e:	2208      	movs	r2, #8
 8006c90:	4953      	ldr	r1, [pc, #332]	; (8006de0 <MX_TIM2_Init+0x1b4>)
 8006c92:	4851      	ldr	r0, [pc, #324]	; (8006dd8 <MX_TIM2_Init+0x1ac>)
 8006c94:	f7fb fce6 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006c98:	b9e0      	cbnz	r0, 8006cd4 <MX_TIM2_Init+0xa8>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8006c9a:	220c      	movs	r2, #12
 8006c9c:	4950      	ldr	r1, [pc, #320]	; (8006de0 <MX_TIM2_Init+0x1b4>)
 8006c9e:	484e      	ldr	r0, [pc, #312]	; (8006dd8 <MX_TIM2_Init+0x1ac>)
 8006ca0:	f7fb fce0 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006ca4:	b108      	cbz	r0, 8006caa <MX_TIM2_Init+0x7e>
    Error_Handler();
 8006ca6:	f7ff fb1b 	bl	80062e0 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	4a4d      	ldr	r2, [pc, #308]	; (8006de4 <MX_TIM2_Init+0x1b8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cae:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006cb0:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cb2:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006cb6:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006cba:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8006cbc:	d030      	beq.n	8006d20 <MX_TIM2_Init+0xf4>
  else if(timHandle->Instance==TIM2)
 8006cbe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006cc2:	d05a      	beq.n	8006d7a <MX_TIM2_Init+0x14e>
  else if(timHandle->Instance==TIM8)
 8006cc4:	4a48      	ldr	r2, [pc, #288]	; (8006de8 <MX_TIM2_Init+0x1bc>)
 8006cc6:	4293      	cmp	r3, r2
 8006cc8:	d06f      	beq.n	8006daa <MX_TIM2_Init+0x17e>
  else if(timHandle->Instance==TIM12)
 8006cca:	4a48      	ldr	r2, [pc, #288]	; (8006dec <MX_TIM2_Init+0x1c0>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d010      	beq.n	8006cf2 <MX_TIM2_Init+0xc6>
}
 8006cd0:	b00a      	add	sp, #40	; 0x28
 8006cd2:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8006cd4:	f7ff fb04 	bl	80062e0 <Error_Handler>
 8006cd8:	e7df      	b.n	8006c9a <MX_TIM2_Init+0x6e>
    Error_Handler();
 8006cda:	f7ff fb01 	bl	80062e0 <Error_Handler>
 8006cde:	e7d6      	b.n	8006c8e <MX_TIM2_Init+0x62>
    Error_Handler();
 8006ce0:	f7ff fafe 	bl	80062e0 <Error_Handler>
 8006ce4:	e7cd      	b.n	8006c82 <MX_TIM2_Init+0x56>
    Error_Handler();
 8006ce6:	f7ff fafb 	bl	80062e0 <Error_Handler>
 8006cea:	e7bd      	b.n	8006c68 <MX_TIM2_Init+0x3c>
    Error_Handler();
 8006cec:	f7ff faf8 	bl	80062e0 <Error_Handler>
 8006cf0:	e7b0      	b.n	8006c54 <MX_TIM2_Init+0x28>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006cf2:	4b3f      	ldr	r3, [pc, #252]	; (8006df0 <MX_TIM2_Init+0x1c4>)
 8006cf4:	9404      	str	r4, [sp, #16]
 8006cf6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006cf8:	483e      	ldr	r0, [pc, #248]	; (8006df4 <MX_TIM2_Init+0x1c8>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006cfa:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006cfe:	631a      	str	r2, [r3, #48]	; 0x30
 8006d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d06:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d08:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006d0a:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006d0c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006d0e:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006d10:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006d12:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d14:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006d18:	f7fa fd6a 	bl	80017f0 <HAL_GPIO_Init>
}
 8006d1c:	b00a      	add	sp, #40	; 0x28
 8006d1e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d20:	4b33      	ldr	r3, [pc, #204]	; (8006df0 <MX_TIM2_Init+0x1c4>)
 8006d22:	9400      	str	r4, [sp, #0]
 8006d24:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006d26:	4834      	ldr	r0, [pc, #208]	; (8006df8 <MX_TIM2_Init+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d28:	f042 0201 	orr.w	r2, r2, #1
 8006d2c:	631a      	str	r2, [r3, #48]	; 0x30
 8006d2e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d30:	f002 0201 	and.w	r2, r2, #1
 8006d34:	9200      	str	r2, [sp, #0]
 8006d36:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006d38:	9401      	str	r4, [sp, #4]
 8006d3a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006d3c:	f042 0210 	orr.w	r2, r2, #16
 8006d40:	631a      	str	r2, [r3, #48]	; 0x30
 8006d42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d44:	f003 0310 	and.w	r3, r3, #16
 8006d48:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d4a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006d4c:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006d50:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006d52:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006d54:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006d56:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d58:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006d5c:	f7fa fd48 	bl	80017f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006d60:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006d64:	a905      	add	r1, sp, #20
 8006d66:	4825      	ldr	r0, [pc, #148]	; (8006dfc <MX_TIM2_Init+0x1d0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d68:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006d6a:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006d6c:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006d70:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006d72:	f7fa fd3d 	bl	80017f0 <HAL_GPIO_Init>
}
 8006d76:	b00a      	add	sp, #40	; 0x28
 8006d78:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d7a:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006d7e:	9402      	str	r4, [sp, #8]
 8006d80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d82:	481d      	ldr	r0, [pc, #116]	; (8006df8 <MX_TIM2_Init+0x1cc>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d84:	f042 0201 	orr.w	r2, r2, #1
 8006d88:	631a      	str	r2, [r3, #48]	; 0x30
 8006d8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d8c:	f003 0301 	and.w	r3, r3, #1
 8006d90:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d92:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006d94:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d96:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8006d98:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d9a:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006d9c:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d9e:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006da2:	f7fa fd25 	bl	80017f0 <HAL_GPIO_Init>
}
 8006da6:	b00a      	add	sp, #40	; 0x28
 8006da8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006daa:	4b11      	ldr	r3, [pc, #68]	; (8006df0 <MX_TIM2_Init+0x1c4>)
 8006dac:	9403      	str	r4, [sp, #12]
 8006dae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006db0:	4813      	ldr	r0, [pc, #76]	; (8006e00 <MX_TIM2_Init+0x1d4>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006db2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006db6:	631a      	str	r2, [r3, #48]	; 0x30
 8006db8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006dba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006dbe:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dc0:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006dc2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006dc4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8006dc6:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006dc8:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006dca:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006dcc:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006dd0:	f7fa fd0e 	bl	80017f0 <HAL_GPIO_Init>
}
 8006dd4:	b00a      	add	sp, #40	; 0x28
 8006dd6:	bd70      	pop	{r4, r5, r6, pc}
 8006dd8:	200007a8 	.word	0x200007a8
 8006ddc:	200002c4 	.word	0x200002c4
 8006de0:	200002a8 	.word	0x200002a8
 8006de4:	40010000 	.word	0x40010000
 8006de8:	40010400 	.word	0x40010400
 8006dec:	40001800 	.word	0x40001800
 8006df0:	40023800 	.word	0x40023800
 8006df4:	40021c00 	.word	0x40021c00
 8006df8:	40020000 	.word	0x40020000
 8006dfc:	40021000 	.word	0x40021000
 8006e00:	40022000 	.word	0x40022000

08006e04 <MX_TIM6_Init>:
  htim6.Instance = TIM6;
 8006e04:	4b10      	ldr	r3, [pc, #64]	; (8006e48 <MX_TIM6_Init+0x44>)
 8006e06:	4a11      	ldr	r2, [pc, #68]	; (8006e4c <MX_TIM6_Init+0x48>)
{
 8006e08:	b510      	push	{r4, lr}
  htim6.Init.Period = 16800;
 8006e0a:	f244 11a0 	movw	r1, #16800	; 0x41a0
  htim6.Instance = TIM6;
 8006e0e:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 5-1;
 8006e10:	2404      	movs	r4, #4
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e12:	2200      	movs	r2, #0
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006e14:	4618      	mov	r0, r3
  htim6.Init.Prescaler = 5-1;
 8006e16:	605c      	str	r4, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e18:	e9c3 2102 	strd	r2, r1, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8006e1e:	f7fb fadf 	bl	80023e0 <HAL_TIM_Base_Init>
 8006e22:	b968      	cbnz	r0, 8006e40 <MX_TIM6_Init+0x3c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e24:	4b0a      	ldr	r3, [pc, #40]	; (8006e50 <MX_TIM6_Init+0x4c>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006e26:	4808      	ldr	r0, [pc, #32]	; (8006e48 <MX_TIM6_Init+0x44>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e28:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006e2a:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e2c:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8006e30:	f7fb fdd4 	bl	80029dc <HAL_TIMEx_MasterConfigSynchronization>
 8006e34:	b900      	cbnz	r0, 8006e38 <MX_TIM6_Init+0x34>
}
 8006e36:	bd10      	pop	{r4, pc}
 8006e38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8006e3c:	f7ff ba50 	b.w	80062e0 <Error_Handler>
    Error_Handler();
 8006e40:	f7ff fa4e 	bl	80062e0 <Error_Handler>
 8006e44:	e7ee      	b.n	8006e24 <MX_TIM6_Init+0x20>
 8006e46:	bf00      	nop
 8006e48:	20000728 	.word	0x20000728
 8006e4c:	40001000 	.word	0x40001000
 8006e50:	200002c4 	.word	0x200002c4

08006e54 <MX_TIM8_Init>:
{
 8006e54:	b570      	push	{r4, r5, r6, lr}
  htim8.Instance = TIM8;
 8006e56:	4c6c      	ldr	r4, [pc, #432]	; (8007008 <MX_TIM8_Init+0x1b4>)
 8006e58:	4b6c      	ldr	r3, [pc, #432]	; (800700c <MX_TIM8_Init+0x1b8>)
 8006e5a:	6023      	str	r3, [r4, #0]
{
 8006e5c:	b08a      	sub	sp, #40	; 0x28
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e5e:	2300      	movs	r3, #0
  htim8.Init.Prescaler = 167;
 8006e60:	21a7      	movs	r1, #167	; 0xa7
  htim8.Init.Period = 20000-1;
 8006e62:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006e66:	4620      	mov	r0, r4
  htim8.Init.Prescaler = 167;
 8006e68:	6061      	str	r1, [r4, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8006e6a:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim8.Init.RepetitionCounter = 0;
 8006e6e:	e9c4 3304 	strd	r3, r3, [r4, #16]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8006e72:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8006e74:	f7fb fb48 	bl	8002508 <HAL_TIM_PWM_Init>
 8006e78:	2800      	cmp	r0, #0
 8006e7a:	d14f      	bne.n	8006f1c <MX_TIM8_Init+0xc8>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e7c:	4b64      	ldr	r3, [pc, #400]	; (8007010 <MX_TIM8_Init+0x1bc>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006e7e:	4862      	ldr	r0, [pc, #392]	; (8007008 <MX_TIM8_Init+0x1b4>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006e80:	2200      	movs	r2, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006e82:	4619      	mov	r1, r3
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006e84:	e9c3 2200 	strd	r2, r2, [r3]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8006e88:	f7fb fda8 	bl	80029dc <HAL_TIMEx_MasterConfigSynchronization>
 8006e8c:	2800      	cmp	r0, #0
 8006e8e:	d142      	bne.n	8006f16 <MX_TIM8_Init+0xc2>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006e90:	4b60      	ldr	r3, [pc, #384]	; (8007014 <MX_TIM8_Init+0x1c0>)
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006e92:	485d      	ldr	r0, [pc, #372]	; (8007008 <MX_TIM8_Init+0x1b4>)
  sConfigOC.Pulse = 0;
 8006e94:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006e96:	2260      	movs	r2, #96	; 0x60
 8006e98:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006e9a:	4619      	mov	r1, r3
 8006e9c:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8006e9e:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8006ea2:	e9c3 5503 	strd	r5, r5, [r3, #12]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006ea6:	e9c3 5505 	strd	r5, r5, [r3, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006eaa:	f7fb fbdb 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006eae:	bb78      	cbnz	r0, 8006f10 <MX_TIM8_Init+0xbc>
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006eb0:	2204      	movs	r2, #4
 8006eb2:	4958      	ldr	r1, [pc, #352]	; (8007014 <MX_TIM8_Init+0x1c0>)
 8006eb4:	4854      	ldr	r0, [pc, #336]	; (8007008 <MX_TIM8_Init+0x1b4>)
 8006eb6:	f7fb fbd5 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8006eba:	bb30      	cbnz	r0, 8006f0a <MX_TIM8_Init+0xb6>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006ebc:	4b56      	ldr	r3, [pc, #344]	; (8007018 <MX_TIM8_Init+0x1c4>)
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006ebe:	4852      	ldr	r0, [pc, #328]	; (8007008 <MX_TIM8_Init+0x1b4>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006ec0:	2200      	movs	r2, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006ec2:	f44f 5500 	mov.w	r5, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006ec6:	4619      	mov	r1, r3
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006ec8:	615d      	str	r5, [r3, #20]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006eca:	e9c3 2200 	strd	r2, r2, [r3]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006ece:	e9c3 2202 	strd	r2, r2, [r3, #8]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006ed2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006ed4:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8006ed6:	f7fb fda3 	bl	8002a20 <HAL_TIMEx_ConfigBreakDeadTime>
 8006eda:	b108      	cbz	r0, 8006ee0 <MX_TIM8_Init+0x8c>
    Error_Handler();
 8006edc:	f7ff fa00 	bl	80062e0 <Error_Handler>
  if(timHandle->Instance==TIM1)
 8006ee0:	6823      	ldr	r3, [r4, #0]
 8006ee2:	4a4e      	ldr	r2, [pc, #312]	; (800701c <MX_TIM8_Init+0x1c8>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ee4:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8006ee6:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006ee8:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8006eec:	e9cd 4407 	strd	r4, r4, [sp, #28]
 8006ef0:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 8006ef2:	d02d      	beq.n	8006f50 <MX_TIM8_Init+0xfc>
  else if(timHandle->Instance==TIM2)
 8006ef4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ef8:	d057      	beq.n	8006faa <MX_TIM8_Init+0x156>
  else if(timHandle->Instance==TIM8)
 8006efa:	4a44      	ldr	r2, [pc, #272]	; (800700c <MX_TIM8_Init+0x1b8>)
 8006efc:	4293      	cmp	r3, r2
 8006efe:	d06c      	beq.n	8006fda <MX_TIM8_Init+0x186>
  else if(timHandle->Instance==TIM12)
 8006f00:	4a47      	ldr	r2, [pc, #284]	; (8007020 <MX_TIM8_Init+0x1cc>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d00d      	beq.n	8006f22 <MX_TIM8_Init+0xce>
}
 8006f06:	b00a      	add	sp, #40	; 0x28
 8006f08:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 8006f0a:	f7ff f9e9 	bl	80062e0 <Error_Handler>
 8006f0e:	e7d5      	b.n	8006ebc <MX_TIM8_Init+0x68>
    Error_Handler();
 8006f10:	f7ff f9e6 	bl	80062e0 <Error_Handler>
 8006f14:	e7cc      	b.n	8006eb0 <MX_TIM8_Init+0x5c>
    Error_Handler();
 8006f16:	f7ff f9e3 	bl	80062e0 <Error_Handler>
 8006f1a:	e7b9      	b.n	8006e90 <MX_TIM8_Init+0x3c>
    Error_Handler();
 8006f1c:	f7ff f9e0 	bl	80062e0 <Error_Handler>
 8006f20:	e7ac      	b.n	8006e7c <MX_TIM8_Init+0x28>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f22:	4b40      	ldr	r3, [pc, #256]	; (8007024 <MX_TIM8_Init+0x1d0>)
 8006f24:	9404      	str	r4, [sp, #16]
 8006f26:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006f28:	483f      	ldr	r0, [pc, #252]	; (8007028 <MX_TIM8_Init+0x1d4>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f2a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006f2e:	631a      	str	r2, [r3, #48]	; 0x30
 8006f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f32:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f36:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f38:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006f3a:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006f3c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 8006f3e:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 8006f40:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 8006f42:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f44:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 8006f48:	f7fa fc52 	bl	80017f0 <HAL_GPIO_Init>
}
 8006f4c:	b00a      	add	sp, #40	; 0x28
 8006f4e:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f50:	4b34      	ldr	r3, [pc, #208]	; (8007024 <MX_TIM8_Init+0x1d0>)
 8006f52:	9400      	str	r4, [sp, #0]
 8006f54:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006f56:	4835      	ldr	r0, [pc, #212]	; (800702c <MX_TIM8_Init+0x1d8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006f58:	f042 0201 	orr.w	r2, r2, #1
 8006f5c:	631a      	str	r2, [r3, #48]	; 0x30
 8006f5e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f60:	f002 0201 	and.w	r2, r2, #1
 8006f64:	9200      	str	r2, [sp, #0]
 8006f66:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f68:	9401      	str	r4, [sp, #4]
 8006f6a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006f6c:	f042 0210 	orr.w	r2, r2, #16
 8006f70:	631a      	str	r2, [r3, #48]	; 0x30
 8006f72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f74:	f003 0310 	and.w	r3, r3, #16
 8006f78:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f7a:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8006f7c:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006f80:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006f82:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8006f84:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006f86:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f88:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8006f8c:	f7fa fc30 	bl	80017f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006f90:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006f94:	a905      	add	r1, sp, #20
 8006f96:	4826      	ldr	r0, [pc, #152]	; (8007030 <MX_TIM8_Init+0x1dc>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006f98:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006f9a:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006f9c:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8006fa0:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 8006fa2:	f7fa fc25 	bl	80017f0 <HAL_GPIO_Init>
}
 8006fa6:	b00a      	add	sp, #40	; 0x28
 8006fa8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006faa:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8006fae:	9402      	str	r4, [sp, #8]
 8006fb0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fb2:	481e      	ldr	r0, [pc, #120]	; (800702c <MX_TIM8_Init+0x1d8>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fb4:	f042 0201 	orr.w	r2, r2, #1
 8006fb8:	631a      	str	r2, [r3, #48]	; 0x30
 8006fba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fbc:	f003 0301 	and.w	r3, r3, #1
 8006fc0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fc2:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006fc4:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fc6:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8006fc8:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006fca:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8006fcc:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006fce:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006fd2:	f7fa fc0d 	bl	80017f0 <HAL_GPIO_Init>
}
 8006fd6:	b00a      	add	sp, #40	; 0x28
 8006fd8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006fda:	4b12      	ldr	r3, [pc, #72]	; (8007024 <MX_TIM8_Init+0x1d0>)
 8006fdc:	9403      	str	r4, [sp, #12]
 8006fde:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006fe0:	4814      	ldr	r0, [pc, #80]	; (8007034 <MX_TIM8_Init+0x1e0>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006fe2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006fe6:	631a      	str	r2, [r3, #48]	; 0x30
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006fee:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ff0:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006ff2:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8006ff4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 8006ff6:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8006ff8:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8006ffa:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006ffc:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007000:	f7fa fbf6 	bl	80017f0 <HAL_GPIO_Init>
}
 8007004:	b00a      	add	sp, #40	; 0x28
 8007006:	bd70      	pop	{r4, r5, r6, pc}
 8007008:	200006e8 	.word	0x200006e8
 800700c:	40010400 	.word	0x40010400
 8007010:	200002c4 	.word	0x200002c4
 8007014:	200002a8 	.word	0x200002a8
 8007018:	20000288 	.word	0x20000288
 800701c:	40010000 	.word	0x40010000
 8007020:	40001800 	.word	0x40001800
 8007024:	40023800 	.word	0x40023800
 8007028:	40021c00 	.word	0x40021c00
 800702c:	40020000 	.word	0x40020000
 8007030:	40021000 	.word	0x40021000
 8007034:	40022000 	.word	0x40022000

08007038 <MX_TIM12_Init>:
{
 8007038:	b570      	push	{r4, r5, r6, lr}
  htim12.Instance = TIM12;
 800703a:	4c55      	ldr	r4, [pc, #340]	; (8007190 <MX_TIM12_Init+0x158>)
 800703c:	4b55      	ldr	r3, [pc, #340]	; (8007194 <MX_TIM12_Init+0x15c>)
 800703e:	6023      	str	r3, [r4, #0]
{
 8007040:	b08a      	sub	sp, #40	; 0x28
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007042:	2300      	movs	r3, #0
  htim12.Init.Prescaler = 83;
 8007044:	2153      	movs	r1, #83	; 0x53
  htim12.Init.Period = 20000-1;
 8007046:	f644 621f 	movw	r2, #19999	; 0x4e1f
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 800704a:	4620      	mov	r0, r4
  htim12.Init.Prescaler = 83;
 800704c:	6061      	str	r1, [r4, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 800704e:	e9c4 3202 	strd	r3, r2, [r4, #8]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007052:	6123      	str	r3, [r4, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007054:	61a3      	str	r3, [r4, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8007056:	f7fb fa57 	bl	8002508 <HAL_TIM_PWM_Init>
 800705a:	bb18      	cbnz	r0, 80070a4 <MX_TIM12_Init+0x6c>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800705c:	4b4e      	ldr	r3, [pc, #312]	; (8007198 <MX_TIM12_Init+0x160>)
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800705e:	484c      	ldr	r0, [pc, #304]	; (8007190 <MX_TIM12_Init+0x158>)
  sConfigOC.Pulse = 0;
 8007060:	2500      	movs	r5, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8007062:	2260      	movs	r2, #96	; 0x60
 8007064:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007066:	4619      	mov	r1, r3
 8007068:	462a      	mov	r2, r5
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800706a:	e9c3 5501 	strd	r5, r5, [r3, #4]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800706e:	611d      	str	r5, [r3, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8007070:	f7fb faf8 	bl	8002664 <HAL_TIM_PWM_ConfigChannel>
 8007074:	b108      	cbz	r0, 800707a <MX_TIM12_Init+0x42>
    Error_Handler();
 8007076:	f7ff f933 	bl	80062e0 <Error_Handler>
  if(timHandle->Instance==TIM1)
 800707a:	6823      	ldr	r3, [r4, #0]
 800707c:	4a47      	ldr	r2, [pc, #284]	; (800719c <MX_TIM12_Init+0x164>)
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800707e:	2400      	movs	r4, #0
  if(timHandle->Instance==TIM1)
 8007080:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007082:	e9cd 4405 	strd	r4, r4, [sp, #20]
 8007086:	e9cd 4407 	strd	r4, r4, [sp, #28]
 800708a:	9409      	str	r4, [sp, #36]	; 0x24
  if(timHandle->Instance==TIM1)
 800708c:	d024      	beq.n	80070d8 <MX_TIM12_Init+0xa0>
  else if(timHandle->Instance==TIM2)
 800708e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007092:	d04e      	beq.n	8007132 <MX_TIM12_Init+0xfa>
  else if(timHandle->Instance==TIM8)
 8007094:	4a42      	ldr	r2, [pc, #264]	; (80071a0 <MX_TIM12_Init+0x168>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d063      	beq.n	8007162 <MX_TIM12_Init+0x12a>
  else if(timHandle->Instance==TIM12)
 800709a:	4a3e      	ldr	r2, [pc, #248]	; (8007194 <MX_TIM12_Init+0x15c>)
 800709c:	4293      	cmp	r3, r2
 800709e:	d004      	beq.n	80070aa <MX_TIM12_Init+0x72>
}
 80070a0:	b00a      	add	sp, #40	; 0x28
 80070a2:	bd70      	pop	{r4, r5, r6, pc}
    Error_Handler();
 80070a4:	f7ff f91c 	bl	80062e0 <Error_Handler>
 80070a8:	e7d8      	b.n	800705c <MX_TIM12_Init+0x24>
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80070aa:	4b3e      	ldr	r3, [pc, #248]	; (80071a4 <MX_TIM12_Init+0x16c>)
 80070ac:	9404      	str	r4, [sp, #16]
 80070ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80070b0:	483d      	ldr	r0, [pc, #244]	; (80071a8 <MX_TIM12_Init+0x170>)
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80070b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80070b6:	631a      	str	r2, [r3, #48]	; 0x30
 80070b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80070be:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070c0:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80070c2:	2309      	movs	r3, #9
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80070c4:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = BEEP_CTRL_Pin;
 80070c6:	2440      	movs	r4, #64	; 0x40
    __HAL_RCC_GPIOH_CLK_ENABLE();
 80070c8:	9d04      	ldr	r5, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 80070ca:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80070cc:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(BEEP_CTRL_GPIO_Port, &GPIO_InitStruct);
 80070d0:	f7fa fb8e 	bl	80017f0 <HAL_GPIO_Init>
}
 80070d4:	b00a      	add	sp, #40	; 0x28
 80070d6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070d8:	4b32      	ldr	r3, [pc, #200]	; (80071a4 <MX_TIM12_Init+0x16c>)
 80070da:	9400      	str	r4, [sp, #0]
 80070dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 80070de:	4833      	ldr	r0, [pc, #204]	; (80071ac <MX_TIM12_Init+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80070e0:	f042 0201 	orr.w	r2, r2, #1
 80070e4:	631a      	str	r2, [r3, #48]	; 0x30
 80070e6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070e8:	f002 0201 	and.w	r2, r2, #1
 80070ec:	9200      	str	r2, [sp, #0]
 80070ee:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80070f0:	9401      	str	r4, [sp, #4]
 80070f2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80070f4:	f042 0210 	orr.w	r2, r2, #16
 80070f8:	631a      	str	r2, [r3, #48]	; 0x30
 80070fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070fc:	f003 0310 	and.w	r3, r3, #16
 8007100:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007102:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = FRICTION_L_Pin;
 8007104:	f44f 7380 	mov.w	r3, #256	; 0x100
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007108:	2501      	movs	r5, #1
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 800710a:	a905      	add	r1, sp, #20
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800710c:	9a01      	ldr	r2, [sp, #4]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800710e:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007110:	e9cd 3605 	strd	r3, r6, [sp, #20]
    HAL_GPIO_Init(FRICTION_L_GPIO_Port, &GPIO_InitStruct);
 8007114:	f7fa fb6c 	bl	80017f0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8007118:	f44f 4380 	mov.w	r3, #16384	; 0x4000
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 800711c:	a905      	add	r1, sp, #20
 800711e:	4824      	ldr	r0, [pc, #144]	; (80071b0 <MX_TIM12_Init+0x178>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007120:	9606      	str	r6, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8007122:	9509      	str	r5, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007124:	e9cd 4407 	strd	r4, r4, [sp, #28]
    GPIO_InitStruct.Pin = FRICTION_R_Pin;
 8007128:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(FRICTION_R_GPIO_Port, &GPIO_InitStruct);
 800712a:	f7fa fb61 	bl	80017f0 <HAL_GPIO_Init>
}
 800712e:	b00a      	add	sp, #40	; 0x28
 8007130:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007132:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 8007136:	9402      	str	r4, [sp, #8]
 8007138:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800713a:	481c      	ldr	r0, [pc, #112]	; (80071ac <MX_TIM12_Init+0x174>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800713c:	f042 0201 	orr.w	r2, r2, #1
 8007140:	631a      	str	r2, [r3, #48]	; 0x30
 8007142:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007144:	f003 0301 	and.w	r3, r3, #1
 8007148:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800714a:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800714c:	2301      	movs	r3, #1
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800714e:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3;
 8007150:	240f      	movs	r4, #15
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007152:	9d02      	ldr	r5, [sp, #8]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8007154:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007156:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800715a:	f7fa fb49 	bl	80017f0 <HAL_GPIO_Init>
}
 800715e:	b00a      	add	sp, #40	; 0x28
 8007160:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007162:	4b10      	ldr	r3, [pc, #64]	; (80071a4 <MX_TIM12_Init+0x16c>)
 8007164:	9403      	str	r4, [sp, #12]
 8007166:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007168:	4812      	ldr	r0, [pc, #72]	; (80071b4 <MX_TIM12_Init+0x17c>)
    __HAL_RCC_GPIOI_CLK_ENABLE();
 800716a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800716e:	631a      	str	r2, [r3, #48]	; 0x30
 8007170:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007176:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007178:	2202      	movs	r2, #2
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 800717a:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 800717c:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_5;
 800717e:	2460      	movs	r4, #96	; 0x60
    __HAL_RCC_GPIOI_CLK_ENABLE();
 8007180:	9d03      	ldr	r5, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8007182:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007184:	e9cd 4205 	strd	r4, r2, [sp, #20]
    HAL_GPIO_Init(GPIOI, &GPIO_InitStruct);
 8007188:	f7fa fb32 	bl	80017f0 <HAL_GPIO_Init>
}
 800718c:	b00a      	add	sp, #40	; 0x28
 800718e:	bd70      	pop	{r4, r5, r6, pc}
 8007190:	200007e8 	.word	0x200007e8
 8007194:	40001800 	.word	0x40001800
 8007198:	200002a8 	.word	0x200002a8
 800719c:	40010000 	.word	0x40010000
 80071a0:	40010400 	.word	0x40010400
 80071a4:	40023800 	.word	0x40023800
 80071a8:	40021c00 	.word	0x40021c00
 80071ac:	40020000 	.word	0x40020000
 80071b0:	40021000 	.word	0x40021000
 80071b4:	40022000 	.word	0x40022000

080071b8 <HAL_TIM_PWM_MspInit>:
  if(tim_pwmHandle->Instance==TIM1)
 80071b8:	6803      	ldr	r3, [r0, #0]
 80071ba:	4a23      	ldr	r2, [pc, #140]	; (8007248 <HAL_TIM_PWM_MspInit+0x90>)
 80071bc:	4293      	cmp	r3, r2
{
 80071be:	b084      	sub	sp, #16
  if(tim_pwmHandle->Instance==TIM1)
 80071c0:	d016      	beq.n	80071f0 <HAL_TIM_PWM_MspInit+0x38>
  else if(tim_pwmHandle->Instance==TIM2)
 80071c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80071c6:	d02f      	beq.n	8007228 <HAL_TIM_PWM_MspInit+0x70>
  else if(tim_pwmHandle->Instance==TIM8)
 80071c8:	4a20      	ldr	r2, [pc, #128]	; (800724c <HAL_TIM_PWM_MspInit+0x94>)
 80071ca:	4293      	cmp	r3, r2
 80071cc:	d01e      	beq.n	800720c <HAL_TIM_PWM_MspInit+0x54>
  else if(tim_pwmHandle->Instance==TIM12)
 80071ce:	4a20      	ldr	r2, [pc, #128]	; (8007250 <HAL_TIM_PWM_MspInit+0x98>)
 80071d0:	4293      	cmp	r3, r2
 80071d2:	d10b      	bne.n	80071ec <HAL_TIM_PWM_MspInit+0x34>
    __HAL_RCC_TIM12_CLK_ENABLE();
 80071d4:	4b1f      	ldr	r3, [pc, #124]	; (8007254 <HAL_TIM_PWM_MspInit+0x9c>)
 80071d6:	2200      	movs	r2, #0
 80071d8:	9203      	str	r2, [sp, #12]
 80071da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80071dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80071e0:	641a      	str	r2, [r3, #64]	; 0x40
 80071e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071e8:	9303      	str	r3, [sp, #12]
 80071ea:	9b03      	ldr	r3, [sp, #12]
}
 80071ec:	b004      	add	sp, #16
 80071ee:	4770      	bx	lr
    __HAL_RCC_TIM1_CLK_ENABLE();
 80071f0:	4b18      	ldr	r3, [pc, #96]	; (8007254 <HAL_TIM_PWM_MspInit+0x9c>)
 80071f2:	2200      	movs	r2, #0
 80071f4:	9200      	str	r2, [sp, #0]
 80071f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80071f8:	f042 0201 	orr.w	r2, r2, #1
 80071fc:	645a      	str	r2, [r3, #68]	; 0x44
 80071fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007200:	f003 0301 	and.w	r3, r3, #1
 8007204:	9300      	str	r3, [sp, #0]
 8007206:	9b00      	ldr	r3, [sp, #0]
}
 8007208:	b004      	add	sp, #16
 800720a:	4770      	bx	lr
    __HAL_RCC_TIM8_CLK_ENABLE();
 800720c:	4b11      	ldr	r3, [pc, #68]	; (8007254 <HAL_TIM_PWM_MspInit+0x9c>)
 800720e:	2200      	movs	r2, #0
 8007210:	9202      	str	r2, [sp, #8]
 8007212:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007214:	f042 0202 	orr.w	r2, r2, #2
 8007218:	645a      	str	r2, [r3, #68]	; 0x44
 800721a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800721c:	f003 0302 	and.w	r3, r3, #2
 8007220:	9302      	str	r3, [sp, #8]
 8007222:	9b02      	ldr	r3, [sp, #8]
}
 8007224:	b004      	add	sp, #16
 8007226:	4770      	bx	lr
    __HAL_RCC_TIM2_CLK_ENABLE();
 8007228:	f503 330e 	add.w	r3, r3, #145408	; 0x23800
 800722c:	2200      	movs	r2, #0
 800722e:	9201      	str	r2, [sp, #4]
 8007230:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007232:	f042 0201 	orr.w	r2, r2, #1
 8007236:	641a      	str	r2, [r3, #64]	; 0x40
 8007238:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723a:	f003 0301 	and.w	r3, r3, #1
 800723e:	9301      	str	r3, [sp, #4]
 8007240:	9b01      	ldr	r3, [sp, #4]
}
 8007242:	b004      	add	sp, #16
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	40010000 	.word	0x40010000
 800724c:	40010400 	.word	0x40010400
 8007250:	40001800 	.word	0x40001800
 8007254:	40023800 	.word	0x40023800

08007258 <HAL_TIM_Base_MspInit>:
  if(tim_baseHandle->Instance==TIM6)
 8007258:	6802      	ldr	r2, [r0, #0]
 800725a:	4b0e      	ldr	r3, [pc, #56]	; (8007294 <HAL_TIM_Base_MspInit+0x3c>)
 800725c:	429a      	cmp	r2, r3
 800725e:	d000      	beq.n	8007262 <HAL_TIM_Base_MspInit+0xa>
 8007260:	4770      	bx	lr
{
 8007262:	b500      	push	{lr}
 8007264:	b083      	sub	sp, #12
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007266:	2200      	movs	r2, #0
 8007268:	f503 330a 	add.w	r3, r3, #141312	; 0x22800
 800726c:	9201      	str	r2, [sp, #4]
 800726e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8007270:	f041 0110 	orr.w	r1, r1, #16
 8007274:	6419      	str	r1, [r3, #64]	; 0x40
 8007276:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007278:	f003 0310 	and.w	r3, r3, #16
 800727c:	9301      	str	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 800727e:	2101      	movs	r1, #1
 8007280:	2036      	movs	r0, #54	; 0x36
    __HAL_RCC_TIM6_CLK_ENABLE();
 8007282:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 8007284:	f7fa fa44 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007288:	2036      	movs	r0, #54	; 0x36
}
 800728a:	b003      	add	sp, #12
 800728c:	f85d eb04 	ldr.w	lr, [sp], #4
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8007290:	f7fa ba74 	b.w	800177c <HAL_NVIC_EnableIRQ>
 8007294:	40001000 	.word	0x40001000

08007298 <MX_UART7_Init>:

/* UART7 init function */
void MX_UART7_Init(void)
{

  huart7.Instance = UART7;
 8007298:	4b0b      	ldr	r3, [pc, #44]	; (80072c8 <MX_UART7_Init+0x30>)
 800729a:	4a0c      	ldr	r2, [pc, #48]	; (80072cc <MX_UART7_Init+0x34>)
{
 800729c:	b510      	push	{r4, lr}
  huart7.Init.BaudRate = 115200;
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
  huart7.Init.StopBits = UART_STOPBITS_1;
  huart7.Init.Parity = UART_PARITY_NONE;
  huart7.Init.Mode = UART_MODE_TX_RX;
 800729e:	210c      	movs	r1, #12
  huart7.Instance = UART7;
 80072a0:	601a      	str	r2, [r3, #0]
  huart7.Init.BaudRate = 115200;
 80072a2:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart7.Init.WordLength = UART_WORDLENGTH_8B;
 80072a6:	2200      	movs	r2, #0
  huart7.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80072a8:	4618      	mov	r0, r3
  huart7.Init.BaudRate = 115200;
 80072aa:	605c      	str	r4, [r3, #4]
  huart7.Init.Mode = UART_MODE_TX_RX;
 80072ac:	6159      	str	r1, [r3, #20]
  huart7.Init.StopBits = UART_STOPBITS_1;
 80072ae:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart7.Init.Parity = UART_PARITY_NONE;
 80072b2:	611a      	str	r2, [r3, #16]
  huart7.Init.OverSampling = UART_OVERSAMPLING_16;
 80072b4:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart7) != HAL_OK)
 80072b8:	f7fb fbe0 	bl	8002a7c <HAL_UART_Init>
 80072bc:	b900      	cbnz	r0, 80072c0 <MX_UART7_Init+0x28>
  {
    Error_Handler();
  }

}
 80072be:	bd10      	pop	{r4, pc}
 80072c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80072c4:	f7ff b80c 	b.w	80062e0 <Error_Handler>
 80072c8:	20000828 	.word	0x20000828
 80072cc:	40007800 	.word	0x40007800

080072d0 <MX_UART8_Init>:
/* UART8 init function */
void MX_UART8_Init(void)
{

  huart8.Instance = UART8;
 80072d0:	4b0b      	ldr	r3, [pc, #44]	; (8007300 <MX_UART8_Init+0x30>)
 80072d2:	4a0c      	ldr	r2, [pc, #48]	; (8007304 <MX_UART8_Init+0x34>)
{
 80072d4:	b510      	push	{r4, lr}
  huart8.Init.BaudRate = 115200;
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
  huart8.Init.StopBits = UART_STOPBITS_1;
  huart8.Init.Parity = UART_PARITY_NONE;
  huart8.Init.Mode = UART_MODE_TX_RX;
 80072d6:	210c      	movs	r1, #12
  huart8.Instance = UART8;
 80072d8:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80072da:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80072de:	2200      	movs	r2, #0
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80072e0:	4618      	mov	r0, r3
  huart8.Init.BaudRate = 115200;
 80072e2:	605c      	str	r4, [r3, #4]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80072e4:	6159      	str	r1, [r3, #20]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80072e6:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart8.Init.Parity = UART_PARITY_NONE;
 80072ea:	611a      	str	r2, [r3, #16]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80072ec:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80072f0:	f7fb fbc4 	bl	8002a7c <HAL_UART_Init>
 80072f4:	b900      	cbnz	r0, 80072f8 <MX_UART8_Init+0x28>
  {
    Error_Handler();
  }

}
 80072f6:	bd10      	pop	{r4, pc}
 80072f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 80072fc:	f7fe bff0 	b.w	80062e0 <Error_Handler>
 8007300:	200008a8 	.word	0x200008a8
 8007304:	40007c00 	.word	0x40007c00

08007308 <MX_USART1_UART_Init>:
/* USART1 init function */

void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 8007308:	4b0b      	ldr	r3, [pc, #44]	; (8007338 <MX_USART1_UART_Init+0x30>)
 800730a:	4a0c      	ldr	r2, [pc, #48]	; (800733c <MX_USART1_UART_Init+0x34>)
{
 800730c:	b510      	push	{r4, lr}
  huart1.Init.BaudRate = 100000;
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 800730e:	210c      	movs	r1, #12
  huart1.Init.BaudRate = 100000;
 8007310:	4c0b      	ldr	r4, [pc, #44]	; (8007340 <MX_USART1_UART_Init+0x38>)
  huart1.Instance = USART1;
 8007312:	601a      	str	r2, [r3, #0]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007314:	4618      	mov	r0, r3
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8007316:	2200      	movs	r2, #0
  huart1.Init.BaudRate = 100000;
 8007318:	605c      	str	r4, [r3, #4]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800731a:	6159      	str	r1, [r3, #20]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800731c:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart1.Init.Parity = UART_PARITY_NONE;
 8007320:	611a      	str	r2, [r3, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8007322:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8007326:	f7fb fba9 	bl	8002a7c <HAL_UART_Init>
 800732a:	b900      	cbnz	r0, 800732e <MX_USART1_UART_Init+0x26>
  {
    Error_Handler();
  }

}
 800732c:	bd10      	pop	{r4, pc}
 800732e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8007332:	f7fe bfd5 	b.w	80062e0 <Error_Handler>
 8007336:	bf00      	nop
 8007338:	20000868 	.word	0x20000868
 800733c:	40011000 	.word	0x40011000
 8007340:	000186a0 	.word	0x000186a0

08007344 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{

  huart6.Instance = USART6;
 8007344:	4b0b      	ldr	r3, [pc, #44]	; (8007374 <MX_USART6_UART_Init+0x30>)
 8007346:	4a0c      	ldr	r2, [pc, #48]	; (8007378 <MX_USART6_UART_Init+0x34>)
{
 8007348:	b510      	push	{r4, lr}
  huart6.Init.BaudRate = 115200;
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
  huart6.Init.StopBits = UART_STOPBITS_1;
  huart6.Init.Parity = UART_PARITY_NONE;
  huart6.Init.Mode = UART_MODE_TX_RX;
 800734a:	210c      	movs	r1, #12
  huart6.Instance = USART6;
 800734c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800734e:	f44f 34e1 	mov.w	r4, #115200	; 0x1c200
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8007352:	2200      	movs	r2, #0
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8007354:	4618      	mov	r0, r3
  huart6.Init.BaudRate = 115200;
 8007356:	605c      	str	r4, [r3, #4]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8007358:	6159      	str	r1, [r3, #20]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800735a:	e9c3 2202 	strd	r2, r2, [r3, #8]
  huart6.Init.Parity = UART_PARITY_NONE;
 800735e:	611a      	str	r2, [r3, #16]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8007360:	e9c3 2206 	strd	r2, r2, [r3, #24]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8007364:	f7fb fb8a 	bl	8002a7c <HAL_UART_Init>
 8007368:	b900      	cbnz	r0, 800736c <MX_USART6_UART_Init+0x28>
  {
    Error_Handler();
  }

}
 800736a:	bd10      	pop	{r4, pc}
 800736c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    Error_Handler();
 8007370:	f7fe bfb6 	b.w	80062e0 <Error_Handler>
 8007374:	200008e8 	.word	0x200008e8
 8007378:	40011400 	.word	0x40011400

0800737c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800737c:	b570      	push	{r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
  if(uartHandle->Instance==UART7)
 800737e:	6803      	ldr	r3, [r0, #0]
 8007380:	4a5c      	ldr	r2, [pc, #368]	; (80074f4 <HAL_UART_MspInit+0x178>)
{
 8007382:	b08e      	sub	sp, #56	; 0x38
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007384:	2400      	movs	r4, #0
  if(uartHandle->Instance==UART7)
 8007386:	4293      	cmp	r3, r2
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007388:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
 800738c:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
 8007390:	940d      	str	r4, [sp, #52]	; 0x34
  if(uartHandle->Instance==UART7)
 8007392:	d038      	beq.n	8007406 <HAL_UART_MspInit+0x8a>

  /* USER CODE BEGIN UART7_MspInit 1 */

  /* USER CODE END UART7_MspInit 1 */
  }
  else if(uartHandle->Instance==UART8)
 8007394:	4a58      	ldr	r2, [pc, #352]	; (80074f8 <HAL_UART_MspInit+0x17c>)
 8007396:	4293      	cmp	r3, r2
 8007398:	d05b      	beq.n	8007452 <HAL_UART_MspInit+0xd6>

  /* USER CODE BEGIN UART8_MspInit 1 */

  /* USER CODE END UART8_MspInit 1 */
  }
  else if(uartHandle->Instance==USART1)
 800739a:	4a58      	ldr	r2, [pc, #352]	; (80074fc <HAL_UART_MspInit+0x180>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d07c      	beq.n	800749a <HAL_UART_MspInit+0x11e>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(uartHandle->Instance==USART6)
 80073a0:	4a57      	ldr	r2, [pc, #348]	; (8007500 <HAL_UART_MspInit+0x184>)
 80073a2:	4293      	cmp	r3, r2
 80073a4:	d001      	beq.n	80073aa <HAL_UART_MspInit+0x2e>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 80073a6:	b00e      	add	sp, #56	; 0x38
 80073a8:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART6_CLK_ENABLE();
 80073aa:	4b56      	ldr	r3, [pc, #344]	; (8007504 <HAL_UART_MspInit+0x188>)
 80073ac:	9407      	str	r4, [sp, #28]
 80073ae:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80073b0:	4855      	ldr	r0, [pc, #340]	; (8007508 <HAL_UART_MspInit+0x18c>)
    __HAL_RCC_USART6_CLK_ENABLE();
 80073b2:	f042 0220 	orr.w	r2, r2, #32
 80073b6:	645a      	str	r2, [r3, #68]	; 0x44
 80073b8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80073ba:	f002 0220 	and.w	r2, r2, #32
 80073be:	9207      	str	r2, [sp, #28]
 80073c0:	9a07      	ldr	r2, [sp, #28]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80073c2:	9408      	str	r4, [sp, #32]
 80073c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80073c6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80073ca:	631a      	str	r2, [r3, #48]	; 0x30
 80073cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80073ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80073d2:	9308      	str	r3, [sp, #32]
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80073d4:	f44f 4284 	mov.w	r2, #16896	; 0x4200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073d8:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80073da:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_9;
 80073dc:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80073de:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073e0:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80073e2:	2308      	movs	r3, #8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80073e4:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80073e6:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80073e8:	e9cd 520b 	strd	r5, r2, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80073ec:	9e08      	ldr	r6, [sp, #32]
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80073ee:	f7fa f9ff 	bl	80017f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 80073f2:	4622      	mov	r2, r4
 80073f4:	4621      	mov	r1, r4
 80073f6:	2047      	movs	r0, #71	; 0x47
 80073f8:	f7fa f98a 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 80073fc:	2047      	movs	r0, #71	; 0x47
 80073fe:	f7fa f9bd 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 8007402:	b00e      	add	sp, #56	; 0x38
 8007404:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART7_CLK_ENABLE();
 8007406:	4b3f      	ldr	r3, [pc, #252]	; (8007504 <HAL_UART_MspInit+0x188>)
 8007408:	9401      	str	r4, [sp, #4]
 800740a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800740c:	483f      	ldr	r0, [pc, #252]	; (800750c <HAL_UART_MspInit+0x190>)
    __HAL_RCC_UART7_CLK_ENABLE();
 800740e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007412:	641a      	str	r2, [r3, #64]	; 0x40
 8007414:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007416:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 800741a:	9201      	str	r2, [sp, #4]
 800741c:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800741e:	9402      	str	r4, [sp, #8]
 8007420:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8007422:	f042 0210 	orr.w	r2, r2, #16
 8007426:	631a      	str	r2, [r3, #48]	; 0x30
 8007428:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800742a:	f003 0310 	and.w	r3, r3, #16
 800742e:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8007430:	f44f 73c0 	mov.w	r3, #384	; 0x180
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007434:	2203      	movs	r2, #3
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_7;
 8007436:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007438:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 800743a:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800743c:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800743e:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007440:	9e02      	ldr	r6, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007442:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART7;
 8007446:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800744a:	f7fa f9d1 	bl	80017f0 <HAL_GPIO_Init>
}
 800744e:	b00e      	add	sp, #56	; 0x38
 8007450:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_UART8_CLK_ENABLE();
 8007452:	4b2c      	ldr	r3, [pc, #176]	; (8007504 <HAL_UART_MspInit+0x188>)
 8007454:	9403      	str	r4, [sp, #12]
 8007456:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007458:	482c      	ldr	r0, [pc, #176]	; (800750c <HAL_UART_MspInit+0x190>)
    __HAL_RCC_UART8_CLK_ENABLE();
 800745a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800745e:	641a      	str	r2, [r3, #64]	; 0x40
 8007460:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8007462:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8007466:	9203      	str	r2, [sp, #12]
 8007468:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 800746a:	9404      	str	r4, [sp, #16]
 800746c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800746e:	f042 0210 	orr.w	r2, r2, #16
 8007472:	631a      	str	r2, [r3, #48]	; 0x30
 8007474:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007476:	f003 0310 	and.w	r3, r3, #16
 800747a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 800747c:	2208      	movs	r2, #8
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 800747e:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007480:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007482:	2502      	movs	r5, #2
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8007484:	2401      	movs	r4, #1
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8007486:	9e04      	ldr	r6, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 8007488:	9309      	str	r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800748a:	930c      	str	r3, [sp, #48]	; 0x30
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800748c:	e9cd 540a 	strd	r5, r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8007490:	920d      	str	r2, [sp, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8007492:	f7fa f9ad 	bl	80017f0 <HAL_GPIO_Init>
}
 8007496:	b00e      	add	sp, #56	; 0x38
 8007498:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_RCC_USART1_CLK_ENABLE();
 800749a:	4b1a      	ldr	r3, [pc, #104]	; (8007504 <HAL_UART_MspInit+0x188>)
 800749c:	9405      	str	r4, [sp, #20]
 800749e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074a0:	481b      	ldr	r0, [pc, #108]	; (8007510 <HAL_UART_MspInit+0x194>)
    __HAL_RCC_USART1_CLK_ENABLE();
 80074a2:	f042 0210 	orr.w	r2, r2, #16
 80074a6:	645a      	str	r2, [r3, #68]	; 0x44
 80074a8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80074aa:	f002 0210 	and.w	r2, r2, #16
 80074ae:	9205      	str	r2, [sp, #20]
 80074b0:	9a05      	ldr	r2, [sp, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074b2:	9406      	str	r4, [sp, #24]
 80074b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80074b6:	f042 0202 	orr.w	r2, r2, #2
 80074ba:	631a      	str	r2, [r3, #48]	; 0x30
 80074bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074be:	f003 0302 	and.w	r3, r3, #2
 80074c2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80074c4:	22c0      	movs	r2, #192	; 0xc0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074c6:	2302      	movs	r3, #2
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074c8:	a909      	add	r1, sp, #36	; 0x24
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_6;
 80074ca:	9209      	str	r2, [sp, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80074cc:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074ce:	2203      	movs	r2, #3
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80074d0:	2307      	movs	r3, #7
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80074d2:	2501      	movs	r5, #1
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80074d4:	930d      	str	r3, [sp, #52]	; 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80074d6:	e9cd 520b 	strd	r5, r2, [sp, #44]	; 0x2c
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80074da:	9e06      	ldr	r6, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80074dc:	f7fa f988 	bl	80017f0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80074e0:	4622      	mov	r2, r4
 80074e2:	4621      	mov	r1, r4
 80074e4:	2025      	movs	r0, #37	; 0x25
 80074e6:	f7fa f913 	bl	8001710 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80074ea:	2025      	movs	r0, #37	; 0x25
 80074ec:	f7fa f946 	bl	800177c <HAL_NVIC_EnableIRQ>
}
 80074f0:	b00e      	add	sp, #56	; 0x38
 80074f2:	bd70      	pop	{r4, r5, r6, pc}
 80074f4:	40007800 	.word	0x40007800
 80074f8:	40007c00 	.word	0x40007c00
 80074fc:	40011000 	.word	0x40011000
 8007500:	40011400 	.word	0x40011400
 8007504:	40023800 	.word	0x40023800
 8007508:	40021800 	.word	0x40021800
 800750c:	40021000 	.word	0x40021000
 8007510:	40020400 	.word	0x40020400

08007514 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8007514:	f8df d034 	ldr.w	sp, [pc, #52]	; 800754c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8007518:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800751a:	e003      	b.n	8007524 <LoopCopyDataInit>

0800751c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800751c:	4b0c      	ldr	r3, [pc, #48]	; (8007550 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800751e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8007520:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8007522:	3104      	adds	r1, #4

08007524 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8007524:	480b      	ldr	r0, [pc, #44]	; (8007554 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8007526:	4b0c      	ldr	r3, [pc, #48]	; (8007558 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8007528:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800752a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800752c:	d3f6      	bcc.n	800751c <CopyDataInit>
  ldr  r2, =_sbss
 800752e:	4a0b      	ldr	r2, [pc, #44]	; (800755c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8007530:	e002      	b.n	8007538 <LoopFillZerobss>

08007532 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8007532:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8007534:	f842 3b04 	str.w	r3, [r2], #4

08007538 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8007538:	4b09      	ldr	r3, [pc, #36]	; (8007560 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800753a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800753c:	d3f9      	bcc.n	8007532 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800753e:	f7ff fa59 	bl	80069f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8007542:	f000 f817 	bl	8007574 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8007546:	f7fe f8c9 	bl	80056dc <main>
  bx  lr    
 800754a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800754c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8007550:	0800c628 	.word	0x0800c628
  ldr  r0, =_sdata
 8007554:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8007558:	200001fc 	.word	0x200001fc
  ldr  r2, =_sbss
 800755c:	200001fc 	.word	0x200001fc
  ldr  r3, = _ebss
 8007560:	2000092c 	.word	0x2000092c

08007564 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8007564:	e7fe      	b.n	8007564 <ADC_IRQHandler>
	...

08007568 <__errno>:
 8007568:	4b01      	ldr	r3, [pc, #4]	; (8007570 <__errno+0x8>)
 800756a:	6818      	ldr	r0, [r3, #0]
 800756c:	4770      	bx	lr
 800756e:	bf00      	nop
 8007570:	20000028 	.word	0x20000028

08007574 <__libc_init_array>:
 8007574:	b570      	push	{r4, r5, r6, lr}
 8007576:	4e0d      	ldr	r6, [pc, #52]	; (80075ac <__libc_init_array+0x38>)
 8007578:	4c0d      	ldr	r4, [pc, #52]	; (80075b0 <__libc_init_array+0x3c>)
 800757a:	1ba4      	subs	r4, r4, r6
 800757c:	10a4      	asrs	r4, r4, #2
 800757e:	2500      	movs	r5, #0
 8007580:	42a5      	cmp	r5, r4
 8007582:	d109      	bne.n	8007598 <__libc_init_array+0x24>
 8007584:	4e0b      	ldr	r6, [pc, #44]	; (80075b4 <__libc_init_array+0x40>)
 8007586:	4c0c      	ldr	r4, [pc, #48]	; (80075b8 <__libc_init_array+0x44>)
 8007588:	f004 fc98 	bl	800bebc <_init>
 800758c:	1ba4      	subs	r4, r4, r6
 800758e:	10a4      	asrs	r4, r4, #2
 8007590:	2500      	movs	r5, #0
 8007592:	42a5      	cmp	r5, r4
 8007594:	d105      	bne.n	80075a2 <__libc_init_array+0x2e>
 8007596:	bd70      	pop	{r4, r5, r6, pc}
 8007598:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800759c:	4798      	blx	r3
 800759e:	3501      	adds	r5, #1
 80075a0:	e7ee      	b.n	8007580 <__libc_init_array+0xc>
 80075a2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80075a6:	4798      	blx	r3
 80075a8:	3501      	adds	r5, #1
 80075aa:	e7f2      	b.n	8007592 <__libc_init_array+0x1e>
 80075ac:	0800c620 	.word	0x0800c620
 80075b0:	0800c620 	.word	0x0800c620
 80075b4:	0800c620 	.word	0x0800c620
 80075b8:	0800c624 	.word	0x0800c624

080075bc <memset>:
 80075bc:	4402      	add	r2, r0
 80075be:	4603      	mov	r3, r0
 80075c0:	4293      	cmp	r3, r2
 80075c2:	d100      	bne.n	80075c6 <memset+0xa>
 80075c4:	4770      	bx	lr
 80075c6:	f803 1b01 	strb.w	r1, [r3], #1
 80075ca:	e7f9      	b.n	80075c0 <memset+0x4>

080075cc <__cvt>:
 80075cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80075d0:	ec55 4b10 	vmov	r4, r5, d0
 80075d4:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 80075d6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80075da:	2d00      	cmp	r5, #0
 80075dc:	460e      	mov	r6, r1
 80075de:	4691      	mov	r9, r2
 80075e0:	4619      	mov	r1, r3
 80075e2:	bfb8      	it	lt
 80075e4:	4622      	movlt	r2, r4
 80075e6:	462b      	mov	r3, r5
 80075e8:	f027 0720 	bic.w	r7, r7, #32
 80075ec:	bfbb      	ittet	lt
 80075ee:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80075f2:	461d      	movlt	r5, r3
 80075f4:	2300      	movge	r3, #0
 80075f6:	232d      	movlt	r3, #45	; 0x2d
 80075f8:	bfb8      	it	lt
 80075fa:	4614      	movlt	r4, r2
 80075fc:	2f46      	cmp	r7, #70	; 0x46
 80075fe:	700b      	strb	r3, [r1, #0]
 8007600:	d004      	beq.n	800760c <__cvt+0x40>
 8007602:	2f45      	cmp	r7, #69	; 0x45
 8007604:	d100      	bne.n	8007608 <__cvt+0x3c>
 8007606:	3601      	adds	r6, #1
 8007608:	2102      	movs	r1, #2
 800760a:	e000      	b.n	800760e <__cvt+0x42>
 800760c:	2103      	movs	r1, #3
 800760e:	ab03      	add	r3, sp, #12
 8007610:	9301      	str	r3, [sp, #4]
 8007612:	ab02      	add	r3, sp, #8
 8007614:	9300      	str	r3, [sp, #0]
 8007616:	4632      	mov	r2, r6
 8007618:	4653      	mov	r3, sl
 800761a:	ec45 4b10 	vmov	d0, r4, r5
 800761e:	f000 feaf 	bl	8008380 <_dtoa_r>
 8007622:	2f47      	cmp	r7, #71	; 0x47
 8007624:	4680      	mov	r8, r0
 8007626:	d102      	bne.n	800762e <__cvt+0x62>
 8007628:	f019 0f01 	tst.w	r9, #1
 800762c:	d026      	beq.n	800767c <__cvt+0xb0>
 800762e:	2f46      	cmp	r7, #70	; 0x46
 8007630:	eb08 0906 	add.w	r9, r8, r6
 8007634:	d111      	bne.n	800765a <__cvt+0x8e>
 8007636:	f898 3000 	ldrb.w	r3, [r8]
 800763a:	2b30      	cmp	r3, #48	; 0x30
 800763c:	d10a      	bne.n	8007654 <__cvt+0x88>
 800763e:	2200      	movs	r2, #0
 8007640:	2300      	movs	r3, #0
 8007642:	4620      	mov	r0, r4
 8007644:	4629      	mov	r1, r5
 8007646:	f7f9 fa4f 	bl	8000ae8 <__aeabi_dcmpeq>
 800764a:	b918      	cbnz	r0, 8007654 <__cvt+0x88>
 800764c:	f1c6 0601 	rsb	r6, r6, #1
 8007650:	f8ca 6000 	str.w	r6, [sl]
 8007654:	f8da 3000 	ldr.w	r3, [sl]
 8007658:	4499      	add	r9, r3
 800765a:	2200      	movs	r2, #0
 800765c:	2300      	movs	r3, #0
 800765e:	4620      	mov	r0, r4
 8007660:	4629      	mov	r1, r5
 8007662:	f7f9 fa41 	bl	8000ae8 <__aeabi_dcmpeq>
 8007666:	b938      	cbnz	r0, 8007678 <__cvt+0xac>
 8007668:	2230      	movs	r2, #48	; 0x30
 800766a:	9b03      	ldr	r3, [sp, #12]
 800766c:	454b      	cmp	r3, r9
 800766e:	d205      	bcs.n	800767c <__cvt+0xb0>
 8007670:	1c59      	adds	r1, r3, #1
 8007672:	9103      	str	r1, [sp, #12]
 8007674:	701a      	strb	r2, [r3, #0]
 8007676:	e7f8      	b.n	800766a <__cvt+0x9e>
 8007678:	f8cd 900c 	str.w	r9, [sp, #12]
 800767c:	9b03      	ldr	r3, [sp, #12]
 800767e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007680:	eba3 0308 	sub.w	r3, r3, r8
 8007684:	4640      	mov	r0, r8
 8007686:	6013      	str	r3, [r2, #0]
 8007688:	b004      	add	sp, #16
 800768a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800768e <__exponent>:
 800768e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007690:	2900      	cmp	r1, #0
 8007692:	4604      	mov	r4, r0
 8007694:	bfba      	itte	lt
 8007696:	4249      	neglt	r1, r1
 8007698:	232d      	movlt	r3, #45	; 0x2d
 800769a:	232b      	movge	r3, #43	; 0x2b
 800769c:	2909      	cmp	r1, #9
 800769e:	f804 2b02 	strb.w	r2, [r4], #2
 80076a2:	7043      	strb	r3, [r0, #1]
 80076a4:	dd20      	ble.n	80076e8 <__exponent+0x5a>
 80076a6:	f10d 0307 	add.w	r3, sp, #7
 80076aa:	461f      	mov	r7, r3
 80076ac:	260a      	movs	r6, #10
 80076ae:	fb91 f5f6 	sdiv	r5, r1, r6
 80076b2:	fb06 1115 	mls	r1, r6, r5, r1
 80076b6:	3130      	adds	r1, #48	; 0x30
 80076b8:	2d09      	cmp	r5, #9
 80076ba:	f803 1c01 	strb.w	r1, [r3, #-1]
 80076be:	f103 32ff 	add.w	r2, r3, #4294967295
 80076c2:	4629      	mov	r1, r5
 80076c4:	dc09      	bgt.n	80076da <__exponent+0x4c>
 80076c6:	3130      	adds	r1, #48	; 0x30
 80076c8:	3b02      	subs	r3, #2
 80076ca:	f802 1c01 	strb.w	r1, [r2, #-1]
 80076ce:	42bb      	cmp	r3, r7
 80076d0:	4622      	mov	r2, r4
 80076d2:	d304      	bcc.n	80076de <__exponent+0x50>
 80076d4:	1a10      	subs	r0, r2, r0
 80076d6:	b003      	add	sp, #12
 80076d8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80076da:	4613      	mov	r3, r2
 80076dc:	e7e7      	b.n	80076ae <__exponent+0x20>
 80076de:	f813 2b01 	ldrb.w	r2, [r3], #1
 80076e2:	f804 2b01 	strb.w	r2, [r4], #1
 80076e6:	e7f2      	b.n	80076ce <__exponent+0x40>
 80076e8:	2330      	movs	r3, #48	; 0x30
 80076ea:	4419      	add	r1, r3
 80076ec:	7083      	strb	r3, [r0, #2]
 80076ee:	1d02      	adds	r2, r0, #4
 80076f0:	70c1      	strb	r1, [r0, #3]
 80076f2:	e7ef      	b.n	80076d4 <__exponent+0x46>

080076f4 <_printf_float>:
 80076f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076f8:	b08d      	sub	sp, #52	; 0x34
 80076fa:	460c      	mov	r4, r1
 80076fc:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8007700:	4616      	mov	r6, r2
 8007702:	461f      	mov	r7, r3
 8007704:	4605      	mov	r5, r0
 8007706:	f001 fd6d 	bl	80091e4 <_localeconv_r>
 800770a:	6803      	ldr	r3, [r0, #0]
 800770c:	9304      	str	r3, [sp, #16]
 800770e:	4618      	mov	r0, r3
 8007710:	f7f8 fd6e 	bl	80001f0 <strlen>
 8007714:	2300      	movs	r3, #0
 8007716:	930a      	str	r3, [sp, #40]	; 0x28
 8007718:	f8d8 3000 	ldr.w	r3, [r8]
 800771c:	9005      	str	r0, [sp, #20]
 800771e:	3307      	adds	r3, #7
 8007720:	f023 0307 	bic.w	r3, r3, #7
 8007724:	f103 0208 	add.w	r2, r3, #8
 8007728:	f894 a018 	ldrb.w	sl, [r4, #24]
 800772c:	f8d4 b000 	ldr.w	fp, [r4]
 8007730:	f8c8 2000 	str.w	r2, [r8]
 8007734:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007738:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800773c:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007740:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007744:	9307      	str	r3, [sp, #28]
 8007746:	f8cd 8018 	str.w	r8, [sp, #24]
 800774a:	f04f 32ff 	mov.w	r2, #4294967295
 800774e:	4ba7      	ldr	r3, [pc, #668]	; (80079ec <_printf_float+0x2f8>)
 8007750:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007754:	f7f9 f9fa 	bl	8000b4c <__aeabi_dcmpun>
 8007758:	bb70      	cbnz	r0, 80077b8 <_printf_float+0xc4>
 800775a:	f04f 32ff 	mov.w	r2, #4294967295
 800775e:	4ba3      	ldr	r3, [pc, #652]	; (80079ec <_printf_float+0x2f8>)
 8007760:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007764:	f7f9 f9d4 	bl	8000b10 <__aeabi_dcmple>
 8007768:	bb30      	cbnz	r0, 80077b8 <_printf_float+0xc4>
 800776a:	2200      	movs	r2, #0
 800776c:	2300      	movs	r3, #0
 800776e:	4640      	mov	r0, r8
 8007770:	4649      	mov	r1, r9
 8007772:	f7f9 f9c3 	bl	8000afc <__aeabi_dcmplt>
 8007776:	b110      	cbz	r0, 800777e <_printf_float+0x8a>
 8007778:	232d      	movs	r3, #45	; 0x2d
 800777a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800777e:	4a9c      	ldr	r2, [pc, #624]	; (80079f0 <_printf_float+0x2fc>)
 8007780:	4b9c      	ldr	r3, [pc, #624]	; (80079f4 <_printf_float+0x300>)
 8007782:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007786:	bf8c      	ite	hi
 8007788:	4690      	movhi	r8, r2
 800778a:	4698      	movls	r8, r3
 800778c:	2303      	movs	r3, #3
 800778e:	f02b 0204 	bic.w	r2, fp, #4
 8007792:	6123      	str	r3, [r4, #16]
 8007794:	6022      	str	r2, [r4, #0]
 8007796:	f04f 0900 	mov.w	r9, #0
 800779a:	9700      	str	r7, [sp, #0]
 800779c:	4633      	mov	r3, r6
 800779e:	aa0b      	add	r2, sp, #44	; 0x2c
 80077a0:	4621      	mov	r1, r4
 80077a2:	4628      	mov	r0, r5
 80077a4:	f000 f9e6 	bl	8007b74 <_printf_common>
 80077a8:	3001      	adds	r0, #1
 80077aa:	f040 808d 	bne.w	80078c8 <_printf_float+0x1d4>
 80077ae:	f04f 30ff 	mov.w	r0, #4294967295
 80077b2:	b00d      	add	sp, #52	; 0x34
 80077b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b8:	4642      	mov	r2, r8
 80077ba:	464b      	mov	r3, r9
 80077bc:	4640      	mov	r0, r8
 80077be:	4649      	mov	r1, r9
 80077c0:	f7f9 f9c4 	bl	8000b4c <__aeabi_dcmpun>
 80077c4:	b110      	cbz	r0, 80077cc <_printf_float+0xd8>
 80077c6:	4a8c      	ldr	r2, [pc, #560]	; (80079f8 <_printf_float+0x304>)
 80077c8:	4b8c      	ldr	r3, [pc, #560]	; (80079fc <_printf_float+0x308>)
 80077ca:	e7da      	b.n	8007782 <_printf_float+0x8e>
 80077cc:	6861      	ldr	r1, [r4, #4]
 80077ce:	1c4b      	adds	r3, r1, #1
 80077d0:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 80077d4:	a80a      	add	r0, sp, #40	; 0x28
 80077d6:	d13e      	bne.n	8007856 <_printf_float+0x162>
 80077d8:	2306      	movs	r3, #6
 80077da:	6063      	str	r3, [r4, #4]
 80077dc:	2300      	movs	r3, #0
 80077de:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80077e2:	ab09      	add	r3, sp, #36	; 0x24
 80077e4:	9300      	str	r3, [sp, #0]
 80077e6:	ec49 8b10 	vmov	d0, r8, r9
 80077ea:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80077ee:	6022      	str	r2, [r4, #0]
 80077f0:	f8cd a004 	str.w	sl, [sp, #4]
 80077f4:	6861      	ldr	r1, [r4, #4]
 80077f6:	4628      	mov	r0, r5
 80077f8:	f7ff fee8 	bl	80075cc <__cvt>
 80077fc:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8007800:	2b47      	cmp	r3, #71	; 0x47
 8007802:	4680      	mov	r8, r0
 8007804:	d109      	bne.n	800781a <_printf_float+0x126>
 8007806:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007808:	1cd8      	adds	r0, r3, #3
 800780a:	db02      	blt.n	8007812 <_printf_float+0x11e>
 800780c:	6862      	ldr	r2, [r4, #4]
 800780e:	4293      	cmp	r3, r2
 8007810:	dd47      	ble.n	80078a2 <_printf_float+0x1ae>
 8007812:	f1aa 0a02 	sub.w	sl, sl, #2
 8007816:	fa5f fa8a 	uxtb.w	sl, sl
 800781a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800781e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007820:	d824      	bhi.n	800786c <_printf_float+0x178>
 8007822:	3901      	subs	r1, #1
 8007824:	4652      	mov	r2, sl
 8007826:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800782a:	9109      	str	r1, [sp, #36]	; 0x24
 800782c:	f7ff ff2f 	bl	800768e <__exponent>
 8007830:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007832:	1813      	adds	r3, r2, r0
 8007834:	2a01      	cmp	r2, #1
 8007836:	4681      	mov	r9, r0
 8007838:	6123      	str	r3, [r4, #16]
 800783a:	dc02      	bgt.n	8007842 <_printf_float+0x14e>
 800783c:	6822      	ldr	r2, [r4, #0]
 800783e:	07d1      	lsls	r1, r2, #31
 8007840:	d501      	bpl.n	8007846 <_printf_float+0x152>
 8007842:	3301      	adds	r3, #1
 8007844:	6123      	str	r3, [r4, #16]
 8007846:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800784a:	2b00      	cmp	r3, #0
 800784c:	d0a5      	beq.n	800779a <_printf_float+0xa6>
 800784e:	232d      	movs	r3, #45	; 0x2d
 8007850:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007854:	e7a1      	b.n	800779a <_printf_float+0xa6>
 8007856:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800785a:	f000 8177 	beq.w	8007b4c <_printf_float+0x458>
 800785e:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8007862:	d1bb      	bne.n	80077dc <_printf_float+0xe8>
 8007864:	2900      	cmp	r1, #0
 8007866:	d1b9      	bne.n	80077dc <_printf_float+0xe8>
 8007868:	2301      	movs	r3, #1
 800786a:	e7b6      	b.n	80077da <_printf_float+0xe6>
 800786c:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8007870:	d119      	bne.n	80078a6 <_printf_float+0x1b2>
 8007872:	2900      	cmp	r1, #0
 8007874:	6863      	ldr	r3, [r4, #4]
 8007876:	dd0c      	ble.n	8007892 <_printf_float+0x19e>
 8007878:	6121      	str	r1, [r4, #16]
 800787a:	b913      	cbnz	r3, 8007882 <_printf_float+0x18e>
 800787c:	6822      	ldr	r2, [r4, #0]
 800787e:	07d2      	lsls	r2, r2, #31
 8007880:	d502      	bpl.n	8007888 <_printf_float+0x194>
 8007882:	3301      	adds	r3, #1
 8007884:	440b      	add	r3, r1
 8007886:	6123      	str	r3, [r4, #16]
 8007888:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800788a:	65a3      	str	r3, [r4, #88]	; 0x58
 800788c:	f04f 0900 	mov.w	r9, #0
 8007890:	e7d9      	b.n	8007846 <_printf_float+0x152>
 8007892:	b913      	cbnz	r3, 800789a <_printf_float+0x1a6>
 8007894:	6822      	ldr	r2, [r4, #0]
 8007896:	07d0      	lsls	r0, r2, #31
 8007898:	d501      	bpl.n	800789e <_printf_float+0x1aa>
 800789a:	3302      	adds	r3, #2
 800789c:	e7f3      	b.n	8007886 <_printf_float+0x192>
 800789e:	2301      	movs	r3, #1
 80078a0:	e7f1      	b.n	8007886 <_printf_float+0x192>
 80078a2:	f04f 0a67 	mov.w	sl, #103	; 0x67
 80078a6:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 80078aa:	4293      	cmp	r3, r2
 80078ac:	db05      	blt.n	80078ba <_printf_float+0x1c6>
 80078ae:	6822      	ldr	r2, [r4, #0]
 80078b0:	6123      	str	r3, [r4, #16]
 80078b2:	07d1      	lsls	r1, r2, #31
 80078b4:	d5e8      	bpl.n	8007888 <_printf_float+0x194>
 80078b6:	3301      	adds	r3, #1
 80078b8:	e7e5      	b.n	8007886 <_printf_float+0x192>
 80078ba:	2b00      	cmp	r3, #0
 80078bc:	bfd4      	ite	le
 80078be:	f1c3 0302 	rsble	r3, r3, #2
 80078c2:	2301      	movgt	r3, #1
 80078c4:	4413      	add	r3, r2
 80078c6:	e7de      	b.n	8007886 <_printf_float+0x192>
 80078c8:	6823      	ldr	r3, [r4, #0]
 80078ca:	055a      	lsls	r2, r3, #21
 80078cc:	d407      	bmi.n	80078de <_printf_float+0x1ea>
 80078ce:	6923      	ldr	r3, [r4, #16]
 80078d0:	4642      	mov	r2, r8
 80078d2:	4631      	mov	r1, r6
 80078d4:	4628      	mov	r0, r5
 80078d6:	47b8      	blx	r7
 80078d8:	3001      	adds	r0, #1
 80078da:	d12b      	bne.n	8007934 <_printf_float+0x240>
 80078dc:	e767      	b.n	80077ae <_printf_float+0xba>
 80078de:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 80078e2:	f240 80dc 	bls.w	8007a9e <_printf_float+0x3aa>
 80078e6:	2200      	movs	r2, #0
 80078e8:	2300      	movs	r3, #0
 80078ea:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078ee:	f7f9 f8fb 	bl	8000ae8 <__aeabi_dcmpeq>
 80078f2:	2800      	cmp	r0, #0
 80078f4:	d033      	beq.n	800795e <_printf_float+0x26a>
 80078f6:	2301      	movs	r3, #1
 80078f8:	4a41      	ldr	r2, [pc, #260]	; (8007a00 <_printf_float+0x30c>)
 80078fa:	4631      	mov	r1, r6
 80078fc:	4628      	mov	r0, r5
 80078fe:	47b8      	blx	r7
 8007900:	3001      	adds	r0, #1
 8007902:	f43f af54 	beq.w	80077ae <_printf_float+0xba>
 8007906:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800790a:	429a      	cmp	r2, r3
 800790c:	db02      	blt.n	8007914 <_printf_float+0x220>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	07d8      	lsls	r0, r3, #31
 8007912:	d50f      	bpl.n	8007934 <_printf_float+0x240>
 8007914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007918:	4631      	mov	r1, r6
 800791a:	4628      	mov	r0, r5
 800791c:	47b8      	blx	r7
 800791e:	3001      	adds	r0, #1
 8007920:	f43f af45 	beq.w	80077ae <_printf_float+0xba>
 8007924:	f04f 0800 	mov.w	r8, #0
 8007928:	f104 091a 	add.w	r9, r4, #26
 800792c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800792e:	3b01      	subs	r3, #1
 8007930:	4543      	cmp	r3, r8
 8007932:	dc09      	bgt.n	8007948 <_printf_float+0x254>
 8007934:	6823      	ldr	r3, [r4, #0]
 8007936:	079b      	lsls	r3, r3, #30
 8007938:	f100 8103 	bmi.w	8007b42 <_printf_float+0x44e>
 800793c:	68e0      	ldr	r0, [r4, #12]
 800793e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007940:	4298      	cmp	r0, r3
 8007942:	bfb8      	it	lt
 8007944:	4618      	movlt	r0, r3
 8007946:	e734      	b.n	80077b2 <_printf_float+0xbe>
 8007948:	2301      	movs	r3, #1
 800794a:	464a      	mov	r2, r9
 800794c:	4631      	mov	r1, r6
 800794e:	4628      	mov	r0, r5
 8007950:	47b8      	blx	r7
 8007952:	3001      	adds	r0, #1
 8007954:	f43f af2b 	beq.w	80077ae <_printf_float+0xba>
 8007958:	f108 0801 	add.w	r8, r8, #1
 800795c:	e7e6      	b.n	800792c <_printf_float+0x238>
 800795e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007960:	2b00      	cmp	r3, #0
 8007962:	dc2b      	bgt.n	80079bc <_printf_float+0x2c8>
 8007964:	2301      	movs	r3, #1
 8007966:	4a26      	ldr	r2, [pc, #152]	; (8007a00 <_printf_float+0x30c>)
 8007968:	4631      	mov	r1, r6
 800796a:	4628      	mov	r0, r5
 800796c:	47b8      	blx	r7
 800796e:	3001      	adds	r0, #1
 8007970:	f43f af1d 	beq.w	80077ae <_printf_float+0xba>
 8007974:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007976:	b923      	cbnz	r3, 8007982 <_printf_float+0x28e>
 8007978:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800797a:	b913      	cbnz	r3, 8007982 <_printf_float+0x28e>
 800797c:	6823      	ldr	r3, [r4, #0]
 800797e:	07d9      	lsls	r1, r3, #31
 8007980:	d5d8      	bpl.n	8007934 <_printf_float+0x240>
 8007982:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007986:	4631      	mov	r1, r6
 8007988:	4628      	mov	r0, r5
 800798a:	47b8      	blx	r7
 800798c:	3001      	adds	r0, #1
 800798e:	f43f af0e 	beq.w	80077ae <_printf_float+0xba>
 8007992:	f04f 0900 	mov.w	r9, #0
 8007996:	f104 0a1a 	add.w	sl, r4, #26
 800799a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800799c:	425b      	negs	r3, r3
 800799e:	454b      	cmp	r3, r9
 80079a0:	dc01      	bgt.n	80079a6 <_printf_float+0x2b2>
 80079a2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80079a4:	e794      	b.n	80078d0 <_printf_float+0x1dc>
 80079a6:	2301      	movs	r3, #1
 80079a8:	4652      	mov	r2, sl
 80079aa:	4631      	mov	r1, r6
 80079ac:	4628      	mov	r0, r5
 80079ae:	47b8      	blx	r7
 80079b0:	3001      	adds	r0, #1
 80079b2:	f43f aefc 	beq.w	80077ae <_printf_float+0xba>
 80079b6:	f109 0901 	add.w	r9, r9, #1
 80079ba:	e7ee      	b.n	800799a <_printf_float+0x2a6>
 80079bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80079be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80079c0:	429a      	cmp	r2, r3
 80079c2:	bfa8      	it	ge
 80079c4:	461a      	movge	r2, r3
 80079c6:	2a00      	cmp	r2, #0
 80079c8:	4691      	mov	r9, r2
 80079ca:	dd07      	ble.n	80079dc <_printf_float+0x2e8>
 80079cc:	4613      	mov	r3, r2
 80079ce:	4631      	mov	r1, r6
 80079d0:	4642      	mov	r2, r8
 80079d2:	4628      	mov	r0, r5
 80079d4:	47b8      	blx	r7
 80079d6:	3001      	adds	r0, #1
 80079d8:	f43f aee9 	beq.w	80077ae <_printf_float+0xba>
 80079dc:	f104 031a 	add.w	r3, r4, #26
 80079e0:	f04f 0b00 	mov.w	fp, #0
 80079e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80079e8:	9306      	str	r3, [sp, #24]
 80079ea:	e015      	b.n	8007a18 <_printf_float+0x324>
 80079ec:	7fefffff 	.word	0x7fefffff
 80079f0:	0800c138 	.word	0x0800c138
 80079f4:	0800c134 	.word	0x0800c134
 80079f8:	0800c140 	.word	0x0800c140
 80079fc:	0800c13c 	.word	0x0800c13c
 8007a00:	0800c144 	.word	0x0800c144
 8007a04:	2301      	movs	r3, #1
 8007a06:	9a06      	ldr	r2, [sp, #24]
 8007a08:	4631      	mov	r1, r6
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	47b8      	blx	r7
 8007a0e:	3001      	adds	r0, #1
 8007a10:	f43f aecd 	beq.w	80077ae <_printf_float+0xba>
 8007a14:	f10b 0b01 	add.w	fp, fp, #1
 8007a18:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007a1c:	ebaa 0309 	sub.w	r3, sl, r9
 8007a20:	455b      	cmp	r3, fp
 8007a22:	dcef      	bgt.n	8007a04 <_printf_float+0x310>
 8007a24:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a28:	429a      	cmp	r2, r3
 8007a2a:	44d0      	add	r8, sl
 8007a2c:	db15      	blt.n	8007a5a <_printf_float+0x366>
 8007a2e:	6823      	ldr	r3, [r4, #0]
 8007a30:	07da      	lsls	r2, r3, #31
 8007a32:	d412      	bmi.n	8007a5a <_printf_float+0x366>
 8007a34:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a36:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007a38:	eba3 020a 	sub.w	r2, r3, sl
 8007a3c:	eba3 0a01 	sub.w	sl, r3, r1
 8007a40:	4592      	cmp	sl, r2
 8007a42:	bfa8      	it	ge
 8007a44:	4692      	movge	sl, r2
 8007a46:	f1ba 0f00 	cmp.w	sl, #0
 8007a4a:	dc0e      	bgt.n	8007a6a <_printf_float+0x376>
 8007a4c:	f04f 0800 	mov.w	r8, #0
 8007a50:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a54:	f104 091a 	add.w	r9, r4, #26
 8007a58:	e019      	b.n	8007a8e <_printf_float+0x39a>
 8007a5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a5e:	4631      	mov	r1, r6
 8007a60:	4628      	mov	r0, r5
 8007a62:	47b8      	blx	r7
 8007a64:	3001      	adds	r0, #1
 8007a66:	d1e5      	bne.n	8007a34 <_printf_float+0x340>
 8007a68:	e6a1      	b.n	80077ae <_printf_float+0xba>
 8007a6a:	4653      	mov	r3, sl
 8007a6c:	4642      	mov	r2, r8
 8007a6e:	4631      	mov	r1, r6
 8007a70:	4628      	mov	r0, r5
 8007a72:	47b8      	blx	r7
 8007a74:	3001      	adds	r0, #1
 8007a76:	d1e9      	bne.n	8007a4c <_printf_float+0x358>
 8007a78:	e699      	b.n	80077ae <_printf_float+0xba>
 8007a7a:	2301      	movs	r3, #1
 8007a7c:	464a      	mov	r2, r9
 8007a7e:	4631      	mov	r1, r6
 8007a80:	4628      	mov	r0, r5
 8007a82:	47b8      	blx	r7
 8007a84:	3001      	adds	r0, #1
 8007a86:	f43f ae92 	beq.w	80077ae <_printf_float+0xba>
 8007a8a:	f108 0801 	add.w	r8, r8, #1
 8007a8e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007a92:	1a9b      	subs	r3, r3, r2
 8007a94:	eba3 030a 	sub.w	r3, r3, sl
 8007a98:	4543      	cmp	r3, r8
 8007a9a:	dcee      	bgt.n	8007a7a <_printf_float+0x386>
 8007a9c:	e74a      	b.n	8007934 <_printf_float+0x240>
 8007a9e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007aa0:	2a01      	cmp	r2, #1
 8007aa2:	dc01      	bgt.n	8007aa8 <_printf_float+0x3b4>
 8007aa4:	07db      	lsls	r3, r3, #31
 8007aa6:	d53a      	bpl.n	8007b1e <_printf_float+0x42a>
 8007aa8:	2301      	movs	r3, #1
 8007aaa:	4642      	mov	r2, r8
 8007aac:	4631      	mov	r1, r6
 8007aae:	4628      	mov	r0, r5
 8007ab0:	47b8      	blx	r7
 8007ab2:	3001      	adds	r0, #1
 8007ab4:	f43f ae7b 	beq.w	80077ae <_printf_float+0xba>
 8007ab8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007abc:	4631      	mov	r1, r6
 8007abe:	4628      	mov	r0, r5
 8007ac0:	47b8      	blx	r7
 8007ac2:	3001      	adds	r0, #1
 8007ac4:	f108 0801 	add.w	r8, r8, #1
 8007ac8:	f43f ae71 	beq.w	80077ae <_printf_float+0xba>
 8007acc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ace:	2200      	movs	r2, #0
 8007ad0:	f103 3aff 	add.w	sl, r3, #4294967295
 8007ad4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ad8:	2300      	movs	r3, #0
 8007ada:	f7f9 f805 	bl	8000ae8 <__aeabi_dcmpeq>
 8007ade:	b9c8      	cbnz	r0, 8007b14 <_printf_float+0x420>
 8007ae0:	4653      	mov	r3, sl
 8007ae2:	4642      	mov	r2, r8
 8007ae4:	4631      	mov	r1, r6
 8007ae6:	4628      	mov	r0, r5
 8007ae8:	47b8      	blx	r7
 8007aea:	3001      	adds	r0, #1
 8007aec:	d10e      	bne.n	8007b0c <_printf_float+0x418>
 8007aee:	e65e      	b.n	80077ae <_printf_float+0xba>
 8007af0:	2301      	movs	r3, #1
 8007af2:	4652      	mov	r2, sl
 8007af4:	4631      	mov	r1, r6
 8007af6:	4628      	mov	r0, r5
 8007af8:	47b8      	blx	r7
 8007afa:	3001      	adds	r0, #1
 8007afc:	f43f ae57 	beq.w	80077ae <_printf_float+0xba>
 8007b00:	f108 0801 	add.w	r8, r8, #1
 8007b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b06:	3b01      	subs	r3, #1
 8007b08:	4543      	cmp	r3, r8
 8007b0a:	dcf1      	bgt.n	8007af0 <_printf_float+0x3fc>
 8007b0c:	464b      	mov	r3, r9
 8007b0e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007b12:	e6de      	b.n	80078d2 <_printf_float+0x1de>
 8007b14:	f04f 0800 	mov.w	r8, #0
 8007b18:	f104 0a1a 	add.w	sl, r4, #26
 8007b1c:	e7f2      	b.n	8007b04 <_printf_float+0x410>
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e7df      	b.n	8007ae2 <_printf_float+0x3ee>
 8007b22:	2301      	movs	r3, #1
 8007b24:	464a      	mov	r2, r9
 8007b26:	4631      	mov	r1, r6
 8007b28:	4628      	mov	r0, r5
 8007b2a:	47b8      	blx	r7
 8007b2c:	3001      	adds	r0, #1
 8007b2e:	f43f ae3e 	beq.w	80077ae <_printf_float+0xba>
 8007b32:	f108 0801 	add.w	r8, r8, #1
 8007b36:	68e3      	ldr	r3, [r4, #12]
 8007b38:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8007b3a:	1a9b      	subs	r3, r3, r2
 8007b3c:	4543      	cmp	r3, r8
 8007b3e:	dcf0      	bgt.n	8007b22 <_printf_float+0x42e>
 8007b40:	e6fc      	b.n	800793c <_printf_float+0x248>
 8007b42:	f04f 0800 	mov.w	r8, #0
 8007b46:	f104 0919 	add.w	r9, r4, #25
 8007b4a:	e7f4      	b.n	8007b36 <_printf_float+0x442>
 8007b4c:	2900      	cmp	r1, #0
 8007b4e:	f43f ae8b 	beq.w	8007868 <_printf_float+0x174>
 8007b52:	2300      	movs	r3, #0
 8007b54:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8007b58:	ab09      	add	r3, sp, #36	; 0x24
 8007b5a:	9300      	str	r3, [sp, #0]
 8007b5c:	ec49 8b10 	vmov	d0, r8, r9
 8007b60:	6022      	str	r2, [r4, #0]
 8007b62:	f8cd a004 	str.w	sl, [sp, #4]
 8007b66:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8007b6a:	4628      	mov	r0, r5
 8007b6c:	f7ff fd2e 	bl	80075cc <__cvt>
 8007b70:	4680      	mov	r8, r0
 8007b72:	e648      	b.n	8007806 <_printf_float+0x112>

08007b74 <_printf_common>:
 8007b74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b78:	4691      	mov	r9, r2
 8007b7a:	461f      	mov	r7, r3
 8007b7c:	688a      	ldr	r2, [r1, #8]
 8007b7e:	690b      	ldr	r3, [r1, #16]
 8007b80:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007b84:	4293      	cmp	r3, r2
 8007b86:	bfb8      	it	lt
 8007b88:	4613      	movlt	r3, r2
 8007b8a:	f8c9 3000 	str.w	r3, [r9]
 8007b8e:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007b92:	4606      	mov	r6, r0
 8007b94:	460c      	mov	r4, r1
 8007b96:	b112      	cbz	r2, 8007b9e <_printf_common+0x2a>
 8007b98:	3301      	adds	r3, #1
 8007b9a:	f8c9 3000 	str.w	r3, [r9]
 8007b9e:	6823      	ldr	r3, [r4, #0]
 8007ba0:	0699      	lsls	r1, r3, #26
 8007ba2:	bf42      	ittt	mi
 8007ba4:	f8d9 3000 	ldrmi.w	r3, [r9]
 8007ba8:	3302      	addmi	r3, #2
 8007baa:	f8c9 3000 	strmi.w	r3, [r9]
 8007bae:	6825      	ldr	r5, [r4, #0]
 8007bb0:	f015 0506 	ands.w	r5, r5, #6
 8007bb4:	d107      	bne.n	8007bc6 <_printf_common+0x52>
 8007bb6:	f104 0a19 	add.w	sl, r4, #25
 8007bba:	68e3      	ldr	r3, [r4, #12]
 8007bbc:	f8d9 2000 	ldr.w	r2, [r9]
 8007bc0:	1a9b      	subs	r3, r3, r2
 8007bc2:	42ab      	cmp	r3, r5
 8007bc4:	dc28      	bgt.n	8007c18 <_printf_common+0xa4>
 8007bc6:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8007bca:	6822      	ldr	r2, [r4, #0]
 8007bcc:	3300      	adds	r3, #0
 8007bce:	bf18      	it	ne
 8007bd0:	2301      	movne	r3, #1
 8007bd2:	0692      	lsls	r2, r2, #26
 8007bd4:	d42d      	bmi.n	8007c32 <_printf_common+0xbe>
 8007bd6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007bda:	4639      	mov	r1, r7
 8007bdc:	4630      	mov	r0, r6
 8007bde:	47c0      	blx	r8
 8007be0:	3001      	adds	r0, #1
 8007be2:	d020      	beq.n	8007c26 <_printf_common+0xb2>
 8007be4:	6823      	ldr	r3, [r4, #0]
 8007be6:	68e5      	ldr	r5, [r4, #12]
 8007be8:	f8d9 2000 	ldr.w	r2, [r9]
 8007bec:	f003 0306 	and.w	r3, r3, #6
 8007bf0:	2b04      	cmp	r3, #4
 8007bf2:	bf08      	it	eq
 8007bf4:	1aad      	subeq	r5, r5, r2
 8007bf6:	68a3      	ldr	r3, [r4, #8]
 8007bf8:	6922      	ldr	r2, [r4, #16]
 8007bfa:	bf0c      	ite	eq
 8007bfc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007c00:	2500      	movne	r5, #0
 8007c02:	4293      	cmp	r3, r2
 8007c04:	bfc4      	itt	gt
 8007c06:	1a9b      	subgt	r3, r3, r2
 8007c08:	18ed      	addgt	r5, r5, r3
 8007c0a:	f04f 0900 	mov.w	r9, #0
 8007c0e:	341a      	adds	r4, #26
 8007c10:	454d      	cmp	r5, r9
 8007c12:	d11a      	bne.n	8007c4a <_printf_common+0xd6>
 8007c14:	2000      	movs	r0, #0
 8007c16:	e008      	b.n	8007c2a <_printf_common+0xb6>
 8007c18:	2301      	movs	r3, #1
 8007c1a:	4652      	mov	r2, sl
 8007c1c:	4639      	mov	r1, r7
 8007c1e:	4630      	mov	r0, r6
 8007c20:	47c0      	blx	r8
 8007c22:	3001      	adds	r0, #1
 8007c24:	d103      	bne.n	8007c2e <_printf_common+0xba>
 8007c26:	f04f 30ff 	mov.w	r0, #4294967295
 8007c2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007c2e:	3501      	adds	r5, #1
 8007c30:	e7c3      	b.n	8007bba <_printf_common+0x46>
 8007c32:	18e1      	adds	r1, r4, r3
 8007c34:	1c5a      	adds	r2, r3, #1
 8007c36:	2030      	movs	r0, #48	; 0x30
 8007c38:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007c3c:	4422      	add	r2, r4
 8007c3e:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007c42:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007c46:	3302      	adds	r3, #2
 8007c48:	e7c5      	b.n	8007bd6 <_printf_common+0x62>
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	4622      	mov	r2, r4
 8007c4e:	4639      	mov	r1, r7
 8007c50:	4630      	mov	r0, r6
 8007c52:	47c0      	blx	r8
 8007c54:	3001      	adds	r0, #1
 8007c56:	d0e6      	beq.n	8007c26 <_printf_common+0xb2>
 8007c58:	f109 0901 	add.w	r9, r9, #1
 8007c5c:	e7d8      	b.n	8007c10 <_printf_common+0x9c>
	...

08007c60 <_printf_i>:
 8007c60:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007c64:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8007c68:	460c      	mov	r4, r1
 8007c6a:	7e09      	ldrb	r1, [r1, #24]
 8007c6c:	b085      	sub	sp, #20
 8007c6e:	296e      	cmp	r1, #110	; 0x6e
 8007c70:	4617      	mov	r7, r2
 8007c72:	4606      	mov	r6, r0
 8007c74:	4698      	mov	r8, r3
 8007c76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007c78:	f000 80b3 	beq.w	8007de2 <_printf_i+0x182>
 8007c7c:	d822      	bhi.n	8007cc4 <_printf_i+0x64>
 8007c7e:	2963      	cmp	r1, #99	; 0x63
 8007c80:	d036      	beq.n	8007cf0 <_printf_i+0x90>
 8007c82:	d80a      	bhi.n	8007c9a <_printf_i+0x3a>
 8007c84:	2900      	cmp	r1, #0
 8007c86:	f000 80b9 	beq.w	8007dfc <_printf_i+0x19c>
 8007c8a:	2958      	cmp	r1, #88	; 0x58
 8007c8c:	f000 8083 	beq.w	8007d96 <_printf_i+0x136>
 8007c90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007c94:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8007c98:	e032      	b.n	8007d00 <_printf_i+0xa0>
 8007c9a:	2964      	cmp	r1, #100	; 0x64
 8007c9c:	d001      	beq.n	8007ca2 <_printf_i+0x42>
 8007c9e:	2969      	cmp	r1, #105	; 0x69
 8007ca0:	d1f6      	bne.n	8007c90 <_printf_i+0x30>
 8007ca2:	6820      	ldr	r0, [r4, #0]
 8007ca4:	6813      	ldr	r3, [r2, #0]
 8007ca6:	0605      	lsls	r5, r0, #24
 8007ca8:	f103 0104 	add.w	r1, r3, #4
 8007cac:	d52a      	bpl.n	8007d04 <_printf_i+0xa4>
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	6011      	str	r1, [r2, #0]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	da03      	bge.n	8007cbe <_printf_i+0x5e>
 8007cb6:	222d      	movs	r2, #45	; 0x2d
 8007cb8:	425b      	negs	r3, r3
 8007cba:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8007cbe:	486f      	ldr	r0, [pc, #444]	; (8007e7c <_printf_i+0x21c>)
 8007cc0:	220a      	movs	r2, #10
 8007cc2:	e039      	b.n	8007d38 <_printf_i+0xd8>
 8007cc4:	2973      	cmp	r1, #115	; 0x73
 8007cc6:	f000 809d 	beq.w	8007e04 <_printf_i+0x1a4>
 8007cca:	d808      	bhi.n	8007cde <_printf_i+0x7e>
 8007ccc:	296f      	cmp	r1, #111	; 0x6f
 8007cce:	d020      	beq.n	8007d12 <_printf_i+0xb2>
 8007cd0:	2970      	cmp	r1, #112	; 0x70
 8007cd2:	d1dd      	bne.n	8007c90 <_printf_i+0x30>
 8007cd4:	6823      	ldr	r3, [r4, #0]
 8007cd6:	f043 0320 	orr.w	r3, r3, #32
 8007cda:	6023      	str	r3, [r4, #0]
 8007cdc:	e003      	b.n	8007ce6 <_printf_i+0x86>
 8007cde:	2975      	cmp	r1, #117	; 0x75
 8007ce0:	d017      	beq.n	8007d12 <_printf_i+0xb2>
 8007ce2:	2978      	cmp	r1, #120	; 0x78
 8007ce4:	d1d4      	bne.n	8007c90 <_printf_i+0x30>
 8007ce6:	2378      	movs	r3, #120	; 0x78
 8007ce8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007cec:	4864      	ldr	r0, [pc, #400]	; (8007e80 <_printf_i+0x220>)
 8007cee:	e055      	b.n	8007d9c <_printf_i+0x13c>
 8007cf0:	6813      	ldr	r3, [r2, #0]
 8007cf2:	1d19      	adds	r1, r3, #4
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	6011      	str	r1, [r2, #0]
 8007cf8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007cfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007d00:	2301      	movs	r3, #1
 8007d02:	e08c      	b.n	8007e1e <_printf_i+0x1be>
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	6011      	str	r1, [r2, #0]
 8007d08:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007d0c:	bf18      	it	ne
 8007d0e:	b21b      	sxthne	r3, r3
 8007d10:	e7cf      	b.n	8007cb2 <_printf_i+0x52>
 8007d12:	6813      	ldr	r3, [r2, #0]
 8007d14:	6825      	ldr	r5, [r4, #0]
 8007d16:	1d18      	adds	r0, r3, #4
 8007d18:	6010      	str	r0, [r2, #0]
 8007d1a:	0628      	lsls	r0, r5, #24
 8007d1c:	d501      	bpl.n	8007d22 <_printf_i+0xc2>
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	e002      	b.n	8007d28 <_printf_i+0xc8>
 8007d22:	0668      	lsls	r0, r5, #25
 8007d24:	d5fb      	bpl.n	8007d1e <_printf_i+0xbe>
 8007d26:	881b      	ldrh	r3, [r3, #0]
 8007d28:	4854      	ldr	r0, [pc, #336]	; (8007e7c <_printf_i+0x21c>)
 8007d2a:	296f      	cmp	r1, #111	; 0x6f
 8007d2c:	bf14      	ite	ne
 8007d2e:	220a      	movne	r2, #10
 8007d30:	2208      	moveq	r2, #8
 8007d32:	2100      	movs	r1, #0
 8007d34:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007d38:	6865      	ldr	r5, [r4, #4]
 8007d3a:	60a5      	str	r5, [r4, #8]
 8007d3c:	2d00      	cmp	r5, #0
 8007d3e:	f2c0 8095 	blt.w	8007e6c <_printf_i+0x20c>
 8007d42:	6821      	ldr	r1, [r4, #0]
 8007d44:	f021 0104 	bic.w	r1, r1, #4
 8007d48:	6021      	str	r1, [r4, #0]
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d13d      	bne.n	8007dca <_printf_i+0x16a>
 8007d4e:	2d00      	cmp	r5, #0
 8007d50:	f040 808e 	bne.w	8007e70 <_printf_i+0x210>
 8007d54:	4665      	mov	r5, ip
 8007d56:	2a08      	cmp	r2, #8
 8007d58:	d10b      	bne.n	8007d72 <_printf_i+0x112>
 8007d5a:	6823      	ldr	r3, [r4, #0]
 8007d5c:	07db      	lsls	r3, r3, #31
 8007d5e:	d508      	bpl.n	8007d72 <_printf_i+0x112>
 8007d60:	6923      	ldr	r3, [r4, #16]
 8007d62:	6862      	ldr	r2, [r4, #4]
 8007d64:	429a      	cmp	r2, r3
 8007d66:	bfde      	ittt	le
 8007d68:	2330      	movle	r3, #48	; 0x30
 8007d6a:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007d6e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007d72:	ebac 0305 	sub.w	r3, ip, r5
 8007d76:	6123      	str	r3, [r4, #16]
 8007d78:	f8cd 8000 	str.w	r8, [sp]
 8007d7c:	463b      	mov	r3, r7
 8007d7e:	aa03      	add	r2, sp, #12
 8007d80:	4621      	mov	r1, r4
 8007d82:	4630      	mov	r0, r6
 8007d84:	f7ff fef6 	bl	8007b74 <_printf_common>
 8007d88:	3001      	adds	r0, #1
 8007d8a:	d14d      	bne.n	8007e28 <_printf_i+0x1c8>
 8007d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d90:	b005      	add	sp, #20
 8007d92:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007d96:	4839      	ldr	r0, [pc, #228]	; (8007e7c <_printf_i+0x21c>)
 8007d98:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8007d9c:	6813      	ldr	r3, [r2, #0]
 8007d9e:	6821      	ldr	r1, [r4, #0]
 8007da0:	1d1d      	adds	r5, r3, #4
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	6015      	str	r5, [r2, #0]
 8007da6:	060a      	lsls	r2, r1, #24
 8007da8:	d50b      	bpl.n	8007dc2 <_printf_i+0x162>
 8007daa:	07ca      	lsls	r2, r1, #31
 8007dac:	bf44      	itt	mi
 8007dae:	f041 0120 	orrmi.w	r1, r1, #32
 8007db2:	6021      	strmi	r1, [r4, #0]
 8007db4:	b91b      	cbnz	r3, 8007dbe <_printf_i+0x15e>
 8007db6:	6822      	ldr	r2, [r4, #0]
 8007db8:	f022 0220 	bic.w	r2, r2, #32
 8007dbc:	6022      	str	r2, [r4, #0]
 8007dbe:	2210      	movs	r2, #16
 8007dc0:	e7b7      	b.n	8007d32 <_printf_i+0xd2>
 8007dc2:	064d      	lsls	r5, r1, #25
 8007dc4:	bf48      	it	mi
 8007dc6:	b29b      	uxthmi	r3, r3
 8007dc8:	e7ef      	b.n	8007daa <_printf_i+0x14a>
 8007dca:	4665      	mov	r5, ip
 8007dcc:	fbb3 f1f2 	udiv	r1, r3, r2
 8007dd0:	fb02 3311 	mls	r3, r2, r1, r3
 8007dd4:	5cc3      	ldrb	r3, [r0, r3]
 8007dd6:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8007dda:	460b      	mov	r3, r1
 8007ddc:	2900      	cmp	r1, #0
 8007dde:	d1f5      	bne.n	8007dcc <_printf_i+0x16c>
 8007de0:	e7b9      	b.n	8007d56 <_printf_i+0xf6>
 8007de2:	6813      	ldr	r3, [r2, #0]
 8007de4:	6825      	ldr	r5, [r4, #0]
 8007de6:	6961      	ldr	r1, [r4, #20]
 8007de8:	1d18      	adds	r0, r3, #4
 8007dea:	6010      	str	r0, [r2, #0]
 8007dec:	0628      	lsls	r0, r5, #24
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	d501      	bpl.n	8007df6 <_printf_i+0x196>
 8007df2:	6019      	str	r1, [r3, #0]
 8007df4:	e002      	b.n	8007dfc <_printf_i+0x19c>
 8007df6:	066a      	lsls	r2, r5, #25
 8007df8:	d5fb      	bpl.n	8007df2 <_printf_i+0x192>
 8007dfa:	8019      	strh	r1, [r3, #0]
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	6123      	str	r3, [r4, #16]
 8007e00:	4665      	mov	r5, ip
 8007e02:	e7b9      	b.n	8007d78 <_printf_i+0x118>
 8007e04:	6813      	ldr	r3, [r2, #0]
 8007e06:	1d19      	adds	r1, r3, #4
 8007e08:	6011      	str	r1, [r2, #0]
 8007e0a:	681d      	ldr	r5, [r3, #0]
 8007e0c:	6862      	ldr	r2, [r4, #4]
 8007e0e:	2100      	movs	r1, #0
 8007e10:	4628      	mov	r0, r5
 8007e12:	f7f8 f9f5 	bl	8000200 <memchr>
 8007e16:	b108      	cbz	r0, 8007e1c <_printf_i+0x1bc>
 8007e18:	1b40      	subs	r0, r0, r5
 8007e1a:	6060      	str	r0, [r4, #4]
 8007e1c:	6863      	ldr	r3, [r4, #4]
 8007e1e:	6123      	str	r3, [r4, #16]
 8007e20:	2300      	movs	r3, #0
 8007e22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007e26:	e7a7      	b.n	8007d78 <_printf_i+0x118>
 8007e28:	6923      	ldr	r3, [r4, #16]
 8007e2a:	462a      	mov	r2, r5
 8007e2c:	4639      	mov	r1, r7
 8007e2e:	4630      	mov	r0, r6
 8007e30:	47c0      	blx	r8
 8007e32:	3001      	adds	r0, #1
 8007e34:	d0aa      	beq.n	8007d8c <_printf_i+0x12c>
 8007e36:	6823      	ldr	r3, [r4, #0]
 8007e38:	079b      	lsls	r3, r3, #30
 8007e3a:	d413      	bmi.n	8007e64 <_printf_i+0x204>
 8007e3c:	68e0      	ldr	r0, [r4, #12]
 8007e3e:	9b03      	ldr	r3, [sp, #12]
 8007e40:	4298      	cmp	r0, r3
 8007e42:	bfb8      	it	lt
 8007e44:	4618      	movlt	r0, r3
 8007e46:	e7a3      	b.n	8007d90 <_printf_i+0x130>
 8007e48:	2301      	movs	r3, #1
 8007e4a:	464a      	mov	r2, r9
 8007e4c:	4639      	mov	r1, r7
 8007e4e:	4630      	mov	r0, r6
 8007e50:	47c0      	blx	r8
 8007e52:	3001      	adds	r0, #1
 8007e54:	d09a      	beq.n	8007d8c <_printf_i+0x12c>
 8007e56:	3501      	adds	r5, #1
 8007e58:	68e3      	ldr	r3, [r4, #12]
 8007e5a:	9a03      	ldr	r2, [sp, #12]
 8007e5c:	1a9b      	subs	r3, r3, r2
 8007e5e:	42ab      	cmp	r3, r5
 8007e60:	dcf2      	bgt.n	8007e48 <_printf_i+0x1e8>
 8007e62:	e7eb      	b.n	8007e3c <_printf_i+0x1dc>
 8007e64:	2500      	movs	r5, #0
 8007e66:	f104 0919 	add.w	r9, r4, #25
 8007e6a:	e7f5      	b.n	8007e58 <_printf_i+0x1f8>
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d1ac      	bne.n	8007dca <_printf_i+0x16a>
 8007e70:	7803      	ldrb	r3, [r0, #0]
 8007e72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e76:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e7a:	e76c      	b.n	8007d56 <_printf_i+0xf6>
 8007e7c:	0800c146 	.word	0x0800c146
 8007e80:	0800c157 	.word	0x0800c157

08007e84 <iprintf>:
 8007e84:	b40f      	push	{r0, r1, r2, r3}
 8007e86:	4b0a      	ldr	r3, [pc, #40]	; (8007eb0 <iprintf+0x2c>)
 8007e88:	b513      	push	{r0, r1, r4, lr}
 8007e8a:	681c      	ldr	r4, [r3, #0]
 8007e8c:	b124      	cbz	r4, 8007e98 <iprintf+0x14>
 8007e8e:	69a3      	ldr	r3, [r4, #24]
 8007e90:	b913      	cbnz	r3, 8007e98 <iprintf+0x14>
 8007e92:	4620      	mov	r0, r4
 8007e94:	f001 f91c 	bl	80090d0 <__sinit>
 8007e98:	ab05      	add	r3, sp, #20
 8007e9a:	9a04      	ldr	r2, [sp, #16]
 8007e9c:	68a1      	ldr	r1, [r4, #8]
 8007e9e:	9301      	str	r3, [sp, #4]
 8007ea0:	4620      	mov	r0, r4
 8007ea2:	f001 fddf 	bl	8009a64 <_vfiprintf_r>
 8007ea6:	b002      	add	sp, #8
 8007ea8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007eac:	b004      	add	sp, #16
 8007eae:	4770      	bx	lr
 8007eb0:	20000028 	.word	0x20000028

08007eb4 <_puts_r>:
 8007eb4:	b570      	push	{r4, r5, r6, lr}
 8007eb6:	460e      	mov	r6, r1
 8007eb8:	4605      	mov	r5, r0
 8007eba:	b118      	cbz	r0, 8007ec4 <_puts_r+0x10>
 8007ebc:	6983      	ldr	r3, [r0, #24]
 8007ebe:	b90b      	cbnz	r3, 8007ec4 <_puts_r+0x10>
 8007ec0:	f001 f906 	bl	80090d0 <__sinit>
 8007ec4:	69ab      	ldr	r3, [r5, #24]
 8007ec6:	68ac      	ldr	r4, [r5, #8]
 8007ec8:	b913      	cbnz	r3, 8007ed0 <_puts_r+0x1c>
 8007eca:	4628      	mov	r0, r5
 8007ecc:	f001 f900 	bl	80090d0 <__sinit>
 8007ed0:	4b23      	ldr	r3, [pc, #140]	; (8007f60 <_puts_r+0xac>)
 8007ed2:	429c      	cmp	r4, r3
 8007ed4:	d117      	bne.n	8007f06 <_puts_r+0x52>
 8007ed6:	686c      	ldr	r4, [r5, #4]
 8007ed8:	89a3      	ldrh	r3, [r4, #12]
 8007eda:	071b      	lsls	r3, r3, #28
 8007edc:	d51d      	bpl.n	8007f1a <_puts_r+0x66>
 8007ede:	6923      	ldr	r3, [r4, #16]
 8007ee0:	b1db      	cbz	r3, 8007f1a <_puts_r+0x66>
 8007ee2:	3e01      	subs	r6, #1
 8007ee4:	68a3      	ldr	r3, [r4, #8]
 8007ee6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007eea:	3b01      	subs	r3, #1
 8007eec:	60a3      	str	r3, [r4, #8]
 8007eee:	b9e9      	cbnz	r1, 8007f2c <_puts_r+0x78>
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	da2e      	bge.n	8007f52 <_puts_r+0x9e>
 8007ef4:	4622      	mov	r2, r4
 8007ef6:	210a      	movs	r1, #10
 8007ef8:	4628      	mov	r0, r5
 8007efa:	f000 f8f5 	bl	80080e8 <__swbuf_r>
 8007efe:	3001      	adds	r0, #1
 8007f00:	d011      	beq.n	8007f26 <_puts_r+0x72>
 8007f02:	200a      	movs	r0, #10
 8007f04:	e011      	b.n	8007f2a <_puts_r+0x76>
 8007f06:	4b17      	ldr	r3, [pc, #92]	; (8007f64 <_puts_r+0xb0>)
 8007f08:	429c      	cmp	r4, r3
 8007f0a:	d101      	bne.n	8007f10 <_puts_r+0x5c>
 8007f0c:	68ac      	ldr	r4, [r5, #8]
 8007f0e:	e7e3      	b.n	8007ed8 <_puts_r+0x24>
 8007f10:	4b15      	ldr	r3, [pc, #84]	; (8007f68 <_puts_r+0xb4>)
 8007f12:	429c      	cmp	r4, r3
 8007f14:	bf08      	it	eq
 8007f16:	68ec      	ldreq	r4, [r5, #12]
 8007f18:	e7de      	b.n	8007ed8 <_puts_r+0x24>
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	f000 f935 	bl	800818c <__swsetup_r>
 8007f22:	2800      	cmp	r0, #0
 8007f24:	d0dd      	beq.n	8007ee2 <_puts_r+0x2e>
 8007f26:	f04f 30ff 	mov.w	r0, #4294967295
 8007f2a:	bd70      	pop	{r4, r5, r6, pc}
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	da04      	bge.n	8007f3a <_puts_r+0x86>
 8007f30:	69a2      	ldr	r2, [r4, #24]
 8007f32:	429a      	cmp	r2, r3
 8007f34:	dc06      	bgt.n	8007f44 <_puts_r+0x90>
 8007f36:	290a      	cmp	r1, #10
 8007f38:	d004      	beq.n	8007f44 <_puts_r+0x90>
 8007f3a:	6823      	ldr	r3, [r4, #0]
 8007f3c:	1c5a      	adds	r2, r3, #1
 8007f3e:	6022      	str	r2, [r4, #0]
 8007f40:	7019      	strb	r1, [r3, #0]
 8007f42:	e7cf      	b.n	8007ee4 <_puts_r+0x30>
 8007f44:	4622      	mov	r2, r4
 8007f46:	4628      	mov	r0, r5
 8007f48:	f000 f8ce 	bl	80080e8 <__swbuf_r>
 8007f4c:	3001      	adds	r0, #1
 8007f4e:	d1c9      	bne.n	8007ee4 <_puts_r+0x30>
 8007f50:	e7e9      	b.n	8007f26 <_puts_r+0x72>
 8007f52:	6823      	ldr	r3, [r4, #0]
 8007f54:	200a      	movs	r0, #10
 8007f56:	1c5a      	adds	r2, r3, #1
 8007f58:	6022      	str	r2, [r4, #0]
 8007f5a:	7018      	strb	r0, [r3, #0]
 8007f5c:	e7e5      	b.n	8007f2a <_puts_r+0x76>
 8007f5e:	bf00      	nop
 8007f60:	0800c198 	.word	0x0800c198
 8007f64:	0800c1b8 	.word	0x0800c1b8
 8007f68:	0800c178 	.word	0x0800c178

08007f6c <puts>:
 8007f6c:	4b02      	ldr	r3, [pc, #8]	; (8007f78 <puts+0xc>)
 8007f6e:	4601      	mov	r1, r0
 8007f70:	6818      	ldr	r0, [r3, #0]
 8007f72:	f7ff bf9f 	b.w	8007eb4 <_puts_r>
 8007f76:	bf00      	nop
 8007f78:	20000028 	.word	0x20000028

08007f7c <setbuf>:
 8007f7c:	2900      	cmp	r1, #0
 8007f7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f82:	bf0c      	ite	eq
 8007f84:	2202      	moveq	r2, #2
 8007f86:	2200      	movne	r2, #0
 8007f88:	f000 b800 	b.w	8007f8c <setvbuf>

08007f8c <setvbuf>:
 8007f8c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007f90:	461d      	mov	r5, r3
 8007f92:	4b51      	ldr	r3, [pc, #324]	; (80080d8 <setvbuf+0x14c>)
 8007f94:	681e      	ldr	r6, [r3, #0]
 8007f96:	4604      	mov	r4, r0
 8007f98:	460f      	mov	r7, r1
 8007f9a:	4690      	mov	r8, r2
 8007f9c:	b126      	cbz	r6, 8007fa8 <setvbuf+0x1c>
 8007f9e:	69b3      	ldr	r3, [r6, #24]
 8007fa0:	b913      	cbnz	r3, 8007fa8 <setvbuf+0x1c>
 8007fa2:	4630      	mov	r0, r6
 8007fa4:	f001 f894 	bl	80090d0 <__sinit>
 8007fa8:	4b4c      	ldr	r3, [pc, #304]	; (80080dc <setvbuf+0x150>)
 8007faa:	429c      	cmp	r4, r3
 8007fac:	d152      	bne.n	8008054 <setvbuf+0xc8>
 8007fae:	6874      	ldr	r4, [r6, #4]
 8007fb0:	f1b8 0f02 	cmp.w	r8, #2
 8007fb4:	d006      	beq.n	8007fc4 <setvbuf+0x38>
 8007fb6:	f1b8 0f01 	cmp.w	r8, #1
 8007fba:	f200 8089 	bhi.w	80080d0 <setvbuf+0x144>
 8007fbe:	2d00      	cmp	r5, #0
 8007fc0:	f2c0 8086 	blt.w	80080d0 <setvbuf+0x144>
 8007fc4:	4621      	mov	r1, r4
 8007fc6:	4630      	mov	r0, r6
 8007fc8:	f001 f818 	bl	8008ffc <_fflush_r>
 8007fcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007fce:	b141      	cbz	r1, 8007fe2 <setvbuf+0x56>
 8007fd0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007fd4:	4299      	cmp	r1, r3
 8007fd6:	d002      	beq.n	8007fde <setvbuf+0x52>
 8007fd8:	4630      	mov	r0, r6
 8007fda:	f001 fc71 	bl	80098c0 <_free_r>
 8007fde:	2300      	movs	r3, #0
 8007fe0:	6363      	str	r3, [r4, #52]	; 0x34
 8007fe2:	2300      	movs	r3, #0
 8007fe4:	61a3      	str	r3, [r4, #24]
 8007fe6:	6063      	str	r3, [r4, #4]
 8007fe8:	89a3      	ldrh	r3, [r4, #12]
 8007fea:	061b      	lsls	r3, r3, #24
 8007fec:	d503      	bpl.n	8007ff6 <setvbuf+0x6a>
 8007fee:	6921      	ldr	r1, [r4, #16]
 8007ff0:	4630      	mov	r0, r6
 8007ff2:	f001 fc65 	bl	80098c0 <_free_r>
 8007ff6:	89a3      	ldrh	r3, [r4, #12]
 8007ff8:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8007ffc:	f023 0303 	bic.w	r3, r3, #3
 8008000:	f1b8 0f02 	cmp.w	r8, #2
 8008004:	81a3      	strh	r3, [r4, #12]
 8008006:	d05d      	beq.n	80080c4 <setvbuf+0x138>
 8008008:	ab01      	add	r3, sp, #4
 800800a:	466a      	mov	r2, sp
 800800c:	4621      	mov	r1, r4
 800800e:	4630      	mov	r0, r6
 8008010:	f001 f8f6 	bl	8009200 <__swhatbuf_r>
 8008014:	89a3      	ldrh	r3, [r4, #12]
 8008016:	4318      	orrs	r0, r3
 8008018:	81a0      	strh	r0, [r4, #12]
 800801a:	bb2d      	cbnz	r5, 8008068 <setvbuf+0xdc>
 800801c:	9d00      	ldr	r5, [sp, #0]
 800801e:	4628      	mov	r0, r5
 8008020:	f001 f952 	bl	80092c8 <malloc>
 8008024:	4607      	mov	r7, r0
 8008026:	2800      	cmp	r0, #0
 8008028:	d14e      	bne.n	80080c8 <setvbuf+0x13c>
 800802a:	f8dd 9000 	ldr.w	r9, [sp]
 800802e:	45a9      	cmp	r9, r5
 8008030:	d13c      	bne.n	80080ac <setvbuf+0x120>
 8008032:	f04f 30ff 	mov.w	r0, #4294967295
 8008036:	89a3      	ldrh	r3, [r4, #12]
 8008038:	f043 0302 	orr.w	r3, r3, #2
 800803c:	81a3      	strh	r3, [r4, #12]
 800803e:	2300      	movs	r3, #0
 8008040:	60a3      	str	r3, [r4, #8]
 8008042:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008046:	6023      	str	r3, [r4, #0]
 8008048:	6123      	str	r3, [r4, #16]
 800804a:	2301      	movs	r3, #1
 800804c:	6163      	str	r3, [r4, #20]
 800804e:	b003      	add	sp, #12
 8008050:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008054:	4b22      	ldr	r3, [pc, #136]	; (80080e0 <setvbuf+0x154>)
 8008056:	429c      	cmp	r4, r3
 8008058:	d101      	bne.n	800805e <setvbuf+0xd2>
 800805a:	68b4      	ldr	r4, [r6, #8]
 800805c:	e7a8      	b.n	8007fb0 <setvbuf+0x24>
 800805e:	4b21      	ldr	r3, [pc, #132]	; (80080e4 <setvbuf+0x158>)
 8008060:	429c      	cmp	r4, r3
 8008062:	bf08      	it	eq
 8008064:	68f4      	ldreq	r4, [r6, #12]
 8008066:	e7a3      	b.n	8007fb0 <setvbuf+0x24>
 8008068:	2f00      	cmp	r7, #0
 800806a:	d0d8      	beq.n	800801e <setvbuf+0x92>
 800806c:	69b3      	ldr	r3, [r6, #24]
 800806e:	b913      	cbnz	r3, 8008076 <setvbuf+0xea>
 8008070:	4630      	mov	r0, r6
 8008072:	f001 f82d 	bl	80090d0 <__sinit>
 8008076:	f1b8 0f01 	cmp.w	r8, #1
 800807a:	bf08      	it	eq
 800807c:	89a3      	ldrheq	r3, [r4, #12]
 800807e:	6027      	str	r7, [r4, #0]
 8008080:	bf04      	itt	eq
 8008082:	f043 0301 	orreq.w	r3, r3, #1
 8008086:	81a3      	strheq	r3, [r4, #12]
 8008088:	89a3      	ldrh	r3, [r4, #12]
 800808a:	f013 0008 	ands.w	r0, r3, #8
 800808e:	e9c4 7504 	strd	r7, r5, [r4, #16]
 8008092:	d01b      	beq.n	80080cc <setvbuf+0x140>
 8008094:	f013 0001 	ands.w	r0, r3, #1
 8008098:	bf18      	it	ne
 800809a:	426d      	negne	r5, r5
 800809c:	f04f 0300 	mov.w	r3, #0
 80080a0:	bf1d      	ittte	ne
 80080a2:	60a3      	strne	r3, [r4, #8]
 80080a4:	61a5      	strne	r5, [r4, #24]
 80080a6:	4618      	movne	r0, r3
 80080a8:	60a5      	streq	r5, [r4, #8]
 80080aa:	e7d0      	b.n	800804e <setvbuf+0xc2>
 80080ac:	4648      	mov	r0, r9
 80080ae:	f001 f90b 	bl	80092c8 <malloc>
 80080b2:	4607      	mov	r7, r0
 80080b4:	2800      	cmp	r0, #0
 80080b6:	d0bc      	beq.n	8008032 <setvbuf+0xa6>
 80080b8:	89a3      	ldrh	r3, [r4, #12]
 80080ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80080be:	81a3      	strh	r3, [r4, #12]
 80080c0:	464d      	mov	r5, r9
 80080c2:	e7d3      	b.n	800806c <setvbuf+0xe0>
 80080c4:	2000      	movs	r0, #0
 80080c6:	e7b6      	b.n	8008036 <setvbuf+0xaa>
 80080c8:	46a9      	mov	r9, r5
 80080ca:	e7f5      	b.n	80080b8 <setvbuf+0x12c>
 80080cc:	60a0      	str	r0, [r4, #8]
 80080ce:	e7be      	b.n	800804e <setvbuf+0xc2>
 80080d0:	f04f 30ff 	mov.w	r0, #4294967295
 80080d4:	e7bb      	b.n	800804e <setvbuf+0xc2>
 80080d6:	bf00      	nop
 80080d8:	20000028 	.word	0x20000028
 80080dc:	0800c198 	.word	0x0800c198
 80080e0:	0800c1b8 	.word	0x0800c1b8
 80080e4:	0800c178 	.word	0x0800c178

080080e8 <__swbuf_r>:
 80080e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080ea:	460e      	mov	r6, r1
 80080ec:	4614      	mov	r4, r2
 80080ee:	4605      	mov	r5, r0
 80080f0:	b118      	cbz	r0, 80080fa <__swbuf_r+0x12>
 80080f2:	6983      	ldr	r3, [r0, #24]
 80080f4:	b90b      	cbnz	r3, 80080fa <__swbuf_r+0x12>
 80080f6:	f000 ffeb 	bl	80090d0 <__sinit>
 80080fa:	4b21      	ldr	r3, [pc, #132]	; (8008180 <__swbuf_r+0x98>)
 80080fc:	429c      	cmp	r4, r3
 80080fe:	d12a      	bne.n	8008156 <__swbuf_r+0x6e>
 8008100:	686c      	ldr	r4, [r5, #4]
 8008102:	69a3      	ldr	r3, [r4, #24]
 8008104:	60a3      	str	r3, [r4, #8]
 8008106:	89a3      	ldrh	r3, [r4, #12]
 8008108:	071a      	lsls	r2, r3, #28
 800810a:	d52e      	bpl.n	800816a <__swbuf_r+0x82>
 800810c:	6923      	ldr	r3, [r4, #16]
 800810e:	b363      	cbz	r3, 800816a <__swbuf_r+0x82>
 8008110:	6923      	ldr	r3, [r4, #16]
 8008112:	6820      	ldr	r0, [r4, #0]
 8008114:	1ac0      	subs	r0, r0, r3
 8008116:	6963      	ldr	r3, [r4, #20]
 8008118:	b2f6      	uxtb	r6, r6
 800811a:	4283      	cmp	r3, r0
 800811c:	4637      	mov	r7, r6
 800811e:	dc04      	bgt.n	800812a <__swbuf_r+0x42>
 8008120:	4621      	mov	r1, r4
 8008122:	4628      	mov	r0, r5
 8008124:	f000 ff6a 	bl	8008ffc <_fflush_r>
 8008128:	bb28      	cbnz	r0, 8008176 <__swbuf_r+0x8e>
 800812a:	68a3      	ldr	r3, [r4, #8]
 800812c:	3b01      	subs	r3, #1
 800812e:	60a3      	str	r3, [r4, #8]
 8008130:	6823      	ldr	r3, [r4, #0]
 8008132:	1c5a      	adds	r2, r3, #1
 8008134:	6022      	str	r2, [r4, #0]
 8008136:	701e      	strb	r6, [r3, #0]
 8008138:	6963      	ldr	r3, [r4, #20]
 800813a:	3001      	adds	r0, #1
 800813c:	4283      	cmp	r3, r0
 800813e:	d004      	beq.n	800814a <__swbuf_r+0x62>
 8008140:	89a3      	ldrh	r3, [r4, #12]
 8008142:	07db      	lsls	r3, r3, #31
 8008144:	d519      	bpl.n	800817a <__swbuf_r+0x92>
 8008146:	2e0a      	cmp	r6, #10
 8008148:	d117      	bne.n	800817a <__swbuf_r+0x92>
 800814a:	4621      	mov	r1, r4
 800814c:	4628      	mov	r0, r5
 800814e:	f000 ff55 	bl	8008ffc <_fflush_r>
 8008152:	b190      	cbz	r0, 800817a <__swbuf_r+0x92>
 8008154:	e00f      	b.n	8008176 <__swbuf_r+0x8e>
 8008156:	4b0b      	ldr	r3, [pc, #44]	; (8008184 <__swbuf_r+0x9c>)
 8008158:	429c      	cmp	r4, r3
 800815a:	d101      	bne.n	8008160 <__swbuf_r+0x78>
 800815c:	68ac      	ldr	r4, [r5, #8]
 800815e:	e7d0      	b.n	8008102 <__swbuf_r+0x1a>
 8008160:	4b09      	ldr	r3, [pc, #36]	; (8008188 <__swbuf_r+0xa0>)
 8008162:	429c      	cmp	r4, r3
 8008164:	bf08      	it	eq
 8008166:	68ec      	ldreq	r4, [r5, #12]
 8008168:	e7cb      	b.n	8008102 <__swbuf_r+0x1a>
 800816a:	4621      	mov	r1, r4
 800816c:	4628      	mov	r0, r5
 800816e:	f000 f80d 	bl	800818c <__swsetup_r>
 8008172:	2800      	cmp	r0, #0
 8008174:	d0cc      	beq.n	8008110 <__swbuf_r+0x28>
 8008176:	f04f 37ff 	mov.w	r7, #4294967295
 800817a:	4638      	mov	r0, r7
 800817c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800817e:	bf00      	nop
 8008180:	0800c198 	.word	0x0800c198
 8008184:	0800c1b8 	.word	0x0800c1b8
 8008188:	0800c178 	.word	0x0800c178

0800818c <__swsetup_r>:
 800818c:	4b32      	ldr	r3, [pc, #200]	; (8008258 <__swsetup_r+0xcc>)
 800818e:	b570      	push	{r4, r5, r6, lr}
 8008190:	681d      	ldr	r5, [r3, #0]
 8008192:	4606      	mov	r6, r0
 8008194:	460c      	mov	r4, r1
 8008196:	b125      	cbz	r5, 80081a2 <__swsetup_r+0x16>
 8008198:	69ab      	ldr	r3, [r5, #24]
 800819a:	b913      	cbnz	r3, 80081a2 <__swsetup_r+0x16>
 800819c:	4628      	mov	r0, r5
 800819e:	f000 ff97 	bl	80090d0 <__sinit>
 80081a2:	4b2e      	ldr	r3, [pc, #184]	; (800825c <__swsetup_r+0xd0>)
 80081a4:	429c      	cmp	r4, r3
 80081a6:	d10f      	bne.n	80081c8 <__swsetup_r+0x3c>
 80081a8:	686c      	ldr	r4, [r5, #4]
 80081aa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081ae:	b29a      	uxth	r2, r3
 80081b0:	0715      	lsls	r5, r2, #28
 80081b2:	d42c      	bmi.n	800820e <__swsetup_r+0x82>
 80081b4:	06d0      	lsls	r0, r2, #27
 80081b6:	d411      	bmi.n	80081dc <__swsetup_r+0x50>
 80081b8:	2209      	movs	r2, #9
 80081ba:	6032      	str	r2, [r6, #0]
 80081bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c0:	81a3      	strh	r3, [r4, #12]
 80081c2:	f04f 30ff 	mov.w	r0, #4294967295
 80081c6:	e03e      	b.n	8008246 <__swsetup_r+0xba>
 80081c8:	4b25      	ldr	r3, [pc, #148]	; (8008260 <__swsetup_r+0xd4>)
 80081ca:	429c      	cmp	r4, r3
 80081cc:	d101      	bne.n	80081d2 <__swsetup_r+0x46>
 80081ce:	68ac      	ldr	r4, [r5, #8]
 80081d0:	e7eb      	b.n	80081aa <__swsetup_r+0x1e>
 80081d2:	4b24      	ldr	r3, [pc, #144]	; (8008264 <__swsetup_r+0xd8>)
 80081d4:	429c      	cmp	r4, r3
 80081d6:	bf08      	it	eq
 80081d8:	68ec      	ldreq	r4, [r5, #12]
 80081da:	e7e6      	b.n	80081aa <__swsetup_r+0x1e>
 80081dc:	0751      	lsls	r1, r2, #29
 80081de:	d512      	bpl.n	8008206 <__swsetup_r+0x7a>
 80081e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80081e2:	b141      	cbz	r1, 80081f6 <__swsetup_r+0x6a>
 80081e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80081e8:	4299      	cmp	r1, r3
 80081ea:	d002      	beq.n	80081f2 <__swsetup_r+0x66>
 80081ec:	4630      	mov	r0, r6
 80081ee:	f001 fb67 	bl	80098c0 <_free_r>
 80081f2:	2300      	movs	r3, #0
 80081f4:	6363      	str	r3, [r4, #52]	; 0x34
 80081f6:	89a3      	ldrh	r3, [r4, #12]
 80081f8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80081fc:	81a3      	strh	r3, [r4, #12]
 80081fe:	2300      	movs	r3, #0
 8008200:	6063      	str	r3, [r4, #4]
 8008202:	6923      	ldr	r3, [r4, #16]
 8008204:	6023      	str	r3, [r4, #0]
 8008206:	89a3      	ldrh	r3, [r4, #12]
 8008208:	f043 0308 	orr.w	r3, r3, #8
 800820c:	81a3      	strh	r3, [r4, #12]
 800820e:	6923      	ldr	r3, [r4, #16]
 8008210:	b94b      	cbnz	r3, 8008226 <__swsetup_r+0x9a>
 8008212:	89a3      	ldrh	r3, [r4, #12]
 8008214:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008218:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800821c:	d003      	beq.n	8008226 <__swsetup_r+0x9a>
 800821e:	4621      	mov	r1, r4
 8008220:	4630      	mov	r0, r6
 8008222:	f001 f811 	bl	8009248 <__smakebuf_r>
 8008226:	89a2      	ldrh	r2, [r4, #12]
 8008228:	f012 0301 	ands.w	r3, r2, #1
 800822c:	d00c      	beq.n	8008248 <__swsetup_r+0xbc>
 800822e:	2300      	movs	r3, #0
 8008230:	60a3      	str	r3, [r4, #8]
 8008232:	6963      	ldr	r3, [r4, #20]
 8008234:	425b      	negs	r3, r3
 8008236:	61a3      	str	r3, [r4, #24]
 8008238:	6923      	ldr	r3, [r4, #16]
 800823a:	b953      	cbnz	r3, 8008252 <__swsetup_r+0xc6>
 800823c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008240:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8008244:	d1ba      	bne.n	80081bc <__swsetup_r+0x30>
 8008246:	bd70      	pop	{r4, r5, r6, pc}
 8008248:	0792      	lsls	r2, r2, #30
 800824a:	bf58      	it	pl
 800824c:	6963      	ldrpl	r3, [r4, #20]
 800824e:	60a3      	str	r3, [r4, #8]
 8008250:	e7f2      	b.n	8008238 <__swsetup_r+0xac>
 8008252:	2000      	movs	r0, #0
 8008254:	e7f7      	b.n	8008246 <__swsetup_r+0xba>
 8008256:	bf00      	nop
 8008258:	20000028 	.word	0x20000028
 800825c:	0800c198 	.word	0x0800c198
 8008260:	0800c1b8 	.word	0x0800c1b8
 8008264:	0800c178 	.word	0x0800c178

08008268 <quorem>:
 8008268:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800826c:	6903      	ldr	r3, [r0, #16]
 800826e:	690c      	ldr	r4, [r1, #16]
 8008270:	42a3      	cmp	r3, r4
 8008272:	4680      	mov	r8, r0
 8008274:	f2c0 8082 	blt.w	800837c <quorem+0x114>
 8008278:	3c01      	subs	r4, #1
 800827a:	f101 0714 	add.w	r7, r1, #20
 800827e:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8008282:	f100 0614 	add.w	r6, r0, #20
 8008286:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800828a:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800828e:	eb06 030c 	add.w	r3, r6, ip
 8008292:	3501      	adds	r5, #1
 8008294:	eb07 090c 	add.w	r9, r7, ip
 8008298:	9301      	str	r3, [sp, #4]
 800829a:	fbb0 f5f5 	udiv	r5, r0, r5
 800829e:	b395      	cbz	r5, 8008306 <quorem+0x9e>
 80082a0:	f04f 0a00 	mov.w	sl, #0
 80082a4:	4638      	mov	r0, r7
 80082a6:	46b6      	mov	lr, r6
 80082a8:	46d3      	mov	fp, sl
 80082aa:	f850 2b04 	ldr.w	r2, [r0], #4
 80082ae:	b293      	uxth	r3, r2
 80082b0:	fb05 a303 	mla	r3, r5, r3, sl
 80082b4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80082b8:	b29b      	uxth	r3, r3
 80082ba:	ebab 0303 	sub.w	r3, fp, r3
 80082be:	0c12      	lsrs	r2, r2, #16
 80082c0:	f8de b000 	ldr.w	fp, [lr]
 80082c4:	fb05 a202 	mla	r2, r5, r2, sl
 80082c8:	fa13 f38b 	uxtah	r3, r3, fp
 80082cc:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80082d0:	fa1f fb82 	uxth.w	fp, r2
 80082d4:	f8de 2000 	ldr.w	r2, [lr]
 80082d8:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80082dc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80082e0:	b29b      	uxth	r3, r3
 80082e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80082e6:	4581      	cmp	r9, r0
 80082e8:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80082ec:	f84e 3b04 	str.w	r3, [lr], #4
 80082f0:	d2db      	bcs.n	80082aa <quorem+0x42>
 80082f2:	f856 300c 	ldr.w	r3, [r6, ip]
 80082f6:	b933      	cbnz	r3, 8008306 <quorem+0x9e>
 80082f8:	9b01      	ldr	r3, [sp, #4]
 80082fa:	3b04      	subs	r3, #4
 80082fc:	429e      	cmp	r6, r3
 80082fe:	461a      	mov	r2, r3
 8008300:	d330      	bcc.n	8008364 <quorem+0xfc>
 8008302:	f8c8 4010 	str.w	r4, [r8, #16]
 8008306:	4640      	mov	r0, r8
 8008308:	f001 fa06 	bl	8009718 <__mcmp>
 800830c:	2800      	cmp	r0, #0
 800830e:	db25      	blt.n	800835c <quorem+0xf4>
 8008310:	3501      	adds	r5, #1
 8008312:	4630      	mov	r0, r6
 8008314:	f04f 0c00 	mov.w	ip, #0
 8008318:	f857 2b04 	ldr.w	r2, [r7], #4
 800831c:	f8d0 e000 	ldr.w	lr, [r0]
 8008320:	b293      	uxth	r3, r2
 8008322:	ebac 0303 	sub.w	r3, ip, r3
 8008326:	0c12      	lsrs	r2, r2, #16
 8008328:	fa13 f38e 	uxtah	r3, r3, lr
 800832c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008330:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008334:	b29b      	uxth	r3, r3
 8008336:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800833a:	45b9      	cmp	r9, r7
 800833c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008340:	f840 3b04 	str.w	r3, [r0], #4
 8008344:	d2e8      	bcs.n	8008318 <quorem+0xb0>
 8008346:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800834a:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800834e:	b92a      	cbnz	r2, 800835c <quorem+0xf4>
 8008350:	3b04      	subs	r3, #4
 8008352:	429e      	cmp	r6, r3
 8008354:	461a      	mov	r2, r3
 8008356:	d30b      	bcc.n	8008370 <quorem+0x108>
 8008358:	f8c8 4010 	str.w	r4, [r8, #16]
 800835c:	4628      	mov	r0, r5
 800835e:	b003      	add	sp, #12
 8008360:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008364:	6812      	ldr	r2, [r2, #0]
 8008366:	3b04      	subs	r3, #4
 8008368:	2a00      	cmp	r2, #0
 800836a:	d1ca      	bne.n	8008302 <quorem+0x9a>
 800836c:	3c01      	subs	r4, #1
 800836e:	e7c5      	b.n	80082fc <quorem+0x94>
 8008370:	6812      	ldr	r2, [r2, #0]
 8008372:	3b04      	subs	r3, #4
 8008374:	2a00      	cmp	r2, #0
 8008376:	d1ef      	bne.n	8008358 <quorem+0xf0>
 8008378:	3c01      	subs	r4, #1
 800837a:	e7ea      	b.n	8008352 <quorem+0xea>
 800837c:	2000      	movs	r0, #0
 800837e:	e7ee      	b.n	800835e <quorem+0xf6>

08008380 <_dtoa_r>:
 8008380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008384:	ec57 6b10 	vmov	r6, r7, d0
 8008388:	b097      	sub	sp, #92	; 0x5c
 800838a:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800838c:	9106      	str	r1, [sp, #24]
 800838e:	4604      	mov	r4, r0
 8008390:	920b      	str	r2, [sp, #44]	; 0x2c
 8008392:	9312      	str	r3, [sp, #72]	; 0x48
 8008394:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008398:	e9cd 6700 	strd	r6, r7, [sp]
 800839c:	b93d      	cbnz	r5, 80083ae <_dtoa_r+0x2e>
 800839e:	2010      	movs	r0, #16
 80083a0:	f000 ff92 	bl	80092c8 <malloc>
 80083a4:	6260      	str	r0, [r4, #36]	; 0x24
 80083a6:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80083aa:	6005      	str	r5, [r0, #0]
 80083ac:	60c5      	str	r5, [r0, #12]
 80083ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083b0:	6819      	ldr	r1, [r3, #0]
 80083b2:	b151      	cbz	r1, 80083ca <_dtoa_r+0x4a>
 80083b4:	685a      	ldr	r2, [r3, #4]
 80083b6:	604a      	str	r2, [r1, #4]
 80083b8:	2301      	movs	r3, #1
 80083ba:	4093      	lsls	r3, r2
 80083bc:	608b      	str	r3, [r1, #8]
 80083be:	4620      	mov	r0, r4
 80083c0:	f000 ffc9 	bl	8009356 <_Bfree>
 80083c4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80083c6:	2200      	movs	r2, #0
 80083c8:	601a      	str	r2, [r3, #0]
 80083ca:	1e3b      	subs	r3, r7, #0
 80083cc:	bfbb      	ittet	lt
 80083ce:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80083d2:	9301      	strlt	r3, [sp, #4]
 80083d4:	2300      	movge	r3, #0
 80083d6:	2201      	movlt	r2, #1
 80083d8:	bfac      	ite	ge
 80083da:	f8c8 3000 	strge.w	r3, [r8]
 80083de:	f8c8 2000 	strlt.w	r2, [r8]
 80083e2:	4baf      	ldr	r3, [pc, #700]	; (80086a0 <_dtoa_r+0x320>)
 80083e4:	f8dd 8004 	ldr.w	r8, [sp, #4]
 80083e8:	ea33 0308 	bics.w	r3, r3, r8
 80083ec:	d114      	bne.n	8008418 <_dtoa_r+0x98>
 80083ee:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80083f0:	f242 730f 	movw	r3, #9999	; 0x270f
 80083f4:	6013      	str	r3, [r2, #0]
 80083f6:	9b00      	ldr	r3, [sp, #0]
 80083f8:	b923      	cbnz	r3, 8008404 <_dtoa_r+0x84>
 80083fa:	f3c8 0013 	ubfx	r0, r8, #0, #20
 80083fe:	2800      	cmp	r0, #0
 8008400:	f000 8542 	beq.w	8008e88 <_dtoa_r+0xb08>
 8008404:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008406:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 80086b4 <_dtoa_r+0x334>
 800840a:	2b00      	cmp	r3, #0
 800840c:	f000 8544 	beq.w	8008e98 <_dtoa_r+0xb18>
 8008410:	f10b 0303 	add.w	r3, fp, #3
 8008414:	f000 bd3e 	b.w	8008e94 <_dtoa_r+0xb14>
 8008418:	e9dd 6700 	ldrd	r6, r7, [sp]
 800841c:	2200      	movs	r2, #0
 800841e:	2300      	movs	r3, #0
 8008420:	4630      	mov	r0, r6
 8008422:	4639      	mov	r1, r7
 8008424:	f7f8 fb60 	bl	8000ae8 <__aeabi_dcmpeq>
 8008428:	4681      	mov	r9, r0
 800842a:	b168      	cbz	r0, 8008448 <_dtoa_r+0xc8>
 800842c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800842e:	2301      	movs	r3, #1
 8008430:	6013      	str	r3, [r2, #0]
 8008432:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008434:	2b00      	cmp	r3, #0
 8008436:	f000 8524 	beq.w	8008e82 <_dtoa_r+0xb02>
 800843a:	4b9a      	ldr	r3, [pc, #616]	; (80086a4 <_dtoa_r+0x324>)
 800843c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800843e:	f103 3bff 	add.w	fp, r3, #4294967295
 8008442:	6013      	str	r3, [r2, #0]
 8008444:	f000 bd28 	b.w	8008e98 <_dtoa_r+0xb18>
 8008448:	aa14      	add	r2, sp, #80	; 0x50
 800844a:	a915      	add	r1, sp, #84	; 0x54
 800844c:	ec47 6b10 	vmov	d0, r6, r7
 8008450:	4620      	mov	r0, r4
 8008452:	f001 f9d8 	bl	8009806 <__d2b>
 8008456:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800845a:	9004      	str	r0, [sp, #16]
 800845c:	2d00      	cmp	r5, #0
 800845e:	d07c      	beq.n	800855a <_dtoa_r+0x1da>
 8008460:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8008464:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8008468:	46b2      	mov	sl, r6
 800846a:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800846e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008472:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8008476:	2200      	movs	r2, #0
 8008478:	4b8b      	ldr	r3, [pc, #556]	; (80086a8 <_dtoa_r+0x328>)
 800847a:	4650      	mov	r0, sl
 800847c:	4659      	mov	r1, fp
 800847e:	f7f7 ff13 	bl	80002a8 <__aeabi_dsub>
 8008482:	a381      	add	r3, pc, #516	; (adr r3, 8008688 <_dtoa_r+0x308>)
 8008484:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008488:	f7f8 f8c6 	bl	8000618 <__aeabi_dmul>
 800848c:	a380      	add	r3, pc, #512	; (adr r3, 8008690 <_dtoa_r+0x310>)
 800848e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008492:	f7f7 ff0b 	bl	80002ac <__adddf3>
 8008496:	4606      	mov	r6, r0
 8008498:	4628      	mov	r0, r5
 800849a:	460f      	mov	r7, r1
 800849c:	f7f8 f852 	bl	8000544 <__aeabi_i2d>
 80084a0:	a37d      	add	r3, pc, #500	; (adr r3, 8008698 <_dtoa_r+0x318>)
 80084a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084a6:	f7f8 f8b7 	bl	8000618 <__aeabi_dmul>
 80084aa:	4602      	mov	r2, r0
 80084ac:	460b      	mov	r3, r1
 80084ae:	4630      	mov	r0, r6
 80084b0:	4639      	mov	r1, r7
 80084b2:	f7f7 fefb 	bl	80002ac <__adddf3>
 80084b6:	4606      	mov	r6, r0
 80084b8:	460f      	mov	r7, r1
 80084ba:	f7f8 fb5d 	bl	8000b78 <__aeabi_d2iz>
 80084be:	2200      	movs	r2, #0
 80084c0:	4682      	mov	sl, r0
 80084c2:	2300      	movs	r3, #0
 80084c4:	4630      	mov	r0, r6
 80084c6:	4639      	mov	r1, r7
 80084c8:	f7f8 fb18 	bl	8000afc <__aeabi_dcmplt>
 80084cc:	b148      	cbz	r0, 80084e2 <_dtoa_r+0x162>
 80084ce:	4650      	mov	r0, sl
 80084d0:	f7f8 f838 	bl	8000544 <__aeabi_i2d>
 80084d4:	4632      	mov	r2, r6
 80084d6:	463b      	mov	r3, r7
 80084d8:	f7f8 fb06 	bl	8000ae8 <__aeabi_dcmpeq>
 80084dc:	b908      	cbnz	r0, 80084e2 <_dtoa_r+0x162>
 80084de:	f10a 3aff 	add.w	sl, sl, #4294967295
 80084e2:	f1ba 0f16 	cmp.w	sl, #22
 80084e6:	d859      	bhi.n	800859c <_dtoa_r+0x21c>
 80084e8:	4970      	ldr	r1, [pc, #448]	; (80086ac <_dtoa_r+0x32c>)
 80084ea:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 80084ee:	e9dd 2300 	ldrd	r2, r3, [sp]
 80084f2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084f6:	f7f8 fb1f 	bl	8000b38 <__aeabi_dcmpgt>
 80084fa:	2800      	cmp	r0, #0
 80084fc:	d050      	beq.n	80085a0 <_dtoa_r+0x220>
 80084fe:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008502:	2300      	movs	r3, #0
 8008504:	930f      	str	r3, [sp, #60]	; 0x3c
 8008506:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008508:	1b5d      	subs	r5, r3, r5
 800850a:	f1b5 0801 	subs.w	r8, r5, #1
 800850e:	bf49      	itett	mi
 8008510:	f1c5 0301 	rsbmi	r3, r5, #1
 8008514:	2300      	movpl	r3, #0
 8008516:	9305      	strmi	r3, [sp, #20]
 8008518:	f04f 0800 	movmi.w	r8, #0
 800851c:	bf58      	it	pl
 800851e:	9305      	strpl	r3, [sp, #20]
 8008520:	f1ba 0f00 	cmp.w	sl, #0
 8008524:	db3e      	blt.n	80085a4 <_dtoa_r+0x224>
 8008526:	2300      	movs	r3, #0
 8008528:	44d0      	add	r8, sl
 800852a:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800852e:	9307      	str	r3, [sp, #28]
 8008530:	9b06      	ldr	r3, [sp, #24]
 8008532:	2b09      	cmp	r3, #9
 8008534:	f200 8090 	bhi.w	8008658 <_dtoa_r+0x2d8>
 8008538:	2b05      	cmp	r3, #5
 800853a:	bfc4      	itt	gt
 800853c:	3b04      	subgt	r3, #4
 800853e:	9306      	strgt	r3, [sp, #24]
 8008540:	9b06      	ldr	r3, [sp, #24]
 8008542:	f1a3 0302 	sub.w	r3, r3, #2
 8008546:	bfcc      	ite	gt
 8008548:	2500      	movgt	r5, #0
 800854a:	2501      	movle	r5, #1
 800854c:	2b03      	cmp	r3, #3
 800854e:	f200 808f 	bhi.w	8008670 <_dtoa_r+0x2f0>
 8008552:	e8df f003 	tbb	[pc, r3]
 8008556:	7f7d      	.short	0x7f7d
 8008558:	7131      	.short	0x7131
 800855a:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800855e:	441d      	add	r5, r3
 8008560:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8008564:	2820      	cmp	r0, #32
 8008566:	dd13      	ble.n	8008590 <_dtoa_r+0x210>
 8008568:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800856c:	9b00      	ldr	r3, [sp, #0]
 800856e:	fa08 f800 	lsl.w	r8, r8, r0
 8008572:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8008576:	fa23 f000 	lsr.w	r0, r3, r0
 800857a:	ea48 0000 	orr.w	r0, r8, r0
 800857e:	f7f7 ffd1 	bl	8000524 <__aeabi_ui2d>
 8008582:	2301      	movs	r3, #1
 8008584:	4682      	mov	sl, r0
 8008586:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800858a:	3d01      	subs	r5, #1
 800858c:	9313      	str	r3, [sp, #76]	; 0x4c
 800858e:	e772      	b.n	8008476 <_dtoa_r+0xf6>
 8008590:	9b00      	ldr	r3, [sp, #0]
 8008592:	f1c0 0020 	rsb	r0, r0, #32
 8008596:	fa03 f000 	lsl.w	r0, r3, r0
 800859a:	e7f0      	b.n	800857e <_dtoa_r+0x1fe>
 800859c:	2301      	movs	r3, #1
 800859e:	e7b1      	b.n	8008504 <_dtoa_r+0x184>
 80085a0:	900f      	str	r0, [sp, #60]	; 0x3c
 80085a2:	e7b0      	b.n	8008506 <_dtoa_r+0x186>
 80085a4:	9b05      	ldr	r3, [sp, #20]
 80085a6:	eba3 030a 	sub.w	r3, r3, sl
 80085aa:	9305      	str	r3, [sp, #20]
 80085ac:	f1ca 0300 	rsb	r3, sl, #0
 80085b0:	9307      	str	r3, [sp, #28]
 80085b2:	2300      	movs	r3, #0
 80085b4:	930e      	str	r3, [sp, #56]	; 0x38
 80085b6:	e7bb      	b.n	8008530 <_dtoa_r+0x1b0>
 80085b8:	2301      	movs	r3, #1
 80085ba:	930a      	str	r3, [sp, #40]	; 0x28
 80085bc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085be:	2b00      	cmp	r3, #0
 80085c0:	dd59      	ble.n	8008676 <_dtoa_r+0x2f6>
 80085c2:	9302      	str	r3, [sp, #8]
 80085c4:	4699      	mov	r9, r3
 80085c6:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80085c8:	2200      	movs	r2, #0
 80085ca:	6072      	str	r2, [r6, #4]
 80085cc:	2204      	movs	r2, #4
 80085ce:	f102 0014 	add.w	r0, r2, #20
 80085d2:	4298      	cmp	r0, r3
 80085d4:	6871      	ldr	r1, [r6, #4]
 80085d6:	d953      	bls.n	8008680 <_dtoa_r+0x300>
 80085d8:	4620      	mov	r0, r4
 80085da:	f000 fe88 	bl	80092ee <_Balloc>
 80085de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085e0:	6030      	str	r0, [r6, #0]
 80085e2:	f1b9 0f0e 	cmp.w	r9, #14
 80085e6:	f8d3 b000 	ldr.w	fp, [r3]
 80085ea:	f200 80e6 	bhi.w	80087ba <_dtoa_r+0x43a>
 80085ee:	2d00      	cmp	r5, #0
 80085f0:	f000 80e3 	beq.w	80087ba <_dtoa_r+0x43a>
 80085f4:	ed9d 7b00 	vldr	d7, [sp]
 80085f8:	f1ba 0f00 	cmp.w	sl, #0
 80085fc:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8008600:	dd74      	ble.n	80086ec <_dtoa_r+0x36c>
 8008602:	4a2a      	ldr	r2, [pc, #168]	; (80086ac <_dtoa_r+0x32c>)
 8008604:	f00a 030f 	and.w	r3, sl, #15
 8008608:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800860c:	ed93 7b00 	vldr	d7, [r3]
 8008610:	ea4f 162a 	mov.w	r6, sl, asr #4
 8008614:	06f0      	lsls	r0, r6, #27
 8008616:	ed8d 7b08 	vstr	d7, [sp, #32]
 800861a:	d565      	bpl.n	80086e8 <_dtoa_r+0x368>
 800861c:	4b24      	ldr	r3, [pc, #144]	; (80086b0 <_dtoa_r+0x330>)
 800861e:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008622:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008626:	f7f8 f921 	bl	800086c <__aeabi_ddiv>
 800862a:	e9cd 0100 	strd	r0, r1, [sp]
 800862e:	f006 060f 	and.w	r6, r6, #15
 8008632:	2503      	movs	r5, #3
 8008634:	4f1e      	ldr	r7, [pc, #120]	; (80086b0 <_dtoa_r+0x330>)
 8008636:	e04c      	b.n	80086d2 <_dtoa_r+0x352>
 8008638:	2301      	movs	r3, #1
 800863a:	930a      	str	r3, [sp, #40]	; 0x28
 800863c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800863e:	4453      	add	r3, sl
 8008640:	f103 0901 	add.w	r9, r3, #1
 8008644:	9302      	str	r3, [sp, #8]
 8008646:	464b      	mov	r3, r9
 8008648:	2b01      	cmp	r3, #1
 800864a:	bfb8      	it	lt
 800864c:	2301      	movlt	r3, #1
 800864e:	e7ba      	b.n	80085c6 <_dtoa_r+0x246>
 8008650:	2300      	movs	r3, #0
 8008652:	e7b2      	b.n	80085ba <_dtoa_r+0x23a>
 8008654:	2300      	movs	r3, #0
 8008656:	e7f0      	b.n	800863a <_dtoa_r+0x2ba>
 8008658:	2501      	movs	r5, #1
 800865a:	2300      	movs	r3, #0
 800865c:	9306      	str	r3, [sp, #24]
 800865e:	950a      	str	r5, [sp, #40]	; 0x28
 8008660:	f04f 33ff 	mov.w	r3, #4294967295
 8008664:	9302      	str	r3, [sp, #8]
 8008666:	4699      	mov	r9, r3
 8008668:	2200      	movs	r2, #0
 800866a:	2312      	movs	r3, #18
 800866c:	920b      	str	r2, [sp, #44]	; 0x2c
 800866e:	e7aa      	b.n	80085c6 <_dtoa_r+0x246>
 8008670:	2301      	movs	r3, #1
 8008672:	930a      	str	r3, [sp, #40]	; 0x28
 8008674:	e7f4      	b.n	8008660 <_dtoa_r+0x2e0>
 8008676:	2301      	movs	r3, #1
 8008678:	9302      	str	r3, [sp, #8]
 800867a:	4699      	mov	r9, r3
 800867c:	461a      	mov	r2, r3
 800867e:	e7f5      	b.n	800866c <_dtoa_r+0x2ec>
 8008680:	3101      	adds	r1, #1
 8008682:	6071      	str	r1, [r6, #4]
 8008684:	0052      	lsls	r2, r2, #1
 8008686:	e7a2      	b.n	80085ce <_dtoa_r+0x24e>
 8008688:	636f4361 	.word	0x636f4361
 800868c:	3fd287a7 	.word	0x3fd287a7
 8008690:	8b60c8b3 	.word	0x8b60c8b3
 8008694:	3fc68a28 	.word	0x3fc68a28
 8008698:	509f79fb 	.word	0x509f79fb
 800869c:	3fd34413 	.word	0x3fd34413
 80086a0:	7ff00000 	.word	0x7ff00000
 80086a4:	0800c145 	.word	0x0800c145
 80086a8:	3ff80000 	.word	0x3ff80000
 80086ac:	0800c200 	.word	0x0800c200
 80086b0:	0800c1d8 	.word	0x0800c1d8
 80086b4:	0800c171 	.word	0x0800c171
 80086b8:	07f1      	lsls	r1, r6, #31
 80086ba:	d508      	bpl.n	80086ce <_dtoa_r+0x34e>
 80086bc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80086c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80086c4:	f7f7 ffa8 	bl	8000618 <__aeabi_dmul>
 80086c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80086cc:	3501      	adds	r5, #1
 80086ce:	1076      	asrs	r6, r6, #1
 80086d0:	3708      	adds	r7, #8
 80086d2:	2e00      	cmp	r6, #0
 80086d4:	d1f0      	bne.n	80086b8 <_dtoa_r+0x338>
 80086d6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80086da:	e9dd 0100 	ldrd	r0, r1, [sp]
 80086de:	f7f8 f8c5 	bl	800086c <__aeabi_ddiv>
 80086e2:	e9cd 0100 	strd	r0, r1, [sp]
 80086e6:	e01a      	b.n	800871e <_dtoa_r+0x39e>
 80086e8:	2502      	movs	r5, #2
 80086ea:	e7a3      	b.n	8008634 <_dtoa_r+0x2b4>
 80086ec:	f000 80a0 	beq.w	8008830 <_dtoa_r+0x4b0>
 80086f0:	f1ca 0600 	rsb	r6, sl, #0
 80086f4:	4b9f      	ldr	r3, [pc, #636]	; (8008974 <_dtoa_r+0x5f4>)
 80086f6:	4fa0      	ldr	r7, [pc, #640]	; (8008978 <_dtoa_r+0x5f8>)
 80086f8:	f006 020f 	and.w	r2, r6, #15
 80086fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008704:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008708:	f7f7 ff86 	bl	8000618 <__aeabi_dmul>
 800870c:	e9cd 0100 	strd	r0, r1, [sp]
 8008710:	1136      	asrs	r6, r6, #4
 8008712:	2300      	movs	r3, #0
 8008714:	2502      	movs	r5, #2
 8008716:	2e00      	cmp	r6, #0
 8008718:	d17f      	bne.n	800881a <_dtoa_r+0x49a>
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1e1      	bne.n	80086e2 <_dtoa_r+0x362>
 800871e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008720:	2b00      	cmp	r3, #0
 8008722:	f000 8087 	beq.w	8008834 <_dtoa_r+0x4b4>
 8008726:	e9dd 6700 	ldrd	r6, r7, [sp]
 800872a:	2200      	movs	r2, #0
 800872c:	4b93      	ldr	r3, [pc, #588]	; (800897c <_dtoa_r+0x5fc>)
 800872e:	4630      	mov	r0, r6
 8008730:	4639      	mov	r1, r7
 8008732:	f7f8 f9e3 	bl	8000afc <__aeabi_dcmplt>
 8008736:	2800      	cmp	r0, #0
 8008738:	d07c      	beq.n	8008834 <_dtoa_r+0x4b4>
 800873a:	f1b9 0f00 	cmp.w	r9, #0
 800873e:	d079      	beq.n	8008834 <_dtoa_r+0x4b4>
 8008740:	9b02      	ldr	r3, [sp, #8]
 8008742:	2b00      	cmp	r3, #0
 8008744:	dd35      	ble.n	80087b2 <_dtoa_r+0x432>
 8008746:	f10a 33ff 	add.w	r3, sl, #4294967295
 800874a:	9308      	str	r3, [sp, #32]
 800874c:	4639      	mov	r1, r7
 800874e:	2200      	movs	r2, #0
 8008750:	4b8b      	ldr	r3, [pc, #556]	; (8008980 <_dtoa_r+0x600>)
 8008752:	4630      	mov	r0, r6
 8008754:	f7f7 ff60 	bl	8000618 <__aeabi_dmul>
 8008758:	e9cd 0100 	strd	r0, r1, [sp]
 800875c:	9f02      	ldr	r7, [sp, #8]
 800875e:	3501      	adds	r5, #1
 8008760:	4628      	mov	r0, r5
 8008762:	f7f7 feef 	bl	8000544 <__aeabi_i2d>
 8008766:	e9dd 2300 	ldrd	r2, r3, [sp]
 800876a:	f7f7 ff55 	bl	8000618 <__aeabi_dmul>
 800876e:	2200      	movs	r2, #0
 8008770:	4b84      	ldr	r3, [pc, #528]	; (8008984 <_dtoa_r+0x604>)
 8008772:	f7f7 fd9b 	bl	80002ac <__adddf3>
 8008776:	4605      	mov	r5, r0
 8008778:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800877c:	2f00      	cmp	r7, #0
 800877e:	d15d      	bne.n	800883c <_dtoa_r+0x4bc>
 8008780:	2200      	movs	r2, #0
 8008782:	4b81      	ldr	r3, [pc, #516]	; (8008988 <_dtoa_r+0x608>)
 8008784:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008788:	f7f7 fd8e 	bl	80002a8 <__aeabi_dsub>
 800878c:	462a      	mov	r2, r5
 800878e:	4633      	mov	r3, r6
 8008790:	e9cd 0100 	strd	r0, r1, [sp]
 8008794:	f7f8 f9d0 	bl	8000b38 <__aeabi_dcmpgt>
 8008798:	2800      	cmp	r0, #0
 800879a:	f040 8288 	bne.w	8008cae <_dtoa_r+0x92e>
 800879e:	462a      	mov	r2, r5
 80087a0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80087a4:	e9dd 0100 	ldrd	r0, r1, [sp]
 80087a8:	f7f8 f9a8 	bl	8000afc <__aeabi_dcmplt>
 80087ac:	2800      	cmp	r0, #0
 80087ae:	f040 827c 	bne.w	8008caa <_dtoa_r+0x92a>
 80087b2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80087b6:	e9cd 2300 	strd	r2, r3, [sp]
 80087ba:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80087bc:	2b00      	cmp	r3, #0
 80087be:	f2c0 8150 	blt.w	8008a62 <_dtoa_r+0x6e2>
 80087c2:	f1ba 0f0e 	cmp.w	sl, #14
 80087c6:	f300 814c 	bgt.w	8008a62 <_dtoa_r+0x6e2>
 80087ca:	4b6a      	ldr	r3, [pc, #424]	; (8008974 <_dtoa_r+0x5f4>)
 80087cc:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80087d0:	ed93 7b00 	vldr	d7, [r3]
 80087d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	ed8d 7b02 	vstr	d7, [sp, #8]
 80087dc:	f280 80d8 	bge.w	8008990 <_dtoa_r+0x610>
 80087e0:	f1b9 0f00 	cmp.w	r9, #0
 80087e4:	f300 80d4 	bgt.w	8008990 <_dtoa_r+0x610>
 80087e8:	f040 825e 	bne.w	8008ca8 <_dtoa_r+0x928>
 80087ec:	2200      	movs	r2, #0
 80087ee:	4b66      	ldr	r3, [pc, #408]	; (8008988 <_dtoa_r+0x608>)
 80087f0:	ec51 0b17 	vmov	r0, r1, d7
 80087f4:	f7f7 ff10 	bl	8000618 <__aeabi_dmul>
 80087f8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087fc:	f7f8 f992 	bl	8000b24 <__aeabi_dcmpge>
 8008800:	464f      	mov	r7, r9
 8008802:	464e      	mov	r6, r9
 8008804:	2800      	cmp	r0, #0
 8008806:	f040 8234 	bne.w	8008c72 <_dtoa_r+0x8f2>
 800880a:	2331      	movs	r3, #49	; 0x31
 800880c:	f10b 0501 	add.w	r5, fp, #1
 8008810:	f88b 3000 	strb.w	r3, [fp]
 8008814:	f10a 0a01 	add.w	sl, sl, #1
 8008818:	e22f      	b.n	8008c7a <_dtoa_r+0x8fa>
 800881a:	07f2      	lsls	r2, r6, #31
 800881c:	d505      	bpl.n	800882a <_dtoa_r+0x4aa>
 800881e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008822:	f7f7 fef9 	bl	8000618 <__aeabi_dmul>
 8008826:	3501      	adds	r5, #1
 8008828:	2301      	movs	r3, #1
 800882a:	1076      	asrs	r6, r6, #1
 800882c:	3708      	adds	r7, #8
 800882e:	e772      	b.n	8008716 <_dtoa_r+0x396>
 8008830:	2502      	movs	r5, #2
 8008832:	e774      	b.n	800871e <_dtoa_r+0x39e>
 8008834:	f8cd a020 	str.w	sl, [sp, #32]
 8008838:	464f      	mov	r7, r9
 800883a:	e791      	b.n	8008760 <_dtoa_r+0x3e0>
 800883c:	4b4d      	ldr	r3, [pc, #308]	; (8008974 <_dtoa_r+0x5f4>)
 800883e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8008842:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8008846:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008848:	2b00      	cmp	r3, #0
 800884a:	d047      	beq.n	80088dc <_dtoa_r+0x55c>
 800884c:	4602      	mov	r2, r0
 800884e:	460b      	mov	r3, r1
 8008850:	2000      	movs	r0, #0
 8008852:	494e      	ldr	r1, [pc, #312]	; (800898c <_dtoa_r+0x60c>)
 8008854:	f7f8 f80a 	bl	800086c <__aeabi_ddiv>
 8008858:	462a      	mov	r2, r5
 800885a:	4633      	mov	r3, r6
 800885c:	f7f7 fd24 	bl	80002a8 <__aeabi_dsub>
 8008860:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008864:	465d      	mov	r5, fp
 8008866:	e9dd 0100 	ldrd	r0, r1, [sp]
 800886a:	f7f8 f985 	bl	8000b78 <__aeabi_d2iz>
 800886e:	4606      	mov	r6, r0
 8008870:	f7f7 fe68 	bl	8000544 <__aeabi_i2d>
 8008874:	4602      	mov	r2, r0
 8008876:	460b      	mov	r3, r1
 8008878:	e9dd 0100 	ldrd	r0, r1, [sp]
 800887c:	f7f7 fd14 	bl	80002a8 <__aeabi_dsub>
 8008880:	3630      	adds	r6, #48	; 0x30
 8008882:	f805 6b01 	strb.w	r6, [r5], #1
 8008886:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800888a:	e9cd 0100 	strd	r0, r1, [sp]
 800888e:	f7f8 f935 	bl	8000afc <__aeabi_dcmplt>
 8008892:	2800      	cmp	r0, #0
 8008894:	d163      	bne.n	800895e <_dtoa_r+0x5de>
 8008896:	e9dd 2300 	ldrd	r2, r3, [sp]
 800889a:	2000      	movs	r0, #0
 800889c:	4937      	ldr	r1, [pc, #220]	; (800897c <_dtoa_r+0x5fc>)
 800889e:	f7f7 fd03 	bl	80002a8 <__aeabi_dsub>
 80088a2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 80088a6:	f7f8 f929 	bl	8000afc <__aeabi_dcmplt>
 80088aa:	2800      	cmp	r0, #0
 80088ac:	f040 80b7 	bne.w	8008a1e <_dtoa_r+0x69e>
 80088b0:	eba5 030b 	sub.w	r3, r5, fp
 80088b4:	429f      	cmp	r7, r3
 80088b6:	f77f af7c 	ble.w	80087b2 <_dtoa_r+0x432>
 80088ba:	2200      	movs	r2, #0
 80088bc:	4b30      	ldr	r3, [pc, #192]	; (8008980 <_dtoa_r+0x600>)
 80088be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80088c2:	f7f7 fea9 	bl	8000618 <__aeabi_dmul>
 80088c6:	2200      	movs	r2, #0
 80088c8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80088cc:	4b2c      	ldr	r3, [pc, #176]	; (8008980 <_dtoa_r+0x600>)
 80088ce:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088d2:	f7f7 fea1 	bl	8000618 <__aeabi_dmul>
 80088d6:	e9cd 0100 	strd	r0, r1, [sp]
 80088da:	e7c4      	b.n	8008866 <_dtoa_r+0x4e6>
 80088dc:	462a      	mov	r2, r5
 80088de:	4633      	mov	r3, r6
 80088e0:	f7f7 fe9a 	bl	8000618 <__aeabi_dmul>
 80088e4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80088e8:	eb0b 0507 	add.w	r5, fp, r7
 80088ec:	465e      	mov	r6, fp
 80088ee:	e9dd 0100 	ldrd	r0, r1, [sp]
 80088f2:	f7f8 f941 	bl	8000b78 <__aeabi_d2iz>
 80088f6:	4607      	mov	r7, r0
 80088f8:	f7f7 fe24 	bl	8000544 <__aeabi_i2d>
 80088fc:	3730      	adds	r7, #48	; 0x30
 80088fe:	4602      	mov	r2, r0
 8008900:	460b      	mov	r3, r1
 8008902:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008906:	f7f7 fccf 	bl	80002a8 <__aeabi_dsub>
 800890a:	f806 7b01 	strb.w	r7, [r6], #1
 800890e:	42ae      	cmp	r6, r5
 8008910:	e9cd 0100 	strd	r0, r1, [sp]
 8008914:	f04f 0200 	mov.w	r2, #0
 8008918:	d126      	bne.n	8008968 <_dtoa_r+0x5e8>
 800891a:	4b1c      	ldr	r3, [pc, #112]	; (800898c <_dtoa_r+0x60c>)
 800891c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008920:	f7f7 fcc4 	bl	80002ac <__adddf3>
 8008924:	4602      	mov	r2, r0
 8008926:	460b      	mov	r3, r1
 8008928:	e9dd 0100 	ldrd	r0, r1, [sp]
 800892c:	f7f8 f904 	bl	8000b38 <__aeabi_dcmpgt>
 8008930:	2800      	cmp	r0, #0
 8008932:	d174      	bne.n	8008a1e <_dtoa_r+0x69e>
 8008934:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008938:	2000      	movs	r0, #0
 800893a:	4914      	ldr	r1, [pc, #80]	; (800898c <_dtoa_r+0x60c>)
 800893c:	f7f7 fcb4 	bl	80002a8 <__aeabi_dsub>
 8008940:	4602      	mov	r2, r0
 8008942:	460b      	mov	r3, r1
 8008944:	e9dd 0100 	ldrd	r0, r1, [sp]
 8008948:	f7f8 f8d8 	bl	8000afc <__aeabi_dcmplt>
 800894c:	2800      	cmp	r0, #0
 800894e:	f43f af30 	beq.w	80087b2 <_dtoa_r+0x432>
 8008952:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008956:	2b30      	cmp	r3, #48	; 0x30
 8008958:	f105 32ff 	add.w	r2, r5, #4294967295
 800895c:	d002      	beq.n	8008964 <_dtoa_r+0x5e4>
 800895e:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008962:	e04a      	b.n	80089fa <_dtoa_r+0x67a>
 8008964:	4615      	mov	r5, r2
 8008966:	e7f4      	b.n	8008952 <_dtoa_r+0x5d2>
 8008968:	4b05      	ldr	r3, [pc, #20]	; (8008980 <_dtoa_r+0x600>)
 800896a:	f7f7 fe55 	bl	8000618 <__aeabi_dmul>
 800896e:	e9cd 0100 	strd	r0, r1, [sp]
 8008972:	e7bc      	b.n	80088ee <_dtoa_r+0x56e>
 8008974:	0800c200 	.word	0x0800c200
 8008978:	0800c1d8 	.word	0x0800c1d8
 800897c:	3ff00000 	.word	0x3ff00000
 8008980:	40240000 	.word	0x40240000
 8008984:	401c0000 	.word	0x401c0000
 8008988:	40140000 	.word	0x40140000
 800898c:	3fe00000 	.word	0x3fe00000
 8008990:	e9dd 6700 	ldrd	r6, r7, [sp]
 8008994:	465d      	mov	r5, fp
 8008996:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800899a:	4630      	mov	r0, r6
 800899c:	4639      	mov	r1, r7
 800899e:	f7f7 ff65 	bl	800086c <__aeabi_ddiv>
 80089a2:	f7f8 f8e9 	bl	8000b78 <__aeabi_d2iz>
 80089a6:	4680      	mov	r8, r0
 80089a8:	f7f7 fdcc 	bl	8000544 <__aeabi_i2d>
 80089ac:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089b0:	f7f7 fe32 	bl	8000618 <__aeabi_dmul>
 80089b4:	4602      	mov	r2, r0
 80089b6:	460b      	mov	r3, r1
 80089b8:	4630      	mov	r0, r6
 80089ba:	4639      	mov	r1, r7
 80089bc:	f108 0630 	add.w	r6, r8, #48	; 0x30
 80089c0:	f7f7 fc72 	bl	80002a8 <__aeabi_dsub>
 80089c4:	f805 6b01 	strb.w	r6, [r5], #1
 80089c8:	eba5 060b 	sub.w	r6, r5, fp
 80089cc:	45b1      	cmp	r9, r6
 80089ce:	4602      	mov	r2, r0
 80089d0:	460b      	mov	r3, r1
 80089d2:	d139      	bne.n	8008a48 <_dtoa_r+0x6c8>
 80089d4:	f7f7 fc6a 	bl	80002ac <__adddf3>
 80089d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089dc:	4606      	mov	r6, r0
 80089de:	460f      	mov	r7, r1
 80089e0:	f7f8 f8aa 	bl	8000b38 <__aeabi_dcmpgt>
 80089e4:	b9c8      	cbnz	r0, 8008a1a <_dtoa_r+0x69a>
 80089e6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089ea:	4630      	mov	r0, r6
 80089ec:	4639      	mov	r1, r7
 80089ee:	f7f8 f87b 	bl	8000ae8 <__aeabi_dcmpeq>
 80089f2:	b110      	cbz	r0, 80089fa <_dtoa_r+0x67a>
 80089f4:	f018 0f01 	tst.w	r8, #1
 80089f8:	d10f      	bne.n	8008a1a <_dtoa_r+0x69a>
 80089fa:	9904      	ldr	r1, [sp, #16]
 80089fc:	4620      	mov	r0, r4
 80089fe:	f000 fcaa 	bl	8009356 <_Bfree>
 8008a02:	2300      	movs	r3, #0
 8008a04:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8008a06:	702b      	strb	r3, [r5, #0]
 8008a08:	f10a 0301 	add.w	r3, sl, #1
 8008a0c:	6013      	str	r3, [r2, #0]
 8008a0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008a10:	2b00      	cmp	r3, #0
 8008a12:	f000 8241 	beq.w	8008e98 <_dtoa_r+0xb18>
 8008a16:	601d      	str	r5, [r3, #0]
 8008a18:	e23e      	b.n	8008e98 <_dtoa_r+0xb18>
 8008a1a:	f8cd a020 	str.w	sl, [sp, #32]
 8008a1e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008a22:	2a39      	cmp	r2, #57	; 0x39
 8008a24:	f105 33ff 	add.w	r3, r5, #4294967295
 8008a28:	d108      	bne.n	8008a3c <_dtoa_r+0x6bc>
 8008a2a:	459b      	cmp	fp, r3
 8008a2c:	d10a      	bne.n	8008a44 <_dtoa_r+0x6c4>
 8008a2e:	9b08      	ldr	r3, [sp, #32]
 8008a30:	3301      	adds	r3, #1
 8008a32:	9308      	str	r3, [sp, #32]
 8008a34:	2330      	movs	r3, #48	; 0x30
 8008a36:	f88b 3000 	strb.w	r3, [fp]
 8008a3a:	465b      	mov	r3, fp
 8008a3c:	781a      	ldrb	r2, [r3, #0]
 8008a3e:	3201      	adds	r2, #1
 8008a40:	701a      	strb	r2, [r3, #0]
 8008a42:	e78c      	b.n	800895e <_dtoa_r+0x5de>
 8008a44:	461d      	mov	r5, r3
 8008a46:	e7ea      	b.n	8008a1e <_dtoa_r+0x69e>
 8008a48:	2200      	movs	r2, #0
 8008a4a:	4b9b      	ldr	r3, [pc, #620]	; (8008cb8 <_dtoa_r+0x938>)
 8008a4c:	f7f7 fde4 	bl	8000618 <__aeabi_dmul>
 8008a50:	2200      	movs	r2, #0
 8008a52:	2300      	movs	r3, #0
 8008a54:	4606      	mov	r6, r0
 8008a56:	460f      	mov	r7, r1
 8008a58:	f7f8 f846 	bl	8000ae8 <__aeabi_dcmpeq>
 8008a5c:	2800      	cmp	r0, #0
 8008a5e:	d09a      	beq.n	8008996 <_dtoa_r+0x616>
 8008a60:	e7cb      	b.n	80089fa <_dtoa_r+0x67a>
 8008a62:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008a64:	2a00      	cmp	r2, #0
 8008a66:	f000 808b 	beq.w	8008b80 <_dtoa_r+0x800>
 8008a6a:	9a06      	ldr	r2, [sp, #24]
 8008a6c:	2a01      	cmp	r2, #1
 8008a6e:	dc6e      	bgt.n	8008b4e <_dtoa_r+0x7ce>
 8008a70:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008a72:	2a00      	cmp	r2, #0
 8008a74:	d067      	beq.n	8008b46 <_dtoa_r+0x7c6>
 8008a76:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008a7a:	9f07      	ldr	r7, [sp, #28]
 8008a7c:	9d05      	ldr	r5, [sp, #20]
 8008a7e:	9a05      	ldr	r2, [sp, #20]
 8008a80:	2101      	movs	r1, #1
 8008a82:	441a      	add	r2, r3
 8008a84:	4620      	mov	r0, r4
 8008a86:	9205      	str	r2, [sp, #20]
 8008a88:	4498      	add	r8, r3
 8008a8a:	f000 fd04 	bl	8009496 <__i2b>
 8008a8e:	4606      	mov	r6, r0
 8008a90:	2d00      	cmp	r5, #0
 8008a92:	dd0c      	ble.n	8008aae <_dtoa_r+0x72e>
 8008a94:	f1b8 0f00 	cmp.w	r8, #0
 8008a98:	dd09      	ble.n	8008aae <_dtoa_r+0x72e>
 8008a9a:	4545      	cmp	r5, r8
 8008a9c:	9a05      	ldr	r2, [sp, #20]
 8008a9e:	462b      	mov	r3, r5
 8008aa0:	bfa8      	it	ge
 8008aa2:	4643      	movge	r3, r8
 8008aa4:	1ad2      	subs	r2, r2, r3
 8008aa6:	9205      	str	r2, [sp, #20]
 8008aa8:	1aed      	subs	r5, r5, r3
 8008aaa:	eba8 0803 	sub.w	r8, r8, r3
 8008aae:	9b07      	ldr	r3, [sp, #28]
 8008ab0:	b1eb      	cbz	r3, 8008aee <_dtoa_r+0x76e>
 8008ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	d067      	beq.n	8008b88 <_dtoa_r+0x808>
 8008ab8:	b18f      	cbz	r7, 8008ade <_dtoa_r+0x75e>
 8008aba:	4631      	mov	r1, r6
 8008abc:	463a      	mov	r2, r7
 8008abe:	4620      	mov	r0, r4
 8008ac0:	f000 fd88 	bl	80095d4 <__pow5mult>
 8008ac4:	9a04      	ldr	r2, [sp, #16]
 8008ac6:	4601      	mov	r1, r0
 8008ac8:	4606      	mov	r6, r0
 8008aca:	4620      	mov	r0, r4
 8008acc:	f000 fcec 	bl	80094a8 <__multiply>
 8008ad0:	9904      	ldr	r1, [sp, #16]
 8008ad2:	9008      	str	r0, [sp, #32]
 8008ad4:	4620      	mov	r0, r4
 8008ad6:	f000 fc3e 	bl	8009356 <_Bfree>
 8008ada:	9b08      	ldr	r3, [sp, #32]
 8008adc:	9304      	str	r3, [sp, #16]
 8008ade:	9b07      	ldr	r3, [sp, #28]
 8008ae0:	1bda      	subs	r2, r3, r7
 8008ae2:	d004      	beq.n	8008aee <_dtoa_r+0x76e>
 8008ae4:	9904      	ldr	r1, [sp, #16]
 8008ae6:	4620      	mov	r0, r4
 8008ae8:	f000 fd74 	bl	80095d4 <__pow5mult>
 8008aec:	9004      	str	r0, [sp, #16]
 8008aee:	2101      	movs	r1, #1
 8008af0:	4620      	mov	r0, r4
 8008af2:	f000 fcd0 	bl	8009496 <__i2b>
 8008af6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008af8:	4607      	mov	r7, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	f000 81d0 	beq.w	8008ea0 <_dtoa_r+0xb20>
 8008b00:	461a      	mov	r2, r3
 8008b02:	4601      	mov	r1, r0
 8008b04:	4620      	mov	r0, r4
 8008b06:	f000 fd65 	bl	80095d4 <__pow5mult>
 8008b0a:	9b06      	ldr	r3, [sp, #24]
 8008b0c:	2b01      	cmp	r3, #1
 8008b0e:	4607      	mov	r7, r0
 8008b10:	dc40      	bgt.n	8008b94 <_dtoa_r+0x814>
 8008b12:	9b00      	ldr	r3, [sp, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d139      	bne.n	8008b8c <_dtoa_r+0x80c>
 8008b18:	9b01      	ldr	r3, [sp, #4]
 8008b1a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008b1e:	2b00      	cmp	r3, #0
 8008b20:	d136      	bne.n	8008b90 <_dtoa_r+0x810>
 8008b22:	9b01      	ldr	r3, [sp, #4]
 8008b24:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008b28:	0d1b      	lsrs	r3, r3, #20
 8008b2a:	051b      	lsls	r3, r3, #20
 8008b2c:	b12b      	cbz	r3, 8008b3a <_dtoa_r+0x7ba>
 8008b2e:	9b05      	ldr	r3, [sp, #20]
 8008b30:	3301      	adds	r3, #1
 8008b32:	9305      	str	r3, [sp, #20]
 8008b34:	f108 0801 	add.w	r8, r8, #1
 8008b38:	2301      	movs	r3, #1
 8008b3a:	9307      	str	r3, [sp, #28]
 8008b3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d12a      	bne.n	8008b98 <_dtoa_r+0x818>
 8008b42:	2001      	movs	r0, #1
 8008b44:	e030      	b.n	8008ba8 <_dtoa_r+0x828>
 8008b46:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008b48:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008b4c:	e795      	b.n	8008a7a <_dtoa_r+0x6fa>
 8008b4e:	9b07      	ldr	r3, [sp, #28]
 8008b50:	f109 37ff 	add.w	r7, r9, #4294967295
 8008b54:	42bb      	cmp	r3, r7
 8008b56:	bfbf      	itttt	lt
 8008b58:	9b07      	ldrlt	r3, [sp, #28]
 8008b5a:	9707      	strlt	r7, [sp, #28]
 8008b5c:	1afa      	sublt	r2, r7, r3
 8008b5e:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8008b60:	bfbb      	ittet	lt
 8008b62:	189b      	addlt	r3, r3, r2
 8008b64:	930e      	strlt	r3, [sp, #56]	; 0x38
 8008b66:	1bdf      	subge	r7, r3, r7
 8008b68:	2700      	movlt	r7, #0
 8008b6a:	f1b9 0f00 	cmp.w	r9, #0
 8008b6e:	bfb5      	itete	lt
 8008b70:	9b05      	ldrlt	r3, [sp, #20]
 8008b72:	9d05      	ldrge	r5, [sp, #20]
 8008b74:	eba3 0509 	sublt.w	r5, r3, r9
 8008b78:	464b      	movge	r3, r9
 8008b7a:	bfb8      	it	lt
 8008b7c:	2300      	movlt	r3, #0
 8008b7e:	e77e      	b.n	8008a7e <_dtoa_r+0x6fe>
 8008b80:	9f07      	ldr	r7, [sp, #28]
 8008b82:	9d05      	ldr	r5, [sp, #20]
 8008b84:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8008b86:	e783      	b.n	8008a90 <_dtoa_r+0x710>
 8008b88:	9a07      	ldr	r2, [sp, #28]
 8008b8a:	e7ab      	b.n	8008ae4 <_dtoa_r+0x764>
 8008b8c:	2300      	movs	r3, #0
 8008b8e:	e7d4      	b.n	8008b3a <_dtoa_r+0x7ba>
 8008b90:	9b00      	ldr	r3, [sp, #0]
 8008b92:	e7d2      	b.n	8008b3a <_dtoa_r+0x7ba>
 8008b94:	2300      	movs	r3, #0
 8008b96:	9307      	str	r3, [sp, #28]
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 8008b9e:	6918      	ldr	r0, [r3, #16]
 8008ba0:	f000 fc2b 	bl	80093fa <__hi0bits>
 8008ba4:	f1c0 0020 	rsb	r0, r0, #32
 8008ba8:	4440      	add	r0, r8
 8008baa:	f010 001f 	ands.w	r0, r0, #31
 8008bae:	d047      	beq.n	8008c40 <_dtoa_r+0x8c0>
 8008bb0:	f1c0 0320 	rsb	r3, r0, #32
 8008bb4:	2b04      	cmp	r3, #4
 8008bb6:	dd3b      	ble.n	8008c30 <_dtoa_r+0x8b0>
 8008bb8:	9b05      	ldr	r3, [sp, #20]
 8008bba:	f1c0 001c 	rsb	r0, r0, #28
 8008bbe:	4403      	add	r3, r0
 8008bc0:	9305      	str	r3, [sp, #20]
 8008bc2:	4405      	add	r5, r0
 8008bc4:	4480      	add	r8, r0
 8008bc6:	9b05      	ldr	r3, [sp, #20]
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	dd05      	ble.n	8008bd8 <_dtoa_r+0x858>
 8008bcc:	461a      	mov	r2, r3
 8008bce:	9904      	ldr	r1, [sp, #16]
 8008bd0:	4620      	mov	r0, r4
 8008bd2:	f000 fd4d 	bl	8009670 <__lshift>
 8008bd6:	9004      	str	r0, [sp, #16]
 8008bd8:	f1b8 0f00 	cmp.w	r8, #0
 8008bdc:	dd05      	ble.n	8008bea <_dtoa_r+0x86a>
 8008bde:	4639      	mov	r1, r7
 8008be0:	4642      	mov	r2, r8
 8008be2:	4620      	mov	r0, r4
 8008be4:	f000 fd44 	bl	8009670 <__lshift>
 8008be8:	4607      	mov	r7, r0
 8008bea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008bec:	b353      	cbz	r3, 8008c44 <_dtoa_r+0x8c4>
 8008bee:	4639      	mov	r1, r7
 8008bf0:	9804      	ldr	r0, [sp, #16]
 8008bf2:	f000 fd91 	bl	8009718 <__mcmp>
 8008bf6:	2800      	cmp	r0, #0
 8008bf8:	da24      	bge.n	8008c44 <_dtoa_r+0x8c4>
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	220a      	movs	r2, #10
 8008bfe:	9904      	ldr	r1, [sp, #16]
 8008c00:	4620      	mov	r0, r4
 8008c02:	f000 fbbf 	bl	8009384 <__multadd>
 8008c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008c08:	9004      	str	r0, [sp, #16]
 8008c0a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008c0e:	2b00      	cmp	r3, #0
 8008c10:	f000 814d 	beq.w	8008eae <_dtoa_r+0xb2e>
 8008c14:	2300      	movs	r3, #0
 8008c16:	4631      	mov	r1, r6
 8008c18:	220a      	movs	r2, #10
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	f000 fbb2 	bl	8009384 <__multadd>
 8008c20:	9b02      	ldr	r3, [sp, #8]
 8008c22:	2b00      	cmp	r3, #0
 8008c24:	4606      	mov	r6, r0
 8008c26:	dc4f      	bgt.n	8008cc8 <_dtoa_r+0x948>
 8008c28:	9b06      	ldr	r3, [sp, #24]
 8008c2a:	2b02      	cmp	r3, #2
 8008c2c:	dd4c      	ble.n	8008cc8 <_dtoa_r+0x948>
 8008c2e:	e011      	b.n	8008c54 <_dtoa_r+0x8d4>
 8008c30:	d0c9      	beq.n	8008bc6 <_dtoa_r+0x846>
 8008c32:	9a05      	ldr	r2, [sp, #20]
 8008c34:	331c      	adds	r3, #28
 8008c36:	441a      	add	r2, r3
 8008c38:	9205      	str	r2, [sp, #20]
 8008c3a:	441d      	add	r5, r3
 8008c3c:	4498      	add	r8, r3
 8008c3e:	e7c2      	b.n	8008bc6 <_dtoa_r+0x846>
 8008c40:	4603      	mov	r3, r0
 8008c42:	e7f6      	b.n	8008c32 <_dtoa_r+0x8b2>
 8008c44:	f1b9 0f00 	cmp.w	r9, #0
 8008c48:	dc38      	bgt.n	8008cbc <_dtoa_r+0x93c>
 8008c4a:	9b06      	ldr	r3, [sp, #24]
 8008c4c:	2b02      	cmp	r3, #2
 8008c4e:	dd35      	ble.n	8008cbc <_dtoa_r+0x93c>
 8008c50:	f8cd 9008 	str.w	r9, [sp, #8]
 8008c54:	9b02      	ldr	r3, [sp, #8]
 8008c56:	b963      	cbnz	r3, 8008c72 <_dtoa_r+0x8f2>
 8008c58:	4639      	mov	r1, r7
 8008c5a:	2205      	movs	r2, #5
 8008c5c:	4620      	mov	r0, r4
 8008c5e:	f000 fb91 	bl	8009384 <__multadd>
 8008c62:	4601      	mov	r1, r0
 8008c64:	4607      	mov	r7, r0
 8008c66:	9804      	ldr	r0, [sp, #16]
 8008c68:	f000 fd56 	bl	8009718 <__mcmp>
 8008c6c:	2800      	cmp	r0, #0
 8008c6e:	f73f adcc 	bgt.w	800880a <_dtoa_r+0x48a>
 8008c72:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008c74:	465d      	mov	r5, fp
 8008c76:	ea6f 0a03 	mvn.w	sl, r3
 8008c7a:	f04f 0900 	mov.w	r9, #0
 8008c7e:	4639      	mov	r1, r7
 8008c80:	4620      	mov	r0, r4
 8008c82:	f000 fb68 	bl	8009356 <_Bfree>
 8008c86:	2e00      	cmp	r6, #0
 8008c88:	f43f aeb7 	beq.w	80089fa <_dtoa_r+0x67a>
 8008c8c:	f1b9 0f00 	cmp.w	r9, #0
 8008c90:	d005      	beq.n	8008c9e <_dtoa_r+0x91e>
 8008c92:	45b1      	cmp	r9, r6
 8008c94:	d003      	beq.n	8008c9e <_dtoa_r+0x91e>
 8008c96:	4649      	mov	r1, r9
 8008c98:	4620      	mov	r0, r4
 8008c9a:	f000 fb5c 	bl	8009356 <_Bfree>
 8008c9e:	4631      	mov	r1, r6
 8008ca0:	4620      	mov	r0, r4
 8008ca2:	f000 fb58 	bl	8009356 <_Bfree>
 8008ca6:	e6a8      	b.n	80089fa <_dtoa_r+0x67a>
 8008ca8:	2700      	movs	r7, #0
 8008caa:	463e      	mov	r6, r7
 8008cac:	e7e1      	b.n	8008c72 <_dtoa_r+0x8f2>
 8008cae:	f8dd a020 	ldr.w	sl, [sp, #32]
 8008cb2:	463e      	mov	r6, r7
 8008cb4:	e5a9      	b.n	800880a <_dtoa_r+0x48a>
 8008cb6:	bf00      	nop
 8008cb8:	40240000 	.word	0x40240000
 8008cbc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008cbe:	f8cd 9008 	str.w	r9, [sp, #8]
 8008cc2:	2b00      	cmp	r3, #0
 8008cc4:	f000 80fa 	beq.w	8008ebc <_dtoa_r+0xb3c>
 8008cc8:	2d00      	cmp	r5, #0
 8008cca:	dd05      	ble.n	8008cd8 <_dtoa_r+0x958>
 8008ccc:	4631      	mov	r1, r6
 8008cce:	462a      	mov	r2, r5
 8008cd0:	4620      	mov	r0, r4
 8008cd2:	f000 fccd 	bl	8009670 <__lshift>
 8008cd6:	4606      	mov	r6, r0
 8008cd8:	9b07      	ldr	r3, [sp, #28]
 8008cda:	2b00      	cmp	r3, #0
 8008cdc:	d04c      	beq.n	8008d78 <_dtoa_r+0x9f8>
 8008cde:	6871      	ldr	r1, [r6, #4]
 8008ce0:	4620      	mov	r0, r4
 8008ce2:	f000 fb04 	bl	80092ee <_Balloc>
 8008ce6:	6932      	ldr	r2, [r6, #16]
 8008ce8:	3202      	adds	r2, #2
 8008cea:	4605      	mov	r5, r0
 8008cec:	0092      	lsls	r2, r2, #2
 8008cee:	f106 010c 	add.w	r1, r6, #12
 8008cf2:	300c      	adds	r0, #12
 8008cf4:	f000 faf0 	bl	80092d8 <memcpy>
 8008cf8:	2201      	movs	r2, #1
 8008cfa:	4629      	mov	r1, r5
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	f000 fcb7 	bl	8009670 <__lshift>
 8008d02:	9b00      	ldr	r3, [sp, #0]
 8008d04:	f8cd b014 	str.w	fp, [sp, #20]
 8008d08:	f003 0301 	and.w	r3, r3, #1
 8008d0c:	46b1      	mov	r9, r6
 8008d0e:	9307      	str	r3, [sp, #28]
 8008d10:	4606      	mov	r6, r0
 8008d12:	4639      	mov	r1, r7
 8008d14:	9804      	ldr	r0, [sp, #16]
 8008d16:	f7ff faa7 	bl	8008268 <quorem>
 8008d1a:	4649      	mov	r1, r9
 8008d1c:	4605      	mov	r5, r0
 8008d1e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008d22:	9804      	ldr	r0, [sp, #16]
 8008d24:	f000 fcf8 	bl	8009718 <__mcmp>
 8008d28:	4632      	mov	r2, r6
 8008d2a:	9000      	str	r0, [sp, #0]
 8008d2c:	4639      	mov	r1, r7
 8008d2e:	4620      	mov	r0, r4
 8008d30:	f000 fd0c 	bl	800974c <__mdiff>
 8008d34:	68c3      	ldr	r3, [r0, #12]
 8008d36:	4602      	mov	r2, r0
 8008d38:	bb03      	cbnz	r3, 8008d7c <_dtoa_r+0x9fc>
 8008d3a:	4601      	mov	r1, r0
 8008d3c:	9008      	str	r0, [sp, #32]
 8008d3e:	9804      	ldr	r0, [sp, #16]
 8008d40:	f000 fcea 	bl	8009718 <__mcmp>
 8008d44:	9a08      	ldr	r2, [sp, #32]
 8008d46:	4603      	mov	r3, r0
 8008d48:	4611      	mov	r1, r2
 8008d4a:	4620      	mov	r0, r4
 8008d4c:	9308      	str	r3, [sp, #32]
 8008d4e:	f000 fb02 	bl	8009356 <_Bfree>
 8008d52:	9b08      	ldr	r3, [sp, #32]
 8008d54:	b9a3      	cbnz	r3, 8008d80 <_dtoa_r+0xa00>
 8008d56:	9a06      	ldr	r2, [sp, #24]
 8008d58:	b992      	cbnz	r2, 8008d80 <_dtoa_r+0xa00>
 8008d5a:	9a07      	ldr	r2, [sp, #28]
 8008d5c:	b982      	cbnz	r2, 8008d80 <_dtoa_r+0xa00>
 8008d5e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008d62:	d029      	beq.n	8008db8 <_dtoa_r+0xa38>
 8008d64:	9b00      	ldr	r3, [sp, #0]
 8008d66:	2b00      	cmp	r3, #0
 8008d68:	dd01      	ble.n	8008d6e <_dtoa_r+0x9ee>
 8008d6a:	f105 0831 	add.w	r8, r5, #49	; 0x31
 8008d6e:	9b05      	ldr	r3, [sp, #20]
 8008d70:	1c5d      	adds	r5, r3, #1
 8008d72:	f883 8000 	strb.w	r8, [r3]
 8008d76:	e782      	b.n	8008c7e <_dtoa_r+0x8fe>
 8008d78:	4630      	mov	r0, r6
 8008d7a:	e7c2      	b.n	8008d02 <_dtoa_r+0x982>
 8008d7c:	2301      	movs	r3, #1
 8008d7e:	e7e3      	b.n	8008d48 <_dtoa_r+0x9c8>
 8008d80:	9a00      	ldr	r2, [sp, #0]
 8008d82:	2a00      	cmp	r2, #0
 8008d84:	db04      	blt.n	8008d90 <_dtoa_r+0xa10>
 8008d86:	d125      	bne.n	8008dd4 <_dtoa_r+0xa54>
 8008d88:	9a06      	ldr	r2, [sp, #24]
 8008d8a:	bb1a      	cbnz	r2, 8008dd4 <_dtoa_r+0xa54>
 8008d8c:	9a07      	ldr	r2, [sp, #28]
 8008d8e:	bb0a      	cbnz	r2, 8008dd4 <_dtoa_r+0xa54>
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	ddec      	ble.n	8008d6e <_dtoa_r+0x9ee>
 8008d94:	2201      	movs	r2, #1
 8008d96:	9904      	ldr	r1, [sp, #16]
 8008d98:	4620      	mov	r0, r4
 8008d9a:	f000 fc69 	bl	8009670 <__lshift>
 8008d9e:	4639      	mov	r1, r7
 8008da0:	9004      	str	r0, [sp, #16]
 8008da2:	f000 fcb9 	bl	8009718 <__mcmp>
 8008da6:	2800      	cmp	r0, #0
 8008da8:	dc03      	bgt.n	8008db2 <_dtoa_r+0xa32>
 8008daa:	d1e0      	bne.n	8008d6e <_dtoa_r+0x9ee>
 8008dac:	f018 0f01 	tst.w	r8, #1
 8008db0:	d0dd      	beq.n	8008d6e <_dtoa_r+0x9ee>
 8008db2:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008db6:	d1d8      	bne.n	8008d6a <_dtoa_r+0x9ea>
 8008db8:	9b05      	ldr	r3, [sp, #20]
 8008dba:	9a05      	ldr	r2, [sp, #20]
 8008dbc:	1c5d      	adds	r5, r3, #1
 8008dbe:	2339      	movs	r3, #57	; 0x39
 8008dc0:	7013      	strb	r3, [r2, #0]
 8008dc2:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008dc6:	2b39      	cmp	r3, #57	; 0x39
 8008dc8:	f105 32ff 	add.w	r2, r5, #4294967295
 8008dcc:	d04f      	beq.n	8008e6e <_dtoa_r+0xaee>
 8008dce:	3301      	adds	r3, #1
 8008dd0:	7013      	strb	r3, [r2, #0]
 8008dd2:	e754      	b.n	8008c7e <_dtoa_r+0x8fe>
 8008dd4:	9a05      	ldr	r2, [sp, #20]
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	f102 0501 	add.w	r5, r2, #1
 8008ddc:	dd06      	ble.n	8008dec <_dtoa_r+0xa6c>
 8008dde:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8008de2:	d0e9      	beq.n	8008db8 <_dtoa_r+0xa38>
 8008de4:	f108 0801 	add.w	r8, r8, #1
 8008de8:	9b05      	ldr	r3, [sp, #20]
 8008dea:	e7c2      	b.n	8008d72 <_dtoa_r+0x9f2>
 8008dec:	9a02      	ldr	r2, [sp, #8]
 8008dee:	f805 8c01 	strb.w	r8, [r5, #-1]
 8008df2:	eba5 030b 	sub.w	r3, r5, fp
 8008df6:	4293      	cmp	r3, r2
 8008df8:	d021      	beq.n	8008e3e <_dtoa_r+0xabe>
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	220a      	movs	r2, #10
 8008dfe:	9904      	ldr	r1, [sp, #16]
 8008e00:	4620      	mov	r0, r4
 8008e02:	f000 fabf 	bl	8009384 <__multadd>
 8008e06:	45b1      	cmp	r9, r6
 8008e08:	9004      	str	r0, [sp, #16]
 8008e0a:	f04f 0300 	mov.w	r3, #0
 8008e0e:	f04f 020a 	mov.w	r2, #10
 8008e12:	4649      	mov	r1, r9
 8008e14:	4620      	mov	r0, r4
 8008e16:	d105      	bne.n	8008e24 <_dtoa_r+0xaa4>
 8008e18:	f000 fab4 	bl	8009384 <__multadd>
 8008e1c:	4681      	mov	r9, r0
 8008e1e:	4606      	mov	r6, r0
 8008e20:	9505      	str	r5, [sp, #20]
 8008e22:	e776      	b.n	8008d12 <_dtoa_r+0x992>
 8008e24:	f000 faae 	bl	8009384 <__multadd>
 8008e28:	4631      	mov	r1, r6
 8008e2a:	4681      	mov	r9, r0
 8008e2c:	2300      	movs	r3, #0
 8008e2e:	220a      	movs	r2, #10
 8008e30:	4620      	mov	r0, r4
 8008e32:	f000 faa7 	bl	8009384 <__multadd>
 8008e36:	4606      	mov	r6, r0
 8008e38:	e7f2      	b.n	8008e20 <_dtoa_r+0xaa0>
 8008e3a:	f04f 0900 	mov.w	r9, #0
 8008e3e:	2201      	movs	r2, #1
 8008e40:	9904      	ldr	r1, [sp, #16]
 8008e42:	4620      	mov	r0, r4
 8008e44:	f000 fc14 	bl	8009670 <__lshift>
 8008e48:	4639      	mov	r1, r7
 8008e4a:	9004      	str	r0, [sp, #16]
 8008e4c:	f000 fc64 	bl	8009718 <__mcmp>
 8008e50:	2800      	cmp	r0, #0
 8008e52:	dcb6      	bgt.n	8008dc2 <_dtoa_r+0xa42>
 8008e54:	d102      	bne.n	8008e5c <_dtoa_r+0xadc>
 8008e56:	f018 0f01 	tst.w	r8, #1
 8008e5a:	d1b2      	bne.n	8008dc2 <_dtoa_r+0xa42>
 8008e5c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008e60:	2b30      	cmp	r3, #48	; 0x30
 8008e62:	f105 32ff 	add.w	r2, r5, #4294967295
 8008e66:	f47f af0a 	bne.w	8008c7e <_dtoa_r+0x8fe>
 8008e6a:	4615      	mov	r5, r2
 8008e6c:	e7f6      	b.n	8008e5c <_dtoa_r+0xadc>
 8008e6e:	4593      	cmp	fp, r2
 8008e70:	d105      	bne.n	8008e7e <_dtoa_r+0xafe>
 8008e72:	2331      	movs	r3, #49	; 0x31
 8008e74:	f10a 0a01 	add.w	sl, sl, #1
 8008e78:	f88b 3000 	strb.w	r3, [fp]
 8008e7c:	e6ff      	b.n	8008c7e <_dtoa_r+0x8fe>
 8008e7e:	4615      	mov	r5, r2
 8008e80:	e79f      	b.n	8008dc2 <_dtoa_r+0xa42>
 8008e82:	f8df b064 	ldr.w	fp, [pc, #100]	; 8008ee8 <_dtoa_r+0xb68>
 8008e86:	e007      	b.n	8008e98 <_dtoa_r+0xb18>
 8008e88:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008e8a:	f8df b060 	ldr.w	fp, [pc, #96]	; 8008eec <_dtoa_r+0xb6c>
 8008e8e:	b11b      	cbz	r3, 8008e98 <_dtoa_r+0xb18>
 8008e90:	f10b 0308 	add.w	r3, fp, #8
 8008e94:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008e96:	6013      	str	r3, [r2, #0]
 8008e98:	4658      	mov	r0, fp
 8008e9a:	b017      	add	sp, #92	; 0x5c
 8008e9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008ea0:	9b06      	ldr	r3, [sp, #24]
 8008ea2:	2b01      	cmp	r3, #1
 8008ea4:	f77f ae35 	ble.w	8008b12 <_dtoa_r+0x792>
 8008ea8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008eaa:	9307      	str	r3, [sp, #28]
 8008eac:	e649      	b.n	8008b42 <_dtoa_r+0x7c2>
 8008eae:	9b02      	ldr	r3, [sp, #8]
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	dc03      	bgt.n	8008ebc <_dtoa_r+0xb3c>
 8008eb4:	9b06      	ldr	r3, [sp, #24]
 8008eb6:	2b02      	cmp	r3, #2
 8008eb8:	f73f aecc 	bgt.w	8008c54 <_dtoa_r+0x8d4>
 8008ebc:	465d      	mov	r5, fp
 8008ebe:	4639      	mov	r1, r7
 8008ec0:	9804      	ldr	r0, [sp, #16]
 8008ec2:	f7ff f9d1 	bl	8008268 <quorem>
 8008ec6:	f100 0830 	add.w	r8, r0, #48	; 0x30
 8008eca:	f805 8b01 	strb.w	r8, [r5], #1
 8008ece:	9a02      	ldr	r2, [sp, #8]
 8008ed0:	eba5 030b 	sub.w	r3, r5, fp
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	ddb0      	ble.n	8008e3a <_dtoa_r+0xaba>
 8008ed8:	2300      	movs	r3, #0
 8008eda:	220a      	movs	r2, #10
 8008edc:	9904      	ldr	r1, [sp, #16]
 8008ede:	4620      	mov	r0, r4
 8008ee0:	f000 fa50 	bl	8009384 <__multadd>
 8008ee4:	9004      	str	r0, [sp, #16]
 8008ee6:	e7ea      	b.n	8008ebe <_dtoa_r+0xb3e>
 8008ee8:	0800c144 	.word	0x0800c144
 8008eec:	0800c168 	.word	0x0800c168

08008ef0 <__sflush_r>:
 8008ef0:	898a      	ldrh	r2, [r1, #12]
 8008ef2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ef6:	4605      	mov	r5, r0
 8008ef8:	0710      	lsls	r0, r2, #28
 8008efa:	460c      	mov	r4, r1
 8008efc:	d458      	bmi.n	8008fb0 <__sflush_r+0xc0>
 8008efe:	684b      	ldr	r3, [r1, #4]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	dc05      	bgt.n	8008f10 <__sflush_r+0x20>
 8008f04:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dc02      	bgt.n	8008f10 <__sflush_r+0x20>
 8008f0a:	2000      	movs	r0, #0
 8008f0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f10:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f12:	2e00      	cmp	r6, #0
 8008f14:	d0f9      	beq.n	8008f0a <__sflush_r+0x1a>
 8008f16:	2300      	movs	r3, #0
 8008f18:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008f1c:	682f      	ldr	r7, [r5, #0]
 8008f1e:	6a21      	ldr	r1, [r4, #32]
 8008f20:	602b      	str	r3, [r5, #0]
 8008f22:	d032      	beq.n	8008f8a <__sflush_r+0x9a>
 8008f24:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008f26:	89a3      	ldrh	r3, [r4, #12]
 8008f28:	075a      	lsls	r2, r3, #29
 8008f2a:	d505      	bpl.n	8008f38 <__sflush_r+0x48>
 8008f2c:	6863      	ldr	r3, [r4, #4]
 8008f2e:	1ac0      	subs	r0, r0, r3
 8008f30:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008f32:	b10b      	cbz	r3, 8008f38 <__sflush_r+0x48>
 8008f34:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008f36:	1ac0      	subs	r0, r0, r3
 8008f38:	2300      	movs	r3, #0
 8008f3a:	4602      	mov	r2, r0
 8008f3c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008f3e:	6a21      	ldr	r1, [r4, #32]
 8008f40:	4628      	mov	r0, r5
 8008f42:	47b0      	blx	r6
 8008f44:	1c43      	adds	r3, r0, #1
 8008f46:	89a3      	ldrh	r3, [r4, #12]
 8008f48:	d106      	bne.n	8008f58 <__sflush_r+0x68>
 8008f4a:	6829      	ldr	r1, [r5, #0]
 8008f4c:	291d      	cmp	r1, #29
 8008f4e:	d848      	bhi.n	8008fe2 <__sflush_r+0xf2>
 8008f50:	4a29      	ldr	r2, [pc, #164]	; (8008ff8 <__sflush_r+0x108>)
 8008f52:	40ca      	lsrs	r2, r1
 8008f54:	07d6      	lsls	r6, r2, #31
 8008f56:	d544      	bpl.n	8008fe2 <__sflush_r+0xf2>
 8008f58:	2200      	movs	r2, #0
 8008f5a:	6062      	str	r2, [r4, #4]
 8008f5c:	04d9      	lsls	r1, r3, #19
 8008f5e:	6922      	ldr	r2, [r4, #16]
 8008f60:	6022      	str	r2, [r4, #0]
 8008f62:	d504      	bpl.n	8008f6e <__sflush_r+0x7e>
 8008f64:	1c42      	adds	r2, r0, #1
 8008f66:	d101      	bne.n	8008f6c <__sflush_r+0x7c>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b903      	cbnz	r3, 8008f6e <__sflush_r+0x7e>
 8008f6c:	6560      	str	r0, [r4, #84]	; 0x54
 8008f6e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008f70:	602f      	str	r7, [r5, #0]
 8008f72:	2900      	cmp	r1, #0
 8008f74:	d0c9      	beq.n	8008f0a <__sflush_r+0x1a>
 8008f76:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008f7a:	4299      	cmp	r1, r3
 8008f7c:	d002      	beq.n	8008f84 <__sflush_r+0x94>
 8008f7e:	4628      	mov	r0, r5
 8008f80:	f000 fc9e 	bl	80098c0 <_free_r>
 8008f84:	2000      	movs	r0, #0
 8008f86:	6360      	str	r0, [r4, #52]	; 0x34
 8008f88:	e7c0      	b.n	8008f0c <__sflush_r+0x1c>
 8008f8a:	2301      	movs	r3, #1
 8008f8c:	4628      	mov	r0, r5
 8008f8e:	47b0      	blx	r6
 8008f90:	1c41      	adds	r1, r0, #1
 8008f92:	d1c8      	bne.n	8008f26 <__sflush_r+0x36>
 8008f94:	682b      	ldr	r3, [r5, #0]
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d0c5      	beq.n	8008f26 <__sflush_r+0x36>
 8008f9a:	2b1d      	cmp	r3, #29
 8008f9c:	d001      	beq.n	8008fa2 <__sflush_r+0xb2>
 8008f9e:	2b16      	cmp	r3, #22
 8008fa0:	d101      	bne.n	8008fa6 <__sflush_r+0xb6>
 8008fa2:	602f      	str	r7, [r5, #0]
 8008fa4:	e7b1      	b.n	8008f0a <__sflush_r+0x1a>
 8008fa6:	89a3      	ldrh	r3, [r4, #12]
 8008fa8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fac:	81a3      	strh	r3, [r4, #12]
 8008fae:	e7ad      	b.n	8008f0c <__sflush_r+0x1c>
 8008fb0:	690f      	ldr	r7, [r1, #16]
 8008fb2:	2f00      	cmp	r7, #0
 8008fb4:	d0a9      	beq.n	8008f0a <__sflush_r+0x1a>
 8008fb6:	0793      	lsls	r3, r2, #30
 8008fb8:	680e      	ldr	r6, [r1, #0]
 8008fba:	bf08      	it	eq
 8008fbc:	694b      	ldreq	r3, [r1, #20]
 8008fbe:	600f      	str	r7, [r1, #0]
 8008fc0:	bf18      	it	ne
 8008fc2:	2300      	movne	r3, #0
 8008fc4:	eba6 0807 	sub.w	r8, r6, r7
 8008fc8:	608b      	str	r3, [r1, #8]
 8008fca:	f1b8 0f00 	cmp.w	r8, #0
 8008fce:	dd9c      	ble.n	8008f0a <__sflush_r+0x1a>
 8008fd0:	4643      	mov	r3, r8
 8008fd2:	463a      	mov	r2, r7
 8008fd4:	6a21      	ldr	r1, [r4, #32]
 8008fd6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008fd8:	4628      	mov	r0, r5
 8008fda:	47b0      	blx	r6
 8008fdc:	2800      	cmp	r0, #0
 8008fde:	dc06      	bgt.n	8008fee <__sflush_r+0xfe>
 8008fe0:	89a3      	ldrh	r3, [r4, #12]
 8008fe2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008fe6:	81a3      	strh	r3, [r4, #12]
 8008fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8008fec:	e78e      	b.n	8008f0c <__sflush_r+0x1c>
 8008fee:	4407      	add	r7, r0
 8008ff0:	eba8 0800 	sub.w	r8, r8, r0
 8008ff4:	e7e9      	b.n	8008fca <__sflush_r+0xda>
 8008ff6:	bf00      	nop
 8008ff8:	20400001 	.word	0x20400001

08008ffc <_fflush_r>:
 8008ffc:	b538      	push	{r3, r4, r5, lr}
 8008ffe:	690b      	ldr	r3, [r1, #16]
 8009000:	4605      	mov	r5, r0
 8009002:	460c      	mov	r4, r1
 8009004:	b1db      	cbz	r3, 800903e <_fflush_r+0x42>
 8009006:	b118      	cbz	r0, 8009010 <_fflush_r+0x14>
 8009008:	6983      	ldr	r3, [r0, #24]
 800900a:	b90b      	cbnz	r3, 8009010 <_fflush_r+0x14>
 800900c:	f000 f860 	bl	80090d0 <__sinit>
 8009010:	4b0c      	ldr	r3, [pc, #48]	; (8009044 <_fflush_r+0x48>)
 8009012:	429c      	cmp	r4, r3
 8009014:	d109      	bne.n	800902a <_fflush_r+0x2e>
 8009016:	686c      	ldr	r4, [r5, #4]
 8009018:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800901c:	b17b      	cbz	r3, 800903e <_fflush_r+0x42>
 800901e:	4621      	mov	r1, r4
 8009020:	4628      	mov	r0, r5
 8009022:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009026:	f7ff bf63 	b.w	8008ef0 <__sflush_r>
 800902a:	4b07      	ldr	r3, [pc, #28]	; (8009048 <_fflush_r+0x4c>)
 800902c:	429c      	cmp	r4, r3
 800902e:	d101      	bne.n	8009034 <_fflush_r+0x38>
 8009030:	68ac      	ldr	r4, [r5, #8]
 8009032:	e7f1      	b.n	8009018 <_fflush_r+0x1c>
 8009034:	4b05      	ldr	r3, [pc, #20]	; (800904c <_fflush_r+0x50>)
 8009036:	429c      	cmp	r4, r3
 8009038:	bf08      	it	eq
 800903a:	68ec      	ldreq	r4, [r5, #12]
 800903c:	e7ec      	b.n	8009018 <_fflush_r+0x1c>
 800903e:	2000      	movs	r0, #0
 8009040:	bd38      	pop	{r3, r4, r5, pc}
 8009042:	bf00      	nop
 8009044:	0800c198 	.word	0x0800c198
 8009048:	0800c1b8 	.word	0x0800c1b8
 800904c:	0800c178 	.word	0x0800c178

08009050 <std>:
 8009050:	2300      	movs	r3, #0
 8009052:	b510      	push	{r4, lr}
 8009054:	4604      	mov	r4, r0
 8009056:	e9c0 3300 	strd	r3, r3, [r0]
 800905a:	6083      	str	r3, [r0, #8]
 800905c:	8181      	strh	r1, [r0, #12]
 800905e:	6643      	str	r3, [r0, #100]	; 0x64
 8009060:	81c2      	strh	r2, [r0, #14]
 8009062:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009066:	6183      	str	r3, [r0, #24]
 8009068:	4619      	mov	r1, r3
 800906a:	2208      	movs	r2, #8
 800906c:	305c      	adds	r0, #92	; 0x5c
 800906e:	f7fe faa5 	bl	80075bc <memset>
 8009072:	4b05      	ldr	r3, [pc, #20]	; (8009088 <std+0x38>)
 8009074:	6263      	str	r3, [r4, #36]	; 0x24
 8009076:	4b05      	ldr	r3, [pc, #20]	; (800908c <std+0x3c>)
 8009078:	62a3      	str	r3, [r4, #40]	; 0x28
 800907a:	4b05      	ldr	r3, [pc, #20]	; (8009090 <std+0x40>)
 800907c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800907e:	4b05      	ldr	r3, [pc, #20]	; (8009094 <std+0x44>)
 8009080:	6224      	str	r4, [r4, #32]
 8009082:	6323      	str	r3, [r4, #48]	; 0x30
 8009084:	bd10      	pop	{r4, pc}
 8009086:	bf00      	nop
 8009088:	08009cb1 	.word	0x08009cb1
 800908c:	08009cd3 	.word	0x08009cd3
 8009090:	08009d0b 	.word	0x08009d0b
 8009094:	08009d2f 	.word	0x08009d2f

08009098 <_cleanup_r>:
 8009098:	4901      	ldr	r1, [pc, #4]	; (80090a0 <_cleanup_r+0x8>)
 800909a:	f000 b885 	b.w	80091a8 <_fwalk_reent>
 800909e:	bf00      	nop
 80090a0:	08008ffd 	.word	0x08008ffd

080090a4 <__sfmoreglue>:
 80090a4:	b570      	push	{r4, r5, r6, lr}
 80090a6:	1e4a      	subs	r2, r1, #1
 80090a8:	2568      	movs	r5, #104	; 0x68
 80090aa:	4355      	muls	r5, r2
 80090ac:	460e      	mov	r6, r1
 80090ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80090b2:	f000 fc53 	bl	800995c <_malloc_r>
 80090b6:	4604      	mov	r4, r0
 80090b8:	b140      	cbz	r0, 80090cc <__sfmoreglue+0x28>
 80090ba:	2100      	movs	r1, #0
 80090bc:	e9c0 1600 	strd	r1, r6, [r0]
 80090c0:	300c      	adds	r0, #12
 80090c2:	60a0      	str	r0, [r4, #8]
 80090c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80090c8:	f7fe fa78 	bl	80075bc <memset>
 80090cc:	4620      	mov	r0, r4
 80090ce:	bd70      	pop	{r4, r5, r6, pc}

080090d0 <__sinit>:
 80090d0:	6983      	ldr	r3, [r0, #24]
 80090d2:	b510      	push	{r4, lr}
 80090d4:	4604      	mov	r4, r0
 80090d6:	bb33      	cbnz	r3, 8009126 <__sinit+0x56>
 80090d8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80090dc:	6503      	str	r3, [r0, #80]	; 0x50
 80090de:	4b12      	ldr	r3, [pc, #72]	; (8009128 <__sinit+0x58>)
 80090e0:	4a12      	ldr	r2, [pc, #72]	; (800912c <__sinit+0x5c>)
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	6282      	str	r2, [r0, #40]	; 0x28
 80090e6:	4298      	cmp	r0, r3
 80090e8:	bf04      	itt	eq
 80090ea:	2301      	moveq	r3, #1
 80090ec:	6183      	streq	r3, [r0, #24]
 80090ee:	f000 f81f 	bl	8009130 <__sfp>
 80090f2:	6060      	str	r0, [r4, #4]
 80090f4:	4620      	mov	r0, r4
 80090f6:	f000 f81b 	bl	8009130 <__sfp>
 80090fa:	60a0      	str	r0, [r4, #8]
 80090fc:	4620      	mov	r0, r4
 80090fe:	f000 f817 	bl	8009130 <__sfp>
 8009102:	2200      	movs	r2, #0
 8009104:	60e0      	str	r0, [r4, #12]
 8009106:	2104      	movs	r1, #4
 8009108:	6860      	ldr	r0, [r4, #4]
 800910a:	f7ff ffa1 	bl	8009050 <std>
 800910e:	2201      	movs	r2, #1
 8009110:	2109      	movs	r1, #9
 8009112:	68a0      	ldr	r0, [r4, #8]
 8009114:	f7ff ff9c 	bl	8009050 <std>
 8009118:	2202      	movs	r2, #2
 800911a:	2112      	movs	r1, #18
 800911c:	68e0      	ldr	r0, [r4, #12]
 800911e:	f7ff ff97 	bl	8009050 <std>
 8009122:	2301      	movs	r3, #1
 8009124:	61a3      	str	r3, [r4, #24]
 8009126:	bd10      	pop	{r4, pc}
 8009128:	0800c130 	.word	0x0800c130
 800912c:	08009099 	.word	0x08009099

08009130 <__sfp>:
 8009130:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009132:	4b1b      	ldr	r3, [pc, #108]	; (80091a0 <__sfp+0x70>)
 8009134:	681e      	ldr	r6, [r3, #0]
 8009136:	69b3      	ldr	r3, [r6, #24]
 8009138:	4607      	mov	r7, r0
 800913a:	b913      	cbnz	r3, 8009142 <__sfp+0x12>
 800913c:	4630      	mov	r0, r6
 800913e:	f7ff ffc7 	bl	80090d0 <__sinit>
 8009142:	3648      	adds	r6, #72	; 0x48
 8009144:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009148:	3b01      	subs	r3, #1
 800914a:	d503      	bpl.n	8009154 <__sfp+0x24>
 800914c:	6833      	ldr	r3, [r6, #0]
 800914e:	b133      	cbz	r3, 800915e <__sfp+0x2e>
 8009150:	6836      	ldr	r6, [r6, #0]
 8009152:	e7f7      	b.n	8009144 <__sfp+0x14>
 8009154:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009158:	b16d      	cbz	r5, 8009176 <__sfp+0x46>
 800915a:	3468      	adds	r4, #104	; 0x68
 800915c:	e7f4      	b.n	8009148 <__sfp+0x18>
 800915e:	2104      	movs	r1, #4
 8009160:	4638      	mov	r0, r7
 8009162:	f7ff ff9f 	bl	80090a4 <__sfmoreglue>
 8009166:	6030      	str	r0, [r6, #0]
 8009168:	2800      	cmp	r0, #0
 800916a:	d1f1      	bne.n	8009150 <__sfp+0x20>
 800916c:	230c      	movs	r3, #12
 800916e:	603b      	str	r3, [r7, #0]
 8009170:	4604      	mov	r4, r0
 8009172:	4620      	mov	r0, r4
 8009174:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009176:	4b0b      	ldr	r3, [pc, #44]	; (80091a4 <__sfp+0x74>)
 8009178:	6665      	str	r5, [r4, #100]	; 0x64
 800917a:	e9c4 5500 	strd	r5, r5, [r4]
 800917e:	60a5      	str	r5, [r4, #8]
 8009180:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8009184:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8009188:	2208      	movs	r2, #8
 800918a:	4629      	mov	r1, r5
 800918c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009190:	f7fe fa14 	bl	80075bc <memset>
 8009194:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009198:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800919c:	e7e9      	b.n	8009172 <__sfp+0x42>
 800919e:	bf00      	nop
 80091a0:	0800c130 	.word	0x0800c130
 80091a4:	ffff0001 	.word	0xffff0001

080091a8 <_fwalk_reent>:
 80091a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80091ac:	4680      	mov	r8, r0
 80091ae:	4689      	mov	r9, r1
 80091b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80091b4:	2600      	movs	r6, #0
 80091b6:	b914      	cbnz	r4, 80091be <_fwalk_reent+0x16>
 80091b8:	4630      	mov	r0, r6
 80091ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80091be:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80091c2:	3f01      	subs	r7, #1
 80091c4:	d501      	bpl.n	80091ca <_fwalk_reent+0x22>
 80091c6:	6824      	ldr	r4, [r4, #0]
 80091c8:	e7f5      	b.n	80091b6 <_fwalk_reent+0xe>
 80091ca:	89ab      	ldrh	r3, [r5, #12]
 80091cc:	2b01      	cmp	r3, #1
 80091ce:	d907      	bls.n	80091e0 <_fwalk_reent+0x38>
 80091d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80091d4:	3301      	adds	r3, #1
 80091d6:	d003      	beq.n	80091e0 <_fwalk_reent+0x38>
 80091d8:	4629      	mov	r1, r5
 80091da:	4640      	mov	r0, r8
 80091dc:	47c8      	blx	r9
 80091de:	4306      	orrs	r6, r0
 80091e0:	3568      	adds	r5, #104	; 0x68
 80091e2:	e7ee      	b.n	80091c2 <_fwalk_reent+0x1a>

080091e4 <_localeconv_r>:
 80091e4:	4b04      	ldr	r3, [pc, #16]	; (80091f8 <_localeconv_r+0x14>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	6a18      	ldr	r0, [r3, #32]
 80091ea:	4b04      	ldr	r3, [pc, #16]	; (80091fc <_localeconv_r+0x18>)
 80091ec:	2800      	cmp	r0, #0
 80091ee:	bf08      	it	eq
 80091f0:	4618      	moveq	r0, r3
 80091f2:	30f0      	adds	r0, #240	; 0xf0
 80091f4:	4770      	bx	lr
 80091f6:	bf00      	nop
 80091f8:	20000028 	.word	0x20000028
 80091fc:	2000008c 	.word	0x2000008c

08009200 <__swhatbuf_r>:
 8009200:	b570      	push	{r4, r5, r6, lr}
 8009202:	460e      	mov	r6, r1
 8009204:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009208:	2900      	cmp	r1, #0
 800920a:	b096      	sub	sp, #88	; 0x58
 800920c:	4614      	mov	r4, r2
 800920e:	461d      	mov	r5, r3
 8009210:	da07      	bge.n	8009222 <__swhatbuf_r+0x22>
 8009212:	2300      	movs	r3, #0
 8009214:	602b      	str	r3, [r5, #0]
 8009216:	89b3      	ldrh	r3, [r6, #12]
 8009218:	061a      	lsls	r2, r3, #24
 800921a:	d410      	bmi.n	800923e <__swhatbuf_r+0x3e>
 800921c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009220:	e00e      	b.n	8009240 <__swhatbuf_r+0x40>
 8009222:	466a      	mov	r2, sp
 8009224:	f000 fdaa 	bl	8009d7c <_fstat_r>
 8009228:	2800      	cmp	r0, #0
 800922a:	dbf2      	blt.n	8009212 <__swhatbuf_r+0x12>
 800922c:	9a01      	ldr	r2, [sp, #4]
 800922e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009232:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009236:	425a      	negs	r2, r3
 8009238:	415a      	adcs	r2, r3
 800923a:	602a      	str	r2, [r5, #0]
 800923c:	e7ee      	b.n	800921c <__swhatbuf_r+0x1c>
 800923e:	2340      	movs	r3, #64	; 0x40
 8009240:	2000      	movs	r0, #0
 8009242:	6023      	str	r3, [r4, #0]
 8009244:	b016      	add	sp, #88	; 0x58
 8009246:	bd70      	pop	{r4, r5, r6, pc}

08009248 <__smakebuf_r>:
 8009248:	898b      	ldrh	r3, [r1, #12]
 800924a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800924c:	079d      	lsls	r5, r3, #30
 800924e:	4606      	mov	r6, r0
 8009250:	460c      	mov	r4, r1
 8009252:	d507      	bpl.n	8009264 <__smakebuf_r+0x1c>
 8009254:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009258:	6023      	str	r3, [r4, #0]
 800925a:	6123      	str	r3, [r4, #16]
 800925c:	2301      	movs	r3, #1
 800925e:	6163      	str	r3, [r4, #20]
 8009260:	b002      	add	sp, #8
 8009262:	bd70      	pop	{r4, r5, r6, pc}
 8009264:	ab01      	add	r3, sp, #4
 8009266:	466a      	mov	r2, sp
 8009268:	f7ff ffca 	bl	8009200 <__swhatbuf_r>
 800926c:	9900      	ldr	r1, [sp, #0]
 800926e:	4605      	mov	r5, r0
 8009270:	4630      	mov	r0, r6
 8009272:	f000 fb73 	bl	800995c <_malloc_r>
 8009276:	b948      	cbnz	r0, 800928c <__smakebuf_r+0x44>
 8009278:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800927c:	059a      	lsls	r2, r3, #22
 800927e:	d4ef      	bmi.n	8009260 <__smakebuf_r+0x18>
 8009280:	f023 0303 	bic.w	r3, r3, #3
 8009284:	f043 0302 	orr.w	r3, r3, #2
 8009288:	81a3      	strh	r3, [r4, #12]
 800928a:	e7e3      	b.n	8009254 <__smakebuf_r+0xc>
 800928c:	4b0d      	ldr	r3, [pc, #52]	; (80092c4 <__smakebuf_r+0x7c>)
 800928e:	62b3      	str	r3, [r6, #40]	; 0x28
 8009290:	89a3      	ldrh	r3, [r4, #12]
 8009292:	6020      	str	r0, [r4, #0]
 8009294:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009298:	81a3      	strh	r3, [r4, #12]
 800929a:	9b00      	ldr	r3, [sp, #0]
 800929c:	6163      	str	r3, [r4, #20]
 800929e:	9b01      	ldr	r3, [sp, #4]
 80092a0:	6120      	str	r0, [r4, #16]
 80092a2:	b15b      	cbz	r3, 80092bc <__smakebuf_r+0x74>
 80092a4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80092a8:	4630      	mov	r0, r6
 80092aa:	f000 fd79 	bl	8009da0 <_isatty_r>
 80092ae:	b128      	cbz	r0, 80092bc <__smakebuf_r+0x74>
 80092b0:	89a3      	ldrh	r3, [r4, #12]
 80092b2:	f023 0303 	bic.w	r3, r3, #3
 80092b6:	f043 0301 	orr.w	r3, r3, #1
 80092ba:	81a3      	strh	r3, [r4, #12]
 80092bc:	89a3      	ldrh	r3, [r4, #12]
 80092be:	431d      	orrs	r5, r3
 80092c0:	81a5      	strh	r5, [r4, #12]
 80092c2:	e7cd      	b.n	8009260 <__smakebuf_r+0x18>
 80092c4:	08009099 	.word	0x08009099

080092c8 <malloc>:
 80092c8:	4b02      	ldr	r3, [pc, #8]	; (80092d4 <malloc+0xc>)
 80092ca:	4601      	mov	r1, r0
 80092cc:	6818      	ldr	r0, [r3, #0]
 80092ce:	f000 bb45 	b.w	800995c <_malloc_r>
 80092d2:	bf00      	nop
 80092d4:	20000028 	.word	0x20000028

080092d8 <memcpy>:
 80092d8:	b510      	push	{r4, lr}
 80092da:	1e43      	subs	r3, r0, #1
 80092dc:	440a      	add	r2, r1
 80092de:	4291      	cmp	r1, r2
 80092e0:	d100      	bne.n	80092e4 <memcpy+0xc>
 80092e2:	bd10      	pop	{r4, pc}
 80092e4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80092e8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80092ec:	e7f7      	b.n	80092de <memcpy+0x6>

080092ee <_Balloc>:
 80092ee:	b570      	push	{r4, r5, r6, lr}
 80092f0:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80092f2:	4604      	mov	r4, r0
 80092f4:	460e      	mov	r6, r1
 80092f6:	b93d      	cbnz	r5, 8009308 <_Balloc+0x1a>
 80092f8:	2010      	movs	r0, #16
 80092fa:	f7ff ffe5 	bl	80092c8 <malloc>
 80092fe:	6260      	str	r0, [r4, #36]	; 0x24
 8009300:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009304:	6005      	str	r5, [r0, #0]
 8009306:	60c5      	str	r5, [r0, #12]
 8009308:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800930a:	68eb      	ldr	r3, [r5, #12]
 800930c:	b183      	cbz	r3, 8009330 <_Balloc+0x42>
 800930e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009310:	68db      	ldr	r3, [r3, #12]
 8009312:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009316:	b9b8      	cbnz	r0, 8009348 <_Balloc+0x5a>
 8009318:	2101      	movs	r1, #1
 800931a:	fa01 f506 	lsl.w	r5, r1, r6
 800931e:	1d6a      	adds	r2, r5, #5
 8009320:	0092      	lsls	r2, r2, #2
 8009322:	4620      	mov	r0, r4
 8009324:	f000 fabe 	bl	80098a4 <_calloc_r>
 8009328:	b160      	cbz	r0, 8009344 <_Balloc+0x56>
 800932a:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800932e:	e00e      	b.n	800934e <_Balloc+0x60>
 8009330:	2221      	movs	r2, #33	; 0x21
 8009332:	2104      	movs	r1, #4
 8009334:	4620      	mov	r0, r4
 8009336:	f000 fab5 	bl	80098a4 <_calloc_r>
 800933a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800933c:	60e8      	str	r0, [r5, #12]
 800933e:	68db      	ldr	r3, [r3, #12]
 8009340:	2b00      	cmp	r3, #0
 8009342:	d1e4      	bne.n	800930e <_Balloc+0x20>
 8009344:	2000      	movs	r0, #0
 8009346:	bd70      	pop	{r4, r5, r6, pc}
 8009348:	6802      	ldr	r2, [r0, #0]
 800934a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800934e:	2300      	movs	r3, #0
 8009350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009354:	e7f7      	b.n	8009346 <_Balloc+0x58>

08009356 <_Bfree>:
 8009356:	b570      	push	{r4, r5, r6, lr}
 8009358:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800935a:	4606      	mov	r6, r0
 800935c:	460d      	mov	r5, r1
 800935e:	b93c      	cbnz	r4, 8009370 <_Bfree+0x1a>
 8009360:	2010      	movs	r0, #16
 8009362:	f7ff ffb1 	bl	80092c8 <malloc>
 8009366:	6270      	str	r0, [r6, #36]	; 0x24
 8009368:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800936c:	6004      	str	r4, [r0, #0]
 800936e:	60c4      	str	r4, [r0, #12]
 8009370:	b13d      	cbz	r5, 8009382 <_Bfree+0x2c>
 8009372:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8009374:	686a      	ldr	r2, [r5, #4]
 8009376:	68db      	ldr	r3, [r3, #12]
 8009378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800937c:	6029      	str	r1, [r5, #0]
 800937e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 8009382:	bd70      	pop	{r4, r5, r6, pc}

08009384 <__multadd>:
 8009384:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009388:	690d      	ldr	r5, [r1, #16]
 800938a:	461f      	mov	r7, r3
 800938c:	4606      	mov	r6, r0
 800938e:	460c      	mov	r4, r1
 8009390:	f101 0c14 	add.w	ip, r1, #20
 8009394:	2300      	movs	r3, #0
 8009396:	f8dc 0000 	ldr.w	r0, [ip]
 800939a:	b281      	uxth	r1, r0
 800939c:	fb02 7101 	mla	r1, r2, r1, r7
 80093a0:	0c0f      	lsrs	r7, r1, #16
 80093a2:	0c00      	lsrs	r0, r0, #16
 80093a4:	fb02 7000 	mla	r0, r2, r0, r7
 80093a8:	b289      	uxth	r1, r1
 80093aa:	3301      	adds	r3, #1
 80093ac:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 80093b0:	429d      	cmp	r5, r3
 80093b2:	ea4f 4710 	mov.w	r7, r0, lsr #16
 80093b6:	f84c 1b04 	str.w	r1, [ip], #4
 80093ba:	dcec      	bgt.n	8009396 <__multadd+0x12>
 80093bc:	b1d7      	cbz	r7, 80093f4 <__multadd+0x70>
 80093be:	68a3      	ldr	r3, [r4, #8]
 80093c0:	42ab      	cmp	r3, r5
 80093c2:	dc12      	bgt.n	80093ea <__multadd+0x66>
 80093c4:	6861      	ldr	r1, [r4, #4]
 80093c6:	4630      	mov	r0, r6
 80093c8:	3101      	adds	r1, #1
 80093ca:	f7ff ff90 	bl	80092ee <_Balloc>
 80093ce:	6922      	ldr	r2, [r4, #16]
 80093d0:	3202      	adds	r2, #2
 80093d2:	f104 010c 	add.w	r1, r4, #12
 80093d6:	4680      	mov	r8, r0
 80093d8:	0092      	lsls	r2, r2, #2
 80093da:	300c      	adds	r0, #12
 80093dc:	f7ff ff7c 	bl	80092d8 <memcpy>
 80093e0:	4621      	mov	r1, r4
 80093e2:	4630      	mov	r0, r6
 80093e4:	f7ff ffb7 	bl	8009356 <_Bfree>
 80093e8:	4644      	mov	r4, r8
 80093ea:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80093ee:	3501      	adds	r5, #1
 80093f0:	615f      	str	r7, [r3, #20]
 80093f2:	6125      	str	r5, [r4, #16]
 80093f4:	4620      	mov	r0, r4
 80093f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080093fa <__hi0bits>:
 80093fa:	0c02      	lsrs	r2, r0, #16
 80093fc:	0412      	lsls	r2, r2, #16
 80093fe:	4603      	mov	r3, r0
 8009400:	b9b2      	cbnz	r2, 8009430 <__hi0bits+0x36>
 8009402:	0403      	lsls	r3, r0, #16
 8009404:	2010      	movs	r0, #16
 8009406:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800940a:	bf04      	itt	eq
 800940c:	021b      	lsleq	r3, r3, #8
 800940e:	3008      	addeq	r0, #8
 8009410:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8009414:	bf04      	itt	eq
 8009416:	011b      	lsleq	r3, r3, #4
 8009418:	3004      	addeq	r0, #4
 800941a:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800941e:	bf04      	itt	eq
 8009420:	009b      	lsleq	r3, r3, #2
 8009422:	3002      	addeq	r0, #2
 8009424:	2b00      	cmp	r3, #0
 8009426:	db06      	blt.n	8009436 <__hi0bits+0x3c>
 8009428:	005b      	lsls	r3, r3, #1
 800942a:	d503      	bpl.n	8009434 <__hi0bits+0x3a>
 800942c:	3001      	adds	r0, #1
 800942e:	4770      	bx	lr
 8009430:	2000      	movs	r0, #0
 8009432:	e7e8      	b.n	8009406 <__hi0bits+0xc>
 8009434:	2020      	movs	r0, #32
 8009436:	4770      	bx	lr

08009438 <__lo0bits>:
 8009438:	6803      	ldr	r3, [r0, #0]
 800943a:	f013 0207 	ands.w	r2, r3, #7
 800943e:	4601      	mov	r1, r0
 8009440:	d00b      	beq.n	800945a <__lo0bits+0x22>
 8009442:	07da      	lsls	r2, r3, #31
 8009444:	d423      	bmi.n	800948e <__lo0bits+0x56>
 8009446:	0798      	lsls	r0, r3, #30
 8009448:	bf49      	itett	mi
 800944a:	085b      	lsrmi	r3, r3, #1
 800944c:	089b      	lsrpl	r3, r3, #2
 800944e:	2001      	movmi	r0, #1
 8009450:	600b      	strmi	r3, [r1, #0]
 8009452:	bf5c      	itt	pl
 8009454:	600b      	strpl	r3, [r1, #0]
 8009456:	2002      	movpl	r0, #2
 8009458:	4770      	bx	lr
 800945a:	b298      	uxth	r0, r3
 800945c:	b9a8      	cbnz	r0, 800948a <__lo0bits+0x52>
 800945e:	0c1b      	lsrs	r3, r3, #16
 8009460:	2010      	movs	r0, #16
 8009462:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009466:	bf04      	itt	eq
 8009468:	0a1b      	lsreq	r3, r3, #8
 800946a:	3008      	addeq	r0, #8
 800946c:	071a      	lsls	r2, r3, #28
 800946e:	bf04      	itt	eq
 8009470:	091b      	lsreq	r3, r3, #4
 8009472:	3004      	addeq	r0, #4
 8009474:	079a      	lsls	r2, r3, #30
 8009476:	bf04      	itt	eq
 8009478:	089b      	lsreq	r3, r3, #2
 800947a:	3002      	addeq	r0, #2
 800947c:	07da      	lsls	r2, r3, #31
 800947e:	d402      	bmi.n	8009486 <__lo0bits+0x4e>
 8009480:	085b      	lsrs	r3, r3, #1
 8009482:	d006      	beq.n	8009492 <__lo0bits+0x5a>
 8009484:	3001      	adds	r0, #1
 8009486:	600b      	str	r3, [r1, #0]
 8009488:	4770      	bx	lr
 800948a:	4610      	mov	r0, r2
 800948c:	e7e9      	b.n	8009462 <__lo0bits+0x2a>
 800948e:	2000      	movs	r0, #0
 8009490:	4770      	bx	lr
 8009492:	2020      	movs	r0, #32
 8009494:	4770      	bx	lr

08009496 <__i2b>:
 8009496:	b510      	push	{r4, lr}
 8009498:	460c      	mov	r4, r1
 800949a:	2101      	movs	r1, #1
 800949c:	f7ff ff27 	bl	80092ee <_Balloc>
 80094a0:	2201      	movs	r2, #1
 80094a2:	6144      	str	r4, [r0, #20]
 80094a4:	6102      	str	r2, [r0, #16]
 80094a6:	bd10      	pop	{r4, pc}

080094a8 <__multiply>:
 80094a8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094ac:	4614      	mov	r4, r2
 80094ae:	690a      	ldr	r2, [r1, #16]
 80094b0:	6923      	ldr	r3, [r4, #16]
 80094b2:	429a      	cmp	r2, r3
 80094b4:	bfb8      	it	lt
 80094b6:	460b      	movlt	r3, r1
 80094b8:	4688      	mov	r8, r1
 80094ba:	bfbc      	itt	lt
 80094bc:	46a0      	movlt	r8, r4
 80094be:	461c      	movlt	r4, r3
 80094c0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 80094c4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 80094c8:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80094cc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 80094d0:	eb07 0609 	add.w	r6, r7, r9
 80094d4:	42b3      	cmp	r3, r6
 80094d6:	bfb8      	it	lt
 80094d8:	3101      	addlt	r1, #1
 80094da:	f7ff ff08 	bl	80092ee <_Balloc>
 80094de:	f100 0514 	add.w	r5, r0, #20
 80094e2:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 80094e6:	462b      	mov	r3, r5
 80094e8:	2200      	movs	r2, #0
 80094ea:	4573      	cmp	r3, lr
 80094ec:	d316      	bcc.n	800951c <__multiply+0x74>
 80094ee:	f104 0214 	add.w	r2, r4, #20
 80094f2:	f108 0114 	add.w	r1, r8, #20
 80094f6:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 80094fa:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 80094fe:	9300      	str	r3, [sp, #0]
 8009500:	9b00      	ldr	r3, [sp, #0]
 8009502:	9201      	str	r2, [sp, #4]
 8009504:	4293      	cmp	r3, r2
 8009506:	d80c      	bhi.n	8009522 <__multiply+0x7a>
 8009508:	2e00      	cmp	r6, #0
 800950a:	dd03      	ble.n	8009514 <__multiply+0x6c>
 800950c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009510:	2b00      	cmp	r3, #0
 8009512:	d05d      	beq.n	80095d0 <__multiply+0x128>
 8009514:	6106      	str	r6, [r0, #16]
 8009516:	b003      	add	sp, #12
 8009518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800951c:	f843 2b04 	str.w	r2, [r3], #4
 8009520:	e7e3      	b.n	80094ea <__multiply+0x42>
 8009522:	f8b2 b000 	ldrh.w	fp, [r2]
 8009526:	f1bb 0f00 	cmp.w	fp, #0
 800952a:	d023      	beq.n	8009574 <__multiply+0xcc>
 800952c:	4689      	mov	r9, r1
 800952e:	46ac      	mov	ip, r5
 8009530:	f04f 0800 	mov.w	r8, #0
 8009534:	f859 4b04 	ldr.w	r4, [r9], #4
 8009538:	f8dc a000 	ldr.w	sl, [ip]
 800953c:	b2a3      	uxth	r3, r4
 800953e:	fa1f fa8a 	uxth.w	sl, sl
 8009542:	fb0b a303 	mla	r3, fp, r3, sl
 8009546:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800954a:	f8dc 4000 	ldr.w	r4, [ip]
 800954e:	4443      	add	r3, r8
 8009550:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8009554:	fb0b 840a 	mla	r4, fp, sl, r8
 8009558:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800955c:	46e2      	mov	sl, ip
 800955e:	b29b      	uxth	r3, r3
 8009560:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8009564:	454f      	cmp	r7, r9
 8009566:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800956a:	f84a 3b04 	str.w	r3, [sl], #4
 800956e:	d82b      	bhi.n	80095c8 <__multiply+0x120>
 8009570:	f8cc 8004 	str.w	r8, [ip, #4]
 8009574:	9b01      	ldr	r3, [sp, #4]
 8009576:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800957a:	3204      	adds	r2, #4
 800957c:	f1ba 0f00 	cmp.w	sl, #0
 8009580:	d020      	beq.n	80095c4 <__multiply+0x11c>
 8009582:	682b      	ldr	r3, [r5, #0]
 8009584:	4689      	mov	r9, r1
 8009586:	46a8      	mov	r8, r5
 8009588:	f04f 0b00 	mov.w	fp, #0
 800958c:	f8b9 c000 	ldrh.w	ip, [r9]
 8009590:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 8009594:	fb0a 440c 	mla	r4, sl, ip, r4
 8009598:	445c      	add	r4, fp
 800959a:	46c4      	mov	ip, r8
 800959c:	b29b      	uxth	r3, r3
 800959e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80095a2:	f84c 3b04 	str.w	r3, [ip], #4
 80095a6:	f859 3b04 	ldr.w	r3, [r9], #4
 80095aa:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 80095ae:	0c1b      	lsrs	r3, r3, #16
 80095b0:	fb0a b303 	mla	r3, sl, r3, fp
 80095b4:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 80095b8:	454f      	cmp	r7, r9
 80095ba:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 80095be:	d805      	bhi.n	80095cc <__multiply+0x124>
 80095c0:	f8c8 3004 	str.w	r3, [r8, #4]
 80095c4:	3504      	adds	r5, #4
 80095c6:	e79b      	b.n	8009500 <__multiply+0x58>
 80095c8:	46d4      	mov	ip, sl
 80095ca:	e7b3      	b.n	8009534 <__multiply+0x8c>
 80095cc:	46e0      	mov	r8, ip
 80095ce:	e7dd      	b.n	800958c <__multiply+0xe4>
 80095d0:	3e01      	subs	r6, #1
 80095d2:	e799      	b.n	8009508 <__multiply+0x60>

080095d4 <__pow5mult>:
 80095d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80095d8:	4615      	mov	r5, r2
 80095da:	f012 0203 	ands.w	r2, r2, #3
 80095de:	4606      	mov	r6, r0
 80095e0:	460f      	mov	r7, r1
 80095e2:	d007      	beq.n	80095f4 <__pow5mult+0x20>
 80095e4:	3a01      	subs	r2, #1
 80095e6:	4c21      	ldr	r4, [pc, #132]	; (800966c <__pow5mult+0x98>)
 80095e8:	2300      	movs	r3, #0
 80095ea:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80095ee:	f7ff fec9 	bl	8009384 <__multadd>
 80095f2:	4607      	mov	r7, r0
 80095f4:	10ad      	asrs	r5, r5, #2
 80095f6:	d035      	beq.n	8009664 <__pow5mult+0x90>
 80095f8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80095fa:	b93c      	cbnz	r4, 800960c <__pow5mult+0x38>
 80095fc:	2010      	movs	r0, #16
 80095fe:	f7ff fe63 	bl	80092c8 <malloc>
 8009602:	6270      	str	r0, [r6, #36]	; 0x24
 8009604:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009608:	6004      	str	r4, [r0, #0]
 800960a:	60c4      	str	r4, [r0, #12]
 800960c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009610:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009614:	b94c      	cbnz	r4, 800962a <__pow5mult+0x56>
 8009616:	f240 2171 	movw	r1, #625	; 0x271
 800961a:	4630      	mov	r0, r6
 800961c:	f7ff ff3b 	bl	8009496 <__i2b>
 8009620:	2300      	movs	r3, #0
 8009622:	f8c8 0008 	str.w	r0, [r8, #8]
 8009626:	4604      	mov	r4, r0
 8009628:	6003      	str	r3, [r0, #0]
 800962a:	f04f 0800 	mov.w	r8, #0
 800962e:	07eb      	lsls	r3, r5, #31
 8009630:	d50a      	bpl.n	8009648 <__pow5mult+0x74>
 8009632:	4639      	mov	r1, r7
 8009634:	4622      	mov	r2, r4
 8009636:	4630      	mov	r0, r6
 8009638:	f7ff ff36 	bl	80094a8 <__multiply>
 800963c:	4639      	mov	r1, r7
 800963e:	4681      	mov	r9, r0
 8009640:	4630      	mov	r0, r6
 8009642:	f7ff fe88 	bl	8009356 <_Bfree>
 8009646:	464f      	mov	r7, r9
 8009648:	106d      	asrs	r5, r5, #1
 800964a:	d00b      	beq.n	8009664 <__pow5mult+0x90>
 800964c:	6820      	ldr	r0, [r4, #0]
 800964e:	b938      	cbnz	r0, 8009660 <__pow5mult+0x8c>
 8009650:	4622      	mov	r2, r4
 8009652:	4621      	mov	r1, r4
 8009654:	4630      	mov	r0, r6
 8009656:	f7ff ff27 	bl	80094a8 <__multiply>
 800965a:	6020      	str	r0, [r4, #0]
 800965c:	f8c0 8000 	str.w	r8, [r0]
 8009660:	4604      	mov	r4, r0
 8009662:	e7e4      	b.n	800962e <__pow5mult+0x5a>
 8009664:	4638      	mov	r0, r7
 8009666:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800966a:	bf00      	nop
 800966c:	0800c2c8 	.word	0x0800c2c8

08009670 <__lshift>:
 8009670:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009674:	460c      	mov	r4, r1
 8009676:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800967a:	6923      	ldr	r3, [r4, #16]
 800967c:	6849      	ldr	r1, [r1, #4]
 800967e:	eb0a 0903 	add.w	r9, sl, r3
 8009682:	68a3      	ldr	r3, [r4, #8]
 8009684:	4607      	mov	r7, r0
 8009686:	4616      	mov	r6, r2
 8009688:	f109 0501 	add.w	r5, r9, #1
 800968c:	42ab      	cmp	r3, r5
 800968e:	db32      	blt.n	80096f6 <__lshift+0x86>
 8009690:	4638      	mov	r0, r7
 8009692:	f7ff fe2c 	bl	80092ee <_Balloc>
 8009696:	2300      	movs	r3, #0
 8009698:	4680      	mov	r8, r0
 800969a:	f100 0114 	add.w	r1, r0, #20
 800969e:	461a      	mov	r2, r3
 80096a0:	4553      	cmp	r3, sl
 80096a2:	db2b      	blt.n	80096fc <__lshift+0x8c>
 80096a4:	6920      	ldr	r0, [r4, #16]
 80096a6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80096aa:	f104 0314 	add.w	r3, r4, #20
 80096ae:	f016 021f 	ands.w	r2, r6, #31
 80096b2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80096b6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80096ba:	d025      	beq.n	8009708 <__lshift+0x98>
 80096bc:	f1c2 0e20 	rsb	lr, r2, #32
 80096c0:	2000      	movs	r0, #0
 80096c2:	681e      	ldr	r6, [r3, #0]
 80096c4:	468a      	mov	sl, r1
 80096c6:	4096      	lsls	r6, r2
 80096c8:	4330      	orrs	r0, r6
 80096ca:	f84a 0b04 	str.w	r0, [sl], #4
 80096ce:	f853 0b04 	ldr.w	r0, [r3], #4
 80096d2:	459c      	cmp	ip, r3
 80096d4:	fa20 f00e 	lsr.w	r0, r0, lr
 80096d8:	d814      	bhi.n	8009704 <__lshift+0x94>
 80096da:	6048      	str	r0, [r1, #4]
 80096dc:	b108      	cbz	r0, 80096e2 <__lshift+0x72>
 80096de:	f109 0502 	add.w	r5, r9, #2
 80096e2:	3d01      	subs	r5, #1
 80096e4:	4638      	mov	r0, r7
 80096e6:	f8c8 5010 	str.w	r5, [r8, #16]
 80096ea:	4621      	mov	r1, r4
 80096ec:	f7ff fe33 	bl	8009356 <_Bfree>
 80096f0:	4640      	mov	r0, r8
 80096f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80096f6:	3101      	adds	r1, #1
 80096f8:	005b      	lsls	r3, r3, #1
 80096fa:	e7c7      	b.n	800968c <__lshift+0x1c>
 80096fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8009700:	3301      	adds	r3, #1
 8009702:	e7cd      	b.n	80096a0 <__lshift+0x30>
 8009704:	4651      	mov	r1, sl
 8009706:	e7dc      	b.n	80096c2 <__lshift+0x52>
 8009708:	3904      	subs	r1, #4
 800970a:	f853 2b04 	ldr.w	r2, [r3], #4
 800970e:	f841 2f04 	str.w	r2, [r1, #4]!
 8009712:	459c      	cmp	ip, r3
 8009714:	d8f9      	bhi.n	800970a <__lshift+0x9a>
 8009716:	e7e4      	b.n	80096e2 <__lshift+0x72>

08009718 <__mcmp>:
 8009718:	6903      	ldr	r3, [r0, #16]
 800971a:	690a      	ldr	r2, [r1, #16]
 800971c:	1a9b      	subs	r3, r3, r2
 800971e:	b530      	push	{r4, r5, lr}
 8009720:	d10c      	bne.n	800973c <__mcmp+0x24>
 8009722:	0092      	lsls	r2, r2, #2
 8009724:	3014      	adds	r0, #20
 8009726:	3114      	adds	r1, #20
 8009728:	1884      	adds	r4, r0, r2
 800972a:	4411      	add	r1, r2
 800972c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8009730:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8009734:	4295      	cmp	r5, r2
 8009736:	d003      	beq.n	8009740 <__mcmp+0x28>
 8009738:	d305      	bcc.n	8009746 <__mcmp+0x2e>
 800973a:	2301      	movs	r3, #1
 800973c:	4618      	mov	r0, r3
 800973e:	bd30      	pop	{r4, r5, pc}
 8009740:	42a0      	cmp	r0, r4
 8009742:	d3f3      	bcc.n	800972c <__mcmp+0x14>
 8009744:	e7fa      	b.n	800973c <__mcmp+0x24>
 8009746:	f04f 33ff 	mov.w	r3, #4294967295
 800974a:	e7f7      	b.n	800973c <__mcmp+0x24>

0800974c <__mdiff>:
 800974c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009750:	460d      	mov	r5, r1
 8009752:	4607      	mov	r7, r0
 8009754:	4611      	mov	r1, r2
 8009756:	4628      	mov	r0, r5
 8009758:	4614      	mov	r4, r2
 800975a:	f7ff ffdd 	bl	8009718 <__mcmp>
 800975e:	1e06      	subs	r6, r0, #0
 8009760:	d108      	bne.n	8009774 <__mdiff+0x28>
 8009762:	4631      	mov	r1, r6
 8009764:	4638      	mov	r0, r7
 8009766:	f7ff fdc2 	bl	80092ee <_Balloc>
 800976a:	2301      	movs	r3, #1
 800976c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8009770:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009774:	bfa4      	itt	ge
 8009776:	4623      	movge	r3, r4
 8009778:	462c      	movge	r4, r5
 800977a:	4638      	mov	r0, r7
 800977c:	6861      	ldr	r1, [r4, #4]
 800977e:	bfa6      	itte	ge
 8009780:	461d      	movge	r5, r3
 8009782:	2600      	movge	r6, #0
 8009784:	2601      	movlt	r6, #1
 8009786:	f7ff fdb2 	bl	80092ee <_Balloc>
 800978a:	692b      	ldr	r3, [r5, #16]
 800978c:	60c6      	str	r6, [r0, #12]
 800978e:	6926      	ldr	r6, [r4, #16]
 8009790:	f105 0914 	add.w	r9, r5, #20
 8009794:	f104 0214 	add.w	r2, r4, #20
 8009798:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800979c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 80097a0:	f100 0514 	add.w	r5, r0, #20
 80097a4:	f04f 0e00 	mov.w	lr, #0
 80097a8:	f852 ab04 	ldr.w	sl, [r2], #4
 80097ac:	f859 4b04 	ldr.w	r4, [r9], #4
 80097b0:	fa1e f18a 	uxtah	r1, lr, sl
 80097b4:	b2a3      	uxth	r3, r4
 80097b6:	1ac9      	subs	r1, r1, r3
 80097b8:	0c23      	lsrs	r3, r4, #16
 80097ba:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 80097be:	eb03 4321 	add.w	r3, r3, r1, asr #16
 80097c2:	b289      	uxth	r1, r1
 80097c4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 80097c8:	45c8      	cmp	r8, r9
 80097ca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 80097ce:	4694      	mov	ip, r2
 80097d0:	f845 3b04 	str.w	r3, [r5], #4
 80097d4:	d8e8      	bhi.n	80097a8 <__mdiff+0x5c>
 80097d6:	45bc      	cmp	ip, r7
 80097d8:	d304      	bcc.n	80097e4 <__mdiff+0x98>
 80097da:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 80097de:	b183      	cbz	r3, 8009802 <__mdiff+0xb6>
 80097e0:	6106      	str	r6, [r0, #16]
 80097e2:	e7c5      	b.n	8009770 <__mdiff+0x24>
 80097e4:	f85c 1b04 	ldr.w	r1, [ip], #4
 80097e8:	fa1e f381 	uxtah	r3, lr, r1
 80097ec:	141a      	asrs	r2, r3, #16
 80097ee:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80097f8:	ea4f 4e22 	mov.w	lr, r2, asr #16
 80097fc:	f845 3b04 	str.w	r3, [r5], #4
 8009800:	e7e9      	b.n	80097d6 <__mdiff+0x8a>
 8009802:	3e01      	subs	r6, #1
 8009804:	e7e9      	b.n	80097da <__mdiff+0x8e>

08009806 <__d2b>:
 8009806:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800980a:	460e      	mov	r6, r1
 800980c:	2101      	movs	r1, #1
 800980e:	ec59 8b10 	vmov	r8, r9, d0
 8009812:	4615      	mov	r5, r2
 8009814:	f7ff fd6b 	bl	80092ee <_Balloc>
 8009818:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800981c:	4607      	mov	r7, r0
 800981e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8009822:	bb34      	cbnz	r4, 8009872 <__d2b+0x6c>
 8009824:	9301      	str	r3, [sp, #4]
 8009826:	f1b8 0300 	subs.w	r3, r8, #0
 800982a:	d027      	beq.n	800987c <__d2b+0x76>
 800982c:	a802      	add	r0, sp, #8
 800982e:	f840 3d08 	str.w	r3, [r0, #-8]!
 8009832:	f7ff fe01 	bl	8009438 <__lo0bits>
 8009836:	9900      	ldr	r1, [sp, #0]
 8009838:	b1f0      	cbz	r0, 8009878 <__d2b+0x72>
 800983a:	9a01      	ldr	r2, [sp, #4]
 800983c:	f1c0 0320 	rsb	r3, r0, #32
 8009840:	fa02 f303 	lsl.w	r3, r2, r3
 8009844:	430b      	orrs	r3, r1
 8009846:	40c2      	lsrs	r2, r0
 8009848:	617b      	str	r3, [r7, #20]
 800984a:	9201      	str	r2, [sp, #4]
 800984c:	9b01      	ldr	r3, [sp, #4]
 800984e:	61bb      	str	r3, [r7, #24]
 8009850:	2b00      	cmp	r3, #0
 8009852:	bf14      	ite	ne
 8009854:	2102      	movne	r1, #2
 8009856:	2101      	moveq	r1, #1
 8009858:	6139      	str	r1, [r7, #16]
 800985a:	b1c4      	cbz	r4, 800988e <__d2b+0x88>
 800985c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8009860:	4404      	add	r4, r0
 8009862:	6034      	str	r4, [r6, #0]
 8009864:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009868:	6028      	str	r0, [r5, #0]
 800986a:	4638      	mov	r0, r7
 800986c:	b003      	add	sp, #12
 800986e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009872:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009876:	e7d5      	b.n	8009824 <__d2b+0x1e>
 8009878:	6179      	str	r1, [r7, #20]
 800987a:	e7e7      	b.n	800984c <__d2b+0x46>
 800987c:	a801      	add	r0, sp, #4
 800987e:	f7ff fddb 	bl	8009438 <__lo0bits>
 8009882:	9b01      	ldr	r3, [sp, #4]
 8009884:	617b      	str	r3, [r7, #20]
 8009886:	2101      	movs	r1, #1
 8009888:	6139      	str	r1, [r7, #16]
 800988a:	3020      	adds	r0, #32
 800988c:	e7e5      	b.n	800985a <__d2b+0x54>
 800988e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8009892:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009896:	6030      	str	r0, [r6, #0]
 8009898:	6918      	ldr	r0, [r3, #16]
 800989a:	f7ff fdae 	bl	80093fa <__hi0bits>
 800989e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80098a2:	e7e1      	b.n	8009868 <__d2b+0x62>

080098a4 <_calloc_r>:
 80098a4:	b538      	push	{r3, r4, r5, lr}
 80098a6:	fb02 f401 	mul.w	r4, r2, r1
 80098aa:	4621      	mov	r1, r4
 80098ac:	f000 f856 	bl	800995c <_malloc_r>
 80098b0:	4605      	mov	r5, r0
 80098b2:	b118      	cbz	r0, 80098bc <_calloc_r+0x18>
 80098b4:	4622      	mov	r2, r4
 80098b6:	2100      	movs	r1, #0
 80098b8:	f7fd fe80 	bl	80075bc <memset>
 80098bc:	4628      	mov	r0, r5
 80098be:	bd38      	pop	{r3, r4, r5, pc}

080098c0 <_free_r>:
 80098c0:	b538      	push	{r3, r4, r5, lr}
 80098c2:	4605      	mov	r5, r0
 80098c4:	2900      	cmp	r1, #0
 80098c6:	d045      	beq.n	8009954 <_free_r+0x94>
 80098c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80098cc:	1f0c      	subs	r4, r1, #4
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	bfb8      	it	lt
 80098d2:	18e4      	addlt	r4, r4, r3
 80098d4:	f000 fa98 	bl	8009e08 <__malloc_lock>
 80098d8:	4a1f      	ldr	r2, [pc, #124]	; (8009958 <_free_r+0x98>)
 80098da:	6813      	ldr	r3, [r2, #0]
 80098dc:	4610      	mov	r0, r2
 80098de:	b933      	cbnz	r3, 80098ee <_free_r+0x2e>
 80098e0:	6063      	str	r3, [r4, #4]
 80098e2:	6014      	str	r4, [r2, #0]
 80098e4:	4628      	mov	r0, r5
 80098e6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80098ea:	f000 ba8e 	b.w	8009e0a <__malloc_unlock>
 80098ee:	42a3      	cmp	r3, r4
 80098f0:	d90c      	bls.n	800990c <_free_r+0x4c>
 80098f2:	6821      	ldr	r1, [r4, #0]
 80098f4:	1862      	adds	r2, r4, r1
 80098f6:	4293      	cmp	r3, r2
 80098f8:	bf04      	itt	eq
 80098fa:	681a      	ldreq	r2, [r3, #0]
 80098fc:	685b      	ldreq	r3, [r3, #4]
 80098fe:	6063      	str	r3, [r4, #4]
 8009900:	bf04      	itt	eq
 8009902:	1852      	addeq	r2, r2, r1
 8009904:	6022      	streq	r2, [r4, #0]
 8009906:	6004      	str	r4, [r0, #0]
 8009908:	e7ec      	b.n	80098e4 <_free_r+0x24>
 800990a:	4613      	mov	r3, r2
 800990c:	685a      	ldr	r2, [r3, #4]
 800990e:	b10a      	cbz	r2, 8009914 <_free_r+0x54>
 8009910:	42a2      	cmp	r2, r4
 8009912:	d9fa      	bls.n	800990a <_free_r+0x4a>
 8009914:	6819      	ldr	r1, [r3, #0]
 8009916:	1858      	adds	r0, r3, r1
 8009918:	42a0      	cmp	r0, r4
 800991a:	d10b      	bne.n	8009934 <_free_r+0x74>
 800991c:	6820      	ldr	r0, [r4, #0]
 800991e:	4401      	add	r1, r0
 8009920:	1858      	adds	r0, r3, r1
 8009922:	4282      	cmp	r2, r0
 8009924:	6019      	str	r1, [r3, #0]
 8009926:	d1dd      	bne.n	80098e4 <_free_r+0x24>
 8009928:	6810      	ldr	r0, [r2, #0]
 800992a:	6852      	ldr	r2, [r2, #4]
 800992c:	605a      	str	r2, [r3, #4]
 800992e:	4401      	add	r1, r0
 8009930:	6019      	str	r1, [r3, #0]
 8009932:	e7d7      	b.n	80098e4 <_free_r+0x24>
 8009934:	d902      	bls.n	800993c <_free_r+0x7c>
 8009936:	230c      	movs	r3, #12
 8009938:	602b      	str	r3, [r5, #0]
 800993a:	e7d3      	b.n	80098e4 <_free_r+0x24>
 800993c:	6820      	ldr	r0, [r4, #0]
 800993e:	1821      	adds	r1, r4, r0
 8009940:	428a      	cmp	r2, r1
 8009942:	bf04      	itt	eq
 8009944:	6811      	ldreq	r1, [r2, #0]
 8009946:	6852      	ldreq	r2, [r2, #4]
 8009948:	6062      	str	r2, [r4, #4]
 800994a:	bf04      	itt	eq
 800994c:	1809      	addeq	r1, r1, r0
 800994e:	6021      	streq	r1, [r4, #0]
 8009950:	605c      	str	r4, [r3, #4]
 8009952:	e7c7      	b.n	80098e4 <_free_r+0x24>
 8009954:	bd38      	pop	{r3, r4, r5, pc}
 8009956:	bf00      	nop
 8009958:	200002cc 	.word	0x200002cc

0800995c <_malloc_r>:
 800995c:	b570      	push	{r4, r5, r6, lr}
 800995e:	1ccd      	adds	r5, r1, #3
 8009960:	f025 0503 	bic.w	r5, r5, #3
 8009964:	3508      	adds	r5, #8
 8009966:	2d0c      	cmp	r5, #12
 8009968:	bf38      	it	cc
 800996a:	250c      	movcc	r5, #12
 800996c:	2d00      	cmp	r5, #0
 800996e:	4606      	mov	r6, r0
 8009970:	db01      	blt.n	8009976 <_malloc_r+0x1a>
 8009972:	42a9      	cmp	r1, r5
 8009974:	d903      	bls.n	800997e <_malloc_r+0x22>
 8009976:	230c      	movs	r3, #12
 8009978:	6033      	str	r3, [r6, #0]
 800997a:	2000      	movs	r0, #0
 800997c:	bd70      	pop	{r4, r5, r6, pc}
 800997e:	f000 fa43 	bl	8009e08 <__malloc_lock>
 8009982:	4a21      	ldr	r2, [pc, #132]	; (8009a08 <_malloc_r+0xac>)
 8009984:	6814      	ldr	r4, [r2, #0]
 8009986:	4621      	mov	r1, r4
 8009988:	b991      	cbnz	r1, 80099b0 <_malloc_r+0x54>
 800998a:	4c20      	ldr	r4, [pc, #128]	; (8009a0c <_malloc_r+0xb0>)
 800998c:	6823      	ldr	r3, [r4, #0]
 800998e:	b91b      	cbnz	r3, 8009998 <_malloc_r+0x3c>
 8009990:	4630      	mov	r0, r6
 8009992:	f000 f97d 	bl	8009c90 <_sbrk_r>
 8009996:	6020      	str	r0, [r4, #0]
 8009998:	4629      	mov	r1, r5
 800999a:	4630      	mov	r0, r6
 800999c:	f000 f978 	bl	8009c90 <_sbrk_r>
 80099a0:	1c43      	adds	r3, r0, #1
 80099a2:	d124      	bne.n	80099ee <_malloc_r+0x92>
 80099a4:	230c      	movs	r3, #12
 80099a6:	6033      	str	r3, [r6, #0]
 80099a8:	4630      	mov	r0, r6
 80099aa:	f000 fa2e 	bl	8009e0a <__malloc_unlock>
 80099ae:	e7e4      	b.n	800997a <_malloc_r+0x1e>
 80099b0:	680b      	ldr	r3, [r1, #0]
 80099b2:	1b5b      	subs	r3, r3, r5
 80099b4:	d418      	bmi.n	80099e8 <_malloc_r+0x8c>
 80099b6:	2b0b      	cmp	r3, #11
 80099b8:	d90f      	bls.n	80099da <_malloc_r+0x7e>
 80099ba:	600b      	str	r3, [r1, #0]
 80099bc:	50cd      	str	r5, [r1, r3]
 80099be:	18cc      	adds	r4, r1, r3
 80099c0:	4630      	mov	r0, r6
 80099c2:	f000 fa22 	bl	8009e0a <__malloc_unlock>
 80099c6:	f104 000b 	add.w	r0, r4, #11
 80099ca:	1d23      	adds	r3, r4, #4
 80099cc:	f020 0007 	bic.w	r0, r0, #7
 80099d0:	1ac3      	subs	r3, r0, r3
 80099d2:	d0d3      	beq.n	800997c <_malloc_r+0x20>
 80099d4:	425a      	negs	r2, r3
 80099d6:	50e2      	str	r2, [r4, r3]
 80099d8:	e7d0      	b.n	800997c <_malloc_r+0x20>
 80099da:	428c      	cmp	r4, r1
 80099dc:	684b      	ldr	r3, [r1, #4]
 80099de:	bf16      	itet	ne
 80099e0:	6063      	strne	r3, [r4, #4]
 80099e2:	6013      	streq	r3, [r2, #0]
 80099e4:	460c      	movne	r4, r1
 80099e6:	e7eb      	b.n	80099c0 <_malloc_r+0x64>
 80099e8:	460c      	mov	r4, r1
 80099ea:	6849      	ldr	r1, [r1, #4]
 80099ec:	e7cc      	b.n	8009988 <_malloc_r+0x2c>
 80099ee:	1cc4      	adds	r4, r0, #3
 80099f0:	f024 0403 	bic.w	r4, r4, #3
 80099f4:	42a0      	cmp	r0, r4
 80099f6:	d005      	beq.n	8009a04 <_malloc_r+0xa8>
 80099f8:	1a21      	subs	r1, r4, r0
 80099fa:	4630      	mov	r0, r6
 80099fc:	f000 f948 	bl	8009c90 <_sbrk_r>
 8009a00:	3001      	adds	r0, #1
 8009a02:	d0cf      	beq.n	80099a4 <_malloc_r+0x48>
 8009a04:	6025      	str	r5, [r4, #0]
 8009a06:	e7db      	b.n	80099c0 <_malloc_r+0x64>
 8009a08:	200002cc 	.word	0x200002cc
 8009a0c:	200002d0 	.word	0x200002d0

08009a10 <__sfputc_r>:
 8009a10:	6893      	ldr	r3, [r2, #8]
 8009a12:	3b01      	subs	r3, #1
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	b410      	push	{r4}
 8009a18:	6093      	str	r3, [r2, #8]
 8009a1a:	da08      	bge.n	8009a2e <__sfputc_r+0x1e>
 8009a1c:	6994      	ldr	r4, [r2, #24]
 8009a1e:	42a3      	cmp	r3, r4
 8009a20:	db01      	blt.n	8009a26 <__sfputc_r+0x16>
 8009a22:	290a      	cmp	r1, #10
 8009a24:	d103      	bne.n	8009a2e <__sfputc_r+0x1e>
 8009a26:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a2a:	f7fe bb5d 	b.w	80080e8 <__swbuf_r>
 8009a2e:	6813      	ldr	r3, [r2, #0]
 8009a30:	1c58      	adds	r0, r3, #1
 8009a32:	6010      	str	r0, [r2, #0]
 8009a34:	7019      	strb	r1, [r3, #0]
 8009a36:	4608      	mov	r0, r1
 8009a38:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009a3c:	4770      	bx	lr

08009a3e <__sfputs_r>:
 8009a3e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009a40:	4606      	mov	r6, r0
 8009a42:	460f      	mov	r7, r1
 8009a44:	4614      	mov	r4, r2
 8009a46:	18d5      	adds	r5, r2, r3
 8009a48:	42ac      	cmp	r4, r5
 8009a4a:	d101      	bne.n	8009a50 <__sfputs_r+0x12>
 8009a4c:	2000      	movs	r0, #0
 8009a4e:	e007      	b.n	8009a60 <__sfputs_r+0x22>
 8009a50:	463a      	mov	r2, r7
 8009a52:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a56:	4630      	mov	r0, r6
 8009a58:	f7ff ffda 	bl	8009a10 <__sfputc_r>
 8009a5c:	1c43      	adds	r3, r0, #1
 8009a5e:	d1f3      	bne.n	8009a48 <__sfputs_r+0xa>
 8009a60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009a64 <_vfiprintf_r>:
 8009a64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a68:	460c      	mov	r4, r1
 8009a6a:	b09d      	sub	sp, #116	; 0x74
 8009a6c:	4617      	mov	r7, r2
 8009a6e:	461d      	mov	r5, r3
 8009a70:	4606      	mov	r6, r0
 8009a72:	b118      	cbz	r0, 8009a7c <_vfiprintf_r+0x18>
 8009a74:	6983      	ldr	r3, [r0, #24]
 8009a76:	b90b      	cbnz	r3, 8009a7c <_vfiprintf_r+0x18>
 8009a78:	f7ff fb2a 	bl	80090d0 <__sinit>
 8009a7c:	4b7c      	ldr	r3, [pc, #496]	; (8009c70 <_vfiprintf_r+0x20c>)
 8009a7e:	429c      	cmp	r4, r3
 8009a80:	d158      	bne.n	8009b34 <_vfiprintf_r+0xd0>
 8009a82:	6874      	ldr	r4, [r6, #4]
 8009a84:	89a3      	ldrh	r3, [r4, #12]
 8009a86:	0718      	lsls	r0, r3, #28
 8009a88:	d55e      	bpl.n	8009b48 <_vfiprintf_r+0xe4>
 8009a8a:	6923      	ldr	r3, [r4, #16]
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d05b      	beq.n	8009b48 <_vfiprintf_r+0xe4>
 8009a90:	2300      	movs	r3, #0
 8009a92:	9309      	str	r3, [sp, #36]	; 0x24
 8009a94:	2320      	movs	r3, #32
 8009a96:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009a9a:	2330      	movs	r3, #48	; 0x30
 8009a9c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009aa0:	9503      	str	r5, [sp, #12]
 8009aa2:	f04f 0b01 	mov.w	fp, #1
 8009aa6:	46b8      	mov	r8, r7
 8009aa8:	4645      	mov	r5, r8
 8009aaa:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009aae:	b10b      	cbz	r3, 8009ab4 <_vfiprintf_r+0x50>
 8009ab0:	2b25      	cmp	r3, #37	; 0x25
 8009ab2:	d154      	bne.n	8009b5e <_vfiprintf_r+0xfa>
 8009ab4:	ebb8 0a07 	subs.w	sl, r8, r7
 8009ab8:	d00b      	beq.n	8009ad2 <_vfiprintf_r+0x6e>
 8009aba:	4653      	mov	r3, sl
 8009abc:	463a      	mov	r2, r7
 8009abe:	4621      	mov	r1, r4
 8009ac0:	4630      	mov	r0, r6
 8009ac2:	f7ff ffbc 	bl	8009a3e <__sfputs_r>
 8009ac6:	3001      	adds	r0, #1
 8009ac8:	f000 80c2 	beq.w	8009c50 <_vfiprintf_r+0x1ec>
 8009acc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009ace:	4453      	add	r3, sl
 8009ad0:	9309      	str	r3, [sp, #36]	; 0x24
 8009ad2:	f898 3000 	ldrb.w	r3, [r8]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	f000 80ba 	beq.w	8009c50 <_vfiprintf_r+0x1ec>
 8009adc:	2300      	movs	r3, #0
 8009ade:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009ae6:	9304      	str	r3, [sp, #16]
 8009ae8:	9307      	str	r3, [sp, #28]
 8009aea:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009aee:	931a      	str	r3, [sp, #104]	; 0x68
 8009af0:	46a8      	mov	r8, r5
 8009af2:	2205      	movs	r2, #5
 8009af4:	f818 1b01 	ldrb.w	r1, [r8], #1
 8009af8:	485e      	ldr	r0, [pc, #376]	; (8009c74 <_vfiprintf_r+0x210>)
 8009afa:	f7f6 fb81 	bl	8000200 <memchr>
 8009afe:	9b04      	ldr	r3, [sp, #16]
 8009b00:	bb78      	cbnz	r0, 8009b62 <_vfiprintf_r+0xfe>
 8009b02:	06d9      	lsls	r1, r3, #27
 8009b04:	bf44      	itt	mi
 8009b06:	2220      	movmi	r2, #32
 8009b08:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009b0c:	071a      	lsls	r2, r3, #28
 8009b0e:	bf44      	itt	mi
 8009b10:	222b      	movmi	r2, #43	; 0x2b
 8009b12:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8009b16:	782a      	ldrb	r2, [r5, #0]
 8009b18:	2a2a      	cmp	r2, #42	; 0x2a
 8009b1a:	d02a      	beq.n	8009b72 <_vfiprintf_r+0x10e>
 8009b1c:	9a07      	ldr	r2, [sp, #28]
 8009b1e:	46a8      	mov	r8, r5
 8009b20:	2000      	movs	r0, #0
 8009b22:	250a      	movs	r5, #10
 8009b24:	4641      	mov	r1, r8
 8009b26:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009b2a:	3b30      	subs	r3, #48	; 0x30
 8009b2c:	2b09      	cmp	r3, #9
 8009b2e:	d969      	bls.n	8009c04 <_vfiprintf_r+0x1a0>
 8009b30:	b360      	cbz	r0, 8009b8c <_vfiprintf_r+0x128>
 8009b32:	e024      	b.n	8009b7e <_vfiprintf_r+0x11a>
 8009b34:	4b50      	ldr	r3, [pc, #320]	; (8009c78 <_vfiprintf_r+0x214>)
 8009b36:	429c      	cmp	r4, r3
 8009b38:	d101      	bne.n	8009b3e <_vfiprintf_r+0xda>
 8009b3a:	68b4      	ldr	r4, [r6, #8]
 8009b3c:	e7a2      	b.n	8009a84 <_vfiprintf_r+0x20>
 8009b3e:	4b4f      	ldr	r3, [pc, #316]	; (8009c7c <_vfiprintf_r+0x218>)
 8009b40:	429c      	cmp	r4, r3
 8009b42:	bf08      	it	eq
 8009b44:	68f4      	ldreq	r4, [r6, #12]
 8009b46:	e79d      	b.n	8009a84 <_vfiprintf_r+0x20>
 8009b48:	4621      	mov	r1, r4
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7fe fb1e 	bl	800818c <__swsetup_r>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	d09d      	beq.n	8009a90 <_vfiprintf_r+0x2c>
 8009b54:	f04f 30ff 	mov.w	r0, #4294967295
 8009b58:	b01d      	add	sp, #116	; 0x74
 8009b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b5e:	46a8      	mov	r8, r5
 8009b60:	e7a2      	b.n	8009aa8 <_vfiprintf_r+0x44>
 8009b62:	4a44      	ldr	r2, [pc, #272]	; (8009c74 <_vfiprintf_r+0x210>)
 8009b64:	1a80      	subs	r0, r0, r2
 8009b66:	fa0b f000 	lsl.w	r0, fp, r0
 8009b6a:	4318      	orrs	r0, r3
 8009b6c:	9004      	str	r0, [sp, #16]
 8009b6e:	4645      	mov	r5, r8
 8009b70:	e7be      	b.n	8009af0 <_vfiprintf_r+0x8c>
 8009b72:	9a03      	ldr	r2, [sp, #12]
 8009b74:	1d11      	adds	r1, r2, #4
 8009b76:	6812      	ldr	r2, [r2, #0]
 8009b78:	9103      	str	r1, [sp, #12]
 8009b7a:	2a00      	cmp	r2, #0
 8009b7c:	db01      	blt.n	8009b82 <_vfiprintf_r+0x11e>
 8009b7e:	9207      	str	r2, [sp, #28]
 8009b80:	e004      	b.n	8009b8c <_vfiprintf_r+0x128>
 8009b82:	4252      	negs	r2, r2
 8009b84:	f043 0302 	orr.w	r3, r3, #2
 8009b88:	9207      	str	r2, [sp, #28]
 8009b8a:	9304      	str	r3, [sp, #16]
 8009b8c:	f898 3000 	ldrb.w	r3, [r8]
 8009b90:	2b2e      	cmp	r3, #46	; 0x2e
 8009b92:	d10e      	bne.n	8009bb2 <_vfiprintf_r+0x14e>
 8009b94:	f898 3001 	ldrb.w	r3, [r8, #1]
 8009b98:	2b2a      	cmp	r3, #42	; 0x2a
 8009b9a:	d138      	bne.n	8009c0e <_vfiprintf_r+0x1aa>
 8009b9c:	9b03      	ldr	r3, [sp, #12]
 8009b9e:	1d1a      	adds	r2, r3, #4
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	9203      	str	r2, [sp, #12]
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	bfb8      	it	lt
 8009ba8:	f04f 33ff 	movlt.w	r3, #4294967295
 8009bac:	f108 0802 	add.w	r8, r8, #2
 8009bb0:	9305      	str	r3, [sp, #20]
 8009bb2:	4d33      	ldr	r5, [pc, #204]	; (8009c80 <_vfiprintf_r+0x21c>)
 8009bb4:	f898 1000 	ldrb.w	r1, [r8]
 8009bb8:	2203      	movs	r2, #3
 8009bba:	4628      	mov	r0, r5
 8009bbc:	f7f6 fb20 	bl	8000200 <memchr>
 8009bc0:	b140      	cbz	r0, 8009bd4 <_vfiprintf_r+0x170>
 8009bc2:	2340      	movs	r3, #64	; 0x40
 8009bc4:	1b40      	subs	r0, r0, r5
 8009bc6:	fa03 f000 	lsl.w	r0, r3, r0
 8009bca:	9b04      	ldr	r3, [sp, #16]
 8009bcc:	4303      	orrs	r3, r0
 8009bce:	f108 0801 	add.w	r8, r8, #1
 8009bd2:	9304      	str	r3, [sp, #16]
 8009bd4:	f898 1000 	ldrb.w	r1, [r8]
 8009bd8:	482a      	ldr	r0, [pc, #168]	; (8009c84 <_vfiprintf_r+0x220>)
 8009bda:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009bde:	2206      	movs	r2, #6
 8009be0:	f108 0701 	add.w	r7, r8, #1
 8009be4:	f7f6 fb0c 	bl	8000200 <memchr>
 8009be8:	2800      	cmp	r0, #0
 8009bea:	d037      	beq.n	8009c5c <_vfiprintf_r+0x1f8>
 8009bec:	4b26      	ldr	r3, [pc, #152]	; (8009c88 <_vfiprintf_r+0x224>)
 8009bee:	bb1b      	cbnz	r3, 8009c38 <_vfiprintf_r+0x1d4>
 8009bf0:	9b03      	ldr	r3, [sp, #12]
 8009bf2:	3307      	adds	r3, #7
 8009bf4:	f023 0307 	bic.w	r3, r3, #7
 8009bf8:	3308      	adds	r3, #8
 8009bfa:	9303      	str	r3, [sp, #12]
 8009bfc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009bfe:	444b      	add	r3, r9
 8009c00:	9309      	str	r3, [sp, #36]	; 0x24
 8009c02:	e750      	b.n	8009aa6 <_vfiprintf_r+0x42>
 8009c04:	fb05 3202 	mla	r2, r5, r2, r3
 8009c08:	2001      	movs	r0, #1
 8009c0a:	4688      	mov	r8, r1
 8009c0c:	e78a      	b.n	8009b24 <_vfiprintf_r+0xc0>
 8009c0e:	2300      	movs	r3, #0
 8009c10:	f108 0801 	add.w	r8, r8, #1
 8009c14:	9305      	str	r3, [sp, #20]
 8009c16:	4619      	mov	r1, r3
 8009c18:	250a      	movs	r5, #10
 8009c1a:	4640      	mov	r0, r8
 8009c1c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009c20:	3a30      	subs	r2, #48	; 0x30
 8009c22:	2a09      	cmp	r2, #9
 8009c24:	d903      	bls.n	8009c2e <_vfiprintf_r+0x1ca>
 8009c26:	2b00      	cmp	r3, #0
 8009c28:	d0c3      	beq.n	8009bb2 <_vfiprintf_r+0x14e>
 8009c2a:	9105      	str	r1, [sp, #20]
 8009c2c:	e7c1      	b.n	8009bb2 <_vfiprintf_r+0x14e>
 8009c2e:	fb05 2101 	mla	r1, r5, r1, r2
 8009c32:	2301      	movs	r3, #1
 8009c34:	4680      	mov	r8, r0
 8009c36:	e7f0      	b.n	8009c1a <_vfiprintf_r+0x1b6>
 8009c38:	ab03      	add	r3, sp, #12
 8009c3a:	9300      	str	r3, [sp, #0]
 8009c3c:	4622      	mov	r2, r4
 8009c3e:	4b13      	ldr	r3, [pc, #76]	; (8009c8c <_vfiprintf_r+0x228>)
 8009c40:	a904      	add	r1, sp, #16
 8009c42:	4630      	mov	r0, r6
 8009c44:	f7fd fd56 	bl	80076f4 <_printf_float>
 8009c48:	f1b0 3fff 	cmp.w	r0, #4294967295
 8009c4c:	4681      	mov	r9, r0
 8009c4e:	d1d5      	bne.n	8009bfc <_vfiprintf_r+0x198>
 8009c50:	89a3      	ldrh	r3, [r4, #12]
 8009c52:	065b      	lsls	r3, r3, #25
 8009c54:	f53f af7e 	bmi.w	8009b54 <_vfiprintf_r+0xf0>
 8009c58:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009c5a:	e77d      	b.n	8009b58 <_vfiprintf_r+0xf4>
 8009c5c:	ab03      	add	r3, sp, #12
 8009c5e:	9300      	str	r3, [sp, #0]
 8009c60:	4622      	mov	r2, r4
 8009c62:	4b0a      	ldr	r3, [pc, #40]	; (8009c8c <_vfiprintf_r+0x228>)
 8009c64:	a904      	add	r1, sp, #16
 8009c66:	4630      	mov	r0, r6
 8009c68:	f7fd fffa 	bl	8007c60 <_printf_i>
 8009c6c:	e7ec      	b.n	8009c48 <_vfiprintf_r+0x1e4>
 8009c6e:	bf00      	nop
 8009c70:	0800c198 	.word	0x0800c198
 8009c74:	0800c2d4 	.word	0x0800c2d4
 8009c78:	0800c1b8 	.word	0x0800c1b8
 8009c7c:	0800c178 	.word	0x0800c178
 8009c80:	0800c2da 	.word	0x0800c2da
 8009c84:	0800c2de 	.word	0x0800c2de
 8009c88:	080076f5 	.word	0x080076f5
 8009c8c:	08009a3f 	.word	0x08009a3f

08009c90 <_sbrk_r>:
 8009c90:	b538      	push	{r3, r4, r5, lr}
 8009c92:	4c06      	ldr	r4, [pc, #24]	; (8009cac <_sbrk_r+0x1c>)
 8009c94:	2300      	movs	r3, #0
 8009c96:	4605      	mov	r5, r0
 8009c98:	4608      	mov	r0, r1
 8009c9a:	6023      	str	r3, [r4, #0]
 8009c9c:	f7fc fe8c 	bl	80069b8 <_sbrk>
 8009ca0:	1c43      	adds	r3, r0, #1
 8009ca2:	d102      	bne.n	8009caa <_sbrk_r+0x1a>
 8009ca4:	6823      	ldr	r3, [r4, #0]
 8009ca6:	b103      	cbz	r3, 8009caa <_sbrk_r+0x1a>
 8009ca8:	602b      	str	r3, [r5, #0]
 8009caa:	bd38      	pop	{r3, r4, r5, pc}
 8009cac:	20000928 	.word	0x20000928

08009cb0 <__sread>:
 8009cb0:	b510      	push	{r4, lr}
 8009cb2:	460c      	mov	r4, r1
 8009cb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cb8:	f000 f8a8 	bl	8009e0c <_read_r>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	bfab      	itete	ge
 8009cc0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009cc2:	89a3      	ldrhlt	r3, [r4, #12]
 8009cc4:	181b      	addge	r3, r3, r0
 8009cc6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009cca:	bfac      	ite	ge
 8009ccc:	6563      	strge	r3, [r4, #84]	; 0x54
 8009cce:	81a3      	strhlt	r3, [r4, #12]
 8009cd0:	bd10      	pop	{r4, pc}

08009cd2 <__swrite>:
 8009cd2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009cd6:	461f      	mov	r7, r3
 8009cd8:	898b      	ldrh	r3, [r1, #12]
 8009cda:	05db      	lsls	r3, r3, #23
 8009cdc:	4605      	mov	r5, r0
 8009cde:	460c      	mov	r4, r1
 8009ce0:	4616      	mov	r6, r2
 8009ce2:	d505      	bpl.n	8009cf0 <__swrite+0x1e>
 8009ce4:	2302      	movs	r3, #2
 8009ce6:	2200      	movs	r2, #0
 8009ce8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009cec:	f000 f868 	bl	8009dc0 <_lseek_r>
 8009cf0:	89a3      	ldrh	r3, [r4, #12]
 8009cf2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009cf6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009cfa:	81a3      	strh	r3, [r4, #12]
 8009cfc:	4632      	mov	r2, r6
 8009cfe:	463b      	mov	r3, r7
 8009d00:	4628      	mov	r0, r5
 8009d02:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009d06:	f000 b817 	b.w	8009d38 <_write_r>

08009d0a <__sseek>:
 8009d0a:	b510      	push	{r4, lr}
 8009d0c:	460c      	mov	r4, r1
 8009d0e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d12:	f000 f855 	bl	8009dc0 <_lseek_r>
 8009d16:	1c43      	adds	r3, r0, #1
 8009d18:	89a3      	ldrh	r3, [r4, #12]
 8009d1a:	bf15      	itete	ne
 8009d1c:	6560      	strne	r0, [r4, #84]	; 0x54
 8009d1e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009d22:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009d26:	81a3      	strheq	r3, [r4, #12]
 8009d28:	bf18      	it	ne
 8009d2a:	81a3      	strhne	r3, [r4, #12]
 8009d2c:	bd10      	pop	{r4, pc}

08009d2e <__sclose>:
 8009d2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009d32:	f000 b813 	b.w	8009d5c <_close_r>
	...

08009d38 <_write_r>:
 8009d38:	b538      	push	{r3, r4, r5, lr}
 8009d3a:	4c07      	ldr	r4, [pc, #28]	; (8009d58 <_write_r+0x20>)
 8009d3c:	4605      	mov	r5, r0
 8009d3e:	4608      	mov	r0, r1
 8009d40:	4611      	mov	r1, r2
 8009d42:	2200      	movs	r2, #0
 8009d44:	6022      	str	r2, [r4, #0]
 8009d46:	461a      	mov	r2, r3
 8009d48:	f7fc fe1a 	bl	8006980 <_write>
 8009d4c:	1c43      	adds	r3, r0, #1
 8009d4e:	d102      	bne.n	8009d56 <_write_r+0x1e>
 8009d50:	6823      	ldr	r3, [r4, #0]
 8009d52:	b103      	cbz	r3, 8009d56 <_write_r+0x1e>
 8009d54:	602b      	str	r3, [r5, #0]
 8009d56:	bd38      	pop	{r3, r4, r5, pc}
 8009d58:	20000928 	.word	0x20000928

08009d5c <_close_r>:
 8009d5c:	b538      	push	{r3, r4, r5, lr}
 8009d5e:	4c06      	ldr	r4, [pc, #24]	; (8009d78 <_close_r+0x1c>)
 8009d60:	2300      	movs	r3, #0
 8009d62:	4605      	mov	r5, r0
 8009d64:	4608      	mov	r0, r1
 8009d66:	6023      	str	r3, [r4, #0]
 8009d68:	f7fc fe18 	bl	800699c <_close>
 8009d6c:	1c43      	adds	r3, r0, #1
 8009d6e:	d102      	bne.n	8009d76 <_close_r+0x1a>
 8009d70:	6823      	ldr	r3, [r4, #0]
 8009d72:	b103      	cbz	r3, 8009d76 <_close_r+0x1a>
 8009d74:	602b      	str	r3, [r5, #0]
 8009d76:	bd38      	pop	{r3, r4, r5, pc}
 8009d78:	20000928 	.word	0x20000928

08009d7c <_fstat_r>:
 8009d7c:	b538      	push	{r3, r4, r5, lr}
 8009d7e:	4c07      	ldr	r4, [pc, #28]	; (8009d9c <_fstat_r+0x20>)
 8009d80:	2300      	movs	r3, #0
 8009d82:	4605      	mov	r5, r0
 8009d84:	4608      	mov	r0, r1
 8009d86:	4611      	mov	r1, r2
 8009d88:	6023      	str	r3, [r4, #0]
 8009d8a:	f7fc fe0b 	bl	80069a4 <_fstat>
 8009d8e:	1c43      	adds	r3, r0, #1
 8009d90:	d102      	bne.n	8009d98 <_fstat_r+0x1c>
 8009d92:	6823      	ldr	r3, [r4, #0]
 8009d94:	b103      	cbz	r3, 8009d98 <_fstat_r+0x1c>
 8009d96:	602b      	str	r3, [r5, #0]
 8009d98:	bd38      	pop	{r3, r4, r5, pc}
 8009d9a:	bf00      	nop
 8009d9c:	20000928 	.word	0x20000928

08009da0 <_isatty_r>:
 8009da0:	b538      	push	{r3, r4, r5, lr}
 8009da2:	4c06      	ldr	r4, [pc, #24]	; (8009dbc <_isatty_r+0x1c>)
 8009da4:	2300      	movs	r3, #0
 8009da6:	4605      	mov	r5, r0
 8009da8:	4608      	mov	r0, r1
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	f7fc fe00 	bl	80069b0 <_isatty>
 8009db0:	1c43      	adds	r3, r0, #1
 8009db2:	d102      	bne.n	8009dba <_isatty_r+0x1a>
 8009db4:	6823      	ldr	r3, [r4, #0]
 8009db6:	b103      	cbz	r3, 8009dba <_isatty_r+0x1a>
 8009db8:	602b      	str	r3, [r5, #0]
 8009dba:	bd38      	pop	{r3, r4, r5, pc}
 8009dbc:	20000928 	.word	0x20000928

08009dc0 <_lseek_r>:
 8009dc0:	b538      	push	{r3, r4, r5, lr}
 8009dc2:	4c07      	ldr	r4, [pc, #28]	; (8009de0 <_lseek_r+0x20>)
 8009dc4:	4605      	mov	r5, r0
 8009dc6:	4608      	mov	r0, r1
 8009dc8:	4611      	mov	r1, r2
 8009dca:	2200      	movs	r2, #0
 8009dcc:	6022      	str	r2, [r4, #0]
 8009dce:	461a      	mov	r2, r3
 8009dd0:	f7fc fdf0 	bl	80069b4 <_lseek>
 8009dd4:	1c43      	adds	r3, r0, #1
 8009dd6:	d102      	bne.n	8009dde <_lseek_r+0x1e>
 8009dd8:	6823      	ldr	r3, [r4, #0]
 8009dda:	b103      	cbz	r3, 8009dde <_lseek_r+0x1e>
 8009ddc:	602b      	str	r3, [r5, #0]
 8009dde:	bd38      	pop	{r3, r4, r5, pc}
 8009de0:	20000928 	.word	0x20000928

08009de4 <__ascii_mbtowc>:
 8009de4:	b082      	sub	sp, #8
 8009de6:	b901      	cbnz	r1, 8009dea <__ascii_mbtowc+0x6>
 8009de8:	a901      	add	r1, sp, #4
 8009dea:	b142      	cbz	r2, 8009dfe <__ascii_mbtowc+0x1a>
 8009dec:	b14b      	cbz	r3, 8009e02 <__ascii_mbtowc+0x1e>
 8009dee:	7813      	ldrb	r3, [r2, #0]
 8009df0:	600b      	str	r3, [r1, #0]
 8009df2:	7812      	ldrb	r2, [r2, #0]
 8009df4:	1c10      	adds	r0, r2, #0
 8009df6:	bf18      	it	ne
 8009df8:	2001      	movne	r0, #1
 8009dfa:	b002      	add	sp, #8
 8009dfc:	4770      	bx	lr
 8009dfe:	4610      	mov	r0, r2
 8009e00:	e7fb      	b.n	8009dfa <__ascii_mbtowc+0x16>
 8009e02:	f06f 0001 	mvn.w	r0, #1
 8009e06:	e7f8      	b.n	8009dfa <__ascii_mbtowc+0x16>

08009e08 <__malloc_lock>:
 8009e08:	4770      	bx	lr

08009e0a <__malloc_unlock>:
 8009e0a:	4770      	bx	lr

08009e0c <_read_r>:
 8009e0c:	b538      	push	{r3, r4, r5, lr}
 8009e0e:	4c07      	ldr	r4, [pc, #28]	; (8009e2c <_read_r+0x20>)
 8009e10:	4605      	mov	r5, r0
 8009e12:	4608      	mov	r0, r1
 8009e14:	4611      	mov	r1, r2
 8009e16:	2200      	movs	r2, #0
 8009e18:	6022      	str	r2, [r4, #0]
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	f7fc fda2 	bl	8006964 <_read>
 8009e20:	1c43      	adds	r3, r0, #1
 8009e22:	d102      	bne.n	8009e2a <_read_r+0x1e>
 8009e24:	6823      	ldr	r3, [r4, #0]
 8009e26:	b103      	cbz	r3, 8009e2a <_read_r+0x1e>
 8009e28:	602b      	str	r3, [r5, #0]
 8009e2a:	bd38      	pop	{r3, r4, r5, pc}
 8009e2c:	20000928 	.word	0x20000928

08009e30 <__ascii_wctomb>:
 8009e30:	b149      	cbz	r1, 8009e46 <__ascii_wctomb+0x16>
 8009e32:	2aff      	cmp	r2, #255	; 0xff
 8009e34:	bf85      	ittet	hi
 8009e36:	238a      	movhi	r3, #138	; 0x8a
 8009e38:	6003      	strhi	r3, [r0, #0]
 8009e3a:	700a      	strbls	r2, [r1, #0]
 8009e3c:	f04f 30ff 	movhi.w	r0, #4294967295
 8009e40:	bf98      	it	ls
 8009e42:	2001      	movls	r0, #1
 8009e44:	4770      	bx	lr
 8009e46:	4608      	mov	r0, r1
 8009e48:	4770      	bx	lr
 8009e4a:	0000      	movs	r0, r0
 8009e4c:	0000      	movs	r0, r0
	...

08009e50 <cos>:
 8009e50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009e52:	ec51 0b10 	vmov	r0, r1, d0
 8009e56:	4a1e      	ldr	r2, [pc, #120]	; (8009ed0 <cos+0x80>)
 8009e58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e5c:	4293      	cmp	r3, r2
 8009e5e:	dc06      	bgt.n	8009e6e <cos+0x1e>
 8009e60:	ed9f 1b19 	vldr	d1, [pc, #100]	; 8009ec8 <cos+0x78>
 8009e64:	f001 f8a4 	bl	800afb0 <__kernel_cos>
 8009e68:	ec51 0b10 	vmov	r0, r1, d0
 8009e6c:	e007      	b.n	8009e7e <cos+0x2e>
 8009e6e:	4a19      	ldr	r2, [pc, #100]	; (8009ed4 <cos+0x84>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	dd09      	ble.n	8009e88 <cos+0x38>
 8009e74:	ee10 2a10 	vmov	r2, s0
 8009e78:	460b      	mov	r3, r1
 8009e7a:	f7f6 fa15 	bl	80002a8 <__aeabi_dsub>
 8009e7e:	ec41 0b10 	vmov	d0, r0, r1
 8009e82:	b005      	add	sp, #20
 8009e84:	f85d fb04 	ldr.w	pc, [sp], #4
 8009e88:	4668      	mov	r0, sp
 8009e8a:	f000 fded 	bl	800aa68 <__ieee754_rem_pio2>
 8009e8e:	f000 0003 	and.w	r0, r0, #3
 8009e92:	2801      	cmp	r0, #1
 8009e94:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009e98:	ed9d 0b00 	vldr	d0, [sp]
 8009e9c:	d007      	beq.n	8009eae <cos+0x5e>
 8009e9e:	2802      	cmp	r0, #2
 8009ea0:	d00e      	beq.n	8009ec0 <cos+0x70>
 8009ea2:	2800      	cmp	r0, #0
 8009ea4:	d0de      	beq.n	8009e64 <cos+0x14>
 8009ea6:	2001      	movs	r0, #1
 8009ea8:	f001 fc8a 	bl	800b7c0 <__kernel_sin>
 8009eac:	e7dc      	b.n	8009e68 <cos+0x18>
 8009eae:	f001 fc87 	bl	800b7c0 <__kernel_sin>
 8009eb2:	ec53 2b10 	vmov	r2, r3, d0
 8009eb6:	ee10 0a10 	vmov	r0, s0
 8009eba:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009ebe:	e7de      	b.n	8009e7e <cos+0x2e>
 8009ec0:	f001 f876 	bl	800afb0 <__kernel_cos>
 8009ec4:	e7f5      	b.n	8009eb2 <cos+0x62>
 8009ec6:	bf00      	nop
	...
 8009ed0:	3fe921fb 	.word	0x3fe921fb
 8009ed4:	7fefffff 	.word	0x7fefffff

08009ed8 <sin>:
 8009ed8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009eda:	ec51 0b10 	vmov	r0, r1, d0
 8009ede:	4a20      	ldr	r2, [pc, #128]	; (8009f60 <sin+0x88>)
 8009ee0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009ee4:	4293      	cmp	r3, r2
 8009ee6:	dc07      	bgt.n	8009ef8 <sin+0x20>
 8009ee8:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8009f58 <sin+0x80>
 8009eec:	2000      	movs	r0, #0
 8009eee:	f001 fc67 	bl	800b7c0 <__kernel_sin>
 8009ef2:	ec51 0b10 	vmov	r0, r1, d0
 8009ef6:	e007      	b.n	8009f08 <sin+0x30>
 8009ef8:	4a1a      	ldr	r2, [pc, #104]	; (8009f64 <sin+0x8c>)
 8009efa:	4293      	cmp	r3, r2
 8009efc:	dd09      	ble.n	8009f12 <sin+0x3a>
 8009efe:	ee10 2a10 	vmov	r2, s0
 8009f02:	460b      	mov	r3, r1
 8009f04:	f7f6 f9d0 	bl	80002a8 <__aeabi_dsub>
 8009f08:	ec41 0b10 	vmov	d0, r0, r1
 8009f0c:	b005      	add	sp, #20
 8009f0e:	f85d fb04 	ldr.w	pc, [sp], #4
 8009f12:	4668      	mov	r0, sp
 8009f14:	f000 fda8 	bl	800aa68 <__ieee754_rem_pio2>
 8009f18:	f000 0003 	and.w	r0, r0, #3
 8009f1c:	2801      	cmp	r0, #1
 8009f1e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8009f22:	ed9d 0b00 	vldr	d0, [sp]
 8009f26:	d004      	beq.n	8009f32 <sin+0x5a>
 8009f28:	2802      	cmp	r0, #2
 8009f2a:	d005      	beq.n	8009f38 <sin+0x60>
 8009f2c:	b970      	cbnz	r0, 8009f4c <sin+0x74>
 8009f2e:	2001      	movs	r0, #1
 8009f30:	e7dd      	b.n	8009eee <sin+0x16>
 8009f32:	f001 f83d 	bl	800afb0 <__kernel_cos>
 8009f36:	e7dc      	b.n	8009ef2 <sin+0x1a>
 8009f38:	2001      	movs	r0, #1
 8009f3a:	f001 fc41 	bl	800b7c0 <__kernel_sin>
 8009f3e:	ec53 2b10 	vmov	r2, r3, d0
 8009f42:	ee10 0a10 	vmov	r0, s0
 8009f46:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009f4a:	e7dd      	b.n	8009f08 <sin+0x30>
 8009f4c:	f001 f830 	bl	800afb0 <__kernel_cos>
 8009f50:	e7f5      	b.n	8009f3e <sin+0x66>
 8009f52:	bf00      	nop
 8009f54:	f3af 8000 	nop.w
	...
 8009f60:	3fe921fb 	.word	0x3fe921fb
 8009f64:	7fefffff 	.word	0x7fefffff

08009f68 <asin>:
 8009f68:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009f6a:	ed2d 8b02 	vpush	{d8}
 8009f6e:	4e26      	ldr	r6, [pc, #152]	; (800a008 <asin+0xa0>)
 8009f70:	b08b      	sub	sp, #44	; 0x2c
 8009f72:	ec55 4b10 	vmov	r4, r5, d0
 8009f76:	f000 f8d3 	bl	800a120 <__ieee754_asin>
 8009f7a:	f996 3000 	ldrsb.w	r3, [r6]
 8009f7e:	eeb0 8a40 	vmov.f32	s16, s0
 8009f82:	eef0 8a60 	vmov.f32	s17, s1
 8009f86:	3301      	adds	r3, #1
 8009f88:	d036      	beq.n	8009ff8 <asin+0x90>
 8009f8a:	4622      	mov	r2, r4
 8009f8c:	462b      	mov	r3, r5
 8009f8e:	4620      	mov	r0, r4
 8009f90:	4629      	mov	r1, r5
 8009f92:	f7f6 fddb 	bl	8000b4c <__aeabi_dcmpun>
 8009f96:	4607      	mov	r7, r0
 8009f98:	bb70      	cbnz	r0, 8009ff8 <asin+0x90>
 8009f9a:	ec45 4b10 	vmov	d0, r4, r5
 8009f9e:	f001 fe6b 	bl	800bc78 <fabs>
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	4b19      	ldr	r3, [pc, #100]	; (800a00c <asin+0xa4>)
 8009fa6:	ec51 0b10 	vmov	r0, r1, d0
 8009faa:	f7f6 fdc5 	bl	8000b38 <__aeabi_dcmpgt>
 8009fae:	b318      	cbz	r0, 8009ff8 <asin+0x90>
 8009fb0:	2301      	movs	r3, #1
 8009fb2:	9300      	str	r3, [sp, #0]
 8009fb4:	4816      	ldr	r0, [pc, #88]	; (800a010 <asin+0xa8>)
 8009fb6:	4b17      	ldr	r3, [pc, #92]	; (800a014 <asin+0xac>)
 8009fb8:	9301      	str	r3, [sp, #4]
 8009fba:	9708      	str	r7, [sp, #32]
 8009fbc:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8009fc0:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8009fc4:	f001 feec 	bl	800bda0 <nan>
 8009fc8:	f996 3000 	ldrsb.w	r3, [r6]
 8009fcc:	2b02      	cmp	r3, #2
 8009fce:	ed8d 0b06 	vstr	d0, [sp, #24]
 8009fd2:	d104      	bne.n	8009fde <asin+0x76>
 8009fd4:	f7fd fac8 	bl	8007568 <__errno>
 8009fd8:	2321      	movs	r3, #33	; 0x21
 8009fda:	6003      	str	r3, [r0, #0]
 8009fdc:	e004      	b.n	8009fe8 <asin+0x80>
 8009fde:	4668      	mov	r0, sp
 8009fe0:	f001 feda 	bl	800bd98 <matherr>
 8009fe4:	2800      	cmp	r0, #0
 8009fe6:	d0f5      	beq.n	8009fd4 <asin+0x6c>
 8009fe8:	9b08      	ldr	r3, [sp, #32]
 8009fea:	b11b      	cbz	r3, 8009ff4 <asin+0x8c>
 8009fec:	f7fd fabc 	bl	8007568 <__errno>
 8009ff0:	9b08      	ldr	r3, [sp, #32]
 8009ff2:	6003      	str	r3, [r0, #0]
 8009ff4:	ed9d 8b06 	vldr	d8, [sp, #24]
 8009ff8:	eeb0 0a48 	vmov.f32	s0, s16
 8009ffc:	eef0 0a68 	vmov.f32	s1, s17
 800a000:	b00b      	add	sp, #44	; 0x2c
 800a002:	ecbd 8b02 	vpop	{d8}
 800a006:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a008:	200001f8 	.word	0x200001f8
 800a00c:	3ff00000 	.word	0x3ff00000
 800a010:	0800c2d9 	.word	0x0800c2d9
 800a014:	0800c3f0 	.word	0x0800c3f0

0800a018 <atan2>:
 800a018:	f000 ba92 	b.w	800a540 <__ieee754_atan2>

0800a01c <log>:
 800a01c:	b570      	push	{r4, r5, r6, lr}
 800a01e:	ed2d 8b02 	vpush	{d8}
 800a022:	b08a      	sub	sp, #40	; 0x28
 800a024:	ec55 4b10 	vmov	r4, r5, d0
 800a028:	f000 fb6a 	bl	800a700 <__ieee754_log>
 800a02c:	4b36      	ldr	r3, [pc, #216]	; (800a108 <log+0xec>)
 800a02e:	eeb0 8a40 	vmov.f32	s16, s0
 800a032:	eef0 8a60 	vmov.f32	s17, s1
 800a036:	f993 6000 	ldrsb.w	r6, [r3]
 800a03a:	1c73      	adds	r3, r6, #1
 800a03c:	d05b      	beq.n	800a0f6 <log+0xda>
 800a03e:	4622      	mov	r2, r4
 800a040:	462b      	mov	r3, r5
 800a042:	4620      	mov	r0, r4
 800a044:	4629      	mov	r1, r5
 800a046:	f7f6 fd81 	bl	8000b4c <__aeabi_dcmpun>
 800a04a:	2800      	cmp	r0, #0
 800a04c:	d153      	bne.n	800a0f6 <log+0xda>
 800a04e:	2200      	movs	r2, #0
 800a050:	2300      	movs	r3, #0
 800a052:	4620      	mov	r0, r4
 800a054:	4629      	mov	r1, r5
 800a056:	f7f6 fd6f 	bl	8000b38 <__aeabi_dcmpgt>
 800a05a:	2800      	cmp	r0, #0
 800a05c:	d14b      	bne.n	800a0f6 <log+0xda>
 800a05e:	4b2b      	ldr	r3, [pc, #172]	; (800a10c <log+0xf0>)
 800a060:	9301      	str	r3, [sp, #4]
 800a062:	9008      	str	r0, [sp, #32]
 800a064:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800a068:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800a06c:	b9a6      	cbnz	r6, 800a098 <log+0x7c>
 800a06e:	4b28      	ldr	r3, [pc, #160]	; (800a110 <log+0xf4>)
 800a070:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800a074:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a078:	4620      	mov	r0, r4
 800a07a:	2200      	movs	r2, #0
 800a07c:	2300      	movs	r3, #0
 800a07e:	4629      	mov	r1, r5
 800a080:	f7f6 fd32 	bl	8000ae8 <__aeabi_dcmpeq>
 800a084:	bb40      	cbnz	r0, 800a0d8 <log+0xbc>
 800a086:	2301      	movs	r3, #1
 800a088:	2e02      	cmp	r6, #2
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	d119      	bne.n	800a0c2 <log+0xa6>
 800a08e:	f7fd fa6b 	bl	8007568 <__errno>
 800a092:	2321      	movs	r3, #33	; 0x21
 800a094:	6003      	str	r3, [r0, #0]
 800a096:	e019      	b.n	800a0cc <log+0xb0>
 800a098:	4b1e      	ldr	r3, [pc, #120]	; (800a114 <log+0xf8>)
 800a09a:	2200      	movs	r2, #0
 800a09c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	2300      	movs	r3, #0
 800a0a6:	4629      	mov	r1, r5
 800a0a8:	f7f6 fd1e 	bl	8000ae8 <__aeabi_dcmpeq>
 800a0ac:	2800      	cmp	r0, #0
 800a0ae:	d0ea      	beq.n	800a086 <log+0x6a>
 800a0b0:	2302      	movs	r3, #2
 800a0b2:	429e      	cmp	r6, r3
 800a0b4:	9300      	str	r3, [sp, #0]
 800a0b6:	d111      	bne.n	800a0dc <log+0xc0>
 800a0b8:	f7fd fa56 	bl	8007568 <__errno>
 800a0bc:	2322      	movs	r3, #34	; 0x22
 800a0be:	6003      	str	r3, [r0, #0]
 800a0c0:	e011      	b.n	800a0e6 <log+0xca>
 800a0c2:	4668      	mov	r0, sp
 800a0c4:	f001 fe68 	bl	800bd98 <matherr>
 800a0c8:	2800      	cmp	r0, #0
 800a0ca:	d0e0      	beq.n	800a08e <log+0x72>
 800a0cc:	4812      	ldr	r0, [pc, #72]	; (800a118 <log+0xfc>)
 800a0ce:	f001 fe67 	bl	800bda0 <nan>
 800a0d2:	ed8d 0b06 	vstr	d0, [sp, #24]
 800a0d6:	e006      	b.n	800a0e6 <log+0xca>
 800a0d8:	2302      	movs	r3, #2
 800a0da:	9300      	str	r3, [sp, #0]
 800a0dc:	4668      	mov	r0, sp
 800a0de:	f001 fe5b 	bl	800bd98 <matherr>
 800a0e2:	2800      	cmp	r0, #0
 800a0e4:	d0e8      	beq.n	800a0b8 <log+0x9c>
 800a0e6:	9b08      	ldr	r3, [sp, #32]
 800a0e8:	b11b      	cbz	r3, 800a0f2 <log+0xd6>
 800a0ea:	f7fd fa3d 	bl	8007568 <__errno>
 800a0ee:	9b08      	ldr	r3, [sp, #32]
 800a0f0:	6003      	str	r3, [r0, #0]
 800a0f2:	ed9d 8b06 	vldr	d8, [sp, #24]
 800a0f6:	eeb0 0a48 	vmov.f32	s0, s16
 800a0fa:	eef0 0a68 	vmov.f32	s1, s17
 800a0fe:	b00a      	add	sp, #40	; 0x28
 800a100:	ecbd 8b02 	vpop	{d8}
 800a104:	bd70      	pop	{r4, r5, r6, pc}
 800a106:	bf00      	nop
 800a108:	200001f8 	.word	0x200001f8
 800a10c:	0800c3f5 	.word	0x0800c3f5
 800a110:	c7efffff 	.word	0xc7efffff
 800a114:	fff00000 	.word	0xfff00000
 800a118:	0800c2d9 	.word	0x0800c2d9
 800a11c:	00000000 	.word	0x00000000

0800a120 <__ieee754_asin>:
 800a120:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a124:	ec55 4b10 	vmov	r4, r5, d0
 800a128:	4bcb      	ldr	r3, [pc, #812]	; (800a458 <__ieee754_asin+0x338>)
 800a12a:	b087      	sub	sp, #28
 800a12c:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 800a130:	429f      	cmp	r7, r3
 800a132:	9501      	str	r5, [sp, #4]
 800a134:	dd31      	ble.n	800a19a <__ieee754_asin+0x7a>
 800a136:	f107 4740 	add.w	r7, r7, #3221225472	; 0xc0000000
 800a13a:	ee10 3a10 	vmov	r3, s0
 800a13e:	f507 1780 	add.w	r7, r7, #1048576	; 0x100000
 800a142:	433b      	orrs	r3, r7
 800a144:	d117      	bne.n	800a176 <__ieee754_asin+0x56>
 800a146:	a3aa      	add	r3, pc, #680	; (adr r3, 800a3f0 <__ieee754_asin+0x2d0>)
 800a148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a14c:	ee10 0a10 	vmov	r0, s0
 800a150:	4629      	mov	r1, r5
 800a152:	f7f6 fa61 	bl	8000618 <__aeabi_dmul>
 800a156:	a3a8      	add	r3, pc, #672	; (adr r3, 800a3f8 <__ieee754_asin+0x2d8>)
 800a158:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a15c:	4606      	mov	r6, r0
 800a15e:	460f      	mov	r7, r1
 800a160:	4620      	mov	r0, r4
 800a162:	4629      	mov	r1, r5
 800a164:	f7f6 fa58 	bl	8000618 <__aeabi_dmul>
 800a168:	4602      	mov	r2, r0
 800a16a:	460b      	mov	r3, r1
 800a16c:	4630      	mov	r0, r6
 800a16e:	4639      	mov	r1, r7
 800a170:	f7f6 f89c 	bl	80002ac <__adddf3>
 800a174:	e00a      	b.n	800a18c <__ieee754_asin+0x6c>
 800a176:	ee10 2a10 	vmov	r2, s0
 800a17a:	462b      	mov	r3, r5
 800a17c:	4620      	mov	r0, r4
 800a17e:	4629      	mov	r1, r5
 800a180:	f7f6 f892 	bl	80002a8 <__aeabi_dsub>
 800a184:	4602      	mov	r2, r0
 800a186:	460b      	mov	r3, r1
 800a188:	f7f6 fb70 	bl	800086c <__aeabi_ddiv>
 800a18c:	4604      	mov	r4, r0
 800a18e:	460d      	mov	r5, r1
 800a190:	ec45 4b10 	vmov	d0, r4, r5
 800a194:	b007      	add	sp, #28
 800a196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a19a:	4bb0      	ldr	r3, [pc, #704]	; (800a45c <__ieee754_asin+0x33c>)
 800a19c:	429f      	cmp	r7, r3
 800a19e:	dc11      	bgt.n	800a1c4 <__ieee754_asin+0xa4>
 800a1a0:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 800a1a4:	f280 80ae 	bge.w	800a304 <__ieee754_asin+0x1e4>
 800a1a8:	a395      	add	r3, pc, #596	; (adr r3, 800a400 <__ieee754_asin+0x2e0>)
 800a1aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1ae:	ee10 0a10 	vmov	r0, s0
 800a1b2:	4629      	mov	r1, r5
 800a1b4:	f7f6 f87a 	bl	80002ac <__adddf3>
 800a1b8:	2200      	movs	r2, #0
 800a1ba:	4ba9      	ldr	r3, [pc, #676]	; (800a460 <__ieee754_asin+0x340>)
 800a1bc:	f7f6 fcbc 	bl	8000b38 <__aeabi_dcmpgt>
 800a1c0:	2800      	cmp	r0, #0
 800a1c2:	d1e5      	bne.n	800a190 <__ieee754_asin+0x70>
 800a1c4:	ec45 4b10 	vmov	d0, r4, r5
 800a1c8:	f001 fd56 	bl	800bc78 <fabs>
 800a1cc:	2000      	movs	r0, #0
 800a1ce:	ec53 2b10 	vmov	r2, r3, d0
 800a1d2:	49a3      	ldr	r1, [pc, #652]	; (800a460 <__ieee754_asin+0x340>)
 800a1d4:	f7f6 f868 	bl	80002a8 <__aeabi_dsub>
 800a1d8:	2200      	movs	r2, #0
 800a1da:	4ba2      	ldr	r3, [pc, #648]	; (800a464 <__ieee754_asin+0x344>)
 800a1dc:	f7f6 fa1c 	bl	8000618 <__aeabi_dmul>
 800a1e0:	a389      	add	r3, pc, #548	; (adr r3, 800a408 <__ieee754_asin+0x2e8>)
 800a1e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1e6:	4604      	mov	r4, r0
 800a1e8:	460d      	mov	r5, r1
 800a1ea:	f7f6 fa15 	bl	8000618 <__aeabi_dmul>
 800a1ee:	a388      	add	r3, pc, #544	; (adr r3, 800a410 <__ieee754_asin+0x2f0>)
 800a1f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a1f4:	f7f6 f85a 	bl	80002ac <__adddf3>
 800a1f8:	4622      	mov	r2, r4
 800a1fa:	462b      	mov	r3, r5
 800a1fc:	f7f6 fa0c 	bl	8000618 <__aeabi_dmul>
 800a200:	a385      	add	r3, pc, #532	; (adr r3, 800a418 <__ieee754_asin+0x2f8>)
 800a202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a206:	f7f6 f84f 	bl	80002a8 <__aeabi_dsub>
 800a20a:	4622      	mov	r2, r4
 800a20c:	462b      	mov	r3, r5
 800a20e:	f7f6 fa03 	bl	8000618 <__aeabi_dmul>
 800a212:	a383      	add	r3, pc, #524	; (adr r3, 800a420 <__ieee754_asin+0x300>)
 800a214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a218:	f7f6 f848 	bl	80002ac <__adddf3>
 800a21c:	4622      	mov	r2, r4
 800a21e:	462b      	mov	r3, r5
 800a220:	f7f6 f9fa 	bl	8000618 <__aeabi_dmul>
 800a224:	a380      	add	r3, pc, #512	; (adr r3, 800a428 <__ieee754_asin+0x308>)
 800a226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a22a:	f7f6 f83d 	bl	80002a8 <__aeabi_dsub>
 800a22e:	4622      	mov	r2, r4
 800a230:	462b      	mov	r3, r5
 800a232:	f7f6 f9f1 	bl	8000618 <__aeabi_dmul>
 800a236:	a37e      	add	r3, pc, #504	; (adr r3, 800a430 <__ieee754_asin+0x310>)
 800a238:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a23c:	f7f6 f836 	bl	80002ac <__adddf3>
 800a240:	4622      	mov	r2, r4
 800a242:	462b      	mov	r3, r5
 800a244:	f7f6 f9e8 	bl	8000618 <__aeabi_dmul>
 800a248:	a37b      	add	r3, pc, #492	; (adr r3, 800a438 <__ieee754_asin+0x318>)
 800a24a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24e:	4680      	mov	r8, r0
 800a250:	4689      	mov	r9, r1
 800a252:	4620      	mov	r0, r4
 800a254:	4629      	mov	r1, r5
 800a256:	f7f6 f9df 	bl	8000618 <__aeabi_dmul>
 800a25a:	a379      	add	r3, pc, #484	; (adr r3, 800a440 <__ieee754_asin+0x320>)
 800a25c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a260:	f7f6 f822 	bl	80002a8 <__aeabi_dsub>
 800a264:	4622      	mov	r2, r4
 800a266:	462b      	mov	r3, r5
 800a268:	f7f6 f9d6 	bl	8000618 <__aeabi_dmul>
 800a26c:	a376      	add	r3, pc, #472	; (adr r3, 800a448 <__ieee754_asin+0x328>)
 800a26e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a272:	f7f6 f81b 	bl	80002ac <__adddf3>
 800a276:	4622      	mov	r2, r4
 800a278:	462b      	mov	r3, r5
 800a27a:	f7f6 f9cd 	bl	8000618 <__aeabi_dmul>
 800a27e:	a374      	add	r3, pc, #464	; (adr r3, 800a450 <__ieee754_asin+0x330>)
 800a280:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a284:	f7f6 f810 	bl	80002a8 <__aeabi_dsub>
 800a288:	4622      	mov	r2, r4
 800a28a:	462b      	mov	r3, r5
 800a28c:	f7f6 f9c4 	bl	8000618 <__aeabi_dmul>
 800a290:	4b73      	ldr	r3, [pc, #460]	; (800a460 <__ieee754_asin+0x340>)
 800a292:	2200      	movs	r2, #0
 800a294:	f7f6 f80a 	bl	80002ac <__adddf3>
 800a298:	ec45 4b10 	vmov	d0, r4, r5
 800a29c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a2a0:	f000 fdd4 	bl	800ae4c <__ieee754_sqrt>
 800a2a4:	4b70      	ldr	r3, [pc, #448]	; (800a468 <__ieee754_asin+0x348>)
 800a2a6:	429f      	cmp	r7, r3
 800a2a8:	ec5b ab10 	vmov	sl, fp, d0
 800a2ac:	f340 80de 	ble.w	800a46c <__ieee754_asin+0x34c>
 800a2b0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a2b4:	4640      	mov	r0, r8
 800a2b6:	4649      	mov	r1, r9
 800a2b8:	f7f6 fad8 	bl	800086c <__aeabi_ddiv>
 800a2bc:	4652      	mov	r2, sl
 800a2be:	465b      	mov	r3, fp
 800a2c0:	f7f6 f9aa 	bl	8000618 <__aeabi_dmul>
 800a2c4:	4652      	mov	r2, sl
 800a2c6:	465b      	mov	r3, fp
 800a2c8:	f7f5 fff0 	bl	80002ac <__adddf3>
 800a2cc:	4602      	mov	r2, r0
 800a2ce:	460b      	mov	r3, r1
 800a2d0:	f7f5 ffec 	bl	80002ac <__adddf3>
 800a2d4:	a348      	add	r3, pc, #288	; (adr r3, 800a3f8 <__ieee754_asin+0x2d8>)
 800a2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2da:	f7f5 ffe5 	bl	80002a8 <__aeabi_dsub>
 800a2de:	4602      	mov	r2, r0
 800a2e0:	460b      	mov	r3, r1
 800a2e2:	a143      	add	r1, pc, #268	; (adr r1, 800a3f0 <__ieee754_asin+0x2d0>)
 800a2e4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a2e8:	f7f5 ffde 	bl	80002a8 <__aeabi_dsub>
 800a2ec:	9b01      	ldr	r3, [sp, #4]
 800a2ee:	2b00      	cmp	r3, #0
 800a2f0:	bfdc      	itt	le
 800a2f2:	4602      	movle	r2, r0
 800a2f4:	f101 4300 	addle.w	r3, r1, #2147483648	; 0x80000000
 800a2f8:	4604      	mov	r4, r0
 800a2fa:	460d      	mov	r5, r1
 800a2fc:	bfdc      	itt	le
 800a2fe:	4614      	movle	r4, r2
 800a300:	461d      	movle	r5, r3
 800a302:	e745      	b.n	800a190 <__ieee754_asin+0x70>
 800a304:	ee10 2a10 	vmov	r2, s0
 800a308:	ee10 0a10 	vmov	r0, s0
 800a30c:	462b      	mov	r3, r5
 800a30e:	4629      	mov	r1, r5
 800a310:	f7f6 f982 	bl	8000618 <__aeabi_dmul>
 800a314:	a33c      	add	r3, pc, #240	; (adr r3, 800a408 <__ieee754_asin+0x2e8>)
 800a316:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a31a:	4606      	mov	r6, r0
 800a31c:	460f      	mov	r7, r1
 800a31e:	f7f6 f97b 	bl	8000618 <__aeabi_dmul>
 800a322:	a33b      	add	r3, pc, #236	; (adr r3, 800a410 <__ieee754_asin+0x2f0>)
 800a324:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a328:	f7f5 ffc0 	bl	80002ac <__adddf3>
 800a32c:	4632      	mov	r2, r6
 800a32e:	463b      	mov	r3, r7
 800a330:	f7f6 f972 	bl	8000618 <__aeabi_dmul>
 800a334:	a338      	add	r3, pc, #224	; (adr r3, 800a418 <__ieee754_asin+0x2f8>)
 800a336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a33a:	f7f5 ffb5 	bl	80002a8 <__aeabi_dsub>
 800a33e:	4632      	mov	r2, r6
 800a340:	463b      	mov	r3, r7
 800a342:	f7f6 f969 	bl	8000618 <__aeabi_dmul>
 800a346:	a336      	add	r3, pc, #216	; (adr r3, 800a420 <__ieee754_asin+0x300>)
 800a348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34c:	f7f5 ffae 	bl	80002ac <__adddf3>
 800a350:	4632      	mov	r2, r6
 800a352:	463b      	mov	r3, r7
 800a354:	f7f6 f960 	bl	8000618 <__aeabi_dmul>
 800a358:	a333      	add	r3, pc, #204	; (adr r3, 800a428 <__ieee754_asin+0x308>)
 800a35a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35e:	f7f5 ffa3 	bl	80002a8 <__aeabi_dsub>
 800a362:	4632      	mov	r2, r6
 800a364:	463b      	mov	r3, r7
 800a366:	f7f6 f957 	bl	8000618 <__aeabi_dmul>
 800a36a:	a331      	add	r3, pc, #196	; (adr r3, 800a430 <__ieee754_asin+0x310>)
 800a36c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a370:	f7f5 ff9c 	bl	80002ac <__adddf3>
 800a374:	4632      	mov	r2, r6
 800a376:	463b      	mov	r3, r7
 800a378:	f7f6 f94e 	bl	8000618 <__aeabi_dmul>
 800a37c:	a32e      	add	r3, pc, #184	; (adr r3, 800a438 <__ieee754_asin+0x318>)
 800a37e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a382:	4680      	mov	r8, r0
 800a384:	4689      	mov	r9, r1
 800a386:	4630      	mov	r0, r6
 800a388:	4639      	mov	r1, r7
 800a38a:	f7f6 f945 	bl	8000618 <__aeabi_dmul>
 800a38e:	a32c      	add	r3, pc, #176	; (adr r3, 800a440 <__ieee754_asin+0x320>)
 800a390:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a394:	f7f5 ff88 	bl	80002a8 <__aeabi_dsub>
 800a398:	4632      	mov	r2, r6
 800a39a:	463b      	mov	r3, r7
 800a39c:	f7f6 f93c 	bl	8000618 <__aeabi_dmul>
 800a3a0:	a329      	add	r3, pc, #164	; (adr r3, 800a448 <__ieee754_asin+0x328>)
 800a3a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3a6:	f7f5 ff81 	bl	80002ac <__adddf3>
 800a3aa:	4632      	mov	r2, r6
 800a3ac:	463b      	mov	r3, r7
 800a3ae:	f7f6 f933 	bl	8000618 <__aeabi_dmul>
 800a3b2:	a327      	add	r3, pc, #156	; (adr r3, 800a450 <__ieee754_asin+0x330>)
 800a3b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3b8:	f7f5 ff76 	bl	80002a8 <__aeabi_dsub>
 800a3bc:	4632      	mov	r2, r6
 800a3be:	463b      	mov	r3, r7
 800a3c0:	f7f6 f92a 	bl	8000618 <__aeabi_dmul>
 800a3c4:	2200      	movs	r2, #0
 800a3c6:	4b26      	ldr	r3, [pc, #152]	; (800a460 <__ieee754_asin+0x340>)
 800a3c8:	f7f5 ff70 	bl	80002ac <__adddf3>
 800a3cc:	4602      	mov	r2, r0
 800a3ce:	460b      	mov	r3, r1
 800a3d0:	4640      	mov	r0, r8
 800a3d2:	4649      	mov	r1, r9
 800a3d4:	f7f6 fa4a 	bl	800086c <__aeabi_ddiv>
 800a3d8:	4622      	mov	r2, r4
 800a3da:	462b      	mov	r3, r5
 800a3dc:	f7f6 f91c 	bl	8000618 <__aeabi_dmul>
 800a3e0:	4602      	mov	r2, r0
 800a3e2:	460b      	mov	r3, r1
 800a3e4:	4620      	mov	r0, r4
 800a3e6:	4629      	mov	r1, r5
 800a3e8:	e6c2      	b.n	800a170 <__ieee754_asin+0x50>
 800a3ea:	bf00      	nop
 800a3ec:	f3af 8000 	nop.w
 800a3f0:	54442d18 	.word	0x54442d18
 800a3f4:	3ff921fb 	.word	0x3ff921fb
 800a3f8:	33145c07 	.word	0x33145c07
 800a3fc:	3c91a626 	.word	0x3c91a626
 800a400:	8800759c 	.word	0x8800759c
 800a404:	7e37e43c 	.word	0x7e37e43c
 800a408:	0dfdf709 	.word	0x0dfdf709
 800a40c:	3f023de1 	.word	0x3f023de1
 800a410:	7501b288 	.word	0x7501b288
 800a414:	3f49efe0 	.word	0x3f49efe0
 800a418:	b5688f3b 	.word	0xb5688f3b
 800a41c:	3fa48228 	.word	0x3fa48228
 800a420:	0e884455 	.word	0x0e884455
 800a424:	3fc9c155 	.word	0x3fc9c155
 800a428:	03eb6f7d 	.word	0x03eb6f7d
 800a42c:	3fd4d612 	.word	0x3fd4d612
 800a430:	55555555 	.word	0x55555555
 800a434:	3fc55555 	.word	0x3fc55555
 800a438:	b12e9282 	.word	0xb12e9282
 800a43c:	3fb3b8c5 	.word	0x3fb3b8c5
 800a440:	1b8d0159 	.word	0x1b8d0159
 800a444:	3fe6066c 	.word	0x3fe6066c
 800a448:	9c598ac8 	.word	0x9c598ac8
 800a44c:	40002ae5 	.word	0x40002ae5
 800a450:	1c8a2d4b 	.word	0x1c8a2d4b
 800a454:	40033a27 	.word	0x40033a27
 800a458:	3fefffff 	.word	0x3fefffff
 800a45c:	3fdfffff 	.word	0x3fdfffff
 800a460:	3ff00000 	.word	0x3ff00000
 800a464:	3fe00000 	.word	0x3fe00000
 800a468:	3fef3332 	.word	0x3fef3332
 800a46c:	ee10 2a10 	vmov	r2, s0
 800a470:	ee10 0a10 	vmov	r0, s0
 800a474:	465b      	mov	r3, fp
 800a476:	4659      	mov	r1, fp
 800a478:	f7f5 ff18 	bl	80002ac <__adddf3>
 800a47c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a480:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a484:	4640      	mov	r0, r8
 800a486:	4649      	mov	r1, r9
 800a488:	f7f6 f9f0 	bl	800086c <__aeabi_ddiv>
 800a48c:	4602      	mov	r2, r0
 800a48e:	460b      	mov	r3, r1
 800a490:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a494:	f7f6 f8c0 	bl	8000618 <__aeabi_dmul>
 800a498:	2600      	movs	r6, #0
 800a49a:	4680      	mov	r8, r0
 800a49c:	4689      	mov	r9, r1
 800a49e:	4632      	mov	r2, r6
 800a4a0:	465b      	mov	r3, fp
 800a4a2:	4630      	mov	r0, r6
 800a4a4:	4659      	mov	r1, fp
 800a4a6:	f7f6 f8b7 	bl	8000618 <__aeabi_dmul>
 800a4aa:	4602      	mov	r2, r0
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	4620      	mov	r0, r4
 800a4b0:	4629      	mov	r1, r5
 800a4b2:	f7f5 fef9 	bl	80002a8 <__aeabi_dsub>
 800a4b6:	4632      	mov	r2, r6
 800a4b8:	4604      	mov	r4, r0
 800a4ba:	460d      	mov	r5, r1
 800a4bc:	465b      	mov	r3, fp
 800a4be:	4650      	mov	r0, sl
 800a4c0:	4659      	mov	r1, fp
 800a4c2:	f7f5 fef3 	bl	80002ac <__adddf3>
 800a4c6:	4602      	mov	r2, r0
 800a4c8:	460b      	mov	r3, r1
 800a4ca:	4620      	mov	r0, r4
 800a4cc:	4629      	mov	r1, r5
 800a4ce:	f7f6 f9cd 	bl	800086c <__aeabi_ddiv>
 800a4d2:	4602      	mov	r2, r0
 800a4d4:	460b      	mov	r3, r1
 800a4d6:	f7f5 fee9 	bl	80002ac <__adddf3>
 800a4da:	4602      	mov	r2, r0
 800a4dc:	460b      	mov	r3, r1
 800a4de:	a114      	add	r1, pc, #80	; (adr r1, 800a530 <__ieee754_asin+0x410>)
 800a4e0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a4e4:	f7f5 fee0 	bl	80002a8 <__aeabi_dsub>
 800a4e8:	4602      	mov	r2, r0
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	4640      	mov	r0, r8
 800a4ee:	4649      	mov	r1, r9
 800a4f0:	f7f5 feda 	bl	80002a8 <__aeabi_dsub>
 800a4f4:	465f      	mov	r7, fp
 800a4f6:	4604      	mov	r4, r0
 800a4f8:	460d      	mov	r5, r1
 800a4fa:	4632      	mov	r2, r6
 800a4fc:	465b      	mov	r3, fp
 800a4fe:	4630      	mov	r0, r6
 800a500:	4639      	mov	r1, r7
 800a502:	f7f5 fed3 	bl	80002ac <__adddf3>
 800a506:	4602      	mov	r2, r0
 800a508:	460b      	mov	r3, r1
 800a50a:	a10b      	add	r1, pc, #44	; (adr r1, 800a538 <__ieee754_asin+0x418>)
 800a50c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a510:	f7f5 feca 	bl	80002a8 <__aeabi_dsub>
 800a514:	4602      	mov	r2, r0
 800a516:	460b      	mov	r3, r1
 800a518:	4620      	mov	r0, r4
 800a51a:	4629      	mov	r1, r5
 800a51c:	f7f5 fec4 	bl	80002a8 <__aeabi_dsub>
 800a520:	4602      	mov	r2, r0
 800a522:	460b      	mov	r3, r1
 800a524:	a104      	add	r1, pc, #16	; (adr r1, 800a538 <__ieee754_asin+0x418>)
 800a526:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a52a:	e6dd      	b.n	800a2e8 <__ieee754_asin+0x1c8>
 800a52c:	f3af 8000 	nop.w
 800a530:	33145c07 	.word	0x33145c07
 800a534:	3c91a626 	.word	0x3c91a626
 800a538:	54442d18 	.word	0x54442d18
 800a53c:	3fe921fb 	.word	0x3fe921fb

0800a540 <__ieee754_atan2>:
 800a540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a544:	ec57 6b11 	vmov	r6, r7, d1
 800a548:	4273      	negs	r3, r6
 800a54a:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 800a54e:	4333      	orrs	r3, r6
 800a550:	f8df e1a4 	ldr.w	lr, [pc, #420]	; 800a6f8 <__ieee754_atan2+0x1b8>
 800a554:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800a558:	4573      	cmp	r3, lr
 800a55a:	ec51 0b10 	vmov	r0, r1, d0
 800a55e:	ee11 8a10 	vmov	r8, s2
 800a562:	d80a      	bhi.n	800a57a <__ieee754_atan2+0x3a>
 800a564:	4244      	negs	r4, r0
 800a566:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a56a:	4304      	orrs	r4, r0
 800a56c:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800a570:	4574      	cmp	r4, lr
 800a572:	468c      	mov	ip, r1
 800a574:	ee10 9a10 	vmov	r9, s0
 800a578:	d907      	bls.n	800a58a <__ieee754_atan2+0x4a>
 800a57a:	4632      	mov	r2, r6
 800a57c:	463b      	mov	r3, r7
 800a57e:	f7f5 fe95 	bl	80002ac <__adddf3>
 800a582:	ec41 0b10 	vmov	d0, r0, r1
 800a586:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a58a:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 800a58e:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800a592:	4334      	orrs	r4, r6
 800a594:	d103      	bne.n	800a59e <__ieee754_atan2+0x5e>
 800a596:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a59a:	f001 b9cd 	b.w	800b938 <atan>
 800a59e:	17bc      	asrs	r4, r7, #30
 800a5a0:	f004 0402 	and.w	r4, r4, #2
 800a5a4:	ea53 0909 	orrs.w	r9, r3, r9
 800a5a8:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800a5ac:	d107      	bne.n	800a5be <__ieee754_atan2+0x7e>
 800a5ae:	2c02      	cmp	r4, #2
 800a5b0:	d073      	beq.n	800a69a <__ieee754_atan2+0x15a>
 800a5b2:	2c03      	cmp	r4, #3
 800a5b4:	d1e5      	bne.n	800a582 <__ieee754_atan2+0x42>
 800a5b6:	a13e      	add	r1, pc, #248	; (adr r1, 800a6b0 <__ieee754_atan2+0x170>)
 800a5b8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5bc:	e7e1      	b.n	800a582 <__ieee754_atan2+0x42>
 800a5be:	ea52 0808 	orrs.w	r8, r2, r8
 800a5c2:	d106      	bne.n	800a5d2 <__ieee754_atan2+0x92>
 800a5c4:	f1bc 0f00 	cmp.w	ip, #0
 800a5c8:	da6b      	bge.n	800a6a2 <__ieee754_atan2+0x162>
 800a5ca:	a13b      	add	r1, pc, #236	; (adr r1, 800a6b8 <__ieee754_atan2+0x178>)
 800a5cc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5d0:	e7d7      	b.n	800a582 <__ieee754_atan2+0x42>
 800a5d2:	4572      	cmp	r2, lr
 800a5d4:	d120      	bne.n	800a618 <__ieee754_atan2+0xd8>
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d111      	bne.n	800a5fe <__ieee754_atan2+0xbe>
 800a5da:	2c02      	cmp	r4, #2
 800a5dc:	d007      	beq.n	800a5ee <__ieee754_atan2+0xae>
 800a5de:	2c03      	cmp	r4, #3
 800a5e0:	d009      	beq.n	800a5f6 <__ieee754_atan2+0xb6>
 800a5e2:	2c01      	cmp	r4, #1
 800a5e4:	d155      	bne.n	800a692 <__ieee754_atan2+0x152>
 800a5e6:	a136      	add	r1, pc, #216	; (adr r1, 800a6c0 <__ieee754_atan2+0x180>)
 800a5e8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5ec:	e7c9      	b.n	800a582 <__ieee754_atan2+0x42>
 800a5ee:	a136      	add	r1, pc, #216	; (adr r1, 800a6c8 <__ieee754_atan2+0x188>)
 800a5f0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5f4:	e7c5      	b.n	800a582 <__ieee754_atan2+0x42>
 800a5f6:	a136      	add	r1, pc, #216	; (adr r1, 800a6d0 <__ieee754_atan2+0x190>)
 800a5f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a5fc:	e7c1      	b.n	800a582 <__ieee754_atan2+0x42>
 800a5fe:	2c02      	cmp	r4, #2
 800a600:	d04b      	beq.n	800a69a <__ieee754_atan2+0x15a>
 800a602:	2c03      	cmp	r4, #3
 800a604:	d0d7      	beq.n	800a5b6 <__ieee754_atan2+0x76>
 800a606:	2c01      	cmp	r4, #1
 800a608:	f04f 0000 	mov.w	r0, #0
 800a60c:	d102      	bne.n	800a614 <__ieee754_atan2+0xd4>
 800a60e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800a612:	e7b6      	b.n	800a582 <__ieee754_atan2+0x42>
 800a614:	2100      	movs	r1, #0
 800a616:	e7b4      	b.n	800a582 <__ieee754_atan2+0x42>
 800a618:	4573      	cmp	r3, lr
 800a61a:	d0d3      	beq.n	800a5c4 <__ieee754_atan2+0x84>
 800a61c:	1a9b      	subs	r3, r3, r2
 800a61e:	151b      	asrs	r3, r3, #20
 800a620:	2b3c      	cmp	r3, #60	; 0x3c
 800a622:	dc1e      	bgt.n	800a662 <__ieee754_atan2+0x122>
 800a624:	2f00      	cmp	r7, #0
 800a626:	da01      	bge.n	800a62c <__ieee754_atan2+0xec>
 800a628:	333c      	adds	r3, #60	; 0x3c
 800a62a:	db1e      	blt.n	800a66a <__ieee754_atan2+0x12a>
 800a62c:	4632      	mov	r2, r6
 800a62e:	463b      	mov	r3, r7
 800a630:	f7f6 f91c 	bl	800086c <__aeabi_ddiv>
 800a634:	ec41 0b10 	vmov	d0, r0, r1
 800a638:	f001 fb1e 	bl	800bc78 <fabs>
 800a63c:	f001 f97c 	bl	800b938 <atan>
 800a640:	ec51 0b10 	vmov	r0, r1, d0
 800a644:	2c01      	cmp	r4, #1
 800a646:	d013      	beq.n	800a670 <__ieee754_atan2+0x130>
 800a648:	2c02      	cmp	r4, #2
 800a64a:	d015      	beq.n	800a678 <__ieee754_atan2+0x138>
 800a64c:	2c00      	cmp	r4, #0
 800a64e:	d098      	beq.n	800a582 <__ieee754_atan2+0x42>
 800a650:	a321      	add	r3, pc, #132	; (adr r3, 800a6d8 <__ieee754_atan2+0x198>)
 800a652:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a656:	f7f5 fe27 	bl	80002a8 <__aeabi_dsub>
 800a65a:	a321      	add	r3, pc, #132	; (adr r3, 800a6e0 <__ieee754_atan2+0x1a0>)
 800a65c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a660:	e014      	b.n	800a68c <__ieee754_atan2+0x14c>
 800a662:	a121      	add	r1, pc, #132	; (adr r1, 800a6e8 <__ieee754_atan2+0x1a8>)
 800a664:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a668:	e7ec      	b.n	800a644 <__ieee754_atan2+0x104>
 800a66a:	2000      	movs	r0, #0
 800a66c:	2100      	movs	r1, #0
 800a66e:	e7e9      	b.n	800a644 <__ieee754_atan2+0x104>
 800a670:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800a674:	4619      	mov	r1, r3
 800a676:	e784      	b.n	800a582 <__ieee754_atan2+0x42>
 800a678:	a317      	add	r3, pc, #92	; (adr r3, 800a6d8 <__ieee754_atan2+0x198>)
 800a67a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a67e:	f7f5 fe13 	bl	80002a8 <__aeabi_dsub>
 800a682:	4602      	mov	r2, r0
 800a684:	460b      	mov	r3, r1
 800a686:	a116      	add	r1, pc, #88	; (adr r1, 800a6e0 <__ieee754_atan2+0x1a0>)
 800a688:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a68c:	f7f5 fe0c 	bl	80002a8 <__aeabi_dsub>
 800a690:	e777      	b.n	800a582 <__ieee754_atan2+0x42>
 800a692:	a117      	add	r1, pc, #92	; (adr r1, 800a6f0 <__ieee754_atan2+0x1b0>)
 800a694:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a698:	e773      	b.n	800a582 <__ieee754_atan2+0x42>
 800a69a:	a111      	add	r1, pc, #68	; (adr r1, 800a6e0 <__ieee754_atan2+0x1a0>)
 800a69c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6a0:	e76f      	b.n	800a582 <__ieee754_atan2+0x42>
 800a6a2:	a111      	add	r1, pc, #68	; (adr r1, 800a6e8 <__ieee754_atan2+0x1a8>)
 800a6a4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6a8:	e76b      	b.n	800a582 <__ieee754_atan2+0x42>
 800a6aa:	bf00      	nop
 800a6ac:	f3af 8000 	nop.w
 800a6b0:	54442d18 	.word	0x54442d18
 800a6b4:	c00921fb 	.word	0xc00921fb
 800a6b8:	54442d18 	.word	0x54442d18
 800a6bc:	bff921fb 	.word	0xbff921fb
 800a6c0:	54442d18 	.word	0x54442d18
 800a6c4:	bfe921fb 	.word	0xbfe921fb
 800a6c8:	7f3321d2 	.word	0x7f3321d2
 800a6cc:	4002d97c 	.word	0x4002d97c
 800a6d0:	7f3321d2 	.word	0x7f3321d2
 800a6d4:	c002d97c 	.word	0xc002d97c
 800a6d8:	33145c07 	.word	0x33145c07
 800a6dc:	3ca1a626 	.word	0x3ca1a626
 800a6e0:	54442d18 	.word	0x54442d18
 800a6e4:	400921fb 	.word	0x400921fb
 800a6e8:	54442d18 	.word	0x54442d18
 800a6ec:	3ff921fb 	.word	0x3ff921fb
 800a6f0:	54442d18 	.word	0x54442d18
 800a6f4:	3fe921fb 	.word	0x3fe921fb
 800a6f8:	7ff00000 	.word	0x7ff00000
 800a6fc:	00000000 	.word	0x00000000

0800a700 <__ieee754_log>:
 800a700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a704:	ec51 0b10 	vmov	r0, r1, d0
 800a708:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800a70c:	b087      	sub	sp, #28
 800a70e:	460d      	mov	r5, r1
 800a710:	da27      	bge.n	800a762 <__ieee754_log+0x62>
 800a712:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800a716:	4303      	orrs	r3, r0
 800a718:	ee10 2a10 	vmov	r2, s0
 800a71c:	d10a      	bne.n	800a734 <__ieee754_log+0x34>
 800a71e:	49cc      	ldr	r1, [pc, #816]	; (800aa50 <__ieee754_log+0x350>)
 800a720:	2200      	movs	r2, #0
 800a722:	2300      	movs	r3, #0
 800a724:	2000      	movs	r0, #0
 800a726:	f7f6 f8a1 	bl	800086c <__aeabi_ddiv>
 800a72a:	ec41 0b10 	vmov	d0, r0, r1
 800a72e:	b007      	add	sp, #28
 800a730:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a734:	2900      	cmp	r1, #0
 800a736:	da05      	bge.n	800a744 <__ieee754_log+0x44>
 800a738:	460b      	mov	r3, r1
 800a73a:	f7f5 fdb5 	bl	80002a8 <__aeabi_dsub>
 800a73e:	2200      	movs	r2, #0
 800a740:	2300      	movs	r3, #0
 800a742:	e7f0      	b.n	800a726 <__ieee754_log+0x26>
 800a744:	4bc3      	ldr	r3, [pc, #780]	; (800aa54 <__ieee754_log+0x354>)
 800a746:	2200      	movs	r2, #0
 800a748:	f7f5 ff66 	bl	8000618 <__aeabi_dmul>
 800a74c:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800a750:	460d      	mov	r5, r1
 800a752:	4ac1      	ldr	r2, [pc, #772]	; (800aa58 <__ieee754_log+0x358>)
 800a754:	4295      	cmp	r5, r2
 800a756:	dd06      	ble.n	800a766 <__ieee754_log+0x66>
 800a758:	4602      	mov	r2, r0
 800a75a:	460b      	mov	r3, r1
 800a75c:	f7f5 fda6 	bl	80002ac <__adddf3>
 800a760:	e7e3      	b.n	800a72a <__ieee754_log+0x2a>
 800a762:	2300      	movs	r3, #0
 800a764:	e7f5      	b.n	800a752 <__ieee754_log+0x52>
 800a766:	152c      	asrs	r4, r5, #20
 800a768:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800a76c:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800a770:	441c      	add	r4, r3
 800a772:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800a776:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800a77a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800a77e:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800a782:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800a786:	ea42 0105 	orr.w	r1, r2, r5
 800a78a:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800a78e:	2200      	movs	r2, #0
 800a790:	4bb2      	ldr	r3, [pc, #712]	; (800aa5c <__ieee754_log+0x35c>)
 800a792:	f7f5 fd89 	bl	80002a8 <__aeabi_dsub>
 800a796:	1cab      	adds	r3, r5, #2
 800a798:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a79c:	2b02      	cmp	r3, #2
 800a79e:	4682      	mov	sl, r0
 800a7a0:	468b      	mov	fp, r1
 800a7a2:	f04f 0200 	mov.w	r2, #0
 800a7a6:	dc53      	bgt.n	800a850 <__ieee754_log+0x150>
 800a7a8:	2300      	movs	r3, #0
 800a7aa:	f7f6 f99d 	bl	8000ae8 <__aeabi_dcmpeq>
 800a7ae:	b1d0      	cbz	r0, 800a7e6 <__ieee754_log+0xe6>
 800a7b0:	2c00      	cmp	r4, #0
 800a7b2:	f000 8120 	beq.w	800a9f6 <__ieee754_log+0x2f6>
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f7f5 fec4 	bl	8000544 <__aeabi_i2d>
 800a7bc:	a390      	add	r3, pc, #576	; (adr r3, 800aa00 <__ieee754_log+0x300>)
 800a7be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7c2:	4606      	mov	r6, r0
 800a7c4:	460f      	mov	r7, r1
 800a7c6:	f7f5 ff27 	bl	8000618 <__aeabi_dmul>
 800a7ca:	a38f      	add	r3, pc, #572	; (adr r3, 800aa08 <__ieee754_log+0x308>)
 800a7cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7d0:	4604      	mov	r4, r0
 800a7d2:	460d      	mov	r5, r1
 800a7d4:	4630      	mov	r0, r6
 800a7d6:	4639      	mov	r1, r7
 800a7d8:	f7f5 ff1e 	bl	8000618 <__aeabi_dmul>
 800a7dc:	4602      	mov	r2, r0
 800a7de:	460b      	mov	r3, r1
 800a7e0:	4620      	mov	r0, r4
 800a7e2:	4629      	mov	r1, r5
 800a7e4:	e7ba      	b.n	800a75c <__ieee754_log+0x5c>
 800a7e6:	a38a      	add	r3, pc, #552	; (adr r3, 800aa10 <__ieee754_log+0x310>)
 800a7e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a7ec:	4650      	mov	r0, sl
 800a7ee:	4659      	mov	r1, fp
 800a7f0:	f7f5 ff12 	bl	8000618 <__aeabi_dmul>
 800a7f4:	4602      	mov	r2, r0
 800a7f6:	460b      	mov	r3, r1
 800a7f8:	2000      	movs	r0, #0
 800a7fa:	4999      	ldr	r1, [pc, #612]	; (800aa60 <__ieee754_log+0x360>)
 800a7fc:	f7f5 fd54 	bl	80002a8 <__aeabi_dsub>
 800a800:	4652      	mov	r2, sl
 800a802:	4606      	mov	r6, r0
 800a804:	460f      	mov	r7, r1
 800a806:	465b      	mov	r3, fp
 800a808:	4650      	mov	r0, sl
 800a80a:	4659      	mov	r1, fp
 800a80c:	f7f5 ff04 	bl	8000618 <__aeabi_dmul>
 800a810:	4602      	mov	r2, r0
 800a812:	460b      	mov	r3, r1
 800a814:	4630      	mov	r0, r6
 800a816:	4639      	mov	r1, r7
 800a818:	f7f5 fefe 	bl	8000618 <__aeabi_dmul>
 800a81c:	4606      	mov	r6, r0
 800a81e:	460f      	mov	r7, r1
 800a820:	b914      	cbnz	r4, 800a828 <__ieee754_log+0x128>
 800a822:	4632      	mov	r2, r6
 800a824:	463b      	mov	r3, r7
 800a826:	e0a0      	b.n	800a96a <__ieee754_log+0x26a>
 800a828:	4620      	mov	r0, r4
 800a82a:	f7f5 fe8b 	bl	8000544 <__aeabi_i2d>
 800a82e:	a374      	add	r3, pc, #464	; (adr r3, 800aa00 <__ieee754_log+0x300>)
 800a830:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a834:	4680      	mov	r8, r0
 800a836:	4689      	mov	r9, r1
 800a838:	f7f5 feee 	bl	8000618 <__aeabi_dmul>
 800a83c:	a372      	add	r3, pc, #456	; (adr r3, 800aa08 <__ieee754_log+0x308>)
 800a83e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a842:	4604      	mov	r4, r0
 800a844:	460d      	mov	r5, r1
 800a846:	4640      	mov	r0, r8
 800a848:	4649      	mov	r1, r9
 800a84a:	f7f5 fee5 	bl	8000618 <__aeabi_dmul>
 800a84e:	e0a5      	b.n	800a99c <__ieee754_log+0x29c>
 800a850:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a854:	f7f5 fd2a 	bl	80002ac <__adddf3>
 800a858:	4602      	mov	r2, r0
 800a85a:	460b      	mov	r3, r1
 800a85c:	4650      	mov	r0, sl
 800a85e:	4659      	mov	r1, fp
 800a860:	f7f6 f804 	bl	800086c <__aeabi_ddiv>
 800a864:	e9cd 0100 	strd	r0, r1, [sp]
 800a868:	4620      	mov	r0, r4
 800a86a:	f7f5 fe6b 	bl	8000544 <__aeabi_i2d>
 800a86e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a872:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a876:	4610      	mov	r0, r2
 800a878:	4619      	mov	r1, r3
 800a87a:	f7f5 fecd 	bl	8000618 <__aeabi_dmul>
 800a87e:	4602      	mov	r2, r0
 800a880:	460b      	mov	r3, r1
 800a882:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a886:	f7f5 fec7 	bl	8000618 <__aeabi_dmul>
 800a88a:	a363      	add	r3, pc, #396	; (adr r3, 800aa18 <__ieee754_log+0x318>)
 800a88c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a890:	4680      	mov	r8, r0
 800a892:	4689      	mov	r9, r1
 800a894:	f7f5 fec0 	bl	8000618 <__aeabi_dmul>
 800a898:	a361      	add	r3, pc, #388	; (adr r3, 800aa20 <__ieee754_log+0x320>)
 800a89a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a89e:	f7f5 fd05 	bl	80002ac <__adddf3>
 800a8a2:	4642      	mov	r2, r8
 800a8a4:	464b      	mov	r3, r9
 800a8a6:	f7f5 feb7 	bl	8000618 <__aeabi_dmul>
 800a8aa:	a35f      	add	r3, pc, #380	; (adr r3, 800aa28 <__ieee754_log+0x328>)
 800a8ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8b0:	f7f5 fcfc 	bl	80002ac <__adddf3>
 800a8b4:	4642      	mov	r2, r8
 800a8b6:	464b      	mov	r3, r9
 800a8b8:	f7f5 feae 	bl	8000618 <__aeabi_dmul>
 800a8bc:	a35c      	add	r3, pc, #368	; (adr r3, 800aa30 <__ieee754_log+0x330>)
 800a8be:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8c2:	f7f5 fcf3 	bl	80002ac <__adddf3>
 800a8c6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800a8ca:	f7f5 fea5 	bl	8000618 <__aeabi_dmul>
 800a8ce:	a35a      	add	r3, pc, #360	; (adr r3, 800aa38 <__ieee754_log+0x338>)
 800a8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800a8d8:	4640      	mov	r0, r8
 800a8da:	4649      	mov	r1, r9
 800a8dc:	f7f5 fe9c 	bl	8000618 <__aeabi_dmul>
 800a8e0:	a357      	add	r3, pc, #348	; (adr r3, 800aa40 <__ieee754_log+0x340>)
 800a8e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8e6:	f7f5 fce1 	bl	80002ac <__adddf3>
 800a8ea:	4642      	mov	r2, r8
 800a8ec:	464b      	mov	r3, r9
 800a8ee:	f7f5 fe93 	bl	8000618 <__aeabi_dmul>
 800a8f2:	a355      	add	r3, pc, #340	; (adr r3, 800aa48 <__ieee754_log+0x348>)
 800a8f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8f8:	f7f5 fcd8 	bl	80002ac <__adddf3>
 800a8fc:	4642      	mov	r2, r8
 800a8fe:	464b      	mov	r3, r9
 800a900:	f7f5 fe8a 	bl	8000618 <__aeabi_dmul>
 800a904:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800a908:	4602      	mov	r2, r0
 800a90a:	460b      	mov	r3, r1
 800a90c:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800a910:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800a914:	f7f5 fcca 	bl	80002ac <__adddf3>
 800a918:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800a91c:	3551      	adds	r5, #81	; 0x51
 800a91e:	4335      	orrs	r5, r6
 800a920:	2d00      	cmp	r5, #0
 800a922:	4680      	mov	r8, r0
 800a924:	4689      	mov	r9, r1
 800a926:	dd48      	ble.n	800a9ba <__ieee754_log+0x2ba>
 800a928:	2200      	movs	r2, #0
 800a92a:	4b4d      	ldr	r3, [pc, #308]	; (800aa60 <__ieee754_log+0x360>)
 800a92c:	4650      	mov	r0, sl
 800a92e:	4659      	mov	r1, fp
 800a930:	f7f5 fe72 	bl	8000618 <__aeabi_dmul>
 800a934:	4652      	mov	r2, sl
 800a936:	465b      	mov	r3, fp
 800a938:	f7f5 fe6e 	bl	8000618 <__aeabi_dmul>
 800a93c:	4602      	mov	r2, r0
 800a93e:	460b      	mov	r3, r1
 800a940:	4606      	mov	r6, r0
 800a942:	460f      	mov	r7, r1
 800a944:	4640      	mov	r0, r8
 800a946:	4649      	mov	r1, r9
 800a948:	f7f5 fcb0 	bl	80002ac <__adddf3>
 800a94c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a950:	f7f5 fe62 	bl	8000618 <__aeabi_dmul>
 800a954:	4680      	mov	r8, r0
 800a956:	4689      	mov	r9, r1
 800a958:	b964      	cbnz	r4, 800a974 <__ieee754_log+0x274>
 800a95a:	4602      	mov	r2, r0
 800a95c:	460b      	mov	r3, r1
 800a95e:	4630      	mov	r0, r6
 800a960:	4639      	mov	r1, r7
 800a962:	f7f5 fca1 	bl	80002a8 <__aeabi_dsub>
 800a966:	4602      	mov	r2, r0
 800a968:	460b      	mov	r3, r1
 800a96a:	4650      	mov	r0, sl
 800a96c:	4659      	mov	r1, fp
 800a96e:	f7f5 fc9b 	bl	80002a8 <__aeabi_dsub>
 800a972:	e6da      	b.n	800a72a <__ieee754_log+0x2a>
 800a974:	a322      	add	r3, pc, #136	; (adr r3, 800aa00 <__ieee754_log+0x300>)
 800a976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a97a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a97e:	f7f5 fe4b 	bl	8000618 <__aeabi_dmul>
 800a982:	a321      	add	r3, pc, #132	; (adr r3, 800aa08 <__ieee754_log+0x308>)
 800a984:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a988:	4604      	mov	r4, r0
 800a98a:	460d      	mov	r5, r1
 800a98c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a990:	f7f5 fe42 	bl	8000618 <__aeabi_dmul>
 800a994:	4642      	mov	r2, r8
 800a996:	464b      	mov	r3, r9
 800a998:	f7f5 fc88 	bl	80002ac <__adddf3>
 800a99c:	4602      	mov	r2, r0
 800a99e:	460b      	mov	r3, r1
 800a9a0:	4630      	mov	r0, r6
 800a9a2:	4639      	mov	r1, r7
 800a9a4:	f7f5 fc80 	bl	80002a8 <__aeabi_dsub>
 800a9a8:	4652      	mov	r2, sl
 800a9aa:	465b      	mov	r3, fp
 800a9ac:	f7f5 fc7c 	bl	80002a8 <__aeabi_dsub>
 800a9b0:	4602      	mov	r2, r0
 800a9b2:	460b      	mov	r3, r1
 800a9b4:	4620      	mov	r0, r4
 800a9b6:	4629      	mov	r1, r5
 800a9b8:	e7d9      	b.n	800a96e <__ieee754_log+0x26e>
 800a9ba:	4602      	mov	r2, r0
 800a9bc:	460b      	mov	r3, r1
 800a9be:	4650      	mov	r0, sl
 800a9c0:	4659      	mov	r1, fp
 800a9c2:	f7f5 fc71 	bl	80002a8 <__aeabi_dsub>
 800a9c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a9ca:	f7f5 fe25 	bl	8000618 <__aeabi_dmul>
 800a9ce:	4606      	mov	r6, r0
 800a9d0:	460f      	mov	r7, r1
 800a9d2:	2c00      	cmp	r4, #0
 800a9d4:	f43f af25 	beq.w	800a822 <__ieee754_log+0x122>
 800a9d8:	a309      	add	r3, pc, #36	; (adr r3, 800aa00 <__ieee754_log+0x300>)
 800a9da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9e2:	f7f5 fe19 	bl	8000618 <__aeabi_dmul>
 800a9e6:	a308      	add	r3, pc, #32	; (adr r3, 800aa08 <__ieee754_log+0x308>)
 800a9e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9ec:	4604      	mov	r4, r0
 800a9ee:	460d      	mov	r5, r1
 800a9f0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800a9f4:	e729      	b.n	800a84a <__ieee754_log+0x14a>
 800a9f6:	2000      	movs	r0, #0
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	e696      	b.n	800a72a <__ieee754_log+0x2a>
 800a9fc:	f3af 8000 	nop.w
 800aa00:	fee00000 	.word	0xfee00000
 800aa04:	3fe62e42 	.word	0x3fe62e42
 800aa08:	35793c76 	.word	0x35793c76
 800aa0c:	3dea39ef 	.word	0x3dea39ef
 800aa10:	55555555 	.word	0x55555555
 800aa14:	3fd55555 	.word	0x3fd55555
 800aa18:	df3e5244 	.word	0xdf3e5244
 800aa1c:	3fc2f112 	.word	0x3fc2f112
 800aa20:	96cb03de 	.word	0x96cb03de
 800aa24:	3fc74664 	.word	0x3fc74664
 800aa28:	94229359 	.word	0x94229359
 800aa2c:	3fd24924 	.word	0x3fd24924
 800aa30:	55555593 	.word	0x55555593
 800aa34:	3fe55555 	.word	0x3fe55555
 800aa38:	d078c69f 	.word	0xd078c69f
 800aa3c:	3fc39a09 	.word	0x3fc39a09
 800aa40:	1d8e78af 	.word	0x1d8e78af
 800aa44:	3fcc71c5 	.word	0x3fcc71c5
 800aa48:	9997fa04 	.word	0x9997fa04
 800aa4c:	3fd99999 	.word	0x3fd99999
 800aa50:	c3500000 	.word	0xc3500000
 800aa54:	43500000 	.word	0x43500000
 800aa58:	7fefffff 	.word	0x7fefffff
 800aa5c:	3ff00000 	.word	0x3ff00000
 800aa60:	3fe00000 	.word	0x3fe00000
 800aa64:	00000000 	.word	0x00000000

0800aa68 <__ieee754_rem_pio2>:
 800aa68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa6c:	ec57 6b10 	vmov	r6, r7, d0
 800aa70:	4bc3      	ldr	r3, [pc, #780]	; (800ad80 <__ieee754_rem_pio2+0x318>)
 800aa72:	b08d      	sub	sp, #52	; 0x34
 800aa74:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800aa78:	4598      	cmp	r8, r3
 800aa7a:	4604      	mov	r4, r0
 800aa7c:	9704      	str	r7, [sp, #16]
 800aa7e:	dc07      	bgt.n	800aa90 <__ieee754_rem_pio2+0x28>
 800aa80:	2200      	movs	r2, #0
 800aa82:	2300      	movs	r3, #0
 800aa84:	ed84 0b00 	vstr	d0, [r4]
 800aa88:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800aa8c:	2500      	movs	r5, #0
 800aa8e:	e027      	b.n	800aae0 <__ieee754_rem_pio2+0x78>
 800aa90:	4bbc      	ldr	r3, [pc, #752]	; (800ad84 <__ieee754_rem_pio2+0x31c>)
 800aa92:	4598      	cmp	r8, r3
 800aa94:	dc75      	bgt.n	800ab82 <__ieee754_rem_pio2+0x11a>
 800aa96:	9b04      	ldr	r3, [sp, #16]
 800aa98:	4dbb      	ldr	r5, [pc, #748]	; (800ad88 <__ieee754_rem_pio2+0x320>)
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	ee10 0a10 	vmov	r0, s0
 800aaa0:	a3a9      	add	r3, pc, #676	; (adr r3, 800ad48 <__ieee754_rem_pio2+0x2e0>)
 800aaa2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaa6:	4639      	mov	r1, r7
 800aaa8:	dd36      	ble.n	800ab18 <__ieee754_rem_pio2+0xb0>
 800aaaa:	f7f5 fbfd 	bl	80002a8 <__aeabi_dsub>
 800aaae:	45a8      	cmp	r8, r5
 800aab0:	4606      	mov	r6, r0
 800aab2:	460f      	mov	r7, r1
 800aab4:	d018      	beq.n	800aae8 <__ieee754_rem_pio2+0x80>
 800aab6:	a3a6      	add	r3, pc, #664	; (adr r3, 800ad50 <__ieee754_rem_pio2+0x2e8>)
 800aab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aabc:	f7f5 fbf4 	bl	80002a8 <__aeabi_dsub>
 800aac0:	4602      	mov	r2, r0
 800aac2:	460b      	mov	r3, r1
 800aac4:	e9c4 2300 	strd	r2, r3, [r4]
 800aac8:	4630      	mov	r0, r6
 800aaca:	4639      	mov	r1, r7
 800aacc:	f7f5 fbec 	bl	80002a8 <__aeabi_dsub>
 800aad0:	a39f      	add	r3, pc, #636	; (adr r3, 800ad50 <__ieee754_rem_pio2+0x2e8>)
 800aad2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aad6:	f7f5 fbe7 	bl	80002a8 <__aeabi_dsub>
 800aada:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800aade:	2501      	movs	r5, #1
 800aae0:	4628      	mov	r0, r5
 800aae2:	b00d      	add	sp, #52	; 0x34
 800aae4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aae8:	a39b      	add	r3, pc, #620	; (adr r3, 800ad58 <__ieee754_rem_pio2+0x2f0>)
 800aaea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaee:	f7f5 fbdb 	bl	80002a8 <__aeabi_dsub>
 800aaf2:	a39b      	add	r3, pc, #620	; (adr r3, 800ad60 <__ieee754_rem_pio2+0x2f8>)
 800aaf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aaf8:	4606      	mov	r6, r0
 800aafa:	460f      	mov	r7, r1
 800aafc:	f7f5 fbd4 	bl	80002a8 <__aeabi_dsub>
 800ab00:	4602      	mov	r2, r0
 800ab02:	460b      	mov	r3, r1
 800ab04:	e9c4 2300 	strd	r2, r3, [r4]
 800ab08:	4630      	mov	r0, r6
 800ab0a:	4639      	mov	r1, r7
 800ab0c:	f7f5 fbcc 	bl	80002a8 <__aeabi_dsub>
 800ab10:	a393      	add	r3, pc, #588	; (adr r3, 800ad60 <__ieee754_rem_pio2+0x2f8>)
 800ab12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab16:	e7de      	b.n	800aad6 <__ieee754_rem_pio2+0x6e>
 800ab18:	f7f5 fbc8 	bl	80002ac <__adddf3>
 800ab1c:	45a8      	cmp	r8, r5
 800ab1e:	4606      	mov	r6, r0
 800ab20:	460f      	mov	r7, r1
 800ab22:	d016      	beq.n	800ab52 <__ieee754_rem_pio2+0xea>
 800ab24:	a38a      	add	r3, pc, #552	; (adr r3, 800ad50 <__ieee754_rem_pio2+0x2e8>)
 800ab26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab2a:	f7f5 fbbf 	bl	80002ac <__adddf3>
 800ab2e:	4602      	mov	r2, r0
 800ab30:	460b      	mov	r3, r1
 800ab32:	e9c4 2300 	strd	r2, r3, [r4]
 800ab36:	4630      	mov	r0, r6
 800ab38:	4639      	mov	r1, r7
 800ab3a:	f7f5 fbb5 	bl	80002a8 <__aeabi_dsub>
 800ab3e:	a384      	add	r3, pc, #528	; (adr r3, 800ad50 <__ieee754_rem_pio2+0x2e8>)
 800ab40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab44:	f7f5 fbb2 	bl	80002ac <__adddf3>
 800ab48:	f04f 35ff 	mov.w	r5, #4294967295
 800ab4c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ab50:	e7c6      	b.n	800aae0 <__ieee754_rem_pio2+0x78>
 800ab52:	a381      	add	r3, pc, #516	; (adr r3, 800ad58 <__ieee754_rem_pio2+0x2f0>)
 800ab54:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab58:	f7f5 fba8 	bl	80002ac <__adddf3>
 800ab5c:	a380      	add	r3, pc, #512	; (adr r3, 800ad60 <__ieee754_rem_pio2+0x2f8>)
 800ab5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab62:	4606      	mov	r6, r0
 800ab64:	460f      	mov	r7, r1
 800ab66:	f7f5 fba1 	bl	80002ac <__adddf3>
 800ab6a:	4602      	mov	r2, r0
 800ab6c:	460b      	mov	r3, r1
 800ab6e:	e9c4 2300 	strd	r2, r3, [r4]
 800ab72:	4630      	mov	r0, r6
 800ab74:	4639      	mov	r1, r7
 800ab76:	f7f5 fb97 	bl	80002a8 <__aeabi_dsub>
 800ab7a:	a379      	add	r3, pc, #484	; (adr r3, 800ad60 <__ieee754_rem_pio2+0x2f8>)
 800ab7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab80:	e7e0      	b.n	800ab44 <__ieee754_rem_pio2+0xdc>
 800ab82:	4b82      	ldr	r3, [pc, #520]	; (800ad8c <__ieee754_rem_pio2+0x324>)
 800ab84:	4598      	cmp	r8, r3
 800ab86:	f300 80d0 	bgt.w	800ad2a <__ieee754_rem_pio2+0x2c2>
 800ab8a:	f001 f875 	bl	800bc78 <fabs>
 800ab8e:	ec57 6b10 	vmov	r6, r7, d0
 800ab92:	ee10 0a10 	vmov	r0, s0
 800ab96:	a374      	add	r3, pc, #464	; (adr r3, 800ad68 <__ieee754_rem_pio2+0x300>)
 800ab98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab9c:	4639      	mov	r1, r7
 800ab9e:	f7f5 fd3b 	bl	8000618 <__aeabi_dmul>
 800aba2:	2200      	movs	r2, #0
 800aba4:	4b7a      	ldr	r3, [pc, #488]	; (800ad90 <__ieee754_rem_pio2+0x328>)
 800aba6:	f7f5 fb81 	bl	80002ac <__adddf3>
 800abaa:	f7f5 ffe5 	bl	8000b78 <__aeabi_d2iz>
 800abae:	4605      	mov	r5, r0
 800abb0:	f7f5 fcc8 	bl	8000544 <__aeabi_i2d>
 800abb4:	a364      	add	r3, pc, #400	; (adr r3, 800ad48 <__ieee754_rem_pio2+0x2e0>)
 800abb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800abbe:	f7f5 fd2b 	bl	8000618 <__aeabi_dmul>
 800abc2:	4602      	mov	r2, r0
 800abc4:	460b      	mov	r3, r1
 800abc6:	4630      	mov	r0, r6
 800abc8:	4639      	mov	r1, r7
 800abca:	f7f5 fb6d 	bl	80002a8 <__aeabi_dsub>
 800abce:	a360      	add	r3, pc, #384	; (adr r3, 800ad50 <__ieee754_rem_pio2+0x2e8>)
 800abd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd4:	4682      	mov	sl, r0
 800abd6:	468b      	mov	fp, r1
 800abd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800abdc:	f7f5 fd1c 	bl	8000618 <__aeabi_dmul>
 800abe0:	2d1f      	cmp	r5, #31
 800abe2:	4606      	mov	r6, r0
 800abe4:	460f      	mov	r7, r1
 800abe6:	dc0c      	bgt.n	800ac02 <__ieee754_rem_pio2+0x19a>
 800abe8:	1e6a      	subs	r2, r5, #1
 800abea:	4b6a      	ldr	r3, [pc, #424]	; (800ad94 <__ieee754_rem_pio2+0x32c>)
 800abec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800abf0:	4543      	cmp	r3, r8
 800abf2:	d006      	beq.n	800ac02 <__ieee754_rem_pio2+0x19a>
 800abf4:	4632      	mov	r2, r6
 800abf6:	463b      	mov	r3, r7
 800abf8:	4650      	mov	r0, sl
 800abfa:	4659      	mov	r1, fp
 800abfc:	f7f5 fb54 	bl	80002a8 <__aeabi_dsub>
 800ac00:	e00e      	b.n	800ac20 <__ieee754_rem_pio2+0x1b8>
 800ac02:	4632      	mov	r2, r6
 800ac04:	463b      	mov	r3, r7
 800ac06:	4650      	mov	r0, sl
 800ac08:	4659      	mov	r1, fp
 800ac0a:	f7f5 fb4d 	bl	80002a8 <__aeabi_dsub>
 800ac0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800ac12:	9305      	str	r3, [sp, #20]
 800ac14:	9a05      	ldr	r2, [sp, #20]
 800ac16:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ac1a:	1ad3      	subs	r3, r2, r3
 800ac1c:	2b10      	cmp	r3, #16
 800ac1e:	dc02      	bgt.n	800ac26 <__ieee754_rem_pio2+0x1be>
 800ac20:	e9c4 0100 	strd	r0, r1, [r4]
 800ac24:	e039      	b.n	800ac9a <__ieee754_rem_pio2+0x232>
 800ac26:	a34c      	add	r3, pc, #304	; (adr r3, 800ad58 <__ieee754_rem_pio2+0x2f0>)
 800ac28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac30:	f7f5 fcf2 	bl	8000618 <__aeabi_dmul>
 800ac34:	4606      	mov	r6, r0
 800ac36:	460f      	mov	r7, r1
 800ac38:	4602      	mov	r2, r0
 800ac3a:	460b      	mov	r3, r1
 800ac3c:	4650      	mov	r0, sl
 800ac3e:	4659      	mov	r1, fp
 800ac40:	f7f5 fb32 	bl	80002a8 <__aeabi_dsub>
 800ac44:	4602      	mov	r2, r0
 800ac46:	460b      	mov	r3, r1
 800ac48:	4680      	mov	r8, r0
 800ac4a:	4689      	mov	r9, r1
 800ac4c:	4650      	mov	r0, sl
 800ac4e:	4659      	mov	r1, fp
 800ac50:	f7f5 fb2a 	bl	80002a8 <__aeabi_dsub>
 800ac54:	4632      	mov	r2, r6
 800ac56:	463b      	mov	r3, r7
 800ac58:	f7f5 fb26 	bl	80002a8 <__aeabi_dsub>
 800ac5c:	a340      	add	r3, pc, #256	; (adr r3, 800ad60 <__ieee754_rem_pio2+0x2f8>)
 800ac5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac62:	4606      	mov	r6, r0
 800ac64:	460f      	mov	r7, r1
 800ac66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ac6a:	f7f5 fcd5 	bl	8000618 <__aeabi_dmul>
 800ac6e:	4632      	mov	r2, r6
 800ac70:	463b      	mov	r3, r7
 800ac72:	f7f5 fb19 	bl	80002a8 <__aeabi_dsub>
 800ac76:	4602      	mov	r2, r0
 800ac78:	460b      	mov	r3, r1
 800ac7a:	4606      	mov	r6, r0
 800ac7c:	460f      	mov	r7, r1
 800ac7e:	4640      	mov	r0, r8
 800ac80:	4649      	mov	r1, r9
 800ac82:	f7f5 fb11 	bl	80002a8 <__aeabi_dsub>
 800ac86:	9a05      	ldr	r2, [sp, #20]
 800ac88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800ac8c:	1ad3      	subs	r3, r2, r3
 800ac8e:	2b31      	cmp	r3, #49	; 0x31
 800ac90:	dc20      	bgt.n	800acd4 <__ieee754_rem_pio2+0x26c>
 800ac92:	e9c4 0100 	strd	r0, r1, [r4]
 800ac96:	46c2      	mov	sl, r8
 800ac98:	46cb      	mov	fp, r9
 800ac9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800ac9e:	4650      	mov	r0, sl
 800aca0:	4642      	mov	r2, r8
 800aca2:	464b      	mov	r3, r9
 800aca4:	4659      	mov	r1, fp
 800aca6:	f7f5 faff 	bl	80002a8 <__aeabi_dsub>
 800acaa:	463b      	mov	r3, r7
 800acac:	4632      	mov	r2, r6
 800acae:	f7f5 fafb 	bl	80002a8 <__aeabi_dsub>
 800acb2:	9b04      	ldr	r3, [sp, #16]
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800acba:	f6bf af11 	bge.w	800aae0 <__ieee754_rem_pio2+0x78>
 800acbe:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800acc2:	6063      	str	r3, [r4, #4]
 800acc4:	f8c4 8000 	str.w	r8, [r4]
 800acc8:	60a0      	str	r0, [r4, #8]
 800acca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800acce:	60e3      	str	r3, [r4, #12]
 800acd0:	426d      	negs	r5, r5
 800acd2:	e705      	b.n	800aae0 <__ieee754_rem_pio2+0x78>
 800acd4:	a326      	add	r3, pc, #152	; (adr r3, 800ad70 <__ieee754_rem_pio2+0x308>)
 800acd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800acda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800acde:	f7f5 fc9b 	bl	8000618 <__aeabi_dmul>
 800ace2:	4606      	mov	r6, r0
 800ace4:	460f      	mov	r7, r1
 800ace6:	4602      	mov	r2, r0
 800ace8:	460b      	mov	r3, r1
 800acea:	4640      	mov	r0, r8
 800acec:	4649      	mov	r1, r9
 800acee:	f7f5 fadb 	bl	80002a8 <__aeabi_dsub>
 800acf2:	4602      	mov	r2, r0
 800acf4:	460b      	mov	r3, r1
 800acf6:	4682      	mov	sl, r0
 800acf8:	468b      	mov	fp, r1
 800acfa:	4640      	mov	r0, r8
 800acfc:	4649      	mov	r1, r9
 800acfe:	f7f5 fad3 	bl	80002a8 <__aeabi_dsub>
 800ad02:	4632      	mov	r2, r6
 800ad04:	463b      	mov	r3, r7
 800ad06:	f7f5 facf 	bl	80002a8 <__aeabi_dsub>
 800ad0a:	a31b      	add	r3, pc, #108	; (adr r3, 800ad78 <__ieee754_rem_pio2+0x310>)
 800ad0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad10:	4606      	mov	r6, r0
 800ad12:	460f      	mov	r7, r1
 800ad14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ad18:	f7f5 fc7e 	bl	8000618 <__aeabi_dmul>
 800ad1c:	4632      	mov	r2, r6
 800ad1e:	463b      	mov	r3, r7
 800ad20:	f7f5 fac2 	bl	80002a8 <__aeabi_dsub>
 800ad24:	4606      	mov	r6, r0
 800ad26:	460f      	mov	r7, r1
 800ad28:	e764      	b.n	800abf4 <__ieee754_rem_pio2+0x18c>
 800ad2a:	4b1b      	ldr	r3, [pc, #108]	; (800ad98 <__ieee754_rem_pio2+0x330>)
 800ad2c:	4598      	cmp	r8, r3
 800ad2e:	dd35      	ble.n	800ad9c <__ieee754_rem_pio2+0x334>
 800ad30:	ee10 2a10 	vmov	r2, s0
 800ad34:	463b      	mov	r3, r7
 800ad36:	4630      	mov	r0, r6
 800ad38:	4639      	mov	r1, r7
 800ad3a:	f7f5 fab5 	bl	80002a8 <__aeabi_dsub>
 800ad3e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800ad42:	e9c4 0100 	strd	r0, r1, [r4]
 800ad46:	e6a1      	b.n	800aa8c <__ieee754_rem_pio2+0x24>
 800ad48:	54400000 	.word	0x54400000
 800ad4c:	3ff921fb 	.word	0x3ff921fb
 800ad50:	1a626331 	.word	0x1a626331
 800ad54:	3dd0b461 	.word	0x3dd0b461
 800ad58:	1a600000 	.word	0x1a600000
 800ad5c:	3dd0b461 	.word	0x3dd0b461
 800ad60:	2e037073 	.word	0x2e037073
 800ad64:	3ba3198a 	.word	0x3ba3198a
 800ad68:	6dc9c883 	.word	0x6dc9c883
 800ad6c:	3fe45f30 	.word	0x3fe45f30
 800ad70:	2e000000 	.word	0x2e000000
 800ad74:	3ba3198a 	.word	0x3ba3198a
 800ad78:	252049c1 	.word	0x252049c1
 800ad7c:	397b839a 	.word	0x397b839a
 800ad80:	3fe921fb 	.word	0x3fe921fb
 800ad84:	4002d97b 	.word	0x4002d97b
 800ad88:	3ff921fb 	.word	0x3ff921fb
 800ad8c:	413921fb 	.word	0x413921fb
 800ad90:	3fe00000 	.word	0x3fe00000
 800ad94:	0800c3fc 	.word	0x0800c3fc
 800ad98:	7fefffff 	.word	0x7fefffff
 800ad9c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800ada0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800ada4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800ada8:	4630      	mov	r0, r6
 800adaa:	460f      	mov	r7, r1
 800adac:	f7f5 fee4 	bl	8000b78 <__aeabi_d2iz>
 800adb0:	f7f5 fbc8 	bl	8000544 <__aeabi_i2d>
 800adb4:	4602      	mov	r2, r0
 800adb6:	460b      	mov	r3, r1
 800adb8:	4630      	mov	r0, r6
 800adba:	4639      	mov	r1, r7
 800adbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800adc0:	f7f5 fa72 	bl	80002a8 <__aeabi_dsub>
 800adc4:	2200      	movs	r2, #0
 800adc6:	4b1f      	ldr	r3, [pc, #124]	; (800ae44 <__ieee754_rem_pio2+0x3dc>)
 800adc8:	f7f5 fc26 	bl	8000618 <__aeabi_dmul>
 800adcc:	460f      	mov	r7, r1
 800adce:	4606      	mov	r6, r0
 800add0:	f7f5 fed2 	bl	8000b78 <__aeabi_d2iz>
 800add4:	f7f5 fbb6 	bl	8000544 <__aeabi_i2d>
 800add8:	4602      	mov	r2, r0
 800adda:	460b      	mov	r3, r1
 800addc:	4630      	mov	r0, r6
 800adde:	4639      	mov	r1, r7
 800ade0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ade4:	f7f5 fa60 	bl	80002a8 <__aeabi_dsub>
 800ade8:	2200      	movs	r2, #0
 800adea:	4b16      	ldr	r3, [pc, #88]	; (800ae44 <__ieee754_rem_pio2+0x3dc>)
 800adec:	f7f5 fc14 	bl	8000618 <__aeabi_dmul>
 800adf0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800adf4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800adf8:	f04f 0803 	mov.w	r8, #3
 800adfc:	2600      	movs	r6, #0
 800adfe:	2700      	movs	r7, #0
 800ae00:	4632      	mov	r2, r6
 800ae02:	463b      	mov	r3, r7
 800ae04:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800ae08:	f108 3aff 	add.w	sl, r8, #4294967295
 800ae0c:	f7f5 fe6c 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae10:	b9b0      	cbnz	r0, 800ae40 <__ieee754_rem_pio2+0x3d8>
 800ae12:	4b0d      	ldr	r3, [pc, #52]	; (800ae48 <__ieee754_rem_pio2+0x3e0>)
 800ae14:	9301      	str	r3, [sp, #4]
 800ae16:	2302      	movs	r3, #2
 800ae18:	9300      	str	r3, [sp, #0]
 800ae1a:	462a      	mov	r2, r5
 800ae1c:	4643      	mov	r3, r8
 800ae1e:	4621      	mov	r1, r4
 800ae20:	a806      	add	r0, sp, #24
 800ae22:	f000 f98d 	bl	800b140 <__kernel_rem_pio2>
 800ae26:	9b04      	ldr	r3, [sp, #16]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	4605      	mov	r5, r0
 800ae2c:	f6bf ae58 	bge.w	800aae0 <__ieee754_rem_pio2+0x78>
 800ae30:	6863      	ldr	r3, [r4, #4]
 800ae32:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ae36:	6063      	str	r3, [r4, #4]
 800ae38:	68e3      	ldr	r3, [r4, #12]
 800ae3a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800ae3e:	e746      	b.n	800acce <__ieee754_rem_pio2+0x266>
 800ae40:	46d0      	mov	r8, sl
 800ae42:	e7dd      	b.n	800ae00 <__ieee754_rem_pio2+0x398>
 800ae44:	41700000 	.word	0x41700000
 800ae48:	0800c47c 	.word	0x0800c47c

0800ae4c <__ieee754_sqrt>:
 800ae4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae50:	4955      	ldr	r1, [pc, #340]	; (800afa8 <__ieee754_sqrt+0x15c>)
 800ae52:	ec55 4b10 	vmov	r4, r5, d0
 800ae56:	43a9      	bics	r1, r5
 800ae58:	462b      	mov	r3, r5
 800ae5a:	462a      	mov	r2, r5
 800ae5c:	d112      	bne.n	800ae84 <__ieee754_sqrt+0x38>
 800ae5e:	ee10 2a10 	vmov	r2, s0
 800ae62:	ee10 0a10 	vmov	r0, s0
 800ae66:	4629      	mov	r1, r5
 800ae68:	f7f5 fbd6 	bl	8000618 <__aeabi_dmul>
 800ae6c:	4602      	mov	r2, r0
 800ae6e:	460b      	mov	r3, r1
 800ae70:	4620      	mov	r0, r4
 800ae72:	4629      	mov	r1, r5
 800ae74:	f7f5 fa1a 	bl	80002ac <__adddf3>
 800ae78:	4604      	mov	r4, r0
 800ae7a:	460d      	mov	r5, r1
 800ae7c:	ec45 4b10 	vmov	d0, r4, r5
 800ae80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ae84:	2d00      	cmp	r5, #0
 800ae86:	ee10 0a10 	vmov	r0, s0
 800ae8a:	4621      	mov	r1, r4
 800ae8c:	dc0f      	bgt.n	800aeae <__ieee754_sqrt+0x62>
 800ae8e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800ae92:	4330      	orrs	r0, r6
 800ae94:	d0f2      	beq.n	800ae7c <__ieee754_sqrt+0x30>
 800ae96:	b155      	cbz	r5, 800aeae <__ieee754_sqrt+0x62>
 800ae98:	ee10 2a10 	vmov	r2, s0
 800ae9c:	4620      	mov	r0, r4
 800ae9e:	4629      	mov	r1, r5
 800aea0:	f7f5 fa02 	bl	80002a8 <__aeabi_dsub>
 800aea4:	4602      	mov	r2, r0
 800aea6:	460b      	mov	r3, r1
 800aea8:	f7f5 fce0 	bl	800086c <__aeabi_ddiv>
 800aeac:	e7e4      	b.n	800ae78 <__ieee754_sqrt+0x2c>
 800aeae:	151b      	asrs	r3, r3, #20
 800aeb0:	d073      	beq.n	800af9a <__ieee754_sqrt+0x14e>
 800aeb2:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800aeb6:	07dd      	lsls	r5, r3, #31
 800aeb8:	f3c2 0213 	ubfx	r2, r2, #0, #20
 800aebc:	bf48      	it	mi
 800aebe:	0fc8      	lsrmi	r0, r1, #31
 800aec0:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 800aec4:	bf44      	itt	mi
 800aec6:	0049      	lslmi	r1, r1, #1
 800aec8:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 800aecc:	2500      	movs	r5, #0
 800aece:	1058      	asrs	r0, r3, #1
 800aed0:	0fcb      	lsrs	r3, r1, #31
 800aed2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800aed6:	0049      	lsls	r1, r1, #1
 800aed8:	2316      	movs	r3, #22
 800aeda:	462c      	mov	r4, r5
 800aedc:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 800aee0:	19a7      	adds	r7, r4, r6
 800aee2:	4297      	cmp	r7, r2
 800aee4:	bfde      	ittt	le
 800aee6:	19bc      	addle	r4, r7, r6
 800aee8:	1bd2      	suble	r2, r2, r7
 800aeea:	19ad      	addle	r5, r5, r6
 800aeec:	0fcf      	lsrs	r7, r1, #31
 800aeee:	3b01      	subs	r3, #1
 800aef0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 800aef4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800aef8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800aefc:	d1f0      	bne.n	800aee0 <__ieee754_sqrt+0x94>
 800aefe:	f04f 0c20 	mov.w	ip, #32
 800af02:	469e      	mov	lr, r3
 800af04:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800af08:	42a2      	cmp	r2, r4
 800af0a:	eb06 070e 	add.w	r7, r6, lr
 800af0e:	dc02      	bgt.n	800af16 <__ieee754_sqrt+0xca>
 800af10:	d112      	bne.n	800af38 <__ieee754_sqrt+0xec>
 800af12:	428f      	cmp	r7, r1
 800af14:	d810      	bhi.n	800af38 <__ieee754_sqrt+0xec>
 800af16:	2f00      	cmp	r7, #0
 800af18:	eb07 0e06 	add.w	lr, r7, r6
 800af1c:	da42      	bge.n	800afa4 <__ieee754_sqrt+0x158>
 800af1e:	f1be 0f00 	cmp.w	lr, #0
 800af22:	db3f      	blt.n	800afa4 <__ieee754_sqrt+0x158>
 800af24:	f104 0801 	add.w	r8, r4, #1
 800af28:	1b12      	subs	r2, r2, r4
 800af2a:	428f      	cmp	r7, r1
 800af2c:	bf88      	it	hi
 800af2e:	f102 32ff 	addhi.w	r2, r2, #4294967295
 800af32:	1bc9      	subs	r1, r1, r7
 800af34:	4433      	add	r3, r6
 800af36:	4644      	mov	r4, r8
 800af38:	0052      	lsls	r2, r2, #1
 800af3a:	f1bc 0c01 	subs.w	ip, ip, #1
 800af3e:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 800af42:	ea4f 0656 	mov.w	r6, r6, lsr #1
 800af46:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800af4a:	d1dd      	bne.n	800af08 <__ieee754_sqrt+0xbc>
 800af4c:	430a      	orrs	r2, r1
 800af4e:	d006      	beq.n	800af5e <__ieee754_sqrt+0x112>
 800af50:	1c5c      	adds	r4, r3, #1
 800af52:	bf13      	iteet	ne
 800af54:	3301      	addne	r3, #1
 800af56:	3501      	addeq	r5, #1
 800af58:	4663      	moveq	r3, ip
 800af5a:	f023 0301 	bicne.w	r3, r3, #1
 800af5e:	106a      	asrs	r2, r5, #1
 800af60:	085b      	lsrs	r3, r3, #1
 800af62:	07e9      	lsls	r1, r5, #31
 800af64:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800af68:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800af6c:	bf48      	it	mi
 800af6e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800af72:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 800af76:	461c      	mov	r4, r3
 800af78:	e780      	b.n	800ae7c <__ieee754_sqrt+0x30>
 800af7a:	0aca      	lsrs	r2, r1, #11
 800af7c:	3815      	subs	r0, #21
 800af7e:	0549      	lsls	r1, r1, #21
 800af80:	2a00      	cmp	r2, #0
 800af82:	d0fa      	beq.n	800af7a <__ieee754_sqrt+0x12e>
 800af84:	02d6      	lsls	r6, r2, #11
 800af86:	d50a      	bpl.n	800af9e <__ieee754_sqrt+0x152>
 800af88:	f1c3 0420 	rsb	r4, r3, #32
 800af8c:	fa21 f404 	lsr.w	r4, r1, r4
 800af90:	1e5d      	subs	r5, r3, #1
 800af92:	4099      	lsls	r1, r3
 800af94:	4322      	orrs	r2, r4
 800af96:	1b43      	subs	r3, r0, r5
 800af98:	e78b      	b.n	800aeb2 <__ieee754_sqrt+0x66>
 800af9a:	4618      	mov	r0, r3
 800af9c:	e7f0      	b.n	800af80 <__ieee754_sqrt+0x134>
 800af9e:	0052      	lsls	r2, r2, #1
 800afa0:	3301      	adds	r3, #1
 800afa2:	e7ef      	b.n	800af84 <__ieee754_sqrt+0x138>
 800afa4:	46a0      	mov	r8, r4
 800afa6:	e7bf      	b.n	800af28 <__ieee754_sqrt+0xdc>
 800afa8:	7ff00000 	.word	0x7ff00000
 800afac:	00000000 	.word	0x00000000

0800afb0 <__kernel_cos>:
 800afb0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afb4:	ec59 8b10 	vmov	r8, r9, d0
 800afb8:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 800afbc:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800afc0:	ed2d 8b02 	vpush	{d8}
 800afc4:	eeb0 8a41 	vmov.f32	s16, s2
 800afc8:	eef0 8a61 	vmov.f32	s17, s3
 800afcc:	da07      	bge.n	800afde <__kernel_cos+0x2e>
 800afce:	ee10 0a10 	vmov	r0, s0
 800afd2:	4649      	mov	r1, r9
 800afd4:	f7f5 fdd0 	bl	8000b78 <__aeabi_d2iz>
 800afd8:	2800      	cmp	r0, #0
 800afda:	f000 8089 	beq.w	800b0f0 <__kernel_cos+0x140>
 800afde:	4642      	mov	r2, r8
 800afe0:	464b      	mov	r3, r9
 800afe2:	4640      	mov	r0, r8
 800afe4:	4649      	mov	r1, r9
 800afe6:	f7f5 fb17 	bl	8000618 <__aeabi_dmul>
 800afea:	2200      	movs	r2, #0
 800afec:	4b4e      	ldr	r3, [pc, #312]	; (800b128 <__kernel_cos+0x178>)
 800afee:	4604      	mov	r4, r0
 800aff0:	460d      	mov	r5, r1
 800aff2:	f7f5 fb11 	bl	8000618 <__aeabi_dmul>
 800aff6:	a340      	add	r3, pc, #256	; (adr r3, 800b0f8 <__kernel_cos+0x148>)
 800aff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800affc:	4682      	mov	sl, r0
 800affe:	468b      	mov	fp, r1
 800b000:	4620      	mov	r0, r4
 800b002:	4629      	mov	r1, r5
 800b004:	f7f5 fb08 	bl	8000618 <__aeabi_dmul>
 800b008:	a33d      	add	r3, pc, #244	; (adr r3, 800b100 <__kernel_cos+0x150>)
 800b00a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b00e:	f7f5 f94d 	bl	80002ac <__adddf3>
 800b012:	4622      	mov	r2, r4
 800b014:	462b      	mov	r3, r5
 800b016:	f7f5 faff 	bl	8000618 <__aeabi_dmul>
 800b01a:	a33b      	add	r3, pc, #236	; (adr r3, 800b108 <__kernel_cos+0x158>)
 800b01c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b020:	f7f5 f942 	bl	80002a8 <__aeabi_dsub>
 800b024:	4622      	mov	r2, r4
 800b026:	462b      	mov	r3, r5
 800b028:	f7f5 faf6 	bl	8000618 <__aeabi_dmul>
 800b02c:	a338      	add	r3, pc, #224	; (adr r3, 800b110 <__kernel_cos+0x160>)
 800b02e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b032:	f7f5 f93b 	bl	80002ac <__adddf3>
 800b036:	4622      	mov	r2, r4
 800b038:	462b      	mov	r3, r5
 800b03a:	f7f5 faed 	bl	8000618 <__aeabi_dmul>
 800b03e:	a336      	add	r3, pc, #216	; (adr r3, 800b118 <__kernel_cos+0x168>)
 800b040:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b044:	f7f5 f930 	bl	80002a8 <__aeabi_dsub>
 800b048:	4622      	mov	r2, r4
 800b04a:	462b      	mov	r3, r5
 800b04c:	f7f5 fae4 	bl	8000618 <__aeabi_dmul>
 800b050:	a333      	add	r3, pc, #204	; (adr r3, 800b120 <__kernel_cos+0x170>)
 800b052:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b056:	f7f5 f929 	bl	80002ac <__adddf3>
 800b05a:	4622      	mov	r2, r4
 800b05c:	462b      	mov	r3, r5
 800b05e:	f7f5 fadb 	bl	8000618 <__aeabi_dmul>
 800b062:	4622      	mov	r2, r4
 800b064:	462b      	mov	r3, r5
 800b066:	f7f5 fad7 	bl	8000618 <__aeabi_dmul>
 800b06a:	ec53 2b18 	vmov	r2, r3, d8
 800b06e:	4604      	mov	r4, r0
 800b070:	460d      	mov	r5, r1
 800b072:	4640      	mov	r0, r8
 800b074:	4649      	mov	r1, r9
 800b076:	f7f5 facf 	bl	8000618 <__aeabi_dmul>
 800b07a:	460b      	mov	r3, r1
 800b07c:	4602      	mov	r2, r0
 800b07e:	4629      	mov	r1, r5
 800b080:	4620      	mov	r0, r4
 800b082:	f7f5 f911 	bl	80002a8 <__aeabi_dsub>
 800b086:	4b29      	ldr	r3, [pc, #164]	; (800b12c <__kernel_cos+0x17c>)
 800b088:	429e      	cmp	r6, r3
 800b08a:	4680      	mov	r8, r0
 800b08c:	4689      	mov	r9, r1
 800b08e:	dc11      	bgt.n	800b0b4 <__kernel_cos+0x104>
 800b090:	4602      	mov	r2, r0
 800b092:	460b      	mov	r3, r1
 800b094:	4650      	mov	r0, sl
 800b096:	4659      	mov	r1, fp
 800b098:	f7f5 f906 	bl	80002a8 <__aeabi_dsub>
 800b09c:	460b      	mov	r3, r1
 800b09e:	4924      	ldr	r1, [pc, #144]	; (800b130 <__kernel_cos+0x180>)
 800b0a0:	4602      	mov	r2, r0
 800b0a2:	2000      	movs	r0, #0
 800b0a4:	f7f5 f900 	bl	80002a8 <__aeabi_dsub>
 800b0a8:	ecbd 8b02 	vpop	{d8}
 800b0ac:	ec41 0b10 	vmov	d0, r0, r1
 800b0b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0b4:	4b1f      	ldr	r3, [pc, #124]	; (800b134 <__kernel_cos+0x184>)
 800b0b6:	491e      	ldr	r1, [pc, #120]	; (800b130 <__kernel_cos+0x180>)
 800b0b8:	429e      	cmp	r6, r3
 800b0ba:	bfcc      	ite	gt
 800b0bc:	4d1e      	ldrgt	r5, [pc, #120]	; (800b138 <__kernel_cos+0x188>)
 800b0be:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800b0c2:	2400      	movs	r4, #0
 800b0c4:	4622      	mov	r2, r4
 800b0c6:	462b      	mov	r3, r5
 800b0c8:	2000      	movs	r0, #0
 800b0ca:	f7f5 f8ed 	bl	80002a8 <__aeabi_dsub>
 800b0ce:	4622      	mov	r2, r4
 800b0d0:	4606      	mov	r6, r0
 800b0d2:	460f      	mov	r7, r1
 800b0d4:	462b      	mov	r3, r5
 800b0d6:	4650      	mov	r0, sl
 800b0d8:	4659      	mov	r1, fp
 800b0da:	f7f5 f8e5 	bl	80002a8 <__aeabi_dsub>
 800b0de:	4642      	mov	r2, r8
 800b0e0:	464b      	mov	r3, r9
 800b0e2:	f7f5 f8e1 	bl	80002a8 <__aeabi_dsub>
 800b0e6:	4602      	mov	r2, r0
 800b0e8:	460b      	mov	r3, r1
 800b0ea:	4630      	mov	r0, r6
 800b0ec:	4639      	mov	r1, r7
 800b0ee:	e7d9      	b.n	800b0a4 <__kernel_cos+0xf4>
 800b0f0:	2000      	movs	r0, #0
 800b0f2:	490f      	ldr	r1, [pc, #60]	; (800b130 <__kernel_cos+0x180>)
 800b0f4:	e7d8      	b.n	800b0a8 <__kernel_cos+0xf8>
 800b0f6:	bf00      	nop
 800b0f8:	be8838d4 	.word	0xbe8838d4
 800b0fc:	bda8fae9 	.word	0xbda8fae9
 800b100:	bdb4b1c4 	.word	0xbdb4b1c4
 800b104:	3e21ee9e 	.word	0x3e21ee9e
 800b108:	809c52ad 	.word	0x809c52ad
 800b10c:	3e927e4f 	.word	0x3e927e4f
 800b110:	19cb1590 	.word	0x19cb1590
 800b114:	3efa01a0 	.word	0x3efa01a0
 800b118:	16c15177 	.word	0x16c15177
 800b11c:	3f56c16c 	.word	0x3f56c16c
 800b120:	5555554c 	.word	0x5555554c
 800b124:	3fa55555 	.word	0x3fa55555
 800b128:	3fe00000 	.word	0x3fe00000
 800b12c:	3fd33332 	.word	0x3fd33332
 800b130:	3ff00000 	.word	0x3ff00000
 800b134:	3fe90000 	.word	0x3fe90000
 800b138:	3fd20000 	.word	0x3fd20000
 800b13c:	00000000 	.word	0x00000000

0800b140 <__kernel_rem_pio2>:
 800b140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b144:	ed2d 8b02 	vpush	{d8}
 800b148:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800b14c:	1ed4      	subs	r4, r2, #3
 800b14e:	9308      	str	r3, [sp, #32]
 800b150:	9101      	str	r1, [sp, #4]
 800b152:	4bc5      	ldr	r3, [pc, #788]	; (800b468 <__kernel_rem_pio2+0x328>)
 800b154:	99a6      	ldr	r1, [sp, #664]	; 0x298
 800b156:	9009      	str	r0, [sp, #36]	; 0x24
 800b158:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b15c:	9304      	str	r3, [sp, #16]
 800b15e:	9b08      	ldr	r3, [sp, #32]
 800b160:	3b01      	subs	r3, #1
 800b162:	9307      	str	r3, [sp, #28]
 800b164:	2318      	movs	r3, #24
 800b166:	fb94 f4f3 	sdiv	r4, r4, r3
 800b16a:	f06f 0317 	mvn.w	r3, #23
 800b16e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800b172:	fb04 3303 	mla	r3, r4, r3, r3
 800b176:	eb03 0a02 	add.w	sl, r3, r2
 800b17a:	9b04      	ldr	r3, [sp, #16]
 800b17c:	9a07      	ldr	r2, [sp, #28]
 800b17e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 800b458 <__kernel_rem_pio2+0x318>
 800b182:	eb03 0802 	add.w	r8, r3, r2
 800b186:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b188:	1aa7      	subs	r7, r4, r2
 800b18a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800b18e:	ae22      	add	r6, sp, #136	; 0x88
 800b190:	2500      	movs	r5, #0
 800b192:	4545      	cmp	r5, r8
 800b194:	dd13      	ble.n	800b1be <__kernel_rem_pio2+0x7e>
 800b196:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 800b458 <__kernel_rem_pio2+0x318>
 800b19a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800b19e:	2600      	movs	r6, #0
 800b1a0:	9b04      	ldr	r3, [sp, #16]
 800b1a2:	429e      	cmp	r6, r3
 800b1a4:	dc32      	bgt.n	800b20c <__kernel_rem_pio2+0xcc>
 800b1a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1a8:	9302      	str	r3, [sp, #8]
 800b1aa:	9b08      	ldr	r3, [sp, #32]
 800b1ac:	199d      	adds	r5, r3, r6
 800b1ae:	ab22      	add	r3, sp, #136	; 0x88
 800b1b0:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 800b1b4:	9306      	str	r3, [sp, #24]
 800b1b6:	ec59 8b18 	vmov	r8, r9, d8
 800b1ba:	2700      	movs	r7, #0
 800b1bc:	e01f      	b.n	800b1fe <__kernel_rem_pio2+0xbe>
 800b1be:	42ef      	cmn	r7, r5
 800b1c0:	d407      	bmi.n	800b1d2 <__kernel_rem_pio2+0x92>
 800b1c2:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800b1c6:	f7f5 f9bd 	bl	8000544 <__aeabi_i2d>
 800b1ca:	e8e6 0102 	strd	r0, r1, [r6], #8
 800b1ce:	3501      	adds	r5, #1
 800b1d0:	e7df      	b.n	800b192 <__kernel_rem_pio2+0x52>
 800b1d2:	ec51 0b18 	vmov	r0, r1, d8
 800b1d6:	e7f8      	b.n	800b1ca <__kernel_rem_pio2+0x8a>
 800b1d8:	9906      	ldr	r1, [sp, #24]
 800b1da:	9d02      	ldr	r5, [sp, #8]
 800b1dc:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 800b1e0:	9106      	str	r1, [sp, #24]
 800b1e2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 800b1e6:	9502      	str	r5, [sp, #8]
 800b1e8:	f7f5 fa16 	bl	8000618 <__aeabi_dmul>
 800b1ec:	4602      	mov	r2, r0
 800b1ee:	460b      	mov	r3, r1
 800b1f0:	4640      	mov	r0, r8
 800b1f2:	4649      	mov	r1, r9
 800b1f4:	f7f5 f85a 	bl	80002ac <__adddf3>
 800b1f8:	3701      	adds	r7, #1
 800b1fa:	4680      	mov	r8, r0
 800b1fc:	4689      	mov	r9, r1
 800b1fe:	9b07      	ldr	r3, [sp, #28]
 800b200:	429f      	cmp	r7, r3
 800b202:	dde9      	ble.n	800b1d8 <__kernel_rem_pio2+0x98>
 800b204:	e8eb 8902 	strd	r8, r9, [fp], #8
 800b208:	3601      	adds	r6, #1
 800b20a:	e7c9      	b.n	800b1a0 <__kernel_rem_pio2+0x60>
 800b20c:	9b04      	ldr	r3, [sp, #16]
 800b20e:	aa0e      	add	r2, sp, #56	; 0x38
 800b210:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b214:	930c      	str	r3, [sp, #48]	; 0x30
 800b216:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 800b218:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800b21c:	9c04      	ldr	r4, [sp, #16]
 800b21e:	930b      	str	r3, [sp, #44]	; 0x2c
 800b220:	ab9a      	add	r3, sp, #616	; 0x268
 800b222:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 800b226:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800b22a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b22e:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 800b232:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 800b236:	ab9a      	add	r3, sp, #616	; 0x268
 800b238:	445b      	add	r3, fp
 800b23a:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 800b23e:	2500      	movs	r5, #0
 800b240:	1b63      	subs	r3, r4, r5
 800b242:	2b00      	cmp	r3, #0
 800b244:	dc78      	bgt.n	800b338 <__kernel_rem_pio2+0x1f8>
 800b246:	4650      	mov	r0, sl
 800b248:	ec49 8b10 	vmov	d0, r8, r9
 800b24c:	f000 fdb0 	bl	800bdb0 <scalbn>
 800b250:	ec57 6b10 	vmov	r6, r7, d0
 800b254:	2200      	movs	r2, #0
 800b256:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b25a:	ee10 0a10 	vmov	r0, s0
 800b25e:	4639      	mov	r1, r7
 800b260:	f7f5 f9da 	bl	8000618 <__aeabi_dmul>
 800b264:	ec41 0b10 	vmov	d0, r0, r1
 800b268:	f000 fd12 	bl	800bc90 <floor>
 800b26c:	2200      	movs	r2, #0
 800b26e:	ec51 0b10 	vmov	r0, r1, d0
 800b272:	4b7e      	ldr	r3, [pc, #504]	; (800b46c <__kernel_rem_pio2+0x32c>)
 800b274:	f7f5 f9d0 	bl	8000618 <__aeabi_dmul>
 800b278:	4602      	mov	r2, r0
 800b27a:	460b      	mov	r3, r1
 800b27c:	4630      	mov	r0, r6
 800b27e:	4639      	mov	r1, r7
 800b280:	f7f5 f812 	bl	80002a8 <__aeabi_dsub>
 800b284:	460f      	mov	r7, r1
 800b286:	4606      	mov	r6, r0
 800b288:	f7f5 fc76 	bl	8000b78 <__aeabi_d2iz>
 800b28c:	9006      	str	r0, [sp, #24]
 800b28e:	f7f5 f959 	bl	8000544 <__aeabi_i2d>
 800b292:	4602      	mov	r2, r0
 800b294:	460b      	mov	r3, r1
 800b296:	4630      	mov	r0, r6
 800b298:	4639      	mov	r1, r7
 800b29a:	f7f5 f805 	bl	80002a8 <__aeabi_dsub>
 800b29e:	f1ba 0f00 	cmp.w	sl, #0
 800b2a2:	4606      	mov	r6, r0
 800b2a4:	460f      	mov	r7, r1
 800b2a6:	dd6c      	ble.n	800b382 <__kernel_rem_pio2+0x242>
 800b2a8:	1e62      	subs	r2, r4, #1
 800b2aa:	ab0e      	add	r3, sp, #56	; 0x38
 800b2ac:	f1ca 0118 	rsb	r1, sl, #24
 800b2b0:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800b2b4:	9d06      	ldr	r5, [sp, #24]
 800b2b6:	fa40 f301 	asr.w	r3, r0, r1
 800b2ba:	441d      	add	r5, r3
 800b2bc:	408b      	lsls	r3, r1
 800b2be:	1ac0      	subs	r0, r0, r3
 800b2c0:	ab0e      	add	r3, sp, #56	; 0x38
 800b2c2:	9506      	str	r5, [sp, #24]
 800b2c4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 800b2c8:	f1ca 0317 	rsb	r3, sl, #23
 800b2cc:	fa40 f303 	asr.w	r3, r0, r3
 800b2d0:	9302      	str	r3, [sp, #8]
 800b2d2:	9b02      	ldr	r3, [sp, #8]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	dd62      	ble.n	800b39e <__kernel_rem_pio2+0x25e>
 800b2d8:	9b06      	ldr	r3, [sp, #24]
 800b2da:	2200      	movs	r2, #0
 800b2dc:	3301      	adds	r3, #1
 800b2de:	9306      	str	r3, [sp, #24]
 800b2e0:	4615      	mov	r5, r2
 800b2e2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800b2e6:	4294      	cmp	r4, r2
 800b2e8:	f300 8095 	bgt.w	800b416 <__kernel_rem_pio2+0x2d6>
 800b2ec:	f1ba 0f00 	cmp.w	sl, #0
 800b2f0:	dd07      	ble.n	800b302 <__kernel_rem_pio2+0x1c2>
 800b2f2:	f1ba 0f01 	cmp.w	sl, #1
 800b2f6:	f000 80a2 	beq.w	800b43e <__kernel_rem_pio2+0x2fe>
 800b2fa:	f1ba 0f02 	cmp.w	sl, #2
 800b2fe:	f000 80c1 	beq.w	800b484 <__kernel_rem_pio2+0x344>
 800b302:	9b02      	ldr	r3, [sp, #8]
 800b304:	2b02      	cmp	r3, #2
 800b306:	d14a      	bne.n	800b39e <__kernel_rem_pio2+0x25e>
 800b308:	4632      	mov	r2, r6
 800b30a:	463b      	mov	r3, r7
 800b30c:	2000      	movs	r0, #0
 800b30e:	4958      	ldr	r1, [pc, #352]	; (800b470 <__kernel_rem_pio2+0x330>)
 800b310:	f7f4 ffca 	bl	80002a8 <__aeabi_dsub>
 800b314:	4606      	mov	r6, r0
 800b316:	460f      	mov	r7, r1
 800b318:	2d00      	cmp	r5, #0
 800b31a:	d040      	beq.n	800b39e <__kernel_rem_pio2+0x25e>
 800b31c:	4650      	mov	r0, sl
 800b31e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 800b460 <__kernel_rem_pio2+0x320>
 800b322:	f000 fd45 	bl	800bdb0 <scalbn>
 800b326:	4630      	mov	r0, r6
 800b328:	4639      	mov	r1, r7
 800b32a:	ec53 2b10 	vmov	r2, r3, d0
 800b32e:	f7f4 ffbb 	bl	80002a8 <__aeabi_dsub>
 800b332:	4606      	mov	r6, r0
 800b334:	460f      	mov	r7, r1
 800b336:	e032      	b.n	800b39e <__kernel_rem_pio2+0x25e>
 800b338:	2200      	movs	r2, #0
 800b33a:	4b4e      	ldr	r3, [pc, #312]	; (800b474 <__kernel_rem_pio2+0x334>)
 800b33c:	4640      	mov	r0, r8
 800b33e:	4649      	mov	r1, r9
 800b340:	f7f5 f96a 	bl	8000618 <__aeabi_dmul>
 800b344:	f7f5 fc18 	bl	8000b78 <__aeabi_d2iz>
 800b348:	f7f5 f8fc 	bl	8000544 <__aeabi_i2d>
 800b34c:	2200      	movs	r2, #0
 800b34e:	4b4a      	ldr	r3, [pc, #296]	; (800b478 <__kernel_rem_pio2+0x338>)
 800b350:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b354:	f7f5 f960 	bl	8000618 <__aeabi_dmul>
 800b358:	4602      	mov	r2, r0
 800b35a:	460b      	mov	r3, r1
 800b35c:	4640      	mov	r0, r8
 800b35e:	4649      	mov	r1, r9
 800b360:	f7f4 ffa2 	bl	80002a8 <__aeabi_dsub>
 800b364:	f7f5 fc08 	bl	8000b78 <__aeabi_d2iz>
 800b368:	ab0e      	add	r3, sp, #56	; 0x38
 800b36a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800b36e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800b372:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b376:	f7f4 ff99 	bl	80002ac <__adddf3>
 800b37a:	3501      	adds	r5, #1
 800b37c:	4680      	mov	r8, r0
 800b37e:	4689      	mov	r9, r1
 800b380:	e75e      	b.n	800b240 <__kernel_rem_pio2+0x100>
 800b382:	d105      	bne.n	800b390 <__kernel_rem_pio2+0x250>
 800b384:	1e63      	subs	r3, r4, #1
 800b386:	aa0e      	add	r2, sp, #56	; 0x38
 800b388:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800b38c:	15c3      	asrs	r3, r0, #23
 800b38e:	e79f      	b.n	800b2d0 <__kernel_rem_pio2+0x190>
 800b390:	2200      	movs	r2, #0
 800b392:	4b3a      	ldr	r3, [pc, #232]	; (800b47c <__kernel_rem_pio2+0x33c>)
 800b394:	f7f5 fbc6 	bl	8000b24 <__aeabi_dcmpge>
 800b398:	2800      	cmp	r0, #0
 800b39a:	d139      	bne.n	800b410 <__kernel_rem_pio2+0x2d0>
 800b39c:	9002      	str	r0, [sp, #8]
 800b39e:	2200      	movs	r2, #0
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	4630      	mov	r0, r6
 800b3a4:	4639      	mov	r1, r7
 800b3a6:	f7f5 fb9f 	bl	8000ae8 <__aeabi_dcmpeq>
 800b3aa:	2800      	cmp	r0, #0
 800b3ac:	f000 80c7 	beq.w	800b53e <__kernel_rem_pio2+0x3fe>
 800b3b0:	1e65      	subs	r5, r4, #1
 800b3b2:	462b      	mov	r3, r5
 800b3b4:	2200      	movs	r2, #0
 800b3b6:	9904      	ldr	r1, [sp, #16]
 800b3b8:	428b      	cmp	r3, r1
 800b3ba:	da6a      	bge.n	800b492 <__kernel_rem_pio2+0x352>
 800b3bc:	2a00      	cmp	r2, #0
 800b3be:	f000 8088 	beq.w	800b4d2 <__kernel_rem_pio2+0x392>
 800b3c2:	ab0e      	add	r3, sp, #56	; 0x38
 800b3c4:	f1aa 0a18 	sub.w	sl, sl, #24
 800b3c8:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	f000 80b4 	beq.w	800b53a <__kernel_rem_pio2+0x3fa>
 800b3d2:	4650      	mov	r0, sl
 800b3d4:	ed9f 0b22 	vldr	d0, [pc, #136]	; 800b460 <__kernel_rem_pio2+0x320>
 800b3d8:	f000 fcea 	bl	800bdb0 <scalbn>
 800b3dc:	00ec      	lsls	r4, r5, #3
 800b3de:	ab72      	add	r3, sp, #456	; 0x1c8
 800b3e0:	191e      	adds	r6, r3, r4
 800b3e2:	ec59 8b10 	vmov	r8, r9, d0
 800b3e6:	f106 0a08 	add.w	sl, r6, #8
 800b3ea:	462f      	mov	r7, r5
 800b3ec:	2f00      	cmp	r7, #0
 800b3ee:	f280 80df 	bge.w	800b5b0 <__kernel_rem_pio2+0x470>
 800b3f2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 800b458 <__kernel_rem_pio2+0x318>
 800b3f6:	f04f 0a00 	mov.w	sl, #0
 800b3fa:	eba5 030a 	sub.w	r3, r5, sl
 800b3fe:	2b00      	cmp	r3, #0
 800b400:	f2c0 810a 	blt.w	800b618 <__kernel_rem_pio2+0x4d8>
 800b404:	f8df b078 	ldr.w	fp, [pc, #120]	; 800b480 <__kernel_rem_pio2+0x340>
 800b408:	ec59 8b18 	vmov	r8, r9, d8
 800b40c:	2700      	movs	r7, #0
 800b40e:	e0f5      	b.n	800b5fc <__kernel_rem_pio2+0x4bc>
 800b410:	2302      	movs	r3, #2
 800b412:	9302      	str	r3, [sp, #8]
 800b414:	e760      	b.n	800b2d8 <__kernel_rem_pio2+0x198>
 800b416:	ab0e      	add	r3, sp, #56	; 0x38
 800b418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b41c:	b94d      	cbnz	r5, 800b432 <__kernel_rem_pio2+0x2f2>
 800b41e:	b12b      	cbz	r3, 800b42c <__kernel_rem_pio2+0x2ec>
 800b420:	a80e      	add	r0, sp, #56	; 0x38
 800b422:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800b426:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b42a:	2301      	movs	r3, #1
 800b42c:	3201      	adds	r2, #1
 800b42e:	461d      	mov	r5, r3
 800b430:	e759      	b.n	800b2e6 <__kernel_rem_pio2+0x1a6>
 800b432:	a80e      	add	r0, sp, #56	; 0x38
 800b434:	1acb      	subs	r3, r1, r3
 800b436:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 800b43a:	462b      	mov	r3, r5
 800b43c:	e7f6      	b.n	800b42c <__kernel_rem_pio2+0x2ec>
 800b43e:	1e62      	subs	r2, r4, #1
 800b440:	ab0e      	add	r3, sp, #56	; 0x38
 800b442:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b446:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800b44a:	a90e      	add	r1, sp, #56	; 0x38
 800b44c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800b450:	e757      	b.n	800b302 <__kernel_rem_pio2+0x1c2>
 800b452:	bf00      	nop
 800b454:	f3af 8000 	nop.w
	...
 800b464:	3ff00000 	.word	0x3ff00000
 800b468:	0800c5c8 	.word	0x0800c5c8
 800b46c:	40200000 	.word	0x40200000
 800b470:	3ff00000 	.word	0x3ff00000
 800b474:	3e700000 	.word	0x3e700000
 800b478:	41700000 	.word	0x41700000
 800b47c:	3fe00000 	.word	0x3fe00000
 800b480:	0800c588 	.word	0x0800c588
 800b484:	1e62      	subs	r2, r4, #1
 800b486:	ab0e      	add	r3, sp, #56	; 0x38
 800b488:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b48c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800b490:	e7db      	b.n	800b44a <__kernel_rem_pio2+0x30a>
 800b492:	a90e      	add	r1, sp, #56	; 0x38
 800b494:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800b498:	3b01      	subs	r3, #1
 800b49a:	430a      	orrs	r2, r1
 800b49c:	e78b      	b.n	800b3b6 <__kernel_rem_pio2+0x276>
 800b49e:	3301      	adds	r3, #1
 800b4a0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800b4a4:	2900      	cmp	r1, #0
 800b4a6:	d0fa      	beq.n	800b49e <__kernel_rem_pio2+0x35e>
 800b4a8:	9a08      	ldr	r2, [sp, #32]
 800b4aa:	4422      	add	r2, r4
 800b4ac:	00d2      	lsls	r2, r2, #3
 800b4ae:	a922      	add	r1, sp, #136	; 0x88
 800b4b0:	18e3      	adds	r3, r4, r3
 800b4b2:	9206      	str	r2, [sp, #24]
 800b4b4:	440a      	add	r2, r1
 800b4b6:	9302      	str	r3, [sp, #8]
 800b4b8:	f10b 0108 	add.w	r1, fp, #8
 800b4bc:	f102 0308 	add.w	r3, r2, #8
 800b4c0:	1c66      	adds	r6, r4, #1
 800b4c2:	910a      	str	r1, [sp, #40]	; 0x28
 800b4c4:	2500      	movs	r5, #0
 800b4c6:	930d      	str	r3, [sp, #52]	; 0x34
 800b4c8:	9b02      	ldr	r3, [sp, #8]
 800b4ca:	42b3      	cmp	r3, r6
 800b4cc:	da04      	bge.n	800b4d8 <__kernel_rem_pio2+0x398>
 800b4ce:	461c      	mov	r4, r3
 800b4d0:	e6a6      	b.n	800b220 <__kernel_rem_pio2+0xe0>
 800b4d2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b4d4:	2301      	movs	r3, #1
 800b4d6:	e7e3      	b.n	800b4a0 <__kernel_rem_pio2+0x360>
 800b4d8:	9b06      	ldr	r3, [sp, #24]
 800b4da:	18ef      	adds	r7, r5, r3
 800b4dc:	ab22      	add	r3, sp, #136	; 0x88
 800b4de:	441f      	add	r7, r3
 800b4e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b4e2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b4e6:	f7f5 f82d 	bl	8000544 <__aeabi_i2d>
 800b4ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b4ec:	461c      	mov	r4, r3
 800b4ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b4f0:	e9c7 0100 	strd	r0, r1, [r7]
 800b4f4:	eb03 0b05 	add.w	fp, r3, r5
 800b4f8:	2700      	movs	r7, #0
 800b4fa:	f04f 0800 	mov.w	r8, #0
 800b4fe:	f04f 0900 	mov.w	r9, #0
 800b502:	9b07      	ldr	r3, [sp, #28]
 800b504:	429f      	cmp	r7, r3
 800b506:	dd08      	ble.n	800b51a <__kernel_rem_pio2+0x3da>
 800b508:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b50a:	aa72      	add	r2, sp, #456	; 0x1c8
 800b50c:	18eb      	adds	r3, r5, r3
 800b50e:	4413      	add	r3, r2
 800b510:	e9c3 8902 	strd	r8, r9, [r3, #8]
 800b514:	3601      	adds	r6, #1
 800b516:	3508      	adds	r5, #8
 800b518:	e7d6      	b.n	800b4c8 <__kernel_rem_pio2+0x388>
 800b51a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800b51e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 800b522:	f7f5 f879 	bl	8000618 <__aeabi_dmul>
 800b526:	4602      	mov	r2, r0
 800b528:	460b      	mov	r3, r1
 800b52a:	4640      	mov	r0, r8
 800b52c:	4649      	mov	r1, r9
 800b52e:	f7f4 febd 	bl	80002ac <__adddf3>
 800b532:	3701      	adds	r7, #1
 800b534:	4680      	mov	r8, r0
 800b536:	4689      	mov	r9, r1
 800b538:	e7e3      	b.n	800b502 <__kernel_rem_pio2+0x3c2>
 800b53a:	3d01      	subs	r5, #1
 800b53c:	e741      	b.n	800b3c2 <__kernel_rem_pio2+0x282>
 800b53e:	f1ca 0000 	rsb	r0, sl, #0
 800b542:	ec47 6b10 	vmov	d0, r6, r7
 800b546:	f000 fc33 	bl	800bdb0 <scalbn>
 800b54a:	ec57 6b10 	vmov	r6, r7, d0
 800b54e:	2200      	movs	r2, #0
 800b550:	4b99      	ldr	r3, [pc, #612]	; (800b7b8 <__kernel_rem_pio2+0x678>)
 800b552:	ee10 0a10 	vmov	r0, s0
 800b556:	4639      	mov	r1, r7
 800b558:	f7f5 fae4 	bl	8000b24 <__aeabi_dcmpge>
 800b55c:	b1f8      	cbz	r0, 800b59e <__kernel_rem_pio2+0x45e>
 800b55e:	2200      	movs	r2, #0
 800b560:	4b96      	ldr	r3, [pc, #600]	; (800b7bc <__kernel_rem_pio2+0x67c>)
 800b562:	4630      	mov	r0, r6
 800b564:	4639      	mov	r1, r7
 800b566:	f7f5 f857 	bl	8000618 <__aeabi_dmul>
 800b56a:	f7f5 fb05 	bl	8000b78 <__aeabi_d2iz>
 800b56e:	4680      	mov	r8, r0
 800b570:	f7f4 ffe8 	bl	8000544 <__aeabi_i2d>
 800b574:	2200      	movs	r2, #0
 800b576:	4b90      	ldr	r3, [pc, #576]	; (800b7b8 <__kernel_rem_pio2+0x678>)
 800b578:	f7f5 f84e 	bl	8000618 <__aeabi_dmul>
 800b57c:	460b      	mov	r3, r1
 800b57e:	4602      	mov	r2, r0
 800b580:	4639      	mov	r1, r7
 800b582:	4630      	mov	r0, r6
 800b584:	f7f4 fe90 	bl	80002a8 <__aeabi_dsub>
 800b588:	f7f5 faf6 	bl	8000b78 <__aeabi_d2iz>
 800b58c:	1c65      	adds	r5, r4, #1
 800b58e:	ab0e      	add	r3, sp, #56	; 0x38
 800b590:	f10a 0a18 	add.w	sl, sl, #24
 800b594:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b598:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800b59c:	e719      	b.n	800b3d2 <__kernel_rem_pio2+0x292>
 800b59e:	4630      	mov	r0, r6
 800b5a0:	4639      	mov	r1, r7
 800b5a2:	f7f5 fae9 	bl	8000b78 <__aeabi_d2iz>
 800b5a6:	ab0e      	add	r3, sp, #56	; 0x38
 800b5a8:	4625      	mov	r5, r4
 800b5aa:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800b5ae:	e710      	b.n	800b3d2 <__kernel_rem_pio2+0x292>
 800b5b0:	ab0e      	add	r3, sp, #56	; 0x38
 800b5b2:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800b5b6:	f7f4 ffc5 	bl	8000544 <__aeabi_i2d>
 800b5ba:	4642      	mov	r2, r8
 800b5bc:	464b      	mov	r3, r9
 800b5be:	f7f5 f82b 	bl	8000618 <__aeabi_dmul>
 800b5c2:	2200      	movs	r2, #0
 800b5c4:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 800b5c8:	4b7c      	ldr	r3, [pc, #496]	; (800b7bc <__kernel_rem_pio2+0x67c>)
 800b5ca:	4640      	mov	r0, r8
 800b5cc:	4649      	mov	r1, r9
 800b5ce:	f7f5 f823 	bl	8000618 <__aeabi_dmul>
 800b5d2:	3f01      	subs	r7, #1
 800b5d4:	4680      	mov	r8, r0
 800b5d6:	4689      	mov	r9, r1
 800b5d8:	e708      	b.n	800b3ec <__kernel_rem_pio2+0x2ac>
 800b5da:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800b5de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b5e2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 800b5e6:	f7f5 f817 	bl	8000618 <__aeabi_dmul>
 800b5ea:	4602      	mov	r2, r0
 800b5ec:	460b      	mov	r3, r1
 800b5ee:	4640      	mov	r0, r8
 800b5f0:	4649      	mov	r1, r9
 800b5f2:	f7f4 fe5b 	bl	80002ac <__adddf3>
 800b5f6:	3701      	adds	r7, #1
 800b5f8:	4680      	mov	r8, r0
 800b5fa:	4689      	mov	r9, r1
 800b5fc:	9b04      	ldr	r3, [sp, #16]
 800b5fe:	429f      	cmp	r7, r3
 800b600:	dc01      	bgt.n	800b606 <__kernel_rem_pio2+0x4c6>
 800b602:	45ba      	cmp	sl, r7
 800b604:	dae9      	bge.n	800b5da <__kernel_rem_pio2+0x49a>
 800b606:	ab4a      	add	r3, sp, #296	; 0x128
 800b608:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800b60c:	e9c3 8900 	strd	r8, r9, [r3]
 800b610:	f10a 0a01 	add.w	sl, sl, #1
 800b614:	3e08      	subs	r6, #8
 800b616:	e6f0      	b.n	800b3fa <__kernel_rem_pio2+0x2ba>
 800b618:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 800b61a:	2b03      	cmp	r3, #3
 800b61c:	d85b      	bhi.n	800b6d6 <__kernel_rem_pio2+0x596>
 800b61e:	e8df f003 	tbb	[pc, r3]
 800b622:	264a      	.short	0x264a
 800b624:	0226      	.short	0x0226
 800b626:	ab9a      	add	r3, sp, #616	; 0x268
 800b628:	441c      	add	r4, r3
 800b62a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b62e:	46a2      	mov	sl, r4
 800b630:	46ab      	mov	fp, r5
 800b632:	f1bb 0f00 	cmp.w	fp, #0
 800b636:	dc6c      	bgt.n	800b712 <__kernel_rem_pio2+0x5d2>
 800b638:	46a2      	mov	sl, r4
 800b63a:	46ab      	mov	fp, r5
 800b63c:	f1bb 0f01 	cmp.w	fp, #1
 800b640:	f300 8086 	bgt.w	800b750 <__kernel_rem_pio2+0x610>
 800b644:	2000      	movs	r0, #0
 800b646:	2100      	movs	r1, #0
 800b648:	2d01      	cmp	r5, #1
 800b64a:	f300 80a0 	bgt.w	800b78e <__kernel_rem_pio2+0x64e>
 800b64e:	9b02      	ldr	r3, [sp, #8]
 800b650:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 800b654:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 800b658:	2b00      	cmp	r3, #0
 800b65a:	f040 809e 	bne.w	800b79a <__kernel_rem_pio2+0x65a>
 800b65e:	9b01      	ldr	r3, [sp, #4]
 800b660:	e9c3 7800 	strd	r7, r8, [r3]
 800b664:	e9c3 5602 	strd	r5, r6, [r3, #8]
 800b668:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800b66c:	e033      	b.n	800b6d6 <__kernel_rem_pio2+0x596>
 800b66e:	3408      	adds	r4, #8
 800b670:	ab4a      	add	r3, sp, #296	; 0x128
 800b672:	441c      	add	r4, r3
 800b674:	462e      	mov	r6, r5
 800b676:	2000      	movs	r0, #0
 800b678:	2100      	movs	r1, #0
 800b67a:	2e00      	cmp	r6, #0
 800b67c:	da3a      	bge.n	800b6f4 <__kernel_rem_pio2+0x5b4>
 800b67e:	9b02      	ldr	r3, [sp, #8]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d03d      	beq.n	800b700 <__kernel_rem_pio2+0x5c0>
 800b684:	4602      	mov	r2, r0
 800b686:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b68a:	9c01      	ldr	r4, [sp, #4]
 800b68c:	e9c4 2300 	strd	r2, r3, [r4]
 800b690:	4602      	mov	r2, r0
 800b692:	460b      	mov	r3, r1
 800b694:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 800b698:	f7f4 fe06 	bl	80002a8 <__aeabi_dsub>
 800b69c:	ae4c      	add	r6, sp, #304	; 0x130
 800b69e:	2401      	movs	r4, #1
 800b6a0:	42a5      	cmp	r5, r4
 800b6a2:	da30      	bge.n	800b706 <__kernel_rem_pio2+0x5c6>
 800b6a4:	9b02      	ldr	r3, [sp, #8]
 800b6a6:	b113      	cbz	r3, 800b6ae <__kernel_rem_pio2+0x56e>
 800b6a8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6ac:	4619      	mov	r1, r3
 800b6ae:	9b01      	ldr	r3, [sp, #4]
 800b6b0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800b6b4:	e00f      	b.n	800b6d6 <__kernel_rem_pio2+0x596>
 800b6b6:	ab9a      	add	r3, sp, #616	; 0x268
 800b6b8:	441c      	add	r4, r3
 800b6ba:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800b6be:	2000      	movs	r0, #0
 800b6c0:	2100      	movs	r1, #0
 800b6c2:	2d00      	cmp	r5, #0
 800b6c4:	da10      	bge.n	800b6e8 <__kernel_rem_pio2+0x5a8>
 800b6c6:	9b02      	ldr	r3, [sp, #8]
 800b6c8:	b113      	cbz	r3, 800b6d0 <__kernel_rem_pio2+0x590>
 800b6ca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b6ce:	4619      	mov	r1, r3
 800b6d0:	9b01      	ldr	r3, [sp, #4]
 800b6d2:	e9c3 0100 	strd	r0, r1, [r3]
 800b6d6:	9b06      	ldr	r3, [sp, #24]
 800b6d8:	f003 0007 	and.w	r0, r3, #7
 800b6dc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 800b6e0:	ecbd 8b02 	vpop	{d8}
 800b6e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b6e8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b6ec:	f7f4 fdde 	bl	80002ac <__adddf3>
 800b6f0:	3d01      	subs	r5, #1
 800b6f2:	e7e6      	b.n	800b6c2 <__kernel_rem_pio2+0x582>
 800b6f4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b6f8:	f7f4 fdd8 	bl	80002ac <__adddf3>
 800b6fc:	3e01      	subs	r6, #1
 800b6fe:	e7bc      	b.n	800b67a <__kernel_rem_pio2+0x53a>
 800b700:	4602      	mov	r2, r0
 800b702:	460b      	mov	r3, r1
 800b704:	e7c1      	b.n	800b68a <__kernel_rem_pio2+0x54a>
 800b706:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 800b70a:	f7f4 fdcf 	bl	80002ac <__adddf3>
 800b70e:	3401      	adds	r4, #1
 800b710:	e7c6      	b.n	800b6a0 <__kernel_rem_pio2+0x560>
 800b712:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 800b716:	ed3a 7b02 	vldmdb	sl!, {d7}
 800b71a:	4640      	mov	r0, r8
 800b71c:	ec53 2b17 	vmov	r2, r3, d7
 800b720:	4649      	mov	r1, r9
 800b722:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b726:	f7f4 fdc1 	bl	80002ac <__adddf3>
 800b72a:	4602      	mov	r2, r0
 800b72c:	460b      	mov	r3, r1
 800b72e:	4606      	mov	r6, r0
 800b730:	460f      	mov	r7, r1
 800b732:	4640      	mov	r0, r8
 800b734:	4649      	mov	r1, r9
 800b736:	f7f4 fdb7 	bl	80002a8 <__aeabi_dsub>
 800b73a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b73e:	f7f4 fdb5 	bl	80002ac <__adddf3>
 800b742:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b746:	e9ca 0100 	strd	r0, r1, [sl]
 800b74a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800b74e:	e770      	b.n	800b632 <__kernel_rem_pio2+0x4f2>
 800b750:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 800b754:	ed3a 7b02 	vldmdb	sl!, {d7}
 800b758:	4630      	mov	r0, r6
 800b75a:	ec53 2b17 	vmov	r2, r3, d7
 800b75e:	4639      	mov	r1, r7
 800b760:	ed8d 7b04 	vstr	d7, [sp, #16]
 800b764:	f7f4 fda2 	bl	80002ac <__adddf3>
 800b768:	4602      	mov	r2, r0
 800b76a:	460b      	mov	r3, r1
 800b76c:	4680      	mov	r8, r0
 800b76e:	4689      	mov	r9, r1
 800b770:	4630      	mov	r0, r6
 800b772:	4639      	mov	r1, r7
 800b774:	f7f4 fd98 	bl	80002a8 <__aeabi_dsub>
 800b778:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b77c:	f7f4 fd96 	bl	80002ac <__adddf3>
 800b780:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b784:	e9ca 0100 	strd	r0, r1, [sl]
 800b788:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800b78c:	e756      	b.n	800b63c <__kernel_rem_pio2+0x4fc>
 800b78e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800b792:	f7f4 fd8b 	bl	80002ac <__adddf3>
 800b796:	3d01      	subs	r5, #1
 800b798:	e756      	b.n	800b648 <__kernel_rem_pio2+0x508>
 800b79a:	9b01      	ldr	r3, [sp, #4]
 800b79c:	9a01      	ldr	r2, [sp, #4]
 800b79e:	601f      	str	r7, [r3, #0]
 800b7a0:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 800b7a4:	605c      	str	r4, [r3, #4]
 800b7a6:	609d      	str	r5, [r3, #8]
 800b7a8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800b7ac:	60d3      	str	r3, [r2, #12]
 800b7ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800b7b2:	6110      	str	r0, [r2, #16]
 800b7b4:	6153      	str	r3, [r2, #20]
 800b7b6:	e78e      	b.n	800b6d6 <__kernel_rem_pio2+0x596>
 800b7b8:	41700000 	.word	0x41700000
 800b7bc:	3e700000 	.word	0x3e700000

0800b7c0 <__kernel_sin>:
 800b7c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7c4:	ec55 4b10 	vmov	r4, r5, d0
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800b7ce:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800b7d2:	ed8d 1b00 	vstr	d1, [sp]
 800b7d6:	9002      	str	r0, [sp, #8]
 800b7d8:	da06      	bge.n	800b7e8 <__kernel_sin+0x28>
 800b7da:	ee10 0a10 	vmov	r0, s0
 800b7de:	4629      	mov	r1, r5
 800b7e0:	f7f5 f9ca 	bl	8000b78 <__aeabi_d2iz>
 800b7e4:	2800      	cmp	r0, #0
 800b7e6:	d051      	beq.n	800b88c <__kernel_sin+0xcc>
 800b7e8:	4622      	mov	r2, r4
 800b7ea:	462b      	mov	r3, r5
 800b7ec:	4620      	mov	r0, r4
 800b7ee:	4629      	mov	r1, r5
 800b7f0:	f7f4 ff12 	bl	8000618 <__aeabi_dmul>
 800b7f4:	4682      	mov	sl, r0
 800b7f6:	468b      	mov	fp, r1
 800b7f8:	4602      	mov	r2, r0
 800b7fa:	460b      	mov	r3, r1
 800b7fc:	4620      	mov	r0, r4
 800b7fe:	4629      	mov	r1, r5
 800b800:	f7f4 ff0a 	bl	8000618 <__aeabi_dmul>
 800b804:	a341      	add	r3, pc, #260	; (adr r3, 800b90c <__kernel_sin+0x14c>)
 800b806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80a:	4680      	mov	r8, r0
 800b80c:	4689      	mov	r9, r1
 800b80e:	4650      	mov	r0, sl
 800b810:	4659      	mov	r1, fp
 800b812:	f7f4 ff01 	bl	8000618 <__aeabi_dmul>
 800b816:	a33f      	add	r3, pc, #252	; (adr r3, 800b914 <__kernel_sin+0x154>)
 800b818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81c:	f7f4 fd44 	bl	80002a8 <__aeabi_dsub>
 800b820:	4652      	mov	r2, sl
 800b822:	465b      	mov	r3, fp
 800b824:	f7f4 fef8 	bl	8000618 <__aeabi_dmul>
 800b828:	a33c      	add	r3, pc, #240	; (adr r3, 800b91c <__kernel_sin+0x15c>)
 800b82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82e:	f7f4 fd3d 	bl	80002ac <__adddf3>
 800b832:	4652      	mov	r2, sl
 800b834:	465b      	mov	r3, fp
 800b836:	f7f4 feef 	bl	8000618 <__aeabi_dmul>
 800b83a:	a33a      	add	r3, pc, #232	; (adr r3, 800b924 <__kernel_sin+0x164>)
 800b83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b840:	f7f4 fd32 	bl	80002a8 <__aeabi_dsub>
 800b844:	4652      	mov	r2, sl
 800b846:	465b      	mov	r3, fp
 800b848:	f7f4 fee6 	bl	8000618 <__aeabi_dmul>
 800b84c:	a337      	add	r3, pc, #220	; (adr r3, 800b92c <__kernel_sin+0x16c>)
 800b84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b852:	f7f4 fd2b 	bl	80002ac <__adddf3>
 800b856:	9b02      	ldr	r3, [sp, #8]
 800b858:	4606      	mov	r6, r0
 800b85a:	460f      	mov	r7, r1
 800b85c:	b9db      	cbnz	r3, 800b896 <__kernel_sin+0xd6>
 800b85e:	4602      	mov	r2, r0
 800b860:	460b      	mov	r3, r1
 800b862:	4650      	mov	r0, sl
 800b864:	4659      	mov	r1, fp
 800b866:	f7f4 fed7 	bl	8000618 <__aeabi_dmul>
 800b86a:	a325      	add	r3, pc, #148	; (adr r3, 800b900 <__kernel_sin+0x140>)
 800b86c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b870:	f7f4 fd1a 	bl	80002a8 <__aeabi_dsub>
 800b874:	4642      	mov	r2, r8
 800b876:	464b      	mov	r3, r9
 800b878:	f7f4 fece 	bl	8000618 <__aeabi_dmul>
 800b87c:	4602      	mov	r2, r0
 800b87e:	460b      	mov	r3, r1
 800b880:	4620      	mov	r0, r4
 800b882:	4629      	mov	r1, r5
 800b884:	f7f4 fd12 	bl	80002ac <__adddf3>
 800b888:	4604      	mov	r4, r0
 800b88a:	460d      	mov	r5, r1
 800b88c:	ec45 4b10 	vmov	d0, r4, r5
 800b890:	b005      	add	sp, #20
 800b892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b896:	2200      	movs	r2, #0
 800b898:	4b1b      	ldr	r3, [pc, #108]	; (800b908 <__kernel_sin+0x148>)
 800b89a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800b89e:	f7f4 febb 	bl	8000618 <__aeabi_dmul>
 800b8a2:	4632      	mov	r2, r6
 800b8a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800b8a8:	463b      	mov	r3, r7
 800b8aa:	4640      	mov	r0, r8
 800b8ac:	4649      	mov	r1, r9
 800b8ae:	f7f4 feb3 	bl	8000618 <__aeabi_dmul>
 800b8b2:	4602      	mov	r2, r0
 800b8b4:	460b      	mov	r3, r1
 800b8b6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b8ba:	f7f4 fcf5 	bl	80002a8 <__aeabi_dsub>
 800b8be:	4652      	mov	r2, sl
 800b8c0:	465b      	mov	r3, fp
 800b8c2:	f7f4 fea9 	bl	8000618 <__aeabi_dmul>
 800b8c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b8ca:	f7f4 fced 	bl	80002a8 <__aeabi_dsub>
 800b8ce:	a30c      	add	r3, pc, #48	; (adr r3, 800b900 <__kernel_sin+0x140>)
 800b8d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b8d4:	4606      	mov	r6, r0
 800b8d6:	460f      	mov	r7, r1
 800b8d8:	4640      	mov	r0, r8
 800b8da:	4649      	mov	r1, r9
 800b8dc:	f7f4 fe9c 	bl	8000618 <__aeabi_dmul>
 800b8e0:	4602      	mov	r2, r0
 800b8e2:	460b      	mov	r3, r1
 800b8e4:	4630      	mov	r0, r6
 800b8e6:	4639      	mov	r1, r7
 800b8e8:	f7f4 fce0 	bl	80002ac <__adddf3>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	460b      	mov	r3, r1
 800b8f0:	4620      	mov	r0, r4
 800b8f2:	4629      	mov	r1, r5
 800b8f4:	f7f4 fcd8 	bl	80002a8 <__aeabi_dsub>
 800b8f8:	e7c6      	b.n	800b888 <__kernel_sin+0xc8>
 800b8fa:	bf00      	nop
 800b8fc:	f3af 8000 	nop.w
 800b900:	55555549 	.word	0x55555549
 800b904:	3fc55555 	.word	0x3fc55555
 800b908:	3fe00000 	.word	0x3fe00000
 800b90c:	5acfd57c 	.word	0x5acfd57c
 800b910:	3de5d93a 	.word	0x3de5d93a
 800b914:	8a2b9ceb 	.word	0x8a2b9ceb
 800b918:	3e5ae5e6 	.word	0x3e5ae5e6
 800b91c:	57b1fe7d 	.word	0x57b1fe7d
 800b920:	3ec71de3 	.word	0x3ec71de3
 800b924:	19c161d5 	.word	0x19c161d5
 800b928:	3f2a01a0 	.word	0x3f2a01a0
 800b92c:	1110f8a6 	.word	0x1110f8a6
 800b930:	3f811111 	.word	0x3f811111
 800b934:	00000000 	.word	0x00000000

0800b938 <atan>:
 800b938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b93c:	ec55 4b10 	vmov	r4, r5, d0
 800b940:	4bc3      	ldr	r3, [pc, #780]	; (800bc50 <atan+0x318>)
 800b942:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800b946:	429e      	cmp	r6, r3
 800b948:	46ab      	mov	fp, r5
 800b94a:	dd18      	ble.n	800b97e <atan+0x46>
 800b94c:	4bc1      	ldr	r3, [pc, #772]	; (800bc54 <atan+0x31c>)
 800b94e:	429e      	cmp	r6, r3
 800b950:	dc01      	bgt.n	800b956 <atan+0x1e>
 800b952:	d109      	bne.n	800b968 <atan+0x30>
 800b954:	b144      	cbz	r4, 800b968 <atan+0x30>
 800b956:	4622      	mov	r2, r4
 800b958:	462b      	mov	r3, r5
 800b95a:	4620      	mov	r0, r4
 800b95c:	4629      	mov	r1, r5
 800b95e:	f7f4 fca5 	bl	80002ac <__adddf3>
 800b962:	4604      	mov	r4, r0
 800b964:	460d      	mov	r5, r1
 800b966:	e006      	b.n	800b976 <atan+0x3e>
 800b968:	f1bb 0f00 	cmp.w	fp, #0
 800b96c:	f340 8131 	ble.w	800bbd2 <atan+0x29a>
 800b970:	a59b      	add	r5, pc, #620	; (adr r5, 800bbe0 <atan+0x2a8>)
 800b972:	e9d5 4500 	ldrd	r4, r5, [r5]
 800b976:	ec45 4b10 	vmov	d0, r4, r5
 800b97a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b97e:	4bb6      	ldr	r3, [pc, #728]	; (800bc58 <atan+0x320>)
 800b980:	429e      	cmp	r6, r3
 800b982:	dc14      	bgt.n	800b9ae <atan+0x76>
 800b984:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800b988:	429e      	cmp	r6, r3
 800b98a:	dc0d      	bgt.n	800b9a8 <atan+0x70>
 800b98c:	a396      	add	r3, pc, #600	; (adr r3, 800bbe8 <atan+0x2b0>)
 800b98e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b992:	ee10 0a10 	vmov	r0, s0
 800b996:	4629      	mov	r1, r5
 800b998:	f7f4 fc88 	bl	80002ac <__adddf3>
 800b99c:	2200      	movs	r2, #0
 800b99e:	4baf      	ldr	r3, [pc, #700]	; (800bc5c <atan+0x324>)
 800b9a0:	f7f5 f8ca 	bl	8000b38 <__aeabi_dcmpgt>
 800b9a4:	2800      	cmp	r0, #0
 800b9a6:	d1e6      	bne.n	800b976 <atan+0x3e>
 800b9a8:	f04f 3aff 	mov.w	sl, #4294967295
 800b9ac:	e02b      	b.n	800ba06 <atan+0xce>
 800b9ae:	f000 f963 	bl	800bc78 <fabs>
 800b9b2:	4bab      	ldr	r3, [pc, #684]	; (800bc60 <atan+0x328>)
 800b9b4:	429e      	cmp	r6, r3
 800b9b6:	ec55 4b10 	vmov	r4, r5, d0
 800b9ba:	f300 80bf 	bgt.w	800bb3c <atan+0x204>
 800b9be:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800b9c2:	429e      	cmp	r6, r3
 800b9c4:	f300 80a0 	bgt.w	800bb08 <atan+0x1d0>
 800b9c8:	ee10 2a10 	vmov	r2, s0
 800b9cc:	ee10 0a10 	vmov	r0, s0
 800b9d0:	462b      	mov	r3, r5
 800b9d2:	4629      	mov	r1, r5
 800b9d4:	f7f4 fc6a 	bl	80002ac <__adddf3>
 800b9d8:	2200      	movs	r2, #0
 800b9da:	4ba0      	ldr	r3, [pc, #640]	; (800bc5c <atan+0x324>)
 800b9dc:	f7f4 fc64 	bl	80002a8 <__aeabi_dsub>
 800b9e0:	2200      	movs	r2, #0
 800b9e2:	4606      	mov	r6, r0
 800b9e4:	460f      	mov	r7, r1
 800b9e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800b9ea:	4620      	mov	r0, r4
 800b9ec:	4629      	mov	r1, r5
 800b9ee:	f7f4 fc5d 	bl	80002ac <__adddf3>
 800b9f2:	4602      	mov	r2, r0
 800b9f4:	460b      	mov	r3, r1
 800b9f6:	4630      	mov	r0, r6
 800b9f8:	4639      	mov	r1, r7
 800b9fa:	f7f4 ff37 	bl	800086c <__aeabi_ddiv>
 800b9fe:	f04f 0a00 	mov.w	sl, #0
 800ba02:	4604      	mov	r4, r0
 800ba04:	460d      	mov	r5, r1
 800ba06:	4622      	mov	r2, r4
 800ba08:	462b      	mov	r3, r5
 800ba0a:	4620      	mov	r0, r4
 800ba0c:	4629      	mov	r1, r5
 800ba0e:	f7f4 fe03 	bl	8000618 <__aeabi_dmul>
 800ba12:	4602      	mov	r2, r0
 800ba14:	460b      	mov	r3, r1
 800ba16:	4680      	mov	r8, r0
 800ba18:	4689      	mov	r9, r1
 800ba1a:	f7f4 fdfd 	bl	8000618 <__aeabi_dmul>
 800ba1e:	a374      	add	r3, pc, #464	; (adr r3, 800bbf0 <atan+0x2b8>)
 800ba20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba24:	4606      	mov	r6, r0
 800ba26:	460f      	mov	r7, r1
 800ba28:	f7f4 fdf6 	bl	8000618 <__aeabi_dmul>
 800ba2c:	a372      	add	r3, pc, #456	; (adr r3, 800bbf8 <atan+0x2c0>)
 800ba2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba32:	f7f4 fc3b 	bl	80002ac <__adddf3>
 800ba36:	4632      	mov	r2, r6
 800ba38:	463b      	mov	r3, r7
 800ba3a:	f7f4 fded 	bl	8000618 <__aeabi_dmul>
 800ba3e:	a370      	add	r3, pc, #448	; (adr r3, 800bc00 <atan+0x2c8>)
 800ba40:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba44:	f7f4 fc32 	bl	80002ac <__adddf3>
 800ba48:	4632      	mov	r2, r6
 800ba4a:	463b      	mov	r3, r7
 800ba4c:	f7f4 fde4 	bl	8000618 <__aeabi_dmul>
 800ba50:	a36d      	add	r3, pc, #436	; (adr r3, 800bc08 <atan+0x2d0>)
 800ba52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba56:	f7f4 fc29 	bl	80002ac <__adddf3>
 800ba5a:	4632      	mov	r2, r6
 800ba5c:	463b      	mov	r3, r7
 800ba5e:	f7f4 fddb 	bl	8000618 <__aeabi_dmul>
 800ba62:	a36b      	add	r3, pc, #428	; (adr r3, 800bc10 <atan+0x2d8>)
 800ba64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba68:	f7f4 fc20 	bl	80002ac <__adddf3>
 800ba6c:	4632      	mov	r2, r6
 800ba6e:	463b      	mov	r3, r7
 800ba70:	f7f4 fdd2 	bl	8000618 <__aeabi_dmul>
 800ba74:	a368      	add	r3, pc, #416	; (adr r3, 800bc18 <atan+0x2e0>)
 800ba76:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba7a:	f7f4 fc17 	bl	80002ac <__adddf3>
 800ba7e:	4642      	mov	r2, r8
 800ba80:	464b      	mov	r3, r9
 800ba82:	f7f4 fdc9 	bl	8000618 <__aeabi_dmul>
 800ba86:	a366      	add	r3, pc, #408	; (adr r3, 800bc20 <atan+0x2e8>)
 800ba88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba8c:	4680      	mov	r8, r0
 800ba8e:	4689      	mov	r9, r1
 800ba90:	4630      	mov	r0, r6
 800ba92:	4639      	mov	r1, r7
 800ba94:	f7f4 fdc0 	bl	8000618 <__aeabi_dmul>
 800ba98:	a363      	add	r3, pc, #396	; (adr r3, 800bc28 <atan+0x2f0>)
 800ba9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba9e:	f7f4 fc03 	bl	80002a8 <__aeabi_dsub>
 800baa2:	4632      	mov	r2, r6
 800baa4:	463b      	mov	r3, r7
 800baa6:	f7f4 fdb7 	bl	8000618 <__aeabi_dmul>
 800baaa:	a361      	add	r3, pc, #388	; (adr r3, 800bc30 <atan+0x2f8>)
 800baac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bab0:	f7f4 fbfa 	bl	80002a8 <__aeabi_dsub>
 800bab4:	4632      	mov	r2, r6
 800bab6:	463b      	mov	r3, r7
 800bab8:	f7f4 fdae 	bl	8000618 <__aeabi_dmul>
 800babc:	a35e      	add	r3, pc, #376	; (adr r3, 800bc38 <atan+0x300>)
 800babe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bac2:	f7f4 fbf1 	bl	80002a8 <__aeabi_dsub>
 800bac6:	4632      	mov	r2, r6
 800bac8:	463b      	mov	r3, r7
 800baca:	f7f4 fda5 	bl	8000618 <__aeabi_dmul>
 800bace:	a35c      	add	r3, pc, #368	; (adr r3, 800bc40 <atan+0x308>)
 800bad0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bad4:	f7f4 fbe8 	bl	80002a8 <__aeabi_dsub>
 800bad8:	4632      	mov	r2, r6
 800bada:	463b      	mov	r3, r7
 800badc:	f7f4 fd9c 	bl	8000618 <__aeabi_dmul>
 800bae0:	4602      	mov	r2, r0
 800bae2:	460b      	mov	r3, r1
 800bae4:	4640      	mov	r0, r8
 800bae6:	4649      	mov	r1, r9
 800bae8:	f7f4 fbe0 	bl	80002ac <__adddf3>
 800baec:	4622      	mov	r2, r4
 800baee:	462b      	mov	r3, r5
 800baf0:	f7f4 fd92 	bl	8000618 <__aeabi_dmul>
 800baf4:	f1ba 3fff 	cmp.w	sl, #4294967295
 800baf8:	4602      	mov	r2, r0
 800bafa:	460b      	mov	r3, r1
 800bafc:	d14b      	bne.n	800bb96 <atan+0x25e>
 800bafe:	4620      	mov	r0, r4
 800bb00:	4629      	mov	r1, r5
 800bb02:	f7f4 fbd1 	bl	80002a8 <__aeabi_dsub>
 800bb06:	e72c      	b.n	800b962 <atan+0x2a>
 800bb08:	ee10 0a10 	vmov	r0, s0
 800bb0c:	2200      	movs	r2, #0
 800bb0e:	4b53      	ldr	r3, [pc, #332]	; (800bc5c <atan+0x324>)
 800bb10:	4629      	mov	r1, r5
 800bb12:	f7f4 fbc9 	bl	80002a8 <__aeabi_dsub>
 800bb16:	2200      	movs	r2, #0
 800bb18:	4606      	mov	r6, r0
 800bb1a:	460f      	mov	r7, r1
 800bb1c:	4b4f      	ldr	r3, [pc, #316]	; (800bc5c <atan+0x324>)
 800bb1e:	4620      	mov	r0, r4
 800bb20:	4629      	mov	r1, r5
 800bb22:	f7f4 fbc3 	bl	80002ac <__adddf3>
 800bb26:	4602      	mov	r2, r0
 800bb28:	460b      	mov	r3, r1
 800bb2a:	4630      	mov	r0, r6
 800bb2c:	4639      	mov	r1, r7
 800bb2e:	f7f4 fe9d 	bl	800086c <__aeabi_ddiv>
 800bb32:	f04f 0a01 	mov.w	sl, #1
 800bb36:	4604      	mov	r4, r0
 800bb38:	460d      	mov	r5, r1
 800bb3a:	e764      	b.n	800ba06 <atan+0xce>
 800bb3c:	4b49      	ldr	r3, [pc, #292]	; (800bc64 <atan+0x32c>)
 800bb3e:	429e      	cmp	r6, r3
 800bb40:	dc1d      	bgt.n	800bb7e <atan+0x246>
 800bb42:	ee10 0a10 	vmov	r0, s0
 800bb46:	2200      	movs	r2, #0
 800bb48:	4b47      	ldr	r3, [pc, #284]	; (800bc68 <atan+0x330>)
 800bb4a:	4629      	mov	r1, r5
 800bb4c:	f7f4 fbac 	bl	80002a8 <__aeabi_dsub>
 800bb50:	2200      	movs	r2, #0
 800bb52:	4606      	mov	r6, r0
 800bb54:	460f      	mov	r7, r1
 800bb56:	4b44      	ldr	r3, [pc, #272]	; (800bc68 <atan+0x330>)
 800bb58:	4620      	mov	r0, r4
 800bb5a:	4629      	mov	r1, r5
 800bb5c:	f7f4 fd5c 	bl	8000618 <__aeabi_dmul>
 800bb60:	2200      	movs	r2, #0
 800bb62:	4b3e      	ldr	r3, [pc, #248]	; (800bc5c <atan+0x324>)
 800bb64:	f7f4 fba2 	bl	80002ac <__adddf3>
 800bb68:	4602      	mov	r2, r0
 800bb6a:	460b      	mov	r3, r1
 800bb6c:	4630      	mov	r0, r6
 800bb6e:	4639      	mov	r1, r7
 800bb70:	f7f4 fe7c 	bl	800086c <__aeabi_ddiv>
 800bb74:	f04f 0a02 	mov.w	sl, #2
 800bb78:	4604      	mov	r4, r0
 800bb7a:	460d      	mov	r5, r1
 800bb7c:	e743      	b.n	800ba06 <atan+0xce>
 800bb7e:	462b      	mov	r3, r5
 800bb80:	ee10 2a10 	vmov	r2, s0
 800bb84:	2000      	movs	r0, #0
 800bb86:	4939      	ldr	r1, [pc, #228]	; (800bc6c <atan+0x334>)
 800bb88:	f7f4 fe70 	bl	800086c <__aeabi_ddiv>
 800bb8c:	f04f 0a03 	mov.w	sl, #3
 800bb90:	4604      	mov	r4, r0
 800bb92:	460d      	mov	r5, r1
 800bb94:	e737      	b.n	800ba06 <atan+0xce>
 800bb96:	4b36      	ldr	r3, [pc, #216]	; (800bc70 <atan+0x338>)
 800bb98:	4e36      	ldr	r6, [pc, #216]	; (800bc74 <atan+0x33c>)
 800bb9a:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800bb9e:	4456      	add	r6, sl
 800bba0:	449a      	add	sl, r3
 800bba2:	e9da 2300 	ldrd	r2, r3, [sl]
 800bba6:	f7f4 fb7f 	bl	80002a8 <__aeabi_dsub>
 800bbaa:	4622      	mov	r2, r4
 800bbac:	462b      	mov	r3, r5
 800bbae:	f7f4 fb7b 	bl	80002a8 <__aeabi_dsub>
 800bbb2:	4602      	mov	r2, r0
 800bbb4:	460b      	mov	r3, r1
 800bbb6:	e9d6 0100 	ldrd	r0, r1, [r6]
 800bbba:	f7f4 fb75 	bl	80002a8 <__aeabi_dsub>
 800bbbe:	f1bb 0f00 	cmp.w	fp, #0
 800bbc2:	4604      	mov	r4, r0
 800bbc4:	460d      	mov	r5, r1
 800bbc6:	f6bf aed6 	bge.w	800b976 <atan+0x3e>
 800bbca:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800bbce:	461d      	mov	r5, r3
 800bbd0:	e6d1      	b.n	800b976 <atan+0x3e>
 800bbd2:	a51d      	add	r5, pc, #116	; (adr r5, 800bc48 <atan+0x310>)
 800bbd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bbd8:	e6cd      	b.n	800b976 <atan+0x3e>
 800bbda:	bf00      	nop
 800bbdc:	f3af 8000 	nop.w
 800bbe0:	54442d18 	.word	0x54442d18
 800bbe4:	3ff921fb 	.word	0x3ff921fb
 800bbe8:	8800759c 	.word	0x8800759c
 800bbec:	7e37e43c 	.word	0x7e37e43c
 800bbf0:	e322da11 	.word	0xe322da11
 800bbf4:	3f90ad3a 	.word	0x3f90ad3a
 800bbf8:	24760deb 	.word	0x24760deb
 800bbfc:	3fa97b4b 	.word	0x3fa97b4b
 800bc00:	a0d03d51 	.word	0xa0d03d51
 800bc04:	3fb10d66 	.word	0x3fb10d66
 800bc08:	c54c206e 	.word	0xc54c206e
 800bc0c:	3fb745cd 	.word	0x3fb745cd
 800bc10:	920083ff 	.word	0x920083ff
 800bc14:	3fc24924 	.word	0x3fc24924
 800bc18:	5555550d 	.word	0x5555550d
 800bc1c:	3fd55555 	.word	0x3fd55555
 800bc20:	2c6a6c2f 	.word	0x2c6a6c2f
 800bc24:	bfa2b444 	.word	0xbfa2b444
 800bc28:	52defd9a 	.word	0x52defd9a
 800bc2c:	3fadde2d 	.word	0x3fadde2d
 800bc30:	af749a6d 	.word	0xaf749a6d
 800bc34:	3fb3b0f2 	.word	0x3fb3b0f2
 800bc38:	fe231671 	.word	0xfe231671
 800bc3c:	3fbc71c6 	.word	0x3fbc71c6
 800bc40:	9998ebc4 	.word	0x9998ebc4
 800bc44:	3fc99999 	.word	0x3fc99999
 800bc48:	54442d18 	.word	0x54442d18
 800bc4c:	bff921fb 	.word	0xbff921fb
 800bc50:	440fffff 	.word	0x440fffff
 800bc54:	7ff00000 	.word	0x7ff00000
 800bc58:	3fdbffff 	.word	0x3fdbffff
 800bc5c:	3ff00000 	.word	0x3ff00000
 800bc60:	3ff2ffff 	.word	0x3ff2ffff
 800bc64:	40037fff 	.word	0x40037fff
 800bc68:	3ff80000 	.word	0x3ff80000
 800bc6c:	bff00000 	.word	0xbff00000
 800bc70:	0800c5f8 	.word	0x0800c5f8
 800bc74:	0800c5d8 	.word	0x0800c5d8

0800bc78 <fabs>:
 800bc78:	ec51 0b10 	vmov	r0, r1, d0
 800bc7c:	ee10 2a10 	vmov	r2, s0
 800bc80:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bc84:	ec43 2b10 	vmov	d0, r2, r3
 800bc88:	4770      	bx	lr
 800bc8a:	0000      	movs	r0, r0
 800bc8c:	0000      	movs	r0, r0
	...

0800bc90 <floor>:
 800bc90:	ec51 0b10 	vmov	r0, r1, d0
 800bc94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bc98:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800bc9c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 800bca0:	2e13      	cmp	r6, #19
 800bca2:	460c      	mov	r4, r1
 800bca4:	ee10 5a10 	vmov	r5, s0
 800bca8:	4680      	mov	r8, r0
 800bcaa:	dc34      	bgt.n	800bd16 <floor+0x86>
 800bcac:	2e00      	cmp	r6, #0
 800bcae:	da16      	bge.n	800bcde <floor+0x4e>
 800bcb0:	a335      	add	r3, pc, #212	; (adr r3, 800bd88 <floor+0xf8>)
 800bcb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb6:	f7f4 faf9 	bl	80002ac <__adddf3>
 800bcba:	2200      	movs	r2, #0
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	f7f4 ff3b 	bl	8000b38 <__aeabi_dcmpgt>
 800bcc2:	b148      	cbz	r0, 800bcd8 <floor+0x48>
 800bcc4:	2c00      	cmp	r4, #0
 800bcc6:	da59      	bge.n	800bd7c <floor+0xec>
 800bcc8:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800bccc:	4a30      	ldr	r2, [pc, #192]	; (800bd90 <floor+0x100>)
 800bcce:	432b      	orrs	r3, r5
 800bcd0:	2500      	movs	r5, #0
 800bcd2:	42ab      	cmp	r3, r5
 800bcd4:	bf18      	it	ne
 800bcd6:	4614      	movne	r4, r2
 800bcd8:	4621      	mov	r1, r4
 800bcda:	4628      	mov	r0, r5
 800bcdc:	e025      	b.n	800bd2a <floor+0x9a>
 800bcde:	4f2d      	ldr	r7, [pc, #180]	; (800bd94 <floor+0x104>)
 800bce0:	4137      	asrs	r7, r6
 800bce2:	ea01 0307 	and.w	r3, r1, r7
 800bce6:	4303      	orrs	r3, r0
 800bce8:	d01f      	beq.n	800bd2a <floor+0x9a>
 800bcea:	a327      	add	r3, pc, #156	; (adr r3, 800bd88 <floor+0xf8>)
 800bcec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf0:	f7f4 fadc 	bl	80002ac <__adddf3>
 800bcf4:	2200      	movs	r2, #0
 800bcf6:	2300      	movs	r3, #0
 800bcf8:	f7f4 ff1e 	bl	8000b38 <__aeabi_dcmpgt>
 800bcfc:	2800      	cmp	r0, #0
 800bcfe:	d0eb      	beq.n	800bcd8 <floor+0x48>
 800bd00:	2c00      	cmp	r4, #0
 800bd02:	bfbe      	ittt	lt
 800bd04:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800bd08:	fa43 f606 	asrlt.w	r6, r3, r6
 800bd0c:	19a4      	addlt	r4, r4, r6
 800bd0e:	ea24 0407 	bic.w	r4, r4, r7
 800bd12:	2500      	movs	r5, #0
 800bd14:	e7e0      	b.n	800bcd8 <floor+0x48>
 800bd16:	2e33      	cmp	r6, #51	; 0x33
 800bd18:	dd0b      	ble.n	800bd32 <floor+0xa2>
 800bd1a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800bd1e:	d104      	bne.n	800bd2a <floor+0x9a>
 800bd20:	ee10 2a10 	vmov	r2, s0
 800bd24:	460b      	mov	r3, r1
 800bd26:	f7f4 fac1 	bl	80002ac <__adddf3>
 800bd2a:	ec41 0b10 	vmov	d0, r0, r1
 800bd2e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bd32:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 800bd36:	f04f 33ff 	mov.w	r3, #4294967295
 800bd3a:	fa23 f707 	lsr.w	r7, r3, r7
 800bd3e:	4207      	tst	r7, r0
 800bd40:	d0f3      	beq.n	800bd2a <floor+0x9a>
 800bd42:	a311      	add	r3, pc, #68	; (adr r3, 800bd88 <floor+0xf8>)
 800bd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd48:	f7f4 fab0 	bl	80002ac <__adddf3>
 800bd4c:	2200      	movs	r2, #0
 800bd4e:	2300      	movs	r3, #0
 800bd50:	f7f4 fef2 	bl	8000b38 <__aeabi_dcmpgt>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	d0bf      	beq.n	800bcd8 <floor+0x48>
 800bd58:	2c00      	cmp	r4, #0
 800bd5a:	da02      	bge.n	800bd62 <floor+0xd2>
 800bd5c:	2e14      	cmp	r6, #20
 800bd5e:	d103      	bne.n	800bd68 <floor+0xd8>
 800bd60:	3401      	adds	r4, #1
 800bd62:	ea25 0507 	bic.w	r5, r5, r7
 800bd66:	e7b7      	b.n	800bcd8 <floor+0x48>
 800bd68:	2301      	movs	r3, #1
 800bd6a:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800bd6e:	fa03 f606 	lsl.w	r6, r3, r6
 800bd72:	4435      	add	r5, r6
 800bd74:	4545      	cmp	r5, r8
 800bd76:	bf38      	it	cc
 800bd78:	18e4      	addcc	r4, r4, r3
 800bd7a:	e7f2      	b.n	800bd62 <floor+0xd2>
 800bd7c:	2500      	movs	r5, #0
 800bd7e:	462c      	mov	r4, r5
 800bd80:	e7aa      	b.n	800bcd8 <floor+0x48>
 800bd82:	bf00      	nop
 800bd84:	f3af 8000 	nop.w
 800bd88:	8800759c 	.word	0x8800759c
 800bd8c:	7e37e43c 	.word	0x7e37e43c
 800bd90:	bff00000 	.word	0xbff00000
 800bd94:	000fffff 	.word	0x000fffff

0800bd98 <matherr>:
 800bd98:	2000      	movs	r0, #0
 800bd9a:	4770      	bx	lr
 800bd9c:	0000      	movs	r0, r0
	...

0800bda0 <nan>:
 800bda0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800bda8 <nan+0x8>
 800bda4:	4770      	bx	lr
 800bda6:	bf00      	nop
 800bda8:	00000000 	.word	0x00000000
 800bdac:	7ff80000 	.word	0x7ff80000

0800bdb0 <scalbn>:
 800bdb0:	b570      	push	{r4, r5, r6, lr}
 800bdb2:	ec55 4b10 	vmov	r4, r5, d0
 800bdb6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800bdba:	4606      	mov	r6, r0
 800bdbc:	462b      	mov	r3, r5
 800bdbe:	b9aa      	cbnz	r2, 800bdec <scalbn+0x3c>
 800bdc0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bdc4:	4323      	orrs	r3, r4
 800bdc6:	d03b      	beq.n	800be40 <scalbn+0x90>
 800bdc8:	4b31      	ldr	r3, [pc, #196]	; (800be90 <scalbn+0xe0>)
 800bdca:	4629      	mov	r1, r5
 800bdcc:	2200      	movs	r2, #0
 800bdce:	ee10 0a10 	vmov	r0, s0
 800bdd2:	f7f4 fc21 	bl	8000618 <__aeabi_dmul>
 800bdd6:	4b2f      	ldr	r3, [pc, #188]	; (800be94 <scalbn+0xe4>)
 800bdd8:	429e      	cmp	r6, r3
 800bdda:	4604      	mov	r4, r0
 800bddc:	460d      	mov	r5, r1
 800bdde:	da12      	bge.n	800be06 <scalbn+0x56>
 800bde0:	a327      	add	r3, pc, #156	; (adr r3, 800be80 <scalbn+0xd0>)
 800bde2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bde6:	f7f4 fc17 	bl	8000618 <__aeabi_dmul>
 800bdea:	e009      	b.n	800be00 <scalbn+0x50>
 800bdec:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800bdf0:	428a      	cmp	r2, r1
 800bdf2:	d10c      	bne.n	800be0e <scalbn+0x5e>
 800bdf4:	ee10 2a10 	vmov	r2, s0
 800bdf8:	4620      	mov	r0, r4
 800bdfa:	4629      	mov	r1, r5
 800bdfc:	f7f4 fa56 	bl	80002ac <__adddf3>
 800be00:	4604      	mov	r4, r0
 800be02:	460d      	mov	r5, r1
 800be04:	e01c      	b.n	800be40 <scalbn+0x90>
 800be06:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800be0a:	460b      	mov	r3, r1
 800be0c:	3a36      	subs	r2, #54	; 0x36
 800be0e:	4432      	add	r2, r6
 800be10:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800be14:	428a      	cmp	r2, r1
 800be16:	dd0b      	ble.n	800be30 <scalbn+0x80>
 800be18:	ec45 4b11 	vmov	d1, r4, r5
 800be1c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 800be88 <scalbn+0xd8>
 800be20:	f000 f83c 	bl	800be9c <copysign>
 800be24:	a318      	add	r3, pc, #96	; (adr r3, 800be88 <scalbn+0xd8>)
 800be26:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2a:	ec51 0b10 	vmov	r0, r1, d0
 800be2e:	e7da      	b.n	800bde6 <scalbn+0x36>
 800be30:	2a00      	cmp	r2, #0
 800be32:	dd08      	ble.n	800be46 <scalbn+0x96>
 800be34:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800be38:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800be3c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800be40:	ec45 4b10 	vmov	d0, r4, r5
 800be44:	bd70      	pop	{r4, r5, r6, pc}
 800be46:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800be4a:	da0d      	bge.n	800be68 <scalbn+0xb8>
 800be4c:	f24c 3350 	movw	r3, #50000	; 0xc350
 800be50:	429e      	cmp	r6, r3
 800be52:	ec45 4b11 	vmov	d1, r4, r5
 800be56:	dce1      	bgt.n	800be1c <scalbn+0x6c>
 800be58:	ed9f 0b09 	vldr	d0, [pc, #36]	; 800be80 <scalbn+0xd0>
 800be5c:	f000 f81e 	bl	800be9c <copysign>
 800be60:	a307      	add	r3, pc, #28	; (adr r3, 800be80 <scalbn+0xd0>)
 800be62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be66:	e7e0      	b.n	800be2a <scalbn+0x7a>
 800be68:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800be6c:	3236      	adds	r2, #54	; 0x36
 800be6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800be72:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800be76:	4620      	mov	r0, r4
 800be78:	4629      	mov	r1, r5
 800be7a:	2200      	movs	r2, #0
 800be7c:	4b06      	ldr	r3, [pc, #24]	; (800be98 <scalbn+0xe8>)
 800be7e:	e7b2      	b.n	800bde6 <scalbn+0x36>
 800be80:	c2f8f359 	.word	0xc2f8f359
 800be84:	01a56e1f 	.word	0x01a56e1f
 800be88:	8800759c 	.word	0x8800759c
 800be8c:	7e37e43c 	.word	0x7e37e43c
 800be90:	43500000 	.word	0x43500000
 800be94:	ffff3cb0 	.word	0xffff3cb0
 800be98:	3c900000 	.word	0x3c900000

0800be9c <copysign>:
 800be9c:	ec51 0b10 	vmov	r0, r1, d0
 800bea0:	ee11 0a90 	vmov	r0, s3
 800bea4:	ee10 2a10 	vmov	r2, s0
 800bea8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800beac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800beb0:	ea41 0300 	orr.w	r3, r1, r0
 800beb4:	ec43 2b10 	vmov	d0, r2, r3
 800beb8:	4770      	bx	lr
	...

0800bebc <_init>:
 800bebc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bebe:	bf00      	nop
 800bec0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bec2:	bc08      	pop	{r3}
 800bec4:	469e      	mov	lr, r3
 800bec6:	4770      	bx	lr

0800bec8 <_fini>:
 800bec8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beca:	bf00      	nop
 800becc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bece:	bc08      	pop	{r3}
 800bed0:	469e      	mov	lr, r3
 800bed2:	4770      	bx	lr
