WARNING: C:\Xilinx\ISE_DS\ISE\lib\nt64 does not exist.
WARNING: C:\Xilinx\ISE_DS\ISE\bin\nt64 does not exist.

WARNING: %XILINX% does not contain 64bit executables. Defaulting to 32bit.


****** PlanAhead v13.1
  **** Build 117799 by hdbuild on Thu Feb 17 11:38:00 PST 2011
    ** Copyright 1986-1999, 2001-2011 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-Licensing 3] Your PlanAhead license expires in -1597 day(s)
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\ISE_DS\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
start_gui -source C:/Users/AADHITHAN/Documents/xilinx/jkff/pa.fromHdl.tcl
starting gui ...
# create_project -name jkff -dir "C:/Users/AADHITHAN/Documents/xilinx/jkff/planAhead_run_1" -part xc6slx4tqg144-3
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Qt: Untested Windows version 6.2 detected!
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:\Xilinx\ISE_DS\ISE\data\projnav\templates\ucf.xml].
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property top jkff $srcset
# set_param project.paUcfFile  "jkff.ucf"
# set hdlfile [add_files [list {jkff.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# add_files "jkff.ucf" -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx4tqg144-3
INFO: [PlanAhead-58] Using the Verific elaboration engine
Parsing VHDL file "C:\Xilinx\ISE_DS\PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing package <attributes>.
Analyzing Verilog file "C:\Users\AADHITHAN\Documents\xilinx\jkff\jkff.v" into library work
Parsing module <jkff>.
Declaration of multiple ports on the same line is valid but can affect code readability [C:\Users\AADHITHAN\Documents\xilinx\jkff\jkff.v:22]

Elaborating module <jkff>.
WARNING: [HDL-91] Signal <j> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result. [C:\Users\AADHITHAN\Documents\xilinx\jkff\jkff.v:29]
WARNING: [HDL-1511] Mix of blocking and non-blocking assignments to variable <q> is not a recommended coding practice. [C:\Users\AADHITHAN\Documents\xilinx\jkff\jkff.v:24]
Removing all analyzed parse trees
INFO: [HD-ArchReader 7] Loading clock regions from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockRegion.xml
INFO: [HD-ArchReader 8] Loading clock buffers from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx4/ClockBuffers.xml
INFO: [HD-ArchReader 13] Loading package pin functions from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/PinFunctions.xml...
INFO: [HD-ArchReader 3] Loading package from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/spartan6lx/xc6slx4/tqg144/Package.xml
INFO: [HD-ArchReader 4] Loading io standards from C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/IOStandards.xml
INFO: [HD-ArchReader 12] Loading device configuration modes from C:/Xilinx/ISE_DS/PlanAhead/parts/xilinx/spartan6/ConfigModes.xml
INFO: [HD-GDRC 0] Loading list of drcs for the architecture : C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/drc.xml
INFO: [HD-LIB 0] Reading timing library C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
INFO: [HD-LIB 1] Done reading timing library C:/Xilinx/ISE_DS/PlanAhead/./parts/xilinx/spartan6/spartan6.lib .
Parsing UCF File [C:\Users\AADHITHAN\Documents\xilinx\jkff\jkff.ucf]
Finished Parsing UCF File [C:\Users\AADHITHAN\Documents\xilinx\jkff\jkff.ucf]
Time (s): 7.069w
Time (s): 8.756w
