module shiftreg(clk, sw, din, sout, pout, rst_p);
parameter width = 8;
input clk, din, sw, rst_p;
output [width-1:0]pout;
output reg sout;
wire reg[width-1:0]sreg;
wire sin;
assign sin = (sw)? din:sreg[7];
assign pout = sreg;
assign sout = sreg[7];

always @(posedge clk or posedge rst_p)
begin
	if(rst_p) begin
	sreg <= 'd0;
	end
	else begin
	sreg <= {sreg[6:0], sin};
	end
end

endmodule

		

