INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sgk/Desktop/EE214/project_4.1/project_4.1.srcs/sources_1/new/source.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/sgk/Desktop/EE214/project_4.1/project_4.1.srcs/sim_1/new/source_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_tb
