/*
 * Copyright 2026 Aurora Silicon
 * SPDX-License-Identifier: MIT
 */

#include "agx_vdm_barrier_core.h"
#include "agx_bytes.h"

#include <string.h>

/*
 * Pack/unpack only the exact four-byte type-1 VDM memory barrier emitted by
 * the inspected G15G/G15X, G16G/G16X, G17P, and G17G/G17X Apple Metal
 * plugins.  The target allowlist contains only identities directly served by
 * those plugins; G16P and G17A remain closed.
 *
 * The inspected aggregate G15X path can set word bits 2..4 when the separate
 * DeviceConstants::hasMultipleAGCs property is true.  No per-identity value
 * for that property is pinned, so this helper deliberately rejects that
 * alternate form on every target.  This is a representation/validation
 * helper only and does not emit a live command, submit work, or admit a
 * device.
 */
static bool
agx_vdm_barrier_core_supported(enum agx_chip chip)
{
   switch (chip) {
   case AGX_CHIP_G15G:
   case AGX_CHIP_G15S:
   case AGX_CHIP_G15C:
   case AGX_CHIP_G15D:
   case AGX_CHIP_G16G:
   case AGX_CHIP_G16S:
   case AGX_CHIP_G16C:
   case AGX_CHIP_G17P:
   case AGX_CHIP_G17G:
   case AGX_CHIP_G17S:
   case AGX_CHIP_G17C:
      return true;

   case AGX_CHIP_G13G:
   case AGX_CHIP_G13X:
   case AGX_CHIP_G14G:
   case AGX_CHIP_G14X:
   case AGX_CHIP_G15P:
   case AGX_CHIP_G16P:
   case AGX_CHIP_G17A:
   case AGX_CHIP_UNKNOWN:
   default:
      return false;
   }
}

bool
agx_vdm_barrier_core_pack(enum agx_chip chip, struct agx_vdm_barrier_core *out)
{
   if (out)
      memset(out, 0, sizeof(*out));

   if (!out || !agx_vdm_barrier_core_supported(chip))
      return false;

   agx_store_le32(out->bytes, AGX_VDM_BARRIER_CORE_WORD);
   out->length = AGX_VDM_BARRIER_CORE_LENGTH;
   return true;
}

bool
agx_vdm_barrier_core_unpack(enum agx_chip chip, const void *bytes, size_t size)
{
   if (!bytes || size != AGX_VDM_BARRIER_CORE_LENGTH ||
       !agx_vdm_barrier_core_supported(chip))
      return false;

   return agx_load_le32(bytes) == AGX_VDM_BARRIER_CORE_WORD;
}
