<?xml version='1.0' encoding='UTF-8' standalone='no'?>
<doxygen xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="compound.xsd" version="1.8.19">
  <compounddef id="db/db5/classcommon__bit__delay_1_1rtl" kind="class" language="VHDL" prot="private">
    <compoundname>common_bit_delay::rtl</compoundname>
      <sectiondef kind="public-attrib">
      <memberdef kind="variable" id="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" prot="public" static="no" mutable="no">
        <type>std_logic_vector( 0 to    <ref refid="d5/dd7/classcommon__bit__delay_1ad003b1a7231a119f6e0c31bd22a78d55" kindref="member">g_depth</ref>) :=( others =&gt; &apos;0&apos;)</type>
        <definition>std_logic_vector( 0 to    g_depth) :=( others =&gt; &apos;0&apos;) shift_reg</definition>
        <argsstring></argsstring>
        <name>shift_reg</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd" line="56" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd" bodystart="56" bodyend="-1"/>
      </memberdef>
      </sectiondef>
      <sectiondef kind="public-func">
      <memberdef kind="function" id="db/db5/classcommon__bit__delay_1_1rtl_1ae94cd510f6b79c3cac0ccd7465a4d412" prot="public" static="no" const="no" explicit="no" inline="no" virt="non-virtual">
        <type></type>
        <definition>p_clk</definition>
        <argsstring>clk,rst</argsstring>
        <name>p_clk</name>
        <briefdescription>
        </briefdescription>
        <detaileddescription>
        </detaileddescription>
        <inbodydescription>
        </inbodydescription>
        <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd" line="77" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd" bodystart="77" bodyend="77"/>
      </memberdef>
      </sectiondef>
    <briefdescription>
    </briefdescription>
    <detaileddescription>
    </detaileddescription>
    <location file="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd" line="52" column="1" bodyfile="/home/talon/Documents/CASPERWORK/casper_dspdevel/casper_common_components/common_bit_delay.vhd" bodystart="52" bodyend="-1"/>
    <listofallmembers>
      <member refid="db/db5/classcommon__bit__delay_1_1rtl_1ae94cd510f6b79c3cac0ccd7465a4d412" prot="public" virt="non-virtual"><scope>common_bit_delay::rtl</scope><name>p_clk</name></member>
      <member refid="db/db5/classcommon__bit__delay_1_1rtl_1a35fbf5d6cebca58711a63adfd938f0fd" prot="public" virt="non-virtual"><scope>common_bit_delay::rtl</scope><name>shift_reg</name></member>
    </listofallmembers>
  </compounddef>
</doxygen>
