Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_maszyna_stanowa_behav xil_defaultlib.tb_maszyna_stanowa xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'rst' [C:/Users/szczy/Desktop/STUDIA/SEM6/SR/lab3/Maszyna_stanowa/Maszyna_stanowa.srcs/sim_1/new/tb_maszyna_stanowa.v:50]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/szczy/Desktop/STUDIA/SEM6/SR/lab3/Maszyna_stanowa/Maszyna_stanowa.srcs/sources_1/new/send_data.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
