$date
  Sun Jun 23 02:59:28 2024
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module register_sync_16bit_tb $end
$var reg 16 ! data_in[15:0] $end
$var reg 1 " enable $end
$var reg 1 # pr $end
$var reg 1 $ cl $end
$var reg 16 % q[15:0] $end
$var reg 16 & not_q[15:0] $end
$var reg 1 ' clk $end
$scope module reg $end
$var reg 16 ( data_in[15:0] $end
$var reg 1 ) enable $end
$var reg 1 * pr $end
$var reg 1 + cl $end
$var reg 1 , clk $end
$var reg 16 - q[15:0] $end
$var reg 16 . not_q[15:0] $end
$var reg 16 / q_reg[15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b1010101010101010 !
0"
1#
1$
bUUUUUUUUUUUUUUUU %
bUUUUUUUUUUUUUUUU &
0'
b1010101010101010 (
0)
1*
1+
0,
bUUUUUUUUUUUUUUUU -
bUUUUUUUUUUUUUUUU .
bUUUUUUUUUUUUUUUU /
#2000000
1'
1,
#3000000
b0001001000110100 !
1"
b0001001000110100 (
1)
#4000000
b0001001000110100 %
b1110110111001011 &
0'
0,
b0001001000110100 -
b1110110111001011 .
b0001001000110100 /
#6000000
b0101011001111000 !
1'
b0101011001111000 (
1,
#8000000
b0101011001111000 %
b1010100110000111 &
0'
0,
b0101011001111000 -
b1010100110000111 .
b0101011001111000 /
#9000000
b1001101010111100 !
0"
b1001101010111100 (
0)
#10000000
1'
1,
#12000000
0#
b1111111111111111 %
b0000000000000000 &
0'
0*
0,
b1111111111111111 -
b0000000000000000 .
b1111111111111111 /
#14000000
1'
1,
#15000000
1#
0$
b0000000000000000 %
b1111111111111111 &
1*
0+
b0000000000000000 -
b1111111111111111 .
b0000000000000000 /
#16000000
#18000000
1$
1+
