// Seed: 1082911282
module module_0 ();
  logic [1 : ""] id_1[1 : 1];
  module_2 modCall_1 (
      id_1,
      id_1
  );
  assign module_1.id_7 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  inout wire id_1;
  bit  id_7;
  wire id_8;
  always @(posedge 1 or posedge id_4 * 1 || 1) begin : LABEL_0
    id_7 <= id_7 <= id_8;
  end
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  localparam id_3 = 1;
endmodule
