{"position": "Senior Verification Engineer", "company": "Intel Corporation", "profiles": ["Languages English Full professional proficiency English Full professional proficiency English Full professional proficiency Full professional proficiency Skills Verilog ASIC Specman Logic Design VLSI Microprocessors backhend SoC Verification SystemVerilog C aprisa Functional Verification RTL design TCL UVM OVM RTL Design See 3+ \u00a0 \u00a0 See less Skills  Verilog ASIC Specman Logic Design VLSI Microprocessors backhend SoC Verification SystemVerilog C aprisa Functional Verification RTL design TCL UVM OVM RTL Design See 3+ \u00a0 \u00a0 See less Verilog ASIC Specman Logic Design VLSI Microprocessors backhend SoC Verification SystemVerilog C aprisa Functional Verification RTL design TCL UVM OVM RTL Design See 3+ \u00a0 \u00a0 See less Verilog ASIC Specman Logic Design VLSI Microprocessors backhend SoC Verification SystemVerilog C aprisa Functional Verification RTL design TCL UVM OVM RTL Design See 3+ \u00a0 \u00a0 See less ", "Experience Senior Verification Engineer Intel Corporation November 2014  \u2013 Present (10 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Principal Engineer Avago Technologies May 2014  \u2013  November 2014  (7 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Principal Engineer LSI April 2007  \u2013  May 2014  (7 years 2 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Senior Member of Technical Staff Agere Systems February 2001  \u2013  April 2007  (6 years 3 months) DSP Software Tool design (2001-2002). Systems Applications Engineer supporting Ageres PI40 switch fabric and UB2G5 bridge devices. (2002-2005) IC design verification engineer for Ethernet switch designs, and advanced communication processor design. (specializing in SystemVerilog, e, C/C++) Senior Verification Engineer Intel Corporation November 2014  \u2013 Present (10 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Senior Verification Engineer Intel Corporation November 2014  \u2013 Present (10 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Principal Engineer Avago Technologies May 2014  \u2013  November 2014  (7 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Principal Engineer Avago Technologies May 2014  \u2013  November 2014  (7 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Principal Engineer LSI April 2007  \u2013  May 2014  (7 years 2 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Principal Engineer LSI April 2007  \u2013  May 2014  (7 years 2 months) Allentown, Pennsylvania Area IC Verification Engineer. Currently using SystemVerilog to construct test benches. Working on Axxia Communication Processor design. Experienced with IEEE 802.3, PCIe, and SRIO. In the past I've worked with Verilog, e, and C/C++ for verification test benches and behavioral / architectural models. I've done extensive work using VMM based SystemVerilog environments for RTL verification. Senior Member of Technical Staff Agere Systems February 2001  \u2013  April 2007  (6 years 3 months) DSP Software Tool design (2001-2002). Systems Applications Engineer supporting Ageres PI40 switch fabric and UB2G5 bridge devices. (2002-2005) IC design verification engineer for Ethernet switch designs, and advanced communication processor design. (specializing in SystemVerilog, e, C/C++) Senior Member of Technical Staff Agere Systems February 2001  \u2013  April 2007  (6 years 3 months) DSP Software Tool design (2001-2002). Systems Applications Engineer supporting Ageres PI40 switch fabric and UB2G5 bridge devices. (2002-2005) IC design verification engineer for Ethernet switch designs, and advanced communication processor design. (specializing in SystemVerilog, e, C/C++) Education Kutztown University of Pennsylvania MS,  Computer Information Science 1999  \u2013 2001 Messiah College BA,  Mathematics , Computer Science 1994  \u2013 1998 Kutztown University of Pennsylvania MS,  Computer Information Science 1999  \u2013 2001 Kutztown University of Pennsylvania MS,  Computer Information Science 1999  \u2013 2001 Kutztown University of Pennsylvania MS,  Computer Information Science 1999  \u2013 2001 Messiah College BA,  Mathematics , Computer Science 1994  \u2013 1998 Messiah College BA,  Mathematics , Computer Science 1994  \u2013 1998 Messiah College BA,  Mathematics , Computer Science 1994  \u2013 1998 ", "Summary Technical Skills: \nSenior Verification Engineer with over 12 years experience with a proven track record of success. \n \nVerification (OVM, SystemVerilog, Specman, assembly, SVA, IFV, CPF, AMBA). \nRTL Design (Verilog and VHDL). \nBlock Architecture Documenting. \nDesign Database Management. \nProfficient in UNIX, tkl, tcsh and perl scripting. Specialties:Leading technical project teams.  \nProblem solving skills, excellent communication, IP, SoC, Verification, Verilog, VHDL, assembly, SVA, Specman, architecture, document specification, HDL design, e, eVC, UNIX, perl, C, CPF, Common Power Format, UPF, team management, database management, configuration management planning, QA on deliveries, electronic engineer, ME study, IPXACT, AMBA, Cadence, Synopsys, Bitwise, Certitude, TSMC 45nm and 40nm process, DSP, GPS, GNSS, CevaX Summary Technical Skills: \nSenior Verification Engineer with over 12 years experience with a proven track record of success. \n \nVerification (OVM, SystemVerilog, Specman, assembly, SVA, IFV, CPF, AMBA). \nRTL Design (Verilog and VHDL). \nBlock Architecture Documenting. \nDesign Database Management. \nProfficient in UNIX, tkl, tcsh and perl scripting. Specialties:Leading technical project teams.  \nProblem solving skills, excellent communication, IP, SoC, Verification, Verilog, VHDL, assembly, SVA, Specman, architecture, document specification, HDL design, e, eVC, UNIX, perl, C, CPF, Common Power Format, UPF, team management, database management, configuration management planning, QA on deliveries, electronic engineer, ME study, IPXACT, AMBA, Cadence, Synopsys, Bitwise, Certitude, TSMC 45nm and 40nm process, DSP, GPS, GNSS, CevaX Technical Skills: \nSenior Verification Engineer with over 12 years experience with a proven track record of success. \n \nVerification (OVM, SystemVerilog, Specman, assembly, SVA, IFV, CPF, AMBA). \nRTL Design (Verilog and VHDL). \nBlock Architecture Documenting. \nDesign Database Management. \nProfficient in UNIX, tkl, tcsh and perl scripting. Specialties:Leading technical project teams.  \nProblem solving skills, excellent communication, IP, SoC, Verification, Verilog, VHDL, assembly, SVA, Specman, architecture, document specification, HDL design, e, eVC, UNIX, perl, C, CPF, Common Power Format, UPF, team management, database management, configuration management planning, QA on deliveries, electronic engineer, ME study, IPXACT, AMBA, Cadence, Synopsys, Bitwise, Certitude, TSMC 45nm and 40nm process, DSP, GPS, GNSS, CevaX Technical Skills: \nSenior Verification Engineer with over 12 years experience with a proven track record of success. \n \nVerification (OVM, SystemVerilog, Specman, assembly, SVA, IFV, CPF, AMBA). \nRTL Design (Verilog and VHDL). \nBlock Architecture Documenting. \nDesign Database Management. \nProfficient in UNIX, tkl, tcsh and perl scripting. Specialties:Leading technical project teams.  \nProblem solving skills, excellent communication, IP, SoC, Verification, Verilog, VHDL, assembly, SVA, Specman, architecture, document specification, HDL design, e, eVC, UNIX, perl, C, CPF, Common Power Format, UPF, team management, database management, configuration management planning, QA on deliveries, electronic engineer, ME study, IPXACT, AMBA, Cadence, Synopsys, Bitwise, Certitude, TSMC 45nm and 40nm process, DSP, GPS, GNSS, CevaX Experience Quark DFX Group Manager Intel Corporation January 2013  \u2013 Present (2 years 8 months) Senior Verification Engineer Intel Corporation January 2011  \u2013  January 2013  (2 years 1 month) Senior Verification Engineer NXP February 2008  \u2013  January 2011  (3 years) Senior Verification Engineer STEricsson 2009  \u2013  December 2010  (1 year) Senior Verification Engineer Glonav July 2006  \u2013  January 2008  (1 year 7 months) Verification Engineer CEVA November 2002  \u2013  June 2006  (3 years 8 months) Engineer Parthus Technologies July 2000  \u2013  November 2002  (2 years 5 months) Digital Design Quark DFX Group Manager Intel Corporation January 2013  \u2013 Present (2 years 8 months) Quark DFX Group Manager Intel Corporation January 2013  \u2013 Present (2 years 8 months) Senior Verification Engineer Intel Corporation January 2011  \u2013  January 2013  (2 years 1 month) Senior Verification Engineer Intel Corporation January 2011  \u2013  January 2013  (2 years 1 month) Senior Verification Engineer NXP February 2008  \u2013  January 2011  (3 years) Senior Verification Engineer NXP February 2008  \u2013  January 2011  (3 years) Senior Verification Engineer STEricsson 2009  \u2013  December 2010  (1 year) Senior Verification Engineer STEricsson 2009  \u2013  December 2010  (1 year) Senior Verification Engineer Glonav July 2006  \u2013  January 2008  (1 year 7 months) Senior Verification Engineer Glonav July 2006  \u2013  January 2008  (1 year 7 months) Verification Engineer CEVA November 2002  \u2013  June 2006  (3 years 8 months) Verification Engineer CEVA November 2002  \u2013  June 2006  (3 years 8 months) Engineer Parthus Technologies July 2000  \u2013  November 2002  (2 years 5 months) Digital Design Engineer Parthus Technologies July 2000  \u2013  November 2002  (2 years 5 months) Digital Design Skills VHDL Specman Digital Signal... Perl Cadence C AMBA Unix IP GPS Architecture Team Management ASIC Manufacturing RTL design Functional Verification Integrated Circuit... UPF OVM Team Leadership SoC DFT Synopsys tools RTL verification Simulations NCSim AMBA AHB See 12+ \u00a0 \u00a0 See less Skills  VHDL Specman Digital Signal... Perl Cadence C AMBA Unix IP GPS Architecture Team Management ASIC Manufacturing RTL design Functional Verification Integrated Circuit... UPF OVM Team Leadership SoC DFT Synopsys tools RTL verification Simulations NCSim AMBA AHB See 12+ \u00a0 \u00a0 See less VHDL Specman Digital Signal... Perl Cadence C AMBA Unix IP GPS Architecture Team Management ASIC Manufacturing RTL design Functional Verification Integrated Circuit... UPF OVM Team Leadership SoC DFT Synopsys tools RTL verification Simulations NCSim AMBA AHB See 12+ \u00a0 \u00a0 See less VHDL Specman Digital Signal... Perl Cadence C AMBA Unix IP GPS Architecture Team Management ASIC Manufacturing RTL design Functional Verification Integrated Circuit... UPF OVM Team Leadership SoC DFT Synopsys tools RTL verification Simulations NCSim AMBA AHB See 12+ \u00a0 \u00a0 See less Education NUI Maynooth Master of Engineering (M.Eng.),  Electronic 2010  \u2013 2012 University College Dublin B.E.,  Electronic Engineering 1996  \u2013 2000 NUI Maynooth Master of Engineering (M.Eng.),  Electronic 2010  \u2013 2012 NUI Maynooth Master of Engineering (M.Eng.),  Electronic 2010  \u2013 2012 NUI Maynooth Master of Engineering (M.Eng.),  Electronic 2010  \u2013 2012 University College Dublin B.E.,  Electronic Engineering 1996  \u2013 2000 University College Dublin B.E.,  Electronic Engineering 1996  \u2013 2000 University College Dublin B.E.,  Electronic Engineering 1996  \u2013 2000 ", "Skills SystemVerilog SoC Verilog ASIC RTL design OVM Verification Open Verification... DFT Functional Verification ModelSim VHDL Semiconductors Perl Simulations IC Embedded Systems Veritas Cluster Server Mixed Signal Debugging Cadence See 6+ \u00a0 \u00a0 See less Skills  SystemVerilog SoC Verilog ASIC RTL design OVM Verification Open Verification... DFT Functional Verification ModelSim VHDL Semiconductors Perl Simulations IC Embedded Systems Veritas Cluster Server Mixed Signal Debugging Cadence See 6+ \u00a0 \u00a0 See less SystemVerilog SoC Verilog ASIC RTL design OVM Verification Open Verification... DFT Functional Verification ModelSim VHDL Semiconductors Perl Simulations IC Embedded Systems Veritas Cluster Server Mixed Signal Debugging Cadence See 6+ \u00a0 \u00a0 See less SystemVerilog SoC Verilog ASIC RTL design OVM Verification Open Verification... DFT Functional Verification ModelSim VHDL Semiconductors Perl Simulations IC Embedded Systems Veritas Cluster Server Mixed Signal Debugging Cadence See 6+ \u00a0 \u00a0 See less ", "Experience Senior Verification Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) Verification Engineer Texas Instruments 2006  \u2013 Present (9 years) Senior Design Verification Engineer Vinchip Systems May 2001  \u2013  June 2006  (5 years 2 months) Senior Verification Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) Senior Verification Engineer Intel Corporation July 2008  \u2013 Present (7 years 2 months) Verification Engineer Texas Instruments 2006  \u2013 Present (9 years) Verification Engineer Texas Instruments 2006  \u2013 Present (9 years) Senior Design Verification Engineer Vinchip Systems May 2001  \u2013  June 2006  (5 years 2 months) Senior Design Verification Engineer Vinchip Systems May 2001  \u2013  June 2006  (5 years 2 months) Education Mahatma Gandhi University 1993  \u2013 1999 Mahatma Gandhi University 1993  \u2013 1999 Mahatma Gandhi University 1993  \u2013 1999 Mahatma Gandhi University 1993  \u2013 1999 ", "Experience Senior Verification Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Hardware Engineer Oracle January 2009  \u2013  July 2013  (4 years 7 months) Austin, Tx Verification Engineer Sun Microsystems January 2009  \u2013  February 2010  (1 year 2 months) Co-op Verification Engineer MediaTek January 2008  \u2013  August 2008  (8 months) Summer Intern, Sugarland Productivity Centre Schlumberger May 2007  \u2013  August 2007  (4 months) Intern Bharti Airtel Limited 2002  \u2013  2003  (1 year) Senior Verification Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Senior Verification Engineer Intel Corporation August 2013  \u2013 Present (2 years 1 month) Hardware Engineer Oracle January 2009  \u2013  July 2013  (4 years 7 months) Austin, Tx Hardware Engineer Oracle January 2009  \u2013  July 2013  (4 years 7 months) Austin, Tx Verification Engineer Sun Microsystems January 2009  \u2013  February 2010  (1 year 2 months) Verification Engineer Sun Microsystems January 2009  \u2013  February 2010  (1 year 2 months) Co-op Verification Engineer MediaTek January 2008  \u2013  August 2008  (8 months) Co-op Verification Engineer MediaTek January 2008  \u2013  August 2008  (8 months) Summer Intern, Sugarland Productivity Centre Schlumberger May 2007  \u2013  August 2007  (4 months) Summer Intern, Sugarland Productivity Centre Schlumberger May 2007  \u2013  August 2007  (4 months) Intern Bharti Airtel Limited 2002  \u2013  2003  (1 year) Intern Bharti Airtel Limited 2002  \u2013  2003  (1 year) Skills Functional Verification ASIC Testing Simulations Embedded Software VLSI Verilog Debugging SoC RTL design Microprocessors Hardware Digital Signal... SystemVerilog Perl Computer Architecture C See 2+ \u00a0 \u00a0 See less Skills  Functional Verification ASIC Testing Simulations Embedded Software VLSI Verilog Debugging SoC RTL design Microprocessors Hardware Digital Signal... SystemVerilog Perl Computer Architecture C See 2+ \u00a0 \u00a0 See less Functional Verification ASIC Testing Simulations Embedded Software VLSI Verilog Debugging SoC RTL design Microprocessors Hardware Digital Signal... SystemVerilog Perl Computer Architecture C See 2+ \u00a0 \u00a0 See less Functional Verification ASIC Testing Simulations Embedded Software VLSI Verilog Debugging SoC RTL design Microprocessors Hardware Digital Signal... SystemVerilog Perl Computer Architecture C See 2+ \u00a0 \u00a0 See less Education The University of Texas at Austin Masters,  Electrical Engneering 2006  \u2013 2008 Thesis: 53 bit double precision significand floating point multiplier. Activities and Societies:\u00a0 Earned an orange belt in Japanese Karate Assoc ,  Austin Student Chapter. Institute of Technology and Management B.E.,  Electronics and Communication , Graduated with honors 2002  \u2013 2006 Bal Vikas School Bal Vikas School Bal Vikas School The University of Texas at Austin Masters,  Electrical Engneering 2006  \u2013 2008 Thesis: 53 bit double precision significand floating point multiplier. Activities and Societies:\u00a0 Earned an orange belt in Japanese Karate Assoc ,  Austin Student Chapter. The University of Texas at Austin Masters,  Electrical Engneering 2006  \u2013 2008 Thesis: 53 bit double precision significand floating point multiplier. Activities and Societies:\u00a0 Earned an orange belt in Japanese Karate Assoc ,  Austin Student Chapter. The University of Texas at Austin Masters,  Electrical Engneering 2006  \u2013 2008 Thesis: 53 bit double precision significand floating point multiplier. Activities and Societies:\u00a0 Earned an orange belt in Japanese Karate Assoc ,  Austin Student Chapter. Institute of Technology and Management B.E.,  Electronics and Communication , Graduated with honors 2002  \u2013 2006 Institute of Technology and Management B.E.,  Electronics and Communication , Graduated with honors 2002  \u2013 2006 Institute of Technology and Management B.E.,  Electronics and Communication , Graduated with honors 2002  \u2013 2006 Bal Vikas School Bal Vikas School Bal Vikas School Bal Vikas School Bal Vikas School Bal Vikas School Bal Vikas School Bal Vikas School Bal Vikas School Honors & Awards Troika Robotics Best Design Award Freescale February 2005 1. Best Design Award for innovation and technical ingenuity - RADIX, National Robotics Competition, DCE Troika, 2005 Regatta Cerebration, ITM 2005 1st place in Regatta, motorboat racing competition - Cerebration ITM 2005.  MicroWars Cerebration, ITM 2005 3rd place in Micro-wars, microprocessor programming contest - Cerebration ITM 2005.  Table Tennis Championship Momentum ITM 1st place in table tennis tournament - 2003, 2004, 2005- Momentum fest, ITM. Also represented ITM at IIT Delhi and Delhi College of Engineering. Additional Honors & Awards Recognized by Dr. K. R. Narayanan, Honorable President of India for distinguished social services in Bharat Scouts and Guides, 1998. Troika Robotics Best Design Award Freescale February 2005 1. Best Design Award for innovation and technical ingenuity - RADIX, National Robotics Competition, DCE Troika, 2005 Troika Robotics Best Design Award Freescale February 2005 1. Best Design Award for innovation and technical ingenuity - RADIX, National Robotics Competition, DCE Troika, 2005 Troika Robotics Best Design Award Freescale February 2005 1. Best Design Award for innovation and technical ingenuity - RADIX, National Robotics Competition, DCE Troika, 2005 Regatta Cerebration, ITM 2005 1st place in Regatta, motorboat racing competition - Cerebration ITM 2005.  Regatta Cerebration, ITM 2005 1st place in Regatta, motorboat racing competition - Cerebration ITM 2005.  Regatta Cerebration, ITM 2005 1st place in Regatta, motorboat racing competition - Cerebration ITM 2005.  MicroWars Cerebration, ITM 2005 3rd place in Micro-wars, microprocessor programming contest - Cerebration ITM 2005.  MicroWars Cerebration, ITM 2005 3rd place in Micro-wars, microprocessor programming contest - Cerebration ITM 2005.  MicroWars Cerebration, ITM 2005 3rd place in Micro-wars, microprocessor programming contest - Cerebration ITM 2005.  Table Tennis Championship Momentum ITM 1st place in table tennis tournament - 2003, 2004, 2005- Momentum fest, ITM. Also represented ITM at IIT Delhi and Delhi College of Engineering. Table Tennis Championship Momentum ITM 1st place in table tennis tournament - 2003, 2004, 2005- Momentum fest, ITM. Also represented ITM at IIT Delhi and Delhi College of Engineering. Table Tennis Championship Momentum ITM 1st place in table tennis tournament - 2003, 2004, 2005- Momentum fest, ITM. Also represented ITM at IIT Delhi and Delhi College of Engineering. Additional Honors & Awards Recognized by Dr. K. R. Narayanan, Honorable President of India for distinguished social services in Bharat Scouts and Guides, 1998. Additional Honors & Awards Recognized by Dr. K. R. Narayanan, Honorable President of India for distinguished social services in Bharat Scouts and Guides, 1998. Additional Honors & Awards Recognized by Dr. K. R. Narayanan, Honorable President of India for distinguished social services in Bharat Scouts and Guides, 1998. ", "Skills SystemVerilog Multimedia SoC ASIC Verilog RTL design Processors Computer Architecture Debugging VLSI ModelSim Perl Microprocessors Integrated Circuit... Formal Verification Simulations Open Verification... Hardware Microarchitecture RTL Design See 5+ \u00a0 \u00a0 See less Skills  SystemVerilog Multimedia SoC ASIC Verilog RTL design Processors Computer Architecture Debugging VLSI ModelSim Perl Microprocessors Integrated Circuit... Formal Verification Simulations Open Verification... Hardware Microarchitecture RTL Design See 5+ \u00a0 \u00a0 See less SystemVerilog Multimedia SoC ASIC Verilog RTL design Processors Computer Architecture Debugging VLSI ModelSim Perl Microprocessors Integrated Circuit... Formal Verification Simulations Open Verification... Hardware Microarchitecture RTL Design See 5+ \u00a0 \u00a0 See less SystemVerilog Multimedia SoC ASIC Verilog RTL design Processors Computer Architecture Debugging VLSI ModelSim Perl Microprocessors Integrated Circuit... Formal Verification Simulations Open Verification... Hardware Microarchitecture RTL Design See 5+ \u00a0 \u00a0 See less ", "Skills ASIC SystemVerilog Functional Verification Verilog SoC Skills  ASIC SystemVerilog Functional Verification Verilog SoC ASIC SystemVerilog Functional Verification Verilog SoC ASIC SystemVerilog Functional Verification Verilog SoC ", "Summary Worked on Pre and Post silicon Validation for 9 years. Strong debug skills and good knowledge of software and hardware layers. Summary Worked on Pre and Post silicon Validation for 9 years. Strong debug skills and good knowledge of software and hardware layers. Worked on Pre and Post silicon Validation for 9 years. Strong debug skills and good knowledge of software and hardware layers. Worked on Pre and Post silicon Validation for 9 years. Strong debug skills and good knowledge of software and hardware layers. Experience Volunteer Various Volunteer Positions 2012  \u2013 Present (3 years) Mentor at Coder Dojo, Mountain View, CA \nMentored 6 week session for intermediate Scratch and mentored the beginner Scratch sessions. Led computer unplugged activities multiple times for Coder Dojo sessions. \n \nMath Club, Jordan Middle School, Palo Alto, CA \nAssisted the teacher in preparing the students for math competitions. \nPrepared and taught lessons on counting, permutations and combinations. Technology consultant The Clayman Institute for Gender studies, Stanford University May 2015  \u2013 Present (4 months) Palo Alto Maintaining the Drupal website and setting up the CRM software. Part time Synapse School November 2014  \u2013  February 2015  (4 months) Teaching scratch and Python lessons to Middle school students Senior Verification Engineer Philips 1998  \u2013  2001  (3 years) Sunnyvale CA Worked on Trimedia line of Programmable Multimedia processing chips. Setup the verification environment for PNX2700.Developed the test plan. Wrote the test bench for multiple units. Created automated direct and random tests . Trained the team members to use the environment. Verification Engineer Philips 1996  \u2013  1998  (2 years) Sunnyvale Worked on the bring up and debug of TM1 multimedia processor. Wrote tests and duplicated the silicon bugs on the simulation environment. Senior Verification Engineer Intel Corporation 1995  \u2013  1996  (1 year) Santa Clara, CA Set up the environment for the L1 cache block and wrote tests for the L1 module for the Itanium processor. Verification Engineer Intel Corporation 1992  \u2013  1995  (3 years) Santa Clara, CA Tested the power management features for mobile chipsets platform. Designed an internal board to test the chipset. Board design was used as an reference design for external customers and was used internally to validate the functionality and for driver/firmware development. Designed an ISA debug card to capture the bus traffic to aid in post silicon debug. Research Assistant Automation and Robotics Research Institute 1990  \u2013  1992  (2 years) Arlington, TX Developed software in \u2018C\u2019 for conversion of 2D CAD drawing to 3D CAD models for automatic process planning. This research project directly resulted in a research grant from a aerospace company to University of Texas. Volunteer Various Volunteer Positions 2012  \u2013 Present (3 years) Mentor at Coder Dojo, Mountain View, CA \nMentored 6 week session for intermediate Scratch and mentored the beginner Scratch sessions. Led computer unplugged activities multiple times for Coder Dojo sessions. \n \nMath Club, Jordan Middle School, Palo Alto, CA \nAssisted the teacher in preparing the students for math competitions. \nPrepared and taught lessons on counting, permutations and combinations. Volunteer Various Volunteer Positions 2012  \u2013 Present (3 years) Mentor at Coder Dojo, Mountain View, CA \nMentored 6 week session for intermediate Scratch and mentored the beginner Scratch sessions. Led computer unplugged activities multiple times for Coder Dojo sessions. \n \nMath Club, Jordan Middle School, Palo Alto, CA \nAssisted the teacher in preparing the students for math competitions. \nPrepared and taught lessons on counting, permutations and combinations. Technology consultant The Clayman Institute for Gender studies, Stanford University May 2015  \u2013 Present (4 months) Palo Alto Maintaining the Drupal website and setting up the CRM software. Technology consultant The Clayman Institute for Gender studies, Stanford University May 2015  \u2013 Present (4 months) Palo Alto Maintaining the Drupal website and setting up the CRM software. Part time Synapse School November 2014  \u2013  February 2015  (4 months) Teaching scratch and Python lessons to Middle school students Part time Synapse School November 2014  \u2013  February 2015  (4 months) Teaching scratch and Python lessons to Middle school students Senior Verification Engineer Philips 1998  \u2013  2001  (3 years) Sunnyvale CA Worked on Trimedia line of Programmable Multimedia processing chips. Setup the verification environment for PNX2700.Developed the test plan. Wrote the test bench for multiple units. Created automated direct and random tests . Trained the team members to use the environment. Senior Verification Engineer Philips 1998  \u2013  2001  (3 years) Sunnyvale CA Worked on Trimedia line of Programmable Multimedia processing chips. Setup the verification environment for PNX2700.Developed the test plan. Wrote the test bench for multiple units. Created automated direct and random tests . Trained the team members to use the environment. Verification Engineer Philips 1996  \u2013  1998  (2 years) Sunnyvale Worked on the bring up and debug of TM1 multimedia processor. Wrote tests and duplicated the silicon bugs on the simulation environment. Verification Engineer Philips 1996  \u2013  1998  (2 years) Sunnyvale Worked on the bring up and debug of TM1 multimedia processor. Wrote tests and duplicated the silicon bugs on the simulation environment. Senior Verification Engineer Intel Corporation 1995  \u2013  1996  (1 year) Santa Clara, CA Set up the environment for the L1 cache block and wrote tests for the L1 module for the Itanium processor. Senior Verification Engineer Intel Corporation 1995  \u2013  1996  (1 year) Santa Clara, CA Set up the environment for the L1 cache block and wrote tests for the L1 module for the Itanium processor. Verification Engineer Intel Corporation 1992  \u2013  1995  (3 years) Santa Clara, CA Tested the power management features for mobile chipsets platform. Designed an internal board to test the chipset. Board design was used as an reference design for external customers and was used internally to validate the functionality and for driver/firmware development. Designed an ISA debug card to capture the bus traffic to aid in post silicon debug. Verification Engineer Intel Corporation 1992  \u2013  1995  (3 years) Santa Clara, CA Tested the power management features for mobile chipsets platform. Designed an internal board to test the chipset. Board design was used as an reference design for external customers and was used internally to validate the functionality and for driver/firmware development. Designed an ISA debug card to capture the bus traffic to aid in post silicon debug. Research Assistant Automation and Robotics Research Institute 1990  \u2013  1992  (2 years) Arlington, TX Developed software in \u2018C\u2019 for conversion of 2D CAD drawing to 3D CAD models for automatic process planning. This research project directly resulted in a research grant from a aerospace company to University of Texas. Research Assistant Automation and Robotics Research Institute 1990  \u2013  1992  (2 years) Arlington, TX Developed software in \u2018C\u2019 for conversion of 2D CAD drawing to 3D CAD models for automatic process planning. This research project directly resulted in a research grant from a aerospace company to University of Texas. Languages   Skills ASIC SoC Verilog Processors Semiconductors Debugging Microprocessors IC C Computer Architecture Functional Verification Skills  ASIC SoC Verilog Processors Semiconductors Debugging Microprocessors IC C Computer Architecture Functional Verification ASIC SoC Verilog Processors Semiconductors Debugging Microprocessors IC C Computer Architecture Functional Verification ASIC SoC Verilog Processors Semiconductors Debugging Microprocessors IC C Computer Architecture Functional Verification Education The University of Texas at Arlington MS,  Electrical Engineering 1990  \u2013 1992 PSG College of Technology BE,  Electrical & Electronics Engineering 1985  \u2013 1989 The University of Texas at Arlington MS,  Electrical Engineering 1990  \u2013 1992 The University of Texas at Arlington MS,  Electrical Engineering 1990  \u2013 1992 The University of Texas at Arlington MS,  Electrical Engineering 1990  \u2013 1992 PSG College of Technology BE,  Electrical & Electronics Engineering 1985  \u2013 1989 PSG College of Technology BE,  Electrical & Electronics Engineering 1985  \u2013 1989 PSG College of Technology BE,  Electrical & Electronics Engineering 1985  \u2013 1989 Honors & Awards ", "Experience Senior Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Specialist Tata Elxsi June 2006  \u2013  March 2014  (7 years 10 months) - Responsible for verifying module at block level using UVM and at subsystem and SoC level using UVM and C based SoC environment for ARM based SoCs. Integration testing by writing assertions and checkers. \n- Involved in System Verilog based verification. Design and development of verification environments in OVM, VMM and UVM. \n- Verification and debugging of the DUT involved. \n- Planning and tracking team's activities. Specialist Tata Elxsi June 2006  \u2013  March 2014  (7 years 10 months) Bangalore Consultant-Validation Engineer ARM November 2006  \u2013  September 2008  (1 year 11 months) Senior Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Senior Verification Engineer Intel Corporation September 2014  \u2013 Present (1 year) Specialist Tata Elxsi June 2006  \u2013  March 2014  (7 years 10 months) - Responsible for verifying module at block level using UVM and at subsystem and SoC level using UVM and C based SoC environment for ARM based SoCs. Integration testing by writing assertions and checkers. \n- Involved in System Verilog based verification. Design and development of verification environments in OVM, VMM and UVM. \n- Verification and debugging of the DUT involved. \n- Planning and tracking team's activities. Specialist Tata Elxsi June 2006  \u2013  March 2014  (7 years 10 months) - Responsible for verifying module at block level using UVM and at subsystem and SoC level using UVM and C based SoC environment for ARM based SoCs. Integration testing by writing assertions and checkers. \n- Involved in System Verilog based verification. Design and development of verification environments in OVM, VMM and UVM. \n- Verification and debugging of the DUT involved. \n- Planning and tracking team's activities. Specialist Tata Elxsi June 2006  \u2013  March 2014  (7 years 10 months) Bangalore Specialist Tata Elxsi June 2006  \u2013  March 2014  (7 years 10 months) Bangalore Consultant-Validation Engineer ARM November 2006  \u2013  September 2008  (1 year 11 months) Consultant-Validation Engineer ARM November 2006  \u2013  September 2008  (1 year 11 months) Skills SystemVerilog SoC Verilog VLSI Functional Verification ModelSim C H.264 Digital Signal... FPGA Debugging ARM Semiconductors VMM UVM Open Verification... See 1+ \u00a0 \u00a0 See less Skills  SystemVerilog SoC Verilog VLSI Functional Verification ModelSim C H.264 Digital Signal... FPGA Debugging ARM Semiconductors VMM UVM Open Verification... See 1+ \u00a0 \u00a0 See less SystemVerilog SoC Verilog VLSI Functional Verification ModelSim C H.264 Digital Signal... FPGA Debugging ARM Semiconductors VMM UVM Open Verification... See 1+ \u00a0 \u00a0 See less SystemVerilog SoC Verilog VLSI Functional Verification ModelSim C H.264 Digital Signal... FPGA Debugging ARM Semiconductors VMM UVM Open Verification... See 1+ \u00a0 \u00a0 See less Education Anna University BE,  Electrical and Electronics 2002  \u2013 2006 Anna University BE,  Electrical and Electronics 2002  \u2013 2006 Anna University BE,  Electrical and Electronics 2002  \u2013 2006 Anna University BE,  Electrical and Electronics 2002  \u2013 2006 ", "Summary IC Design Consultant with 8 years of experience in Digital Design, DFT and functional verification. M.Sc in Embedded System Design awarded July, 2010 Specialties:Consulting, RTL Design (Verilog/VHDL), DFT, OVM, SystemVerilog, ABV (PSL/SVA), Formal verification, Requirement Driven verification, Synthesis and Hardware/Software co-design Summary IC Design Consultant with 8 years of experience in Digital Design, DFT and functional verification. M.Sc in Embedded System Design awarded July, 2010 Specialties:Consulting, RTL Design (Verilog/VHDL), DFT, OVM, SystemVerilog, ABV (PSL/SVA), Formal verification, Requirement Driven verification, Synthesis and Hardware/Software co-design IC Design Consultant with 8 years of experience in Digital Design, DFT and functional verification. M.Sc in Embedded System Design awarded July, 2010 Specialties:Consulting, RTL Design (Verilog/VHDL), DFT, OVM, SystemVerilog, ABV (PSL/SVA), Formal verification, Requirement Driven verification, Synthesis and Hardware/Software co-design IC Design Consultant with 8 years of experience in Digital Design, DFT and functional verification. M.Sc in Embedded System Design awarded July, 2010 Specialties:Consulting, RTL Design (Verilog/VHDL), DFT, OVM, SystemVerilog, ABV (PSL/SVA), Formal verification, Requirement Driven verification, Synthesis and Hardware/Software co-design Experience Staff Verification Engineer Qualcomm December 2013  \u2013 Present (1 year 9 months) Greater San Diego Area Senior Verification Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Phoenix, Arizona Area Verification planning, working with architects and design teams, developing OVM testbench architecture and implementation, mentoring other team members Design and Verification Consultant Mentor Graphics October 2007  \u2013  August 2011  (3 years 11 months) Provide consulting services for Mentor Graphics customers in the field of front-end design flows including functional verification, RTL design, and DFT. I have already provided services to customers in major EU and Japanese semiconductor companies. Digital Design Engineer Mentor Graphics July 2005  \u2013  September 2007  (2 years 3 months) Specification and design of Digital Standard IP blocks in Verilog/VHDL. FPGA prototyping, assertion-based design, DFT and integration with Analog Front-ends. Worked with different standards (SATA, CE-ATA, CAN) and different bus interfaces AMBA AHB, CoreConnect PLB, MBUS. Co-Op Mentor Graphics January 2005  \u2013  May 2005  (5 months) Egypt As a Co-Op in HDS team, I was responsible for the development of VHDL and Verilog testcases for DesignChecker (formerly DesignAnalyst) a linting tool for HDL designs. Staff Verification Engineer Qualcomm December 2013  \u2013 Present (1 year 9 months) Greater San Diego Area Staff Verification Engineer Qualcomm December 2013  \u2013 Present (1 year 9 months) Greater San Diego Area Senior Verification Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Phoenix, Arizona Area Verification planning, working with architects and design teams, developing OVM testbench architecture and implementation, mentoring other team members Senior Verification Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Phoenix, Arizona Area Verification planning, working with architects and design teams, developing OVM testbench architecture and implementation, mentoring other team members Design and Verification Consultant Mentor Graphics October 2007  \u2013  August 2011  (3 years 11 months) Provide consulting services for Mentor Graphics customers in the field of front-end design flows including functional verification, RTL design, and DFT. I have already provided services to customers in major EU and Japanese semiconductor companies. Design and Verification Consultant Mentor Graphics October 2007  \u2013  August 2011  (3 years 11 months) Provide consulting services for Mentor Graphics customers in the field of front-end design flows including functional verification, RTL design, and DFT. I have already provided services to customers in major EU and Japanese semiconductor companies. Digital Design Engineer Mentor Graphics July 2005  \u2013  September 2007  (2 years 3 months) Specification and design of Digital Standard IP blocks in Verilog/VHDL. FPGA prototyping, assertion-based design, DFT and integration with Analog Front-ends. Worked with different standards (SATA, CE-ATA, CAN) and different bus interfaces AMBA AHB, CoreConnect PLB, MBUS. Digital Design Engineer Mentor Graphics July 2005  \u2013  September 2007  (2 years 3 months) Specification and design of Digital Standard IP blocks in Verilog/VHDL. FPGA prototyping, assertion-based design, DFT and integration with Analog Front-ends. Worked with different standards (SATA, CE-ATA, CAN) and different bus interfaces AMBA AHB, CoreConnect PLB, MBUS. Co-Op Mentor Graphics January 2005  \u2013  May 2005  (5 months) Egypt As a Co-Op in HDS team, I was responsible for the development of VHDL and Verilog testcases for DesignChecker (formerly DesignAnalyst) a linting tool for HDL designs. Co-Op Mentor Graphics January 2005  \u2013  May 2005  (5 months) Egypt As a Co-Op in HDS team, I was responsible for the development of VHDL and Verilog testcases for DesignChecker (formerly DesignAnalyst) a linting tool for HDL designs. Skills Formal Verification SystemVerilog DFT Consulting Functional Verification RTL design EDA SoC ASIC Verilog ModelSim TCL VLSI SystemC RTL coding VHDL FPGA IC Computer Architecture Integrated Circuit... Logic Design I2C SPI Perl Embedded Systems Shell Scripting Open Verification... AMBA AHB UVM Embedded Software C++ Csh X86 RTOS MIPS Hardware Description... C Microcontrollers Microprocessors Semiconductors RTL Design See 26+ \u00a0 \u00a0 See less Skills  Formal Verification SystemVerilog DFT Consulting Functional Verification RTL design EDA SoC ASIC Verilog ModelSim TCL VLSI SystemC RTL coding VHDL FPGA IC Computer Architecture Integrated Circuit... Logic Design I2C SPI Perl Embedded Systems Shell Scripting Open Verification... AMBA AHB UVM Embedded Software C++ Csh X86 RTOS MIPS Hardware Description... C Microcontrollers Microprocessors Semiconductors RTL Design See 26+ \u00a0 \u00a0 See less Formal Verification SystemVerilog DFT Consulting Functional Verification RTL design EDA SoC ASIC Verilog ModelSim TCL VLSI SystemC RTL coding VHDL FPGA IC Computer Architecture Integrated Circuit... Logic Design I2C SPI Perl Embedded Systems Shell Scripting Open Verification... AMBA AHB UVM Embedded Software C++ Csh X86 RTOS MIPS Hardware Description... C Microcontrollers Microprocessors Semiconductors RTL Design See 26+ \u00a0 \u00a0 See less Formal Verification SystemVerilog DFT Consulting Functional Verification RTL design EDA SoC ASIC Verilog ModelSim TCL VLSI SystemC RTL coding VHDL FPGA IC Computer Architecture Integrated Circuit... Logic Design I2C SPI Perl Embedded Systems Shell Scripting Open Verification... AMBA AHB UVM Embedded Software C++ Csh X86 RTOS MIPS Hardware Description... C Microcontrollers Microprocessors Semiconductors RTL Design See 26+ \u00a0 \u00a0 See less Education USI Universit\u00e0 della Svizzera italiana M.Sc,  Embedded Systems Design 2007  \u2013 2010 Full Scholarship Award  \nCourses: Specification Languages, Computer Architecture, Hardware-Software Co-design, NoC, Embedded Processor Design, Retargetable Compilers, Reprogrammable Systems, Design Methodologies and Low-Power Design Activities and Societies:\u00a0 ALaRI The American University in Cairo B.Sc,  Electronics Engineering 2000  \u2013 2005 Graduated with Highest Honors \nPartial Scholarship \nOn the Dean's list for 4 years USI Universit\u00e0 della Svizzera italiana M.Sc,  Embedded Systems Design 2007  \u2013 2010 Full Scholarship Award  \nCourses: Specification Languages, Computer Architecture, Hardware-Software Co-design, NoC, Embedded Processor Design, Retargetable Compilers, Reprogrammable Systems, Design Methodologies and Low-Power Design Activities and Societies:\u00a0 ALaRI USI Universit\u00e0 della Svizzera italiana M.Sc,  Embedded Systems Design 2007  \u2013 2010 Full Scholarship Award  \nCourses: Specification Languages, Computer Architecture, Hardware-Software Co-design, NoC, Embedded Processor Design, Retargetable Compilers, Reprogrammable Systems, Design Methodologies and Low-Power Design Activities and Societies:\u00a0 ALaRI USI Universit\u00e0 della Svizzera italiana M.Sc,  Embedded Systems Design 2007  \u2013 2010 Full Scholarship Award  \nCourses: Specification Languages, Computer Architecture, Hardware-Software Co-design, NoC, Embedded Processor Design, Retargetable Compilers, Reprogrammable Systems, Design Methodologies and Low-Power Design Activities and Societies:\u00a0 ALaRI The American University in Cairo B.Sc,  Electronics Engineering 2000  \u2013 2005 Graduated with Highest Honors \nPartial Scholarship \nOn the Dean's list for 4 years The American University in Cairo B.Sc,  Electronics Engineering 2000  \u2013 2005 Graduated with Highest Honors \nPartial Scholarship \nOn the Dean's list for 4 years The American University in Cairo B.Sc,  Electronics Engineering 2000  \u2013 2005 Graduated with Highest Honors \nPartial Scholarship \nOn the Dean's list for 4 years ", "Summary Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Summary Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Tina Zhong, a Senior Verification Engineer at Intel Corporation, started her career at Intel as a Design Engineer and now an Architect on Server Chipset. In the old fashioned way, a design engineer oversees the design process from microarchitecture to synthesis. She is proud to have worked on many revenue generating products from embedded PCIE controller, ICH and MCH chipsets to the first ATOM SoC in the netbook and the MicroServer markets. \n \nTina went to the University of Florida to study engineering and aspired to be the next inventor. She soon realized that it takes more than the persistent drive to be successful at the computing world. Through her extended education in Master of Business Administration, she gained insights to the human and organizational behavior and business principles that can change the future. \n \nTina is known by the people she works with as someone who can survive and deliver in any situation. She has been put into leadership roles on various new fronts where no prior experience has existed in her team. She is great working in the ambiguous environment which is rare among engineers and able to chart out a successful path. Her managers often rely on her to solve critical problems. Tina enjoys challenges that can expand her horizon. \n \nSince moving from the Sonoran desert to the Columbia Gorge, Tina has been enjoying life as a Portlandia. In her free time, she likes to explore the many hikes of the Pacific Northwest. \n Experience Server Chipset Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) \u2022 Focused on server architecture defining power management to reduce overall product TDP  \n\u2022 Spearheaded the emulation effort from ground zero to first boot up using ZSE  \n\u2022 Led a small team on firmware validation and worked with design/architecture to define the process  Senior Microserver Power Management Validation Lead Intel Corporation February 2012  \u2013  January 2013  (1 year) \u2022 Created a co-validation environment for CPU microcode and firmware and led the power management validation effort  \n\u2022 Used this testbench environment to develop IA86 based tests that exposed firmware and RTL bugs across cluster and full chip SoC models \n\u2022 Awarded Patent: Method of debugging SoC Wide Internal Bus Atom Core Verification Engineer Intel Corporation August 2009  \u2013  January 2012  (2 years 6 months) \u2022 Prototyped and demonstrated a fullchip system including the CPU in one validation environment that is entirely based on system verilog and OVM. \n\u2022 Developed a set of scalable and reusable SoC system level tests for Atom CPU integration on proliferated products and trained SoC teams on IA validation on 45nm and 32nm. \n\u2022 Co-authored High Volume Manufacturing Handbook and drove the specification to various groups from frontend logic and micro-code design to post-silicon system validation and emulation.  Design Engineer Intel Corporation June 2001  \u2013  July 2009  (8 years 2 months) Phoenix, Arizona Area \u2022 Designed and developed PCI Express transaction layer on the first communications SoC integrating IA processor, networking processor, and chipsets on one chip.  \n\u2022 Provided technical leadership to an chipset product and successfully pulled a verification task out of the critical path.  \n\u2022 Involved in industry specification definition of Advanced Switching technology and designed its 1st generation network protocol. 2 patents pending. Server Chipset Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) \u2022 Focused on server architecture defining power management to reduce overall product TDP  \n\u2022 Spearheaded the emulation effort from ground zero to first boot up using ZSE  \n\u2022 Led a small team on firmware validation and worked with design/architecture to define the process  Server Chipset Architect Intel Corporation January 2014  \u2013 Present (1 year 8 months) \u2022 Focused on server architecture defining power management to reduce overall product TDP  \n\u2022 Spearheaded the emulation effort from ground zero to first boot up using ZSE  \n\u2022 Led a small team on firmware validation and worked with design/architecture to define the process  Senior Microserver Power Management Validation Lead Intel Corporation February 2012  \u2013  January 2013  (1 year) \u2022 Created a co-validation environment for CPU microcode and firmware and led the power management validation effort  \n\u2022 Used this testbench environment to develop IA86 based tests that exposed firmware and RTL bugs across cluster and full chip SoC models \n\u2022 Awarded Patent: Method of debugging SoC Wide Internal Bus Senior Microserver Power Management Validation Lead Intel Corporation February 2012  \u2013  January 2013  (1 year) \u2022 Created a co-validation environment for CPU microcode and firmware and led the power management validation effort  \n\u2022 Used this testbench environment to develop IA86 based tests that exposed firmware and RTL bugs across cluster and full chip SoC models \n\u2022 Awarded Patent: Method of debugging SoC Wide Internal Bus Atom Core Verification Engineer Intel Corporation August 2009  \u2013  January 2012  (2 years 6 months) \u2022 Prototyped and demonstrated a fullchip system including the CPU in one validation environment that is entirely based on system verilog and OVM. \n\u2022 Developed a set of scalable and reusable SoC system level tests for Atom CPU integration on proliferated products and trained SoC teams on IA validation on 45nm and 32nm. \n\u2022 Co-authored High Volume Manufacturing Handbook and drove the specification to various groups from frontend logic and micro-code design to post-silicon system validation and emulation.  Atom Core Verification Engineer Intel Corporation August 2009  \u2013  January 2012  (2 years 6 months) \u2022 Prototyped and demonstrated a fullchip system including the CPU in one validation environment that is entirely based on system verilog and OVM. \n\u2022 Developed a set of scalable and reusable SoC system level tests for Atom CPU integration on proliferated products and trained SoC teams on IA validation on 45nm and 32nm. \n\u2022 Co-authored High Volume Manufacturing Handbook and drove the specification to various groups from frontend logic and micro-code design to post-silicon system validation and emulation.  Design Engineer Intel Corporation June 2001  \u2013  July 2009  (8 years 2 months) Phoenix, Arizona Area \u2022 Designed and developed PCI Express transaction layer on the first communications SoC integrating IA processor, networking processor, and chipsets on one chip.  \n\u2022 Provided technical leadership to an chipset product and successfully pulled a verification task out of the critical path.  \n\u2022 Involved in industry specification definition of Advanced Switching technology and designed its 1st generation network protocol. 2 patents pending. Design Engineer Intel Corporation June 2001  \u2013  July 2009  (8 years 2 months) Phoenix, Arizona Area \u2022 Designed and developed PCI Express transaction layer on the first communications SoC integrating IA processor, networking processor, and chipsets on one chip.  \n\u2022 Provided technical leadership to an chipset product and successfully pulled a verification task out of the critical path.  \n\u2022 Involved in industry specification definition of Advanced Switching technology and designed its 1st generation network protocol. 2 patents pending. Languages English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency English Native or bilingual proficiency Chinese Native or bilingual proficiency Native or bilingual proficiency Native or bilingual proficiency Skills Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Skills  Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Digital Designs Open Verification... System Verification System Architecture Intel Architecture SoC Emulation RTL Design Education Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 Arizona State University Master of Business Administration (M.B.A.),  Business Administration and Management , General , 3.82 2004  \u2013 2006 University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi University of Florida Bachelor's Degree,  Computer Engineering , 3.86 1997  \u2013 2001 International Engineering Consortium Award of Excellence Activities and Societies:\u00a0 Eta Kappa Nu\nTau Beta Pi ", "Languages English Hindi Kannada Tamil English Hindi Kannada Tamil English Hindi Kannada Tamil Skills Debugging Verilog VHDL SoC Perl Semiconductors Physical Design Layout Verification Device Drivers Testing Embedded Systems Software Development RTOS VLSI ASIC C Firmware See 2+ \u00a0 \u00a0 See less Skills  Debugging Verilog VHDL SoC Perl Semiconductors Physical Design Layout Verification Device Drivers Testing Embedded Systems Software Development RTOS VLSI ASIC C Firmware See 2+ \u00a0 \u00a0 See less Debugging Verilog VHDL SoC Perl Semiconductors Physical Design Layout Verification Device Drivers Testing Embedded Systems Software Development RTOS VLSI ASIC C Firmware See 2+ \u00a0 \u00a0 See less Debugging Verilog VHDL SoC Perl Semiconductors Physical Design Layout Verification Device Drivers Testing Embedded Systems Software Development RTOS VLSI ASIC C Firmware See 2+ \u00a0 \u00a0 See less Honors & Awards ", "Summary Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Summary Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Twenty years experience at Intel Corporation in the area of pre-silicon verification, from high-speed I/O physical layers to ARM XScale computing cores to multi-core IA-64 microprocessors. Familiar with current verification methodologies (System Verilog, UVM/OVM coding, assertion-based verification, constrained random testing, coverage-driven development) and formal verification methods (BDD-based model checking, boolean SAT). \n \nCurrently looking for new full-time opportunities in the areas of architecture/design/verification of microprocessor/SOC/ASIC/FPGA products, software development/testing, or a tenure-track faculty position in the areas of Computer Engineering or Computer Science. Experience Lead Verification Engineer Intel Corporation January 2013  \u2013  July 2015  (2 years 7 months) Chandler, AZ Responsible for development of reusable verification components and testbenches for highspeed serial I/O (PCIe/USB3.1/SATA/DMI) physical layers and their integration in customer SOC environments. Trained and directed team of 6 engineers to develop environment and verify PCIe3/DMI physical layer. Developed verification requirements from architectural specifications and wrote assertion-based checkers to ensure that requirements were met. Wrote new OVM-based verification components to implement power management interfaces. Worked with SOC architects to leverage cluster-level test environments for reuse at the subsystem level. \n Verification Methodologist Intel Corporation April 2011  \u2013  December 2012  (1 year 9 months) Chandler, AZ Responsible for development of new methodologies for presilicon verification of nonsynthesizable \nIP. Developed new methods for power-aware simulation (at the RTL and gate levels) \nboth with and without UPF-based power specifications; worked with multiple project teams \nto successfully apply these methods. Drove new methods of delivering IP to partner teams \nto improve cross-group collaboration. Investigated methods of automatically creating timing \nwrappers for behavioral models used in timing-sensitive gate-level simulations. Developed \ncoding standards to ensure that digital verification IP could be used in analog mixed-signal \nverification environments. Ran cross-division verification methodology working group. Lead Verification Engineer Intel Corporation June 2007  \u2013  April 2011  (3 years 11 months) Chandler, AZ Directed development of presilicon verification environments for USB subsystems of lowpower \nIA SOC products. Architected OVM-based verification environments for USB 3.0 host \nand device controller subsystems; directed team of 8 engineers to create verification IP and use \nthese environments to verify the designs, then worked with customer groups both to use the \nenvironments and to leverage their components in the customers\u2019 environments. Developed \nSystem Verilog-based checkers and scoreboards for USB 3.0, PCIe, and SATA physical layers. \nLeveraged third-party design and verification IP for USB 2.0 and USB/HSIC, and integrated \nIP into internal environments. Redesigned unit-level test environments to use Denali PCIe \nBFM, enabling direct use of third-party unit-level tests at fullchip. Staff Verification Engineer Marvell Semiconductor December 2006  \u2013  May 2007  (6 months) Chandler, AZ (Was transferred to Marvell when Intel divested their XScale family of ARM-based application processors to Marvell.) \n \nInvolved in unit-level and full-chip presilicon verification of five cellular application processors. Developed new testbenches, random transaction generators, trackers, checkers, and coverage monitors, using System Verilog; delivered training on these components to design teams. Drove high-level coverage methodologies. Maintained and added new features to previous test environment, written in object-oriented Perl. Generated and ran tests, debugged failures, fixed environment issues, and worked with architects and microarchitects to close RTL issues as they arose. Staff Verification Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Chandler, AZ Drove all assertion-based verification and formal property verification (FPV) activities for two XScale-based cellular application processors. Wrote FPV test plans for project units; coded properties in System Verilog assertions (SVA). Developed SVA-based assertion environment for formal verification activities; delivered training on SVA and tools to project team. Drove evaluations of multiple formal tool suites, including Cadence\u2019s IFV and Mentor\u2019s 0-In tools. Evaluated property specification languages, including PSL and SVA, and drove division-wide POR for both spec language and tool suite. Active in cross-group and cross-division working groups to educate project management on formal verification and assertion-based design. Senior Verification Engineer Intel Corporation November 2002  \u2013  November 2004  (2 years 1 month) Chandler, AZ Drove all formal property verification efforts for two embeddable XScale (ARM) computing cores. Developed OVL-based RTL assertion environment for both simulation-based verification and formal verification activities; delivered training on OVL and tools to project team. Wrote FPV testplans for security subsystem of ARM v7 architecture, drove development of department verification methodology document. Developed specification-level formal models of bus cluster to prove correctness of specs at the transaction and sub-transaction level. Senior Verification Engineer Intel Corporation August 1995  \u2013  October 2002  (7 years 3 months) Chandler, AZ Involved in the architectural verification of four IA-64 microprocessors. Led team of 5 engineers verifying MP functionality. Tested high-level features of microprocessor via formal property verification. Developed formal models of MP cache coherency specifications and proved correctness at the spec level. Owned development of bus cluster verification environment for multi-core microprocessor. Developed test suites for architectural verification via feature and single-instruction testing. Debugged failing tests to faulty microcode or RTL code and worked with logic designers to correct problems. Developed coverage metrics to measure test suite effectiveness and used results to drive new test development. Maintained and enhanced test development software. Assisted logic designers in integrating RTL features into simulation models. Worked with architects and micro-architects to develop and implement new testability features. Submitted two patent proposals. Lead Verification Engineer Intel Corporation January 2013  \u2013  July 2015  (2 years 7 months) Chandler, AZ Responsible for development of reusable verification components and testbenches for highspeed serial I/O (PCIe/USB3.1/SATA/DMI) physical layers and their integration in customer SOC environments. Trained and directed team of 6 engineers to develop environment and verify PCIe3/DMI physical layer. Developed verification requirements from architectural specifications and wrote assertion-based checkers to ensure that requirements were met. Wrote new OVM-based verification components to implement power management interfaces. Worked with SOC architects to leverage cluster-level test environments for reuse at the subsystem level. \n Lead Verification Engineer Intel Corporation January 2013  \u2013  July 2015  (2 years 7 months) Chandler, AZ Responsible for development of reusable verification components and testbenches for highspeed serial I/O (PCIe/USB3.1/SATA/DMI) physical layers and their integration in customer SOC environments. Trained and directed team of 6 engineers to develop environment and verify PCIe3/DMI physical layer. Developed verification requirements from architectural specifications and wrote assertion-based checkers to ensure that requirements were met. Wrote new OVM-based verification components to implement power management interfaces. Worked with SOC architects to leverage cluster-level test environments for reuse at the subsystem level. \n Verification Methodologist Intel Corporation April 2011  \u2013  December 2012  (1 year 9 months) Chandler, AZ Responsible for development of new methodologies for presilicon verification of nonsynthesizable \nIP. Developed new methods for power-aware simulation (at the RTL and gate levels) \nboth with and without UPF-based power specifications; worked with multiple project teams \nto successfully apply these methods. Drove new methods of delivering IP to partner teams \nto improve cross-group collaboration. Investigated methods of automatically creating timing \nwrappers for behavioral models used in timing-sensitive gate-level simulations. Developed \ncoding standards to ensure that digital verification IP could be used in analog mixed-signal \nverification environments. Ran cross-division verification methodology working group. Verification Methodologist Intel Corporation April 2011  \u2013  December 2012  (1 year 9 months) Chandler, AZ Responsible for development of new methodologies for presilicon verification of nonsynthesizable \nIP. Developed new methods for power-aware simulation (at the RTL and gate levels) \nboth with and without UPF-based power specifications; worked with multiple project teams \nto successfully apply these methods. Drove new methods of delivering IP to partner teams \nto improve cross-group collaboration. Investigated methods of automatically creating timing \nwrappers for behavioral models used in timing-sensitive gate-level simulations. Developed \ncoding standards to ensure that digital verification IP could be used in analog mixed-signal \nverification environments. Ran cross-division verification methodology working group. Lead Verification Engineer Intel Corporation June 2007  \u2013  April 2011  (3 years 11 months) Chandler, AZ Directed development of presilicon verification environments for USB subsystems of lowpower \nIA SOC products. Architected OVM-based verification environments for USB 3.0 host \nand device controller subsystems; directed team of 8 engineers to create verification IP and use \nthese environments to verify the designs, then worked with customer groups both to use the \nenvironments and to leverage their components in the customers\u2019 environments. Developed \nSystem Verilog-based checkers and scoreboards for USB 3.0, PCIe, and SATA physical layers. \nLeveraged third-party design and verification IP for USB 2.0 and USB/HSIC, and integrated \nIP into internal environments. Redesigned unit-level test environments to use Denali PCIe \nBFM, enabling direct use of third-party unit-level tests at fullchip. Lead Verification Engineer Intel Corporation June 2007  \u2013  April 2011  (3 years 11 months) Chandler, AZ Directed development of presilicon verification environments for USB subsystems of lowpower \nIA SOC products. Architected OVM-based verification environments for USB 3.0 host \nand device controller subsystems; directed team of 8 engineers to create verification IP and use \nthese environments to verify the designs, then worked with customer groups both to use the \nenvironments and to leverage their components in the customers\u2019 environments. Developed \nSystem Verilog-based checkers and scoreboards for USB 3.0, PCIe, and SATA physical layers. \nLeveraged third-party design and verification IP for USB 2.0 and USB/HSIC, and integrated \nIP into internal environments. Redesigned unit-level test environments to use Denali PCIe \nBFM, enabling direct use of third-party unit-level tests at fullchip. Staff Verification Engineer Marvell Semiconductor December 2006  \u2013  May 2007  (6 months) Chandler, AZ (Was transferred to Marvell when Intel divested their XScale family of ARM-based application processors to Marvell.) \n \nInvolved in unit-level and full-chip presilicon verification of five cellular application processors. Developed new testbenches, random transaction generators, trackers, checkers, and coverage monitors, using System Verilog; delivered training on these components to design teams. Drove high-level coverage methodologies. Maintained and added new features to previous test environment, written in object-oriented Perl. Generated and ran tests, debugged failures, fixed environment issues, and worked with architects and microarchitects to close RTL issues as they arose. Staff Verification Engineer Marvell Semiconductor December 2006  \u2013  May 2007  (6 months) Chandler, AZ (Was transferred to Marvell when Intel divested their XScale family of ARM-based application processors to Marvell.) \n \nInvolved in unit-level and full-chip presilicon verification of five cellular application processors. Developed new testbenches, random transaction generators, trackers, checkers, and coverage monitors, using System Verilog; delivered training on these components to design teams. Drove high-level coverage methodologies. Maintained and added new features to previous test environment, written in object-oriented Perl. Generated and ran tests, debugged failures, fixed environment issues, and worked with architects and microarchitects to close RTL issues as they arose. Staff Verification Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Chandler, AZ Drove all assertion-based verification and formal property verification (FPV) activities for two XScale-based cellular application processors. Wrote FPV test plans for project units; coded properties in System Verilog assertions (SVA). Developed SVA-based assertion environment for formal verification activities; delivered training on SVA and tools to project team. Drove evaluations of multiple formal tool suites, including Cadence\u2019s IFV and Mentor\u2019s 0-In tools. Evaluated property specification languages, including PSL and SVA, and drove division-wide POR for both spec language and tool suite. Active in cross-group and cross-division working groups to educate project management on formal verification and assertion-based design. Staff Verification Engineer Intel Corporation November 2004  \u2013  November 2006  (2 years 1 month) Chandler, AZ Drove all assertion-based verification and formal property verification (FPV) activities for two XScale-based cellular application processors. Wrote FPV test plans for project units; coded properties in System Verilog assertions (SVA). Developed SVA-based assertion environment for formal verification activities; delivered training on SVA and tools to project team. Drove evaluations of multiple formal tool suites, including Cadence\u2019s IFV and Mentor\u2019s 0-In tools. Evaluated property specification languages, including PSL and SVA, and drove division-wide POR for both spec language and tool suite. Active in cross-group and cross-division working groups to educate project management on formal verification and assertion-based design. Senior Verification Engineer Intel Corporation November 2002  \u2013  November 2004  (2 years 1 month) Chandler, AZ Drove all formal property verification efforts for two embeddable XScale (ARM) computing cores. Developed OVL-based RTL assertion environment for both simulation-based verification and formal verification activities; delivered training on OVL and tools to project team. Wrote FPV testplans for security subsystem of ARM v7 architecture, drove development of department verification methodology document. Developed specification-level formal models of bus cluster to prove correctness of specs at the transaction and sub-transaction level. Senior Verification Engineer Intel Corporation November 2002  \u2013  November 2004  (2 years 1 month) Chandler, AZ Drove all formal property verification efforts for two embeddable XScale (ARM) computing cores. Developed OVL-based RTL assertion environment for both simulation-based verification and formal verification activities; delivered training on OVL and tools to project team. Wrote FPV testplans for security subsystem of ARM v7 architecture, drove development of department verification methodology document. Developed specification-level formal models of bus cluster to prove correctness of specs at the transaction and sub-transaction level. Senior Verification Engineer Intel Corporation August 1995  \u2013  October 2002  (7 years 3 months) Chandler, AZ Involved in the architectural verification of four IA-64 microprocessors. Led team of 5 engineers verifying MP functionality. Tested high-level features of microprocessor via formal property verification. Developed formal models of MP cache coherency specifications and proved correctness at the spec level. Owned development of bus cluster verification environment for multi-core microprocessor. Developed test suites for architectural verification via feature and single-instruction testing. Debugged failing tests to faulty microcode or RTL code and worked with logic designers to correct problems. Developed coverage metrics to measure test suite effectiveness and used results to drive new test development. Maintained and enhanced test development software. Assisted logic designers in integrating RTL features into simulation models. Worked with architects and micro-architects to develop and implement new testability features. Submitted two patent proposals. Senior Verification Engineer Intel Corporation August 1995  \u2013  October 2002  (7 years 3 months) Chandler, AZ Involved in the architectural verification of four IA-64 microprocessors. Led team of 5 engineers verifying MP functionality. Tested high-level features of microprocessor via formal property verification. Developed formal models of MP cache coherency specifications and proved correctness at the spec level. Owned development of bus cluster verification environment for multi-core microprocessor. Developed test suites for architectural verification via feature and single-instruction testing. Debugged failing tests to faulty microcode or RTL code and worked with logic designers to correct problems. Developed coverage metrics to measure test suite effectiveness and used results to drive new test development. Maintained and enhanced test development software. Assisted logic designers in integrating RTL features into simulation models. Worked with architects and micro-architects to develop and implement new testability features. Submitted two patent proposals. Skills System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less Skills  System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less System Verilog UVM OVM Verification VCS-NLP VCS UPF Debugging C C++ Testing Verilog ASIC Semiconductors Perl SoC Simulation Modelsim SystemVerilog Functional Verification VLSI RTL Design Microprocessors ARM PCIe ModelSim Simulations See 12+ \u00a0 \u00a0 See less Education University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Cincinnati Doctor of Philosophy (Ph.D.),  Computer Engineering 1992  \u2013 1995 Ph.D. research involved performance verification of VLSI systems using performance description languages, constraint satisfaction problems, fixed-point theory, and interval mathematics. Other research included transformations to simplify functional verification of synthesized designs. Familiar with current formal verification methods, including BDD-based model checking, symbolic simulation, symbolic trajectory evaluation, boolean SAT, and theorem provers. \n Activities and Societies:\u00a0 Semiconductor Research Corporation Graduate Fellowship ,  University of Cincinnati Teaching Assistantship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Master\u2019s Degree,  Computer Science 1990  \u2013 1992 M.Eng. research involved simulation of distributed computer architectures and logic simulation. \nTaught a class on simulation languages, including Simscript and Simula. Activities and Societies:\u00a0 University of Louisville Teaching Assistantship ,  Sigma Phi Epsilon National Scholarship University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon University of Louisville Bachelor\u2019s Degree,  Computer Science 1986  \u2013 1990 Activities and Societies:\u00a0 Engineering School Student Council ,  Sigma Phi Epsilon ", "Experience Senior Verification Engineer Intel Corporation 2014  \u2013 Present (1 year) haifa Senior Verification Engineer Intel Corporation 2014  \u2013 Present (1 year) haifa Senior Verification Engineer Intel Corporation 2014  \u2013 Present (1 year) haifa Skills Specman Functional Verification Perl Tcsh UVM SystemVerilog Verilog ASIC WiFi FPGA Embedded Systems VLSI AMBA AHB NCSim Debugging Skills  Specman Functional Verification Perl Tcsh UVM SystemVerilog Verilog ASIC WiFi FPGA Embedded Systems VLSI AMBA AHB NCSim Debugging Specman Functional Verification Perl Tcsh UVM SystemVerilog Verilog ASIC WiFi FPGA Embedded Systems VLSI AMBA AHB NCSim Debugging Specman Functional Verification Perl Tcsh UVM SystemVerilog Verilog ASIC WiFi FPGA Embedded Systems VLSI AMBA AHB NCSim Debugging Education Ben-Gurion University of the Negev 1998  \u2013 2001 Ben-Gurion University of the Negev BSc 1998  \u2013 2001 ort college practical engineer 1992  \u2013 1994 Ben-Gurion University of the Negev 1998  \u2013 2001 Ben-Gurion University of the Negev 1998  \u2013 2001 Ben-Gurion University of the Negev 1998  \u2013 2001 Ben-Gurion University of the Negev BSc 1998  \u2013 2001 Ben-Gurion University of the Negev BSc 1998  \u2013 2001 Ben-Gurion University of the Negev BSc 1998  \u2013 2001 ort college practical engineer 1992  \u2013 1994 ort college practical engineer 1992  \u2013 1994 ort college practical engineer 1992  \u2013 1994 ", "Summary 10 years of industry experience in RTL verification. Experienced in verification environment bring up, test plan development and execution. Worked as full chip/cluster level verification owner. Proficiency in pre-si power management feature validation. Some experience with RTL design. Summary 10 years of industry experience in RTL verification. Experienced in verification environment bring up, test plan development and execution. Worked as full chip/cluster level verification owner. Proficiency in pre-si power management feature validation. Some experience with RTL design. 10 years of industry experience in RTL verification. Experienced in verification environment bring up, test plan development and execution. Worked as full chip/cluster level verification owner. Proficiency in pre-si power management feature validation. Some experience with RTL design. 10 years of industry experience in RTL verification. Experienced in verification environment bring up, test plan development and execution. Worked as full chip/cluster level verification owner. Proficiency in pre-si power management feature validation. Some experience with RTL design. Experience Senior Verification Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Verification Engineer Intel July 2007  \u2013  April 2012  (4 years 10 months) Component Design Engineer Intel August 2004  \u2013  June 2007  (2 years 11 months) Senior Verification Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Senior Verification Engineer Intel Corporation April 2012  \u2013 Present (3 years 5 months) Verification Engineer Intel July 2007  \u2013  April 2012  (4 years 10 months) Verification Engineer Intel July 2007  \u2013  April 2012  (4 years 10 months) Component Design Engineer Intel August 2004  \u2013  June 2007  (2 years 11 months) Component Design Engineer Intel August 2004  \u2013  June 2007  (2 years 11 months) Skills Test Planning RTL design SystemVerilog ASIC UVM Specman Verification C++ Verilog Assertions vcs sequences constrained random... functional coverage Skills  Test Planning RTL design SystemVerilog ASIC UVM Specman Verification C++ Verilog Assertions vcs sequences constrained random... functional coverage Test Planning RTL design SystemVerilog ASIC UVM Specman Verification C++ Verilog Assertions vcs sequences constrained random... functional coverage Test Planning RTL design SystemVerilog ASIC UVM Specman Verification C++ Verilog Assertions vcs sequences constrained random... functional coverage Education California State University-Sacramento MS,  Electrical Engineering 2001  \u2013 2004 Birla Institute of Technology and Science, Pilani BS,  Electronics and Instrumentation 1996  \u2013 2001 California State University-Sacramento MS,  Electrical Engineering 2001  \u2013 2004 California State University-Sacramento MS,  Electrical Engineering 2001  \u2013 2004 California State University-Sacramento MS,  Electrical Engineering 2001  \u2013 2004 Birla Institute of Technology and Science, Pilani BS,  Electronics and Instrumentation 1996  \u2013 2001 Birla Institute of Technology and Science, Pilani BS,  Electronics and Instrumentation 1996  \u2013 2001 Birla Institute of Technology and Science, Pilani BS,  Electronics and Instrumentation 1996  \u2013 2001 ", "Summary looking for job opportunities and business ideas. Specialties:12 years of experience in RTL Design and Verification Summary looking for job opportunities and business ideas. Specialties:12 years of experience in RTL Design and Verification looking for job opportunities and business ideas. Specialties:12 years of experience in RTL Design and Verification looking for job opportunities and business ideas. Specialties:12 years of experience in RTL Design and Verification Experience Design Verification Engineer Cirrus Logic June 2014  \u2013 Present (1 year 3 months) Austin, Texas Area Staff DV Engineer Qualcomm September 2012  \u2013  June 2014  (1 year 10 months) Greater San Diego Area Design verification in Baseband Modem team Senior Verification Engineer Intel Corporation January 2011  \u2013  August 2012  (1 year 8 months) Cluster and system level verification on Atom-based MultiMedia. Verification Engineer Freescale Semiconductor May 2008  \u2013  January 2011  (2 years 9 months) Block level RTL design and verification on an e-reader chip and a multimedia SOC. MTS Verification Engineer Sigmatel March 2005  \u2013  May 2008  (3 years 3 months) Verified various blocks in SOCs using Vera and System Verilog Senior Verification Engineer Hewlett-Packard January 2001  \u2013  March 2005  (4 years 3 months) Verified 10/100/GIG MACs. Validated post silicons. Design Verification Engineer Cirrus Logic June 2014  \u2013 Present (1 year 3 months) Austin, Texas Area Design Verification Engineer Cirrus Logic June 2014  \u2013 Present (1 year 3 months) Austin, Texas Area Staff DV Engineer Qualcomm September 2012  \u2013  June 2014  (1 year 10 months) Greater San Diego Area Design verification in Baseband Modem team Staff DV Engineer Qualcomm September 2012  \u2013  June 2014  (1 year 10 months) Greater San Diego Area Design verification in Baseband Modem team Senior Verification Engineer Intel Corporation January 2011  \u2013  August 2012  (1 year 8 months) Cluster and system level verification on Atom-based MultiMedia. Senior Verification Engineer Intel Corporation January 2011  \u2013  August 2012  (1 year 8 months) Cluster and system level verification on Atom-based MultiMedia. Verification Engineer Freescale Semiconductor May 2008  \u2013  January 2011  (2 years 9 months) Block level RTL design and verification on an e-reader chip and a multimedia SOC. Verification Engineer Freescale Semiconductor May 2008  \u2013  January 2011  (2 years 9 months) Block level RTL design and verification on an e-reader chip and a multimedia SOC. MTS Verification Engineer Sigmatel March 2005  \u2013  May 2008  (3 years 3 months) Verified various blocks in SOCs using Vera and System Verilog MTS Verification Engineer Sigmatel March 2005  \u2013  May 2008  (3 years 3 months) Verified various blocks in SOCs using Vera and System Verilog Senior Verification Engineer Hewlett-Packard January 2001  \u2013  March 2005  (4 years 3 months) Verified 10/100/GIG MACs. Validated post silicons. Senior Verification Engineer Hewlett-Packard January 2001  \u2013  March 2005  (4 years 3 months) Verified 10/100/GIG MACs. Validated post silicons. Skills Verilog SV UVM OVM Functional Verification SOC Silicon Validation RTL design Specman SystemC C++ Perl GNU Make TCL Ethernet DSP ClearCase Git ASIC SoC SystemVerilog Open Verification... Digital Signal... Vera RTL Design See 10+ \u00a0 \u00a0 See less Skills  Verilog SV UVM OVM Functional Verification SOC Silicon Validation RTL design Specman SystemC C++ Perl GNU Make TCL Ethernet DSP ClearCase Git ASIC SoC SystemVerilog Open Verification... Digital Signal... Vera RTL Design See 10+ \u00a0 \u00a0 See less Verilog SV UVM OVM Functional Verification SOC Silicon Validation RTL design Specman SystemC C++ Perl GNU Make TCL Ethernet DSP ClearCase Git ASIC SoC SystemVerilog Open Verification... Digital Signal... Vera RTL Design See 10+ \u00a0 \u00a0 See less Verilog SV UVM OVM Functional Verification SOC Silicon Validation RTL design Specman SystemC C++ Perl GNU Make TCL Ethernet DSP ClearCase Git ASIC SoC SystemVerilog Open Verification... Digital Signal... Vera RTL Design See 10+ \u00a0 \u00a0 See less Education California State University-Sacramento BS,  Computer Engineering 1996  \u2013 2000 California State University-Sacramento BS,  Computer Engineering 1996  \u2013 2000 California State University-Sacramento BS,  Computer Engineering 1996  \u2013 2000 California State University-Sacramento BS,  Computer Engineering 1996  \u2013 2000 ", "Summary Communication/Networking multi-cores RISC/MIPS Processor Verification expert assembly and SVTB UVM Based Verification. \nPast: Graphics and throughput/super computing multi-cores IA-86 architecture and RTL design Verification. Expert in SystemVerilog/Verilog/VHDL design, complex verification flows automation. \n \nSpecialties: sub npn{@{$-[$@++]}=split$,for(split'\u200b\\\u200bn'\u200b,shift);for$@(0..4){for(0..51){++$_{$_}if($-[$@][$_]=~$\")}}@&=-1);for(sort{$a<=>$b}keys%_){push@&,$_if($_{$_}>4)}push@&,52;for$@(0..13){@{$|[$@][$_]}=@{$-[$_]}[$&[$@]+1..$&[$@+1]-1]for(0..4)}for(@|){**=$_;$w=@{$*[$^=$$=0]}-1;for$@(0..4){for(1..$w){$^++if$*[$@][$_]ne$*[$@][$_-1]}}for(0..$w){for$@(1..4){$$++ if$*[$@][$_]ne$*[$@-1][$_]}}for(0..20){push@},chr$_+65if(7*(8,4,2,9,2,3,7,8,1,$@,5,4,9,10,10,6,3,8,4,8,8)[$_]+[$_]==7*$^+$$)}}@}} Summary Communication/Networking multi-cores RISC/MIPS Processor Verification expert assembly and SVTB UVM Based Verification. \nPast: Graphics and throughput/super computing multi-cores IA-86 architecture and RTL design Verification. Expert in SystemVerilog/Verilog/VHDL design, complex verification flows automation. \n \nSpecialties: sub npn{@{$-[$@++]}=split$,for(split'\u200b\\\u200bn'\u200b,shift);for$@(0..4){for(0..51){++$_{$_}if($-[$@][$_]=~$\")}}@&=-1);for(sort{$a<=>$b}keys%_){push@&,$_if($_{$_}>4)}push@&,52;for$@(0..13){@{$|[$@][$_]}=@{$-[$_]}[$&[$@]+1..$&[$@+1]-1]for(0..4)}for(@|){**=$_;$w=@{$*[$^=$$=0]}-1;for$@(0..4){for(1..$w){$^++if$*[$@][$_]ne$*[$@][$_-1]}}for(0..$w){for$@(1..4){$$++ if$*[$@][$_]ne$*[$@-1][$_]}}for(0..20){push@},chr$_+65if(7*(8,4,2,9,2,3,7,8,1,$@,5,4,9,10,10,6,3,8,4,8,8)[$_]+[$_]==7*$^+$$)}}@}} Communication/Networking multi-cores RISC/MIPS Processor Verification expert assembly and SVTB UVM Based Verification. \nPast: Graphics and throughput/super computing multi-cores IA-86 architecture and RTL design Verification. Expert in SystemVerilog/Verilog/VHDL design, complex verification flows automation. \n \nSpecialties: sub npn{@{$-[$@++]}=split$,for(split'\u200b\\\u200bn'\u200b,shift);for$@(0..4){for(0..51){++$_{$_}if($-[$@][$_]=~$\")}}@&=-1);for(sort{$a<=>$b}keys%_){push@&,$_if($_{$_}>4)}push@&,52;for$@(0..13){@{$|[$@][$_]}=@{$-[$_]}[$&[$@]+1..$&[$@+1]-1]for(0..4)}for(@|){**=$_;$w=@{$*[$^=$$=0]}-1;for$@(0..4){for(1..$w){$^++if$*[$@][$_]ne$*[$@][$_-1]}}for(0..$w){for$@(1..4){$$++ if$*[$@][$_]ne$*[$@-1][$_]}}for(0..20){push@},chr$_+65if(7*(8,4,2,9,2,3,7,8,1,$@,5,4,9,10,10,6,3,8,4,8,8)[$_]+[$_]==7*$^+$$)}}@}} Communication/Networking multi-cores RISC/MIPS Processor Verification expert assembly and SVTB UVM Based Verification. \nPast: Graphics and throughput/super computing multi-cores IA-86 architecture and RTL design Verification. Expert in SystemVerilog/Verilog/VHDL design, complex verification flows automation. \n \nSpecialties: sub npn{@{$-[$@++]}=split$,for(split'\u200b\\\u200bn'\u200b,shift);for$@(0..4){for(0..51){++$_{$_}if($-[$@][$_]=~$\")}}@&=-1);for(sort{$a<=>$b}keys%_){push@&,$_if($_{$_}>4)}push@&,52;for$@(0..13){@{$|[$@][$_]}=@{$-[$_]}[$&[$@]+1..$&[$@+1]-1]for(0..4)}for(@|){**=$_;$w=@{$*[$^=$$=0]}-1;for$@(0..4){for(1..$w){$^++if$*[$@][$_]ne$*[$@][$_-1]}}for(0..$w){for$@(1..4){$$++ if$*[$@][$_]ne$*[$@-1][$_]}}for(0..20){push@},chr$_+65if(7*(8,4,2,9,2,3,7,8,1,$@,5,4,9,10,10,6,3,8,4,8,8)[$_]+[$_]==7*$^+$$)}}@}} Experience Senior Verification Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Santa Clara Many Cores MIC - HPC computing Principal IC Verification Engineer Broadcom through Netlogic Acquisition February 2012  \u2013  October 2012  (9 months) Santa Clara, CA Processor Division \nProcessor & Wireless Infrastructure Engineer NetLogic Microsystems August 2011  \u2013  February 2012  (7 months) San Francisco Bay Area Multi-cores processor design & verification Engineer Intel Corporation June 1999  \u2013  August 2011  (12 years 3 months) Santa Clara Senior Verification Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Santa Clara Many Cores MIC - HPC computing Senior Verification Engineer Intel Corporation October 2012  \u2013 Present (2 years 11 months) Santa Clara Many Cores MIC - HPC computing Principal IC Verification Engineer Broadcom through Netlogic Acquisition February 2012  \u2013  October 2012  (9 months) Santa Clara, CA Processor Division \nProcessor & Wireless Infrastructure Principal IC Verification Engineer Broadcom through Netlogic Acquisition February 2012  \u2013  October 2012  (9 months) Santa Clara, CA Processor Division \nProcessor & Wireless Infrastructure Engineer NetLogic Microsystems August 2011  \u2013  February 2012  (7 months) San Francisco Bay Area Multi-cores processor design & verification Engineer NetLogic Microsystems August 2011  \u2013  February 2012  (7 months) San Francisco Bay Area Multi-cores processor design & verification Engineer Intel Corporation June 1999  \u2013  August 2011  (12 years 3 months) Santa Clara Engineer Intel Corporation June 1999  \u2013  August 2011  (12 years 3 months) Santa Clara Skills Perl RTL design RTL Verification Verilog SystemVerilog SVTB Debugging SoC ASIC Computer Architecture VLSI RTL verification IC Functional Verification Logic Design TCL RTL Design Processors Semiconductors See 4+ \u00a0 \u00a0 See less Skills  Perl RTL design RTL Verification Verilog SystemVerilog SVTB Debugging SoC ASIC Computer Architecture VLSI RTL verification IC Functional Verification Logic Design TCL RTL Design Processors Semiconductors See 4+ \u00a0 \u00a0 See less Perl RTL design RTL Verification Verilog SystemVerilog SVTB Debugging SoC ASIC Computer Architecture VLSI RTL verification IC Functional Verification Logic Design TCL RTL Design Processors Semiconductors See 4+ \u00a0 \u00a0 See less Perl RTL design RTL Verification Verilog SystemVerilog SVTB Debugging SoC ASIC Computer Architecture VLSI RTL verification IC Functional Verification Logic Design TCL RTL Design Processors Semiconductors See 4+ \u00a0 \u00a0 See less Education California State University-Sacramento Master of Science,  Computer Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 ACM: Association for Computing Machinery\nIEEE: Computer Architecture\nComputer Graphics aand Applications\nACAA California State University-Sacramento Master of Science,  Computer Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 ACM: Association for Computing Machinery\nIEEE: Computer Architecture\nComputer Graphics aand Applications\nACAA California State University-Sacramento Master of Science,  Computer Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 ACM: Association for Computing Machinery\nIEEE: Computer Architecture\nComputer Graphics aand Applications\nACAA California State University-Sacramento Master of Science,  Computer Engineering 1997  \u2013 1999 Activities and Societies:\u00a0 ACM: Association for Computing Machinery\nIEEE: Computer Architecture\nComputer Graphics aand Applications\nACAA ", "Experience Senior Verification Engineer Intel Corporation April 2015  \u2013 Present (5 months) Austin, Texas Area Principal Application Engineer Cadence Design Systems July 2013  \u2013  April 2015  (1 year 10 months) Greater San Diego Area Lead Verification Application Engineer Cadence Design Systems May 2012  \u2013  July 2013  (1 year 3 months) Greater San Diego Area Lead Verification Application Engineer Cadence Design Systems June 2010  \u2013  May 2012  (2 years) Israel Design Verification Engineer Texas Instruments May 2006  \u2013  June 2010  (4 years 2 months) Israel 1. Verification of complex modules within WLAN+Bluetooth+GPS+FM devices using e-Specman including definition, test plan, coverage plan etc. \n2. Mixed analog-digital verification \n3. Verification methodologies development \n4. Power management verification Design Verification Engineer Freescale Semiconductor March 2004  \u2013  May 2006  (2 years 3 months) Israel Verification of communication controllers using Vera. \nDefinition and implementation of verification methodologies for complex SOCs. \nBring up using Freescale internal \"Random on a chip\" tool. Senior Verification Engineer Intel Corporation April 2015  \u2013 Present (5 months) Austin, Texas Area Senior Verification Engineer Intel Corporation April 2015  \u2013 Present (5 months) Austin, Texas Area Principal Application Engineer Cadence Design Systems July 2013  \u2013  April 2015  (1 year 10 months) Greater San Diego Area Principal Application Engineer Cadence Design Systems July 2013  \u2013  April 2015  (1 year 10 months) Greater San Diego Area Lead Verification Application Engineer Cadence Design Systems May 2012  \u2013  July 2013  (1 year 3 months) Greater San Diego Area Lead Verification Application Engineer Cadence Design Systems May 2012  \u2013  July 2013  (1 year 3 months) Greater San Diego Area Lead Verification Application Engineer Cadence Design Systems June 2010  \u2013  May 2012  (2 years) Israel Lead Verification Application Engineer Cadence Design Systems June 2010  \u2013  May 2012  (2 years) Israel Design Verification Engineer Texas Instruments May 2006  \u2013  June 2010  (4 years 2 months) Israel 1. Verification of complex modules within WLAN+Bluetooth+GPS+FM devices using e-Specman including definition, test plan, coverage plan etc. \n2. Mixed analog-digital verification \n3. Verification methodologies development \n4. Power management verification Design Verification Engineer Texas Instruments May 2006  \u2013  June 2010  (4 years 2 months) Israel 1. Verification of complex modules within WLAN+Bluetooth+GPS+FM devices using e-Specman including definition, test plan, coverage plan etc. \n2. Mixed analog-digital verification \n3. Verification methodologies development \n4. Power management verification Design Verification Engineer Freescale Semiconductor March 2004  \u2013  May 2006  (2 years 3 months) Israel Verification of communication controllers using Vera. \nDefinition and implementation of verification methodologies for complex SOCs. \nBring up using Freescale internal \"Random on a chip\" tool. Design Verification Engineer Freescale Semiconductor March 2004  \u2013  May 2006  (2 years 3 months) Israel Verification of communication controllers using Vera. \nDefinition and implementation of verification methodologies for complex SOCs. \nBring up using Freescale internal \"Random on a chip\" tool. Languages Hebrew English Hebrew English Hebrew English Skills Power Management Functional Verification Specman NCSim SystemVerilog Verilog ModelSim VHDL Hardware Verification Debugging SoC ASIC EDA UVM Logic Design ARM JTAG Cadence Simulations Hardware Description... OCP Hardware TCL VLSI RTL design Open Verification... SystemC RTL coding Semiconductors RTL Design RTL Coding See 16+ \u00a0 \u00a0 See less Skills  Power Management Functional Verification Specman NCSim SystemVerilog Verilog ModelSim VHDL Hardware Verification Debugging SoC ASIC EDA UVM Logic Design ARM JTAG Cadence Simulations Hardware Description... OCP Hardware TCL VLSI RTL design Open Verification... SystemC RTL coding Semiconductors RTL Design RTL Coding See 16+ \u00a0 \u00a0 See less Power Management Functional Verification Specman NCSim SystemVerilog Verilog ModelSim VHDL Hardware Verification Debugging SoC ASIC EDA UVM Logic Design ARM JTAG Cadence Simulations Hardware Description... OCP Hardware TCL VLSI RTL design Open Verification... SystemC RTL coding Semiconductors RTL Design RTL Coding See 16+ \u00a0 \u00a0 See less Power Management Functional Verification Specman NCSim SystemVerilog Verilog ModelSim VHDL Hardware Verification Debugging SoC ASIC EDA UVM Logic Design ARM JTAG Cadence Simulations Hardware Description... OCP Hardware TCL VLSI RTL design Open Verification... SystemC RTL coding Semiconductors RTL Design RTL Coding See 16+ \u00a0 \u00a0 See less Education Ben-Gurion University of the Negev B.Sc,  Electrical & Computers Engineering 2000  \u2013 2004 Ben-Gurion University of the Negev B.Sc,  Electrical & Computers Engineering 2000  \u2013 2004 Ben-Gurion University of the Negev B.Sc,  Electrical & Computers Engineering 2000  \u2013 2004 Ben-Gurion University of the Negev B.Sc,  Electrical & Computers Engineering 2000  \u2013 2004 ", "Experience Senior Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Israel Verification Engineer DSP Group March 2010  \u2013  October 2010  (8 months) Israel Senior Verification Engineer Transwitch September 2006  \u2013  March 2010  (3 years 7 months) Israel Verification Engineer (subcontractor) M-Systems 2005  \u2013  September 2006  (1 year) Israel Verification Engineer (Subcontractor) Wizair July 2004  \u2013  2005  (1 year) Israel Verification Engineer (Subcontractor) wavion December 2003  \u2013  June 2004  (7 months) Israel Verification Engineer Zoran June 2003  \u2013  December 2003  (7 months) Israel Verification Engineer Zen Research September 2000  \u2013  March 2003  (2 years 7 months) Israel Senior Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Israel Senior Verification Engineer Intel Corporation November 2010  \u2013 Present (4 years 10 months) Israel Verification Engineer DSP Group March 2010  \u2013  October 2010  (8 months) Israel Verification Engineer DSP Group March 2010  \u2013  October 2010  (8 months) Israel Senior Verification Engineer Transwitch September 2006  \u2013  March 2010  (3 years 7 months) Israel Senior Verification Engineer Transwitch September 2006  \u2013  March 2010  (3 years 7 months) Israel Verification Engineer (subcontractor) M-Systems 2005  \u2013  September 2006  (1 year) Israel Verification Engineer (subcontractor) M-Systems 2005  \u2013  September 2006  (1 year) Israel Verification Engineer (Subcontractor) Wizair July 2004  \u2013  2005  (1 year) Israel Verification Engineer (Subcontractor) Wizair July 2004  \u2013  2005  (1 year) Israel Verification Engineer (Subcontractor) wavion December 2003  \u2013  June 2004  (7 months) Israel Verification Engineer (Subcontractor) wavion December 2003  \u2013  June 2004  (7 months) Israel Verification Engineer Zoran June 2003  \u2013  December 2003  (7 months) Israel Verification Engineer Zoran June 2003  \u2013  December 2003  (7 months) Israel Verification Engineer Zen Research September 2000  \u2013  March 2003  (2 years 7 months) Israel Verification Engineer Zen Research September 2000  \u2013  March 2003  (2 years 7 months) Israel Skills ASIC SoC Verilog Debugging VLSI Semiconductors RTL Design Embedded Systems SystemVerilog Functional Verification Skills  ASIC SoC Verilog Debugging VLSI Semiconductors RTL Design Embedded Systems SystemVerilog Functional Verification ASIC SoC Verilog Debugging VLSI Semiconductors RTL Design Embedded Systems SystemVerilog Functional Verification ASIC SoC Verilog Debugging VLSI Semiconductors RTL Design Embedded Systems SystemVerilog Functional Verification ", "Summary Design and Verification engineer experienced with development of high speed, highly integrated ASICs and FPGAs. Experienced with all phases of project development with a focus on verification. Experienced with advanced verification methodologies and tools. Strong technical, leadership and communications skills. Specialties:Verilog, SystemVerilog, C, C++ \nSOC design and verification, packet based communications architectures, memory subsystems. \nAdvanced verification methodology (assertion based, constrained random stimulus, transaction level modeling) \nCadence and Synopsys tools suites Summary Design and Verification engineer experienced with development of high speed, highly integrated ASICs and FPGAs. Experienced with all phases of project development with a focus on verification. Experienced with advanced verification methodologies and tools. Strong technical, leadership and communications skills. Specialties:Verilog, SystemVerilog, C, C++ \nSOC design and verification, packet based communications architectures, memory subsystems. \nAdvanced verification methodology (assertion based, constrained random stimulus, transaction level modeling) \nCadence and Synopsys tools suites Design and Verification engineer experienced with development of high speed, highly integrated ASICs and FPGAs. Experienced with all phases of project development with a focus on verification. Experienced with advanced verification methodologies and tools. Strong technical, leadership and communications skills. Specialties:Verilog, SystemVerilog, C, C++ \nSOC design and verification, packet based communications architectures, memory subsystems. \nAdvanced verification methodology (assertion based, constrained random stimulus, transaction level modeling) \nCadence and Synopsys tools suites Design and Verification engineer experienced with development of high speed, highly integrated ASICs and FPGAs. Experienced with all phases of project development with a focus on verification. Experienced with advanced verification methodologies and tools. Strong technical, leadership and communications skills. Specialties:Verilog, SystemVerilog, C, C++ \nSOC design and verification, packet based communications architectures, memory subsystems. \nAdvanced verification methodology (assertion based, constrained random stimulus, transaction level modeling) \nCadence and Synopsys tools suites Experience Component Design Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Member of verification team for Chipset and SoC IP Group. \n \nEnhanced and analyzed coverage for several modules in devices. Verification lead for full chip testing of 1G Ethernet module. Verification Consultant MediaTek April 2010  \u2013  June 2010  (3 months) Verification Consultant developing functional tests in C/C++ for a mult processor SOC with an ARM processor and DSP. Debugging gate level simulations. Developing tests for ATE vector generation. SupportedTest Engineers. Design and Verification Consultant Graphin, Ltd. November 2009  \u2013  January 2010  (3 months) Developed proposal for an FPGA based MIPI project. Reviewed MIPI specifications. Developed design and verification estimates. Device selection, material requirements and total project cost estimates. Design and Verification Consultant Cambridge Display Technology February 2008  \u2013  October 2008  (9 months) Design and Verification Consultant developing CDT's next generation OLED display driver ASIC. Engineering Manager/Principle Verification Engineer Teradyne Corp October 2002  \u2013  February 2008  (5 years 5 months) Managed FPGA design and verification team for multiple projects for tester platforms and instruments. Verification lead for multiple FPGA chip sets for Teradyne products. Principle ASIC Engineer Sandburst Corporation August 2000  \u2013  July 2002  (2 years) Design and Verification of an high speed communications chip set. Principle Consulting Engineer Intrinsix Corporation February 2000  \u2013  August 2000  (7 months) Consultant for engineering design services company Principle ASIC Engineer Quantum Corporation July 1990  \u2013  February 2000  (9 years 8 months) Held a variety of positions developing ASICs for Hard Disk drives. Included disk controllers and interfaces for IDE, SCSI and Fibre Channel drives. Sr. Design Engineer Fujitsu Microelectronics April 1988  \u2013  July 1990  (2 years 4 months) Hardware Design Engineer TransImage Corp February 1986  \u2013  April 1988  (2 years 3 months) Hardware Design Engineeer Computervision Corporation January 1985  \u2013  October 1985  (10 months) Hardware Design Engineer Compugraphics Corporation April 1983  \u2013  January 1985  (1 year 10 months) Component Design Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Member of verification team for Chipset and SoC IP Group. \n \nEnhanced and analyzed coverage for several modules in devices. Verification lead for full chip testing of 1G Ethernet module. Component Design Engineer Intel Corporation June 2010  \u2013 Present (5 years 3 months) Member of verification team for Chipset and SoC IP Group. \n \nEnhanced and analyzed coverage for several modules in devices. Verification lead for full chip testing of 1G Ethernet module. Verification Consultant MediaTek April 2010  \u2013  June 2010  (3 months) Verification Consultant developing functional tests in C/C++ for a mult processor SOC with an ARM processor and DSP. Debugging gate level simulations. Developing tests for ATE vector generation. SupportedTest Engineers. Verification Consultant MediaTek April 2010  \u2013  June 2010  (3 months) Verification Consultant developing functional tests in C/C++ for a mult processor SOC with an ARM processor and DSP. Debugging gate level simulations. Developing tests for ATE vector generation. SupportedTest Engineers. Design and Verification Consultant Graphin, Ltd. November 2009  \u2013  January 2010  (3 months) Developed proposal for an FPGA based MIPI project. Reviewed MIPI specifications. Developed design and verification estimates. Device selection, material requirements and total project cost estimates. Design and Verification Consultant Graphin, Ltd. November 2009  \u2013  January 2010  (3 months) Developed proposal for an FPGA based MIPI project. Reviewed MIPI specifications. Developed design and verification estimates. Device selection, material requirements and total project cost estimates. Design and Verification Consultant Cambridge Display Technology February 2008  \u2013  October 2008  (9 months) Design and Verification Consultant developing CDT's next generation OLED display driver ASIC. Design and Verification Consultant Cambridge Display Technology February 2008  \u2013  October 2008  (9 months) Design and Verification Consultant developing CDT's next generation OLED display driver ASIC. Engineering Manager/Principle Verification Engineer Teradyne Corp October 2002  \u2013  February 2008  (5 years 5 months) Managed FPGA design and verification team for multiple projects for tester platforms and instruments. Verification lead for multiple FPGA chip sets for Teradyne products. Engineering Manager/Principle Verification Engineer Teradyne Corp October 2002  \u2013  February 2008  (5 years 5 months) Managed FPGA design and verification team for multiple projects for tester platforms and instruments. Verification lead for multiple FPGA chip sets for Teradyne products. Principle ASIC Engineer Sandburst Corporation August 2000  \u2013  July 2002  (2 years) Design and Verification of an high speed communications chip set. Principle ASIC Engineer Sandburst Corporation August 2000  \u2013  July 2002  (2 years) Design and Verification of an high speed communications chip set. Principle Consulting Engineer Intrinsix Corporation February 2000  \u2013  August 2000  (7 months) Consultant for engineering design services company Principle Consulting Engineer Intrinsix Corporation February 2000  \u2013  August 2000  (7 months) Consultant for engineering design services company Principle ASIC Engineer Quantum Corporation July 1990  \u2013  February 2000  (9 years 8 months) Held a variety of positions developing ASICs for Hard Disk drives. Included disk controllers and interfaces for IDE, SCSI and Fibre Channel drives. Principle ASIC Engineer Quantum Corporation July 1990  \u2013  February 2000  (9 years 8 months) Held a variety of positions developing ASICs for Hard Disk drives. Included disk controllers and interfaces for IDE, SCSI and Fibre Channel drives. Sr. Design Engineer Fujitsu Microelectronics April 1988  \u2013  July 1990  (2 years 4 months) Sr. Design Engineer Fujitsu Microelectronics April 1988  \u2013  July 1990  (2 years 4 months) Hardware Design Engineer TransImage Corp February 1986  \u2013  April 1988  (2 years 3 months) Hardware Design Engineer TransImage Corp February 1986  \u2013  April 1988  (2 years 3 months) Hardware Design Engineeer Computervision Corporation January 1985  \u2013  October 1985  (10 months) Hardware Design Engineeer Computervision Corporation January 1985  \u2013  October 1985  (10 months) Hardware Design Engineer Compugraphics Corporation April 1983  \u2013  January 1985  (1 year 10 months) Hardware Design Engineer Compugraphics Corporation April 1983  \u2013  January 1985  (1 year 10 months) Education Boston University BSEE,  Microprocessors and Digital Design Boston University BSEE,  Microprocessors and Digital Design Boston University BSEE,  Microprocessors and Digital Design Boston University BSEE,  Microprocessors and Digital Design ", "Experience Senior Verification Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Penang, Malaysia My responsibilities include pre-silicon verification using FPGA as basic test platform. Assisting in enhancing the existing RTL to be working under FPGA environment, as well as converting and add in extra feature in FPGA environment that enable other verification can be carried out. Senior Design Engineer Altera April 2003  \u2013  June 2013  (10 years 3 months) Penang, Malaysia My responsibilities include developing add-on feature to the Altera main program, such as power estimation tool, HDL add-on module for lower-level functionalities, in addition to design and creating regression test to ensure the functionality and robustness of the features; as well as helping customer analyzing on their design issue for customer enablement effort Software Engineer Unico Communications Sdn. Bhd., Malaysia April 1999  \u2013  March 2003  (4 years) Penang, Malaysia My responsibilities includes software development process, test/software specification, hardware and software selection and preparation, software design, program coding and tooling, documentation and ROM code masking & evaluation Senior Verification Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Penang, Malaysia My responsibilities include pre-silicon verification using FPGA as basic test platform. Assisting in enhancing the existing RTL to be working under FPGA environment, as well as converting and add in extra feature in FPGA environment that enable other verification can be carried out. Senior Verification Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Penang, Malaysia My responsibilities include pre-silicon verification using FPGA as basic test platform. Assisting in enhancing the existing RTL to be working under FPGA environment, as well as converting and add in extra feature in FPGA environment that enable other verification can be carried out. Senior Design Engineer Altera April 2003  \u2013  June 2013  (10 years 3 months) Penang, Malaysia My responsibilities include developing add-on feature to the Altera main program, such as power estimation tool, HDL add-on module for lower-level functionalities, in addition to design and creating regression test to ensure the functionality and robustness of the features; as well as helping customer analyzing on their design issue for customer enablement effort Senior Design Engineer Altera April 2003  \u2013  June 2013  (10 years 3 months) Penang, Malaysia My responsibilities include developing add-on feature to the Altera main program, such as power estimation tool, HDL add-on module for lower-level functionalities, in addition to design and creating regression test to ensure the functionality and robustness of the features; as well as helping customer analyzing on their design issue for customer enablement effort Software Engineer Unico Communications Sdn. Bhd., Malaysia April 1999  \u2013  March 2003  (4 years) Penang, Malaysia My responsibilities includes software development process, test/software specification, hardware and software selection and preparation, software design, program coding and tooling, documentation and ROM code masking & evaluation Software Engineer Unico Communications Sdn. Bhd., Malaysia April 1999  \u2013  March 2003  (4 years) Penang, Malaysia My responsibilities includes software development process, test/software specification, hardware and software selection and preparation, software design, program coding and tooling, documentation and ROM code masking & evaluation Languages English Professional working proficiency Chinese Native or bilingual proficiency Malay Limited working proficiency English Professional working proficiency Chinese Native or bilingual proficiency Malay Limited working proficiency English Professional working proficiency Chinese Native or bilingual proficiency Malay Limited working proficiency Professional working proficiency Native or bilingual proficiency Limited working proficiency Skills Debugging C C++ Verilog FPGA Linux Perl Testing Semiconductors SoC VHDL Shell Scripting Skills  Debugging C C++ Verilog FPGA Linux Perl Testing Semiconductors SoC VHDL Shell Scripting Debugging C C++ Verilog FPGA Linux Perl Testing Semiconductors SoC VHDL Shell Scripting Debugging C C++ Verilog FPGA Linux Perl Testing Semiconductors SoC VHDL Shell Scripting Education Mississippi State University Master of Science degree in Computer Engineering,  Very Large Scale Integration , 3.6/4.0 1997  \u2013 1998 Program study emphasizes on digital VLSI design, core courses including switching theory, high speed digital design, digital image processing, VLSI system II, advance data communications, algorithms, computer hardware design, and operating system II \n Activities and Societies:\u00a0 Research assistant ,  laboratory teaching assistant Mississippi State University Bachelor of Science degree in Computer Engineering,  Microprocessor system design , 3.3/4.0 1994  \u2013 1996 Core Computer Engineering curriculum with hardware design classes including digital logic devices, microprocessors I, microprocessor II, advance microprocessor, computer architecture, computer aided designs, and VLSI designs I, and software development classes including programming languages, data structures, operating systems I, and data communication Activities and Societies:\u00a0 Made Dean\u2019s List for three semesters in fall \u201994 ,  spring \u201995 ,  and summer \u201995 in Mississippi State University\nReceived Apple White Scholarship (August 1995 - July 1996)\nMember of Malaysian Student Association (August 1994 - December 1996)\nMember of IEEE Society (February 1998 - present) Mertajam Community College Penang, Malaysia Diploma for America Degree Program,  America Degree Program , 3.8/4.0 1993  \u2013 1994 Prepare for the twinning education program with Mississippi State University Tunku Abdul Rahman University College Certificate for Technology,  Electrical , Electronics and Communications Engineering , Pass 1991  \u2013 1993 Chung Ling High School SPM,  High School/Secondary Diplomas and Certificates 1985  \u2013 1990 Mississippi State University Master of Science degree in Computer Engineering,  Very Large Scale Integration , 3.6/4.0 1997  \u2013 1998 Program study emphasizes on digital VLSI design, core courses including switching theory, high speed digital design, digital image processing, VLSI system II, advance data communications, algorithms, computer hardware design, and operating system II \n Activities and Societies:\u00a0 Research assistant ,  laboratory teaching assistant Mississippi State University Master of Science degree in Computer Engineering,  Very Large Scale Integration , 3.6/4.0 1997  \u2013 1998 Program study emphasizes on digital VLSI design, core courses including switching theory, high speed digital design, digital image processing, VLSI system II, advance data communications, algorithms, computer hardware design, and operating system II \n Activities and Societies:\u00a0 Research assistant ,  laboratory teaching assistant Mississippi State University Master of Science degree in Computer Engineering,  Very Large Scale Integration , 3.6/4.0 1997  \u2013 1998 Program study emphasizes on digital VLSI design, core courses including switching theory, high speed digital design, digital image processing, VLSI system II, advance data communications, algorithms, computer hardware design, and operating system II \n Activities and Societies:\u00a0 Research assistant ,  laboratory teaching assistant Mississippi State University Bachelor of Science degree in Computer Engineering,  Microprocessor system design , 3.3/4.0 1994  \u2013 1996 Core Computer Engineering curriculum with hardware design classes including digital logic devices, microprocessors I, microprocessor II, advance microprocessor, computer architecture, computer aided designs, and VLSI designs I, and software development classes including programming languages, data structures, operating systems I, and data communication Activities and Societies:\u00a0 Made Dean\u2019s List for three semesters in fall \u201994 ,  spring \u201995 ,  and summer \u201995 in Mississippi State University\nReceived Apple White Scholarship (August 1995 - July 1996)\nMember of Malaysian Student Association (August 1994 - December 1996)\nMember of IEEE Society (February 1998 - present) Mississippi State University Bachelor of Science degree in Computer Engineering,  Microprocessor system design , 3.3/4.0 1994  \u2013 1996 Core Computer Engineering curriculum with hardware design classes including digital logic devices, microprocessors I, microprocessor II, advance microprocessor, computer architecture, computer aided designs, and VLSI designs I, and software development classes including programming languages, data structures, operating systems I, and data communication Activities and Societies:\u00a0 Made Dean\u2019s List for three semesters in fall \u201994 ,  spring \u201995 ,  and summer \u201995 in Mississippi State University\nReceived Apple White Scholarship (August 1995 - July 1996)\nMember of Malaysian Student Association (August 1994 - December 1996)\nMember of IEEE Society (February 1998 - present) Mississippi State University Bachelor of Science degree in Computer Engineering,  Microprocessor system design , 3.3/4.0 1994  \u2013 1996 Core Computer Engineering curriculum with hardware design classes including digital logic devices, microprocessors I, microprocessor II, advance microprocessor, computer architecture, computer aided designs, and VLSI designs I, and software development classes including programming languages, data structures, operating systems I, and data communication Activities and Societies:\u00a0 Made Dean\u2019s List for three semesters in fall \u201994 ,  spring \u201995 ,  and summer \u201995 in Mississippi State University\nReceived Apple White Scholarship (August 1995 - July 1996)\nMember of Malaysian Student Association (August 1994 - December 1996)\nMember of IEEE Society (February 1998 - present) Mertajam Community College Penang, Malaysia Diploma for America Degree Program,  America Degree Program , 3.8/4.0 1993  \u2013 1994 Prepare for the twinning education program with Mississippi State University Mertajam Community College Penang, Malaysia Diploma for America Degree Program,  America Degree Program , 3.8/4.0 1993  \u2013 1994 Prepare for the twinning education program with Mississippi State University Mertajam Community College Penang, Malaysia Diploma for America Degree Program,  America Degree Program , 3.8/4.0 1993  \u2013 1994 Prepare for the twinning education program with Mississippi State University Tunku Abdul Rahman University College Certificate for Technology,  Electrical , Electronics and Communications Engineering , Pass 1991  \u2013 1993 Tunku Abdul Rahman University College Certificate for Technology,  Electrical , Electronics and Communications Engineering , Pass 1991  \u2013 1993 Tunku Abdul Rahman University College Certificate for Technology,  Electrical , Electronics and Communications Engineering , Pass 1991  \u2013 1993 Chung Ling High School SPM,  High School/Secondary Diplomas and Certificates 1985  \u2013 1990 Chung Ling High School SPM,  High School/Secondary Diplomas and Certificates 1985  \u2013 1990 Chung Ling High School SPM,  High School/Secondary Diplomas and Certificates 1985  \u2013 1990 Honors & Awards "]}