// Seed: 2571326243
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_5 = -1'd0;
  assign id_3 = (id_5);
  assign module_1.id_3 = 0;
  integer id_6;
  logic   id_7 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  tri1  id_1,
    input  wire  id_2,
    input  uwire id_3,
    output wor   id_4,
    input  wire  id_5,
    output wand  id_6,
    input  tri1  id_7,
    output tri   id_8,
    output tri0  id_9
);
  supply0 id_11 = -1'd0 - id_1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
