{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1760446628648 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760446628648 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 18:27:08 2025 " "Processing started: Tue Oct 14 18:27:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760446628648 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446628648 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446628649 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446628757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1760446628797 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1760446628797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ads_bus_top " "Found entity 1: ads_bus_top" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_m2_s3 " "Found entity 1: bus_m2_s3" {  } { { "../rtl/core/bus_m2_s3.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR master_port.v(64) " "Verilog HDL Declaration information at master_port.v(64): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA master_port.v(66) " "Verilog HDL Declaration information at master_port.v(66): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 66 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA master_port.v(63) " "Verilog HDL Declaration information at master_port.v(63): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_port " "Found entity 1: master_port" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632647 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr ADDR slave_port.v(56) " "Verilog HDL Declaration information at slave_port.v(56): object \"addr\" differs only in case from object \"ADDR\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 56 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rdata RDATA slave_port.v(57) " "Verilog HDL Declaration information at slave_port.v(57): object \"rdata\" differs only in case from object \"RDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wdata WDATA slave_port.v(55) " "Verilog HDL Declaration information at slave_port.v(55): object \"wdata\" differs only in case from object \"WDATA\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 55 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sready SREADY slave_port.v(49) " "Verilog HDL Declaration information at slave_port.v(49): object \"sready\" differs only in case from object \"SREADY\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rvalid RVALID slave_port.v(36) " "Verilog HDL Declaration information at slave_port.v(36): object \"rvalid\" differs only in case from object \"RVALID\" in the same scope" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_port " "Found entity 1: slave_port" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "../rtl/core/slave.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_memory_bram.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_memory_bram.v" { { "Info" "ISGN_ENTITY_NAME" "1 slave_memory_bram " "Found entity 1: slave_memory_bram" {  } { { "../rtl/core/slave_memory_bram.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_memory_bram.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/arbiter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/arbiter.v" { { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/arbiter.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 addr_decoder " "Found entity 1: addr_decoder" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "../rtl/core/mux2.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux2.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "../rtl/core/mux3.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/mux3.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/dec3.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/prabathbk/ads_bus/da-bus/Serial/rtl/core/dec3.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3 " "Found entity 1: dec3" {  } { { "../rtl/core/dec3.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/dec3.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446632650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446632650 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ads_bus_top " "Elaborating entity \"ads_bus_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1760446632674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "master_port master_port:master1_port " "Elaborating entity \"master_port\" for hierarchy \"master_port:master1_port\"" {  } { { "../rtl/ads_bus_top.v" "master1_port" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632675 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(175) " "Verilog HDL assignment warning at master_port.v(175): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632676 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(181) " "Verilog HDL assignment warning at master_port.v(181): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632676 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(190) " "Verilog HDL assignment warning at master_port.v(190): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632676 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(205) " "Verilog HDL assignment warning at master_port.v(205): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632676 "|ads_bus_top|master_port:master1_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 master_port.v(231) " "Verilog HDL assignment warning at master_port.v(231): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/master_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/master_port.v" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632676 "|ads_bus_top|master_port:master1_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_m2_s3 bus_m2_s3:bus_inst " "Elaborating entity \"bus_m2_s3\" for hierarchy \"bus_m2_s3:bus_inst\"" {  } { { "../rtl/ads_bus_top.v" "bus_inst" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arbiter bus_m2_s3:bus_inst\|arbiter:bus_arbiter " "Elaborating entity \"arbiter\" for hierarchy \"bus_m2_s3:bus_inst\|arbiter:bus_arbiter\"" {  } { { "../rtl/core/bus_m2_s3.v" "bus_arbiter" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632677 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "arbiter.v(126) " "Verilog HDL Case Statement information at arbiter.v(126): all case item expressions in this case statement are onehot" {  } { { "../rtl/core/arbiter.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/arbiter.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1760446632678 "|ads_bus_top|bus_m2_s3:bus_inst|arbiter:bus_arbiter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addr_decoder bus_m2_s3:bus_inst\|addr_decoder:decoder " "Elaborating entity \"addr_decoder\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\"" {  } { { "../rtl/core/bus_m2_s3.v" "decoder" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632678 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 addr_decoder.v(142) " "Verilog HDL assignment warning at addr_decoder.v(142): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/addr_decoder.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632678 "|ads_bus_top|bus_m2_s3:bus_inst|addr_decoder:decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3 bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder " "Elaborating entity \"dec3\" for hierarchy \"bus_m2_s3:bus_inst\|addr_decoder:decoder\|dec3:mvalid_decoder\"" {  } { { "../rtl/core/addr_decoder.v" "mvalid_decoder" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/addr_decoder.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:wdata_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:wdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "wdata_mux" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 bus_m2_s3:bus_inst\|mux2:mctrl_mux " "Elaborating entity \"mux2\" for hierarchy \"bus_m2_s3:bus_inst\|mux2:mctrl_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "mctrl_mux" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 bus_m2_s3:bus_inst\|mux3:rdata_mux " "Elaborating entity \"mux3\" for hierarchy \"bus_m2_s3:bus_inst\|mux3:rdata_mux\"" {  } { { "../rtl/core/bus_m2_s3.v" "rdata_mux" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/bus_m2_s3.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave1_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave1_inst\"" {  } { { "../rtl/ads_bus_top.v" "slave1_inst" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave1_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave1_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632681 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632681 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632681 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632681 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632682 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632682 "|ads_bus_top|slave:slave1_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave1_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave1_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave2_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave2_inst\"" {  } { { "../rtl/ads_bus_top.v" "slave2_inst" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave2_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave2_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 "|ads_bus_top|slave:slave2_inst|slave_port:sp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_memory_bram slave:slave2_inst\|slave_memory_bram:sm " "Elaborating entity \"slave_memory_bram\" for hierarchy \"slave:slave2_inst\|slave_memory_bram:sm\"" {  } { { "../rtl/core/slave.v" "sm" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave slave:slave3_inst " "Elaborating entity \"slave\" for hierarchy \"slave:slave3_inst\"" {  } { { "../rtl/ads_bus_top.v" "slave3_inst" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slave_port slave:slave3_inst\|slave_port:sp " "Elaborating entity \"slave_port\" for hierarchy \"slave:slave3_inst\|slave_port:sp\"" {  } { { "../rtl/core/slave.v" "sp" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446632685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(147) " "Verilog HDL assignment warning at slave_port.v(147): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632685 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(164) " "Verilog HDL assignment warning at slave_port.v(164): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632686 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 slave_port.v(194) " "Verilog HDL assignment warning at slave_port.v(194): truncated value with size 32 to match size of target (4)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632686 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(236) " "Verilog HDL assignment warning at slave_port.v(236): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632686 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 slave_port.v(260) " "Verilog HDL assignment warning at slave_port.v(260): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/core/slave_port.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/core/slave_port.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1760446632686 "|ads_bus_top|slave:slave3_inst|slave_port:sp"}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave3_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave3_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave2_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"slave:slave1_inst\|slave_memory_bram:sm\|memory_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 11 " "Parameter WIDTHAD_A set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2048 " "Parameter NUMWORDS_A set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 11 " "Parameter WIDTHAD_B set to 11" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2048 " "Parameter NUMWORDS_B set to 2048" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter INIT_FILE set to db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1760446633086 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1760446633086 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1760446633086 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave3_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave3_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446633115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave3_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave3_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_8f0a6464.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633115 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760446633115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9i02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9i02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9i02 " "Found entity 1: altsyncram_9i02" {  } { { "db/altsyncram_9i02.tdf" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/quartus/db/altsyncram_9i02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446633137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446633137 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Elaborated megafunction instantiation \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446633142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0 " "Instantiated megafunction \"slave:slave1_inst\|slave_memory_bram:sm\|altsyncram:memory_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 11 " "Parameter \"WIDTHAD_A\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2048 " "Parameter \"NUMWORDS_A\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 11 " "Parameter \"WIDTHAD_B\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2048 " "Parameter \"NUMWORDS_B\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/ads_bus_system.ram0_slave_memory_bram_b1862b5f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1760446633143 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1760446633143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aj02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aj02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aj02 " "Found entity 1: altsyncram_aj02" {  } { { "db/altsyncram_aj02.tdf" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/quartus/db/altsyncram_aj02.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1760446633162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446633162 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "Analysis & Synthesis" 0 -1 1760446633269 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1760446633544 "|ads_bus_top|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1760446633544 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1760446633607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1760446634079 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/ads_bus/da-bus/Serial/quartus/ads_bus_system.map.smsg " "Generated suppressed messages file /home/prabathbk/ads_bus/da-bus/Serial/quartus/ads_bus_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446634103 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1760446634173 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1760446634173 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "8 " "Design contains 8 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_WDATA " "No output dependent on input pin \"GPIO_M1_WDATA\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 37 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M1_WDATA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_MODE " "No output dependent on input pin \"GPIO_M1_MODE\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M1_MODE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_MVALID " "No output dependent on input pin \"GPIO_M1_MVALID\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 39 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M1_MVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M1_BREQ " "No output dependent on input pin \"GPIO_M1_BREQ\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M1_BREQ"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_WDATA " "No output dependent on input pin \"GPIO_M2_WDATA\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M2_WDATA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_MODE " "No output dependent on input pin \"GPIO_M2_MODE\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M2_MODE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_MVALID " "No output dependent on input pin \"GPIO_M2_MVALID\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 52 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M2_MVALID"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPIO_M2_BREQ " "No output dependent on input pin \"GPIO_M2_BREQ\"" {  } { { "../rtl/ads_bus_top.v" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/rtl/ads_bus_top.v" 54 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1760446634224 "|ads_bus_top|GPIO_M2_BREQ"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1760446634224 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "733 " "Implemented 733 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1760446634226 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1760446634226 ""} { "Info" "ICUT_CUT_TM_LCELLS" "681 " "Implemented 681 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1760446634226 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1760446634226 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1760446634226 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "562 " "Peak virtual memory: 562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760446634234 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 18:27:14 2025 " "Processing ended: Tue Oct 14 18:27:14 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760446634234 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760446634234 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760446634234 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1760446634234 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1760446634701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760446634701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 18:27:14 2025 " "Processing started: Tue Oct 14 18:27:14 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760446634701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1760446634701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1760446634701 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1760446634719 ""}
{ "Info" "0" "" "Project  = ads_bus_system" {  } {  } 0 0 "Project  = ads_bus_system" 0 0 "Fitter" 0 0 1760446634720 ""}
{ "Info" "0" "" "Revision = ads_bus_system" {  } {  } 0 0 "Revision = ads_bus_system" 0 0 "Fitter" 0 0 1760446634720 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1760446634804 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1760446634807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1760446634807 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ads_bus_system 5CSEBA6U23I7 " "Selected device 5CSEBA6U23I7 for design \"ads_bus_system\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1760446634811 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760446634842 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1760446634842 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1760446635104 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1760446635113 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1760446635153 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1760446635165 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1760446641436 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 372 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 372 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1760446641477 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1760446641477 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760446641478 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760446641483 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760446641484 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1760446641486 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1760446641488 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1760446641488 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760446641489 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1760446642050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1760446642052 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642053 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642053 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642053 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642053 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446642054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1760446642054 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1760446642058 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1760446642058 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760446642058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760446642058 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1760446642058 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1760446642058 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760446642094 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1760446642095 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760446642095 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1760446642109 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1760446642194 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1760446642379 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1760446642381 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1760446642397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1760446642397 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 4589 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 4589 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1760446642620 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1760446642622 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1760446642638 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:01 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:01" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1760446642950 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1760446642981 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1760446642984 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1760446642985 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1760446642986 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1760446643053 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "10 I/O output buffer " "Packed 10 registers into blocks of type I/O output buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1760446643054 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "9 " "Created 9 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1760446643054 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1760446643054 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760446643093 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1760446645869 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1760446646034 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760446647701 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1760446648552 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1760446650209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760446650209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1760446652289 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "/home/prabathbk/ads_bus/da-bus/Serial/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1760446655779 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1760446655779 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760446657731 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.75 " "Total time spent on timing analysis during the Fitter is 0.75 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1760446658604 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760446658642 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760446659037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1760446659038 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1760446659950 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1760446662959 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/prabathbk/ads_bus/da-bus/Serial/quartus/ads_bus_system.fit.smsg " "Generated suppressed messages file /home/prabathbk/ads_bus/da-bus/Serial/quartus/ads_bus_system.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1760446663178 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 39 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2495 " "Peak virtual memory: 2495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760446663604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 18:27:43 2025 " "Processing ended: Tue Oct 14 18:27:43 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760446663604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760446663604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760446663604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1760446663604 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1760446664198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760446664198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 18:27:44 2025 " "Processing started: Tue Oct 14 18:27:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760446664198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1760446664198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1760446664198 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1760446664566 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1760446667563 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "508 " "Peak virtual memory: 508 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760446667890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 18:27:47 2025 " "Processing ended: Tue Oct 14 18:27:47 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760446667890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760446667890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760446667890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1760446667890 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1760446667978 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1760446668338 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760446668338 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 18:27:48 2025 " "Processing started: Tue Oct 14 18:27:48 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760446668338 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1760446668338 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ads_bus_system -c ads_bus_system " "Command: quartus_sta ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1760446668338 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1760446668358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1760446668627 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1760446668627 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446668659 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446668659 ""}
{ "Info" "ISTA_SDC_FOUND" "../constraints/ads_bus_system.sdc " "Reading SDC File: '../constraints/ads_bus_system.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1760446669050 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1760446669053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669053 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669053 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 37 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(37): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 37 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 38 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(38): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 38 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 1.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 39 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(39): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 39 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_RDATA is not an input port." { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\] " "set_input_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 3.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SVALID is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BGRANT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_ACK is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_input_delay ads_bus_system.sdc 40 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port. " "Assignment set_input_delay is accepted but has some problems at ads_bus_system.sdc(40): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_SPLIT is not an input port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 40 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 49 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(49): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 49 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M1_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669054 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 50 Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(50): Positional argument <targets> with value \[get_ports \{GPIO_M1_*\}\]: Port GPIO_M1_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 50 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669054 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -min 0.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669055 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 51 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(51): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 51 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_WDATA is not an output port." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\] " "set_output_delay -clock \[get_clocks \{FPGA_CLK1_50\}\] -max 2.000 \[get_ports \{GPIO_M2_*\}\]" {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1760446669055 ""}  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MODE is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_MVALID is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay ads_bus_system.sdc 52 Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port. " "Assignment set_output_delay is accepted but has some problems at ads_bus_system.sdc(52): Positional argument <targets> with value \[get_ports \{GPIO_M2_*\}\]: Port GPIO_M2_BREQ is not an output port." {  } { { "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" "" { Text "/home/prabathbk/ads_bus/da-bus/Serial/constraints/ads_bus_system.sdc" 52 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Timing Analyzer" 0 -1 1760446669055 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446669059 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1760446669060 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1760446669063 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.710 " "Worst-case setup slack is 7.710" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669073 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.710               0.000 FPGA_CLK1_50  " "    7.710               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669073 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446669073 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.430 " "Worst-case hold slack is 0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669074 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.430               0.000 FPGA_CLK1_50  " "    0.430               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669074 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446669074 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.621 " "Worst-case recovery slack is 17.621" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669075 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.621               0.000 FPGA_CLK1_50  " "   17.621               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669075 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446669075 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.225 " "Worst-case removal slack is 1.225" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.225               0.000 FPGA_CLK1_50  " "    1.225               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446669076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.812 " "Worst-case minimum pulse width slack is 8.812" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.812               0.000 FPGA_CLK1_50  " "    8.812               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446669077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446669077 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446669085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446669085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446669085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446669085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 47.335 ns " "Worst Case Available Settling Time: 47.335 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446669085 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446669085 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446669085 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760446669086 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1760446669108 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1760446671411 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446671503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.888 " "Worst-case setup slack is 7.888" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.888               0.000 FPGA_CLK1_50  " "    7.888               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446671509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 FPGA_CLK1_50  " "    0.358               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446671511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.742 " "Worst-case recovery slack is 17.742" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671511 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.742               0.000 FPGA_CLK1_50  " "   17.742               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671511 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446671511 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.146 " "Worst-case removal slack is 1.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.146               0.000 FPGA_CLK1_50  " "    1.146               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446671512 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.821 " "Worst-case minimum pulse width slack is 8.821" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671513 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.821               0.000 FPGA_CLK1_50  " "    8.821               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446671513 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446671513 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446671521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446671521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446671521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446671521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 47.472 ns " "Worst Case Available Settling Time: 47.472 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446671521 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446671521 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446671521 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1760446671522 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1760446671736 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1760446672943 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446672999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.437 " "Worst-case setup slack is 12.437" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673001 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.437               0.000 FPGA_CLK1_50  " "   12.437               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673001 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673001 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 FPGA_CLK1_50  " "    0.180               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673003 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.623 " "Worst-case recovery slack is 18.623" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673004 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.623               0.000 FPGA_CLK1_50  " "   18.623               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673004 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.562 " "Worst-case removal slack is 0.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673005 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 FPGA_CLK1_50  " "    0.562               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673005 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.474 " "Worst-case minimum pulse width slack is 8.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673006 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.474               0.000 FPGA_CLK1_50  " "    8.474               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673006 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673006 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.439 ns " "Worst Case Available Settling Time: 53.439 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673014 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673014 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446673014 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1760446673015 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446673154 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.793 " "Worst-case setup slack is 12.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.793               0.000 FPGA_CLK1_50  " "   12.793               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673157 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.166 " "Worst-case hold slack is 0.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673158 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.166               0.000 FPGA_CLK1_50  " "    0.166               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673158 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 18.771 " "Worst-case recovery slack is 18.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673159 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.771               0.000 FPGA_CLK1_50  " "   18.771               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673159 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673159 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.514 " "Worst-case removal slack is 0.514" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673160 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.514               0.000 FPGA_CLK1_50  " "    0.514               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673160 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673160 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.429 " "Worst-case minimum pulse width slack is 8.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673161 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.429               0.000 FPGA_CLK1_50  " "    8.429               0.000 FPGA_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1760446673161 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1760446673161 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 53.967 ns " "Worst Case Available Settling Time: 53.967 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673168 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1760446673168 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1760446673168 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760446674036 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1760446674036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 37 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1197 " "Peak virtual memory: 1197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760446674056 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 18:27:54 2025 " "Processing ended: Tue Oct 14 18:27:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760446674056 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760446674056 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760446674056 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1760446674056 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1760446674567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1760446674567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 14 18:27:54 2025 " "Processing started: Tue Oct 14 18:27:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1760446674567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760446674567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ads_bus_system -c ads_bus_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1760446674567 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1760446674971 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ads_bus_system.vo /home/prabathbk/ads_bus/da-bus/Serial/quartus/simulation/modelsim/ simulation " "Generated file ads_bus_system.vo in folder \"/home/prabathbk/ads_bus/da-bus/Serial/quartus/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1760446675087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "687 " "Peak virtual memory: 687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1760446675110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 14 18:27:55 2025 " "Processing ended: Tue Oct 14 18:27:55 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1760446675110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1760446675110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1760446675110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760446675110 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1760446675221 ""}
