Simulator report for ALU
Fri Oct 25 01:06:20 2024
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 463 nodes    ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                       ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+
; Option                                                                                     ; Setting                                     ; Default Value ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+
; Simulation mode                                                                            ; Functional                                  ; Timing        ;
; Start time                                                                                 ; 0 ns                                        ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                         ;               ;
; Vector input source                                                                        ; D:/CE118_ThietKeLuanLySo/Lab3/ALU_2/add.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                          ; On            ;
; Check outputs                                                                              ; Off                                         ; Off           ;
; Report simulation coverage                                                                 ; On                                          ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                          ; On            ;
; Display missing 1-value coverage report                                                    ; On                                          ; On            ;
; Display missing 0-value coverage report                                                    ; On                                          ; On            ;
; Detect setup and hold time violations                                                      ; Off                                         ; Off           ;
; Detect glitches                                                                            ; Off                                         ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                         ; Off           ;
; Generate Signal Activity File                                                              ; Off                                         ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                         ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                         ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                          ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                  ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                         ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                         ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                        ; Auto          ;
+--------------------------------------------------------------------------------------------+---------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 463          ;
; Total output ports checked                          ; 463          ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 463          ;
; Total output ports with no 1-value coverage         ; 463          ;
; Total output ports with no 0-value coverage         ; 463          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                   ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |Lab3|LEDG[7]                                                                               ; |Lab3|LEDG[7]                                                                               ; pin_out          ;
; |Lab3|LEDG[6]                                                                               ; |Lab3|LEDG[6]                                                                               ; pin_out          ;
; |Lab3|LEDG[5]                                                                               ; |Lab3|LEDG[5]                                                                               ; pin_out          ;
; |Lab3|LEDG[4]                                                                               ; |Lab3|LEDG[4]                                                                               ; pin_out          ;
; |Lab3|LEDG[3]                                                                               ; |Lab3|LEDG[3]                                                                               ; pin_out          ;
; |Lab3|LEDG[2]                                                                               ; |Lab3|LEDG[2]                                                                               ; pin_out          ;
; |Lab3|LEDG[1]                                                                               ; |Lab3|LEDG[1]                                                                               ; pin_out          ;
; |Lab3|LEDG[0]                                                                               ; |Lab3|LEDG[0]                                                                               ; pin_out          ;
; |Lab3|A[3]                                                                                  ; |Lab3|A[3]                                                                                  ; out              ;
; |Lab3|A[2]                                                                                  ; |Lab3|A[2]                                                                                  ; out              ;
; |Lab3|A[1]                                                                                  ; |Lab3|A[1]                                                                                  ; out              ;
; |Lab3|A[0]                                                                                  ; |Lab3|A[0]                                                                                  ; out              ;
; |Lab3|B[3]                                                                                  ; |Lab3|B[3]                                                                                  ; out              ;
; |Lab3|B[2]                                                                                  ; |Lab3|B[2]                                                                                  ; out              ;
; |Lab3|B[1]                                                                                  ; |Lab3|B[1]                                                                                  ; out              ;
; |Lab3|B[0]                                                                                  ; |Lab3|B[0]                                                                                  ; out              ;
; |Lab3|S[3]                                                                                  ; |Lab3|S[3]                                                                                  ; out              ;
; |Lab3|S[2]                                                                                  ; |Lab3|S[2]                                                                                  ; out              ;
; |Lab3|S[1]                                                                                  ; |Lab3|S[1]                                                                                  ; out              ;
; |Lab3|S[0]                                                                                  ; |Lab3|S[0]                                                                                  ; out              ;
; |Lab3|LEDR[1]                                                                               ; |Lab3|LEDR[1]                                                                               ; pin_out          ;
; |Lab3|LEDR[0]                                                                               ; |Lab3|LEDR[0]                                                                               ; pin_out          ;
; |Lab3|ALU_complete:inst|inst10                                                              ; |Lab3|ALU_complete:inst|inst10                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst11                                                              ; |Lab3|ALU_complete:inst|inst11                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst45                                                              ; |Lab3|ALU_complete:inst|inst45                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst46                                                              ; |Lab3|ALU_complete:inst|inst46                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst44                                                              ; |Lab3|ALU_complete:inst|inst44                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst47                                                              ; |Lab3|ALU_complete:inst|inst47                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst9                                                               ; |Lab3|ALU_complete:inst|inst9                                                               ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst43|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst43|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst43|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst43|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst43|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst43|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst42|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst42|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst42|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst42|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst42|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst42|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst41|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst41|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst41|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst41|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst41|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst41|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst9                                             ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst9                                             ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst12                                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst12                                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst15                                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst15                                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst18                                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst18                                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst6                       ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst6                       ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst5                       ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst5                       ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst5 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst5 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst7 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst7 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst2 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst2 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst6 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst6 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst5 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst5 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst7 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst7 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst2 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst2 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst6 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst6 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst5 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst5 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst7 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst7 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst2 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst2 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst6 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst6 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst5  ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst5  ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst2  ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst2  ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst6  ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst6  ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst3|inst3                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst3|inst3                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|inst3                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|inst3                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|xor3:inst|3               ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|xor3:inst|3               ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst8|6                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst8|6                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|inst3                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|inst3                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|xor3:inst|3               ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|xor3:inst|3               ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst6|6                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst6|6                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst8                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst4                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|5                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|5                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|6                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|6                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|7                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|7                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst11                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst11                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst9                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst9                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst5                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst5                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst0                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst0                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst12                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst12                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst10                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst10                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst6                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst6                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst                             ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst                             ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst13                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst13                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst7                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst7                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst3                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst3                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst1                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst1                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst14                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst14                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst8                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst8                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst4                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst4                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst2                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst2                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|inst4          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|inst4          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|xor3:inst|1    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|xor3:inst|1    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|inst4          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|inst4          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|xor3:inst|1    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|xor3:inst|1    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|inst4          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|inst4          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|xor3:inst|1    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|xor3:inst|1    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst40|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst40|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst40|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst40|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst40|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst40|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|inst9                                                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|inst9                                                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst7|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst7|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst2                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst2                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst1                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst1                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst2                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst2                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst3                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst3                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|5                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|5                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|7                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|7                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst7|6                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst7|6                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst4                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst4                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|inst4                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|inst4                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst1                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst1                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst2                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst2                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst3                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst3                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|5                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|5                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|6                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|6                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|7                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|7                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst7|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst7|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst2                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst2                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst1                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst1                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst2                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst2                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst3                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst3                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|5                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|5                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|7                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|7                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst7|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst7|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst2                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst2                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst1                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst1                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst2                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst2                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst3                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst3                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|5                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|5                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|7                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|7                               ; out0             ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                   ; Output Port Name                                                                            ; Output Port Type ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+
; |Lab3|LEDG[7]                                                                               ; |Lab3|LEDG[7]                                                                               ; pin_out          ;
; |Lab3|LEDG[6]                                                                               ; |Lab3|LEDG[6]                                                                               ; pin_out          ;
; |Lab3|LEDG[5]                                                                               ; |Lab3|LEDG[5]                                                                               ; pin_out          ;
; |Lab3|LEDG[4]                                                                               ; |Lab3|LEDG[4]                                                                               ; pin_out          ;
; |Lab3|LEDG[3]                                                                               ; |Lab3|LEDG[3]                                                                               ; pin_out          ;
; |Lab3|LEDG[2]                                                                               ; |Lab3|LEDG[2]                                                                               ; pin_out          ;
; |Lab3|LEDG[1]                                                                               ; |Lab3|LEDG[1]                                                                               ; pin_out          ;
; |Lab3|LEDG[0]                                                                               ; |Lab3|LEDG[0]                                                                               ; pin_out          ;
; |Lab3|A[3]                                                                                  ; |Lab3|A[3]                                                                                  ; out              ;
; |Lab3|A[2]                                                                                  ; |Lab3|A[2]                                                                                  ; out              ;
; |Lab3|A[1]                                                                                  ; |Lab3|A[1]                                                                                  ; out              ;
; |Lab3|A[0]                                                                                  ; |Lab3|A[0]                                                                                  ; out              ;
; |Lab3|B[3]                                                                                  ; |Lab3|B[3]                                                                                  ; out              ;
; |Lab3|B[2]                                                                                  ; |Lab3|B[2]                                                                                  ; out              ;
; |Lab3|B[1]                                                                                  ; |Lab3|B[1]                                                                                  ; out              ;
; |Lab3|B[0]                                                                                  ; |Lab3|B[0]                                                                                  ; out              ;
; |Lab3|S[3]                                                                                  ; |Lab3|S[3]                                                                                  ; out              ;
; |Lab3|S[2]                                                                                  ; |Lab3|S[2]                                                                                  ; out              ;
; |Lab3|S[1]                                                                                  ; |Lab3|S[1]                                                                                  ; out              ;
; |Lab3|S[0]                                                                                  ; |Lab3|S[0]                                                                                  ; out              ;
; |Lab3|LEDR[1]                                                                               ; |Lab3|LEDR[1]                                                                               ; pin_out          ;
; |Lab3|LEDR[0]                                                                               ; |Lab3|LEDR[0]                                                                               ; pin_out          ;
; |Lab3|ALU_complete:inst|inst10                                                              ; |Lab3|ALU_complete:inst|inst10                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst11                                                              ; |Lab3|ALU_complete:inst|inst11                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst45                                                              ; |Lab3|ALU_complete:inst|inst45                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst46                                                              ; |Lab3|ALU_complete:inst|inst46                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst44                                                              ; |Lab3|ALU_complete:inst|inst44                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst47                                                              ; |Lab3|ALU_complete:inst|inst47                                                              ; out0             ;
; |Lab3|ALU_complete:inst|inst9                                                               ; |Lab3|ALU_complete:inst|inst9                                                               ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst43|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst43|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst43|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst43|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst43|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst43|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst42|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst42|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst42|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst42|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst42|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst42|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst41|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst41|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst41|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst41|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst41|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst41|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst9                                             ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst9                                             ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst12                                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst12                                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst15                                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst15                                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst18                                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|inst18                                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst7|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst6|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst5|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst6                       ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst6                       ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst5                       ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|inst5                       ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst5 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst5 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst7 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst7 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst2 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst2 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst6 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst3|inst6 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst5 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst5 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst7 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst7 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst2 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst2 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst6 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst1|inst6 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst5 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst5 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst7 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst7 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst2 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst2 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst6 ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst2|inst6 ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst5  ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst5  ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst2  ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst2  ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst6  ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|comparision4bit:inst3|comparision1bit:inst|inst6  ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst31|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst30|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst29|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst28|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst3|inst3                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst3|inst3                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|inst3                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|inst3                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|xor3:inst|3               ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst2|xor3:inst|3               ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst8|6                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst8|6                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst13|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst12|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|inst3                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|inst3                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|xor3:inst|3               ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst1|xor3:inst|3               ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst6|6                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst6|6                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst15|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst19|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst24|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst20|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst25|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst21|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst26|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst16|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst35|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst17|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst18|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst10|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst11|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst8                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst4                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|5                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|5                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|6                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|6                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|7                      ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst5|7                      ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst14|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|5                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|5                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|6                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|6                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|7                     ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|21mux:inst22|7                     ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst8                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst8                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst2                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst2                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst3                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst3                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst4                    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|inst4                    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|1              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|1              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|3              ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|division:inst2|HA:inst27|xor3:inst|3              ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst2|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|5                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|5                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|6                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|6                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|7                          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst|7                          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|5                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|5                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|6                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|6                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|7                         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|mux41:inst4|21mux:inst3|7                         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst11                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst11                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst9                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst9                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst5                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst5                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst0                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst0                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst12                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst12                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst10                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst10                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst6                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst6                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst                             ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst                             ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst13                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst13                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst7                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst7                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst3                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst3                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst1                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst1                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst14                           ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst14                           ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst8                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst8                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst4                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst4                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst2                            ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|inst2                            ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|inst4          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|inst4          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|xor3:inst|1    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst|xor3:inst|1    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst1|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst2|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst19|HA:inst3|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|inst4          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|inst4          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|xor3:inst|1    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst|xor3:inst|1    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst1|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst2|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst17|HA:inst3|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|inst4          ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|inst4          ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|xor3:inst|1    ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst|xor3:inst|1    ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst1|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst8         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst8         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst2         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst2         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst4         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|inst4         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|1   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|1   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst2|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|inst3         ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|inst3         ; out0             ;
; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|xor3:inst|3   ; |Lab3|ALU_complete:inst|ALUMoreFunc:inst1|multiplier:inst1|FA:inst15|HA:inst3|xor3:inst|3   ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst40|5                                                      ; |Lab3|ALU_complete:inst|21mux:inst40|5                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst40|6                                                      ; |Lab3|ALU_complete:inst|21mux:inst40|6                                                      ; out0             ;
; |Lab3|ALU_complete:inst|21mux:inst40|7                                                      ; |Lab3|ALU_complete:inst|21mux:inst40|7                                                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|inst9                                                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|inst9                                                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst7|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst7|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst8|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst3|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst2|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst1|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst2                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|inst2                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|HA:inst|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|AU:inst|mux41:inst7|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst1                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst1                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst2                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst2                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst3                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|inst3                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst2|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|LU:inst1|mux41:inst4|21mux:inst3|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|5                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|5                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|7                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst3|21mux:inst5|7                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst7|6                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst7|6                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst2|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|5             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|6             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst|7             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst8|21mux:inst3|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst4                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|inst4                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst2|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|inst4                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|inst4                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|HA:inst1|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst2|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|5             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|6             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7             ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst|7             ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|AU:inst|mux41:inst7|21mux:inst3|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst1                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst1                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst2                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst2                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst3                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|inst3                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|LU:inst1|mux41:inst4|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|5                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|5                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|6                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|6                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|7                                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst|21mux:inst5|7                                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst7|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst7|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst8|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst3|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst2|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst1|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst2                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|inst2                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|HA:inst|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|AU:inst|mux41:inst7|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst1                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst1                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst2                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst2                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst3                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|inst3                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst2|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|LU:inst1|mux41:inst4|21mux:inst3|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|5                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|5                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|7                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst1|21mux:inst5|7                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst7|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst7|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst8|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst3|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst2|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst8                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst8                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst2                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst2                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst3                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst3                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst4                      ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|inst4                      ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|1                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3                ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst1|xor3:inst|3                ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst8                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst8                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst2                       ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|inst2                       ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|xor3:inst|1                 ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|HA:inst|xor3:inst|1                 ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst2|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|5            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|6            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7            ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst|7            ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|AU:inst|mux41:inst7|21mux:inst3|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst1                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst1                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst2                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst2                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst3                              ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|inst3                              ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst2|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|5           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|6           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7           ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst|7           ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|5          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|6          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7          ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|LU:inst1|mux41:inst4|21mux:inst3|7          ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|5                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|5                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|6                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|6                               ; out0             ;
; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|7                               ; |Lab3|ALU_complete:inst|ALU4_bit:inst|ALU:inst2|21mux:inst5|7                               ; out0             ;
+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Oct 25 01:06:20 2024
Info: Command: quartus_sim --simulation_results_format=VWF ALU -c ALU
Info (324025): Using vector source file "D:/CE118_ThietKeLuanLySo/Lab3/ALU_2/add.vwf"
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is       0.00 %
Info (328052): Number of transitions in simulation is 0
Info (324045): Vector file ALU.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4445 megabytes
    Info: Processing ended: Fri Oct 25 01:06:20 2024
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


