{"vcs1":{"timestamp_begin":1693440932.835842142, "rt":0.67, "ut":0.26, "st":0.19}}
{"vcselab":{"timestamp_begin":1693440933.622353171, "rt":0.70, "ut":0.43, "st":0.09}}
{"link":{"timestamp_begin":1693440934.415965125, "rt":0.51, "ut":0.23, "st":0.27}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1693440932.334093537}
{"VCS_COMP_START_TIME": 1693440932.334093537}
{"VCS_COMP_END_TIME": 1693440935.037450829}
{"VCS_USER_OPTIONS": "-sverilog hw0.sv"}
{"vcs1": {"peak_mem": 336176}}
{"stitch_vcselab": {"peak_mem": 222628}}
