ulmt:0.0538492747844
prefetching:0.041298754866
repl:0.0327521753468
conven4:0.0266221133765
prefetch:0.0230908854134
prefetches:0.0194820241014
prefetcher:0.0171093453304
miss:0.015757541118
misses:0.0143881285464
l2:0.0134849999744
correlation:0.0117903441967
nopref:0.0114959125944
processor:0.00871000423509
cache:0.00854348638701
dram:0.00828133750538
successors:0.00806551830257
prefetched:0.00669740425937
numlevels:0.00665552834414
mcf:0.00656368390125
chain:0.00647651957813
customization:0.00632532624496
mru:0.00611131773265
chip:0.00549360286369
verbose:0.00530181780051
occupancy:0.00517583594086
nonprefmisses:0.00484038425028
replmc:0.00484038425028
bridge:0.00455439806755
memory:0.00446590704363
seq1:0.004235336219
replicated:0.00417826620141
controller:0.00382464338176
mst:0.00377540969745
coverage:0.00370035194186
l1:0.00365877831713
equake:0.00363028818771
numrows:0.00363028818771
numsucc:0.00363028818771
irregular:0.00358579867355
thread:0.00345797842131
north:0.00345797842131
requests:0.00345616897443
queue:0.00336109049976
successor:0.00328920172609
customizability:0.00328184195063
cycles:0.00325939290726
beyondl2:0.00302524015643
cg:0.00294985774393
stream:0.00294659652611
engines:0.0028421647862
addresses:0.00275222343729
mem:0.00263190985628
base:0.00261635359783
buffers:0.00260902565671
hardware:0.00256442008434
seq4:0.00242019212514
delayedhits:0.00242019212514
stride:0.00235121890782
ahead:0.00234716244394
push:0.00233352268897
response:0.00232717551867
speedup:0.00230781233436
latency:0.00225050862308
prefetchers:0.00218789463375
bus:0.00207256675937
engine:0.00207256675937
ghz:0.00205891401315
nvidia:0.00205190833949
queues:0.00203104893179
row:0.00198021451863
rt:0.00194699120199
sequential:0.00181728914387
specint2000:0.00181514409386
dasp:0.00181514409386
chipset:0.00181514409386
deposited:0.00181048616037
custom:0.00180082750417
parser:0.00178992140499
stall:0.0017259709381
hits:0.00170742988133
linked:0.00168616752492
learning:0.0016752245583
helper:0.00164713121052
solihin:0.00164092097531
caches:0.00163137212347
pull:0.00159301242458
associative:0.00158672140518
gb:0.00157898043678
ft:0.00157003247901
accesses:0.00156662385077
streams:0.00155627643336
patterns:0.00154445538253
sparse:0.00151999120822
observes:0.00142837534323
mode:0.0014160616098
prvulovic:0.00141030409215
kedem:0.00141030409215
customized:0.00140914622949
controllers:0.00139983249015
utilization:0.00138905893142
delivers:0.0013729959892
schemes:0.00137235096072
ld:0.00132330830782
speedups:0.00131595492814
impulse:0.00131042610049
hit:0.00129119977844
predict:0.00127705265877
lebeck:0.00126198638322
subordinate:0.00123534840789
conventional:0.00121438914459
prediction:0.00121224199564
secondlast:0.00121009606257
nforce:0.00121009606257
busy1:0.00121009606257
ssmt:0.00121009606257
ulmts:0.00121009606257
uptol2:0.00121009606257
microthreading:0.00121009606257
numseq:0.00121009606257
numpref:0.00121009606257
chips:0.00120245841442
core:0.00119631480902
timely:0.00118433519824
immediate:0.00118259544384
predictability:0.00117560945391
sec:0.00116907495644
nine:0.00115038859078
sherwood:0.00113262290924
mbyte:0.00113262290924
architecture:0.00112220726971
forwarding:0.00109839679136
adrin:0.00109394731688
exploiting:0.00108940658705
busy:0.00108528092266
reply:0.00107813328449
sram:0.00107253164299
filter:0.0010529007061
sigarch:0.00104071203904
module:0.00103813408406
levels:0.00103443128488
designs:0.00100957175704
updates:0.00100678582191
taco:0.00100251445642
passive:0.000990893961944
mostly:0.000978855156519
mshrs:0.000977676876025
cristal:0.000977676876025
proc:0.0009756742179
pending:0.0009756742179
eliminates:0.000972217481456
inexpensive:0.000961050959703
entries:0.000955364062922
request:0.000945986846014
conflicts:0.000940113670214
mbytes:0.000931317613394
kilo:0.000909561768255
milos:0.000909561768255
iram:0.000909561768255
useless:0.000903519337167
eliminate:0.000889981548064
mps:0.000883636300086
issued:0.000868224738126
gap:0.000865389577318
tag:0.000864494605327
lixin:0.000861162247507
i860:0.000861162247507
intel:0.000860799852297
page:0.000850072401212
inexpensively:0.000841324255478
multiprocessors:0.000839335307922
bar:0.000835869135398
overlapped:0.000829058968937
contributor:0.000823565605261
organization:0.000821437171452
side:0.000810967287704
mhz:0.000809179565319
dropped:0.000809179565319
malo:0.000807489212
fus:0.000807489212
footprints:0.000807489212
assoc:0.000807489212
eia:0.000792801882892
placing:0.00079027011813
jos:0.000789572956883
address:0.000780444464011
zhen:0.000779280964055
grunwald:0.000779280964055
era:0.000779280964055
parker:0.000779280964055
news:0.000775160957959
suc:0.000766753383079
torrellas:0.000766753383079
monitors:0.000763301885341
differently:0.00076059126418
cmp:0.000755081939491
upcoming:0.000755081939491
bars:0.000755073152339
microarchitecture:0.000751048658441
proposals:0.000747081667621
resides:0.000747081667621
the ulmt:0.0318310815738
correlation prefetching:0.0205575735164
main processor:0.0195475171958
correlation table:0.0163376642421
memory processor:0.0153906006781
base chain:0.0152523932541
side prefetching:0.0151274668908
conven4 repl:0.0139260981885
processor side:0.0133121708639
memory side:0.0131359823231
chain repl:0.012599803123
repl conven4:0.0119366555902
pair based:0.0106103605246
north bridge:0.00994721299182
l2 misses:0.00900156143045
l2 cache:0.00881840197052
the prefetching:0.00864156006257
the memory:0.00856542053979
bridge chip:0.00795777039346
to prefetch:0.00795339236803
prefetching algorithm:0.00686804658232
the l2:0.00668077217124
prefetch requests:0.00665608543197
verbose mode:0.00663147532788
occupancy time:0.00663147532788
the prefetcher:0.00628242632844
memory controller:0.00622687179933
in queue:0.00611182926841
conven4 base:0.00596832779509
the table:0.00595972139369
a miss:0.00589479897462
the dram:0.00571129666222
response time:0.005519721238
main memory:0.00550464307573
of successors:0.00545782740794
the processor:0.00540354353836
linked data:0.00537767290794
side prefetcher:0.0053051802623
prefetching step:0.0053051802623
nopref conven4:0.0053051802623
a ulmt:0.0053051802623
the correlation:0.00527790821579
far ahead:0.00513020022605
queue 3:0.00488879355267
irregular applications:0.00479654705627
and prefetching:0.00468063410192
ulmt is:0.00464203272952
ulmt to:0.00464203272952
sparse tree:0.00464203272952
dram chip:0.00464203272952
average speedup:0.00450078071522
prefetching algorithms:0.00437615553429
the north:0.0042640258736
and prefetch:0.00403279802107
tree average:0.00397888519673
repl nopref:0.00397888519673
based correlation:0.00397888519673
cycles row:0.00397888519673
a dram:0.00397888519673
non verbose:0.00397888519673
and repl:0.00397888519673
queue 2:0.0038291360925
the addresses:0.00377572571065
prefetching is:0.00369706015928
miss patterns:0.0036305920538
prefetcher in:0.0036305920538
table organization:0.0036305920538
prefetching for:0.00344493731756
table and:0.00342951605825
the mru:0.00342677799733
current miss:0.00342677799733
the customization:0.00342677799733
miss address:0.00342677799733
our scheme:0.00335957257353
successor misses:0.00331573766394
prefetch far:0.00331573766394
gap mcf:0.00331573766394
ulmt we:0.00331573766394
equake ft:0.00331573766394
gb sec:0.00331573766394
memory thread:0.00331573766394
parser sparse:0.00331573766394
ft gap:0.00331573766394
repl the:0.00331573766394
true mru:0.00331573766394
6 ghz:0.00331573766394
ulmt can:0.00331573766394
mst parser:0.00331573766394
based schemes:0.00329453816076
prefetching can:0.00323492763937
miss a:0.00323492763937
a prefetch:0.00323492763937
in main:0.00323022720515
execution time:0.0031799257756
the l1:0.0031173847689
misses that:0.0030929859209
stream buffers:0.00300052047682
prefetching the:0.00287394083046
the prefetched:0.00287394083046
levels of:0.00286864543613
the miss:0.00286032377901
chip or:0.00285564833111
user level:0.00284268391573
memory bus:0.00277279511946
of l2:0.00277279511946
prefetches that:0.00273509720893
addresses to:0.00268853201405
the misses:0.00268853201405
misses are:0.00266308621749
for ulmt:0.00265259013115
prefetched line:0.00265259013115
cg equake:0.00265259013115
and prefetches:0.00265259013115
sequential prefetcher:0.00265259013115
filter module:0.00265259013115
mru successors:0.00265259013115
ulmt implementation:0.00265259013115
mcf mst:0.00265259013115
replicated is:0.00265259013115
mostly irregular:0.00265259013115
miss sequence:0.00265259013115
conven4 replmc:0.00265259013115
original misses:0.00265259013115
nine mostly:0.00265259013115
ulmt for:0.00265259013115
ulmt algorithms:0.00265259013115
miss addresses:0.00265259013115
prefetches the:0.00264155637782
in memory:0.00262450340331
the main:0.00261773364649
customization of:0.00256510011302
of successor:0.00256510011302
immediate successors:0.00256510011302
memory system:0.0025377167482
for linked:0.00250043373068
based prefetching:0.00250043373068
the prefetches:0.00250043373068
prefetching using:0.00244439677633
one miss:0.00242039470253
useless prefetches:0.00242039470253
and occupancy:0.00242039470253
not prefetch:0.00242039470253
12 18:0.00240016246411
the figure:0.00236485309168
the prefetch:0.00235070356477
chain and:0.00230045268796
table is:0.0022855918441
high response:0.00228451866489
sequential prefetching:0.00228451866489
ld st:0.00228451866489
dram chips:0.00228451866489
learning step:0.00228451866489
level memory:0.00227409475331
data structures:0.0022649045152
processor cycles:0.00224044334504
a c:0.00221433293537
several levels:0.00220927565779
processor in:0.00219697746098
the cache:0.00219697746098
customization in:0.00218807776714
data forwarding:0.00218807776714
queues 1:0.00218807776714
low coverage:0.00218807776714
1 46:0.00215308582347
l1 cache:0.00215308582347
immediate successor:0.00215308582347
cache misses:0.00213790981952
1 6:0.0021237422162
prefetches are:0.00211324510225
prefetch ing:0.00211324510225
misses and:0.00210652751884
on average:0.00208058473675
6 12:0.00207050766959
c d:0.00206457319864
deposited in:0.00205208009042
queue 1:0.00205208009042
b c:0.00205113949682
prefetching and:0.00203851415901
two limitations:0.00200034698454
bus utilization:0.00200034698454
miss sequences:0.00198944259836
push prefetching:0.00198944259836
between l2:0.00198944259836
repl custom:0.00198944259836
that repl:0.00198944259836
of ulmt:0.00198944259836
repl in:0.00198944259836
ghz cycles:0.00198944259836
ulmt running:0.00198944259836
in verbose:0.00198944259836
row hit:0.00198944259836
chip 22:0.00198944259836
our ulmt:0.00198944259836
its l2:0.00198944259836
thread ulmt:0.00198944259836
ahead prefetching:0.00198944259836
time beyondl2:0.00198944259836
side sequential:0.00198944259836
different ulmt:0.00198944259836
row miss:0.00198944259836
the memory processor:0.0146995542933
the main processor:0.0145261804266
base chain repl:0.011851629111
the correlation table:0.0111544744574
memory side prefetching:0.0108648879559
repl conven4 repl:0.00976016515022
chain repl conven4:0.00906301049663
the north bridge:0.00836585584304
levels of successors:0.00766870118946
north bridge chip:0.00697154653587
conven4 base chain:0.00627439188228
in the north:0.00587555125733
the l2 cache:0.00564216082136
processor side prefetching:0.00557723722869
nopref conven4 base:0.00557723722869
linked data structures:0.00522942850206
the ulmt is:0.00488008257511
processor side prefetcher:0.00488008257511
pair based schemes:0.00488008257511
the processor side:0.00447377739362
pair based correlation:0.00418292792152
in queue 3:0.00418292792152
a dram chip:0.00418292792152
repl nopref conven4:0.00418292792152
the prefetching step:0.00418292792152
in a dram:0.00418292792152
sparse tree average:0.00418292792152
of the ulmt:0.00418292792152
conven4 repl nopref:0.00418292792152
correlation table and:0.00418292792152
by the ulmt:0.00418292792152
the memory controller:0.00393643335553
the prefetching algorithm:0.00393643335553
the average speedup:0.00363089597077
non verbose mode:0.00348577326793
chip or in:0.00348577326793
1 6 ghz:0.00348577326793
chain and repl:0.00348577326793
parser sparse tree:0.00348577326793
mst parser sparse:0.00348577326793
the ulmt can:0.00348577326793
user level memory:0.00348577326793
ft gap mcf:0.00348577326793
level memory thread:0.00348577326793
equake ft gap:0.00348577326793
a user level:0.00325330075844
a c d:0.0032103425903
a d c:0.00307837780515
c a d:0.00307837780515
for linked data:0.00290523608533
of the prefetching:0.00281173811109
of successor misses:0.00278861861435
gap mcf mst:0.00278861861435
high response time:0.00278861861435
main processor the:0.00278861861435
in the dram:0.00278861861435
cg equake ft:0.00278861861435
the ulmt to:0.00278861861435
nine mostly irregular:0.00278861861435
true mru successors:0.00278861861435
l2 cache of:0.00278861861435
in non verbose:0.00278861861435
base chain and:0.00278861861435
the original misses:0.00278861861435
prefetch far ahead:0.00278861861435
into the l2:0.00278861861435
mcf mst parser:0.00278861861435
the true mru:0.00278861861435
based correlation prefetching:0.00278861861435
the prefetch requests:0.00278861861435
conven4 repl conven4:0.00278861861435
a b c:0.002643332612
customization of the:0.00255644422493
the customization of:0.00255644422493
in queue 1:0.00255644422493
main memory bus:0.00255644422493
of l2 misses:0.00255644422493
c d a:0.00254347289412
several levels of:0.00252111484721
the response time:0.00248826004867
b c a:0.00248826004867
6 12 18:0.00242059731384
1 6 12:0.00242059731384
the table is:0.00239307531913
cache of the:0.00235090034223
when a miss:0.00232418886826
number of l2:0.00232418886826
from the main:0.00232378625603
in main memory:0.00232378625603
the figure shows:0.00226562506606
the main memory:0.00220946059631
in the memory:0.00220202415251
l2 cache misses:0.00218826093119
to the main:0.00217118106724
between the processor:0.00213656409357
speedup of 1:0.00209177140082
processor is in:0.00209177140082
general purpose processor:0.00209177140082
and occupancy time:0.00209146396076
c current miss:0.00209146396076
6 ghz cycles:0.00209146396076
furthermore our scheme:0.00209146396076
to prefetch far:0.00209146396076
correlation prefetching can:0.00209146396076
average speedup to:0.00209146396076
delivers an average:0.00209146396076
3 2 gb:0.00209146396076
the addresses to:0.00209146396076
scheme works well:0.00209146396076
sequential prefetcher in:0.00209146396076
miss to eliminate:0.00209146396076
speedup to 1:0.00209146396076
response and occupancy:0.00209146396076
in the ulmt:0.00209146396076
prefetch requests are:0.00209146396076
d c current:0.00209146396076
correlation prefetching algorithms:0.00209146396076
one miss to:0.00209146396076
takes the mru:0.00209146396076
does not prefetch:0.00209146396076
have low coverage:0.00209146396076
of correlation prefetching:0.00209146396076
a prefetch d:0.00209146396076
prefetch ing we:0.00209146396076
of pair based:0.00209146396076
far ahead prefetching:0.00209146396076
side prefetching only:0.00209146396076
average speedup increases:0.00209146396076
sparse and tree:0.00209146396076
the miss sequences:0.00209146396076
a software data:0.00209146396076
side sequential prefetcher:0.00209146396076
user level thread:0.00209146396076
well in combination:0.00209146396076
9 11 22:0.00209146396076
the filter module:0.00209146396076
miss a prefetch:0.00209146396076
far ahead and:0.00209146396076
gb sec peak:0.00209146396076
2 gb sec:0.00209146396076
between l2 misses:0.00209146396076
prefetcher in which:0.00209146396076
memory processor in:0.00209146396076
an application basis:0.00209146396076
memory controller chip:0.00209146396076
the occupancy time:0.00209146396076
cycles row hit:0.00209146396076
miss a c:0.00209146396076
on miss a:0.00209146396076
repl conven4 replmc:0.00209146396076
side prefetching can:0.00209146396076
mru successors at:0.00209146396076
prefetches that eliminate:0.00209146396076
addresses to prefetch:0.00209146396076
prefetching algorithm we:0.00209146396076
prefetch d b:0.00209146396076
current miss a:0.00209146396076
can effectively prefetch:0.00209146396076
conventional table organization:0.00209146396076
12 18 26:0.00209146396076
in verbose mode:0.00209146396076
speedup increases to:0.00209146396076
bridge chip 22:0.00209146396076
software data structure:0.00209146396076
successors at each:0.00209146396076
beyond the memory:0.00209146396076
cycle hit rt:0.00209146396076
conven4 repl custom:0.00209146396076
conventional processor side:0.00209146396076
128 2 5:0.00209146396076
processor side sequential:0.00209146396076
very far ahead:0.00209146396076
11 22 28:0.00209146396076
memory thread ulmt:0.00209146396076
cycles row miss:0.00209146396076
mostly irregular applications:0.00209146396076
of 1 32:0.00209146396076
to 1 53:0.00209146396076
execution time beyondl2:0.00209146396076
its l2 cache:0.00209146396076
and correlation prefetching:0.00209146396076
levels of successor:0.00209146396076
alexander and kedem:0.00209146396076
ulmt running on:0.00209146396076
to 1 46:0.00209146396076
the last miss:0.00209146396076
exploiting the customization:0.00209146396076
controller chip or:0.00209146396076
for correlation prefetching:0.00209146396076
requests from the:0.00198489712141
running on a:0.00198233653457
or in a:0.0019707666917
of the correlation:0.00195568111749
by exploiting the:0.00193782973321
to the processor:0.00193782973321
d a c:0.00192879848394
in the table:0.00191847581664
in queue 2:0.0019173331687
the prefetched lines:0.0019173331687
purpose processor in:0.0019173331687
