

================================================================
== Synthesis Summary Report of 'doitgen'
================================================================
+ General Information: 
    * Date:           Mon May  5 06:13:03 2025
    * Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
    * Project:        doitgen
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: virtexuplus
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |                       Modules                       | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |            |              |              |     |
    |                       & Loops                       | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM |     DSP    |      FF      |      LUT     | URAM|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+
    |+ doitgen                                            |     -|  0.00|     2741|  1.370e+04|         -|     2742|     -|        no|     -|  2071 (22%)|  459764 (17%)|  230480 (17%)|    -|
    | + doitgen_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2  |     -|  0.00|     2582|  1.291e+04|         -|     2582|     -|        no|     -|  2071 (22%)|  334257 (12%)|  213356 (16%)|    -|
    |  o VITIS_LOOP_41_1_VITIS_LOOP_43_2                  |    II|  3.65|     2580|  1.290e+04|        86|        5|   500|       yes|     -|           -|             -|             -|    -|
    +-----------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+------------+--------------+--------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface     | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|               | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem_0  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_1  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_10 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_11 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_12 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_13 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_14 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_15 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_16 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_17 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_18 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_19 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_2  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_20 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_21 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_22 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_23 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_24 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_25 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_26 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_27 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_28 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_29 | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_3  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_4  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_5  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_6  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_7  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_8  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_gmem_9  | 64 -> 64   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+---------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 10            | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+----------+--------+-------+--------+-----------------------+
| Interface     | Register | Offset | Width | Access | Description           |
+---------------+----------+--------+-------+--------+-----------------------+
| s_axi_control | A_0_1    | 0x10   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_0_2    | 0x14   | 32    | W      | Data signal of A_0    |
| s_axi_control | A_1_1    | 0x1c   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_1_2    | 0x20   | 32    | W      | Data signal of A_1    |
| s_axi_control | A_2_1    | 0x28   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_2_2    | 0x2c   | 32    | W      | Data signal of A_2    |
| s_axi_control | A_3_1    | 0x34   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_3_2    | 0x38   | 32    | W      | Data signal of A_3    |
| s_axi_control | A_4_1    | 0x40   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_4_2    | 0x44   | 32    | W      | Data signal of A_4    |
| s_axi_control | A_5_1    | 0x4c   | 32    | W      | Data signal of A_5    |
| s_axi_control | A_5_2    | 0x50   | 32    | W      | Data signal of A_5    |
| s_axi_control | C4_0_1   | 0x58   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_0_2   | 0x5c   | 32    | W      | Data signal of C4_0   |
| s_axi_control | C4_1_1   | 0x64   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_1_2   | 0x68   | 32    | W      | Data signal of C4_1   |
| s_axi_control | C4_2_1   | 0x70   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_2_2   | 0x74   | 32    | W      | Data signal of C4_2   |
| s_axi_control | C4_3_1   | 0x7c   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_3_2   | 0x80   | 32    | W      | Data signal of C4_3   |
| s_axi_control | C4_4_1   | 0x88   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_4_2   | 0x8c   | 32    | W      | Data signal of C4_4   |
| s_axi_control | C4_5_1   | 0x94   | 32    | W      | Data signal of C4_5   |
| s_axi_control | C4_5_2   | 0x98   | 32    | W      | Data signal of C4_5   |
| s_axi_control | sum_0_1  | 0xa0   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_0_2  | 0xa4   | 32    | W      | Data signal of sum_0  |
| s_axi_control | sum_1_1  | 0xac   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_1_2  | 0xb0   | 32    | W      | Data signal of sum_1  |
| s_axi_control | sum_2_1  | 0xb8   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_2_2  | 0xbc   | 32    | W      | Data signal of sum_2  |
| s_axi_control | sum_3_1  | 0xc4   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_3_2  | 0xc8   | 32    | W      | Data signal of sum_3  |
| s_axi_control | sum_4_1  | 0xd0   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_4_2  | 0xd4   | 32    | W      | Data signal of sum_4  |
| s_axi_control | sum_5_1  | 0xdc   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_5_2  | 0xe0   | 32    | W      | Data signal of sum_5  |
| s_axi_control | sum_6_1  | 0xe8   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_6_2  | 0xec   | 32    | W      | Data signal of sum_6  |
| s_axi_control | sum_7_1  | 0xf4   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_7_2  | 0xf8   | 32    | W      | Data signal of sum_7  |
| s_axi_control | sum_8_1  | 0x100  | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_8_2  | 0x104  | 32    | W      | Data signal of sum_8  |
| s_axi_control | sum_9_1  | 0x10c  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_9_2  | 0x110  | 32    | W      | Data signal of sum_9  |
| s_axi_control | sum_10_1 | 0x118  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_10_2 | 0x11c  | 32    | W      | Data signal of sum_10 |
| s_axi_control | sum_11_1 | 0x124  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_11_2 | 0x128  | 32    | W      | Data signal of sum_11 |
| s_axi_control | sum_12_1 | 0x130  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_12_2 | 0x134  | 32    | W      | Data signal of sum_12 |
| s_axi_control | sum_13_1 | 0x13c  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_13_2 | 0x140  | 32    | W      | Data signal of sum_13 |
| s_axi_control | sum_14_1 | 0x148  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_14_2 | 0x14c  | 32    | W      | Data signal of sum_14 |
| s_axi_control | sum_15_1 | 0x154  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_15_2 | 0x158  | 32    | W      | Data signal of sum_15 |
| s_axi_control | sum_16_1 | 0x160  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_16_2 | 0x164  | 32    | W      | Data signal of sum_16 |
| s_axi_control | sum_17_1 | 0x16c  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_17_2 | 0x170  | 32    | W      | Data signal of sum_17 |
| s_axi_control | sum_18_1 | 0x178  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_18_2 | 0x17c  | 32    | W      | Data signal of sum_18 |
| s_axi_control | sum_19_1 | 0x184  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_19_2 | 0x188  | 32    | W      | Data signal of sum_19 |
| s_axi_control | sum_20_1 | 0x190  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_20_2 | 0x194  | 32    | W      | Data signal of sum_20 |
| s_axi_control | sum_21_1 | 0x19c  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_21_2 | 0x1a0  | 32    | W      | Data signal of sum_21 |
| s_axi_control | sum_22_1 | 0x1a8  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_22_2 | 0x1ac  | 32    | W      | Data signal of sum_22 |
| s_axi_control | sum_23_1 | 0x1b4  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_23_2 | 0x1b8  | 32    | W      | Data signal of sum_23 |
| s_axi_control | sum_24_1 | 0x1c0  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_24_2 | 0x1c4  | 32    | W      | Data signal of sum_24 |
| s_axi_control | sum_25_1 | 0x1cc  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_25_2 | 0x1d0  | 32    | W      | Data signal of sum_25 |
| s_axi_control | sum_26_1 | 0x1d8  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_26_2 | 0x1dc  | 32    | W      | Data signal of sum_26 |
| s_axi_control | sum_27_1 | 0x1e4  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_27_2 | 0x1e8  | 32    | W      | Data signal of sum_27 |
| s_axi_control | sum_28_1 | 0x1f0  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_28_2 | 0x1f4  | 32    | W      | Data signal of sum_28 |
| s_axi_control | sum_29_1 | 0x1fc  | 32    | W      | Data signal of sum_29 |
| s_axi_control | sum_29_2 | 0x200  | 32    | W      | Data signal of sum_29 |
+---------------+----------+--------+-------+--------+-----------------------+

* Other Ports
+-----------+---------+----------+
| Interface | Mode    | Bitwidth |
+-----------+---------+----------+
| np        | ap_none | 32       |
| nq        | ap_none | 32       |
| nr        | ap_none | 32       |
+-----------+---------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst_n  | reset      | ap_rst_n                          |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| nr       | in        | int      |
| nq       | in        | int      |
| np       | in        | int      |
| A        | inout     | double*  |
| C4       | inout     | double*  |
| sum      | inout     | double*  |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| nr       | nr            | port      |          |
| nq       | nq            | port      |          |
| np       | np            | port      |          |
| A        | m_axi_gmem_0  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_1  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_2  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_3  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_4  | interface |          |
| A        | s_axi_control | interface | offset   |
| A        | m_axi_gmem_5  | interface |          |
| A        | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_0  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_1  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_2  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_3  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_4  | interface |          |
| C4       | s_axi_control | interface | offset   |
| C4       | m_axi_gmem_5  | interface |          |
| C4       | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_0  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_1  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_2  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_3  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_4  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_5  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_6  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_7  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_8  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_9  | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_10 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_11 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_12 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_13 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_14 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_15 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_16 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_17 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_18 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_19 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_20 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_21 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_22 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_23 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_24 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_25 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_26 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_27 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_28 | interface |          |
| sum      | s_axi_control | interface | offset   |
| sum      | m_axi_gmem_29 | interface |          |
| sum      | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_5 | read      | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_1 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_2 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_3 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_4 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_5 | write     | 5      | 64    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
+--------------+-----------+--------+-------+------------------------------------------------------------------------------------------+

* Inferred Bursts and Widening Missed
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| HW Interface | Variable | Problem                                                                                                  | Resolution | Location                                                                                 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:7:15  |
| m_axi_gmem_0 | A_0      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_1 | A_1      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_2 | A_2      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_3 | A_3      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_4 | A_4      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
| m_axi_gmem_5 | A_5      | Could not widen since type double size is greater than or equal to the max_widen_bitwidth threshold of 0 | 214-353    | /home/zqy/LLM4CHIP/dataset/pair_slow_fast/SYN_dataset/doitgen/generate/doitgen.cpp:74:38 |
+--------------+----------+----------------------------------------------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------+

    * Resolution URL: www.xilinx.com/cgi-bin/docs/rdoc?v=2022.2;t=hls+guidance;d=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------+------+--------+------------------+------+---------+---------+
| Name                                                | DSP  | Pragma | Variable         | Op   | Impl    | Latency |
+-----------------------------------------------------+------+--------+------------------+------+---------+---------+
| + doitgen                                           | 2071 |        |                  |      |         |         |
|  + doitgen_Pipeline_VITIS_LOOP_41_1_VITIS_LOOP_43_2 | 2071 |        |                  |      |         |         |
|    add_ln41_fu_9404_p2                              | -    |        | add_ln41         | add  | fabric  | 0       |
|    add_ln41_1_fu_9430_p2                            | -    |        | add_ln41_1       | add  | fabric  | 0       |
|    mul_mul_5ns_10ns_15_4_1_U391                     | 1    |        | mul_ln43         | mul  | dsp48   | 3       |
|    add_ln43_fu_9490_p2                              | -    |        | add_ln43         | add  | fabric  | 0       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i            | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i9           | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_s          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i9_s         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_6          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i9_6         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_7          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i9_7         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_8          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i9_8         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_9          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i9_9         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_10         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i9_10        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_11343_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i9_11345_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_11343_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i9_11345_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_11343_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i9_11345_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_11343_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i9_11345_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_11343_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i9_11345_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_11         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i9_11        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_21350_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i9_21352_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_21350_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i9_21352_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_21350_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i9_21352_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_21350_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i9_21352_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_21350_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i9_21352_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_12         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i9_12        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_31357_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i9_31359_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_31357_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i9_31359_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_31357_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i9_31359_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_31357_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i9_31359_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_31357_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i9_31359_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_13         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i9_13        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_41364_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i9_41366_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_41364_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i9_41366_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_41364_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i9_41366_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_41364_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i9_41366_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_41364_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i9_41366_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_5          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i9_5         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_5_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i9_5_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_5_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i9_5_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_5_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i9_5_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_5_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i9_5_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_5_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i9_5_5       | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add              | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add30_s          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add30_6          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add30_7          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add30_8          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add30_5          | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_14         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i9_14        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_11105_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i9_11107_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_11105_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i9_11107_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_11105_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i9_11107_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_11105_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i9_11107_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_11105_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i9_11107_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_11105_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i9_11107_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_11105_1_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i9_11107_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_11105_1_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i9_11107_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_11105_1_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i9_11107_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_11105_1_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i9_11107_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_11105_1_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i9_11107_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_11105_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i9_11107_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_11105_2_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i9_11107_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_11105_2_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i9_11107_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_11105_2_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i9_11107_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_11105_2_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i9_11107_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_11105_2_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i9_11107_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_11105_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i9_11107_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_11105_3_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i9_11107_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_11105_3_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i9_11107_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_11105_3_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i9_11107_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_11105_3_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i9_11107_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_11105_3_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i9_11107_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_11105_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i9_11107_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_11105_4_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i9_11107_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_11105_4_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i9_11107_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_11105_4_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i9_11107_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_11105_4_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i9_11107_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_11105_4_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i9_11107_4_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_11105_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i9_11107_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_11105_5_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i9_11107_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_11105_5_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i9_11107_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_11105_5_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i9_11107_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_11105_5_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i9_11107_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_11105_5_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i9_11107_5_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add30_9          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add30_11111_1    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add30_11111_2    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add30_11111_3    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add30_11111_4    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add30_11111_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_15         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i9_15        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_21122_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i9_21124_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_21122_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i9_21124_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_21122_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i9_21124_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_21122_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i9_21124_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_21122_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i9_21124_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_21122_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i9_21124_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_21122_1_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i9_21124_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_21122_1_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i9_21124_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_21122_1_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i9_21124_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_21122_1_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i9_21124_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_21122_1_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i9_21124_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_21122_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i9_21124_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_21122_2_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i9_21124_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_21122_2_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i9_21124_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_21122_2_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i9_21124_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_21122_2_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i9_21124_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_21122_2_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i9_21124_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_21122_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i9_21124_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_21122_3_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i9_21124_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_21122_3_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i9_21124_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_21122_3_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i9_21124_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_21122_3_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i9_21124_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_21122_3_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i9_21124_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_21122_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i9_21124_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_21122_4_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i9_21124_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_21122_4_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i9_21124_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_21122_4_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i9_21124_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_21122_4_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i9_21124_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_21122_4_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i9_21124_4_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_21122_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i9_21124_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_21122_5_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i9_21124_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_21122_5_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i9_21124_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_21122_5_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i9_21124_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_21122_5_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i9_21124_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_21122_5_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i9_21124_5_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add30_10         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add30_21128_1    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add30_21128_2    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add30_21128_3    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add30_21128_4    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add30_21128_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_16         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i9_16        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_31139_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i9_31141_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_31139_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i9_31141_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_31139_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i9_31141_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_31139_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i9_31141_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_31139_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i9_31141_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_31139_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i9_31141_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_31139_1_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i9_31141_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_31139_1_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i9_31141_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_31139_1_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i9_31141_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_31139_1_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i9_31141_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_31139_1_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i9_31141_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_31139_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i9_31141_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_31139_2_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i9_31141_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_31139_2_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i9_31141_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_31139_2_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i9_31141_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_31139_2_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i9_31141_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_31139_2_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i9_31141_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_31139_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i9_31141_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_31139_3_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i9_31141_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_31139_3_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i9_31141_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_31139_3_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i9_31141_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_31139_3_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i9_31141_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_31139_3_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i9_31141_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_31139_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i9_31141_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_31139_4_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i9_31141_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_31139_4_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i9_31141_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_31139_4_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i9_31141_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_31139_4_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i9_31141_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_31139_4_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i9_31141_4_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_31139_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i9_31141_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_31139_5_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i9_31141_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_31139_5_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i9_31141_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_31139_5_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i9_31141_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_31139_5_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i9_31141_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_31139_5_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i9_31141_5_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add30_11         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add30_31145_1    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add30_31145_2    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add30_31145_3    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add30_31145_4    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add30_31145_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_17         | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i9_17        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_41156_s    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i9_41158_s   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_41156_6    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i9_41158_6   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_41156_7    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i9_41158_7   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_41156_8    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i9_41158_8   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_41156_9    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i9_41158_9   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_41156_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i9_41158_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_41156_1_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i9_41158_1_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_41156_1_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i9_41158_1_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_41156_1_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i9_41158_1_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_41156_1_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i9_41158_1_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_41156_1_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i9_41158_1_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_41156_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i9_41158_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_41156_2_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i9_41158_2_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_41156_2_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i9_41158_2_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_41156_2_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i9_41158_2_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_41156_2_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i9_41158_2_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_41156_2_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i9_41158_2_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_41156_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i9_41158_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_41156_3_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i9_41158_3_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_41156_3_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i9_41158_3_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_41156_3_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i9_41158_3_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_41156_3_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i9_41158_3_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_41156_3_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i9_41158_3_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_41156_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i9_41158_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_41156_4_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i9_41158_4_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_41156_4_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i9_41158_4_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_41156_4_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i9_41158_4_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_41156_4_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i9_41158_4_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_41156_4_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i9_41158_4_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_41156_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i9_41158_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_41156_5_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i9_41158_5_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_41156_5_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i9_41158_5_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_41156_5_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i9_41158_5_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_41156_5_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i9_41158_5_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_41156_5_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i9_41158_5_5 | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add30_12         | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add30_41162_1    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add30_41162_2    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add30_41162_3    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add30_41162_4    | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add30_41162_5    | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_1          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i9_1         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_1_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i9_1_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_1_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i9_1_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_1_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i9_1_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_1_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i9_1_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_1_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i9_1_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_1_10       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i9_1_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_1_11011_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i9_1_11013_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_1_11011_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i9_1_11013_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_1_11011_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i9_1_11013_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_1_11011_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i9_1_11013_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_1_11011_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i9_1_11013_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_1_11       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i9_1_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_1_21018_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i9_1_21020_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_1_21018_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i9_1_21020_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_1_21018_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i9_1_21020_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_1_21018_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i9_1_21020_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_1_21018_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i9_1_21020_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_1_12       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i9_1_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_1_31025_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i9_1_31027_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_1_31025_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i9_1_31027_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_1_31025_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i9_1_31027_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_1_31025_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i9_1_31027_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_1_31025_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i9_1_31027_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_1_13       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i9_1_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_1_41032_1  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i9_1_41034_1 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_1_41032_2  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i9_1_41034_2 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_1_41032_3  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i9_1_41034_3 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_1_41032_4  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i9_1_41034_4 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_1_41032_5  | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i9_1_41034_5 | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_1_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i9_1_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_1_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i9_1_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_1_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i9_1_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_1_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i9_1_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_1_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i9_1_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_1_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i9_1_5_5     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add30_1          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add30_1_s        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add30_1_6        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add30_1_7        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add30_1_8        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add30_1_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_1_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i9_1_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_1_1_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i9_1_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_1_1_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i9_1_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_1_1_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i9_1_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_1_1_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i9_1_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_1_1_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i9_1_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_1_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i9_1_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_1_1_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i9_1_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_1_1_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i9_1_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_1_1_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i9_1_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_1_1_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i9_1_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_1_1_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i9_1_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_1_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i9_1_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_1_1_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i9_1_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_1_1_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i9_1_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_1_1_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i9_1_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_1_1_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i9_1_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_1_1_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i9_1_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_1_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i9_1_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_1_1_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i9_1_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_1_1_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i9_1_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_1_1_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i9_1_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_1_1_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i9_1_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_1_1_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i9_1_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_1_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i9_1_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_1_1_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i9_1_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_1_1_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i9_1_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_1_1_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i9_1_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_1_1_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i9_1_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_1_1_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i9_1_1_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_1_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i9_1_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_1_1_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i9_1_1_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_1_1_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i9_1_1_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_1_1_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i9_1_1_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_1_1_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i9_1_1_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_1_1_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i9_1_1_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add30_1_1        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add30_1_1_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add30_1_1_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add30_1_1_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add30_1_1_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add30_1_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_1_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i9_1_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_1_2_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i9_1_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_1_2_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i9_1_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_1_2_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i9_1_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_1_2_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i9_1_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_1_2_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i9_1_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_1_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i9_1_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_1_2_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i9_1_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_1_2_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i9_1_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_1_2_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i9_1_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_1_2_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i9_1_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_1_2_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i9_1_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_1_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i9_1_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_1_2_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i9_1_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_1_2_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i9_1_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_1_2_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i9_1_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_1_2_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i9_1_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_1_2_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i9_1_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_1_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i9_1_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_1_2_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i9_1_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_1_2_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i9_1_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_1_2_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i9_1_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_1_2_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i9_1_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_1_2_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i9_1_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_1_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i9_1_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_1_2_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i9_1_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_1_2_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i9_1_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_1_2_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i9_1_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_1_2_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i9_1_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_1_2_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i9_1_2_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_1_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i9_1_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_1_2_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i9_1_2_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_1_2_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i9_1_2_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_1_2_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i9_1_2_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_1_2_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i9_1_2_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_1_2_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i9_1_2_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add30_1_2        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add30_1_2_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add30_1_2_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add30_1_2_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add30_1_2_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add30_1_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_1_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i9_1_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_1_3_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i9_1_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_1_3_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i9_1_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_1_3_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i9_1_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_1_3_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i9_1_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_1_3_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i9_1_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_1_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i9_1_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_1_3_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i9_1_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_1_3_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i9_1_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_1_3_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i9_1_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_1_3_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i9_1_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_1_3_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i9_1_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_1_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i9_1_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_1_3_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i9_1_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_1_3_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i9_1_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_1_3_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i9_1_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_1_3_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i9_1_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_1_3_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i9_1_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_1_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i9_1_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_1_3_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i9_1_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_1_3_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i9_1_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_1_3_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i9_1_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_1_3_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i9_1_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_1_3_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i9_1_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_1_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i9_1_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_1_3_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i9_1_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_1_3_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i9_1_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_1_3_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i9_1_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_1_3_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i9_1_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_1_3_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i9_1_3_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_1_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i9_1_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_1_3_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i9_1_3_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_1_3_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i9_1_3_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_1_3_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i9_1_3_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_1_3_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i9_1_3_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_1_3_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i9_1_3_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add30_1_3        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add30_1_3_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add30_1_3_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add30_1_3_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add30_1_3_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add30_1_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_1_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i9_1_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_1_4_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i9_1_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_1_4_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i9_1_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_1_4_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i9_1_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_1_4_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i9_1_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_1_4_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i9_1_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_1_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i9_1_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_1_4_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i9_1_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_1_4_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i9_1_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_1_4_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i9_1_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_1_4_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i9_1_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_1_4_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i9_1_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_1_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i9_1_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_1_4_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i9_1_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_1_4_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i9_1_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_1_4_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i9_1_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_1_4_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i9_1_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_1_4_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i9_1_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_1_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i9_1_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_1_4_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i9_1_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_1_4_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i9_1_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_1_4_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i9_1_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_1_4_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i9_1_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_1_4_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i9_1_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_1_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i9_1_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_1_4_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i9_1_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_1_4_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i9_1_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_1_4_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i9_1_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_1_4_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i9_1_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_1_4_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i9_1_4_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_1_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i9_1_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_1_4_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i9_1_4_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_1_4_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i9_1_4_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_1_4_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i9_1_4_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_1_4_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i9_1_4_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_1_4_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i9_1_4_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add30_1_4        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add30_1_4_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add30_1_4_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add30_1_4_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add30_1_4_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add30_1_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_2          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i9_2         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_2_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i9_2_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_2_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i9_2_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_2_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i9_2_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_2_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i9_2_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_2_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i9_2_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_2_10       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i9_2_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_2_1747_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i9_2_1749_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_2_1747_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i9_2_1749_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_2_1747_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i9_2_1749_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_2_1747_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i9_2_1749_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_2_1747_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i9_2_1749_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_2_11       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i9_2_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_2_2754_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i9_2_2756_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_2_2754_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i9_2_2756_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_2_2754_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i9_2_2756_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_2_2754_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i9_2_2756_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_2_2754_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i9_2_2756_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_2_12       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i9_2_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_2_3761_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i9_2_3763_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_2_3761_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i9_2_3763_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_2_3761_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i9_2_3763_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_2_3761_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i9_2_3763_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_2_3761_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i9_2_3763_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_2_13       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i9_2_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_2_4768_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i9_2_4770_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_2_4768_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i9_2_4770_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_2_4768_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i9_2_4770_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_2_4768_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i9_2_4770_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_2_4768_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i9_2_4770_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_2_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i9_2_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_2_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i9_2_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_2_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i9_2_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_2_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i9_2_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_2_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i9_2_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_2_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i9_2_5_5     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add30_2          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add30_2_s        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add30_2_6        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add30_2_7        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add30_2_8        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add30_2_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_2_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i9_2_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_2_1_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i9_2_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_2_1_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i9_2_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_2_1_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i9_2_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_2_1_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i9_2_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_2_1_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i9_2_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_2_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i9_2_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_2_1_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i9_2_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_2_1_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i9_2_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_2_1_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i9_2_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_2_1_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i9_2_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_2_1_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i9_2_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_2_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i9_2_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_2_1_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i9_2_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_2_1_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i9_2_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_2_1_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i9_2_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_2_1_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i9_2_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_2_1_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i9_2_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_2_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i9_2_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_2_1_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i9_2_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_2_1_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i9_2_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_2_1_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i9_2_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_2_1_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i9_2_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_2_1_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i9_2_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_2_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i9_2_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_2_1_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i9_2_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_2_1_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i9_2_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_2_1_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i9_2_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_2_1_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i9_2_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_2_1_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i9_2_1_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_2_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i9_2_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_2_1_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i9_2_1_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_2_1_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i9_2_1_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_2_1_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i9_2_1_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_2_1_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i9_2_1_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_2_1_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i9_2_1_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add30_2_1        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add30_2_1_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add30_2_1_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add30_2_1_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add30_2_1_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add30_2_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_2_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i9_2_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_2_2_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i9_2_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_2_2_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i9_2_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_2_2_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i9_2_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_2_2_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i9_2_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_2_2_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i9_2_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_2_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i9_2_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_2_2_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i9_2_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_2_2_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i9_2_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_2_2_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i9_2_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_2_2_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i9_2_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_2_2_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i9_2_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_2_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i9_2_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_2_2_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i9_2_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_2_2_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i9_2_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_2_2_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i9_2_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_2_2_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i9_2_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_2_2_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i9_2_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_2_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i9_2_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_2_2_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i9_2_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_2_2_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i9_2_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_2_2_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i9_2_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_2_2_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i9_2_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_2_2_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i9_2_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_2_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i9_2_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_2_2_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i9_2_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_2_2_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i9_2_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_2_2_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i9_2_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_2_2_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i9_2_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_2_2_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i9_2_2_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_2_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i9_2_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_2_2_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i9_2_2_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_2_2_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i9_2_2_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_2_2_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i9_2_2_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_2_2_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i9_2_2_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_2_2_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i9_2_2_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add30_2_2        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add30_2_2_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add30_2_2_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add30_2_2_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add30_2_2_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add30_2_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_2_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i9_2_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_2_3_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i9_2_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_2_3_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i9_2_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_2_3_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i9_2_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_2_3_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i9_2_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_2_3_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i9_2_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_2_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i9_2_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_2_3_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i9_2_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_2_3_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i9_2_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_2_3_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i9_2_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_2_3_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i9_2_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_2_3_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i9_2_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_2_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i9_2_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_2_3_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i9_2_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_2_3_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i9_2_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_2_3_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i9_2_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_2_3_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i9_2_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_2_3_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i9_2_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_2_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i9_2_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_2_3_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i9_2_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_2_3_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i9_2_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_2_3_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i9_2_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_2_3_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i9_2_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_2_3_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i9_2_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_2_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i9_2_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_2_3_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i9_2_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_2_3_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i9_2_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_2_3_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i9_2_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_2_3_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i9_2_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_2_3_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i9_2_3_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_2_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i9_2_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_2_3_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i9_2_3_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_2_3_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i9_2_3_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_2_3_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i9_2_3_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_2_3_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i9_2_3_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_2_3_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i9_2_3_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add30_2_3        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add30_2_3_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add30_2_3_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add30_2_3_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add30_2_3_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add30_2_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_2_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i9_2_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_2_4_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i9_2_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_2_4_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i9_2_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_2_4_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i9_2_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_2_4_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i9_2_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_2_4_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i9_2_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_2_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i9_2_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_2_4_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i9_2_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_2_4_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i9_2_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_2_4_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i9_2_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_2_4_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i9_2_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_2_4_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i9_2_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_2_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i9_2_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_2_4_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i9_2_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_2_4_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i9_2_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_2_4_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i9_2_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_2_4_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i9_2_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_2_4_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i9_2_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_2_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i9_2_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_2_4_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i9_2_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_2_4_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i9_2_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_2_4_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i9_2_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_2_4_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i9_2_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_2_4_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i9_2_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_2_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i9_2_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_2_4_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i9_2_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_2_4_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i9_2_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_2_4_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i9_2_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_2_4_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i9_2_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_2_4_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i9_2_4_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_2_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i9_2_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_2_4_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i9_2_4_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_2_4_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i9_2_4_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_2_4_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i9_2_4_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_2_4_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i9_2_4_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_2_4_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i9_2_4_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add30_2_4        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add30_2_4_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add30_2_4_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add30_2_4_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add30_2_4_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add30_2_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_3          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i9_3         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_3_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i9_3_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_3_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i9_3_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_3_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i9_3_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_3_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i9_3_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_3_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i9_3_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_3_10       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i9_3_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_3_1483_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i9_3_1485_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_3_1483_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i9_3_1485_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_3_1483_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i9_3_1485_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_3_1483_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i9_3_1485_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_3_1483_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i9_3_1485_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_3_11       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i9_3_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_3_2490_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i9_3_2492_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_3_2490_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i9_3_2492_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_3_2490_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i9_3_2492_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_3_2490_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i9_3_2492_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_3_2490_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i9_3_2492_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_3_12       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i9_3_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_3_3497_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i9_3_3499_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_3_3497_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i9_3_3499_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_3_3497_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i9_3_3499_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_3_3497_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i9_3_3499_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_3_3497_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i9_3_3499_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_3_13       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i9_3_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_3_4504_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i9_3_4506_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_3_4504_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i9_3_4506_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_3_4504_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i9_3_4506_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_3_4504_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i9_3_4506_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_3_4504_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i9_3_4506_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_3_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i9_3_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_3_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i9_3_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_3_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i9_3_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_3_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i9_3_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_3_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i9_3_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_3_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i9_3_5_5     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add30_3          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add30_3_s        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add30_3_6        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add30_3_7        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add30_3_8        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add30_3_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_3_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i9_3_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_3_1_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i9_3_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_3_1_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i9_3_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_3_1_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i9_3_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_3_1_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i9_3_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_3_1_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i9_3_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_3_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i9_3_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_3_1_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i9_3_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_3_1_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i9_3_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_3_1_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i9_3_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_3_1_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i9_3_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_3_1_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i9_3_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_3_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i9_3_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_3_1_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i9_3_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_3_1_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i9_3_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_3_1_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i9_3_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_3_1_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i9_3_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_3_1_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i9_3_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_3_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i9_3_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_3_1_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i9_3_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_3_1_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i9_3_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_3_1_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i9_3_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_3_1_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i9_3_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_3_1_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i9_3_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_3_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i9_3_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_3_1_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i9_3_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_3_1_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i9_3_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_3_1_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i9_3_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_3_1_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i9_3_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_3_1_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i9_3_1_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_3_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i9_3_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_3_1_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i9_3_1_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_3_1_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i9_3_1_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_3_1_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i9_3_1_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_3_1_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i9_3_1_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_3_1_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i9_3_1_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add30_3_1        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add30_3_1_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add30_3_1_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add30_3_1_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add30_3_1_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add30_3_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_3_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i9_3_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_3_2_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i9_3_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_3_2_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i9_3_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_3_2_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i9_3_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_3_2_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i9_3_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_3_2_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i9_3_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_3_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i9_3_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_3_2_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i9_3_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_3_2_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i9_3_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_3_2_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i9_3_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_3_2_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i9_3_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_3_2_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i9_3_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_3_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i9_3_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_3_2_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i9_3_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_3_2_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i9_3_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_3_2_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i9_3_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_3_2_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i9_3_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_3_2_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i9_3_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_3_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i9_3_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_3_2_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i9_3_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_3_2_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i9_3_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_3_2_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i9_3_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_3_2_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i9_3_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_3_2_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i9_3_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_3_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i9_3_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_3_2_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i9_3_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_3_2_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i9_3_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_3_2_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i9_3_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_3_2_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i9_3_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_3_2_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i9_3_2_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_3_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i9_3_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_3_2_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i9_3_2_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_3_2_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i9_3_2_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_3_2_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i9_3_2_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_3_2_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i9_3_2_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_3_2_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i9_3_2_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add30_3_2        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add30_3_2_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add30_3_2_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add30_3_2_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add30_3_2_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add30_3_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_3_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i9_3_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_3_3_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i9_3_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_3_3_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i9_3_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_3_3_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i9_3_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_3_3_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i9_3_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_3_3_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i9_3_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_3_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i9_3_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_3_3_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i9_3_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_3_3_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i9_3_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_3_3_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i9_3_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_3_3_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i9_3_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_3_3_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i9_3_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_3_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i9_3_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_3_3_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i9_3_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_3_3_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i9_3_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_3_3_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i9_3_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_3_3_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i9_3_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_3_3_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i9_3_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_3_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i9_3_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_3_3_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i9_3_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_3_3_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i9_3_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_3_3_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i9_3_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_3_3_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i9_3_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_3_3_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i9_3_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_3_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i9_3_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_3_3_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i9_3_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_3_3_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i9_3_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_3_3_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i9_3_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_3_3_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i9_3_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_3_3_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i9_3_3_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_3_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i9_3_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_3_3_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i9_3_3_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_3_3_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i9_3_3_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_3_3_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i9_3_3_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_3_3_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i9_3_3_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_3_3_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i9_3_3_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add30_3_3        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add30_3_3_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add30_3_3_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add30_3_3_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add30_3_3_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add30_3_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_3_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i9_3_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_3_4_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i9_3_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_3_4_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i9_3_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_3_4_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i9_3_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_3_4_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i9_3_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_3_4_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i9_3_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_3_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i9_3_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_3_4_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i9_3_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_3_4_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i9_3_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_3_4_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i9_3_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_3_4_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i9_3_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_3_4_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i9_3_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_3_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i9_3_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_3_4_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i9_3_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_3_4_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i9_3_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_3_4_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i9_3_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_3_4_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i9_3_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_3_4_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i9_3_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_3_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i9_3_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_3_4_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i9_3_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_3_4_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i9_3_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_3_4_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i9_3_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_3_4_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i9_3_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_3_4_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i9_3_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_3_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i9_3_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_3_4_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i9_3_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_3_4_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i9_3_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_3_4_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i9_3_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_3_4_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i9_3_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_3_4_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i9_3_4_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_3_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i9_3_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_3_4_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i9_3_4_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_3_4_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i9_3_4_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_3_4_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i9_3_4_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_3_4_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i9_3_4_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_3_4_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i9_3_4_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add30_3_4        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add30_3_4_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add30_3_4_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add30_3_4_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add30_3_4_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add30_3_4_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U211               | 8    |        | mul_i_4          | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U1                | 3    |        | add_i9_4         | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U212               | 8    |        | mul_i_4_s        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U2                | 3    |        | add_i9_4_s       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U213               | 8    |        | mul_i_4_6        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U3                | 3    |        | add_i9_4_6       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U214               | 8    |        | mul_i_4_7        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U4                | 3    |        | add_i9_4_7       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U215               | 8    |        | mul_i_4_8        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U5                | 3    |        | add_i9_4_8       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U216               | 8    |        | mul_i_4_9        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U6                | 3    |        | add_i9_4_9       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U217               | 8    |        | mul_i_4_10       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U31               | 3    |        | add_i9_4_10      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U218               | 8    |        | mul_i_4_1219_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U32               | 3    |        | add_i9_4_1221_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U219               | 8    |        | mul_i_4_1219_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U33               | 3    |        | add_i9_4_1221_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U220               | 8    |        | mul_i_4_1219_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U34               | 3    |        | add_i9_4_1221_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U221               | 8    |        | mul_i_4_1219_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U35               | 3    |        | add_i9_4_1221_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U222               | 8    |        | mul_i_4_1219_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U36               | 3    |        | add_i9_4_1221_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U223               | 8    |        | mul_i_4_11       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U61               | 3    |        | add_i9_4_11      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U224               | 8    |        | mul_i_4_2226_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U62               | 3    |        | add_i9_4_2228_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U225               | 8    |        | mul_i_4_2226_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U63               | 3    |        | add_i9_4_2228_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U226               | 8    |        | mul_i_4_2226_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U64               | 3    |        | add_i9_4_2228_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U227               | 8    |        | mul_i_4_2226_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U65               | 3    |        | add_i9_4_2228_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U228               | 8    |        | mul_i_4_2226_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U66               | 3    |        | add_i9_4_2228_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U229               | 8    |        | mul_i_4_12       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U91               | 3    |        | add_i9_4_12      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U230               | 8    |        | mul_i_4_3233_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U92               | 3    |        | add_i9_4_3235_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U231               | 8    |        | mul_i_4_3233_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U93               | 3    |        | add_i9_4_3235_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U232               | 8    |        | mul_i_4_3233_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U94               | 3    |        | add_i9_4_3235_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U233               | 8    |        | mul_i_4_3233_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U95               | 3    |        | add_i9_4_3235_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U234               | 8    |        | mul_i_4_3233_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U96               | 3    |        | add_i9_4_3235_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U235               | 8    |        | mul_i_4_13       | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U121              | 3    |        | add_i9_4_13      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U236               | 8    |        | mul_i_4_4240_1   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U122              | 3    |        | add_i9_4_4242_1  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U237               | 8    |        | mul_i_4_4240_2   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U123              | 3    |        | add_i9_4_4242_2  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U238               | 8    |        | mul_i_4_4240_3   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U124              | 3    |        | add_i9_4_4242_3  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U239               | 8    |        | mul_i_4_4240_4   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U125              | 3    |        | add_i9_4_4242_4  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U240               | 8    |        | mul_i_4_4240_5   | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U126              | 3    |        | add_i9_4_4242_5  | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U241               | 8    |        | mul_i_4_5        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U151              | 3    |        | add_i9_4_5       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U242               | 8    |        | mul_i_4_5_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U152              | 3    |        | add_i9_4_5_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U243               | 8    |        | mul_i_4_5_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U153              | 3    |        | add_i9_4_5_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U244               | 8    |        | mul_i_4_5_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U154              | 3    |        | add_i9_4_5_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U245               | 8    |        | mul_i_4_5_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U155              | 3    |        | add_i9_4_5_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U246               | 8    |        | mul_i_4_5_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U156              | 3    |        | add_i9_4_5_5     | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U181              | 3    |        | add30_4          | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U182              | 3    |        | add30_4_s        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U183              | 3    |        | add30_4_6        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U184              | 3    |        | add30_4_7        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U185              | 3    |        | add30_4_8        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U186              | 3    |        | add30_4_5        | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U247               | 8    |        | mul_i_4_1        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U7                | 3    |        | add_i9_4_1       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U248               | 8    |        | mul_i_4_1_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U8                | 3    |        | add_i9_4_1_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U249               | 8    |        | mul_i_4_1_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U9                | 3    |        | add_i9_4_1_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U250               | 8    |        | mul_i_4_1_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U10               | 3    |        | add_i9_4_1_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U251               | 8    |        | mul_i_4_1_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U11               | 3    |        | add_i9_4_1_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U252               | 8    |        | mul_i_4_1_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U12               | 3    |        | add_i9_4_1_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U253               | 8    |        | mul_i_4_1_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U37               | 3    |        | add_i9_4_1_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U254               | 8    |        | mul_i_4_1_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U38               | 3    |        | add_i9_4_1_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U255               | 8    |        | mul_i_4_1_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U39               | 3    |        | add_i9_4_1_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U256               | 8    |        | mul_i_4_1_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U40               | 3    |        | add_i9_4_1_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U257               | 8    |        | mul_i_4_1_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U41               | 3    |        | add_i9_4_1_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U258               | 8    |        | mul_i_4_1_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U42               | 3    |        | add_i9_4_1_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U259               | 8    |        | mul_i_4_1_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U67               | 3    |        | add_i9_4_1_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U260               | 8    |        | mul_i_4_1_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U68               | 3    |        | add_i9_4_1_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U261               | 8    |        | mul_i_4_1_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U69               | 3    |        | add_i9_4_1_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U262               | 8    |        | mul_i_4_1_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U70               | 3    |        | add_i9_4_1_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U263               | 8    |        | mul_i_4_1_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U71               | 3    |        | add_i9_4_1_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U264               | 8    |        | mul_i_4_1_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U72               | 3    |        | add_i9_4_1_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U265               | 8    |        | mul_i_4_1_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U97               | 3    |        | add_i9_4_1_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U266               | 8    |        | mul_i_4_1_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U98               | 3    |        | add_i9_4_1_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U267               | 8    |        | mul_i_4_1_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U99               | 3    |        | add_i9_4_1_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U268               | 8    |        | mul_i_4_1_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U100              | 3    |        | add_i9_4_1_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U269               | 8    |        | mul_i_4_1_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U101              | 3    |        | add_i9_4_1_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U270               | 8    |        | mul_i_4_1_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U102              | 3    |        | add_i9_4_1_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U271               | 8    |        | mul_i_4_1_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U127              | 3    |        | add_i9_4_1_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U272               | 8    |        | mul_i_4_1_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U128              | 3    |        | add_i9_4_1_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U273               | 8    |        | mul_i_4_1_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U129              | 3    |        | add_i9_4_1_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U274               | 8    |        | mul_i_4_1_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U130              | 3    |        | add_i9_4_1_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U275               | 8    |        | mul_i_4_1_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U131              | 3    |        | add_i9_4_1_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U276               | 8    |        | mul_i_4_1_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U132              | 3    |        | add_i9_4_1_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U277               | 8    |        | mul_i_4_1_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U157              | 3    |        | add_i9_4_1_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U278               | 8    |        | mul_i_4_1_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U158              | 3    |        | add_i9_4_1_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U279               | 8    |        | mul_i_4_1_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U159              | 3    |        | add_i9_4_1_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U280               | 8    |        | mul_i_4_1_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U160              | 3    |        | add_i9_4_1_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U281               | 8    |        | mul_i_4_1_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U161              | 3    |        | add_i9_4_1_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U282               | 8    |        | mul_i_4_1_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U162              | 3    |        | add_i9_4_1_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U187              | 3    |        | add30_4_1        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U188              | 3    |        | add30_4_1_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U189              | 3    |        | add30_4_1_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U190              | 3    |        | add30_4_1_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U191              | 3    |        | add30_4_1_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U192              | 3    |        | add30_4_1_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U283               | 8    |        | mul_i_4_2        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U13               | 3    |        | add_i9_4_2       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U284               | 8    |        | mul_i_4_2_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U14               | 3    |        | add_i9_4_2_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U285               | 8    |        | mul_i_4_2_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U15               | 3    |        | add_i9_4_2_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U286               | 8    |        | mul_i_4_2_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U16               | 3    |        | add_i9_4_2_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U287               | 8    |        | mul_i_4_2_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U17               | 3    |        | add_i9_4_2_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U288               | 8    |        | mul_i_4_2_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U18               | 3    |        | add_i9_4_2_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U289               | 8    |        | mul_i_4_2_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U43               | 3    |        | add_i9_4_2_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U290               | 8    |        | mul_i_4_2_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U44               | 3    |        | add_i9_4_2_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U291               | 8    |        | mul_i_4_2_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U45               | 3    |        | add_i9_4_2_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U292               | 8    |        | mul_i_4_2_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U46               | 3    |        | add_i9_4_2_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U293               | 8    |        | mul_i_4_2_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U47               | 3    |        | add_i9_4_2_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U294               | 8    |        | mul_i_4_2_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U48               | 3    |        | add_i9_4_2_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U295               | 8    |        | mul_i_4_2_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U73               | 3    |        | add_i9_4_2_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U296               | 8    |        | mul_i_4_2_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U74               | 3    |        | add_i9_4_2_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U297               | 8    |        | mul_i_4_2_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U75               | 3    |        | add_i9_4_2_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U298               | 8    |        | mul_i_4_2_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U76               | 3    |        | add_i9_4_2_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U299               | 8    |        | mul_i_4_2_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U77               | 3    |        | add_i9_4_2_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U300               | 8    |        | mul_i_4_2_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U78               | 3    |        | add_i9_4_2_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U301               | 8    |        | mul_i_4_2_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U103              | 3    |        | add_i9_4_2_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U302               | 8    |        | mul_i_4_2_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U104              | 3    |        | add_i9_4_2_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U303               | 8    |        | mul_i_4_2_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U105              | 3    |        | add_i9_4_2_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U304               | 8    |        | mul_i_4_2_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U106              | 3    |        | add_i9_4_2_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U305               | 8    |        | mul_i_4_2_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U107              | 3    |        | add_i9_4_2_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U306               | 8    |        | mul_i_4_2_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U108              | 3    |        | add_i9_4_2_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U307               | 8    |        | mul_i_4_2_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U133              | 3    |        | add_i9_4_2_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U308               | 8    |        | mul_i_4_2_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U134              | 3    |        | add_i9_4_2_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U309               | 8    |        | mul_i_4_2_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U135              | 3    |        | add_i9_4_2_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U310               | 8    |        | mul_i_4_2_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U136              | 3    |        | add_i9_4_2_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U311               | 8    |        | mul_i_4_2_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U137              | 3    |        | add_i9_4_2_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U312               | 8    |        | mul_i_4_2_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U138              | 3    |        | add_i9_4_2_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U313               | 8    |        | mul_i_4_2_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U163              | 3    |        | add_i9_4_2_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U314               | 8    |        | mul_i_4_2_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U164              | 3    |        | add_i9_4_2_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U315               | 8    |        | mul_i_4_2_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U165              | 3    |        | add_i9_4_2_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U316               | 8    |        | mul_i_4_2_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U166              | 3    |        | add_i9_4_2_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U317               | 8    |        | mul_i_4_2_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U167              | 3    |        | add_i9_4_2_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U318               | 8    |        | mul_i_4_2_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U168              | 3    |        | add_i9_4_2_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U193              | 3    |        | add30_4_2        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U194              | 3    |        | add30_4_2_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U195              | 3    |        | add30_4_2_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U196              | 3    |        | add30_4_2_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U197              | 3    |        | add30_4_2_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U198              | 3    |        | add30_4_2_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U319               | 8    |        | mul_i_4_3        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U19               | 3    |        | add_i9_4_3       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U320               | 8    |        | mul_i_4_3_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U20               | 3    |        | add_i9_4_3_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U321               | 8    |        | mul_i_4_3_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U21               | 3    |        | add_i9_4_3_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U322               | 8    |        | mul_i_4_3_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U22               | 3    |        | add_i9_4_3_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U323               | 8    |        | mul_i_4_3_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U23               | 3    |        | add_i9_4_3_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U324               | 8    |        | mul_i_4_3_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U24               | 3    |        | add_i9_4_3_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U325               | 8    |        | mul_i_4_3_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U49               | 3    |        | add_i9_4_3_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U326               | 8    |        | mul_i_4_3_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U50               | 3    |        | add_i9_4_3_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U327               | 8    |        | mul_i_4_3_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U51               | 3    |        | add_i9_4_3_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U328               | 8    |        | mul_i_4_3_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U52               | 3    |        | add_i9_4_3_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U329               | 8    |        | mul_i_4_3_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U53               | 3    |        | add_i9_4_3_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U330               | 8    |        | mul_i_4_3_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U54               | 3    |        | add_i9_4_3_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U331               | 8    |        | mul_i_4_3_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U79               | 3    |        | add_i9_4_3_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U332               | 8    |        | mul_i_4_3_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U80               | 3    |        | add_i9_4_3_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U333               | 8    |        | mul_i_4_3_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U81               | 3    |        | add_i9_4_3_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U334               | 8    |        | mul_i_4_3_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U82               | 3    |        | add_i9_4_3_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U335               | 8    |        | mul_i_4_3_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U83               | 3    |        | add_i9_4_3_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U336               | 8    |        | mul_i_4_3_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U84               | 3    |        | add_i9_4_3_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U337               | 8    |        | mul_i_4_3_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U109              | 3    |        | add_i9_4_3_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U338               | 8    |        | mul_i_4_3_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U110              | 3    |        | add_i9_4_3_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U339               | 8    |        | mul_i_4_3_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U111              | 3    |        | add_i9_4_3_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U340               | 8    |        | mul_i_4_3_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U112              | 3    |        | add_i9_4_3_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U341               | 8    |        | mul_i_4_3_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U113              | 3    |        | add_i9_4_3_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U342               | 8    |        | mul_i_4_3_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U114              | 3    |        | add_i9_4_3_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U343               | 8    |        | mul_i_4_3_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U139              | 3    |        | add_i9_4_3_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U344               | 8    |        | mul_i_4_3_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U140              | 3    |        | add_i9_4_3_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U345               | 8    |        | mul_i_4_3_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U141              | 3    |        | add_i9_4_3_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U346               | 8    |        | mul_i_4_3_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U142              | 3    |        | add_i9_4_3_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U347               | 8    |        | mul_i_4_3_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U143              | 3    |        | add_i9_4_3_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U348               | 8    |        | mul_i_4_3_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U144              | 3    |        | add_i9_4_3_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U349               | 8    |        | mul_i_4_3_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U169              | 3    |        | add_i9_4_3_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U350               | 8    |        | mul_i_4_3_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U170              | 3    |        | add_i9_4_3_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U351               | 8    |        | mul_i_4_3_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U171              | 3    |        | add_i9_4_3_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U352               | 8    |        | mul_i_4_3_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U172              | 3    |        | add_i9_4_3_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U353               | 8    |        | mul_i_4_3_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U173              | 3    |        | add_i9_4_3_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U354               | 8    |        | mul_i_4_3_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U174              | 3    |        | add_i9_4_3_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U199              | 3    |        | add30_4_3        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U200              | 3    |        | add30_4_3_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U201              | 3    |        | add30_4_3_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U202              | 3    |        | add30_4_3_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U203              | 3    |        | add30_4_3_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U204              | 3    |        | add30_4_3_5      | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U355               | 8    |        | mul_i_4_4        | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U25               | 3    |        | add_i9_4_4       | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U356               | 8    |        | mul_i_4_4_s      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U26               | 3    |        | add_i9_4_4_s     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U357               | 8    |        | mul_i_4_4_6      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U27               | 3    |        | add_i9_4_4_6     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U358               | 8    |        | mul_i_4_4_7      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U28               | 3    |        | add_i9_4_4_7     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U359               | 8    |        | mul_i_4_4_8      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U29               | 3    |        | add_i9_4_4_8     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U360               | 8    |        | mul_i_4_4_9      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U30               | 3    |        | add_i9_4_4_9     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U361               | 8    |        | mul_i_4_4_1      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U55               | 3    |        | add_i9_4_4_1     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U362               | 8    |        | mul_i_4_4_1_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U56               | 3    |        | add_i9_4_4_1_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U363               | 8    |        | mul_i_4_4_1_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U57               | 3    |        | add_i9_4_4_1_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U364               | 8    |        | mul_i_4_4_1_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U58               | 3    |        | add_i9_4_4_1_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U365               | 8    |        | mul_i_4_4_1_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U59               | 3    |        | add_i9_4_4_1_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U366               | 8    |        | mul_i_4_4_1_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U60               | 3    |        | add_i9_4_4_1_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U367               | 8    |        | mul_i_4_4_2      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U85               | 3    |        | add_i9_4_4_2     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U368               | 8    |        | mul_i_4_4_2_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U86               | 3    |        | add_i9_4_4_2_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U369               | 8    |        | mul_i_4_4_2_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U87               | 3    |        | add_i9_4_4_2_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U370               | 8    |        | mul_i_4_4_2_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U88               | 3    |        | add_i9_4_4_2_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U371               | 8    |        | mul_i_4_4_2_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U89               | 3    |        | add_i9_4_4_2_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U372               | 8    |        | mul_i_4_4_2_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U90               | 3    |        | add_i9_4_4_2_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U373               | 8    |        | mul_i_4_4_3      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U115              | 3    |        | add_i9_4_4_3     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U374               | 8    |        | mul_i_4_4_3_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U116              | 3    |        | add_i9_4_4_3_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U375               | 8    |        | mul_i_4_4_3_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U117              | 3    |        | add_i9_4_4_3_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U376               | 8    |        | mul_i_4_4_3_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U118              | 3    |        | add_i9_4_4_3_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U377               | 8    |        | mul_i_4_4_3_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U119              | 3    |        | add_i9_4_4_3_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U378               | 8    |        | mul_i_4_4_3_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U120              | 3    |        | add_i9_4_4_3_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U379               | 8    |        | mul_i_4_4_4      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U145              | 3    |        | add_i9_4_4_4     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U380               | 8    |        | mul_i_4_4_4_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U146              | 3    |        | add_i9_4_4_4_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U381               | 8    |        | mul_i_4_4_4_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U147              | 3    |        | add_i9_4_4_4_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U382               | 8    |        | mul_i_4_4_4_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U148              | 3    |        | add_i9_4_4_4_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U383               | 8    |        | mul_i_4_4_4_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U149              | 3    |        | add_i9_4_4_4_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U384               | 8    |        | mul_i_4_4_4_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U150              | 3    |        | add_i9_4_4_4_5   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U385               | 8    |        | mul_i_4_4_5      | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U175              | 3    |        | add_i9_4_4_5     | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U386               | 8    |        | mul_i_4_4_5_1    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U176              | 3    |        | add_i9_4_4_5_1   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U387               | 8    |        | mul_i_4_4_5_2    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U177              | 3    |        | add_i9_4_4_5_2   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U388               | 8    |        | mul_i_4_4_5_3    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U178              | 3    |        | add_i9_4_4_5_3   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U389               | 8    |        | mul_i_4_4_5_4    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U179              | 3    |        | add_i9_4_4_5_4   | dadd | fulldsp | 4       |
|    dmul_64ns_64ns_64_5_max_dsp_1_U390               | 8    |        | mul_i_4_4_5_5    | dmul | maxdsp  | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U180              | 3    |        | add_i9_4_4_5_5   | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U205              | 3    |        | add30_4_4        | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U206              | 3    |        | add30_4_4_1      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U207              | 3    |        | add30_4_4_2      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U208              | 3    |        | add30_4_4_3      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U209              | 3    |        | add30_4_4_4      | dadd | fulldsp | 4       |
|    dadd_64ns_64ns_64_5_full_dsp_1_U210              | 3    |        | add30_4_4_5      | dadd | fulldsp | 4       |
|    add_ln43_12_fu_9448_p2                           | -    |        | add_ln43_12      | add  | fabric  | 0       |
+-----------------------------------------------------+------+--------+------------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------+------------------------------------------------------------+
| Type            | Options                             | Location                                                   |
+-----------------+-------------------------------------+------------------------------------------------------------+
| inline          |                                     | ../doitgen/generate/doitgen.cpp:4 in process_a_tile        |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:6 in process_a_tile        |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:12 in load_c4_tile         |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:14 in load_c4_tile         |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:16 in load_c4_tile         |
| inline          |                                     | ../doitgen/generate/doitgen.cpp:23 in compute_partial_sum  |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:25 in compute_partial_sum  |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:27 in compute_partial_sum  |
| interface       | m_axi port=A depth=15000            | ../doitgen/generate/doitgen.cpp:34 in doitgen, A           |
| interface       | m_axi port=C4 depth=900             | ../doitgen/generate/doitgen.cpp:35 in doitgen, C4          |
| interface       | m_axi port=sum depth=30             | ../doitgen/generate/doitgen.cpp:36 in doitgen, sum         |
| array_partition | variable=sum complete dim=1         | ../doitgen/generate/doitgen.cpp:37 in doitgen, sum         |
| array_partition | variable=A cyclic factor=6 dim=3    | ../doitgen/generate/doitgen.cpp:38 in doitgen, A           |
| array_partition | variable=C4 cyclic factor=6 dim=2   | ../doitgen/generate/doitgen.cpp:39 in doitgen, C4          |
| loop_flatten    |                                     | ../doitgen/generate/doitgen.cpp:42 in doitgen              |
| pipeline        | II=1                                | ../doitgen/generate/doitgen.cpp:44 in doitgen              |
| array_partition | variable=sum_buffer complete dim=1  | ../doitgen/generate/doitgen.cpp:47 in doitgen, sum_buffer  |
| unroll          | factor=6                            | ../doitgen/generate/doitgen.cpp:49 in doitgen              |
| array_partition | variable=local_A complete dim=1     | ../doitgen/generate/doitgen.cpp:55 in doitgen, local_A     |
| array_partition | variable=local_C4 complete dim=2    | ../doitgen/generate/doitgen.cpp:60 in doitgen, local_C4    |
| array_partition | variable=partial_sum complete dim=1 | ../doitgen/generate/doitgen.cpp:64 in doitgen, partial_sum |
| unroll          |                                     | ../doitgen/generate/doitgen.cpp:68 in doitgen              |
| unroll          | factor=6                            | ../doitgen/generate/doitgen.cpp:75 in doitgen              |
+-----------------+-------------------------------------+------------------------------------------------------------+


