// Seed: 672646609
module module_0 (
    input  wor  id_0,
    input  tri  id_1,
    output tri1 id_2
);
  tri1 id_4;
  assign id_4 = id_1;
  assign id_2 = ~1;
  assign module_1.type_63 = 0;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    output tri id_3,
    output supply1 id_4,
    input tri id_5,
    output tri0 id_6,
    input tri id_7,
    output uwire id_8,
    output wor id_9,
    input supply0 id_10,
    input tri0 id_11,
    input supply0 id_12,
    input wor id_13,
    input tri1 id_14,
    input supply0 id_15,
    input tri1 id_16,
    input tri1 id_17,
    input wire id_18,
    input tri1 id_19,
    input wire id_20,
    input wire id_21,
    input tri id_22,
    input tri1 void id_23,
    input tri0 id_24,
    output supply1 id_25,
    input wire id_26,
    input wire id_27,
    output wire id_28,
    output wor id_29,
    input supply1 id_30,
    input tri id_31,
    input wand id_32,
    output wire id_33,
    output supply1 id_34,
    output supply1 id_35,
    output supply0 id_36,
    input supply1 id_37
    , id_45,
    input wire id_38,
    input tri id_39,
    output tri1 id_40,
    input wor id_41,
    input supply1 id_42,
    output wor id_43
);
  assign id_35 = id_45;
  module_0 modCall_1 (
      id_45,
      id_24,
      id_35
  );
endmodule
