# do and_block.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:56 on Nov 30,2021
# vlog -work work and_block.vo 
# -- Compiling module and_block
# 
# Top level modules:
# 	and_block
# End time: 21:04:56 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:04:56 on Nov 30,2021
# vlog -work work Waveform.vwf.vt 
# -- Compiling module and_block_vlg_vec_tst
# 
# Top level modules:
# 	and_block_vlg_vec_tst
# End time: 21:04:56 on Nov 30,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.and_block_vlg_vec_tst 
# Start time: 21:04:58 on Nov 30,2021
# Loading work.and_block_vlg_vec_tst
# Loading work.and_block
# after#23
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /and_block_vlg_vec_tst
# End time: 21:05:00 on Nov 30,2021, Elapsed time: 0:00:02
# Errors: 0, Warnings: 0
