# 4Bit-Up-Down-Asynchronous-Reset-Counter-Synthesis

## Aim:

Synthesize 4Bit-Up-Down-Asynchronous-Reset-Counter design using Constraints and analyse reports, Timing, area and Power.

## Tool Required:

Functional Simulation: Incisive Simulator (ncvlog, ncelab, ncsim)

Synthesis: Genus

### Step 1: Getting Started

Synthesis requires three files as follows,

◦ Liberty Files (.lib)

◦ Verilog/VHDL Files (.v or .vhdl or .vhd)

◦ SDC (Synopsis Design Constraint) File (.sdc)

 ### Step 2 : Creating an SDC File

•	In your terminal type “gedit input_constraints.sdc” to create an SDC File if you do not have one.

•	The SDC File must contain the following commands;

create_clock -name clk -period 2 -waveform {0 1} [get_ports "clk"]

set_clock_transition -rise 0.1 [get_clocks "clk"]

set_clock_transition -fall 0.1 [get_clocks "clk"]

set_clock_uncertainty 0.01 [get_ports "clk"]

set_input_delay -max 0.8 [get_ports "rst"] -clock [get_clocks "clk"]

set_output_delay -max 0.8 [get_ports "count"] -clock [get_clocks "clk"]

i→ Creates a Clock named “clk” with Time Period 2ns and On Time from t=0 to t=1.

ii, iii → Sets Clock Rise and Fall time to 100ps.

iv → Sets Clock Uncertainty to 10ps.

v, vi → Sets the maximum limit for I/O port delay to 1ps.

### Step 3 : Performing Synthesis

The Liberty files are present in the library path,

• The Available technology nodes are 180nm ,90nm and 45nm.

• In the terminal, initialise the tools with the following commands if a new terminal is being
used.

◦ csh

◦ source /cadence/install/cshrc

• The tool used for Synthesis is “Genus”. Hence, type “genus -gui” to open the tool.

• Genus Script file with .tcl file Extension commands are executed one by one to synthesize the netlist.

#### Synthesis RTL Schematic :

![Screenshot 2024-11-11 110955](https://github.com/user-attachments/assets/39005c18-b34d-480f-b8eb-92ede19466cf)

#### Area report:

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Nov 11 2024  12:26:35 am
  Module:                 counter
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Instance Module  Cell Count  Cell Area  Net Area   Total Area   Wireload  
--------------------------------------------------------------------------
counter                  12    129.430     0.000      129.430 <none> (D)  
  (D) = wireload is default in technology library
  
#### Power Report:

Instance: /counter
Power Unit: W
PDB Frames: /stim#0/frame#0
  -------------------------------------------------------------------------
    Category         Leakage     Internal    Switching        Total    Row%
  -------------------------------------------------------------------------
      memory     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
    register     5.83626e-07  4.37955e-05  1.17674e-06  4.55559e-05  86.67%
       latch     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       logic     1.11983e-07  2.41594e-06  1.68545e-06  4.21338e-06   8.02%
        bbox     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
       clock     0.00000e+00  0.00000e+00  2.79450e-06  2.79450e-06   5.32%
         pad     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
          pm     0.00000e+00  0.00000e+00  0.00000e+00  0.00000e+00   0.00%
  -------------------------------------------------------------------------
    Subtotal     6.95609e-07  4.62115e-05  5.65669e-06  5.25638e-05 100.01%
  Percentage           1.32%       87.92%       10.76%      100.00% 100.00%
  -------------------------------------------------------------------------
  
#### Timing Report: 

============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.14-s082_1
  Generated on:           Nov 11 2024  12:26:22 am
  Module:                 counter
  Operating conditions:   slow (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (689 ps) Setup Check with Pin count_reg[3]/CK->SE
          Group: clk
     Startpoint: (R) count_reg[1]/CK
          Clock: (R) clk
       Endpoint: (F) count_reg[3]/SE
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     263                  
       Uncertainty:-      10                  
     Required Time:=    1727                  
      Launch Clock:-       0                  
         Data Path:-    1038                  
             Slack:=     689                  

#----------------------------------------------------------------------------------------
#  Timing Point   Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                      (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------
  count_reg[1]/CK -       -     R     (arrival)      4    -   100     0       0    (-,-) 
  count_reg[1]/Q  -       CK->Q F     SDFFRHQX1      5  9.7    88   382     382    (-,-) 
  g170/Y          -       A->Y  R     CLKINVX1       3  7.1    74    81     464    (-,-) 
  g163__6260/Y    -       A->Y  F     MXI2XL         2  7.7   224   183     646    (-,-) 
  g162__5107/Y    -       C0->Y R     AOI221X1       2  4.4   210   200     846    (-,-) 
  g160__2398/Y    -       C0->Y F     OAI221X1       1  4.9   204   192    1038    (-,-) 
  count_reg[3]/SE <<<     -     F     SDFFRHQX1      1    -     -     0    1038    (-,-) 
#----------------------------------------------------------------------------------------

#### Result: 

The generic netlist has been created, and area, power, and timing reports have been tabulated and generated using Genus.





