# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../rtl/UART/uart_top.sv" \
"../../../../../rtl/UART/uart_rx.sv" \
"../../../../../rtl/UART/uart_tx.sv" \
"../../../../../tb/UART/uart_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
