{
  "module_name": "stv0900_reg.h",
  "hash_id": "136272fe38020907dd9cfb6f6d1662b88dcccb36e87005e4ed9f347a28854795",
  "original_prompt": "Ingested from linux-6.6.14/drivers/media/dvb-frontends/stv0900_reg.h",
  "human_readable_source": " \n \n\n#ifndef STV0900_REG_H\n#define STV0900_REG_H\n\nextern s32 shiftx(s32 x, int demod, s32 shift);\n\n#define REGx(x) shiftx(x, demod, 0x200)\n#define FLDx(x) shiftx(x, demod, 0x2000000)\n\n \n#define R0900_MID 0xf100\n#define F0900_MCHIP_IDENT 0xf10000f0\n#define F0900_MRELEASE 0xf100000f\n\n \n#define R0900_DACR1 0xf113\n#define F0900_DAC_MODE 0xf11300e0\n#define F0900_DAC_VALUE1 0xf113000f\n\n \n#define R0900_DACR2 0xf114\n#define F0900_DAC_VALUE0 0xf11400ff\n\n \n#define R0900_OUTCFG 0xf11c\n#define F0900_OUTSERRS1_HZ 0xf11c0040\n#define F0900_OUTSERRS2_HZ 0xf11c0020\n#define F0900_OUTSERRS3_HZ 0xf11c0010\n#define F0900_OUTPARRS3_HZ 0xf11c0008\n\n \n#define R0900_IRQSTATUS3 0xf120\n#define F0900_SPLL_LOCK 0xf1200020\n#define F0900_SSTREAM_LCK_3 0xf1200010\n#define F0900_SSTREAM_LCK_2 0xf1200008\n#define F0900_SSTREAM_LCK_1 0xf1200004\n#define F0900_SDVBS1_PRF_2 0xf1200002\n#define F0900_SDVBS1_PRF_1 0xf1200001\n\n \n#define R0900_IRQSTATUS2 0xf121\n#define F0900_SSPY_ENDSIM_3 0xf1210080\n#define F0900_SSPY_ENDSIM_2 0xf1210040\n#define F0900_SSPY_ENDSIM_1 0xf1210020\n#define F0900_SPKTDEL_ERROR_2 0xf1210010\n#define F0900_SPKTDEL_LOCKB_2 0xf1210008\n#define F0900_SPKTDEL_LOCK_2 0xf1210004\n#define F0900_SPKTDEL_ERROR_1 0xf1210002\n#define F0900_SPKTDEL_LOCKB_1 0xf1210001\n\n \n#define R0900_IRQSTATUS1 0xf122\n#define F0900_SPKTDEL_LOCK_1 0xf1220080\n#define F0900_SDEMOD_LOCKB_2 0xf1220004\n#define F0900_SDEMOD_LOCK_2 0xf1220002\n#define F0900_SDEMOD_IRQ_2 0xf1220001\n\n \n#define R0900_IRQSTATUS0 0xf123\n#define F0900_SDEMOD_LOCKB_1 0xf1230080\n#define F0900_SDEMOD_LOCK_1 0xf1230040\n#define F0900_SDEMOD_IRQ_1 0xf1230020\n#define F0900_SBCH_ERRFLAG 0xf1230010\n#define F0900_SDISEQC2RX_IRQ 0xf1230008\n#define F0900_SDISEQC2TX_IRQ 0xf1230004\n#define F0900_SDISEQC1RX_IRQ 0xf1230002\n#define F0900_SDISEQC1TX_IRQ 0xf1230001\n\n \n#define R0900_IRQMASK3 0xf124\n#define F0900_MPLL_LOCK 0xf1240020\n#define F0900_MSTREAM_LCK_3 0xf1240010\n#define F0900_MSTREAM_LCK_2 0xf1240008\n#define F0900_MSTREAM_LCK_1 0xf1240004\n#define F0900_MDVBS1_PRF_2 0xf1240002\n#define F0900_MDVBS1_PRF_1 0xf1240001\n\n \n#define R0900_IRQMASK2 0xf125\n#define F0900_MSPY_ENDSIM_3 0xf1250080\n#define F0900_MSPY_ENDSIM_2 0xf1250040\n#define F0900_MSPY_ENDSIM_1 0xf1250020\n#define F0900_MPKTDEL_ERROR_2 0xf1250010\n#define F0900_MPKTDEL_LOCKB_2 0xf1250008\n#define F0900_MPKTDEL_LOCK_2 0xf1250004\n#define F0900_MPKTDEL_ERROR_1 0xf1250002\n#define F0900_MPKTDEL_LOCKB_1 0xf1250001\n\n \n#define R0900_IRQMASK1 0xf126\n#define F0900_MPKTDEL_LOCK_1 0xf1260080\n#define F0900_MEXTPINB2 0xf1260040\n#define F0900_MEXTPIN2 0xf1260020\n#define F0900_MEXTPINB1 0xf1260010\n#define F0900_MEXTPIN1 0xf1260008\n#define F0900_MDEMOD_LOCKB_2 0xf1260004\n#define F0900_MDEMOD_LOCK_2 0xf1260002\n#define F0900_MDEMOD_IRQ_2 0xf1260001\n\n \n#define R0900_IRQMASK0 0xf127\n#define F0900_MDEMOD_LOCKB_1 0xf1270080\n#define F0900_MDEMOD_LOCK_1 0xf1270040\n#define F0900_MDEMOD_IRQ_1 0xf1270020\n#define F0900_MBCH_ERRFLAG 0xf1270010\n#define F0900_MDISEQC2RX_IRQ 0xf1270008\n#define F0900_MDISEQC2TX_IRQ 0xf1270004\n#define F0900_MDISEQC1RX_IRQ 0xf1270002\n#define F0900_MDISEQC1TX_IRQ 0xf1270001\n\n \n#define R0900_I2CCFG 0xf129\n#define F0900_I2C_FASTMODE 0xf1290008\n#define F0900_I2CADDR_INC 0xf1290003\n\n \n#define R0900_P1_I2CRPT 0xf12a\n#define I2CRPT shiftx(R0900_P1_I2CRPT, demod, -1)\n#define F0900_P1_I2CT_ON 0xf12a0080\n#define I2CT_ON shiftx(F0900_P1_I2CT_ON, demod, -0x10000)\n#define F0900_P1_ENARPT_LEVEL 0xf12a0070\n#define F0900_P1_SCLT_DELAY 0xf12a0008\n#define F0900_P1_STOP_ENABLE 0xf12a0004\n#define F0900_P1_STOP_SDAT2SDA 0xf12a0002\n\n \n#define R0900_P2_I2CRPT 0xf12b\n#define F0900_P2_I2CT_ON 0xf12b0080\n#define F0900_P2_ENARPT_LEVEL 0xf12b0070\n#define F0900_P2_SCLT_DELAY 0xf12b0008\n#define F0900_P2_STOP_ENABLE 0xf12b0004\n#define F0900_P2_STOP_SDAT2SDA 0xf12b0002\n\n \n#define R0900_IOPVALUE6 0xf138\n#define F0900_VSCL 0xf1380004\n#define F0900_VSDA 0xf1380002\n#define F0900_VDATA3_0 0xf1380001\n\n \n#define R0900_IOPVALUE5 0xf139\n#define F0900_VDATA3_1 0xf1390080\n#define F0900_VDATA3_2 0xf1390040\n#define F0900_VDATA3_3 0xf1390020\n#define F0900_VDATA3_4 0xf1390010\n#define F0900_VDATA3_5 0xf1390008\n#define F0900_VDATA3_6 0xf1390004\n#define F0900_VDATA3_7 0xf1390002\n#define F0900_VCLKOUT3 0xf1390001\n\n \n#define R0900_IOPVALUE4 0xf13a\n#define F0900_VSTROUT3 0xf13a0080\n#define F0900_VDPN3 0xf13a0040\n#define F0900_VERROR3 0xf13a0020\n#define F0900_VDATA2_7 0xf13a0010\n#define F0900_VCLKOUT2 0xf13a0008\n#define F0900_VSTROUT2 0xf13a0004\n#define F0900_VDPN2 0xf13a0002\n#define F0900_VERROR2 0xf13a0001\n\n \n#define R0900_IOPVALUE3 0xf13b\n#define F0900_VDATA1_7 0xf13b0080\n#define F0900_VCLKOUT1 0xf13b0040\n#define F0900_VSTROUT1 0xf13b0020\n#define F0900_VDPN1 0xf13b0010\n#define F0900_VERROR1 0xf13b0008\n#define F0900_VCLKOUT27 0xf13b0004\n#define F0900_VDISEQCOUT2 0xf13b0002\n#define F0900_VSCLT2 0xf13b0001\n\n \n#define R0900_IOPVALUE2 0xf13c\n#define F0900_VSDAT2 0xf13c0080\n#define F0900_VAGCRF2 0xf13c0040\n#define F0900_VDISEQCOUT1 0xf13c0020\n#define F0900_VSCLT1 0xf13c0010\n#define F0900_VSDAT1 0xf13c0008\n#define F0900_VAGCRF1 0xf13c0004\n#define F0900_VDIRCLK 0xf13c0002\n#define F0900_VSTDBY 0xf13c0001\n\n \n#define R0900_IOPVALUE1 0xf13d\n#define F0900_VCS1 0xf13d0080\n#define F0900_VCS0 0xf13d0040\n#define F0900_VGPIO13 0xf13d0020\n#define F0900_VGPIO12 0xf13d0010\n#define F0900_VGPIO11 0xf13d0008\n#define F0900_VGPIO10 0xf13d0004\n#define F0900_VGPIO9 0xf13d0002\n#define F0900_VGPIO8 0xf13d0001\n\n \n#define R0900_IOPVALUE0 0xf13e\n#define F0900_VGPIO7 0xf13e0080\n#define F0900_VGPIO6 0xf13e0040\n#define F0900_VGPIO5 0xf13e0020\n#define F0900_VGPIO4 0xf13e0010\n#define F0900_VGPIO3 0xf13e0008\n#define F0900_VGPIO2 0xf13e0004\n#define F0900_VGPIO1 0xf13e0002\n#define F0900_VCLKI2 0xf13e0001\n\n \n#define R0900_CLKI2CFG 0xf140\n#define F0900_CLKI2_OPD 0xf1400080\n#define F0900_CLKI2_CONFIG 0xf140007e\n#define F0900_CLKI2_XOR 0xf1400001\n\n \n#define R0900_GPIO1CFG 0xf141\n#define F0900_GPIO1_OPD 0xf1410080\n#define F0900_GPIO1_CONFIG 0xf141007e\n#define F0900_GPIO1_XOR 0xf1410001\n\n \n#define R0900_GPIO2CFG 0xf142\n#define F0900_GPIO2_OPD 0xf1420080\n#define F0900_GPIO2_CONFIG 0xf142007e\n#define F0900_GPIO2_XOR 0xf1420001\n\n \n#define R0900_GPIO3CFG 0xf143\n#define F0900_GPIO3_OPD 0xf1430080\n#define F0900_GPIO3_CONFIG 0xf143007e\n#define F0900_GPIO3_XOR 0xf1430001\n\n \n#define R0900_GPIO4CFG 0xf144\n#define F0900_GPIO4_OPD 0xf1440080\n#define F0900_GPIO4_CONFIG 0xf144007e\n#define F0900_GPIO4_XOR 0xf1440001\n\n \n#define R0900_GPIO5CFG 0xf145\n#define F0900_GPIO5_OPD 0xf1450080\n#define F0900_GPIO5_CONFIG 0xf145007e\n#define F0900_GPIO5_XOR 0xf1450001\n\n \n#define R0900_GPIO6CFG 0xf146\n#define F0900_GPIO6_OPD 0xf1460080\n#define F0900_GPIO6_CONFIG 0xf146007e\n#define F0900_GPIO6_XOR 0xf1460001\n\n \n#define R0900_GPIO7CFG 0xf147\n#define F0900_GPIO7_OPD 0xf1470080\n#define F0900_GPIO7_CONFIG 0xf147007e\n#define F0900_GPIO7_XOR 0xf1470001\n\n \n#define R0900_GPIO8CFG 0xf148\n#define F0900_GPIO8_OPD 0xf1480080\n#define F0900_GPIO8_CONFIG 0xf148007e\n#define F0900_GPIO8_XOR 0xf1480001\n\n \n#define R0900_GPIO9CFG 0xf149\n#define F0900_GPIO9_OPD 0xf1490080\n#define F0900_GPIO9_CONFIG 0xf149007e\n#define F0900_GPIO9_XOR 0xf1490001\n\n \n#define R0900_GPIO10CFG 0xf14a\n#define F0900_GPIO10_OPD 0xf14a0080\n#define F0900_GPIO10_CONFIG 0xf14a007e\n#define F0900_GPIO10_XOR 0xf14a0001\n\n \n#define R0900_GPIO11CFG 0xf14b\n#define F0900_GPIO11_OPD 0xf14b0080\n#define F0900_GPIO11_CONFIG 0xf14b007e\n#define F0900_GPIO11_XOR 0xf14b0001\n\n \n#define R0900_GPIO12CFG 0xf14c\n#define F0900_GPIO12_OPD 0xf14c0080\n#define F0900_GPIO12_CONFIG 0xf14c007e\n#define F0900_GPIO12_XOR 0xf14c0001\n\n \n#define R0900_GPIO13CFG 0xf14d\n#define F0900_GPIO13_OPD 0xf14d0080\n#define F0900_GPIO13_CONFIG 0xf14d007e\n#define F0900_GPIO13_XOR 0xf14d0001\n\n \n#define R0900_CS0CFG 0xf14e\n#define F0900_CS0_OPD 0xf14e0080\n#define F0900_CS0_CONFIG 0xf14e007e\n#define F0900_CS0_XOR 0xf14e0001\n\n \n#define R0900_CS1CFG 0xf14f\n#define F0900_CS1_OPD 0xf14f0080\n#define F0900_CS1_CONFIG 0xf14f007e\n#define F0900_CS1_XOR 0xf14f0001\n\n \n#define R0900_STDBYCFG 0xf150\n#define F0900_STDBY_OPD 0xf1500080\n#define F0900_STDBY_CONFIG 0xf150007e\n#define F0900_STBDY_XOR 0xf1500001\n\n \n#define R0900_DIRCLKCFG 0xf151\n#define F0900_DIRCLK_OPD 0xf1510080\n#define F0900_DIRCLK_CONFIG 0xf151007e\n#define F0900_DIRCLK_XOR 0xf1510001\n\n \n#define R0900_AGCRF1CFG 0xf152\n#define F0900_AGCRF1_OPD 0xf1520080\n#define F0900_AGCRF1_CONFIG 0xf152007e\n#define F0900_AGCRF1_XOR 0xf1520001\n\n \n#define R0900_SDAT1CFG 0xf153\n#define F0900_SDAT1_OPD 0xf1530080\n#define F0900_SDAT1_CONFIG 0xf153007e\n#define F0900_SDAT1_XOR 0xf1530001\n\n \n#define R0900_SCLT1CFG 0xf154\n#define F0900_SCLT1_OPD 0xf1540080\n#define F0900_SCLT1_CONFIG 0xf154007e\n#define F0900_SCLT1_XOR 0xf1540001\n\n \n#define R0900_DISEQCO1CFG 0xf155\n#define F0900_DISEQCO1_OPD 0xf1550080\n#define F0900_DISEQCO1_CONFIG 0xf155007e\n#define F0900_DISEQC1_XOR 0xf1550001\n\n \n#define R0900_AGCRF2CFG 0xf156\n#define F0900_AGCRF2_OPD 0xf1560080\n#define F0900_AGCRF2_CONFIG 0xf156007e\n#define F0900_AGCRF2_XOR 0xf1560001\n\n \n#define R0900_SDAT2CFG 0xf157\n#define F0900_SDAT2_OPD 0xf1570080\n#define F0900_SDAT2_CONFIG 0xf157007e\n#define F0900_SDAT2_XOR 0xf1570001\n\n \n#define R0900_SCLT2CFG 0xf158\n#define F0900_SCLT2_OPD 0xf1580080\n#define F0900_SCLT2_CONFIG 0xf158007e\n#define F0900_SCLT2_XOR 0xf1580001\n\n \n#define R0900_DISEQCO2CFG 0xf159\n#define F0900_DISEQCO2_OPD 0xf1590080\n#define F0900_DISEQCO2_CONFIG 0xf159007e\n#define F0900_DISEQC2_XOR 0xf1590001\n\n \n#define R0900_CLKOUT27CFG 0xf15a\n#define F0900_CLKOUT27_OPD 0xf15a0080\n#define F0900_CLKOUT27_CONFIG 0xf15a007e\n#define F0900_CLKOUT27_XOR 0xf15a0001\n\n \n#define R0900_ERROR1CFG 0xf15b\n#define F0900_ERROR1_OPD 0xf15b0080\n#define F0900_ERROR1_CONFIG 0xf15b007e\n#define F0900_ERROR1_XOR 0xf15b0001\n\n \n#define R0900_DPN1CFG 0xf15c\n#define F0900_DPN1_OPD 0xf15c0080\n#define F0900_DPN1_CONFIG 0xf15c007e\n#define F0900_DPN1_XOR 0xf15c0001\n\n \n#define R0900_STROUT1CFG 0xf15d\n#define F0900_STROUT1_OPD 0xf15d0080\n#define F0900_STROUT1_CONFIG 0xf15d007e\n#define F0900_STROUT1_XOR 0xf15d0001\n\n \n#define R0900_CLKOUT1CFG 0xf15e\n#define F0900_CLKOUT1_OPD 0xf15e0080\n#define F0900_CLKOUT1_CONFIG 0xf15e007e\n#define F0900_CLKOUT1_XOR 0xf15e0001\n\n \n#define R0900_DATA71CFG 0xf15f\n#define F0900_DATA71_OPD 0xf15f0080\n#define F0900_DATA71_CONFIG 0xf15f007e\n#define F0900_DATA71_XOR 0xf15f0001\n\n \n#define R0900_ERROR2CFG 0xf160\n#define F0900_ERROR2_OPD 0xf1600080\n#define F0900_ERROR2_CONFIG 0xf160007e\n#define F0900_ERROR2_XOR 0xf1600001\n\n \n#define R0900_DPN2CFG 0xf161\n#define F0900_DPN2_OPD 0xf1610080\n#define F0900_DPN2_CONFIG 0xf161007e\n#define F0900_DPN2_XOR 0xf1610001\n\n \n#define R0900_STROUT2CFG 0xf162\n#define F0900_STROUT2_OPD 0xf1620080\n#define F0900_STROUT2_CONFIG 0xf162007e\n#define F0900_STROUT2_XOR 0xf1620001\n\n \n#define R0900_CLKOUT2CFG 0xf163\n#define F0900_CLKOUT2_OPD 0xf1630080\n#define F0900_CLKOUT2_CONFIG 0xf163007e\n#define F0900_CLKOUT2_XOR 0xf1630001\n\n \n#define R0900_DATA72CFG 0xf164\n#define F0900_DATA72_OPD 0xf1640080\n#define F0900_DATA72_CONFIG 0xf164007e\n#define F0900_DATA72_XOR 0xf1640001\n\n \n#define R0900_ERROR3CFG 0xf165\n#define F0900_ERROR3_OPD 0xf1650080\n#define F0900_ERROR3_CONFIG 0xf165007e\n#define F0900_ERROR3_XOR 0xf1650001\n\n \n#define R0900_DPN3CFG 0xf166\n#define F0900_DPN3_OPD 0xf1660080\n#define F0900_DPN3_CONFIG 0xf166007e\n#define F0900_DPN3_XOR 0xf1660001\n\n \n#define R0900_STROUT3CFG 0xf167\n#define F0900_STROUT3_OPD 0xf1670080\n#define F0900_STROUT3_CONFIG 0xf167007e\n#define F0900_STROUT3_XOR 0xf1670001\n\n \n#define R0900_CLKOUT3CFG 0xf168\n#define F0900_CLKOUT3_OPD 0xf1680080\n#define F0900_CLKOUT3_CONFIG 0xf168007e\n#define F0900_CLKOUT3_XOR 0xf1680001\n\n \n#define R0900_DATA73CFG 0xf169\n#define F0900_DATA73_OPD 0xf1690080\n#define F0900_DATA73_CONFIG 0xf169007e\n#define F0900_DATA73_XOR 0xf1690001\n\n \n#define R0900_STRSTATUS1 0xf16a\n#define F0900_STRSTATUS_SEL2 0xf16a00f0\n#define F0900_STRSTATUS_SEL1 0xf16a000f\n\n \n#define R0900_STRSTATUS2 0xf16b\n#define F0900_STRSTATUS_SEL4 0xf16b00f0\n#define F0900_STRSTATUS_SEL3 0xf16b000f\n\n \n#define R0900_STRSTATUS3 0xf16c\n#define F0900_STRSTATUS_SEL6 0xf16c00f0\n#define F0900_STRSTATUS_SEL5 0xf16c000f\n\n \n#define R0900_FSKTFC2 0xf170\n#define F0900_FSKT_KMOD 0xf17000fc\n#define F0900_FSKT_CAR2 0xf1700003\n\n \n#define R0900_FSKTFC1 0xf171\n#define F0900_FSKT_CAR1 0xf17100ff\n\n \n#define R0900_FSKTFC0 0xf172\n#define F0900_FSKT_CAR0 0xf17200ff\n\n \n#define R0900_FSKTDELTAF1 0xf173\n#define F0900_FSKT_DELTAF1 0xf173000f\n\n \n#define R0900_FSKTDELTAF0 0xf174\n#define F0900_FSKT_DELTAF0 0xf17400ff\n\n \n#define R0900_FSKTCTRL 0xf175\n#define F0900_FSKT_EN_SGN 0xf1750040\n#define F0900_FSKT_MOD_SGN 0xf1750020\n#define F0900_FSKT_MOD_EN 0xf175001c\n#define F0900_FSKT_DACMODE 0xf1750003\n\n \n#define R0900_FSKRFC2 0xf176\n#define F0900_FSKR_DETSGN 0xf1760040\n#define F0900_FSKR_OUTSGN 0xf1760020\n#define F0900_FSKR_KAGC 0xf176001c\n#define F0900_FSKR_CAR2 0xf1760003\n\n \n#define R0900_FSKRFC1 0xf177\n#define F0900_FSKR_CAR1 0xf17700ff\n\n \n#define R0900_FSKRFC0 0xf178\n#define F0900_FSKR_CAR0 0xf17800ff\n\n \n#define R0900_FSKRK1 0xf179\n#define F0900_FSKR_K1_EXP 0xf17900e0\n#define F0900_FSKR_K1_MANT 0xf179001f\n\n \n#define R0900_FSKRK2 0xf17a\n#define F0900_FSKR_K2_EXP 0xf17a00e0\n#define F0900_FSKR_K2_MANT 0xf17a001f\n\n \n#define R0900_FSKRAGCR 0xf17b\n#define F0900_FSKR_OUTCTL 0xf17b00c0\n#define F0900_FSKR_AGC_REF 0xf17b003f\n\n \n#define R0900_FSKRAGC 0xf17c\n#define F0900_FSKR_AGC_ACCU 0xf17c00ff\n\n \n#define R0900_FSKRALPHA 0xf17d\n#define F0900_FSKR_ALPHA_EXP 0xf17d001c\n#define F0900_FSKR_ALPHA_M 0xf17d0003\n\n \n#define R0900_FSKRPLTH1 0xf17e\n#define F0900_FSKR_BETA 0xf17e00f0\n#define F0900_FSKR_PLL_TRESH1 0xf17e000f\n\n \n#define R0900_FSKRPLTH0 0xf17f\n#define F0900_FSKR_PLL_TRESH0 0xf17f00ff\n\n \n#define R0900_FSKRDF1 0xf180\n#define F0900_FSKR_OUT 0xf1800080\n#define F0900_FSKR_DELTAF1 0xf180001f\n\n \n#define R0900_FSKRDF0 0xf181\n#define F0900_FSKR_DELTAF0 0xf18100ff\n\n \n#define R0900_FSKRSTEPP 0xf182\n#define F0900_FSKR_STEP_PLUS 0xf18200ff\n\n \n#define R0900_FSKRSTEPM 0xf183\n#define F0900_FSKR_STEP_MINUS 0xf18300ff\n\n \n#define R0900_FSKRDET1 0xf184\n#define F0900_FSKR_DETECT 0xf1840080\n#define F0900_FSKR_CARDET_ACCU1 0xf184000f\n\n \n#define R0900_FSKRDET0 0xf185\n#define F0900_FSKR_CARDET_ACCU0 0xf18500ff\n\n \n#define R0900_FSKRDTH1 0xf186\n#define F0900_FSKR_CARLOSS_THRESH1 0xf18600f0\n#define F0900_FSKR_CARDET_THRESH1 0xf186000f\n\n \n#define R0900_FSKRDTH0 0xf187\n#define F0900_FSKR_CARDET_THRESH0 0xf18700ff\n\n \n#define R0900_FSKRLOSS 0xf188\n#define F0900_FSKR_CARLOSS_THRESH0 0xf18800ff\n\n \n#define R0900_P2_DISTXCTL 0xf190\n#define F0900_P2_TIM_OFF 0xf1900080\n#define F0900_P2_DISEQC_RESET 0xf1900040\n#define F0900_P2_TIM_CMD 0xf1900030\n#define F0900_P2_DIS_PRECHARGE 0xf1900008\n#define F0900_P2_DISTX_MODE 0xf1900007\n\n \n#define R0900_P2_DISRXCTL 0xf191\n#define F0900_P2_RECEIVER_ON 0xf1910080\n#define F0900_P2_IGNO_SHORT22K 0xf1910040\n#define F0900_P2_ONECHIP_TRX 0xf1910020\n#define F0900_P2_EXT_ENVELOP 0xf1910010\n#define F0900_P2_PIN_SELECT0 0xf191000c\n#define F0900_P2_IRQ_RXEND 0xf1910002\n#define F0900_P2_IRQ_4NBYTES 0xf1910001\n\n \n#define R0900_P2_DISRX_ST0 0xf194\n#define F0900_P2_RX_END 0xf1940080\n#define F0900_P2_RX_ACTIVE 0xf1940040\n#define F0900_P2_SHORT_22KHZ 0xf1940020\n#define F0900_P2_CONT_TONE 0xf1940010\n#define F0900_P2_FIFO_4BREADY 0xf1940008\n#define F0900_P2_FIFO_EMPTY 0xf1940004\n#define F0900_P2_ABORT_DISRX 0xf1940001\n\n \n#define R0900_P2_DISRX_ST1 0xf195\n#define F0900_P2_RX_FAIL 0xf1950080\n#define F0900_P2_FIFO_PARITYFAIL 0xf1950040\n#define F0900_P2_RX_NONBYTE 0xf1950020\n#define F0900_P2_FIFO_OVERFLOW 0xf1950010\n#define F0900_P2_FIFO_BYTENBR 0xf195000f\n\n \n#define R0900_P2_DISRXDATA 0xf196\n#define F0900_P2_DISRX_DATA 0xf19600ff\n\n \n#define R0900_P2_DISTXDATA 0xf197\n#define F0900_P2_DISEQC_FIFO 0xf19700ff\n\n \n#define R0900_P2_DISTXSTATUS 0xf198\n#define F0900_P2_TX_FAIL 0xf1980080\n#define F0900_P2_FIFO_FULL 0xf1980040\n#define F0900_P2_TX_IDLE 0xf1980020\n#define F0900_P2_GAP_BURST 0xf1980010\n#define F0900_P2_TXFIFO_BYTES 0xf198000f\n\n \n#define R0900_P2_F22TX 0xf199\n#define F0900_P2_F22_REG 0xf19900ff\n\n \n#define R0900_P2_F22RX 0xf19a\n#define F0900_P2_F22RX_REG 0xf19a00ff\n\n \n#define R0900_P2_ACRPRESC 0xf19c\n#define F0900_P2_ACR_PRESC 0xf19c0007\n\n \n#define R0900_P2_ACRDIV 0xf19d\n#define F0900_P2_ACR_DIV 0xf19d00ff\n\n \n#define R0900_P1_DISTXCTL 0xf1a0\n#define DISTXCTL shiftx(R0900_P1_DISTXCTL, demod, 0x10)\n#define F0900_P1_TIM_OFF 0xf1a00080\n#define F0900_P1_DISEQC_RESET 0xf1a00040\n#define DISEQC_RESET shiftx(F0900_P1_DISEQC_RESET, demod, 0x100000)\n#define F0900_P1_TIM_CMD 0xf1a00030\n#define F0900_P1_DIS_PRECHARGE 0xf1a00008\n#define DIS_PRECHARGE shiftx(F0900_P1_DIS_PRECHARGE, demod, 0x100000)\n#define F0900_P1_DISTX_MODE 0xf1a00007\n#define DISTX_MODE shiftx(F0900_P1_DISTX_MODE, demod, 0x100000)\n\n \n#define R0900_P1_DISRXCTL 0xf1a1\n#define DISRXCTL shiftx(R0900_P1_DISRXCTL, demod, 0x10)\n#define F0900_P1_RECEIVER_ON 0xf1a10080\n#define F0900_P1_IGNO_SHORT22K 0xf1a10040\n#define F0900_P1_ONECHIP_TRX 0xf1a10020\n#define F0900_P1_EXT_ENVELOP 0xf1a10010\n#define F0900_P1_PIN_SELECT0 0xf1a1000c\n#define F0900_P1_IRQ_RXEND 0xf1a10002\n#define F0900_P1_IRQ_4NBYTES 0xf1a10001\n\n \n#define R0900_P1_DISRX_ST0 0xf1a4\n#define DISRX_ST0 shiftx(R0900_P1_DISRX_ST0, demod, 0x10)\n#define F0900_P1_RX_END 0xf1a40080\n#define RX_END shiftx(F0900_P1_RX_END, demod, 0x100000)\n#define F0900_P1_RX_ACTIVE 0xf1a40040\n#define F0900_P1_SHORT_22KHZ 0xf1a40020\n#define F0900_P1_CONT_TONE 0xf1a40010\n#define F0900_P1_FIFO_4BREADY 0xf1a40008\n#define F0900_P1_FIFO_EMPTY 0xf1a40004\n#define F0900_P1_ABORT_DISRX 0xf1a40001\n\n \n#define R0900_P1_DISRX_ST1 0xf1a5\n#define DISRX_ST1 shiftx(R0900_P1_DISRX_ST1, demod, 0x10)\n#define F0900_P1_RX_FAIL 0xf1a50080\n#define F0900_P1_FIFO_PARITYFAIL 0xf1a50040\n#define F0900_P1_RX_NONBYTE 0xf1a50020\n#define F0900_P1_FIFO_OVERFLOW 0xf1a50010\n#define F0900_P1_FIFO_BYTENBR 0xf1a5000f\n#define FIFO_BYTENBR shiftx(F0900_P1_FIFO_BYTENBR, demod, 0x100000)\n\n \n#define R0900_P1_DISRXDATA 0xf1a6\n#define DISRXDATA shiftx(R0900_P1_DISRXDATA, demod, 0x10)\n#define F0900_P1_DISRX_DATA 0xf1a600ff\n\n \n#define R0900_P1_DISTXDATA 0xf1a7\n#define DISTXDATA shiftx(R0900_P1_DISTXDATA, demod, 0x10)\n#define F0900_P1_DISEQC_FIFO 0xf1a700ff\n\n \n#define R0900_P1_DISTXSTATUS 0xf1a8\n#define F0900_P1_TX_FAIL 0xf1a80080\n#define F0900_P1_FIFO_FULL 0xf1a80040\n#define FIFO_FULL shiftx(F0900_P1_FIFO_FULL, demod, 0x100000)\n#define F0900_P1_TX_IDLE 0xf1a80020\n#define TX_IDLE shiftx(F0900_P1_TX_IDLE, demod, 0x100000)\n#define F0900_P1_GAP_BURST 0xf1a80010\n#define F0900_P1_TXFIFO_BYTES 0xf1a8000f\n\n \n#define R0900_P1_F22TX 0xf1a9\n#define F22TX shiftx(R0900_P1_F22TX, demod, 0x10)\n#define F0900_P1_F22_REG 0xf1a900ff\n\n \n#define R0900_P1_F22RX 0xf1aa\n#define F22RX shiftx(R0900_P1_F22RX, demod, 0x10)\n#define F0900_P1_F22RX_REG 0xf1aa00ff\n\n \n#define R0900_P1_ACRPRESC 0xf1ac\n#define ACRPRESC shiftx(R0900_P1_ACRPRESC, demod, 0x10)\n#define F0900_P1_ACR_PRESC 0xf1ac0007\n\n \n#define R0900_P1_ACRDIV 0xf1ad\n#define ACRDIV shiftx(R0900_P1_ACRDIV, demod, 0x10)\n#define F0900_P1_ACR_DIV 0xf1ad00ff\n\n \n#define R0900_NCOARSE 0xf1b3\n#define F0900_M_DIV 0xf1b300ff\n\n \n#define R0900_SYNTCTRL 0xf1b6\n#define F0900_STANDBY 0xf1b60080\n#define F0900_BYPASSPLLCORE 0xf1b60040\n#define F0900_SELX1RATIO 0xf1b60020\n#define F0900_STOP_PLL 0xf1b60008\n#define F0900_BYPASSPLLFSK 0xf1b60004\n#define F0900_SELOSCI 0xf1b60002\n#define F0900_BYPASSPLLADC 0xf1b60001\n\n \n#define R0900_FILTCTRL 0xf1b7\n#define F0900_INV_CLK135 0xf1b70080\n#define F0900_SEL_FSKCKDIV 0xf1b70004\n#define F0900_INV_CLKFSK 0xf1b70002\n#define F0900_BYPASS_APPLI 0xf1b70001\n\n \n#define R0900_PLLSTAT 0xf1b8\n#define F0900_PLLLOCK 0xf1b80001\n\n \n#define R0900_STOPCLK1 0xf1c2\n#define F0900_STOP_CLKPKDT2 0xf1c20040\n#define F0900_STOP_CLKPKDT1 0xf1c20020\n#define F0900_STOP_CLKFEC 0xf1c20010\n#define F0900_STOP_CLKADCI2 0xf1c20008\n#define F0900_INV_CLKADCI2 0xf1c20004\n#define F0900_STOP_CLKADCI1 0xf1c20002\n#define F0900_INV_CLKADCI1 0xf1c20001\n\n \n#define R0900_STOPCLK2 0xf1c3\n#define F0900_STOP_CLKSAMP2 0xf1c30010\n#define F0900_STOP_CLKSAMP1 0xf1c30008\n#define F0900_STOP_CLKVIT2 0xf1c30004\n#define F0900_STOP_CLKVIT1 0xf1c30002\n#define STOP_CLKVIT shiftx(F0900_STOP_CLKVIT1, demod, -2)\n#define F0900_STOP_CLKTS 0xf1c30001\n\n \n#define R0900_TSTTNR0 0xf1df\n#define F0900_SEL_FSK 0xf1df0080\n#define F0900_FSK_PON 0xf1df0004\n\n \n#define R0900_TSTTNR1 0xf1e0\n#define F0900_ADC1_PON 0xf1e00002\n#define F0900_ADC1_INMODE 0xf1e00001\n\n \n#define R0900_TSTTNR2 0xf1e1\n#define F0900_DISEQC1_PON 0xf1e10020\n\n \n#define R0900_TSTTNR3 0xf1e2\n#define F0900_ADC2_PON 0xf1e20002\n#define F0900_ADC2_INMODE 0xf1e20001\n\n \n#define R0900_TSTTNR4 0xf1e3\n#define F0900_DISEQC2_PON 0xf1e30020\n\n \n#define R0900_P2_IQCONST 0xf200\n#define F0900_P2_CONSTEL_SELECT 0xf2000060\n#define F0900_P2_IQSYMB_SEL 0xf200001f\n\n \n#define R0900_P2_NOSCFG 0xf201\n#define F0900_P2_DUMMYPL_NOSDATA 0xf2010020\n#define F0900_P2_NOSPLH_BETA 0xf2010018\n#define F0900_P2_NOSDATA_BETA 0xf2010007\n\n \n#define R0900_P2_ISYMB 0xf202\n#define F0900_P2_I_SYMBOL 0xf20201ff\n\n \n#define R0900_P2_QSYMB 0xf203\n#define F0900_P2_Q_SYMBOL 0xf20301ff\n\n \n#define R0900_P2_AGC1CFG 0xf204\n#define F0900_P2_DC_FROZEN 0xf2040080\n#define F0900_P2_DC_CORRECT 0xf2040040\n#define F0900_P2_AMM_FROZEN 0xf2040020\n#define F0900_P2_AMM_CORRECT 0xf2040010\n#define F0900_P2_QUAD_FROZEN 0xf2040008\n#define F0900_P2_QUAD_CORRECT 0xf2040004\n\n \n#define R0900_P2_AGC1CN 0xf206\n#define F0900_P2_AGC1_LOCKED 0xf2060080\n#define F0900_P2_AGC1_MINPOWER 0xf2060010\n#define F0900_P2_AGCOUT_FAST 0xf2060008\n#define F0900_P2_AGCIQ_BETA 0xf2060007\n\n \n#define R0900_P2_AGC1REF 0xf207\n#define F0900_P2_AGCIQ_REF 0xf20700ff\n\n \n#define R0900_P2_IDCCOMP 0xf208\n#define F0900_P2_IAVERAGE_ADJ 0xf20801ff\n\n \n#define R0900_P2_QDCCOMP 0xf209\n#define F0900_P2_QAVERAGE_ADJ 0xf20901ff\n\n \n#define R0900_P2_POWERI 0xf20a\n#define F0900_P2_POWER_I 0xf20a00ff\n\n \n#define R0900_P2_POWERQ 0xf20b\n#define F0900_P2_POWER_Q 0xf20b00ff\n\n \n#define R0900_P2_AGC1AMM 0xf20c\n#define F0900_P2_AMM_VALUE 0xf20c00ff\n\n \n#define R0900_P2_AGC1QUAD 0xf20d\n#define F0900_P2_QUAD_VALUE 0xf20d01ff\n\n \n#define R0900_P2_AGCIQIN1 0xf20e\n#define F0900_P2_AGCIQ_VALUE1 0xf20e00ff\n\n \n#define R0900_P2_AGCIQIN0 0xf20f\n#define F0900_P2_AGCIQ_VALUE0 0xf20f00ff\n\n \n#define R0900_P2_DEMOD 0xf210\n#define F0900_P2_MANUALS2_ROLLOFF 0xf2100080\n#define F0900_P2_SPECINV_CONTROL 0xf2100030\n#define F0900_P2_FORCE_ENASAMP 0xf2100008\n#define F0900_P2_MANUALSX_ROLLOFF 0xf2100004\n#define F0900_P2_ROLLOFF_CONTROL 0xf2100003\n\n \n#define R0900_P2_DMDMODCOD 0xf211\n#define F0900_P2_MANUAL_MODCOD 0xf2110080\n#define F0900_P2_DEMOD_MODCOD 0xf211007c\n#define F0900_P2_DEMOD_TYPE 0xf2110003\n\n \n#define R0900_P2_DSTATUS 0xf212\n#define F0900_P2_CAR_LOCK 0xf2120080\n#define F0900_P2_TMGLOCK_QUALITY 0xf2120060\n#define F0900_P2_LOCK_DEFINITIF 0xf2120008\n#define F0900_P2_OVADC_DETECT 0xf2120001\n\n \n#define R0900_P2_DSTATUS2 0xf213\n#define F0900_P2_DEMOD_DELOCK 0xf2130080\n#define F0900_P2_AGC1_NOSIGNALACK 0xf2130008\n#define F0900_P2_AGC2_OVERFLOW 0xf2130004\n#define F0900_P2_CFR_OVERFLOW 0xf2130002\n#define F0900_P2_GAMMA_OVERUNDER 0xf2130001\n\n \n#define R0900_P2_DMDCFGMD 0xf214\n#define F0900_P2_DVBS2_ENABLE 0xf2140080\n#define F0900_P2_DVBS1_ENABLE 0xf2140040\n#define F0900_P2_SCAN_ENABLE 0xf2140010\n#define F0900_P2_CFR_AUTOSCAN 0xf2140008\n#define F0900_P2_TUN_RNG 0xf2140003\n\n \n#define R0900_P2_DMDCFG2 0xf215\n#define F0900_P2_S1S2_SEQUENTIAL 0xf2150040\n#define F0900_P2_INFINITE_RELOCK 0xf2150010\n\n \n#define R0900_P2_DMDISTATE 0xf216\n#define F0900_P2_I2C_DEMOD_MODE 0xf216001f\n\n \n#define R0900_P2_DMDT0M 0xf217\n#define F0900_P2_DMDT0_MIN 0xf21700ff\n\n \n#define R0900_P2_DMDSTATE 0xf21b\n#define F0900_P2_HEADER_MODE 0xf21b0060\n\n \n#define R0900_P2_DMDFLYW 0xf21c\n#define F0900_P2_I2C_IRQVAL 0xf21c00f0\n#define F0900_P2_FLYWHEEL_CPT 0xf21c000f\n\n \n#define R0900_P2_DSTATUS3 0xf21d\n#define F0900_P2_DEMOD_CFGMODE 0xf21d0060\n\n \n#define R0900_P2_DMDCFG3 0xf21e\n#define F0900_P2_NOSTOP_FIFOFULL 0xf21e0008\n\n \n#define R0900_P2_DMDCFG4 0xf21f\n#define F0900_P2_TUNER_NRELAUNCH 0xf21f0008\n\n \n#define R0900_P2_CORRELMANT 0xf220\n#define F0900_P2_CORREL_MANT 0xf22000ff\n\n \n#define R0900_P2_CORRELABS 0xf221\n#define F0900_P2_CORREL_ABS 0xf22100ff\n\n \n#define R0900_P2_CORRELEXP 0xf222\n#define F0900_P2_CORREL_ABSEXP 0xf22200f0\n#define F0900_P2_CORREL_EXP 0xf222000f\n\n \n#define R0900_P2_PLHMODCOD 0xf224\n#define F0900_P2_SPECINV_DEMOD 0xf2240080\n#define F0900_P2_PLH_MODCOD 0xf224007c\n#define F0900_P2_PLH_TYPE 0xf2240003\n\n \n#define R0900_P2_DMDREG 0xf225\n#define F0900_P2_DECIM_PLFRAMES 0xf2250001\n\n \n#define R0900_P2_AGC2O 0xf22c\n#define F0900_P2_AGC2_COEF 0xf22c0007\n\n \n#define R0900_P2_AGC2REF 0xf22d\n#define F0900_P2_AGC2_REF 0xf22d00ff\n\n \n#define R0900_P2_AGC1ADJ 0xf22e\n#define F0900_P2_AGC1_ADJUSTED 0xf22e007f\n\n \n#define R0900_P2_AGC2I1 0xf236\n#define F0900_P2_AGC2_INTEGRATOR1 0xf23600ff\n\n \n#define R0900_P2_AGC2I0 0xf237\n#define F0900_P2_AGC2_INTEGRATOR0 0xf23700ff\n\n \n#define R0900_P2_CARCFG 0xf238\n#define F0900_P2_CFRUPLOW_AUTO 0xf2380080\n#define F0900_P2_CFRUPLOW_TEST 0xf2380040\n#define F0900_P2_ROTAON 0xf2380004\n#define F0900_P2_PH_DET_ALGO 0xf2380003\n\n \n#define R0900_P2_ACLC 0xf239\n#define F0900_P2_CAR_ALPHA_MANT 0xf2390030\n#define F0900_P2_CAR_ALPHA_EXP 0xf239000f\n\n \n#define R0900_P2_BCLC 0xf23a\n#define F0900_P2_CAR_BETA_MANT 0xf23a0030\n#define F0900_P2_CAR_BETA_EXP 0xf23a000f\n\n \n#define R0900_P2_CARFREQ 0xf23d\n#define F0900_P2_KC_COARSE_EXP 0xf23d00f0\n#define F0900_P2_BETA_FREQ 0xf23d000f\n\n \n#define R0900_P2_CARHDR 0xf23e\n#define F0900_P2_K_FREQ_HDR 0xf23e00ff\n\n \n#define R0900_P2_LDT 0xf23f\n#define F0900_P2_CARLOCK_THRES 0xf23f01ff\n\n \n#define R0900_P2_LDT2 0xf240\n#define F0900_P2_CARLOCK_THRES2 0xf24001ff\n\n \n#define R0900_P2_CFRICFG 0xf241\n#define F0900_P2_NEG_CFRSTEP 0xf2410001\n\n \n#define R0900_P2_CFRUP1 0xf242\n#define F0900_P2_CFR_UP1 0xf24201ff\n\n \n#define R0900_P2_CFRUP0 0xf243\n#define F0900_P2_CFR_UP0 0xf24300ff\n\n \n#define R0900_P2_CFRLOW1 0xf246\n#define F0900_P2_CFR_LOW1 0xf24601ff\n\n \n#define R0900_P2_CFRLOW0 0xf247\n#define F0900_P2_CFR_LOW0 0xf24700ff\n\n \n#define R0900_P2_CFRINIT1 0xf248\n#define F0900_P2_CFR_INIT1 0xf24801ff\n\n \n#define R0900_P2_CFRINIT0 0xf249\n#define F0900_P2_CFR_INIT0 0xf24900ff\n\n \n#define R0900_P2_CFRINC1 0xf24a\n#define F0900_P2_MANUAL_CFRINC 0xf24a0080\n#define F0900_P2_CFR_INC1 0xf24a003f\n\n \n#define R0900_P2_CFRINC0 0xf24b\n#define F0900_P2_CFR_INC0 0xf24b00f8\n\n \n#define R0900_P2_CFR2 0xf24c\n#define F0900_P2_CAR_FREQ2 0xf24c01ff\n\n \n#define R0900_P2_CFR1 0xf24d\n#define F0900_P2_CAR_FREQ1 0xf24d00ff\n\n \n#define R0900_P2_CFR0 0xf24e\n#define F0900_P2_CAR_FREQ0 0xf24e00ff\n\n \n#define R0900_P2_LDI 0xf24f\n#define F0900_P2_LOCK_DET_INTEGR 0xf24f01ff\n\n \n#define R0900_P2_TMGCFG 0xf250\n#define F0900_P2_TMGLOCK_BETA 0xf25000c0\n#define F0900_P2_DO_TIMING_CORR 0xf2500010\n#define F0900_P2_TMG_MINFREQ 0xf2500003\n\n \n#define R0900_P2_RTC 0xf251\n#define F0900_P2_TMGALPHA_EXP 0xf25100f0\n#define F0900_P2_TMGBETA_EXP 0xf251000f\n\n \n#define R0900_P2_RTCS2 0xf252\n#define F0900_P2_TMGALPHAS2_EXP 0xf25200f0\n#define F0900_P2_TMGBETAS2_EXP 0xf252000f\n\n \n#define R0900_P2_TMGTHRISE 0xf253\n#define F0900_P2_TMGLOCK_THRISE 0xf25300ff\n\n \n#define R0900_P2_TMGTHFALL 0xf254\n#define F0900_P2_TMGLOCK_THFALL 0xf25400ff\n\n \n#define R0900_P2_SFRUPRATIO 0xf255\n#define F0900_P2_SFR_UPRATIO 0xf25500ff\n\n \n#define R0900_P2_SFRLOWRATIO 0xf256\n#define F0900_P2_SFR_LOWRATIO 0xf25600ff\n\n \n#define R0900_P2_KREFTMG 0xf258\n#define F0900_P2_KREF_TMG 0xf25800ff\n\n \n#define R0900_P2_SFRSTEP 0xf259\n#define F0900_P2_SFR_SCANSTEP 0xf25900f0\n#define F0900_P2_SFR_CENTERSTEP 0xf259000f\n\n \n#define R0900_P2_TMGCFG2 0xf25a\n#define F0900_P2_SFRRATIO_FINE 0xf25a0001\n\n \n#define R0900_P2_KREFTMG2 0xf25b\n#define F0900_P2_KREF_TMG2 0xf25b00ff\n\n \n#define R0900_P2_SFRINIT1 0xf25e\n#define F0900_P2_SFR_INIT1 0xf25e007f\n\n \n#define R0900_P2_SFRINIT0 0xf25f\n#define F0900_P2_SFR_INIT0 0xf25f00ff\n\n \n#define R0900_P2_SFRUP1 0xf260\n#define F0900_P2_AUTO_GUP 0xf2600080\n#define F0900_P2_SYMB_FREQ_UP1 0xf260007f\n\n \n#define R0900_P2_SFRUP0 0xf261\n#define F0900_P2_SYMB_FREQ_UP0 0xf26100ff\n\n \n#define R0900_P2_SFRLOW1 0xf262\n#define F0900_P2_AUTO_GLOW 0xf2620080\n#define F0900_P2_SYMB_FREQ_LOW1 0xf262007f\n\n \n#define R0900_P2_SFRLOW0 0xf263\n#define F0900_P2_SYMB_FREQ_LOW0 0xf26300ff\n\n \n#define R0900_P2_SFR3 0xf264\n#define F0900_P2_SYMB_FREQ3 0xf26400ff\n\n \n#define R0900_P2_SFR2 0xf265\n#define F0900_P2_SYMB_FREQ2 0xf26500ff\n\n \n#define R0900_P2_SFR1 0xf266\n#define F0900_P2_SYMB_FREQ1 0xf26600ff\n\n \n#define R0900_P2_SFR0 0xf267\n#define F0900_P2_SYMB_FREQ0 0xf26700ff\n\n \n#define R0900_P2_TMGREG2 0xf268\n#define F0900_P2_TMGREG2 0xf26800ff\n\n \n#define R0900_P2_TMGREG1 0xf269\n#define F0900_P2_TMGREG1 0xf26900ff\n\n \n#define R0900_P2_TMGREG0 0xf26a\n#define F0900_P2_TMGREG0 0xf26a00ff\n\n \n#define R0900_P2_TMGLOCK1 0xf26b\n#define F0900_P2_TMGLOCK_LEVEL1 0xf26b01ff\n\n \n#define R0900_P2_TMGLOCK0 0xf26c\n#define F0900_P2_TMGLOCK_LEVEL0 0xf26c00ff\n\n \n#define R0900_P2_TMGOBS 0xf26d\n#define F0900_P2_ROLLOFF_STATUS 0xf26d00c0\n\n \n#define R0900_P2_EQUALCFG 0xf26f\n#define F0900_P2_EQUAL_ON 0xf26f0040\n#define F0900_P2_MU_EQUALDFE 0xf26f0007\n\n \n#define R0900_P2_EQUAI1 0xf270\n#define F0900_P2_EQUA_ACCI1 0xf27001ff\n\n \n#define R0900_P2_EQUAQ1 0xf271\n#define F0900_P2_EQUA_ACCQ1 0xf27101ff\n\n \n#define R0900_P2_EQUAI2 0xf272\n#define F0900_P2_EQUA_ACCI2 0xf27201ff\n\n \n#define R0900_P2_EQUAQ2 0xf273\n#define F0900_P2_EQUA_ACCQ2 0xf27301ff\n\n \n#define R0900_P2_EQUAI3 0xf274\n#define F0900_P2_EQUA_ACCI3 0xf27401ff\n\n \n#define R0900_P2_EQUAQ3 0xf275\n#define F0900_P2_EQUA_ACCQ3 0xf27501ff\n\n \n#define R0900_P2_EQUAI4 0xf276\n#define F0900_P2_EQUA_ACCI4 0xf27601ff\n\n \n#define R0900_P2_EQUAQ4 0xf277\n#define F0900_P2_EQUA_ACCQ4 0xf27701ff\n\n \n#define R0900_P2_EQUAI5 0xf278\n#define F0900_P2_EQUA_ACCI5 0xf27801ff\n\n \n#define R0900_P2_EQUAQ5 0xf279\n#define F0900_P2_EQUA_ACCQ5 0xf27901ff\n\n \n#define R0900_P2_EQUAI6 0xf27a\n#define F0900_P2_EQUA_ACCI6 0xf27a01ff\n\n \n#define R0900_P2_EQUAQ6 0xf27b\n#define F0900_P2_EQUA_ACCQ6 0xf27b01ff\n\n \n#define R0900_P2_EQUAI7 0xf27c\n#define F0900_P2_EQUA_ACCI7 0xf27c01ff\n\n \n#define R0900_P2_EQUAQ7 0xf27d\n#define F0900_P2_EQUA_ACCQ7 0xf27d01ff\n\n \n#define R0900_P2_EQUAI8 0xf27e\n#define F0900_P2_EQUA_ACCI8 0xf27e01ff\n\n \n#define R0900_P2_EQUAQ8 0xf27f\n#define F0900_P2_EQUA_ACCQ8 0xf27f01ff\n\n \n#define R0900_P2_NNOSDATAT1 0xf280\n#define F0900_P2_NOSDATAT_NORMED1 0xf28000ff\n\n \n#define R0900_P2_NNOSDATAT0 0xf281\n#define F0900_P2_NOSDATAT_NORMED0 0xf28100ff\n\n \n#define R0900_P2_NNOSDATA1 0xf282\n#define F0900_P2_NOSDATA_NORMED1 0xf28200ff\n\n \n#define R0900_P2_NNOSDATA0 0xf283\n#define F0900_P2_NOSDATA_NORMED0 0xf28300ff\n\n \n#define R0900_P2_NNOSPLHT1 0xf284\n#define F0900_P2_NOSPLHT_NORMED1 0xf28400ff\n\n \n#define R0900_P2_NNOSPLHT0 0xf285\n#define F0900_P2_NOSPLHT_NORMED0 0xf28500ff\n\n \n#define R0900_P2_NNOSPLH1 0xf286\n#define F0900_P2_NOSPLH_NORMED1 0xf28600ff\n\n \n#define R0900_P2_NNOSPLH0 0xf287\n#define F0900_P2_NOSPLH_NORMED0 0xf28700ff\n\n \n#define R0900_P2_NOSDATAT1 0xf288\n#define F0900_P2_NOSDATAT_UNNORMED1 0xf28800ff\n\n \n#define R0900_P2_NOSDATAT0 0xf289\n#define F0900_P2_NOSDATAT_UNNORMED0 0xf28900ff\n\n \n#define R0900_P2_NOSDATA1 0xf28a\n#define F0900_P2_NOSDATA_UNNORMED1 0xf28a00ff\n\n \n#define R0900_P2_NOSDATA0 0xf28b\n#define F0900_P2_NOSDATA_UNNORMED0 0xf28b00ff\n\n \n#define R0900_P2_NOSPLHT1 0xf28c\n#define F0900_P2_NOSPLHT_UNNORMED1 0xf28c00ff\n\n \n#define R0900_P2_NOSPLHT0 0xf28d\n#define F0900_P2_NOSPLHT_UNNORMED0 0xf28d00ff\n\n \n#define R0900_P2_NOSPLH1 0xf28e\n#define F0900_P2_NOSPLH_UNNORMED1 0xf28e00ff\n\n \n#define R0900_P2_NOSPLH0 0xf28f\n#define F0900_P2_NOSPLH_UNNORMED0 0xf28f00ff\n\n \n#define R0900_P2_CAR2CFG 0xf290\n#define F0900_P2_CARRIER3_DISABLE 0xf2900040\n#define F0900_P2_ROTA2ON 0xf2900004\n#define F0900_P2_PH_DET_ALGO2 0xf2900003\n\n \n#define R0900_P2_CFR2CFR1 0xf291\n#define F0900_P2_CFR2TOCFR1_DVBS1 0xf29100c0\n#define F0900_P2_EN_S2CAR2CENTER 0xf2910020\n#define F0900_P2_DIS_BCHERRCFR2 0xf2910010\n#define F0900_P2_CFR2TOCFR1_BETA 0xf2910007\n\n \n#define R0900_P2_CFR22 0xf293\n#define F0900_P2_CAR2_FREQ2 0xf29301ff\n\n \n#define R0900_P2_CFR21 0xf294\n#define F0900_P2_CAR2_FREQ1 0xf29400ff\n\n \n#define R0900_P2_CFR20 0xf295\n#define F0900_P2_CAR2_FREQ0 0xf29500ff\n\n \n#define R0900_P2_ACLC2S2Q 0xf297\n#define F0900_P2_ENAB_SPSKSYMB 0xf2970080\n#define F0900_P2_CAR2S2_Q_ALPH_M 0xf2970030\n#define F0900_P2_CAR2S2_Q_ALPH_E 0xf297000f\n\n \n#define R0900_P2_ACLC2S28 0xf298\n#define F0900_P2_OLDI3Q_MODE 0xf2980080\n#define F0900_P2_CAR2S2_8_ALPH_M 0xf2980030\n#define F0900_P2_CAR2S2_8_ALPH_E 0xf298000f\n\n \n#define R0900_P2_ACLC2S216A 0xf299\n#define F0900_P2_DIS_C3STOPA2 0xf2990080\n#define F0900_P2_CAR2S2_16ADERAT 0xf2990040\n#define F0900_P2_CAR2S2_16A_ALPH_M 0xf2990030\n#define F0900_P2_CAR2S2_16A_ALPH_E 0xf299000f\n\n \n#define R0900_P2_ACLC2S232A 0xf29a\n#define F0900_P2_CAR2S2_32ADERAT 0xf29a0040\n#define F0900_P2_CAR2S2_32A_ALPH_M 0xf29a0030\n#define F0900_P2_CAR2S2_32A_ALPH_E 0xf29a000f\n\n \n#define R0900_P2_BCLC2S2Q 0xf29c\n#define F0900_P2_CAR2S2_Q_BETA_M 0xf29c0030\n#define F0900_P2_CAR2S2_Q_BETA_E 0xf29c000f\n\n \n#define R0900_P2_BCLC2S28 0xf29d\n#define F0900_P2_CAR2S2_8_BETA_M 0xf29d0030\n#define F0900_P2_CAR2S2_8_BETA_E 0xf29d000f\n\n \n#define R0900_P2_BCLC2S216A 0xf29e\n\n \n#define R0900_P2_BCLC2S232A 0xf29f\n\n \n#define R0900_P2_PLROOT2 0xf2ac\n#define F0900_P2_PLSCRAMB_MODE 0xf2ac000c\n#define F0900_P2_PLSCRAMB_ROOT2 0xf2ac0003\n\n \n#define R0900_P2_PLROOT1 0xf2ad\n#define F0900_P2_PLSCRAMB_ROOT1 0xf2ad00ff\n\n \n#define R0900_P2_PLROOT0 0xf2ae\n#define F0900_P2_PLSCRAMB_ROOT0 0xf2ae00ff\n\n \n#define R0900_P2_MODCODLST0 0xf2b0\n\n \n#define R0900_P2_MODCODLST1 0xf2b1\n#define F0900_P2_DIS_MODCOD29 0xf2b100f0\n#define F0900_P2_DIS_32PSK_9_10 0xf2b1000f\n\n \n#define R0900_P2_MODCODLST2 0xf2b2\n#define F0900_P2_DIS_32PSK_8_9 0xf2b200f0\n#define F0900_P2_DIS_32PSK_5_6 0xf2b2000f\n\n \n#define R0900_P2_MODCODLST3 0xf2b3\n#define F0900_P2_DIS_32PSK_4_5 0xf2b300f0\n#define F0900_P2_DIS_32PSK_3_4 0xf2b3000f\n\n \n#define R0900_P2_MODCODLST4 0xf2b4\n#define F0900_P2_DIS_16PSK_9_10 0xf2b400f0\n#define F0900_P2_DIS_16PSK_8_9 0xf2b4000f\n\n \n#define R0900_P2_MODCODLST5 0xf2b5\n#define F0900_P2_DIS_16PSK_5_6 0xf2b500f0\n#define F0900_P2_DIS_16PSK_4_5 0xf2b5000f\n\n \n#define R0900_P2_MODCODLST6 0xf2b6\n#define F0900_P2_DIS_16PSK_3_4 0xf2b600f0\n#define F0900_P2_DIS_16PSK_2_3 0xf2b6000f\n\n \n#define R0900_P2_MODCODLST7 0xf2b7\n#define F0900_P2_DIS_8P_9_10 0xf2b700f0\n#define F0900_P2_DIS_8P_8_9 0xf2b7000f\n\n \n#define R0900_P2_MODCODLST8 0xf2b8\n#define F0900_P2_DIS_8P_5_6 0xf2b800f0\n#define F0900_P2_DIS_8P_3_4 0xf2b8000f\n\n \n#define R0900_P2_MODCODLST9 0xf2b9\n#define F0900_P2_DIS_8P_2_3 0xf2b900f0\n#define F0900_P2_DIS_8P_3_5 0xf2b9000f\n\n \n#define R0900_P2_MODCODLSTA 0xf2ba\n#define F0900_P2_DIS_QP_9_10 0xf2ba00f0\n#define F0900_P2_DIS_QP_8_9 0xf2ba000f\n\n \n#define R0900_P2_MODCODLSTB 0xf2bb\n#define F0900_P2_DIS_QP_5_6 0xf2bb00f0\n#define F0900_P2_DIS_QP_4_5 0xf2bb000f\n\n \n#define R0900_P2_MODCODLSTC 0xf2bc\n#define F0900_P2_DIS_QP_3_4 0xf2bc00f0\n#define F0900_P2_DIS_QP_2_3 0xf2bc000f\n\n \n#define R0900_P2_MODCODLSTD 0xf2bd\n#define F0900_P2_DIS_QP_3_5 0xf2bd00f0\n#define F0900_P2_DIS_QP_1_2 0xf2bd000f\n\n \n#define R0900_P2_MODCODLSTE 0xf2be\n#define F0900_P2_DIS_QP_2_5 0xf2be00f0\n#define F0900_P2_DIS_QP_1_3 0xf2be000f\n\n \n#define R0900_P2_MODCODLSTF 0xf2bf\n#define F0900_P2_DIS_QP_1_4 0xf2bf00f0\n\n \n#define R0900_P2_GAUSSR0 0xf2c0\n#define F0900_P2_EN_CCIMODE 0xf2c00080\n#define F0900_P2_R0_GAUSSIEN 0xf2c0007f\n\n \n#define R0900_P2_CCIR0 0xf2c1\n#define F0900_P2_CCIDETECT_PLHONLY 0xf2c10080\n#define F0900_P2_R0_CCI 0xf2c1007f\n\n \n#define R0900_P2_CCIQUANT 0xf2c2\n#define F0900_P2_CCI_BETA 0xf2c200e0\n#define F0900_P2_CCI_QUANT 0xf2c2001f\n\n \n#define R0900_P2_CCITHRES 0xf2c3\n#define F0900_P2_CCI_THRESHOLD 0xf2c300ff\n\n \n#define R0900_P2_CCIACC 0xf2c4\n#define F0900_P2_CCI_VALUE 0xf2c400ff\n\n \n#define R0900_P2_DMDRESCFG 0xf2c6\n#define F0900_P2_DMDRES_RESET 0xf2c60080\n#define F0900_P2_DMDRES_STRALL 0xf2c60008\n#define F0900_P2_DMDRES_NEWONLY 0xf2c60004\n#define F0900_P2_DMDRES_NOSTORE 0xf2c60002\n\n \n#define R0900_P2_DMDRESADR 0xf2c7\n#define F0900_P2_DMDRES_VALIDCFR 0xf2c70040\n#define F0900_P2_DMDRES_MEMFULL 0xf2c70030\n#define F0900_P2_DMDRES_RESNBR 0xf2c7000f\n\n \n#define R0900_P2_DMDRESDATA7 0xf2c8\n#define F0900_P2_DMDRES_DATA7 0xf2c800ff\n\n \n#define R0900_P2_DMDRESDATA6 0xf2c9\n#define F0900_P2_DMDRES_DATA6 0xf2c900ff\n\n \n#define R0900_P2_DMDRESDATA5 0xf2ca\n#define F0900_P2_DMDRES_DATA5 0xf2ca00ff\n\n \n#define R0900_P2_DMDRESDATA4 0xf2cb\n#define F0900_P2_DMDRES_DATA4 0xf2cb00ff\n\n \n#define R0900_P2_DMDRESDATA3 0xf2cc\n#define F0900_P2_DMDRES_DATA3 0xf2cc00ff\n\n \n#define R0900_P2_DMDRESDATA2 0xf2cd\n#define F0900_P2_DMDRES_DATA2 0xf2cd00ff\n\n \n#define R0900_P2_DMDRESDATA1 0xf2ce\n#define F0900_P2_DMDRES_DATA1 0xf2ce00ff\n\n \n#define R0900_P2_DMDRESDATA0 0xf2cf\n#define F0900_P2_DMDRES_DATA0 0xf2cf00ff\n\n \n#define R0900_P2_FFEI1 0xf2d0\n#define F0900_P2_FFE_ACCI1 0xf2d001ff\n\n \n#define R0900_P2_FFEQ1 0xf2d1\n#define F0900_P2_FFE_ACCQ1 0xf2d101ff\n\n \n#define R0900_P2_FFEI2 0xf2d2\n#define F0900_P2_FFE_ACCI2 0xf2d201ff\n\n \n#define R0900_P2_FFEQ2 0xf2d3\n#define F0900_P2_FFE_ACCQ2 0xf2d301ff\n\n \n#define R0900_P2_FFEI3 0xf2d4\n#define F0900_P2_FFE_ACCI3 0xf2d401ff\n\n \n#define R0900_P2_FFEQ3 0xf2d5\n#define F0900_P2_FFE_ACCQ3 0xf2d501ff\n\n \n#define R0900_P2_FFEI4 0xf2d6\n#define F0900_P2_FFE_ACCI4 0xf2d601ff\n\n \n#define R0900_P2_FFEQ4 0xf2d7\n#define F0900_P2_FFE_ACCQ4 0xf2d701ff\n\n \n#define R0900_P2_FFECFG 0xf2d8\n#define F0900_P2_EQUALFFE_ON 0xf2d80040\n#define F0900_P2_MU_EQUALFFE 0xf2d80007\n\n \n#define R0900_P2_TNRCFG 0xf2e0\n#define F0900_P2_TUN_ACKFAIL 0xf2e00080\n#define F0900_P2_TUN_TYPE 0xf2e00070\n#define F0900_P2_TUN_SECSTOP 0xf2e00008\n#define F0900_P2_TUN_VCOSRCH 0xf2e00004\n#define F0900_P2_TUN_MADDRESS 0xf2e00003\n\n \n#define R0900_P2_TNRCFG2 0xf2e1\n#define F0900_P2_TUN_IQSWAP 0xf2e10080\n#define F0900_P2_DIS_BWCALC 0xf2e10004\n#define F0900_P2_SHORT_WAITSTATES 0xf2e10002\n\n \n#define R0900_P2_TNRXTAL 0xf2e4\n#define F0900_P2_TUN_XTALFREQ 0xf2e4001f\n\n \n#define R0900_P2_TNRSTEPS 0xf2e7\n#define F0900_P2_TUNER_BW0P125 0xf2e70080\n#define F0900_P2_BWINC_OFFSET 0xf2e70170\n#define F0900_P2_SOFTSTEP_RNG 0xf2e70008\n#define F0900_P2_TUN_BWOFFSET 0xf2e70007\n\n \n#define R0900_P2_TNRGAIN 0xf2e8\n#define F0900_P2_TUN_KDIVEN 0xf2e800c0\n#define F0900_P2_STB6X00_OCK 0xf2e80030\n#define F0900_P2_TUN_GAIN 0xf2e8000f\n\n \n#define R0900_P2_TNRRF1 0xf2e9\n#define F0900_P2_TUN_RFFREQ2 0xf2e900ff\n\n \n#define R0900_P2_TNRRF0 0xf2ea\n#define F0900_P2_TUN_RFFREQ1 0xf2ea00ff\n\n \n#define R0900_P2_TNRBW 0xf2eb\n#define F0900_P2_TUN_RFFREQ0 0xf2eb00c0\n#define F0900_P2_TUN_BW 0xf2eb003f\n\n \n#define R0900_P2_TNRADJ 0xf2ec\n#define F0900_P2_STB61X0_CALTIME 0xf2ec0040\n\n \n#define R0900_P2_TNRCTL2 0xf2ed\n#define F0900_P2_STB61X0_RCCKOFF 0xf2ed0080\n#define F0900_P2_STB61X0_ICP_SDOFF 0xf2ed0040\n#define F0900_P2_STB61X0_DCLOOPOFF 0xf2ed0020\n#define F0900_P2_STB61X0_REFOUTSEL 0xf2ed0010\n#define F0900_P2_STB61X0_CALOFF 0xf2ed0008\n#define F0900_P2_STB6XX0_LPT_BEN 0xf2ed0004\n#define F0900_P2_STB6XX0_RX_OSCP 0xf2ed0002\n#define F0900_P2_STB6XX0_SYN 0xf2ed0001\n\n \n#define R0900_P2_TNRCFG3 0xf2ee\n#define F0900_P2_TUN_PLLFREQ 0xf2ee001c\n#define F0900_P2_TUN_I2CFREQ_MODE 0xf2ee0003\n\n \n#define R0900_P2_TNRLAUNCH 0xf2f0\n\n \n#define R0900_P2_TNRLD 0xf2f0\n#define F0900_P2_TUNLD_VCOING 0xf2f00080\n#define F0900_P2_TUN_REG1FAIL 0xf2f00040\n#define F0900_P2_TUN_REG2FAIL 0xf2f00020\n#define F0900_P2_TUN_REG3FAIL 0xf2f00010\n#define F0900_P2_TUN_REG4FAIL 0xf2f00008\n#define F0900_P2_TUN_REG5FAIL 0xf2f00004\n#define F0900_P2_TUN_BWING 0xf2f00002\n#define F0900_P2_TUN_LOCKED 0xf2f00001\n\n \n#define R0900_P2_TNROBSL 0xf2f6\n#define F0900_P2_TUN_I2CABORTED 0xf2f60080\n#define F0900_P2_TUN_LPEN 0xf2f60040\n#define F0900_P2_TUN_FCCK 0xf2f60020\n#define F0900_P2_TUN_I2CLOCKED 0xf2f60010\n#define F0900_P2_TUN_PROGDONE 0xf2f6000c\n#define F0900_P2_TUN_RFRESTE1 0xf2f60003\n\n \n#define R0900_P2_TNRRESTE 0xf2f7\n#define F0900_P2_TUN_RFRESTE0 0xf2f700ff\n\n \n#define R0900_P2_SMAPCOEF7 0xf300\n#define F0900_P2_DIS_QSCALE 0xf3000080\n#define F0900_P2_SMAPCOEF_Q_LLR12 0xf300017f\n\n \n#define R0900_P2_SMAPCOEF6 0xf301\n#define F0900_P2_ADJ_8PSKLLR1 0xf3010004\n#define F0900_P2_OLD_8PSKLLR1 0xf3010002\n#define F0900_P2_DIS_AB8PSK 0xf3010001\n\n \n#define R0900_P2_SMAPCOEF5 0xf302\n#define F0900_P2_DIS_8SCALE 0xf3020080\n#define F0900_P2_SMAPCOEF_8P_LLR23 0xf302017f\n\n \n#define R0900_P2_NCO2MAX1 0xf314\n#define F0900_P2_TETA2_MAXVABS1 0xf31400ff\n\n \n#define R0900_P2_NCO2MAX0 0xf315\n#define F0900_P2_TETA2_MAXVABS0 0xf31500ff\n\n \n#define R0900_P2_NCO2FR1 0xf316\n#define F0900_P2_NCO2FINAL_ANGLE1 0xf31600ff\n\n \n#define R0900_P2_NCO2FR0 0xf317\n#define F0900_P2_NCO2FINAL_ANGLE0 0xf31700ff\n\n \n#define R0900_P2_CFR2AVRGE1 0xf318\n#define F0900_P2_I2C_CFR2AVERAGE1 0xf31800ff\n\n \n#define R0900_P2_CFR2AVRGE0 0xf319\n#define F0900_P2_I2C_CFR2AVERAGE0 0xf31900ff\n\n \n#define R0900_P2_DMDPLHSTAT 0xf320\n#define F0900_P2_PLH_STATISTIC 0xf32000ff\n\n \n#define R0900_P2_LOCKTIME3 0xf322\n#define F0900_P2_DEMOD_LOCKTIME3 0xf32200ff\n\n \n#define R0900_P2_LOCKTIME2 0xf323\n#define F0900_P2_DEMOD_LOCKTIME2 0xf32300ff\n\n \n#define R0900_P2_LOCKTIME1 0xf324\n#define F0900_P2_DEMOD_LOCKTIME1 0xf32400ff\n\n \n#define R0900_P2_LOCKTIME0 0xf325\n#define F0900_P2_DEMOD_LOCKTIME0 0xf32500ff\n\n \n#define R0900_P2_VITSCALE 0xf332\n#define F0900_P2_NVTH_NOSRANGE 0xf3320080\n#define F0900_P2_VERROR_MAXMODE 0xf3320040\n#define F0900_P2_NSLOWSN_LOCKED 0xf3320008\n#define F0900_P2_DIS_RSFLOCK 0xf3320002\n\n \n#define R0900_P2_FECM 0xf333\n#define F0900_P2_DSS_DVB 0xf3330080\n#define F0900_P2_DSS_SRCH 0xf3330010\n#define F0900_P2_SYNCVIT 0xf3330002\n#define F0900_P2_IQINV 0xf3330001\n\n \n#define R0900_P2_VTH12 0xf334\n#define F0900_P2_VTH12 0xf33400ff\n\n \n#define R0900_P2_VTH23 0xf335\n#define F0900_P2_VTH23 0xf33500ff\n\n \n#define R0900_P2_VTH34 0xf336\n#define F0900_P2_VTH34 0xf33600ff\n\n \n#define R0900_P2_VTH56 0xf337\n#define F0900_P2_VTH56 0xf33700ff\n\n \n#define R0900_P2_VTH67 0xf338\n#define F0900_P2_VTH67 0xf33800ff\n\n \n#define R0900_P2_VTH78 0xf339\n#define F0900_P2_VTH78 0xf33900ff\n\n \n#define R0900_P2_VITCURPUN 0xf33a\n#define F0900_P2_VIT_CURPUN 0xf33a001f\n\n \n#define R0900_P2_VERROR 0xf33b\n#define F0900_P2_REGERR_VIT 0xf33b00ff\n\n \n#define R0900_P2_PRVIT 0xf33c\n#define F0900_P2_DIS_VTHLOCK 0xf33c0040\n#define F0900_P2_E7_8VIT 0xf33c0020\n#define F0900_P2_E6_7VIT 0xf33c0010\n#define F0900_P2_E5_6VIT 0xf33c0008\n#define F0900_P2_E3_4VIT 0xf33c0004\n#define F0900_P2_E2_3VIT 0xf33c0002\n#define F0900_P2_E1_2VIT 0xf33c0001\n\n \n#define R0900_P2_VAVSRVIT 0xf33d\n#define F0900_P2_AMVIT 0xf33d0080\n#define F0900_P2_FROZENVIT 0xf33d0040\n#define F0900_P2_SNVIT 0xf33d0030\n#define F0900_P2_TOVVIT 0xf33d000c\n#define F0900_P2_HYPVIT 0xf33d0003\n\n \n#define R0900_P2_VSTATUSVIT 0xf33e\n#define F0900_P2_PRFVIT 0xf33e0010\n#define F0900_P2_LOCKEDVIT 0xf33e0008\n\n \n#define R0900_P2_VTHINUSE 0xf33f\n#define F0900_P2_VIT_INUSE 0xf33f00ff\n\n \n#define R0900_P2_KDIV12 0xf340\n#define F0900_P2_K_DIVIDER_12 0xf340007f\n\n \n#define R0900_P2_KDIV23 0xf341\n#define F0900_P2_K_DIVIDER_23 0xf341007f\n\n \n#define R0900_P2_KDIV34 0xf342\n#define F0900_P2_K_DIVIDER_34 0xf342007f\n\n \n#define R0900_P2_KDIV56 0xf343\n#define F0900_P2_K_DIVIDER_56 0xf343007f\n\n \n#define R0900_P2_KDIV67 0xf344\n#define F0900_P2_K_DIVIDER_67 0xf344007f\n\n \n#define R0900_P2_KDIV78 0xf345\n#define F0900_P2_K_DIVIDER_78 0xf345007f\n\n \n#define R0900_P2_PDELCTRL1 0xf350\n#define F0900_P2_INV_MISMASK 0xf3500080\n#define F0900_P2_FILTER_EN 0xf3500020\n#define F0900_P2_EN_MIS00 0xf3500002\n#define F0900_P2_ALGOSWRST 0xf3500001\n\n \n#define R0900_P2_PDELCTRL2 0xf351\n#define F0900_P2_RESET_UPKO_COUNT 0xf3510040\n#define F0900_P2_FRAME_MODE 0xf3510002\n#define F0900_P2_NOBCHERRFLG_USE 0xf3510001\n\n \n#define R0900_P2_HYSTTHRESH 0xf354\n#define F0900_P2_UNLCK_THRESH 0xf35400f0\n#define F0900_P2_DELIN_LCK_THRESH 0xf354000f\n\n \n#define R0900_P2_ISIENTRY 0xf35e\n#define F0900_P2_ISI_ENTRY 0xf35e00ff\n\n \n#define R0900_P2_ISIBITENA 0xf35f\n#define F0900_P2_ISI_BIT_EN 0xf35f00ff\n\n \n#define R0900_P2_MATSTR1 0xf360\n#define F0900_P2_MATYPE_CURRENT1 0xf36000ff\n\n \n#define R0900_P2_MATSTR0 0xf361\n#define F0900_P2_MATYPE_CURRENT0 0xf36100ff\n\n \n#define R0900_P2_UPLSTR1 0xf362\n#define F0900_P2_UPL_CURRENT1 0xf36200ff\n\n \n#define R0900_P2_UPLSTR0 0xf363\n#define F0900_P2_UPL_CURRENT0 0xf36300ff\n\n \n#define R0900_P2_DFLSTR1 0xf364\n#define F0900_P2_DFL_CURRENT1 0xf36400ff\n\n \n#define R0900_P2_DFLSTR0 0xf365\n#define F0900_P2_DFL_CURRENT0 0xf36500ff\n\n \n#define R0900_P2_SYNCSTR 0xf366\n#define F0900_P2_SYNC_CURRENT 0xf36600ff\n\n \n#define R0900_P2_SYNCDSTR1 0xf367\n#define F0900_P2_SYNCD_CURRENT1 0xf36700ff\n\n \n#define R0900_P2_SYNCDSTR0 0xf368\n#define F0900_P2_SYNCD_CURRENT0 0xf36800ff\n\n \n#define R0900_P2_PDELSTATUS1 0xf369\n#define F0900_P2_PKTDELIN_DELOCK 0xf3690080\n#define F0900_P2_SYNCDUPDFL_BADDFL 0xf3690040\n#define F0900_P2_CONTINUOUS_STREAM 0xf3690020\n#define F0900_P2_UNACCEPTED_STREAM 0xf3690010\n#define F0900_P2_BCH_ERROR_FLAG 0xf3690008\n#define F0900_P2_PKTDELIN_LOCK 0xf3690002\n#define F0900_P2_FIRST_LOCK 0xf3690001\n\n \n#define R0900_P2_PDELSTATUS2 0xf36a\n#define F0900_P2_FRAME_MODCOD 0xf36a007c\n#define F0900_P2_FRAME_TYPE 0xf36a0003\n\n \n#define R0900_P2_BBFCRCKO1 0xf36b\n#define F0900_P2_BBHCRC_KOCNT1 0xf36b00ff\n\n \n#define R0900_P2_BBFCRCKO0 0xf36c\n#define F0900_P2_BBHCRC_KOCNT0 0xf36c00ff\n\n \n#define R0900_P2_UPCRCKO1 0xf36d\n#define F0900_P2_PKTCRC_KOCNT1 0xf36d00ff\n\n \n#define R0900_P2_UPCRCKO0 0xf36e\n#define F0900_P2_PKTCRC_KOCNT0 0xf36e00ff\n\n \n#define R0900_P2_PDELCTRL3 0xf36f\n#define F0900_P2_PKTDEL_CONTFAIL 0xf36f0080\n#define F0900_P2_NOFIFO_BCHERR 0xf36f0020\n\n \n#define R0900_P2_TSSTATEM 0xf370\n#define F0900_P2_TSDIL_ON 0xf3700080\n#define F0900_P2_TSRS_ON 0xf3700020\n#define F0900_P2_TSDESCRAMB_ON 0xf3700010\n#define F0900_P2_TSFRAME_MODE 0xf3700008\n#define F0900_P2_TS_DISABLE 0xf3700004\n#define F0900_P2_TSOUT_NOSYNC 0xf3700001\n\n \n#define R0900_P2_TSCFGH 0xf372\n#define F0900_P2_TSFIFO_DVBCI 0xf3720080\n#define F0900_P2_TSFIFO_SERIAL 0xf3720040\n#define F0900_P2_TSFIFO_TEIUPDATE 0xf3720020\n#define F0900_P2_TSFIFO_DUTY50 0xf3720010\n#define F0900_P2_TSFIFO_HSGNLOUT 0xf3720008\n#define F0900_P2_TSFIFO_ERRMODE 0xf3720006\n#define F0900_P2_RST_HWARE 0xf3720001\n\n \n#define R0900_P2_TSCFGM 0xf373\n#define F0900_P2_TSFIFO_MANSPEED 0xf37300c0\n#define F0900_P2_TSFIFO_PERMDATA 0xf3730020\n#define F0900_P2_TSFIFO_DPUNACT 0xf3730002\n#define F0900_P2_TSFIFO_INVDATA 0xf3730001\n\n \n#define R0900_P2_TSCFGL 0xf374\n#define F0900_P2_TSFIFO_BCLKDEL1CK 0xf37400c0\n#define F0900_P2_BCHERROR_MODE 0xf3740030\n#define F0900_P2_TSFIFO_NSGNL2DATA 0xf3740008\n#define F0900_P2_TSFIFO_EMBINDVB 0xf3740004\n#define F0900_P2_TSFIFO_BITSPEED 0xf3740003\n\n \n#define R0900_P2_TSINSDELH 0xf376\n#define F0900_P2_TSDEL_SYNCBYTE 0xf3760080\n#define F0900_P2_TSDEL_XXHEADER 0xf3760040\n#define F0900_P2_TSDEL_BBHEADER 0xf3760020\n#define F0900_P2_TSDEL_DATAFIELD 0xf3760010\n#define F0900_P2_TSINSDEL_ISCR 0xf3760008\n#define F0900_P2_TSINSDEL_NPD 0xf3760004\n#define F0900_P2_TSINSDEL_RSPARITY 0xf3760002\n#define F0900_P2_TSINSDEL_CRC8 0xf3760001\n\n \n#define R0900_P2_TSDIVN 0xf379\n#define F0900_P2_TSFIFO_SPEEDMODE 0xf37900c0\n\n \n#define R0900_P2_TSCFG4 0xf37a\n#define F0900_P2_TSFIFO_TSSPEEDMODE 0xf37a00c0\n\n \n#define R0900_P2_TSSPEED 0xf380\n#define F0900_P2_TSFIFO_OUTSPEED 0xf38000ff\n\n \n#define R0900_P2_TSSTATUS 0xf381\n#define F0900_P2_TSFIFO_LINEOK 0xf3810080\n#define F0900_P2_TSFIFO_ERROR 0xf3810040\n#define F0900_P2_DIL_READY 0xf3810001\n\n \n#define R0900_P2_TSSTATUS2 0xf382\n#define F0900_P2_TSFIFO_DEMODSEL 0xf3820080\n#define F0900_P2_TSFIFOSPEED_STORE 0xf3820040\n#define F0900_P2_DILXX_RESET 0xf3820020\n#define F0900_P2_TSSERIAL_IMPOS 0xf3820010\n#define F0900_P2_SCRAMBDETECT 0xf3820002\n\n \n#define R0900_P2_TSBITRATE1 0xf383\n#define F0900_P2_TSFIFO_BITRATE1 0xf38300ff\n\n \n#define R0900_P2_TSBITRATE0 0xf384\n#define F0900_P2_TSFIFO_BITRATE0 0xf38400ff\n\n \n#define R0900_P2_ERRCTRL1 0xf398\n#define F0900_P2_ERR_SOURCE1 0xf39800f0\n#define F0900_P2_NUM_EVENT1 0xf3980007\n\n \n#define R0900_P2_ERRCNT12 0xf399\n#define F0900_P2_ERRCNT1_OLDVALUE 0xf3990080\n#define F0900_P2_ERR_CNT12 0xf399007f\n\n \n#define R0900_P2_ERRCNT11 0xf39a\n#define F0900_P2_ERR_CNT11 0xf39a00ff\n\n \n#define R0900_P2_ERRCNT10 0xf39b\n#define F0900_P2_ERR_CNT10 0xf39b00ff\n\n \n#define R0900_P2_ERRCTRL2 0xf39c\n#define F0900_P2_ERR_SOURCE2 0xf39c00f0\n#define F0900_P2_NUM_EVENT2 0xf39c0007\n\n \n#define R0900_P2_ERRCNT22 0xf39d\n#define F0900_P2_ERRCNT2_OLDVALUE 0xf39d0080\n#define F0900_P2_ERR_CNT22 0xf39d007f\n\n \n#define R0900_P2_ERRCNT21 0xf39e\n#define F0900_P2_ERR_CNT21 0xf39e00ff\n\n \n#define R0900_P2_ERRCNT20 0xf39f\n#define F0900_P2_ERR_CNT20 0xf39f00ff\n\n \n#define R0900_P2_FECSPY 0xf3a0\n#define F0900_P2_SPY_ENABLE 0xf3a00080\n#define F0900_P2_NO_SYNCBYTE 0xf3a00040\n#define F0900_P2_SERIAL_MODE 0xf3a00020\n#define F0900_P2_UNUSUAL_PACKET 0xf3a00010\n#define F0900_P2_BERMETER_DATAMODE 0xf3a00008\n#define F0900_P2_BERMETER_LMODE 0xf3a00002\n#define F0900_P2_BERMETER_RESET 0xf3a00001\n\n \n#define R0900_P2_FSPYCFG 0xf3a1\n#define F0900_P2_FECSPY_INPUT 0xf3a100c0\n#define F0900_P2_RST_ON_ERROR 0xf3a10020\n#define F0900_P2_ONE_SHOT 0xf3a10010\n#define F0900_P2_I2C_MODE 0xf3a1000c\n#define F0900_P2_SPY_HYSTERESIS 0xf3a10003\n\n \n#define R0900_P2_FSPYDATA 0xf3a2\n#define F0900_P2_SPY_STUFFING 0xf3a20080\n#define F0900_P2_SPY_CNULLPKT 0xf3a20020\n#define F0900_P2_SPY_OUTDATA_MODE 0xf3a2001f\n\n \n#define R0900_P2_FSPYOUT 0xf3a3\n#define F0900_P2_FSPY_DIRECT 0xf3a30080\n#define F0900_P2_STUFF_MODE 0xf3a30007\n\n \n#define R0900_P2_FSTATUS 0xf3a4\n#define F0900_P2_SPY_ENDSIM 0xf3a40080\n#define F0900_P2_VALID_SIM 0xf3a40040\n#define F0900_P2_FOUND_SIGNAL 0xf3a40020\n#define F0900_P2_DSS_SYNCBYTE 0xf3a40010\n#define F0900_P2_RESULT_STATE 0xf3a4000f\n\n \n#define R0900_P2_FBERCPT4 0xf3a8\n#define F0900_P2_FBERMETER_CPT4 0xf3a800ff\n\n \n#define R0900_P2_FBERCPT3 0xf3a9\n#define F0900_P2_FBERMETER_CPT3 0xf3a900ff\n\n \n#define R0900_P2_FBERCPT2 0xf3aa\n#define F0900_P2_FBERMETER_CPT2 0xf3aa00ff\n\n \n#define R0900_P2_FBERCPT1 0xf3ab\n#define F0900_P2_FBERMETER_CPT1 0xf3ab00ff\n\n \n#define R0900_P2_FBERCPT0 0xf3ac\n#define F0900_P2_FBERMETER_CPT0 0xf3ac00ff\n\n \n#define R0900_P2_FBERERR2 0xf3ad\n#define F0900_P2_FBERMETER_ERR2 0xf3ad00ff\n\n \n#define R0900_P2_FBERERR1 0xf3ae\n#define F0900_P2_FBERMETER_ERR1 0xf3ae00ff\n\n \n#define R0900_P2_FBERERR0 0xf3af\n#define F0900_P2_FBERMETER_ERR0 0xf3af00ff\n\n \n#define R0900_P2_FSPYBER 0xf3b2\n#define F0900_P2_FSPYBER_SYNCBYTE 0xf3b20010\n#define F0900_P2_FSPYBER_UNSYNC 0xf3b20008\n#define F0900_P2_FSPYBER_CTIME 0xf3b20007\n\n \n#define R0900_P1_IQCONST 0xf400\n#define IQCONST REGx(R0900_P1_IQCONST)\n#define F0900_P1_CONSTEL_SELECT 0xf4000060\n#define F0900_P1_IQSYMB_SEL 0xf400001f\n\n \n#define R0900_P1_NOSCFG 0xf401\n#define NOSCFG REGx(R0900_P1_NOSCFG)\n#define F0900_P1_DUMMYPL_NOSDATA 0xf4010020\n#define F0900_P1_NOSPLH_BETA 0xf4010018\n#define F0900_P1_NOSDATA_BETA 0xf4010007\n\n \n#define R0900_P1_ISYMB 0xf402\n#define ISYMB REGx(R0900_P1_ISYMB)\n#define F0900_P1_I_SYMBOL 0xf40201ff\n\n \n#define R0900_P1_QSYMB 0xf403\n#define QSYMB REGx(R0900_P1_QSYMB)\n#define F0900_P1_Q_SYMBOL 0xf40301ff\n\n \n#define R0900_P1_AGC1CFG 0xf404\n#define AGC1CFG REGx(R0900_P1_AGC1CFG)\n#define F0900_P1_DC_FROZEN 0xf4040080\n#define F0900_P1_DC_CORRECT 0xf4040040\n#define F0900_P1_AMM_FROZEN 0xf4040020\n#define F0900_P1_AMM_CORRECT 0xf4040010\n#define F0900_P1_QUAD_FROZEN 0xf4040008\n#define F0900_P1_QUAD_CORRECT 0xf4040004\n\n \n#define R0900_P1_AGC1CN 0xf406\n#define AGC1CN REGx(R0900_P1_AGC1CN)\n#define F0900_P1_AGC1_LOCKED 0xf4060080\n#define F0900_P1_AGC1_MINPOWER 0xf4060010\n#define F0900_P1_AGCOUT_FAST 0xf4060008\n#define F0900_P1_AGCIQ_BETA 0xf4060007\n\n \n#define R0900_P1_AGC1REF 0xf407\n#define AGC1REF REGx(R0900_P1_AGC1REF)\n#define F0900_P1_AGCIQ_REF 0xf40700ff\n\n \n#define R0900_P1_IDCCOMP 0xf408\n#define IDCCOMP REGx(R0900_P1_IDCCOMP)\n#define F0900_P1_IAVERAGE_ADJ 0xf40801ff\n\n \n#define R0900_P1_QDCCOMP 0xf409\n#define QDCCOMP REGx(R0900_P1_QDCCOMP)\n#define F0900_P1_QAVERAGE_ADJ 0xf40901ff\n\n \n#define R0900_P1_POWERI 0xf40a\n#define POWERI REGx(R0900_P1_POWERI)\n#define F0900_P1_POWER_I 0xf40a00ff\n#define POWER_I FLDx(F0900_P1_POWER_I)\n\n \n#define R0900_P1_POWERQ 0xf40b\n#define POWERQ REGx(R0900_P1_POWERQ)\n#define F0900_P1_POWER_Q 0xf40b00ff\n#define POWER_Q FLDx(F0900_P1_POWER_Q)\n\n \n#define R0900_P1_AGC1AMM 0xf40c\n#define AGC1AMM REGx(R0900_P1_AGC1AMM)\n#define F0900_P1_AMM_VALUE 0xf40c00ff\n\n \n#define R0900_P1_AGC1QUAD 0xf40d\n#define AGC1QUAD REGx(R0900_P1_AGC1QUAD)\n#define F0900_P1_QUAD_VALUE 0xf40d01ff\n\n \n#define R0900_P1_AGCIQIN1 0xf40e\n#define AGCIQIN1 REGx(R0900_P1_AGCIQIN1)\n#define F0900_P1_AGCIQ_VALUE1 0xf40e00ff\n#define AGCIQ_VALUE1 FLDx(F0900_P1_AGCIQ_VALUE1)\n\n \n#define R0900_P1_AGCIQIN0 0xf40f\n#define AGCIQIN0 REGx(R0900_P1_AGCIQIN0)\n#define F0900_P1_AGCIQ_VALUE0 0xf40f00ff\n#define AGCIQ_VALUE0 FLDx(F0900_P1_AGCIQ_VALUE0)\n\n \n#define R0900_P1_DEMOD 0xf410\n#define DEMOD REGx(R0900_P1_DEMOD)\n#define F0900_P1_MANUALS2_ROLLOFF 0xf4100080\n#define MANUALS2_ROLLOFF FLDx(F0900_P1_MANUALS2_ROLLOFF)\n\n#define F0900_P1_SPECINV_CONTROL 0xf4100030\n#define SPECINV_CONTROL FLDx(F0900_P1_SPECINV_CONTROL)\n#define F0900_P1_FORCE_ENASAMP 0xf4100008\n#define F0900_P1_MANUALSX_ROLLOFF 0xf4100004\n#define MANUALSX_ROLLOFF FLDx(F0900_P1_MANUALSX_ROLLOFF)\n#define F0900_P1_ROLLOFF_CONTROL 0xf4100003\n#define ROLLOFF_CONTROL FLDx(F0900_P1_ROLLOFF_CONTROL)\n\n \n#define R0900_P1_DMDMODCOD 0xf411\n#define DMDMODCOD REGx(R0900_P1_DMDMODCOD)\n#define F0900_P1_MANUAL_MODCOD 0xf4110080\n#define F0900_P1_DEMOD_MODCOD 0xf411007c\n#define DEMOD_MODCOD FLDx(F0900_P1_DEMOD_MODCOD)\n#define F0900_P1_DEMOD_TYPE 0xf4110003\n#define DEMOD_TYPE FLDx(F0900_P1_DEMOD_TYPE)\n\n \n#define R0900_P1_DSTATUS 0xf412\n#define DSTATUS REGx(R0900_P1_DSTATUS)\n#define F0900_P1_CAR_LOCK 0xf4120080\n#define F0900_P1_TMGLOCK_QUALITY 0xf4120060\n#define TMGLOCK_QUALITY FLDx(F0900_P1_TMGLOCK_QUALITY)\n#define F0900_P1_LOCK_DEFINITIF 0xf4120008\n#define LOCK_DEFINITIF FLDx(F0900_P1_LOCK_DEFINITIF)\n#define F0900_P1_OVADC_DETECT 0xf4120001\n\n \n#define R0900_P1_DSTATUS2 0xf413\n#define DSTATUS2 REGx(R0900_P1_DSTATUS2)\n#define F0900_P1_DEMOD_DELOCK 0xf4130080\n#define F0900_P1_AGC1_NOSIGNALACK 0xf4130008\n#define F0900_P1_AGC2_OVERFLOW 0xf4130004\n#define F0900_P1_CFR_OVERFLOW 0xf4130002\n#define F0900_P1_GAMMA_OVERUNDER 0xf4130001\n\n \n#define R0900_P1_DMDCFGMD 0xf414\n#define DMDCFGMD REGx(R0900_P1_DMDCFGMD)\n#define F0900_P1_DVBS2_ENABLE 0xf4140080\n#define DVBS2_ENABLE FLDx(F0900_P1_DVBS2_ENABLE)\n#define F0900_P1_DVBS1_ENABLE 0xf4140040\n#define DVBS1_ENABLE FLDx(F0900_P1_DVBS1_ENABLE)\n#define F0900_P1_SCAN_ENABLE 0xf4140010\n#define SCAN_ENABLE FLDx(F0900_P1_SCAN_ENABLE)\n#define F0900_P1_CFR_AUTOSCAN 0xf4140008\n#define CFR_AUTOSCAN FLDx(F0900_P1_CFR_AUTOSCAN)\n#define F0900_P1_TUN_RNG 0xf4140003\n\n \n#define R0900_P1_DMDCFG2 0xf415\n#define DMDCFG2 REGx(R0900_P1_DMDCFG2)\n#define F0900_P1_S1S2_SEQUENTIAL 0xf4150040\n#define S1S2_SEQUENTIAL FLDx(F0900_P1_S1S2_SEQUENTIAL)\n#define F0900_P1_INFINITE_RELOCK 0xf4150010\n\n \n#define R0900_P1_DMDISTATE 0xf416\n#define DMDISTATE REGx(R0900_P1_DMDISTATE)\n#define F0900_P1_I2C_DEMOD_MODE 0xf416001f\n#define DEMOD_MODE FLDx(F0900_P1_I2C_DEMOD_MODE)\n\n \n#define R0900_P1_DMDT0M 0xf417\n#define DMDT0M REGx(R0900_P1_DMDT0M)\n#define F0900_P1_DMDT0_MIN 0xf41700ff\n\n \n#define R0900_P1_DMDSTATE 0xf41b\n#define DMDSTATE REGx(R0900_P1_DMDSTATE)\n#define F0900_P1_HEADER_MODE 0xf41b0060\n#define HEADER_MODE FLDx(F0900_P1_HEADER_MODE)\n\n \n#define R0900_P1_DMDFLYW 0xf41c\n#define DMDFLYW REGx(R0900_P1_DMDFLYW)\n#define F0900_P1_I2C_IRQVAL 0xf41c00f0\n#define F0900_P1_FLYWHEEL_CPT 0xf41c000f\n#define FLYWHEEL_CPT FLDx(F0900_P1_FLYWHEEL_CPT)\n\n \n#define R0900_P1_DSTATUS3 0xf41d\n#define DSTATUS3 REGx(R0900_P1_DSTATUS3)\n#define F0900_P1_DEMOD_CFGMODE 0xf41d0060\n\n \n#define R0900_P1_DMDCFG3 0xf41e\n#define DMDCFG3 REGx(R0900_P1_DMDCFG3)\n#define F0900_P1_NOSTOP_FIFOFULL 0xf41e0008\n\n \n#define R0900_P1_DMDCFG4 0xf41f\n#define DMDCFG4 REGx(R0900_P1_DMDCFG4)\n#define F0900_P1_TUNER_NRELAUNCH 0xf41f0008\n\n \n#define R0900_P1_CORRELMANT 0xf420\n#define CORRELMANT REGx(R0900_P1_CORRELMANT)\n#define F0900_P1_CORREL_MANT 0xf42000ff\n\n \n#define R0900_P1_CORRELABS 0xf421\n#define CORRELABS REGx(R0900_P1_CORRELABS)\n#define F0900_P1_CORREL_ABS 0xf42100ff\n\n \n#define R0900_P1_CORRELEXP 0xf422\n#define CORRELEXP REGx(R0900_P1_CORRELEXP)\n#define F0900_P1_CORREL_ABSEXP 0xf42200f0\n#define F0900_P1_CORREL_EXP 0xf422000f\n\n \n#define R0900_P1_PLHMODCOD 0xf424\n#define PLHMODCOD REGx(R0900_P1_PLHMODCOD)\n#define F0900_P1_SPECINV_DEMOD 0xf4240080\n#define SPECINV_DEMOD FLDx(F0900_P1_SPECINV_DEMOD)\n#define F0900_P1_PLH_MODCOD 0xf424007c\n#define F0900_P1_PLH_TYPE 0xf4240003\n\n \n#define R0900_P1_DMDREG 0xf425\n#define DMDREG REGx(R0900_P1_DMDREG)\n#define F0900_P1_DECIM_PLFRAMES 0xf4250001\n\n \n#define R0900_P1_AGC2O 0xf42c\n#define AGC2O REGx(R0900_P1_AGC2O)\n#define F0900_P1_AGC2_COEF 0xf42c0007\n\n \n#define R0900_P1_AGC2REF 0xf42d\n#define AGC2REF REGx(R0900_P1_AGC2REF)\n#define F0900_P1_AGC2_REF 0xf42d00ff\n\n \n#define R0900_P1_AGC1ADJ 0xf42e\n#define AGC1ADJ REGx(R0900_P1_AGC1ADJ)\n#define F0900_P1_AGC1_ADJUSTED 0xf42e007f\n\n \n#define R0900_P1_AGC2I1 0xf436\n#define AGC2I1 REGx(R0900_P1_AGC2I1)\n#define F0900_P1_AGC2_INTEGRATOR1 0xf43600ff\n\n \n#define R0900_P1_AGC2I0 0xf437\n#define AGC2I0 REGx(R0900_P1_AGC2I0)\n#define F0900_P1_AGC2_INTEGRATOR0 0xf43700ff\n\n \n#define R0900_P1_CARCFG 0xf438\n#define CARCFG REGx(R0900_P1_CARCFG)\n#define F0900_P1_CFRUPLOW_AUTO 0xf4380080\n#define F0900_P1_CFRUPLOW_TEST 0xf4380040\n#define F0900_P1_ROTAON 0xf4380004\n#define F0900_P1_PH_DET_ALGO 0xf4380003\n\n \n#define R0900_P1_ACLC 0xf439\n#define ACLC REGx(R0900_P1_ACLC)\n#define F0900_P1_CAR_ALPHA_MANT 0xf4390030\n#define F0900_P1_CAR_ALPHA_EXP 0xf439000f\n\n \n#define R0900_P1_BCLC 0xf43a\n#define BCLC REGx(R0900_P1_BCLC)\n#define F0900_P1_CAR_BETA_MANT 0xf43a0030\n#define F0900_P1_CAR_BETA_EXP 0xf43a000f\n\n \n#define R0900_P1_CARFREQ 0xf43d\n#define CARFREQ REGx(R0900_P1_CARFREQ)\n#define F0900_P1_KC_COARSE_EXP 0xf43d00f0\n#define F0900_P1_BETA_FREQ 0xf43d000f\n\n \n#define R0900_P1_CARHDR 0xf43e\n#define CARHDR REGx(R0900_P1_CARHDR)\n#define F0900_P1_K_FREQ_HDR 0xf43e00ff\n\n \n#define R0900_P1_LDT 0xf43f\n#define LDT REGx(R0900_P1_LDT)\n#define F0900_P1_CARLOCK_THRES 0xf43f01ff\n\n \n#define R0900_P1_LDT2 0xf440\n#define LDT2 REGx(R0900_P1_LDT2)\n#define F0900_P1_CARLOCK_THRES2 0xf44001ff\n\n \n#define R0900_P1_CFRICFG 0xf441\n#define CFRICFG REGx(R0900_P1_CFRICFG)\n#define F0900_P1_NEG_CFRSTEP 0xf4410001\n\n \n#define R0900_P1_CFRUP1 0xf442\n#define CFRUP1 REGx(R0900_P1_CFRUP1)\n#define F0900_P1_CFR_UP1 0xf44201ff\n#define CFR_UP1 FLDx(F0900_P1_CFR_UP1)\n\n \n#define R0900_P1_CFRUP0 0xf443\n#define CFRUP0 REGx(R0900_P1_CFRUP0)\n#define F0900_P1_CFR_UP0 0xf44300ff\n#define CFR_UP0 FLDx(F0900_P1_CFR_UP0)\n\n \n#define R0900_P1_CFRLOW1 0xf446\n#define CFRLOW1 REGx(R0900_P1_CFRLOW1)\n#define F0900_P1_CFR_LOW1 0xf44601ff\n#define CFR_LOW1 FLDx(F0900_P1_CFR_LOW1)\n\n \n#define R0900_P1_CFRLOW0 0xf447\n#define CFRLOW0 REGx(R0900_P1_CFRLOW0)\n#define F0900_P1_CFR_LOW0 0xf44700ff\n#define CFR_LOW0 FLDx(F0900_P1_CFR_LOW0)\n\n \n#define R0900_P1_CFRINIT1 0xf448\n#define CFRINIT1 REGx(R0900_P1_CFRINIT1)\n#define F0900_P1_CFR_INIT1 0xf44801ff\n#define CFR_INIT1 FLDx(F0900_P1_CFR_INIT1)\n\n \n#define R0900_P1_CFRINIT0 0xf449\n#define CFRINIT0 REGx(R0900_P1_CFRINIT0)\n#define F0900_P1_CFR_INIT0 0xf44900ff\n#define CFR_INIT0 FLDx(F0900_P1_CFR_INIT0)\n\n \n#define R0900_P1_CFRINC1 0xf44a\n#define CFRINC1 REGx(R0900_P1_CFRINC1)\n#define F0900_P1_MANUAL_CFRINC 0xf44a0080\n#define F0900_P1_CFR_INC1 0xf44a003f\n\n \n#define R0900_P1_CFRINC0 0xf44b\n#define CFRINC0 REGx(R0900_P1_CFRINC0)\n#define F0900_P1_CFR_INC0 0xf44b00f8\n\n \n#define R0900_P1_CFR2 0xf44c\n#define CFR2 REGx(R0900_P1_CFR2)\n#define F0900_P1_CAR_FREQ2 0xf44c01ff\n#define CAR_FREQ2 FLDx(F0900_P1_CAR_FREQ2)\n\n \n#define R0900_P1_CFR1 0xf44d\n#define CFR1 REGx(R0900_P1_CFR1)\n#define F0900_P1_CAR_FREQ1 0xf44d00ff\n#define CAR_FREQ1 FLDx(F0900_P1_CAR_FREQ1)\n\n \n#define R0900_P1_CFR0 0xf44e\n#define CFR0 REGx(R0900_P1_CFR0)\n#define F0900_P1_CAR_FREQ0 0xf44e00ff\n#define CAR_FREQ0 FLDx(F0900_P1_CAR_FREQ0)\n\n \n#define R0900_P1_LDI 0xf44f\n#define LDI REGx(R0900_P1_LDI)\n#define F0900_P1_LOCK_DET_INTEGR 0xf44f01ff\n\n \n#define R0900_P1_TMGCFG 0xf450\n#define TMGCFG REGx(R0900_P1_TMGCFG)\n#define F0900_P1_TMGLOCK_BETA 0xf45000c0\n#define F0900_P1_DO_TIMING_CORR 0xf4500010\n#define F0900_P1_TMG_MINFREQ 0xf4500003\n\n \n#define R0900_P1_RTC 0xf451\n#define RTC REGx(R0900_P1_RTC)\n#define F0900_P1_TMGALPHA_EXP 0xf45100f0\n#define F0900_P1_TMGBETA_EXP 0xf451000f\n\n \n#define R0900_P1_RTCS2 0xf452\n#define RTCS2 REGx(R0900_P1_RTCS2)\n#define F0900_P1_TMGALPHAS2_EXP 0xf45200f0\n#define F0900_P1_TMGBETAS2_EXP 0xf452000f\n\n \n#define R0900_P1_TMGTHRISE 0xf453\n#define TMGTHRISE REGx(R0900_P1_TMGTHRISE)\n#define F0900_P1_TMGLOCK_THRISE 0xf45300ff\n\n \n#define R0900_P1_TMGTHFALL 0xf454\n#define TMGTHFALL REGx(R0900_P1_TMGTHFALL)\n#define F0900_P1_TMGLOCK_THFALL 0xf45400ff\n\n \n#define R0900_P1_SFRUPRATIO 0xf455\n#define SFRUPRATIO REGx(R0900_P1_SFRUPRATIO)\n#define F0900_P1_SFR_UPRATIO 0xf45500ff\n\n \n#define R0900_P1_SFRLOWRATIO 0xf456\n#define F0900_P1_SFR_LOWRATIO 0xf45600ff\n\n \n#define R0900_P1_KREFTMG 0xf458\n#define KREFTMG REGx(R0900_P1_KREFTMG)\n#define F0900_P1_KREF_TMG 0xf45800ff\n\n \n#define R0900_P1_SFRSTEP 0xf459\n#define SFRSTEP REGx(R0900_P1_SFRSTEP)\n#define F0900_P1_SFR_SCANSTEP 0xf45900f0\n#define F0900_P1_SFR_CENTERSTEP 0xf459000f\n\n \n#define R0900_P1_TMGCFG2 0xf45a\n#define TMGCFG2 REGx(R0900_P1_TMGCFG2)\n#define F0900_P1_SFRRATIO_FINE 0xf45a0001\n\n \n#define R0900_P1_KREFTMG2 0xf45b\n#define KREFTMG2 REGx(R0900_P1_KREFTMG2)\n#define F0900_P1_KREF_TMG2 0xf45b00ff\n\n \n#define R0900_P1_SFRINIT1 0xf45e\n#define SFRINIT1 REGx(R0900_P1_SFRINIT1)\n#define F0900_P1_SFR_INIT1 0xf45e007f\n\n \n#define R0900_P1_SFRINIT0 0xf45f\n#define SFRINIT0 REGx(R0900_P1_SFRINIT0)\n#define F0900_P1_SFR_INIT0 0xf45f00ff\n\n \n#define R0900_P1_SFRUP1 0xf460\n#define SFRUP1 REGx(R0900_P1_SFRUP1)\n#define F0900_P1_AUTO_GUP 0xf4600080\n#define AUTO_GUP FLDx(F0900_P1_AUTO_GUP)\n#define F0900_P1_SYMB_FREQ_UP1 0xf460007f\n\n \n#define R0900_P1_SFRUP0 0xf461\n#define SFRUP0 REGx(R0900_P1_SFRUP0)\n#define F0900_P1_SYMB_FREQ_UP0 0xf46100ff\n\n \n#define R0900_P1_SFRLOW1 0xf462\n#define SFRLOW1 REGx(R0900_P1_SFRLOW1)\n#define F0900_P1_AUTO_GLOW 0xf4620080\n#define AUTO_GLOW FLDx(F0900_P1_AUTO_GLOW)\n#define F0900_P1_SYMB_FREQ_LOW1 0xf462007f\n\n \n#define R0900_P1_SFRLOW0 0xf463\n#define SFRLOW0 REGx(R0900_P1_SFRLOW0)\n#define F0900_P1_SYMB_FREQ_LOW0 0xf46300ff\n\n \n#define R0900_P1_SFR3 0xf464\n#define SFR3 REGx(R0900_P1_SFR3)\n#define F0900_P1_SYMB_FREQ3 0xf46400ff\n#define SYMB_FREQ3 FLDx(F0900_P1_SYMB_FREQ3)\n\n \n#define R0900_P1_SFR2 0xf465\n#define SFR2 REGx(R0900_P1_SFR2)\n#define F0900_P1_SYMB_FREQ2 0xf46500ff\n#define SYMB_FREQ2 FLDx(F0900_P1_SYMB_FREQ2)\n\n \n#define R0900_P1_SFR1 0xf466\n#define SFR1 REGx(R0900_P1_SFR1)\n#define F0900_P1_SYMB_FREQ1 0xf46600ff\n#define SYMB_FREQ1 FLDx(F0900_P1_SYMB_FREQ1)\n\n \n#define R0900_P1_SFR0 0xf467\n#define SFR0 REGx(R0900_P1_SFR0)\n#define F0900_P1_SYMB_FREQ0 0xf46700ff\n#define SYMB_FREQ0 FLDx(F0900_P1_SYMB_FREQ0)\n\n \n#define R0900_P1_TMGREG2 0xf468\n#define TMGREG2 REGx(R0900_P1_TMGREG2)\n#define F0900_P1_TMGREG2 0xf46800ff\n\n \n#define R0900_P1_TMGREG1 0xf469\n#define TMGREG1 REGx(R0900_P1_TMGREG1)\n#define F0900_P1_TMGREG1 0xf46900ff\n\n \n#define R0900_P1_TMGREG0 0xf46a\n#define TMGREG0 REGx(R0900_P1_TMGREG0)\n#define F0900_P1_TMGREG0 0xf46a00ff\n\n \n#define R0900_P1_TMGLOCK1 0xf46b\n#define TMGLOCK1 REGx(R0900_P1_TMGLOCK1)\n#define F0900_P1_TMGLOCK_LEVEL1 0xf46b01ff\n\n \n#define R0900_P1_TMGLOCK0 0xf46c\n#define TMGLOCK0 REGx(R0900_P1_TMGLOCK0)\n#define F0900_P1_TMGLOCK_LEVEL0 0xf46c00ff\n\n \n#define R0900_P1_TMGOBS 0xf46d\n#define TMGOBS REGx(R0900_P1_TMGOBS)\n#define F0900_P1_ROLLOFF_STATUS 0xf46d00c0\n#define ROLLOFF_STATUS FLDx(F0900_P1_ROLLOFF_STATUS)\n\n \n#define R0900_P1_EQUALCFG 0xf46f\n#define EQUALCFG REGx(R0900_P1_EQUALCFG)\n#define F0900_P1_EQUAL_ON 0xf46f0040\n#define F0900_P1_MU_EQUALDFE 0xf46f0007\n\n \n#define R0900_P1_EQUAI1 0xf470\n#define EQUAI1 REGx(R0900_P1_EQUAI1)\n#define F0900_P1_EQUA_ACCI1 0xf47001ff\n\n \n#define R0900_P1_EQUAQ1 0xf471\n#define EQUAQ1 REGx(R0900_P1_EQUAQ1)\n#define F0900_P1_EQUA_ACCQ1 0xf47101ff\n\n \n#define R0900_P1_EQUAI2 0xf472\n#define EQUAI2 REGx(R0900_P1_EQUAI2)\n#define F0900_P1_EQUA_ACCI2 0xf47201ff\n\n \n#define R0900_P1_EQUAQ2 0xf473\n#define EQUAQ2 REGx(R0900_P1_EQUAQ2)\n#define F0900_P1_EQUA_ACCQ2 0xf47301ff\n\n \n#define R0900_P1_EQUAI3 0xf474\n#define EQUAI3 REGx(R0900_P1_EQUAI3)\n#define F0900_P1_EQUA_ACCI3 0xf47401ff\n\n \n#define R0900_P1_EQUAQ3 0xf475\n#define EQUAQ3 REGx(R0900_P1_EQUAQ3)\n#define F0900_P1_EQUA_ACCQ3 0xf47501ff\n\n \n#define R0900_P1_EQUAI4 0xf476\n#define EQUAI4 REGx(R0900_P1_EQUAI4)\n#define F0900_P1_EQUA_ACCI4 0xf47601ff\n\n \n#define R0900_P1_EQUAQ4 0xf477\n#define EQUAQ4 REGx(R0900_P1_EQUAQ4)\n#define F0900_P1_EQUA_ACCQ4 0xf47701ff\n\n \n#define R0900_P1_EQUAI5 0xf478\n#define EQUAI5 REGx(R0900_P1_EQUAI5)\n#define F0900_P1_EQUA_ACCI5 0xf47801ff\n\n \n#define R0900_P1_EQUAQ5 0xf479\n#define EQUAQ5 REGx(R0900_P1_EQUAQ5)\n#define F0900_P1_EQUA_ACCQ5 0xf47901ff\n\n \n#define R0900_P1_EQUAI6 0xf47a\n#define EQUAI6 REGx(R0900_P1_EQUAI6)\n#define F0900_P1_EQUA_ACCI6 0xf47a01ff\n\n \n#define R0900_P1_EQUAQ6 0xf47b\n#define EQUAQ6 REGx(R0900_P1_EQUAQ6)\n#define F0900_P1_EQUA_ACCQ6 0xf47b01ff\n\n \n#define R0900_P1_EQUAI7 0xf47c\n#define EQUAI7 REGx(R0900_P1_EQUAI7)\n#define F0900_P1_EQUA_ACCI7 0xf47c01ff\n\n \n#define R0900_P1_EQUAQ7 0xf47d\n#define EQUAQ7 REGx(R0900_P1_EQUAQ7)\n#define F0900_P1_EQUA_ACCQ7 0xf47d01ff\n\n \n#define R0900_P1_EQUAI8 0xf47e\n#define EQUAI8 REGx(R0900_P1_EQUAI8)\n#define F0900_P1_EQUA_ACCI8 0xf47e01ff\n\n \n#define R0900_P1_EQUAQ8 0xf47f\n#define EQUAQ8 REGx(R0900_P1_EQUAQ8)\n#define F0900_P1_EQUA_ACCQ8 0xf47f01ff\n\n \n#define R0900_P1_NNOSDATAT1 0xf480\n#define NNOSDATAT1 REGx(R0900_P1_NNOSDATAT1)\n#define F0900_P1_NOSDATAT_NORMED1 0xf48000ff\n#define NOSDATAT_NORMED1 FLDx(F0900_P1_NOSDATAT_NORMED1)\n\n \n#define R0900_P1_NNOSDATAT0 0xf481\n#define NNOSDATAT0 REGx(R0900_P1_NNOSDATAT0)\n#define F0900_P1_NOSDATAT_NORMED0 0xf48100ff\n#define NOSDATAT_NORMED0 FLDx(F0900_P1_NOSDATAT_NORMED0)\n\n \n#define R0900_P1_NNOSDATA1 0xf482\n#define NNOSDATA1 REGx(R0900_P1_NNOSDATA1)\n#define F0900_P1_NOSDATA_NORMED1 0xf48200ff\n\n \n#define R0900_P1_NNOSDATA0 0xf483\n#define NNOSDATA0 REGx(R0900_P1_NNOSDATA0)\n#define F0900_P1_NOSDATA_NORMED0 0xf48300ff\n\n \n#define R0900_P1_NNOSPLHT1 0xf484\n#define NNOSPLHT1 REGx(R0900_P1_NNOSPLHT1)\n#define F0900_P1_NOSPLHT_NORMED1 0xf48400ff\n#define NOSPLHT_NORMED1 FLDx(F0900_P1_NOSPLHT_NORMED1)\n\n \n#define R0900_P1_NNOSPLHT0 0xf485\n#define NNOSPLHT0 REGx(R0900_P1_NNOSPLHT0)\n#define F0900_P1_NOSPLHT_NORMED0 0xf48500ff\n#define NOSPLHT_NORMED0 FLDx(F0900_P1_NOSPLHT_NORMED0)\n\n \n#define R0900_P1_NNOSPLH1 0xf486\n#define NNOSPLH1 REGx(R0900_P1_NNOSPLH1)\n#define F0900_P1_NOSPLH_NORMED1 0xf48600ff\n\n \n#define R0900_P1_NNOSPLH0 0xf487\n#define NNOSPLH0 REGx(R0900_P1_NNOSPLH0)\n#define F0900_P1_NOSPLH_NORMED0 0xf48700ff\n\n \n#define R0900_P1_NOSDATAT1 0xf488\n#define NOSDATAT1 REGx(R0900_P1_NOSDATAT1)\n#define F0900_P1_NOSDATAT_UNNORMED1 0xf48800ff\n\n \n#define R0900_P1_NOSDATAT0 0xf489\n#define NOSDATAT0 REGx(R0900_P1_NOSDATAT0)\n#define F0900_P1_NOSDATAT_UNNORMED0 0xf48900ff\n\n \n#define R0900_P1_NOSDATA1 0xf48a\n#define NOSDATA1 REGx(R0900_P1_NOSDATA1)\n#define F0900_P1_NOSDATA_UNNORMED1 0xf48a00ff\n\n \n#define R0900_P1_NOSDATA0 0xf48b\n#define NOSDATA0 REGx(R0900_P1_NOSDATA0)\n#define F0900_P1_NOSDATA_UNNORMED0 0xf48b00ff\n\n \n#define R0900_P1_NOSPLHT1 0xf48c\n#define NOSPLHT1 REGx(R0900_P1_NOSPLHT1)\n#define F0900_P1_NOSPLHT_UNNORMED1 0xf48c00ff\n\n \n#define R0900_P1_NOSPLHT0 0xf48d\n#define NOSPLHT0 REGx(R0900_P1_NOSPLHT0)\n#define F0900_P1_NOSPLHT_UNNORMED0 0xf48d00ff\n\n \n#define R0900_P1_NOSPLH1 0xf48e\n#define NOSPLH1 REGx(R0900_P1_NOSPLH1)\n#define F0900_P1_NOSPLH_UNNORMED1 0xf48e00ff\n\n \n#define R0900_P1_NOSPLH0 0xf48f\n#define NOSPLH0 REGx(R0900_P1_NOSPLH0)\n#define F0900_P1_NOSPLH_UNNORMED0 0xf48f00ff\n\n \n#define R0900_P1_CAR2CFG 0xf490\n#define CAR2CFG REGx(R0900_P1_CAR2CFG)\n#define F0900_P1_CARRIER3_DISABLE 0xf4900040\n#define F0900_P1_ROTA2ON 0xf4900004\n#define F0900_P1_PH_DET_ALGO2 0xf4900003\n\n \n#define R0900_P1_CFR2CFR1 0xf491\n#define CFR2CFR1 REGx(R0900_P1_CFR2CFR1)\n#define F0900_P1_CFR2TOCFR1_DVBS1 0xf49100c0\n#define F0900_P1_EN_S2CAR2CENTER 0xf4910020\n#define F0900_P1_DIS_BCHERRCFR2 0xf4910010\n#define F0900_P1_CFR2TOCFR1_BETA 0xf4910007\n\n \n#define R0900_P1_CFR22 0xf493\n#define CFR22 REGx(R0900_P1_CFR22)\n#define F0900_P1_CAR2_FREQ2 0xf49301ff\n\n \n#define R0900_P1_CFR21 0xf494\n#define CFR21 REGx(R0900_P1_CFR21)\n#define F0900_P1_CAR2_FREQ1 0xf49400ff\n\n \n#define R0900_P1_CFR20 0xf495\n#define CFR20 REGx(R0900_P1_CFR20)\n#define F0900_P1_CAR2_FREQ0 0xf49500ff\n\n \n#define R0900_P1_ACLC2S2Q 0xf497\n#define ACLC2S2Q REGx(R0900_P1_ACLC2S2Q)\n#define F0900_P1_ENAB_SPSKSYMB 0xf4970080\n#define F0900_P1_CAR2S2_Q_ALPH_M 0xf4970030\n#define F0900_P1_CAR2S2_Q_ALPH_E 0xf497000f\n\n \n#define R0900_P1_ACLC2S28 0xf498\n#define ACLC2S28 REGx(R0900_P1_ACLC2S28)\n#define F0900_P1_OLDI3Q_MODE 0xf4980080\n#define F0900_P1_CAR2S2_8_ALPH_M 0xf4980030\n#define F0900_P1_CAR2S2_8_ALPH_E 0xf498000f\n\n \n#define R0900_P1_ACLC2S216A 0xf499\n#define ACLC2S216A REGx(R0900_P1_ACLC2S216A)\n#define F0900_P1_DIS_C3STOPA2 0xf4990080\n#define F0900_P1_CAR2S2_16ADERAT 0xf4990040\n#define F0900_P1_CAR2S2_16A_ALPH_M 0xf4990030\n#define F0900_P1_CAR2S2_16A_ALPH_E 0xf499000f\n\n \n#define R0900_P1_ACLC2S232A 0xf49a\n#define ACLC2S232A REGx(R0900_P1_ACLC2S232A)\n#define F0900_P1_CAR2S2_32ADERAT 0xf49a0040\n#define F0900_P1_CAR2S2_32A_ALPH_M 0xf49a0030\n#define F0900_P1_CAR2S2_32A_ALPH_E 0xf49a000f\n\n \n#define R0900_P1_BCLC2S2Q 0xf49c\n#define BCLC2S2Q REGx(R0900_P1_BCLC2S2Q)\n#define F0900_P1_CAR2S2_Q_BETA_M 0xf49c0030\n#define F0900_P1_CAR2S2_Q_BETA_E 0xf49c000f\n\n \n#define R0900_P1_BCLC2S28 0xf49d\n#define BCLC2S28 REGx(R0900_P1_BCLC2S28)\n#define F0900_P1_CAR2S2_8_BETA_M 0xf49d0030\n#define F0900_P1_CAR2S2_8_BETA_E 0xf49d000f\n\n \n#define R0900_P1_BCLC2S216A 0xf49e\n#define BCLC2S216A REGx(R0900_P1_BCLC2S216A)\n\n \n#define R0900_P1_BCLC2S232A 0xf49f\n#define BCLC2S232A REGx(R0900_P1_BCLC2S232A)\n\n \n#define R0900_P1_PLROOT2 0xf4ac\n#define PLROOT2 REGx(R0900_P1_PLROOT2)\n#define F0900_P1_PLSCRAMB_MODE 0xf4ac000c\n#define F0900_P1_PLSCRAMB_ROOT2 0xf4ac0003\n\n \n#define R0900_P1_PLROOT1 0xf4ad\n#define PLROOT1 REGx(R0900_P1_PLROOT1)\n#define F0900_P1_PLSCRAMB_ROOT1 0xf4ad00ff\n\n \n#define R0900_P1_PLROOT0 0xf4ae\n#define PLROOT0 REGx(R0900_P1_PLROOT0)\n#define F0900_P1_PLSCRAMB_ROOT0 0xf4ae00ff\n\n \n#define R0900_P1_MODCODLST0 0xf4b0\n#define MODCODLST0 REGx(R0900_P1_MODCODLST0)\n\n \n#define R0900_P1_MODCODLST1 0xf4b1\n#define MODCODLST1 REGx(R0900_P1_MODCODLST1)\n#define F0900_P1_DIS_MODCOD29 0xf4b100f0\n#define F0900_P1_DIS_32PSK_9_10 0xf4b1000f\n\n \n#define R0900_P1_MODCODLST2 0xf4b2\n#define MODCODLST2 REGx(R0900_P1_MODCODLST2)\n#define F0900_P1_DIS_32PSK_8_9 0xf4b200f0\n#define F0900_P1_DIS_32PSK_5_6 0xf4b2000f\n\n \n#define R0900_P1_MODCODLST3 0xf4b3\n#define MODCODLST3 REGx(R0900_P1_MODCODLST3)\n#define F0900_P1_DIS_32PSK_4_5 0xf4b300f0\n#define F0900_P1_DIS_32PSK_3_4 0xf4b3000f\n\n \n#define R0900_P1_MODCODLST4 0xf4b4\n#define MODCODLST4 REGx(R0900_P1_MODCODLST4)\n#define F0900_P1_DIS_16PSK_9_10 0xf4b400f0\n#define F0900_P1_DIS_16PSK_8_9 0xf4b4000f\n\n \n#define R0900_P1_MODCODLST5 0xf4b5\n#define MODCODLST5 REGx(R0900_P1_MODCODLST5)\n#define F0900_P1_DIS_16PSK_5_6 0xf4b500f0\n#define F0900_P1_DIS_16PSK_4_5 0xf4b5000f\n\n \n#define R0900_P1_MODCODLST6 0xf4b6\n#define MODCODLST6 REGx(R0900_P1_MODCODLST6)\n#define F0900_P1_DIS_16PSK_3_4 0xf4b600f0\n#define F0900_P1_DIS_16PSK_2_3 0xf4b6000f\n\n \n#define R0900_P1_MODCODLST7 0xf4b7\n#define MODCODLST7 REGx(R0900_P1_MODCODLST7)\n#define F0900_P1_DIS_8P_9_10 0xf4b700f0\n#define F0900_P1_DIS_8P_8_9 0xf4b7000f\n\n \n#define R0900_P1_MODCODLST8 0xf4b8\n#define MODCODLST8 REGx(R0900_P1_MODCODLST8)\n#define F0900_P1_DIS_8P_5_6 0xf4b800f0\n#define F0900_P1_DIS_8P_3_4 0xf4b8000f\n\n \n#define R0900_P1_MODCODLST9 0xf4b9\n#define MODCODLST9 REGx(R0900_P1_MODCODLST9)\n#define F0900_P1_DIS_8P_2_3 0xf4b900f0\n#define F0900_P1_DIS_8P_3_5 0xf4b9000f\n\n \n#define R0900_P1_MODCODLSTA 0xf4ba\n#define MODCODLSTA REGx(R0900_P1_MODCODLSTA)\n#define F0900_P1_DIS_QP_9_10 0xf4ba00f0\n#define F0900_P1_DIS_QP_8_9 0xf4ba000f\n\n \n#define R0900_P1_MODCODLSTB 0xf4bb\n#define MODCODLSTB REGx(R0900_P1_MODCODLSTB)\n#define F0900_P1_DIS_QP_5_6 0xf4bb00f0\n#define F0900_P1_DIS_QP_4_5 0xf4bb000f\n\n \n#define R0900_P1_MODCODLSTC 0xf4bc\n#define MODCODLSTC REGx(R0900_P1_MODCODLSTC)\n#define F0900_P1_DIS_QP_3_4 0xf4bc00f0\n#define F0900_P1_DIS_QP_2_3 0xf4bc000f\n\n \n#define R0900_P1_MODCODLSTD 0xf4bd\n#define MODCODLSTD REGx(R0900_P1_MODCODLSTD)\n#define F0900_P1_DIS_QP_3_5 0xf4bd00f0\n#define F0900_P1_DIS_QP_1_2 0xf4bd000f\n\n \n#define R0900_P1_MODCODLSTE 0xf4be\n#define MODCODLSTE REGx(R0900_P1_MODCODLSTE)\n#define F0900_P1_DIS_QP_2_5 0xf4be00f0\n#define F0900_P1_DIS_QP_1_3 0xf4be000f\n\n \n#define R0900_P1_MODCODLSTF 0xf4bf\n#define MODCODLSTF REGx(R0900_P1_MODCODLSTF)\n#define F0900_P1_DIS_QP_1_4 0xf4bf00f0\n\n \n#define R0900_P1_GAUSSR0 0xf4c0\n#define GAUSSR0 REGx(R0900_P1_GAUSSR0)\n#define F0900_P1_EN_CCIMODE 0xf4c00080\n#define F0900_P1_R0_GAUSSIEN 0xf4c0007f\n\n \n#define R0900_P1_CCIR0 0xf4c1\n#define CCIR0 REGx(R0900_P1_CCIR0)\n#define F0900_P1_CCIDETECT_PLHONLY 0xf4c10080\n#define F0900_P1_R0_CCI 0xf4c1007f\n\n \n#define R0900_P1_CCIQUANT 0xf4c2\n#define CCIQUANT REGx(R0900_P1_CCIQUANT)\n#define F0900_P1_CCI_BETA 0xf4c200e0\n#define F0900_P1_CCI_QUANT 0xf4c2001f\n\n \n#define R0900_P1_CCITHRES 0xf4c3\n#define CCITHRES REGx(R0900_P1_CCITHRES)\n#define F0900_P1_CCI_THRESHOLD 0xf4c300ff\n\n \n#define R0900_P1_CCIACC 0xf4c4\n#define CCIACC REGx(R0900_P1_CCIACC)\n#define F0900_P1_CCI_VALUE 0xf4c400ff\n\n \n#define R0900_P1_DMDRESCFG 0xf4c6\n#define DMDRESCFG REGx(R0900_P1_DMDRESCFG)\n#define F0900_P1_DMDRES_RESET 0xf4c60080\n#define F0900_P1_DMDRES_STRALL 0xf4c60008\n#define F0900_P1_DMDRES_NEWONLY 0xf4c60004\n#define F0900_P1_DMDRES_NOSTORE 0xf4c60002\n\n \n#define R0900_P1_DMDRESADR 0xf4c7\n#define DMDRESADR REGx(R0900_P1_DMDRESADR)\n#define F0900_P1_DMDRES_VALIDCFR 0xf4c70040\n#define F0900_P1_DMDRES_MEMFULL 0xf4c70030\n#define F0900_P1_DMDRES_RESNBR 0xf4c7000f\n\n \n#define R0900_P1_DMDRESDATA7 0xf4c8\n#define F0900_P1_DMDRES_DATA7 0xf4c800ff\n\n \n#define R0900_P1_DMDRESDATA6 0xf4c9\n#define F0900_P1_DMDRES_DATA6 0xf4c900ff\n\n \n#define R0900_P1_DMDRESDATA5 0xf4ca\n#define F0900_P1_DMDRES_DATA5 0xf4ca00ff\n\n \n#define R0900_P1_DMDRESDATA4 0xf4cb\n#define F0900_P1_DMDRES_DATA4 0xf4cb00ff\n\n \n#define R0900_P1_DMDRESDATA3 0xf4cc\n#define F0900_P1_DMDRES_DATA3 0xf4cc00ff\n\n \n#define R0900_P1_DMDRESDATA2 0xf4cd\n#define F0900_P1_DMDRES_DATA2 0xf4cd00ff\n\n \n#define R0900_P1_DMDRESDATA1 0xf4ce\n#define F0900_P1_DMDRES_DATA1 0xf4ce00ff\n\n \n#define R0900_P1_DMDRESDATA0 0xf4cf\n#define F0900_P1_DMDRES_DATA0 0xf4cf00ff\n\n \n#define R0900_P1_FFEI1 0xf4d0\n#define FFEI1 REGx(R0900_P1_FFEI1)\n#define F0900_P1_FFE_ACCI1 0xf4d001ff\n\n \n#define R0900_P1_FFEQ1 0xf4d1\n#define FFEQ1 REGx(R0900_P1_FFEQ1)\n#define F0900_P1_FFE_ACCQ1 0xf4d101ff\n\n \n#define R0900_P1_FFEI2 0xf4d2\n#define FFEI2 REGx(R0900_P1_FFEI2)\n#define F0900_P1_FFE_ACCI2 0xf4d201ff\n\n \n#define R0900_P1_FFEQ2 0xf4d3\n#define FFEQ2 REGx(R0900_P1_FFEQ2)\n#define F0900_P1_FFE_ACCQ2 0xf4d301ff\n\n \n#define R0900_P1_FFEI3 0xf4d4\n#define FFEI3 REGx(R0900_P1_FFEI3)\n#define F0900_P1_FFE_ACCI3 0xf4d401ff\n\n \n#define R0900_P1_FFEQ3 0xf4d5\n#define FFEQ3 REGx(R0900_P1_FFEQ3)\n#define F0900_P1_FFE_ACCQ3 0xf4d501ff\n\n \n#define R0900_P1_FFEI4 0xf4d6\n#define FFEI4 REGx(R0900_P1_FFEI4)\n#define F0900_P1_FFE_ACCI4 0xf4d601ff\n\n \n#define R0900_P1_FFEQ4 0xf4d7\n#define FFEQ4 REGx(R0900_P1_FFEQ4)\n#define F0900_P1_FFE_ACCQ4 0xf4d701ff\n\n \n#define R0900_P1_FFECFG 0xf4d8\n#define FFECFG REGx(R0900_P1_FFECFG)\n#define F0900_P1_EQUALFFE_ON 0xf4d80040\n#define F0900_P1_MU_EQUALFFE 0xf4d80007\n\n \n#define R0900_P1_TNRCFG 0xf4e0\n#define TNRCFG REGx(R0900_P1_TNRCFG)\n#define F0900_P1_TUN_ACKFAIL 0xf4e00080\n#define F0900_P1_TUN_TYPE 0xf4e00070\n#define F0900_P1_TUN_SECSTOP 0xf4e00008\n#define F0900_P1_TUN_VCOSRCH 0xf4e00004\n#define F0900_P1_TUN_MADDRESS 0xf4e00003\n\n \n#define R0900_P1_TNRCFG2 0xf4e1\n#define TNRCFG2 REGx(R0900_P1_TNRCFG2)\n#define F0900_P1_TUN_IQSWAP 0xf4e10080\n#define F0900_P1_DIS_BWCALC 0xf4e10004\n#define F0900_P1_SHORT_WAITSTATES 0xf4e10002\n\n \n#define R0900_P1_TNRXTAL 0xf4e4\n#define TNRXTAL REGx(R0900_P1_TNRXTAL)\n#define F0900_P1_TUN_XTALFREQ 0xf4e4001f\n\n \n#define R0900_P1_TNRSTEPS 0xf4e7\n#define TNRSTEPS REGx(R0900_P1_TNRSTEPS)\n#define F0900_P1_TUNER_BW0P125 0xf4e70080\n#define F0900_P1_BWINC_OFFSET 0xf4e70170\n#define F0900_P1_SOFTSTEP_RNG 0xf4e70008\n#define F0900_P1_TUN_BWOFFSET 0xf4e70007\n\n \n#define R0900_P1_TNRGAIN 0xf4e8\n#define TNRGAIN REGx(R0900_P1_TNRGAIN)\n#define F0900_P1_TUN_KDIVEN 0xf4e800c0\n#define F0900_P1_STB6X00_OCK 0xf4e80030\n#define F0900_P1_TUN_GAIN 0xf4e8000f\n\n \n#define R0900_P1_TNRRF1 0xf4e9\n#define TNRRF1 REGx(R0900_P1_TNRRF1)\n#define F0900_P1_TUN_RFFREQ2 0xf4e900ff\n#define TUN_RFFREQ2 FLDx(F0900_P1_TUN_RFFREQ2)\n\n \n#define R0900_P1_TNRRF0 0xf4ea\n#define TNRRF0 REGx(R0900_P1_TNRRF0)\n#define F0900_P1_TUN_RFFREQ1 0xf4ea00ff\n#define TUN_RFFREQ1 FLDx(F0900_P1_TUN_RFFREQ1)\n\n \n#define R0900_P1_TNRBW 0xf4eb\n#define TNRBW REGx(R0900_P1_TNRBW)\n#define F0900_P1_TUN_RFFREQ0 0xf4eb00c0\n#define TUN_RFFREQ0 FLDx(F0900_P1_TUN_RFFREQ0)\n#define F0900_P1_TUN_BW 0xf4eb003f\n#define TUN_BW FLDx(F0900_P1_TUN_BW)\n\n \n#define R0900_P1_TNRADJ 0xf4ec\n#define TNRADJ REGx(R0900_P1_TNRADJ)\n#define F0900_P1_STB61X0_CALTIME 0xf4ec0040\n\n \n#define R0900_P1_TNRCTL2 0xf4ed\n#define TNRCTL2 REGx(R0900_P1_TNRCTL2)\n#define F0900_P1_STB61X0_RCCKOFF 0xf4ed0080\n#define F0900_P1_STB61X0_ICP_SDOFF 0xf4ed0040\n#define F0900_P1_STB61X0_DCLOOPOFF 0xf4ed0020\n#define F0900_P1_STB61X0_REFOUTSEL 0xf4ed0010\n#define F0900_P1_STB61X0_CALOFF 0xf4ed0008\n#define F0900_P1_STB6XX0_LPT_BEN 0xf4ed0004\n#define F0900_P1_STB6XX0_RX_OSCP 0xf4ed0002\n#define F0900_P1_STB6XX0_SYN 0xf4ed0001\n\n \n#define R0900_P1_TNRCFG3 0xf4ee\n#define TNRCFG3 REGx(R0900_P1_TNRCFG3)\n#define F0900_P1_TUN_PLLFREQ 0xf4ee001c\n#define F0900_P1_TUN_I2CFREQ_MODE 0xf4ee0003\n\n \n#define R0900_P1_TNRLAUNCH 0xf4f0\n#define TNRLAUNCH REGx(R0900_P1_TNRLAUNCH)\n\n \n#define R0900_P1_TNRLD 0xf4f0\n#define TNRLD REGx(R0900_P1_TNRLD)\n#define F0900_P1_TUNLD_VCOING 0xf4f00080\n#define F0900_P1_TUN_REG1FAIL 0xf4f00040\n#define F0900_P1_TUN_REG2FAIL 0xf4f00020\n#define F0900_P1_TUN_REG3FAIL 0xf4f00010\n#define F0900_P1_TUN_REG4FAIL 0xf4f00008\n#define F0900_P1_TUN_REG5FAIL 0xf4f00004\n#define F0900_P1_TUN_BWING 0xf4f00002\n#define F0900_P1_TUN_LOCKED 0xf4f00001\n\n \n#define R0900_P1_TNROBSL 0xf4f6\n#define TNROBSL REGx(R0900_P1_TNROBSL)\n#define F0900_P1_TUN_I2CABORTED 0xf4f60080\n#define F0900_P1_TUN_LPEN 0xf4f60040\n#define F0900_P1_TUN_FCCK 0xf4f60020\n#define F0900_P1_TUN_I2CLOCKED 0xf4f60010\n#define F0900_P1_TUN_PROGDONE 0xf4f6000c\n#define F0900_P1_TUN_RFRESTE1 0xf4f60003\n#define TUN_RFRESTE1 FLDx(F0900_P1_TUN_RFRESTE1)\n\n \n#define R0900_P1_TNRRESTE 0xf4f7\n#define TNRRESTE REGx(R0900_P1_TNRRESTE)\n#define F0900_P1_TUN_RFRESTE0 0xf4f700ff\n#define TUN_RFRESTE0 FLDx(F0900_P1_TUN_RFRESTE0)\n\n \n#define R0900_P1_SMAPCOEF7 0xf500\n#define SMAPCOEF7 REGx(R0900_P1_SMAPCOEF7)\n#define F0900_P1_DIS_QSCALE 0xf5000080\n#define F0900_P1_SMAPCOEF_Q_LLR12 0xf500017f\n\n \n#define R0900_P1_SMAPCOEF6 0xf501\n#define SMAPCOEF6 REGx(R0900_P1_SMAPCOEF6)\n#define F0900_P1_ADJ_8PSKLLR1 0xf5010004\n#define F0900_P1_OLD_8PSKLLR1 0xf5010002\n#define F0900_P1_DIS_AB8PSK 0xf5010001\n\n \n#define R0900_P1_SMAPCOEF5 0xf502\n#define SMAPCOEF5 REGx(R0900_P1_SMAPCOEF5)\n#define F0900_P1_DIS_8SCALE 0xf5020080\n#define F0900_P1_SMAPCOEF_8P_LLR23 0xf502017f\n\n \n#define R0900_P1_NCO2MAX1 0xf514\n#define NCO2MAX1 REGx(R0900_P1_NCO2MAX1)\n#define F0900_P1_TETA2_MAXVABS1 0xf51400ff\n\n \n#define R0900_P1_NCO2MAX0 0xf515\n#define NCO2MAX0 REGx(R0900_P1_NCO2MAX0)\n#define F0900_P1_TETA2_MAXVABS0 0xf51500ff\n\n \n#define R0900_P1_NCO2FR1 0xf516\n#define NCO2FR1 REGx(R0900_P1_NCO2FR1)\n#define F0900_P1_NCO2FINAL_ANGLE1 0xf51600ff\n\n \n#define R0900_P1_NCO2FR0 0xf517\n#define NCO2FR0 REGx(R0900_P1_NCO2FR0)\n#define F0900_P1_NCO2FINAL_ANGLE0 0xf51700ff\n\n \n#define R0900_P1_CFR2AVRGE1 0xf518\n#define CFR2AVRGE1 REGx(R0900_P1_CFR2AVRGE1)\n#define F0900_P1_I2C_CFR2AVERAGE1 0xf51800ff\n\n \n#define R0900_P1_CFR2AVRGE0 0xf519\n#define CFR2AVRGE0 REGx(R0900_P1_CFR2AVRGE0)\n#define F0900_P1_I2C_CFR2AVERAGE0 0xf51900ff\n\n \n#define R0900_P1_DMDPLHSTAT 0xf520\n#define DMDPLHSTAT REGx(R0900_P1_DMDPLHSTAT)\n#define F0900_P1_PLH_STATISTIC 0xf52000ff\n\n \n#define R0900_P1_LOCKTIME3 0xf522\n#define LOCKTIME3 REGx(R0900_P1_LOCKTIME3)\n#define F0900_P1_DEMOD_LOCKTIME3 0xf52200ff\n\n \n#define R0900_P1_LOCKTIME2 0xf523\n#define LOCKTIME2 REGx(R0900_P1_LOCKTIME2)\n#define F0900_P1_DEMOD_LOCKTIME2 0xf52300ff\n\n \n#define R0900_P1_LOCKTIME1 0xf524\n#define LOCKTIME1 REGx(R0900_P1_LOCKTIME1)\n#define F0900_P1_DEMOD_LOCKTIME1 0xf52400ff\n\n \n#define R0900_P1_LOCKTIME0 0xf525\n#define LOCKTIME0 REGx(R0900_P1_LOCKTIME0)\n#define F0900_P1_DEMOD_LOCKTIME0 0xf52500ff\n\n \n#define R0900_P1_VITSCALE 0xf532\n#define VITSCALE REGx(R0900_P1_VITSCALE)\n#define F0900_P1_NVTH_NOSRANGE 0xf5320080\n#define F0900_P1_VERROR_MAXMODE 0xf5320040\n#define F0900_P1_NSLOWSN_LOCKED 0xf5320008\n#define F0900_P1_DIS_RSFLOCK 0xf5320002\n\n \n#define R0900_P1_FECM 0xf533\n#define FECM REGx(R0900_P1_FECM)\n#define F0900_P1_DSS_DVB 0xf5330080\n#define DSS_DVB FLDx(F0900_P1_DSS_DVB)\n#define F0900_P1_DSS_SRCH 0xf5330010\n#define F0900_P1_SYNCVIT 0xf5330002\n#define F0900_P1_IQINV 0xf5330001\n#define IQINV FLDx(F0900_P1_IQINV)\n\n \n#define R0900_P1_VTH12 0xf534\n#define VTH12 REGx(R0900_P1_VTH12)\n#define F0900_P1_VTH12 0xf53400ff\n\n \n#define R0900_P1_VTH23 0xf535\n#define VTH23 REGx(R0900_P1_VTH23)\n#define F0900_P1_VTH23 0xf53500ff\n\n \n#define R0900_P1_VTH34 0xf536\n#define VTH34 REGx(R0900_P1_VTH34)\n#define F0900_P1_VTH34 0xf53600ff\n\n \n#define R0900_P1_VTH56 0xf537\n#define VTH56 REGx(R0900_P1_VTH56)\n#define F0900_P1_VTH56 0xf53700ff\n\n \n#define R0900_P1_VTH67 0xf538\n#define VTH67 REGx(R0900_P1_VTH67)\n#define F0900_P1_VTH67 0xf53800ff\n\n \n#define R0900_P1_VTH78 0xf539\n#define VTH78 REGx(R0900_P1_VTH78)\n#define F0900_P1_VTH78 0xf53900ff\n\n \n#define R0900_P1_VITCURPUN 0xf53a\n#define VITCURPUN REGx(R0900_P1_VITCURPUN)\n#define F0900_P1_VIT_CURPUN 0xf53a001f\n#define VIT_CURPUN FLDx(F0900_P1_VIT_CURPUN)\n\n \n#define R0900_P1_VERROR 0xf53b\n#define VERROR REGx(R0900_P1_VERROR)\n#define F0900_P1_REGERR_VIT 0xf53b00ff\n\n \n#define R0900_P1_PRVIT 0xf53c\n#define PRVIT REGx(R0900_P1_PRVIT)\n#define F0900_P1_DIS_VTHLOCK 0xf53c0040\n#define F0900_P1_E7_8VIT 0xf53c0020\n#define F0900_P1_E6_7VIT 0xf53c0010\n#define F0900_P1_E5_6VIT 0xf53c0008\n#define F0900_P1_E3_4VIT 0xf53c0004\n#define F0900_P1_E2_3VIT 0xf53c0002\n#define F0900_P1_E1_2VIT 0xf53c0001\n\n \n#define R0900_P1_VAVSRVIT 0xf53d\n#define VAVSRVIT REGx(R0900_P1_VAVSRVIT)\n#define F0900_P1_AMVIT 0xf53d0080\n#define F0900_P1_FROZENVIT 0xf53d0040\n#define F0900_P1_SNVIT 0xf53d0030\n#define F0900_P1_TOVVIT 0xf53d000c\n#define F0900_P1_HYPVIT 0xf53d0003\n\n \n#define R0900_P1_VSTATUSVIT 0xf53e\n#define VSTATUSVIT REGx(R0900_P1_VSTATUSVIT)\n#define F0900_P1_PRFVIT 0xf53e0010\n#define PRFVIT FLDx(F0900_P1_PRFVIT)\n#define F0900_P1_LOCKEDVIT 0xf53e0008\n#define LOCKEDVIT FLDx(F0900_P1_LOCKEDVIT)\n\n \n#define R0900_P1_VTHINUSE 0xf53f\n#define VTHINUSE REGx(R0900_P1_VTHINUSE)\n#define F0900_P1_VIT_INUSE 0xf53f00ff\n\n \n#define R0900_P1_KDIV12 0xf540\n#define KDIV12 REGx(R0900_P1_KDIV12)\n#define F0900_P1_K_DIVIDER_12 0xf540007f\n\n \n#define R0900_P1_KDIV23 0xf541\n#define KDIV23 REGx(R0900_P1_KDIV23)\n#define F0900_P1_K_DIVIDER_23 0xf541007f\n\n \n#define R0900_P1_KDIV34 0xf542\n#define KDIV34 REGx(R0900_P1_KDIV34)\n#define F0900_P1_K_DIVIDER_34 0xf542007f\n\n \n#define R0900_P1_KDIV56 0xf543\n#define KDIV56 REGx(R0900_P1_KDIV56)\n#define F0900_P1_K_DIVIDER_56 0xf543007f\n\n \n#define R0900_P1_KDIV67 0xf544\n#define KDIV67 REGx(R0900_P1_KDIV67)\n#define F0900_P1_K_DIVIDER_67 0xf544007f\n\n \n#define R0900_P1_KDIV78 0xf545\n#define KDIV78 REGx(R0900_P1_KDIV78)\n#define F0900_P1_K_DIVIDER_78 0xf545007f\n\n \n#define R0900_P1_PDELCTRL1 0xf550\n#define PDELCTRL1 REGx(R0900_P1_PDELCTRL1)\n#define F0900_P1_INV_MISMASK 0xf5500080\n#define INV_MISMASK FLDx(F0900_P1_INV_MISMASK)\n#define F0900_P1_FILTER_EN 0xf5500020\n#define FILTER_EN FLDx(F0900_P1_FILTER_EN)\n#define F0900_P1_EN_MIS00 0xf5500002\n#define EN_MIS00 FLDx(F0900_P1_EN_MIS00)\n#define F0900_P1_ALGOSWRST 0xf5500001\n#define ALGOSWRST FLDx(F0900_P1_ALGOSWRST)\n\n \n#define R0900_P1_PDELCTRL2 0xf551\n#define PDELCTRL2 REGx(R0900_P1_PDELCTRL2)\n#define F0900_P1_RESET_UPKO_COUNT 0xf5510040\n#define RESET_UPKO_COUNT FLDx(F0900_P1_RESET_UPKO_COUNT)\n#define F0900_P1_FRAME_MODE 0xf5510002\n#define F0900_P1_NOBCHERRFLG_USE 0xf5510001\n\n \n#define R0900_P1_HYSTTHRESH 0xf554\n#define HYSTTHRESH REGx(R0900_P1_HYSTTHRESH)\n#define F0900_P1_UNLCK_THRESH 0xf55400f0\n#define F0900_P1_DELIN_LCK_THRESH 0xf554000f\n\n \n#define R0900_P1_ISIENTRY 0xf55e\n#define ISIENTRY REGx(R0900_P1_ISIENTRY)\n#define F0900_P1_ISI_ENTRY 0xf55e00ff\n\n \n#define R0900_P1_ISIBITENA 0xf55f\n#define ISIBITENA REGx(R0900_P1_ISIBITENA)\n#define F0900_P1_ISI_BIT_EN 0xf55f00ff\n\n \n#define R0900_P1_MATSTR1 0xf560\n#define MATSTR1 REGx(R0900_P1_MATSTR1)\n#define F0900_P1_MATYPE_CURRENT1 0xf56000ff\n\n \n#define R0900_P1_MATSTR0 0xf561\n#define MATSTR0 REGx(R0900_P1_MATSTR0)\n#define F0900_P1_MATYPE_CURRENT0 0xf56100ff\n\n \n#define R0900_P1_UPLSTR1 0xf562\n#define UPLSTR1 REGx(R0900_P1_UPLSTR1)\n#define F0900_P1_UPL_CURRENT1 0xf56200ff\n\n \n#define R0900_P1_UPLSTR0 0xf563\n#define UPLSTR0 REGx(R0900_P1_UPLSTR0)\n#define F0900_P1_UPL_CURRENT0 0xf56300ff\n\n \n#define R0900_P1_DFLSTR1 0xf564\n#define DFLSTR1 REGx(R0900_P1_DFLSTR1)\n#define F0900_P1_DFL_CURRENT1 0xf56400ff\n\n \n#define R0900_P1_DFLSTR0 0xf565\n#define DFLSTR0 REGx(R0900_P1_DFLSTR0)\n#define F0900_P1_DFL_CURRENT0 0xf56500ff\n\n \n#define R0900_P1_SYNCSTR 0xf566\n#define SYNCSTR REGx(R0900_P1_SYNCSTR)\n#define F0900_P1_SYNC_CURRENT 0xf56600ff\n\n \n#define R0900_P1_SYNCDSTR1 0xf567\n#define SYNCDSTR1 REGx(R0900_P1_SYNCDSTR1)\n#define F0900_P1_SYNCD_CURRENT1 0xf56700ff\n\n \n#define R0900_P1_SYNCDSTR0 0xf568\n#define SYNCDSTR0 REGx(R0900_P1_SYNCDSTR0)\n#define F0900_P1_SYNCD_CURRENT0 0xf56800ff\n\n \n#define R0900_P1_PDELSTATUS1 0xf569\n#define F0900_P1_PKTDELIN_DELOCK 0xf5690080\n#define F0900_P1_SYNCDUPDFL_BADDFL 0xf5690040\n#define F0900_P1_CONTINUOUS_STREAM 0xf5690020\n#define F0900_P1_UNACCEPTED_STREAM 0xf5690010\n#define F0900_P1_BCH_ERROR_FLAG 0xf5690008\n#define F0900_P1_PKTDELIN_LOCK 0xf5690002\n#define PKTDELIN_LOCK FLDx(F0900_P1_PKTDELIN_LOCK)\n#define F0900_P1_FIRST_LOCK 0xf5690001\n\n \n#define R0900_P1_PDELSTATUS2 0xf56a\n#define F0900_P1_FRAME_MODCOD 0xf56a007c\n#define F0900_P1_FRAME_TYPE 0xf56a0003\n\n \n#define R0900_P1_BBFCRCKO1 0xf56b\n#define BBFCRCKO1 REGx(R0900_P1_BBFCRCKO1)\n#define F0900_P1_BBHCRC_KOCNT1 0xf56b00ff\n\n \n#define R0900_P1_BBFCRCKO0 0xf56c\n#define BBFCRCKO0 REGx(R0900_P1_BBFCRCKO0)\n#define F0900_P1_BBHCRC_KOCNT0 0xf56c00ff\n\n \n#define R0900_P1_UPCRCKO1 0xf56d\n#define UPCRCKO1 REGx(R0900_P1_UPCRCKO1)\n#define F0900_P1_PKTCRC_KOCNT1 0xf56d00ff\n\n \n#define R0900_P1_UPCRCKO0 0xf56e\n#define UPCRCKO0 REGx(R0900_P1_UPCRCKO0)\n#define F0900_P1_PKTCRC_KOCNT0 0xf56e00ff\n\n \n#define R0900_P1_PDELCTRL3 0xf56f\n#define PDELCTRL3 REGx(R0900_P1_PDELCTRL3)\n#define F0900_P1_PKTDEL_CONTFAIL 0xf56f0080\n#define F0900_P1_NOFIFO_BCHERR 0xf56f0020\n\n \n#define R0900_P1_TSSTATEM 0xf570\n#define TSSTATEM REGx(R0900_P1_TSSTATEM)\n#define F0900_P1_TSDIL_ON 0xf5700080\n#define F0900_P1_TSRS_ON 0xf5700020\n#define F0900_P1_TSDESCRAMB_ON 0xf5700010\n#define F0900_P1_TSFRAME_MODE 0xf5700008\n#define F0900_P1_TS_DISABLE 0xf5700004\n#define F0900_P1_TSOUT_NOSYNC 0xf5700001\n\n \n#define R0900_P1_TSCFGH 0xf572\n#define TSCFGH REGx(R0900_P1_TSCFGH)\n#define F0900_P1_TSFIFO_DVBCI 0xf5720080\n#define F0900_P1_TSFIFO_SERIAL 0xf5720040\n#define F0900_P1_TSFIFO_TEIUPDATE 0xf5720020\n#define F0900_P1_TSFIFO_DUTY50 0xf5720010\n#define F0900_P1_TSFIFO_HSGNLOUT 0xf5720008\n#define F0900_P1_TSFIFO_ERRMODE 0xf5720006\n#define F0900_P1_RST_HWARE 0xf5720001\n#define RST_HWARE FLDx(F0900_P1_RST_HWARE)\n\n \n#define R0900_P1_TSCFGM 0xf573\n#define TSCFGM REGx(R0900_P1_TSCFGM)\n#define F0900_P1_TSFIFO_MANSPEED 0xf57300c0\n#define F0900_P1_TSFIFO_PERMDATA 0xf5730020\n#define F0900_P1_TSFIFO_DPUNACT 0xf5730002\n#define F0900_P1_TSFIFO_INVDATA 0xf5730001\n\n \n#define R0900_P1_TSCFGL 0xf574\n#define TSCFGL REGx(R0900_P1_TSCFGL)\n#define F0900_P1_TSFIFO_BCLKDEL1CK 0xf57400c0\n#define F0900_P1_BCHERROR_MODE 0xf5740030\n#define F0900_P1_TSFIFO_NSGNL2DATA 0xf5740008\n#define F0900_P1_TSFIFO_EMBINDVB 0xf5740004\n#define F0900_P1_TSFIFO_BITSPEED 0xf5740003\n\n \n#define R0900_P1_TSINSDELH 0xf576\n#define TSINSDELH REGx(R0900_P1_TSINSDELH)\n#define F0900_P1_TSDEL_SYNCBYTE 0xf5760080\n#define F0900_P1_TSDEL_XXHEADER 0xf5760040\n#define F0900_P1_TSDEL_BBHEADER 0xf5760020\n#define F0900_P1_TSDEL_DATAFIELD 0xf5760010\n#define F0900_P1_TSINSDEL_ISCR 0xf5760008\n#define F0900_P1_TSINSDEL_NPD 0xf5760004\n#define F0900_P1_TSINSDEL_RSPARITY 0xf5760002\n#define F0900_P1_TSINSDEL_CRC8 0xf5760001\n\n \n#define R0900_P1_TSDIVN 0xf579\n#define TSDIVN REGx(R0900_P1_TSDIVN)\n#define F0900_P1_TSFIFO_SPEEDMODE 0xf57900c0\n\n \n#define R0900_P1_TSCFG4 0xf57a\n#define TSCFG4 REGx(R0900_P1_TSCFG4)\n#define F0900_P1_TSFIFO_TSSPEEDMODE 0xf57a00c0\n\n \n#define R0900_P1_TSSPEED 0xf580\n#define TSSPEED REGx(R0900_P1_TSSPEED)\n#define F0900_P1_TSFIFO_OUTSPEED 0xf58000ff\n\n \n#define R0900_P1_TSSTATUS 0xf581\n#define TSSTATUS REGx(R0900_P1_TSSTATUS)\n#define F0900_P1_TSFIFO_LINEOK 0xf5810080\n#define TSFIFO_LINEOK FLDx(F0900_P1_TSFIFO_LINEOK)\n#define F0900_P1_TSFIFO_ERROR 0xf5810040\n#define F0900_P1_DIL_READY 0xf5810001\n\n \n#define R0900_P1_TSSTATUS2 0xf582\n#define TSSTATUS2 REGx(R0900_P1_TSSTATUS2)\n#define F0900_P1_TSFIFO_DEMODSEL 0xf5820080\n#define F0900_P1_TSFIFOSPEED_STORE 0xf5820040\n#define F0900_P1_DILXX_RESET 0xf5820020\n#define F0900_P1_TSSERIAL_IMPOS 0xf5820010\n#define F0900_P1_SCRAMBDETECT 0xf5820002\n\n \n#define R0900_P1_TSBITRATE1 0xf583\n#define TSBITRATE1 REGx(R0900_P1_TSBITRATE1)\n#define F0900_P1_TSFIFO_BITRATE1 0xf58300ff\n\n \n#define R0900_P1_TSBITRATE0 0xf584\n#define TSBITRATE0 REGx(R0900_P1_TSBITRATE0)\n#define F0900_P1_TSFIFO_BITRATE0 0xf58400ff\n\n \n#define R0900_P1_ERRCTRL1 0xf598\n#define ERRCTRL1 REGx(R0900_P1_ERRCTRL1)\n#define F0900_P1_ERR_SOURCE1 0xf59800f0\n#define F0900_P1_NUM_EVENT1 0xf5980007\n\n \n#define R0900_P1_ERRCNT12 0xf599\n#define ERRCNT12 REGx(R0900_P1_ERRCNT12)\n#define F0900_P1_ERRCNT1_OLDVALUE 0xf5990080\n#define F0900_P1_ERR_CNT12 0xf599007f\n#define ERR_CNT12 FLDx(F0900_P1_ERR_CNT12)\n\n \n#define R0900_P1_ERRCNT11 0xf59a\n#define ERRCNT11 REGx(R0900_P1_ERRCNT11)\n#define F0900_P1_ERR_CNT11 0xf59a00ff\n#define ERR_CNT11 FLDx(F0900_P1_ERR_CNT11)\n\n \n#define R0900_P1_ERRCNT10 0xf59b\n#define ERRCNT10 REGx(R0900_P1_ERRCNT10)\n#define F0900_P1_ERR_CNT10 0xf59b00ff\n#define ERR_CNT10 FLDx(F0900_P1_ERR_CNT10)\n\n \n#define R0900_P1_ERRCTRL2 0xf59c\n#define ERRCTRL2 REGx(R0900_P1_ERRCTRL2)\n#define F0900_P1_ERR_SOURCE2 0xf59c00f0\n#define F0900_P1_NUM_EVENT2 0xf59c0007\n\n \n#define R0900_P1_ERRCNT22 0xf59d\n#define ERRCNT22 REGx(R0900_P1_ERRCNT22)\n#define F0900_P1_ERRCNT2_OLDVALUE 0xf59d0080\n#define F0900_P1_ERR_CNT22 0xf59d007f\n#define ERR_CNT22 FLDx(F0900_P1_ERR_CNT22)\n\n \n#define R0900_P1_ERRCNT21 0xf59e\n#define ERRCNT21 REGx(R0900_P1_ERRCNT21)\n#define F0900_P1_ERR_CNT21 0xf59e00ff\n#define ERR_CNT21 FLDx(F0900_P1_ERR_CNT21)\n\n \n#define R0900_P1_ERRCNT20 0xf59f\n#define ERRCNT20 REGx(R0900_P1_ERRCNT20)\n#define F0900_P1_ERR_CNT20 0xf59f00ff\n#define ERR_CNT20 FLDx(F0900_P1_ERR_CNT20)\n\n \n#define R0900_P1_FECSPY 0xf5a0\n#define FECSPY REGx(R0900_P1_FECSPY)\n#define F0900_P1_SPY_ENABLE 0xf5a00080\n#define F0900_P1_NO_SYNCBYTE 0xf5a00040\n#define F0900_P1_SERIAL_MODE 0xf5a00020\n#define F0900_P1_UNUSUAL_PACKET 0xf5a00010\n#define F0900_P1_BERMETER_DATAMODE 0xf5a00008\n#define F0900_P1_BERMETER_LMODE 0xf5a00002\n#define F0900_P1_BERMETER_RESET 0xf5a00001\n\n \n#define R0900_P1_FSPYCFG 0xf5a1\n#define FSPYCFG REGx(R0900_P1_FSPYCFG)\n#define F0900_P1_FECSPY_INPUT 0xf5a100c0\n#define F0900_P1_RST_ON_ERROR 0xf5a10020\n#define F0900_P1_ONE_SHOT 0xf5a10010\n#define F0900_P1_I2C_MODE 0xf5a1000c\n#define F0900_P1_SPY_HYSTERESIS 0xf5a10003\n\n \n#define R0900_P1_FSPYDATA 0xf5a2\n#define FSPYDATA REGx(R0900_P1_FSPYDATA)\n#define F0900_P1_SPY_STUFFING 0xf5a20080\n#define F0900_P1_SPY_CNULLPKT 0xf5a20020\n#define F0900_P1_SPY_OUTDATA_MODE 0xf5a2001f\n\n \n#define R0900_P1_FSPYOUT 0xf5a3\n#define FSPYOUT REGx(R0900_P1_FSPYOUT)\n#define F0900_P1_FSPY_DIRECT 0xf5a30080\n#define F0900_P1_STUFF_MODE 0xf5a30007\n\n \n#define R0900_P1_FSTATUS 0xf5a4\n#define FSTATUS REGx(R0900_P1_FSTATUS)\n#define F0900_P1_SPY_ENDSIM 0xf5a40080\n#define F0900_P1_VALID_SIM 0xf5a40040\n#define F0900_P1_FOUND_SIGNAL 0xf5a40020\n#define F0900_P1_DSS_SYNCBYTE 0xf5a40010\n#define F0900_P1_RESULT_STATE 0xf5a4000f\n\n \n#define R0900_P1_FBERCPT4 0xf5a8\n#define FBERCPT4 REGx(R0900_P1_FBERCPT4)\n#define F0900_P1_FBERMETER_CPT4 0xf5a800ff\n\n \n#define R0900_P1_FBERCPT3 0xf5a9\n#define FBERCPT3 REGx(R0900_P1_FBERCPT3)\n#define F0900_P1_FBERMETER_CPT3 0xf5a900ff\n\n \n#define R0900_P1_FBERCPT2 0xf5aa\n#define FBERCPT2 REGx(R0900_P1_FBERCPT2)\n#define F0900_P1_FBERMETER_CPT2 0xf5aa00ff\n\n \n#define R0900_P1_FBERCPT1 0xf5ab\n#define FBERCPT1 REGx(R0900_P1_FBERCPT1)\n#define F0900_P1_FBERMETER_CPT1 0xf5ab00ff\n\n \n#define R0900_P1_FBERCPT0 0xf5ac\n#define FBERCPT0 REGx(R0900_P1_FBERCPT0)\n#define F0900_P1_FBERMETER_CPT0 0xf5ac00ff\n\n \n#define R0900_P1_FBERERR2 0xf5ad\n#define FBERERR2 REGx(R0900_P1_FBERERR2)\n#define F0900_P1_FBERMETER_ERR2 0xf5ad00ff\n\n \n#define R0900_P1_FBERERR1 0xf5ae\n#define FBERERR1 REGx(R0900_P1_FBERERR1)\n#define F0900_P1_FBERMETER_ERR1 0xf5ae00ff\n\n \n#define R0900_P1_FBERERR0 0xf5af\n#define FBERERR0 REGx(R0900_P1_FBERERR0)\n#define F0900_P1_FBERMETER_ERR0 0xf5af00ff\n\n \n#define R0900_P1_FSPYBER 0xf5b2\n#define FSPYBER REGx(R0900_P1_FSPYBER)\n#define F0900_P1_FSPYBER_SYNCBYTE 0xf5b20010\n#define F0900_P1_FSPYBER_UNSYNC 0xf5b20008\n#define F0900_P1_FSPYBER_CTIME 0xf5b20007\n\n \n#define R0900_RCCFG2 0xf600\n\n \n#define R0900_TSGENERAL 0xf630\n#define F0900_TSFIFO_DISTS2PAR 0xf6300040\n#define F0900_MUXSTREAM_OUTMODE 0xf6300008\n#define F0900_TSFIFO_PERMPARAL 0xf6300006\n\n \n#define R0900_TSGENERAL1X 0xf670\n\n \n#define R0900_NBITER_NF4 0xfa03\n#define F0900_NBITER_NF_QP_1_2 0xfa0300ff\n\n \n#define R0900_NBITER_NF5 0xfa04\n#define F0900_NBITER_NF_QP_3_5 0xfa0400ff\n\n \n#define R0900_NBITER_NF6 0xfa05\n#define F0900_NBITER_NF_QP_2_3 0xfa0500ff\n\n \n#define R0900_NBITER_NF7 0xfa06\n#define F0900_NBITER_NF_QP_3_4 0xfa0600ff\n\n \n#define R0900_NBITER_NF8 0xfa07\n#define F0900_NBITER_NF_QP_4_5 0xfa0700ff\n\n \n#define R0900_NBITER_NF9 0xfa08\n#define F0900_NBITER_NF_QP_5_6 0xfa0800ff\n\n \n#define R0900_NBITER_NF10 0xfa09\n#define F0900_NBITER_NF_QP_8_9 0xfa0900ff\n\n \n#define R0900_NBITER_NF11 0xfa0a\n#define F0900_NBITER_NF_QP_9_10 0xfa0a00ff\n\n \n#define R0900_NBITER_NF12 0xfa0b\n#define F0900_NBITER_NF_8P_3_5 0xfa0b00ff\n\n \n#define R0900_NBITER_NF13 0xfa0c\n#define F0900_NBITER_NF_8P_2_3 0xfa0c00ff\n\n \n#define R0900_NBITER_NF14 0xfa0d\n#define F0900_NBITER_NF_8P_3_4 0xfa0d00ff\n\n \n#define R0900_NBITER_NF15 0xfa0e\n#define F0900_NBITER_NF_8P_5_6 0xfa0e00ff\n\n \n#define R0900_NBITER_NF16 0xfa0f\n#define F0900_NBITER_NF_8P_8_9 0xfa0f00ff\n\n \n#define R0900_NBITER_NF17 0xfa10\n#define F0900_NBITER_NF_8P_9_10 0xfa1000ff\n\n \n#define R0900_NBITERNOERR 0xfa3f\n#define F0900_NBITER_STOP_CRIT 0xfa3f000f\n\n \n#define R0900_GAINLLR_NF4 0xfa43\n#define F0900_GAINLLR_NF_QP_1_2 0xfa43007f\n\n \n#define R0900_GAINLLR_NF5 0xfa44\n#define F0900_GAINLLR_NF_QP_3_5 0xfa44007f\n\n \n#define R0900_GAINLLR_NF6 0xfa45\n#define F0900_GAINLLR_NF_QP_2_3 0xfa45007f\n\n \n#define R0900_GAINLLR_NF7 0xfa46\n#define F0900_GAINLLR_NF_QP_3_4 0xfa46007f\n\n \n#define R0900_GAINLLR_NF8 0xfa47\n#define F0900_GAINLLR_NF_QP_4_5 0xfa47007f\n\n \n#define R0900_GAINLLR_NF9 0xfa48\n#define F0900_GAINLLR_NF_QP_5_6 0xfa48007f\n\n \n#define R0900_GAINLLR_NF10 0xfa49\n#define F0900_GAINLLR_NF_QP_8_9 0xfa49007f\n\n \n#define R0900_GAINLLR_NF11 0xfa4a\n#define F0900_GAINLLR_NF_QP_9_10 0xfa4a007f\n\n \n#define R0900_GAINLLR_NF12 0xfa4b\n#define F0900_GAINLLR_NF_8P_3_5 0xfa4b007f\n\n \n#define R0900_GAINLLR_NF13 0xfa4c\n#define F0900_GAINLLR_NF_8P_2_3 0xfa4c007f\n\n \n#define R0900_GAINLLR_NF14 0xfa4d\n#define F0900_GAINLLR_NF_8P_3_4 0xfa4d007f\n\n \n#define R0900_GAINLLR_NF15 0xfa4e\n#define F0900_GAINLLR_NF_8P_5_6 0xfa4e007f\n\n \n#define R0900_GAINLLR_NF16 0xfa4f\n#define F0900_GAINLLR_NF_8P_8_9 0xfa4f007f\n\n \n#define R0900_GAINLLR_NF17 0xfa50\n#define F0900_GAINLLR_NF_8P_9_10 0xfa50007f\n\n \n#define R0900_CFGEXT 0xfa80\n#define F0900_STAGMODE 0xfa800080\n#define F0900_BYPBCH 0xfa800040\n#define F0900_BYPLDPC 0xfa800020\n#define F0900_LDPCMODE 0xfa800010\n#define F0900_INVLLRSIGN 0xfa800008\n#define F0900_SHORTMULT 0xfa800004\n#define F0900_EXTERNTX 0xfa800001\n\n \n#define R0900_GENCFG 0xfa86\n#define F0900_BROADCAST 0xfa860010\n#define F0900_PRIORITY 0xfa860002\n#define F0900_DDEMOD 0xfa860001\n\n \n#define R0900_LDPCERR1 0xfa96\n#define F0900_LDPC_ERRORS_COUNTER1 0xfa9600ff\n\n \n#define R0900_LDPCERR0 0xfa97\n#define F0900_LDPC_ERRORS_COUNTER0 0xfa9700ff\n\n \n#define R0900_BCHERR 0xfa98\n#define F0900_ERRORFLAG 0xfa980010\n#define F0900_BCH_ERRORS_COUNTER 0xfa98000f\n\n \n#define R0900_TSTRES0 0xff11\n#define F0900_FRESFEC 0xff110080\n\n \n#define R0900_P2_TCTL4 0xff28\n#define F0900_P2_PN4_SELECT 0xff280020\n\n \n#define R0900_P1_TCTL4 0xff48\n#define TCTL4 shiftx(R0900_P1_TCTL4, demod, 0x20)\n#define F0900_P1_PN4_SELECT 0xff480020\n\n \n#define R0900_P2_TSTDISRX 0xff65\n#define F0900_P2_PIN_SELECT1 0xff650008\n\n \n#define R0900_P1_TSTDISRX 0xff67\n#define TSTDISRX shiftx(R0900_P1_TSTDISRX, demod, 2)\n#define F0900_P1_PIN_SELECT1 0xff670008\n#define PIN_SELECT1 shiftx(F0900_P1_PIN_SELECT1, demod, 0x20000)\n\n#define STV0900_NBREGS 723\n#define STV0900_NBFIELDS 1420\n\n#endif\n\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}