("Dual_Supply_Test:/\tDual_Supply_Test 20nm schematic" (("open" (nil hierarchy "/{20nm Dual_Supply_Test schematic }:a"))) (((-7.6375 -2.09375) (2.4 5.05)) "a" "analogArtist-Schematic" 1))("6T_32x4_PWR:/\t6T_32x4_PWR 20nm symbol" (("open" (nil hierarchy "/{20nm 6T_32x4_PWR symbol }:a"))) (((-0.2 -1.65) (3.325 1.025)) "a" "Symbol" 3))("inv_1x_PWR:/\tinv_1x_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm inv_1x_PWR schematic }:a"))) (((-2.05625 -1.4625) (1.80625 1.4625)) "a" "Schematics" 0))("inv_4x_PWR:/\tinv_4x_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm inv_4x_PWR schematic }:a"))) (((-2.65 -2.00625) (2.65 2.00625)) "a" "Schematics" 0))("inv_4x_PWR:/\tinv_4x_PWR 20nm symbol" (("open" (nil hierarchy "/{20nm inv_4x_PWR symbol }:a"))) (((-0.125 -0.76875) (1.9 0.76875)) "a" "Symbol" 3))("inv_4x_PWR:/\tinv_4x_PWR 16nm schematic" (("open" (nil hierarchy "/{16nm inv_4x_PWR schematic }:a"))) (((-2.05625 -1.2125) (1.80625 1.7125)) "a" "Schematics" 0))("nand4_1x_PWR:/\tnand4_1x_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm nand4_1x_PWR schematic }:a"))) (((-2.63125 -2.84375) (4.63125 2.65625)) "a" "Schematics" 0))("inv_1x_PWR:/\tinv_1x_PWR 20nm symbol" (("open" (nil hierarchy "/{20nm inv_1x_PWR symbol }:a"))) (((-0.125 -0.76875) (1.9 0.76875)) "a" "Symbol" 3))("6T_SetRead_PWR:/\t6T_SetRead_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_SetRead_PWR schematic }:a"))) (((-2.15625 -1.56875) (2.01875 1.59375)) "a" "Schematics" 0))("6T_PWR:/\t6T_PWR 20nm schematic" (("open" (nil hierarchy "/{20nm 6T_PWR schematic }:a"))) (((-4.36875 -3.48125) (1.64375 1.06875)) "a" "Schematics" 0))