-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    inputs_V : IN STD_LOGIC_VECTOR (1823 downto 0);
    layer8_out_0_V : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer8_out_1_V : OUT STD_LOGIC_VECTOR (31 downto 0);
    layer8_out_2_V : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    inputs_V_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    layer8_out_0_V_ap_vld : OUT STD_LOGIC;
    layer8_out_1_V_ap_vld : OUT STD_LOGIC;
    layer8_out_2_V_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2104-2-e,HLS_INPUT_CLOCK=25.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=15.673643,HLS_SYN_LAT=4,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=1392,HLS_SYN_FF=3706,HLS_SYN_LUT=135273,HLS_VERSION=2019_2}";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_layer2_out_31_V : STD_LOGIC;
    signal layer2_out_31_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_31_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_31_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_30_V : STD_LOGIC;
    signal layer2_out_30_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_30_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_30_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_29_V : STD_LOGIC;
    signal layer2_out_29_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_29_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_29_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_28_V : STD_LOGIC;
    signal layer2_out_28_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_28_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_28_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_27_V : STD_LOGIC;
    signal layer2_out_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_27_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_26_V : STD_LOGIC;
    signal layer2_out_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_26_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_25_V : STD_LOGIC;
    signal layer2_out_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_25_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_24_V : STD_LOGIC;
    signal layer2_out_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_24_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_23_V : STD_LOGIC;
    signal layer2_out_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_23_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_22_V : STD_LOGIC;
    signal layer2_out_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_22_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_21_V : STD_LOGIC;
    signal layer2_out_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_21_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_20_V : STD_LOGIC;
    signal layer2_out_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_20_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_19_V : STD_LOGIC;
    signal layer2_out_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_19_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_18_V : STD_LOGIC;
    signal layer2_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_17_V : STD_LOGIC;
    signal layer2_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_16_V : STD_LOGIC;
    signal layer2_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_15_V : STD_LOGIC;
    signal layer2_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_14_V : STD_LOGIC;
    signal layer2_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_13_V : STD_LOGIC;
    signal layer2_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_12_V : STD_LOGIC;
    signal layer2_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_11_V : STD_LOGIC;
    signal layer2_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_10_V : STD_LOGIC;
    signal layer2_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_9_V : STD_LOGIC;
    signal layer2_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_8_V : STD_LOGIC;
    signal layer2_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_7_V : STD_LOGIC;
    signal layer2_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_6_V : STD_LOGIC;
    signal layer2_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_5_V : STD_LOGIC;
    signal layer2_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_4_V : STD_LOGIC;
    signal layer2_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_3_V : STD_LOGIC;
    signal layer2_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_2_V : STD_LOGIC;
    signal layer2_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_1_V : STD_LOGIC;
    signal layer2_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_0_V : STD_LOGIC;
    signal layer2_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_0_V : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_0 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_3 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_4 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_5 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_6 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_7 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_8 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_9 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_10 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_11 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_12 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_13 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_14 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_15 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_16 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_17 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_18 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_19 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_20 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_21 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_22 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_23 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_24 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_25 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_26 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_27 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_28 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_29 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_30 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_31 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_channel_done_layer4_out_31_V : STD_LOGIC;
    signal layer4_out_31_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_31_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_31_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_30_V : STD_LOGIC;
    signal layer4_out_30_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_30_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_30_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_29_V : STD_LOGIC;
    signal layer4_out_29_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_29_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_29_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_28_V : STD_LOGIC;
    signal layer4_out_28_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_28_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_28_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_27_V : STD_LOGIC;
    signal layer4_out_27_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_27_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_27_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_26_V : STD_LOGIC;
    signal layer4_out_26_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_26_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_26_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_25_V : STD_LOGIC;
    signal layer4_out_25_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_25_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_25_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_24_V : STD_LOGIC;
    signal layer4_out_24_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_24_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_24_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_23_V : STD_LOGIC;
    signal layer4_out_23_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_23_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_23_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_22_V : STD_LOGIC;
    signal layer4_out_22_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_22_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_22_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_21_V : STD_LOGIC;
    signal layer4_out_21_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_21_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_21_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_20_V : STD_LOGIC;
    signal layer4_out_20_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_20_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_20_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_19_V : STD_LOGIC;
    signal layer4_out_19_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_19_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_19_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_18_V : STD_LOGIC;
    signal layer4_out_18_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_18_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_18_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_17_V : STD_LOGIC;
    signal layer4_out_17_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_17_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_17_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_16_V : STD_LOGIC;
    signal layer4_out_16_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_16_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_16_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_15_V : STD_LOGIC;
    signal layer4_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_14_V : STD_LOGIC;
    signal layer4_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_13_V : STD_LOGIC;
    signal layer4_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_12_V : STD_LOGIC;
    signal layer4_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_11_V : STD_LOGIC;
    signal layer4_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_10_V : STD_LOGIC;
    signal layer4_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_9_V : STD_LOGIC;
    signal layer4_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_8_V : STD_LOGIC;
    signal layer4_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_7_V : STD_LOGIC;
    signal layer4_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_6_V : STD_LOGIC;
    signal layer4_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_5_V : STD_LOGIC;
    signal layer4_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_4_V : STD_LOGIC;
    signal layer4_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_3_V : STD_LOGIC;
    signal layer4_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_2_V : STD_LOGIC;
    signal layer4_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_1_V : STD_LOGIC;
    signal layer4_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_0_V : STD_LOGIC;
    signal layer4_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_0_V : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14 : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_layer5_out_15_V : STD_LOGIC;
    signal layer5_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_14_V : STD_LOGIC;
    signal layer5_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_13_V : STD_LOGIC;
    signal layer5_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_12_V : STD_LOGIC;
    signal layer5_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_11_V : STD_LOGIC;
    signal layer5_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_10_V : STD_LOGIC;
    signal layer5_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_9_V : STD_LOGIC;
    signal layer5_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_8_V : STD_LOGIC;
    signal layer5_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_7_V : STD_LOGIC;
    signal layer5_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_6_V : STD_LOGIC;
    signal layer5_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_5_V : STD_LOGIC;
    signal layer5_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_4_V : STD_LOGIC;
    signal layer5_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_3_V : STD_LOGIC;
    signal layer5_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_2_V : STD_LOGIC;
    signal layer5_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_1_V : STD_LOGIC;
    signal layer5_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_0_V : STD_LOGIC;
    signal layer5_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_0_V : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_0 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_1 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_2 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_3 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_4 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_5 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_6 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_7 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_8 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_9 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_10 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_11 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_12 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_13 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_14 : STD_LOGIC_VECTOR (30 downto 0);
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_15 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_channel_done_layer7_out_15_V : STD_LOGIC;
    signal layer7_out_15_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_15_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_15_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_14_V : STD_LOGIC;
    signal layer7_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_13_V : STD_LOGIC;
    signal layer7_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_12_V : STD_LOGIC;
    signal layer7_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_11_V : STD_LOGIC;
    signal layer7_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_10_V : STD_LOGIC;
    signal layer7_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_9_V : STD_LOGIC;
    signal layer7_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_8_V : STD_LOGIC;
    signal layer7_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_7_V : STD_LOGIC;
    signal layer7_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_6_V : STD_LOGIC;
    signal layer7_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_5_V : STD_LOGIC;
    signal layer7_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_4_V : STD_LOGIC;
    signal layer7_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_3_V : STD_LOGIC;
    signal layer7_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_2_V : STD_LOGIC;
    signal layer7_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_1_V : STD_LOGIC;
    signal layer7_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer7_out_0_V : STD_LOGIC;
    signal layer7_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer7_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer7_out_0_V : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V : STD_LOGIC_VECTOR (31 downto 0);
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal layer2_out_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_0_V_empty_n : STD_LOGIC;
    signal layer2_out_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_1_V_empty_n : STD_LOGIC;
    signal layer2_out_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_2_V_empty_n : STD_LOGIC;
    signal layer2_out_3_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_3_V_empty_n : STD_LOGIC;
    signal layer2_out_4_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_4_V_empty_n : STD_LOGIC;
    signal layer2_out_5_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_5_V_empty_n : STD_LOGIC;
    signal layer2_out_6_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_6_V_empty_n : STD_LOGIC;
    signal layer2_out_7_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_7_V_empty_n : STD_LOGIC;
    signal layer2_out_8_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_8_V_empty_n : STD_LOGIC;
    signal layer2_out_9_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_9_V_empty_n : STD_LOGIC;
    signal layer2_out_10_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_10_V_empty_n : STD_LOGIC;
    signal layer2_out_11_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_11_V_empty_n : STD_LOGIC;
    signal layer2_out_12_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_12_V_empty_n : STD_LOGIC;
    signal layer2_out_13_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_13_V_empty_n : STD_LOGIC;
    signal layer2_out_14_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_14_V_empty_n : STD_LOGIC;
    signal layer2_out_15_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_15_V_empty_n : STD_LOGIC;
    signal layer2_out_16_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_16_V_empty_n : STD_LOGIC;
    signal layer2_out_17_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_17_V_empty_n : STD_LOGIC;
    signal layer2_out_18_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_18_V_empty_n : STD_LOGIC;
    signal layer2_out_19_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_19_V_empty_n : STD_LOGIC;
    signal layer2_out_20_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_20_V_empty_n : STD_LOGIC;
    signal layer2_out_21_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_21_V_empty_n : STD_LOGIC;
    signal layer2_out_22_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_22_V_empty_n : STD_LOGIC;
    signal layer2_out_23_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_23_V_empty_n : STD_LOGIC;
    signal layer2_out_24_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_24_V_empty_n : STD_LOGIC;
    signal layer2_out_25_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_25_V_empty_n : STD_LOGIC;
    signal layer2_out_26_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_26_V_empty_n : STD_LOGIC;
    signal layer2_out_27_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_27_V_empty_n : STD_LOGIC;
    signal layer2_out_28_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_28_V_empty_n : STD_LOGIC;
    signal layer2_out_29_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_29_V_empty_n : STD_LOGIC;
    signal layer2_out_30_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_30_V_empty_n : STD_LOGIC;
    signal layer2_out_31_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer2_out_31_V_empty_n : STD_LOGIC;
    signal layer4_out_0_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_0_V_empty_n : STD_LOGIC;
    signal layer4_out_1_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_1_V_empty_n : STD_LOGIC;
    signal layer4_out_2_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_2_V_empty_n : STD_LOGIC;
    signal layer4_out_3_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_3_V_empty_n : STD_LOGIC;
    signal layer4_out_4_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_4_V_empty_n : STD_LOGIC;
    signal layer4_out_5_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_5_V_empty_n : STD_LOGIC;
    signal layer4_out_6_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_6_V_empty_n : STD_LOGIC;
    signal layer4_out_7_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_7_V_empty_n : STD_LOGIC;
    signal layer4_out_8_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_8_V_empty_n : STD_LOGIC;
    signal layer4_out_9_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_9_V_empty_n : STD_LOGIC;
    signal layer4_out_10_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_10_V_empty_n : STD_LOGIC;
    signal layer4_out_11_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_11_V_empty_n : STD_LOGIC;
    signal layer4_out_12_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_12_V_empty_n : STD_LOGIC;
    signal layer4_out_13_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_13_V_empty_n : STD_LOGIC;
    signal layer4_out_14_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_14_V_empty_n : STD_LOGIC;
    signal layer4_out_15_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_15_V_empty_n : STD_LOGIC;
    signal layer4_out_16_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_16_V_empty_n : STD_LOGIC;
    signal layer4_out_17_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_17_V_empty_n : STD_LOGIC;
    signal layer4_out_18_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_18_V_empty_n : STD_LOGIC;
    signal layer4_out_19_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_19_V_empty_n : STD_LOGIC;
    signal layer4_out_20_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_20_V_empty_n : STD_LOGIC;
    signal layer4_out_21_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_21_V_empty_n : STD_LOGIC;
    signal layer4_out_22_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_22_V_empty_n : STD_LOGIC;
    signal layer4_out_23_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_23_V_empty_n : STD_LOGIC;
    signal layer4_out_24_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_24_V_empty_n : STD_LOGIC;
    signal layer4_out_25_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_25_V_empty_n : STD_LOGIC;
    signal layer4_out_26_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_26_V_empty_n : STD_LOGIC;
    signal layer4_out_27_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_27_V_empty_n : STD_LOGIC;
    signal layer4_out_28_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_28_V_empty_n : STD_LOGIC;
    signal layer4_out_29_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_29_V_empty_n : STD_LOGIC;
    signal layer4_out_30_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_30_V_empty_n : STD_LOGIC;
    signal layer4_out_31_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer4_out_31_V_empty_n : STD_LOGIC;
    signal layer5_out_0_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_0_V_empty_n : STD_LOGIC;
    signal layer5_out_1_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_1_V_empty_n : STD_LOGIC;
    signal layer5_out_2_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_2_V_empty_n : STD_LOGIC;
    signal layer5_out_3_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_3_V_empty_n : STD_LOGIC;
    signal layer5_out_4_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_4_V_empty_n : STD_LOGIC;
    signal layer5_out_5_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_5_V_empty_n : STD_LOGIC;
    signal layer5_out_6_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_6_V_empty_n : STD_LOGIC;
    signal layer5_out_7_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_7_V_empty_n : STD_LOGIC;
    signal layer5_out_8_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_8_V_empty_n : STD_LOGIC;
    signal layer5_out_9_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_9_V_empty_n : STD_LOGIC;
    signal layer5_out_10_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_10_V_empty_n : STD_LOGIC;
    signal layer5_out_11_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_11_V_empty_n : STD_LOGIC;
    signal layer5_out_12_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_12_V_empty_n : STD_LOGIC;
    signal layer5_out_13_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_13_V_empty_n : STD_LOGIC;
    signal layer5_out_14_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_14_V_empty_n : STD_LOGIC;
    signal layer5_out_15_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal layer5_out_15_V_empty_n : STD_LOGIC;
    signal layer7_out_0_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_0_V_empty_n : STD_LOGIC;
    signal layer7_out_1_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_1_V_empty_n : STD_LOGIC;
    signal layer7_out_2_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_2_V_empty_n : STD_LOGIC;
    signal layer7_out_3_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_3_V_empty_n : STD_LOGIC;
    signal layer7_out_4_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_4_V_empty_n : STD_LOGIC;
    signal layer7_out_5_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_5_V_empty_n : STD_LOGIC;
    signal layer7_out_6_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_6_V_empty_n : STD_LOGIC;
    signal layer7_out_7_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_7_V_empty_n : STD_LOGIC;
    signal layer7_out_8_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_8_V_empty_n : STD_LOGIC;
    signal layer7_out_9_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_9_V_empty_n : STD_LOGIC;
    signal layer7_out_10_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_10_V_empty_n : STD_LOGIC;
    signal layer7_out_11_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_11_V_empty_n : STD_LOGIC;
    signal layer7_out_12_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_12_V_empty_n : STD_LOGIC;
    signal layer7_out_13_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_13_V_empty_n : STD_LOGIC;
    signal layer7_out_14_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_14_V_empty_n : STD_LOGIC;
    signal layer7_out_15_V_dout : STD_LOGIC_VECTOR (30 downto 0);
    signal layer7_out_15_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write : STD_LOGIC;

    component dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V : IN STD_LOGIC_VECTOR (1823 downto 0);
        data_V_ap_vld : IN STD_LOGIC;
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_16 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_17 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_18 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_19 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_20 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_21 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_22 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_23 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_24 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_25 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_26 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_27 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_28 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_29 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_30 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_31 : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_16_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_17_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_18_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_19_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_20_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_21_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_22_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_23_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_24_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_25_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_26_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_27_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_28_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_29_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_30_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_31_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (30 downto 0);
        ap_return_15 : OUT STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        data_15_V_read : IN STD_LOGIC_VECTOR (30 downto 0);
        res_0_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_0_V_ap_vld : OUT STD_LOGIC;
        res_1_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_1_V_ap_vld : OUT STD_LOGIC;
        res_2_V : OUT STD_LOGIC_VECTOR (31 downto 0);
        res_2_V_ap_vld : OUT STD_LOGIC );
    end component;


    component fifo_w32_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w31_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (30 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (30 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0 : component dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start,
        ap_done => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready,
        data_V => inputs_V,
        data_V_ap_vld => inputs_V_ap_vld,
        ap_return_0 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4,
        ap_return_5 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5,
        ap_return_6 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6,
        ap_return_7 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7,
        ap_return_8 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8,
        ap_return_9 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9,
        ap_return_10 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10,
        ap_return_11 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11,
        ap_return_12 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12,
        ap_return_13 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13,
        ap_return_14 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14,
        ap_return_15 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15,
        ap_return_16 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16,
        ap_return_17 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17,
        ap_return_18 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18,
        ap_return_19 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19,
        ap_return_20 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20,
        ap_return_21 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21,
        ap_return_22 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22,
        ap_return_23 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23,
        ap_return_24 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24,
        ap_return_25 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25,
        ap_return_26 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26,
        ap_return_27 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27,
        ap_return_28 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28,
        ap_return_29 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29,
        ap_return_30 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30,
        ap_return_31 => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31);

    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0 : component relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_start,
        ap_done => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done,
        ap_continue => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue,
        ap_idle => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_idle,
        ap_ready => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready,
        data_0_V_read => layer2_out_0_V_dout,
        data_1_V_read => layer2_out_1_V_dout,
        data_2_V_read => layer2_out_2_V_dout,
        data_3_V_read => layer2_out_3_V_dout,
        data_4_V_read => layer2_out_4_V_dout,
        data_5_V_read => layer2_out_5_V_dout,
        data_6_V_read => layer2_out_6_V_dout,
        data_7_V_read => layer2_out_7_V_dout,
        data_8_V_read => layer2_out_8_V_dout,
        data_9_V_read => layer2_out_9_V_dout,
        data_10_V_read => layer2_out_10_V_dout,
        data_11_V_read => layer2_out_11_V_dout,
        data_12_V_read => layer2_out_12_V_dout,
        data_13_V_read => layer2_out_13_V_dout,
        data_14_V_read => layer2_out_14_V_dout,
        data_15_V_read => layer2_out_15_V_dout,
        data_16_V_read => layer2_out_16_V_dout,
        data_17_V_read => layer2_out_17_V_dout,
        data_18_V_read => layer2_out_18_V_dout,
        data_19_V_read => layer2_out_19_V_dout,
        data_20_V_read => layer2_out_20_V_dout,
        data_21_V_read => layer2_out_21_V_dout,
        data_22_V_read => layer2_out_22_V_dout,
        data_23_V_read => layer2_out_23_V_dout,
        data_24_V_read => layer2_out_24_V_dout,
        data_25_V_read => layer2_out_25_V_dout,
        data_26_V_read => layer2_out_26_V_dout,
        data_27_V_read => layer2_out_27_V_dout,
        data_28_V_read => layer2_out_28_V_dout,
        data_29_V_read => layer2_out_29_V_dout,
        data_30_V_read => layer2_out_30_V_dout,
        data_31_V_read => layer2_out_31_V_dout,
        ap_return_0 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_15,
        ap_return_16 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_16,
        ap_return_17 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_17,
        ap_return_18 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_18,
        ap_return_19 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_19,
        ap_return_20 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_20,
        ap_return_21 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_21,
        ap_return_22 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_22,
        ap_return_23 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_23,
        ap_return_24 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_24,
        ap_return_25 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_25,
        ap_return_26 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_26,
        ap_return_27 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_27,
        ap_return_28 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_28,
        ap_return_29 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_29,
        ap_return_30 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_30,
        ap_return_31 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_31);

    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0 : component dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start,
        ap_done => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready,
        data_0_V_read => layer4_out_0_V_dout,
        data_1_V_read => layer4_out_1_V_dout,
        data_2_V_read => layer4_out_2_V_dout,
        data_3_V_read => layer4_out_3_V_dout,
        data_4_V_read => layer4_out_4_V_dout,
        data_5_V_read => layer4_out_5_V_dout,
        data_6_V_read => layer4_out_6_V_dout,
        data_7_V_read => layer4_out_7_V_dout,
        data_8_V_read => layer4_out_8_V_dout,
        data_9_V_read => layer4_out_9_V_dout,
        data_10_V_read => layer4_out_10_V_dout,
        data_11_V_read => layer4_out_11_V_dout,
        data_12_V_read => layer4_out_12_V_dout,
        data_13_V_read => layer4_out_13_V_dout,
        data_14_V_read => layer4_out_14_V_dout,
        data_15_V_read => layer4_out_15_V_dout,
        data_16_V_read => layer4_out_16_V_dout,
        data_17_V_read => layer4_out_17_V_dout,
        data_18_V_read => layer4_out_18_V_dout,
        data_19_V_read => layer4_out_19_V_dout,
        data_20_V_read => layer4_out_20_V_dout,
        data_21_V_read => layer4_out_21_V_dout,
        data_22_V_read => layer4_out_22_V_dout,
        data_23_V_read => layer4_out_23_V_dout,
        data_24_V_read => layer4_out_24_V_dout,
        data_25_V_read => layer4_out_25_V_dout,
        data_26_V_read => layer4_out_26_V_dout,
        data_27_V_read => layer4_out_27_V_dout,
        data_28_V_read => layer4_out_28_V_dout,
        data_29_V_read => layer4_out_29_V_dout,
        data_30_V_read => layer4_out_30_V_dout,
        data_31_V_read => layer4_out_31_V_dout,
        ap_return_0 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4,
        ap_return_5 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5,
        ap_return_6 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6,
        ap_return_7 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7,
        ap_return_8 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8,
        ap_return_9 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9,
        ap_return_10 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10,
        ap_return_11 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11,
        ap_return_12 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12,
        ap_return_13 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13,
        ap_return_14 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14,
        ap_return_15 => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15);

    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0 : component relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_start,
        ap_done => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done,
        ap_continue => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue,
        ap_idle => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_idle,
        ap_ready => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready,
        data_0_V_read => layer5_out_0_V_dout,
        data_1_V_read => layer5_out_1_V_dout,
        data_2_V_read => layer5_out_2_V_dout,
        data_3_V_read => layer5_out_3_V_dout,
        data_4_V_read => layer5_out_4_V_dout,
        data_5_V_read => layer5_out_5_V_dout,
        data_6_V_read => layer5_out_6_V_dout,
        data_7_V_read => layer5_out_7_V_dout,
        data_8_V_read => layer5_out_8_V_dout,
        data_9_V_read => layer5_out_9_V_dout,
        data_10_V_read => layer5_out_10_V_dout,
        data_11_V_read => layer5_out_11_V_dout,
        data_12_V_read => layer5_out_12_V_dout,
        data_13_V_read => layer5_out_13_V_dout,
        data_14_V_read => layer5_out_14_V_dout,
        data_15_V_read => layer5_out_15_V_dout,
        ap_return_0 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_14,
        ap_return_15 => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_15);

    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0 : component dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start,
        ap_done => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done,
        ap_continue => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue,
        ap_idle => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle,
        ap_ready => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready,
        data_0_V_read => layer7_out_0_V_dout,
        data_1_V_read => layer7_out_1_V_dout,
        data_2_V_read => layer7_out_2_V_dout,
        data_3_V_read => layer7_out_3_V_dout,
        data_4_V_read => layer7_out_4_V_dout,
        data_5_V_read => layer7_out_5_V_dout,
        data_6_V_read => layer7_out_6_V_dout,
        data_7_V_read => layer7_out_7_V_dout,
        data_8_V_read => layer7_out_8_V_dout,
        data_9_V_read => layer7_out_9_V_dout,
        data_10_V_read => layer7_out_10_V_dout,
        data_11_V_read => layer7_out_11_V_dout,
        data_12_V_read => layer7_out_12_V_dout,
        data_13_V_read => layer7_out_13_V_dout,
        data_14_V_read => layer7_out_14_V_dout,
        data_15_V_read => layer7_out_15_V_dout,
        res_0_V => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V,
        res_0_V_ap_vld => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld,
        res_1_V => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V,
        res_1_V_ap_vld => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld,
        res_2_V => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V,
        res_2_V_ap_vld => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld);

    layer2_out_0_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_0,
        if_full_n => layer2_out_0_V_full_n,
        if_write => ap_channel_done_layer2_out_0_V,
        if_dout => layer2_out_0_V_dout,
        if_empty_n => layer2_out_0_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_1_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_1,
        if_full_n => layer2_out_1_V_full_n,
        if_write => ap_channel_done_layer2_out_1_V,
        if_dout => layer2_out_1_V_dout,
        if_empty_n => layer2_out_1_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_2_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_2,
        if_full_n => layer2_out_2_V_full_n,
        if_write => ap_channel_done_layer2_out_2_V,
        if_dout => layer2_out_2_V_dout,
        if_empty_n => layer2_out_2_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_3_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_3,
        if_full_n => layer2_out_3_V_full_n,
        if_write => ap_channel_done_layer2_out_3_V,
        if_dout => layer2_out_3_V_dout,
        if_empty_n => layer2_out_3_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_4_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_4,
        if_full_n => layer2_out_4_V_full_n,
        if_write => ap_channel_done_layer2_out_4_V,
        if_dout => layer2_out_4_V_dout,
        if_empty_n => layer2_out_4_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_5_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_5,
        if_full_n => layer2_out_5_V_full_n,
        if_write => ap_channel_done_layer2_out_5_V,
        if_dout => layer2_out_5_V_dout,
        if_empty_n => layer2_out_5_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_6_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_6,
        if_full_n => layer2_out_6_V_full_n,
        if_write => ap_channel_done_layer2_out_6_V,
        if_dout => layer2_out_6_V_dout,
        if_empty_n => layer2_out_6_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_7_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_7,
        if_full_n => layer2_out_7_V_full_n,
        if_write => ap_channel_done_layer2_out_7_V,
        if_dout => layer2_out_7_V_dout,
        if_empty_n => layer2_out_7_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_8_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_8,
        if_full_n => layer2_out_8_V_full_n,
        if_write => ap_channel_done_layer2_out_8_V,
        if_dout => layer2_out_8_V_dout,
        if_empty_n => layer2_out_8_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_9_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_9,
        if_full_n => layer2_out_9_V_full_n,
        if_write => ap_channel_done_layer2_out_9_V,
        if_dout => layer2_out_9_V_dout,
        if_empty_n => layer2_out_9_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_10_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_10,
        if_full_n => layer2_out_10_V_full_n,
        if_write => ap_channel_done_layer2_out_10_V,
        if_dout => layer2_out_10_V_dout,
        if_empty_n => layer2_out_10_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_11_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_11,
        if_full_n => layer2_out_11_V_full_n,
        if_write => ap_channel_done_layer2_out_11_V,
        if_dout => layer2_out_11_V_dout,
        if_empty_n => layer2_out_11_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_12_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_12,
        if_full_n => layer2_out_12_V_full_n,
        if_write => ap_channel_done_layer2_out_12_V,
        if_dout => layer2_out_12_V_dout,
        if_empty_n => layer2_out_12_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_13_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_13,
        if_full_n => layer2_out_13_V_full_n,
        if_write => ap_channel_done_layer2_out_13_V,
        if_dout => layer2_out_13_V_dout,
        if_empty_n => layer2_out_13_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_14_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_14,
        if_full_n => layer2_out_14_V_full_n,
        if_write => ap_channel_done_layer2_out_14_V,
        if_dout => layer2_out_14_V_dout,
        if_empty_n => layer2_out_14_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_15_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_15,
        if_full_n => layer2_out_15_V_full_n,
        if_write => ap_channel_done_layer2_out_15_V,
        if_dout => layer2_out_15_V_dout,
        if_empty_n => layer2_out_15_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_16_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_16,
        if_full_n => layer2_out_16_V_full_n,
        if_write => ap_channel_done_layer2_out_16_V,
        if_dout => layer2_out_16_V_dout,
        if_empty_n => layer2_out_16_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_17_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_17,
        if_full_n => layer2_out_17_V_full_n,
        if_write => ap_channel_done_layer2_out_17_V,
        if_dout => layer2_out_17_V_dout,
        if_empty_n => layer2_out_17_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_18_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_18,
        if_full_n => layer2_out_18_V_full_n,
        if_write => ap_channel_done_layer2_out_18_V,
        if_dout => layer2_out_18_V_dout,
        if_empty_n => layer2_out_18_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_19_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_19,
        if_full_n => layer2_out_19_V_full_n,
        if_write => ap_channel_done_layer2_out_19_V,
        if_dout => layer2_out_19_V_dout,
        if_empty_n => layer2_out_19_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_20_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_20,
        if_full_n => layer2_out_20_V_full_n,
        if_write => ap_channel_done_layer2_out_20_V,
        if_dout => layer2_out_20_V_dout,
        if_empty_n => layer2_out_20_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_21_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_21,
        if_full_n => layer2_out_21_V_full_n,
        if_write => ap_channel_done_layer2_out_21_V,
        if_dout => layer2_out_21_V_dout,
        if_empty_n => layer2_out_21_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_22_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_22,
        if_full_n => layer2_out_22_V_full_n,
        if_write => ap_channel_done_layer2_out_22_V,
        if_dout => layer2_out_22_V_dout,
        if_empty_n => layer2_out_22_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_23_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_23,
        if_full_n => layer2_out_23_V_full_n,
        if_write => ap_channel_done_layer2_out_23_V,
        if_dout => layer2_out_23_V_dout,
        if_empty_n => layer2_out_23_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_24_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_24,
        if_full_n => layer2_out_24_V_full_n,
        if_write => ap_channel_done_layer2_out_24_V,
        if_dout => layer2_out_24_V_dout,
        if_empty_n => layer2_out_24_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_25_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_25,
        if_full_n => layer2_out_25_V_full_n,
        if_write => ap_channel_done_layer2_out_25_V,
        if_dout => layer2_out_25_V_dout,
        if_empty_n => layer2_out_25_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_26_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_26,
        if_full_n => layer2_out_26_V_full_n,
        if_write => ap_channel_done_layer2_out_26_V,
        if_dout => layer2_out_26_V_dout,
        if_empty_n => layer2_out_26_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_27_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_27,
        if_full_n => layer2_out_27_V_full_n,
        if_write => ap_channel_done_layer2_out_27_V,
        if_dout => layer2_out_27_V_dout,
        if_empty_n => layer2_out_27_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_28_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_28,
        if_full_n => layer2_out_28_V_full_n,
        if_write => ap_channel_done_layer2_out_28_V,
        if_dout => layer2_out_28_V_dout,
        if_empty_n => layer2_out_28_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_29_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_29,
        if_full_n => layer2_out_29_V_full_n,
        if_write => ap_channel_done_layer2_out_29_V,
        if_dout => layer2_out_29_V_dout,
        if_empty_n => layer2_out_29_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_30_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_30,
        if_full_n => layer2_out_30_V_full_n,
        if_write => ap_channel_done_layer2_out_30_V,
        if_dout => layer2_out_30_V_dout,
        if_empty_n => layer2_out_30_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer2_out_31_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_return_31,
        if_full_n => layer2_out_31_V_full_n,
        if_write => ap_channel_done_layer2_out_31_V,
        if_dout => layer2_out_31_V_dout,
        if_empty_n => layer2_out_31_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_ready);

    layer4_out_0_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_0,
        if_full_n => layer4_out_0_V_full_n,
        if_write => ap_channel_done_layer4_out_0_V,
        if_dout => layer4_out_0_V_dout,
        if_empty_n => layer4_out_0_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_1_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_1,
        if_full_n => layer4_out_1_V_full_n,
        if_write => ap_channel_done_layer4_out_1_V,
        if_dout => layer4_out_1_V_dout,
        if_empty_n => layer4_out_1_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_2_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_2,
        if_full_n => layer4_out_2_V_full_n,
        if_write => ap_channel_done_layer4_out_2_V,
        if_dout => layer4_out_2_V_dout,
        if_empty_n => layer4_out_2_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_3_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_3,
        if_full_n => layer4_out_3_V_full_n,
        if_write => ap_channel_done_layer4_out_3_V,
        if_dout => layer4_out_3_V_dout,
        if_empty_n => layer4_out_3_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_4_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_4,
        if_full_n => layer4_out_4_V_full_n,
        if_write => ap_channel_done_layer4_out_4_V,
        if_dout => layer4_out_4_V_dout,
        if_empty_n => layer4_out_4_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_5_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_5,
        if_full_n => layer4_out_5_V_full_n,
        if_write => ap_channel_done_layer4_out_5_V,
        if_dout => layer4_out_5_V_dout,
        if_empty_n => layer4_out_5_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_6_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_6,
        if_full_n => layer4_out_6_V_full_n,
        if_write => ap_channel_done_layer4_out_6_V,
        if_dout => layer4_out_6_V_dout,
        if_empty_n => layer4_out_6_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_7_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_7,
        if_full_n => layer4_out_7_V_full_n,
        if_write => ap_channel_done_layer4_out_7_V,
        if_dout => layer4_out_7_V_dout,
        if_empty_n => layer4_out_7_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_8_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_8,
        if_full_n => layer4_out_8_V_full_n,
        if_write => ap_channel_done_layer4_out_8_V,
        if_dout => layer4_out_8_V_dout,
        if_empty_n => layer4_out_8_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_9_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_9,
        if_full_n => layer4_out_9_V_full_n,
        if_write => ap_channel_done_layer4_out_9_V,
        if_dout => layer4_out_9_V_dout,
        if_empty_n => layer4_out_9_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_10_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_10,
        if_full_n => layer4_out_10_V_full_n,
        if_write => ap_channel_done_layer4_out_10_V,
        if_dout => layer4_out_10_V_dout,
        if_empty_n => layer4_out_10_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_11_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_11,
        if_full_n => layer4_out_11_V_full_n,
        if_write => ap_channel_done_layer4_out_11_V,
        if_dout => layer4_out_11_V_dout,
        if_empty_n => layer4_out_11_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_12_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_12,
        if_full_n => layer4_out_12_V_full_n,
        if_write => ap_channel_done_layer4_out_12_V,
        if_dout => layer4_out_12_V_dout,
        if_empty_n => layer4_out_12_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_13_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_13,
        if_full_n => layer4_out_13_V_full_n,
        if_write => ap_channel_done_layer4_out_13_V,
        if_dout => layer4_out_13_V_dout,
        if_empty_n => layer4_out_13_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_14_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_14,
        if_full_n => layer4_out_14_V_full_n,
        if_write => ap_channel_done_layer4_out_14_V,
        if_dout => layer4_out_14_V_dout,
        if_empty_n => layer4_out_14_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_15_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_15,
        if_full_n => layer4_out_15_V_full_n,
        if_write => ap_channel_done_layer4_out_15_V,
        if_dout => layer4_out_15_V_dout,
        if_empty_n => layer4_out_15_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_16_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_16,
        if_full_n => layer4_out_16_V_full_n,
        if_write => ap_channel_done_layer4_out_16_V,
        if_dout => layer4_out_16_V_dout,
        if_empty_n => layer4_out_16_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_17_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_17,
        if_full_n => layer4_out_17_V_full_n,
        if_write => ap_channel_done_layer4_out_17_V,
        if_dout => layer4_out_17_V_dout,
        if_empty_n => layer4_out_17_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_18_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_18,
        if_full_n => layer4_out_18_V_full_n,
        if_write => ap_channel_done_layer4_out_18_V,
        if_dout => layer4_out_18_V_dout,
        if_empty_n => layer4_out_18_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_19_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_19,
        if_full_n => layer4_out_19_V_full_n,
        if_write => ap_channel_done_layer4_out_19_V,
        if_dout => layer4_out_19_V_dout,
        if_empty_n => layer4_out_19_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_20_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_20,
        if_full_n => layer4_out_20_V_full_n,
        if_write => ap_channel_done_layer4_out_20_V,
        if_dout => layer4_out_20_V_dout,
        if_empty_n => layer4_out_20_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_21_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_21,
        if_full_n => layer4_out_21_V_full_n,
        if_write => ap_channel_done_layer4_out_21_V,
        if_dout => layer4_out_21_V_dout,
        if_empty_n => layer4_out_21_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_22_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_22,
        if_full_n => layer4_out_22_V_full_n,
        if_write => ap_channel_done_layer4_out_22_V,
        if_dout => layer4_out_22_V_dout,
        if_empty_n => layer4_out_22_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_23_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_23,
        if_full_n => layer4_out_23_V_full_n,
        if_write => ap_channel_done_layer4_out_23_V,
        if_dout => layer4_out_23_V_dout,
        if_empty_n => layer4_out_23_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_24_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_24,
        if_full_n => layer4_out_24_V_full_n,
        if_write => ap_channel_done_layer4_out_24_V,
        if_dout => layer4_out_24_V_dout,
        if_empty_n => layer4_out_24_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_25_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_25,
        if_full_n => layer4_out_25_V_full_n,
        if_write => ap_channel_done_layer4_out_25_V,
        if_dout => layer4_out_25_V_dout,
        if_empty_n => layer4_out_25_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_26_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_26,
        if_full_n => layer4_out_26_V_full_n,
        if_write => ap_channel_done_layer4_out_26_V,
        if_dout => layer4_out_26_V_dout,
        if_empty_n => layer4_out_26_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_27_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_27,
        if_full_n => layer4_out_27_V_full_n,
        if_write => ap_channel_done_layer4_out_27_V,
        if_dout => layer4_out_27_V_dout,
        if_empty_n => layer4_out_27_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_28_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_28,
        if_full_n => layer4_out_28_V_full_n,
        if_write => ap_channel_done_layer4_out_28_V,
        if_dout => layer4_out_28_V_dout,
        if_empty_n => layer4_out_28_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_29_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_29,
        if_full_n => layer4_out_29_V_full_n,
        if_write => ap_channel_done_layer4_out_29_V,
        if_dout => layer4_out_29_V_dout,
        if_empty_n => layer4_out_29_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_30_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_30,
        if_full_n => layer4_out_30_V_full_n,
        if_write => ap_channel_done_layer4_out_30_V,
        if_dout => layer4_out_30_V_dout,
        if_empty_n => layer4_out_30_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer4_out_31_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_return_31,
        if_full_n => layer4_out_31_V_full_n,
        if_write => ap_channel_done_layer4_out_31_V,
        if_dout => layer4_out_31_V_dout,
        if_empty_n => layer4_out_31_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_ready);

    layer5_out_0_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_0,
        if_full_n => layer5_out_0_V_full_n,
        if_write => ap_channel_done_layer5_out_0_V,
        if_dout => layer5_out_0_V_dout,
        if_empty_n => layer5_out_0_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_1_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_1,
        if_full_n => layer5_out_1_V_full_n,
        if_write => ap_channel_done_layer5_out_1_V,
        if_dout => layer5_out_1_V_dout,
        if_empty_n => layer5_out_1_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_2_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_2,
        if_full_n => layer5_out_2_V_full_n,
        if_write => ap_channel_done_layer5_out_2_V,
        if_dout => layer5_out_2_V_dout,
        if_empty_n => layer5_out_2_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_3_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_3,
        if_full_n => layer5_out_3_V_full_n,
        if_write => ap_channel_done_layer5_out_3_V,
        if_dout => layer5_out_3_V_dout,
        if_empty_n => layer5_out_3_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_4_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_4,
        if_full_n => layer5_out_4_V_full_n,
        if_write => ap_channel_done_layer5_out_4_V,
        if_dout => layer5_out_4_V_dout,
        if_empty_n => layer5_out_4_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_5_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_5,
        if_full_n => layer5_out_5_V_full_n,
        if_write => ap_channel_done_layer5_out_5_V,
        if_dout => layer5_out_5_V_dout,
        if_empty_n => layer5_out_5_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_6_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_6,
        if_full_n => layer5_out_6_V_full_n,
        if_write => ap_channel_done_layer5_out_6_V,
        if_dout => layer5_out_6_V_dout,
        if_empty_n => layer5_out_6_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_7_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_7,
        if_full_n => layer5_out_7_V_full_n,
        if_write => ap_channel_done_layer5_out_7_V,
        if_dout => layer5_out_7_V_dout,
        if_empty_n => layer5_out_7_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_8_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_8,
        if_full_n => layer5_out_8_V_full_n,
        if_write => ap_channel_done_layer5_out_8_V,
        if_dout => layer5_out_8_V_dout,
        if_empty_n => layer5_out_8_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_9_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_9,
        if_full_n => layer5_out_9_V_full_n,
        if_write => ap_channel_done_layer5_out_9_V,
        if_dout => layer5_out_9_V_dout,
        if_empty_n => layer5_out_9_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_10_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_10,
        if_full_n => layer5_out_10_V_full_n,
        if_write => ap_channel_done_layer5_out_10_V,
        if_dout => layer5_out_10_V_dout,
        if_empty_n => layer5_out_10_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_11_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_11,
        if_full_n => layer5_out_11_V_full_n,
        if_write => ap_channel_done_layer5_out_11_V,
        if_dout => layer5_out_11_V_dout,
        if_empty_n => layer5_out_11_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_12_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_12,
        if_full_n => layer5_out_12_V_full_n,
        if_write => ap_channel_done_layer5_out_12_V,
        if_dout => layer5_out_12_V_dout,
        if_empty_n => layer5_out_12_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_13_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_13,
        if_full_n => layer5_out_13_V_full_n,
        if_write => ap_channel_done_layer5_out_13_V,
        if_dout => layer5_out_13_V_dout,
        if_empty_n => layer5_out_13_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_14_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_14,
        if_full_n => layer5_out_14_V_full_n,
        if_write => ap_channel_done_layer5_out_14_V,
        if_dout => layer5_out_14_V_dout,
        if_empty_n => layer5_out_14_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer5_out_15_V_U : component fifo_w32_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_return_15,
        if_full_n => layer5_out_15_V_full_n,
        if_write => ap_channel_done_layer5_out_15_V,
        if_dout => layer5_out_15_V_dout,
        if_empty_n => layer5_out_15_V_empty_n,
        if_read => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_ready);

    layer7_out_0_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_0,
        if_full_n => layer7_out_0_V_full_n,
        if_write => ap_channel_done_layer7_out_0_V,
        if_dout => layer7_out_0_V_dout,
        if_empty_n => layer7_out_0_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_1_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_1,
        if_full_n => layer7_out_1_V_full_n,
        if_write => ap_channel_done_layer7_out_1_V,
        if_dout => layer7_out_1_V_dout,
        if_empty_n => layer7_out_1_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_2_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_2,
        if_full_n => layer7_out_2_V_full_n,
        if_write => ap_channel_done_layer7_out_2_V,
        if_dout => layer7_out_2_V_dout,
        if_empty_n => layer7_out_2_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_3_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_3,
        if_full_n => layer7_out_3_V_full_n,
        if_write => ap_channel_done_layer7_out_3_V,
        if_dout => layer7_out_3_V_dout,
        if_empty_n => layer7_out_3_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_4_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_4,
        if_full_n => layer7_out_4_V_full_n,
        if_write => ap_channel_done_layer7_out_4_V,
        if_dout => layer7_out_4_V_dout,
        if_empty_n => layer7_out_4_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_5_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_5,
        if_full_n => layer7_out_5_V_full_n,
        if_write => ap_channel_done_layer7_out_5_V,
        if_dout => layer7_out_5_V_dout,
        if_empty_n => layer7_out_5_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_6_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_6,
        if_full_n => layer7_out_6_V_full_n,
        if_write => ap_channel_done_layer7_out_6_V,
        if_dout => layer7_out_6_V_dout,
        if_empty_n => layer7_out_6_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_7_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_7,
        if_full_n => layer7_out_7_V_full_n,
        if_write => ap_channel_done_layer7_out_7_V,
        if_dout => layer7_out_7_V_dout,
        if_empty_n => layer7_out_7_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_8_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_8,
        if_full_n => layer7_out_8_V_full_n,
        if_write => ap_channel_done_layer7_out_8_V,
        if_dout => layer7_out_8_V_dout,
        if_empty_n => layer7_out_8_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_9_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_9,
        if_full_n => layer7_out_9_V_full_n,
        if_write => ap_channel_done_layer7_out_9_V,
        if_dout => layer7_out_9_V_dout,
        if_empty_n => layer7_out_9_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_10_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_10,
        if_full_n => layer7_out_10_V_full_n,
        if_write => ap_channel_done_layer7_out_10_V,
        if_dout => layer7_out_10_V_dout,
        if_empty_n => layer7_out_10_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_11_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_11,
        if_full_n => layer7_out_11_V_full_n,
        if_write => ap_channel_done_layer7_out_11_V,
        if_dout => layer7_out_11_V_dout,
        if_empty_n => layer7_out_11_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_12_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_12,
        if_full_n => layer7_out_12_V_full_n,
        if_write => ap_channel_done_layer7_out_12_V,
        if_dout => layer7_out_12_V_dout,
        if_empty_n => layer7_out_12_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_13_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_13,
        if_full_n => layer7_out_13_V_full_n,
        if_write => ap_channel_done_layer7_out_13_V,
        if_dout => layer7_out_13_V_dout,
        if_empty_n => layer7_out_13_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_14_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_14,
        if_full_n => layer7_out_14_V_full_n,
        if_write => ap_channel_done_layer7_out_14_V,
        if_dout => layer7_out_14_V_dout,
        if_empty_n => layer7_out_14_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);

    layer7_out_15_V_U : component fifo_w31_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_return_15,
        if_full_n => layer7_out_15_V_full_n,
        if_write => ap_channel_done_layer7_out_15_V,
        if_dout => layer7_out_15_V_dout,
        if_empty_n => layer7_out_15_V_empty_n,
        if_read => dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_ready);





    ap_sync_reg_channel_write_layer2_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_10_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_10_V <= ap_sync_channel_write_layer2_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_11_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_11_V <= ap_sync_channel_write_layer2_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_12_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_12_V <= ap_sync_channel_write_layer2_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_13_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_13_V <= ap_sync_channel_write_layer2_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_14_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_14_V <= ap_sync_channel_write_layer2_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_15_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_15_V <= ap_sync_channel_write_layer2_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_16_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_16_V <= ap_sync_channel_write_layer2_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_17_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_17_V <= ap_sync_channel_write_layer2_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_18_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_18_V <= ap_sync_channel_write_layer2_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_19_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_19_V <= ap_sync_channel_write_layer2_out_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_20_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_20_V <= ap_sync_channel_write_layer2_out_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_21_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_21_V <= ap_sync_channel_write_layer2_out_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_22_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_22_V <= ap_sync_channel_write_layer2_out_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_23_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_23_V <= ap_sync_channel_write_layer2_out_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_24_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_24_V <= ap_sync_channel_write_layer2_out_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_25_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_25_V <= ap_sync_channel_write_layer2_out_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_26_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_26_V <= ap_sync_channel_write_layer2_out_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_27_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_27_V <= ap_sync_channel_write_layer2_out_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_28_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_28_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_28_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_28_V <= ap_sync_channel_write_layer2_out_28_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_29_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_29_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_29_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_29_V <= ap_sync_channel_write_layer2_out_29_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_30_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_30_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_30_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_30_V <= ap_sync_channel_write_layer2_out_30_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_31_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_31_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_31_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_31_V <= ap_sync_channel_write_layer2_out_31_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_5_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_6_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_7_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_8_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_8_V <= ap_sync_channel_write_layer2_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_9_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_9_V <= ap_sync_channel_write_layer2_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_10_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_10_V <= ap_sync_channel_write_layer4_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_11_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_11_V <= ap_sync_channel_write_layer4_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_12_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_12_V <= ap_sync_channel_write_layer4_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_13_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_13_V <= ap_sync_channel_write_layer4_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_14_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_14_V <= ap_sync_channel_write_layer4_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_15_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_15_V <= ap_sync_channel_write_layer4_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_16_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_16_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_16_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_16_V <= ap_sync_channel_write_layer4_out_16_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_17_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_17_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_17_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_17_V <= ap_sync_channel_write_layer4_out_17_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_18_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_18_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_18_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_18_V <= ap_sync_channel_write_layer4_out_18_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_19_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_19_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_19_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_19_V <= ap_sync_channel_write_layer4_out_19_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_20_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_20_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_20_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_20_V <= ap_sync_channel_write_layer4_out_20_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_21_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_21_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_21_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_21_V <= ap_sync_channel_write_layer4_out_21_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_22_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_22_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_22_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_22_V <= ap_sync_channel_write_layer4_out_22_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_23_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_23_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_23_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_23_V <= ap_sync_channel_write_layer4_out_23_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_24_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_24_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_24_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_24_V <= ap_sync_channel_write_layer4_out_24_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_25_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_25_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_25_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_25_V <= ap_sync_channel_write_layer4_out_25_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_26_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_26_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_26_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_26_V <= ap_sync_channel_write_layer4_out_26_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_27_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_27_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_27_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_27_V <= ap_sync_channel_write_layer4_out_27_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_28_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_28_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_28_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_28_V <= ap_sync_channel_write_layer4_out_28_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_29_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_29_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_29_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_29_V <= ap_sync_channel_write_layer4_out_29_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_30_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_30_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_30_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_30_V <= ap_sync_channel_write_layer4_out_30_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_31_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_31_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_31_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_31_V <= ap_sync_channel_write_layer4_out_31_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_5_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_5_V <= ap_sync_channel_write_layer4_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_6_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_7_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_8_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_8_V <= ap_sync_channel_write_layer4_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_9_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_9_V <= ap_sync_channel_write_layer4_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_0_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_0_V <= ap_sync_channel_write_layer5_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_10_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_10_V <= ap_sync_channel_write_layer5_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_11_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_11_V <= ap_sync_channel_write_layer5_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_12_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_12_V <= ap_sync_channel_write_layer5_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_13_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_13_V <= ap_sync_channel_write_layer5_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_14_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_14_V <= ap_sync_channel_write_layer5_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_15_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_15_V <= ap_sync_channel_write_layer5_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_1_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_1_V <= ap_sync_channel_write_layer5_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_2_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_2_V <= ap_sync_channel_write_layer5_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_3_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_3_V <= ap_sync_channel_write_layer5_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_4_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_4_V <= ap_sync_channel_write_layer5_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_5_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_5_V <= ap_sync_channel_write_layer5_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_6_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_6_V <= ap_sync_channel_write_layer5_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_7_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_7_V <= ap_sync_channel_write_layer5_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_8_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_8_V <= ap_sync_channel_write_layer5_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_9_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_9_V <= ap_sync_channel_write_layer5_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_0_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_0_V <= ap_sync_channel_write_layer7_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_10_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_10_V <= ap_sync_channel_write_layer7_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_11_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_11_V <= ap_sync_channel_write_layer7_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_12_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_12_V <= ap_sync_channel_write_layer7_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_13_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_13_V <= ap_sync_channel_write_layer7_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_14_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_14_V <= ap_sync_channel_write_layer7_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_15_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_15_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_15_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_15_V <= ap_sync_channel_write_layer7_out_15_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_1_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_1_V <= ap_sync_channel_write_layer7_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_2_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_2_V <= ap_sync_channel_write_layer7_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_3_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_3_V <= ap_sync_channel_write_layer7_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_4_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_4_V <= ap_sync_channel_write_layer7_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_5_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_5_V <= ap_sync_channel_write_layer7_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_6_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_6_V <= ap_sync_channel_write_layer7_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_7_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_7_V <= ap_sync_channel_write_layer7_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_8_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_8_V <= ap_sync_channel_write_layer7_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer7_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer7_out_9_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer7_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer7_out_9_V <= ap_sync_channel_write_layer7_out_9_V;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_layer2_out_0_V <= ((ap_sync_reg_channel_write_layer2_out_0_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_10_V <= ((ap_sync_reg_channel_write_layer2_out_10_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_11_V <= ((ap_sync_reg_channel_write_layer2_out_11_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_12_V <= ((ap_sync_reg_channel_write_layer2_out_12_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_13_V <= ((ap_sync_reg_channel_write_layer2_out_13_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_14_V <= ((ap_sync_reg_channel_write_layer2_out_14_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_15_V <= ((ap_sync_reg_channel_write_layer2_out_15_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_16_V <= ((ap_sync_reg_channel_write_layer2_out_16_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_17_V <= ((ap_sync_reg_channel_write_layer2_out_17_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_18_V <= ((ap_sync_reg_channel_write_layer2_out_18_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_19_V <= ((ap_sync_reg_channel_write_layer2_out_19_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_1_V <= ((ap_sync_reg_channel_write_layer2_out_1_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_20_V <= ((ap_sync_reg_channel_write_layer2_out_20_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_21_V <= ((ap_sync_reg_channel_write_layer2_out_21_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_22_V <= ((ap_sync_reg_channel_write_layer2_out_22_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_23_V <= ((ap_sync_reg_channel_write_layer2_out_23_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_24_V <= ((ap_sync_reg_channel_write_layer2_out_24_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_25_V <= ((ap_sync_reg_channel_write_layer2_out_25_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_26_V <= ((ap_sync_reg_channel_write_layer2_out_26_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_27_V <= ((ap_sync_reg_channel_write_layer2_out_27_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_28_V <= ((ap_sync_reg_channel_write_layer2_out_28_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_29_V <= ((ap_sync_reg_channel_write_layer2_out_29_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_2_V <= ((ap_sync_reg_channel_write_layer2_out_2_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_30_V <= ((ap_sync_reg_channel_write_layer2_out_30_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_31_V <= ((ap_sync_reg_channel_write_layer2_out_31_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_3_V <= ((ap_sync_reg_channel_write_layer2_out_3_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_4_V <= ((ap_sync_reg_channel_write_layer2_out_4_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_5_V <= ((ap_sync_reg_channel_write_layer2_out_5_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_6_V <= ((ap_sync_reg_channel_write_layer2_out_6_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_7_V <= ((ap_sync_reg_channel_write_layer2_out_7_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_8_V <= ((ap_sync_reg_channel_write_layer2_out_8_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer2_out_9_V <= ((ap_sync_reg_channel_write_layer2_out_9_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_done);
    ap_channel_done_layer4_out_0_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_10_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_11_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_12_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_13_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_14_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_15_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_15_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_16_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_16_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_17_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_17_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_18_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_18_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_19_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_19_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_1_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_20_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_20_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_21_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_21_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_22_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_22_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_23_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_23_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_24_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_24_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_25_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_25_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_26_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_26_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_27_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_27_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_28_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_28_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_29_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_29_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_2_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_30_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_30_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_31_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_31_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_3_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_4_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_5_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_6_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_7_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_8_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_9_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_9_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_0_V <= ((ap_sync_reg_channel_write_layer5_out_0_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_10_V <= ((ap_sync_reg_channel_write_layer5_out_10_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_11_V <= ((ap_sync_reg_channel_write_layer5_out_11_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_12_V <= ((ap_sync_reg_channel_write_layer5_out_12_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_13_V <= ((ap_sync_reg_channel_write_layer5_out_13_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_14_V <= ((ap_sync_reg_channel_write_layer5_out_14_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_15_V <= ((ap_sync_reg_channel_write_layer5_out_15_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_1_V <= ((ap_sync_reg_channel_write_layer5_out_1_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_2_V <= ((ap_sync_reg_channel_write_layer5_out_2_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_3_V <= ((ap_sync_reg_channel_write_layer5_out_3_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_4_V <= ((ap_sync_reg_channel_write_layer5_out_4_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_5_V <= ((ap_sync_reg_channel_write_layer5_out_5_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_6_V <= ((ap_sync_reg_channel_write_layer5_out_6_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_7_V <= ((ap_sync_reg_channel_write_layer5_out_7_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_8_V <= ((ap_sync_reg_channel_write_layer5_out_8_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer5_out_9_V <= ((ap_sync_reg_channel_write_layer5_out_9_V xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_done);
    ap_channel_done_layer7_out_0_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_10_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_11_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_12_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_13_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_14_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_15_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_15_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_1_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_2_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_3_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_4_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_5_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_6_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_7_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_8_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer7_out_9_V <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_done and (ap_sync_reg_channel_write_layer7_out_9_V xor ap_const_logic_1));
    ap_done <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;
    ap_idle <= (relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_idle and relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_idle and (layer7_out_15_V_empty_n xor ap_const_logic_1) and (layer7_out_14_V_empty_n xor ap_const_logic_1) and (layer7_out_13_V_empty_n xor ap_const_logic_1) and (layer7_out_12_V_empty_n xor ap_const_logic_1) and (layer7_out_11_V_empty_n xor ap_const_logic_1) and (layer7_out_10_V_empty_n xor ap_const_logic_1) and (layer7_out_9_V_empty_n xor ap_const_logic_1) and (layer7_out_8_V_empty_n xor ap_const_logic_1) and (layer7_out_7_V_empty_n xor ap_const_logic_1) and (layer7_out_6_V_empty_n xor ap_const_logic_1) and (layer7_out_5_V_empty_n xor ap_const_logic_1) and (layer7_out_4_V_empty_n xor ap_const_logic_1) and (layer7_out_3_V_empty_n xor ap_const_logic_1) and (layer7_out_2_V_empty_n xor ap_const_logic_1) and (layer7_out_1_V_empty_n xor ap_const_logic_1) and (layer7_out_0_V_empty_n xor ap_const_logic_1) and (layer5_out_15_V_empty_n xor ap_const_logic_1) and (layer5_out_14_V_empty_n xor ap_const_logic_1) and (layer5_out_13_V_empty_n xor ap_const_logic_1) and (layer5_out_12_V_empty_n xor ap_const_logic_1) and (layer5_out_11_V_empty_n xor ap_const_logic_1) and (layer5_out_10_V_empty_n xor ap_const_logic_1) and (layer5_out_9_V_empty_n xor ap_const_logic_1) and (layer5_out_8_V_empty_n xor ap_const_logic_1) and (layer5_out_7_V_empty_n xor ap_const_logic_1) and (layer5_out_6_V_empty_n xor ap_const_logic_1) and (layer5_out_5_V_empty_n xor ap_const_logic_1) and (layer5_out_4_V_empty_n xor ap_const_logic_1) and (layer5_out_3_V_empty_n xor ap_const_logic_1) and (layer5_out_2_V_empty_n xor ap_const_logic_1) and (layer5_out_1_V_empty_n xor ap_const_logic_1) and (layer5_out_0_V_empty_n xor ap_const_logic_1) and (layer4_out_31_V_empty_n xor ap_const_logic_1) and (layer4_out_30_V_empty_n xor ap_const_logic_1) and (layer4_out_29_V_empty_n xor ap_const_logic_1) and (layer4_out_28_V_empty_n xor ap_const_logic_1) and (layer4_out_27_V_empty_n xor ap_const_logic_1) and (layer4_out_26_V_empty_n xor ap_const_logic_1) and (layer4_out_25_V_empty_n xor ap_const_logic_1) and (layer4_out_24_V_empty_n xor ap_const_logic_1) and (layer4_out_23_V_empty_n xor ap_const_logic_1) and (layer4_out_22_V_empty_n xor ap_const_logic_1) and (layer4_out_21_V_empty_n xor ap_const_logic_1) and (layer4_out_20_V_empty_n xor ap_const_logic_1) and (layer4_out_19_V_empty_n xor ap_const_logic_1) and (layer4_out_18_V_empty_n xor ap_const_logic_1) and (layer4_out_17_V_empty_n xor ap_const_logic_1) and (layer4_out_16_V_empty_n xor ap_const_logic_1) and (layer4_out_15_V_empty_n xor ap_const_logic_1) and (layer4_out_14_V_empty_n xor ap_const_logic_1) and (layer4_out_13_V_empty_n xor ap_const_logic_1) and (layer4_out_12_V_empty_n xor ap_const_logic_1) and (layer4_out_11_V_empty_n xor ap_const_logic_1) and (layer4_out_10_V_empty_n xor ap_const_logic_1) and (layer4_out_9_V_empty_n xor ap_const_logic_1) and (layer4_out_8_V_empty_n xor ap_const_logic_1) and (layer4_out_7_V_empty_n xor ap_const_logic_1) and (layer4_out_6_V_empty_n xor ap_const_logic_1) and (layer4_out_5_V_empty_n xor ap_const_logic_1) and (layer4_out_4_V_empty_n xor ap_const_logic_1) and (layer4_out_3_V_empty_n xor ap_const_logic_1) and (layer4_out_2_V_empty_n xor ap_const_logic_1) and (layer4_out_1_V_empty_n xor ap_const_logic_1) and (layer4_out_0_V_empty_n xor ap_const_logic_1) and (layer2_out_31_V_empty_n xor ap_const_logic_1) and (layer2_out_30_V_empty_n xor ap_const_logic_1) and (layer2_out_29_V_empty_n xor ap_const_logic_1) and (layer2_out_28_V_empty_n xor ap_const_logic_1) and (layer2_out_27_V_empty_n xor ap_const_logic_1) and (layer2_out_26_V_empty_n xor ap_const_logic_1) and (layer2_out_25_V_empty_n xor ap_const_logic_1) and (layer2_out_24_V_empty_n xor ap_const_logic_1) and (layer2_out_23_V_empty_n xor ap_const_logic_1) and (layer2_out_22_V_empty_n xor ap_const_logic_1) and (layer2_out_21_V_empty_n xor ap_const_logic_1) and (layer2_out_20_V_empty_n xor ap_const_logic_1) and (layer2_out_19_V_empty_n xor ap_const_logic_1) and (layer2_out_18_V_empty_n xor ap_const_logic_1) and (layer2_out_17_V_empty_n xor ap_const_logic_1) and (layer2_out_16_V_empty_n xor ap_const_logic_1) and (layer2_out_15_V_empty_n xor ap_const_logic_1) and (layer2_out_14_V_empty_n xor ap_const_logic_1) and (layer2_out_13_V_empty_n xor ap_const_logic_1) and (layer2_out_12_V_empty_n xor ap_const_logic_1) and (layer2_out_11_V_empty_n xor ap_const_logic_1) and (layer2_out_10_V_empty_n xor ap_const_logic_1) and (layer2_out_9_V_empty_n xor ap_const_logic_1) and (layer2_out_8_V_empty_n xor ap_const_logic_1) and (layer2_out_7_V_empty_n xor ap_const_logic_1) and (layer2_out_6_V_empty_n xor ap_const_logic_1) and (layer2_out_5_V_empty_n xor ap_const_logic_1) and (layer2_out_4_V_empty_n xor ap_const_logic_1) and (layer2_out_3_V_empty_n xor ap_const_logic_1) and (layer2_out_2_V_empty_n xor ap_const_logic_1) and (layer2_out_1_V_empty_n xor ap_const_logic_1) and (layer2_out_0_V_empty_n xor ap_const_logic_1) and dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_idle and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_idle and dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_idle);
    ap_ready <= dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
    ap_sync_channel_write_layer2_out_0_V <= ((layer2_out_0_V_full_n and ap_channel_done_layer2_out_0_V) or ap_sync_reg_channel_write_layer2_out_0_V);
    ap_sync_channel_write_layer2_out_10_V <= ((layer2_out_10_V_full_n and ap_channel_done_layer2_out_10_V) or ap_sync_reg_channel_write_layer2_out_10_V);
    ap_sync_channel_write_layer2_out_11_V <= ((layer2_out_11_V_full_n and ap_channel_done_layer2_out_11_V) or ap_sync_reg_channel_write_layer2_out_11_V);
    ap_sync_channel_write_layer2_out_12_V <= ((layer2_out_12_V_full_n and ap_channel_done_layer2_out_12_V) or ap_sync_reg_channel_write_layer2_out_12_V);
    ap_sync_channel_write_layer2_out_13_V <= ((layer2_out_13_V_full_n and ap_channel_done_layer2_out_13_V) or ap_sync_reg_channel_write_layer2_out_13_V);
    ap_sync_channel_write_layer2_out_14_V <= ((layer2_out_14_V_full_n and ap_channel_done_layer2_out_14_V) or ap_sync_reg_channel_write_layer2_out_14_V);
    ap_sync_channel_write_layer2_out_15_V <= ((layer2_out_15_V_full_n and ap_channel_done_layer2_out_15_V) or ap_sync_reg_channel_write_layer2_out_15_V);
    ap_sync_channel_write_layer2_out_16_V <= ((layer2_out_16_V_full_n and ap_channel_done_layer2_out_16_V) or ap_sync_reg_channel_write_layer2_out_16_V);
    ap_sync_channel_write_layer2_out_17_V <= ((layer2_out_17_V_full_n and ap_channel_done_layer2_out_17_V) or ap_sync_reg_channel_write_layer2_out_17_V);
    ap_sync_channel_write_layer2_out_18_V <= ((layer2_out_18_V_full_n and ap_channel_done_layer2_out_18_V) or ap_sync_reg_channel_write_layer2_out_18_V);
    ap_sync_channel_write_layer2_out_19_V <= ((layer2_out_19_V_full_n and ap_channel_done_layer2_out_19_V) or ap_sync_reg_channel_write_layer2_out_19_V);
    ap_sync_channel_write_layer2_out_1_V <= ((layer2_out_1_V_full_n and ap_channel_done_layer2_out_1_V) or ap_sync_reg_channel_write_layer2_out_1_V);
    ap_sync_channel_write_layer2_out_20_V <= ((layer2_out_20_V_full_n and ap_channel_done_layer2_out_20_V) or ap_sync_reg_channel_write_layer2_out_20_V);
    ap_sync_channel_write_layer2_out_21_V <= ((layer2_out_21_V_full_n and ap_channel_done_layer2_out_21_V) or ap_sync_reg_channel_write_layer2_out_21_V);
    ap_sync_channel_write_layer2_out_22_V <= ((layer2_out_22_V_full_n and ap_channel_done_layer2_out_22_V) or ap_sync_reg_channel_write_layer2_out_22_V);
    ap_sync_channel_write_layer2_out_23_V <= ((layer2_out_23_V_full_n and ap_channel_done_layer2_out_23_V) or ap_sync_reg_channel_write_layer2_out_23_V);
    ap_sync_channel_write_layer2_out_24_V <= ((layer2_out_24_V_full_n and ap_channel_done_layer2_out_24_V) or ap_sync_reg_channel_write_layer2_out_24_V);
    ap_sync_channel_write_layer2_out_25_V <= ((layer2_out_25_V_full_n and ap_channel_done_layer2_out_25_V) or ap_sync_reg_channel_write_layer2_out_25_V);
    ap_sync_channel_write_layer2_out_26_V <= ((layer2_out_26_V_full_n and ap_channel_done_layer2_out_26_V) or ap_sync_reg_channel_write_layer2_out_26_V);
    ap_sync_channel_write_layer2_out_27_V <= ((layer2_out_27_V_full_n and ap_channel_done_layer2_out_27_V) or ap_sync_reg_channel_write_layer2_out_27_V);
    ap_sync_channel_write_layer2_out_28_V <= ((layer2_out_28_V_full_n and ap_channel_done_layer2_out_28_V) or ap_sync_reg_channel_write_layer2_out_28_V);
    ap_sync_channel_write_layer2_out_29_V <= ((layer2_out_29_V_full_n and ap_channel_done_layer2_out_29_V) or ap_sync_reg_channel_write_layer2_out_29_V);
    ap_sync_channel_write_layer2_out_2_V <= ((layer2_out_2_V_full_n and ap_channel_done_layer2_out_2_V) or ap_sync_reg_channel_write_layer2_out_2_V);
    ap_sync_channel_write_layer2_out_30_V <= ((layer2_out_30_V_full_n and ap_channel_done_layer2_out_30_V) or ap_sync_reg_channel_write_layer2_out_30_V);
    ap_sync_channel_write_layer2_out_31_V <= ((layer2_out_31_V_full_n and ap_channel_done_layer2_out_31_V) or ap_sync_reg_channel_write_layer2_out_31_V);
    ap_sync_channel_write_layer2_out_3_V <= ((layer2_out_3_V_full_n and ap_channel_done_layer2_out_3_V) or ap_sync_reg_channel_write_layer2_out_3_V);
    ap_sync_channel_write_layer2_out_4_V <= ((layer2_out_4_V_full_n and ap_channel_done_layer2_out_4_V) or ap_sync_reg_channel_write_layer2_out_4_V);
    ap_sync_channel_write_layer2_out_5_V <= ((layer2_out_5_V_full_n and ap_channel_done_layer2_out_5_V) or ap_sync_reg_channel_write_layer2_out_5_V);
    ap_sync_channel_write_layer2_out_6_V <= ((layer2_out_6_V_full_n and ap_channel_done_layer2_out_6_V) or ap_sync_reg_channel_write_layer2_out_6_V);
    ap_sync_channel_write_layer2_out_7_V <= ((layer2_out_7_V_full_n and ap_channel_done_layer2_out_7_V) or ap_sync_reg_channel_write_layer2_out_7_V);
    ap_sync_channel_write_layer2_out_8_V <= ((layer2_out_8_V_full_n and ap_channel_done_layer2_out_8_V) or ap_sync_reg_channel_write_layer2_out_8_V);
    ap_sync_channel_write_layer2_out_9_V <= ((layer2_out_9_V_full_n and ap_channel_done_layer2_out_9_V) or ap_sync_reg_channel_write_layer2_out_9_V);
    ap_sync_channel_write_layer4_out_0_V <= ((layer4_out_0_V_full_n and ap_channel_done_layer4_out_0_V) or ap_sync_reg_channel_write_layer4_out_0_V);
    ap_sync_channel_write_layer4_out_10_V <= ((layer4_out_10_V_full_n and ap_channel_done_layer4_out_10_V) or ap_sync_reg_channel_write_layer4_out_10_V);
    ap_sync_channel_write_layer4_out_11_V <= ((layer4_out_11_V_full_n and ap_channel_done_layer4_out_11_V) or ap_sync_reg_channel_write_layer4_out_11_V);
    ap_sync_channel_write_layer4_out_12_V <= ((layer4_out_12_V_full_n and ap_channel_done_layer4_out_12_V) or ap_sync_reg_channel_write_layer4_out_12_V);
    ap_sync_channel_write_layer4_out_13_V <= ((layer4_out_13_V_full_n and ap_channel_done_layer4_out_13_V) or ap_sync_reg_channel_write_layer4_out_13_V);
    ap_sync_channel_write_layer4_out_14_V <= ((layer4_out_14_V_full_n and ap_channel_done_layer4_out_14_V) or ap_sync_reg_channel_write_layer4_out_14_V);
    ap_sync_channel_write_layer4_out_15_V <= ((layer4_out_15_V_full_n and ap_channel_done_layer4_out_15_V) or ap_sync_reg_channel_write_layer4_out_15_V);
    ap_sync_channel_write_layer4_out_16_V <= ((layer4_out_16_V_full_n and ap_channel_done_layer4_out_16_V) or ap_sync_reg_channel_write_layer4_out_16_V);
    ap_sync_channel_write_layer4_out_17_V <= ((layer4_out_17_V_full_n and ap_channel_done_layer4_out_17_V) or ap_sync_reg_channel_write_layer4_out_17_V);
    ap_sync_channel_write_layer4_out_18_V <= ((layer4_out_18_V_full_n and ap_channel_done_layer4_out_18_V) or ap_sync_reg_channel_write_layer4_out_18_V);
    ap_sync_channel_write_layer4_out_19_V <= ((layer4_out_19_V_full_n and ap_channel_done_layer4_out_19_V) or ap_sync_reg_channel_write_layer4_out_19_V);
    ap_sync_channel_write_layer4_out_1_V <= ((layer4_out_1_V_full_n and ap_channel_done_layer4_out_1_V) or ap_sync_reg_channel_write_layer4_out_1_V);
    ap_sync_channel_write_layer4_out_20_V <= ((layer4_out_20_V_full_n and ap_channel_done_layer4_out_20_V) or ap_sync_reg_channel_write_layer4_out_20_V);
    ap_sync_channel_write_layer4_out_21_V <= ((layer4_out_21_V_full_n and ap_channel_done_layer4_out_21_V) or ap_sync_reg_channel_write_layer4_out_21_V);
    ap_sync_channel_write_layer4_out_22_V <= ((layer4_out_22_V_full_n and ap_channel_done_layer4_out_22_V) or ap_sync_reg_channel_write_layer4_out_22_V);
    ap_sync_channel_write_layer4_out_23_V <= ((layer4_out_23_V_full_n and ap_channel_done_layer4_out_23_V) or ap_sync_reg_channel_write_layer4_out_23_V);
    ap_sync_channel_write_layer4_out_24_V <= ((layer4_out_24_V_full_n and ap_channel_done_layer4_out_24_V) or ap_sync_reg_channel_write_layer4_out_24_V);
    ap_sync_channel_write_layer4_out_25_V <= ((layer4_out_25_V_full_n and ap_channel_done_layer4_out_25_V) or ap_sync_reg_channel_write_layer4_out_25_V);
    ap_sync_channel_write_layer4_out_26_V <= ((layer4_out_26_V_full_n and ap_channel_done_layer4_out_26_V) or ap_sync_reg_channel_write_layer4_out_26_V);
    ap_sync_channel_write_layer4_out_27_V <= ((layer4_out_27_V_full_n and ap_channel_done_layer4_out_27_V) or ap_sync_reg_channel_write_layer4_out_27_V);
    ap_sync_channel_write_layer4_out_28_V <= ((layer4_out_28_V_full_n and ap_channel_done_layer4_out_28_V) or ap_sync_reg_channel_write_layer4_out_28_V);
    ap_sync_channel_write_layer4_out_29_V <= ((layer4_out_29_V_full_n and ap_channel_done_layer4_out_29_V) or ap_sync_reg_channel_write_layer4_out_29_V);
    ap_sync_channel_write_layer4_out_2_V <= ((layer4_out_2_V_full_n and ap_channel_done_layer4_out_2_V) or ap_sync_reg_channel_write_layer4_out_2_V);
    ap_sync_channel_write_layer4_out_30_V <= ((layer4_out_30_V_full_n and ap_channel_done_layer4_out_30_V) or ap_sync_reg_channel_write_layer4_out_30_V);
    ap_sync_channel_write_layer4_out_31_V <= ((layer4_out_31_V_full_n and ap_channel_done_layer4_out_31_V) or ap_sync_reg_channel_write_layer4_out_31_V);
    ap_sync_channel_write_layer4_out_3_V <= ((layer4_out_3_V_full_n and ap_channel_done_layer4_out_3_V) or ap_sync_reg_channel_write_layer4_out_3_V);
    ap_sync_channel_write_layer4_out_4_V <= ((layer4_out_4_V_full_n and ap_channel_done_layer4_out_4_V) or ap_sync_reg_channel_write_layer4_out_4_V);
    ap_sync_channel_write_layer4_out_5_V <= ((layer4_out_5_V_full_n and ap_channel_done_layer4_out_5_V) or ap_sync_reg_channel_write_layer4_out_5_V);
    ap_sync_channel_write_layer4_out_6_V <= ((layer4_out_6_V_full_n and ap_channel_done_layer4_out_6_V) or ap_sync_reg_channel_write_layer4_out_6_V);
    ap_sync_channel_write_layer4_out_7_V <= ((layer4_out_7_V_full_n and ap_channel_done_layer4_out_7_V) or ap_sync_reg_channel_write_layer4_out_7_V);
    ap_sync_channel_write_layer4_out_8_V <= ((layer4_out_8_V_full_n and ap_channel_done_layer4_out_8_V) or ap_sync_reg_channel_write_layer4_out_8_V);
    ap_sync_channel_write_layer4_out_9_V <= ((layer4_out_9_V_full_n and ap_channel_done_layer4_out_9_V) or ap_sync_reg_channel_write_layer4_out_9_V);
    ap_sync_channel_write_layer5_out_0_V <= ((layer5_out_0_V_full_n and ap_channel_done_layer5_out_0_V) or ap_sync_reg_channel_write_layer5_out_0_V);
    ap_sync_channel_write_layer5_out_10_V <= ((layer5_out_10_V_full_n and ap_channel_done_layer5_out_10_V) or ap_sync_reg_channel_write_layer5_out_10_V);
    ap_sync_channel_write_layer5_out_11_V <= ((layer5_out_11_V_full_n and ap_channel_done_layer5_out_11_V) or ap_sync_reg_channel_write_layer5_out_11_V);
    ap_sync_channel_write_layer5_out_12_V <= ((layer5_out_12_V_full_n and ap_channel_done_layer5_out_12_V) or ap_sync_reg_channel_write_layer5_out_12_V);
    ap_sync_channel_write_layer5_out_13_V <= ((layer5_out_13_V_full_n and ap_channel_done_layer5_out_13_V) or ap_sync_reg_channel_write_layer5_out_13_V);
    ap_sync_channel_write_layer5_out_14_V <= ((layer5_out_14_V_full_n and ap_channel_done_layer5_out_14_V) or ap_sync_reg_channel_write_layer5_out_14_V);
    ap_sync_channel_write_layer5_out_15_V <= ((layer5_out_15_V_full_n and ap_channel_done_layer5_out_15_V) or ap_sync_reg_channel_write_layer5_out_15_V);
    ap_sync_channel_write_layer5_out_1_V <= ((layer5_out_1_V_full_n and ap_channel_done_layer5_out_1_V) or ap_sync_reg_channel_write_layer5_out_1_V);
    ap_sync_channel_write_layer5_out_2_V <= ((layer5_out_2_V_full_n and ap_channel_done_layer5_out_2_V) or ap_sync_reg_channel_write_layer5_out_2_V);
    ap_sync_channel_write_layer5_out_3_V <= ((layer5_out_3_V_full_n and ap_channel_done_layer5_out_3_V) or ap_sync_reg_channel_write_layer5_out_3_V);
    ap_sync_channel_write_layer5_out_4_V <= ((layer5_out_4_V_full_n and ap_channel_done_layer5_out_4_V) or ap_sync_reg_channel_write_layer5_out_4_V);
    ap_sync_channel_write_layer5_out_5_V <= ((layer5_out_5_V_full_n and ap_channel_done_layer5_out_5_V) or ap_sync_reg_channel_write_layer5_out_5_V);
    ap_sync_channel_write_layer5_out_6_V <= ((layer5_out_6_V_full_n and ap_channel_done_layer5_out_6_V) or ap_sync_reg_channel_write_layer5_out_6_V);
    ap_sync_channel_write_layer5_out_7_V <= ((layer5_out_7_V_full_n and ap_channel_done_layer5_out_7_V) or ap_sync_reg_channel_write_layer5_out_7_V);
    ap_sync_channel_write_layer5_out_8_V <= ((layer5_out_8_V_full_n and ap_channel_done_layer5_out_8_V) or ap_sync_reg_channel_write_layer5_out_8_V);
    ap_sync_channel_write_layer5_out_9_V <= ((layer5_out_9_V_full_n and ap_channel_done_layer5_out_9_V) or ap_sync_reg_channel_write_layer5_out_9_V);
    ap_sync_channel_write_layer7_out_0_V <= ((layer7_out_0_V_full_n and ap_channel_done_layer7_out_0_V) or ap_sync_reg_channel_write_layer7_out_0_V);
    ap_sync_channel_write_layer7_out_10_V <= ((layer7_out_10_V_full_n and ap_channel_done_layer7_out_10_V) or ap_sync_reg_channel_write_layer7_out_10_V);
    ap_sync_channel_write_layer7_out_11_V <= ((layer7_out_11_V_full_n and ap_channel_done_layer7_out_11_V) or ap_sync_reg_channel_write_layer7_out_11_V);
    ap_sync_channel_write_layer7_out_12_V <= ((layer7_out_12_V_full_n and ap_channel_done_layer7_out_12_V) or ap_sync_reg_channel_write_layer7_out_12_V);
    ap_sync_channel_write_layer7_out_13_V <= ((layer7_out_13_V_full_n and ap_channel_done_layer7_out_13_V) or ap_sync_reg_channel_write_layer7_out_13_V);
    ap_sync_channel_write_layer7_out_14_V <= ((layer7_out_14_V_full_n and ap_channel_done_layer7_out_14_V) or ap_sync_reg_channel_write_layer7_out_14_V);
    ap_sync_channel_write_layer7_out_15_V <= ((layer7_out_15_V_full_n and ap_channel_done_layer7_out_15_V) or ap_sync_reg_channel_write_layer7_out_15_V);
    ap_sync_channel_write_layer7_out_1_V <= ((layer7_out_1_V_full_n and ap_channel_done_layer7_out_1_V) or ap_sync_reg_channel_write_layer7_out_1_V);
    ap_sync_channel_write_layer7_out_2_V <= ((layer7_out_2_V_full_n and ap_channel_done_layer7_out_2_V) or ap_sync_reg_channel_write_layer7_out_2_V);
    ap_sync_channel_write_layer7_out_3_V <= ((layer7_out_3_V_full_n and ap_channel_done_layer7_out_3_V) or ap_sync_reg_channel_write_layer7_out_3_V);
    ap_sync_channel_write_layer7_out_4_V <= ((layer7_out_4_V_full_n and ap_channel_done_layer7_out_4_V) or ap_sync_reg_channel_write_layer7_out_4_V);
    ap_sync_channel_write_layer7_out_5_V <= ((layer7_out_5_V_full_n and ap_channel_done_layer7_out_5_V) or ap_sync_reg_channel_write_layer7_out_5_V);
    ap_sync_channel_write_layer7_out_6_V <= ((layer7_out_6_V_full_n and ap_channel_done_layer7_out_6_V) or ap_sync_reg_channel_write_layer7_out_6_V);
    ap_sync_channel_write_layer7_out_7_V <= ((layer7_out_7_V_full_n and ap_channel_done_layer7_out_7_V) or ap_sync_reg_channel_write_layer7_out_7_V);
    ap_sync_channel_write_layer7_out_8_V <= ((layer7_out_8_V_full_n and ap_channel_done_layer7_out_8_V) or ap_sync_reg_channel_write_layer7_out_8_V);
    ap_sync_channel_write_layer7_out_9_V <= ((layer7_out_9_V_full_n and ap_channel_done_layer7_out_9_V) or ap_sync_reg_channel_write_layer7_out_9_V);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_done;
    ap_sync_ready <= dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_ready;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_continue <= (ap_sync_channel_write_layer5_out_9_V and ap_sync_channel_write_layer5_out_8_V and ap_sync_channel_write_layer5_out_7_V and ap_sync_channel_write_layer5_out_6_V and ap_sync_channel_write_layer5_out_5_V and ap_sync_channel_write_layer5_out_4_V and ap_sync_channel_write_layer5_out_3_V and ap_sync_channel_write_layer5_out_2_V and ap_sync_channel_write_layer5_out_1_V and ap_sync_channel_write_layer5_out_15_V and ap_sync_channel_write_layer5_out_14_V and ap_sync_channel_write_layer5_out_13_V and ap_sync_channel_write_layer5_out_12_V and ap_sync_channel_write_layer5_out_11_V and ap_sync_channel_write_layer5_out_10_V and ap_sync_channel_write_layer5_out_0_V);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_ap_start <= (layer4_out_9_V_empty_n and layer4_out_8_V_empty_n and layer4_out_7_V_empty_n and layer4_out_6_V_empty_n and layer4_out_5_V_empty_n and layer4_out_4_V_empty_n and layer4_out_3_V_empty_n and layer4_out_31_V_empty_n and layer4_out_30_V_empty_n and layer4_out_2_V_empty_n and layer4_out_29_V_empty_n and layer4_out_28_V_empty_n and layer4_out_27_V_empty_n and layer4_out_26_V_empty_n and layer4_out_25_V_empty_n and layer4_out_24_V_empty_n and layer4_out_23_V_empty_n and layer4_out_22_V_empty_n and layer4_out_21_V_empty_n and layer4_out_20_V_empty_n and layer4_out_1_V_empty_n and layer4_out_19_V_empty_n and layer4_out_18_V_empty_n and layer4_out_17_V_empty_n and layer4_out_16_V_empty_n and layer4_out_15_V_empty_n and layer4_out_14_V_empty_n and layer4_out_13_V_empty_n and layer4_out_12_V_empty_n and layer4_out_11_V_empty_n and layer4_out_10_V_empty_n and layer4_out_0_V_empty_n);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0_start_write <= ap_const_logic_0;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_continue <= ap_const_logic_1;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_ap_start <= (layer7_out_9_V_empty_n and layer7_out_8_V_empty_n and layer7_out_7_V_empty_n and layer7_out_6_V_empty_n and layer7_out_5_V_empty_n and layer7_out_4_V_empty_n and layer7_out_3_V_empty_n and layer7_out_2_V_empty_n and layer7_out_1_V_empty_n and layer7_out_15_V_empty_n and layer7_out_14_V_empty_n and layer7_out_13_V_empty_n and layer7_out_12_V_empty_n and layer7_out_11_V_empty_n and layer7_out_10_V_empty_n and layer7_out_0_V_empty_n);
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_start_write <= ap_const_logic_0;
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_continue <= (ap_sync_channel_write_layer2_out_9_V and ap_sync_channel_write_layer2_out_8_V and ap_sync_channel_write_layer2_out_7_V and ap_sync_channel_write_layer2_out_6_V and ap_sync_channel_write_layer2_out_5_V and ap_sync_channel_write_layer2_out_4_V and ap_sync_channel_write_layer2_out_3_V and ap_sync_channel_write_layer2_out_31_V and ap_sync_channel_write_layer2_out_30_V and ap_sync_channel_write_layer2_out_2_V and ap_sync_channel_write_layer2_out_29_V and ap_sync_channel_write_layer2_out_28_V and ap_sync_channel_write_layer2_out_27_V and ap_sync_channel_write_layer2_out_26_V and ap_sync_channel_write_layer2_out_25_V and ap_sync_channel_write_layer2_out_24_V and ap_sync_channel_write_layer2_out_23_V and ap_sync_channel_write_layer2_out_22_V and ap_sync_channel_write_layer2_out_21_V and ap_sync_channel_write_layer2_out_20_V and ap_sync_channel_write_layer2_out_1_V and ap_sync_channel_write_layer2_out_19_V and ap_sync_channel_write_layer2_out_18_V and ap_sync_channel_write_layer2_out_17_V and ap_sync_channel_write_layer2_out_16_V and ap_sync_channel_write_layer2_out_15_V and ap_sync_channel_write_layer2_out_14_V and ap_sync_channel_write_layer2_out_13_V and ap_sync_channel_write_layer2_out_12_V and ap_sync_channel_write_layer2_out_11_V and ap_sync_channel_write_layer2_out_10_V and ap_sync_channel_write_layer2_out_0_V);
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_ap_start <= ap_start;
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0_start_write <= ap_const_logic_0;
    layer8_out_0_V <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V;
    layer8_out_0_V_ap_vld <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_0_V_ap_vld;
    layer8_out_1_V <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V;
    layer8_out_1_V_ap_vld <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_1_V_ap_vld;
    layer8_out_2_V <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V;
    layer8_out_2_V_ap_vld <= dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0_res_2_V_ap_vld;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_continue <= (ap_sync_channel_write_layer4_out_9_V and ap_sync_channel_write_layer4_out_8_V and ap_sync_channel_write_layer4_out_7_V and ap_sync_channel_write_layer4_out_6_V and ap_sync_channel_write_layer4_out_5_V and ap_sync_channel_write_layer4_out_4_V and ap_sync_channel_write_layer4_out_3_V and ap_sync_channel_write_layer4_out_31_V and ap_sync_channel_write_layer4_out_30_V and ap_sync_channel_write_layer4_out_2_V and ap_sync_channel_write_layer4_out_29_V and ap_sync_channel_write_layer4_out_28_V and ap_sync_channel_write_layer4_out_27_V and ap_sync_channel_write_layer4_out_26_V and ap_sync_channel_write_layer4_out_25_V and ap_sync_channel_write_layer4_out_24_V and ap_sync_channel_write_layer4_out_23_V and ap_sync_channel_write_layer4_out_22_V and ap_sync_channel_write_layer4_out_21_V and ap_sync_channel_write_layer4_out_20_V and ap_sync_channel_write_layer4_out_1_V and ap_sync_channel_write_layer4_out_19_V and ap_sync_channel_write_layer4_out_18_V and ap_sync_channel_write_layer4_out_17_V and ap_sync_channel_write_layer4_out_16_V and ap_sync_channel_write_layer4_out_15_V and ap_sync_channel_write_layer4_out_14_V and ap_sync_channel_write_layer4_out_13_V and ap_sync_channel_write_layer4_out_12_V and ap_sync_channel_write_layer4_out_11_V and ap_sync_channel_write_layer4_out_10_V and ap_sync_channel_write_layer4_out_0_V);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_ap_start <= (layer2_out_9_V_empty_n and layer2_out_8_V_empty_n and layer2_out_7_V_empty_n and layer2_out_6_V_empty_n and layer2_out_5_V_empty_n and layer2_out_4_V_empty_n and layer2_out_3_V_empty_n and layer2_out_31_V_empty_n and layer2_out_30_V_empty_n and layer2_out_2_V_empty_n and layer2_out_29_V_empty_n and layer2_out_28_V_empty_n and layer2_out_27_V_empty_n and layer2_out_26_V_empty_n and layer2_out_25_V_empty_n and layer2_out_24_V_empty_n and layer2_out_23_V_empty_n and layer2_out_22_V_empty_n and layer2_out_21_V_empty_n and layer2_out_20_V_empty_n and layer2_out_1_V_empty_n and layer2_out_19_V_empty_n and layer2_out_18_V_empty_n and layer2_out_17_V_empty_n and layer2_out_16_V_empty_n and layer2_out_15_V_empty_n and layer2_out_14_V_empty_n and layer2_out_13_V_empty_n and layer2_out_12_V_empty_n and layer2_out_11_V_empty_n and layer2_out_10_V_empty_n and layer2_out_0_V_empty_n);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config4_U0_start_write <= ap_const_logic_0;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_continue <= (ap_sync_channel_write_layer7_out_9_V and ap_sync_channel_write_layer7_out_8_V and ap_sync_channel_write_layer7_out_7_V and ap_sync_channel_write_layer7_out_6_V and ap_sync_channel_write_layer7_out_5_V and ap_sync_channel_write_layer7_out_4_V and ap_sync_channel_write_layer7_out_3_V and ap_sync_channel_write_layer7_out_2_V and ap_sync_channel_write_layer7_out_1_V and ap_sync_channel_write_layer7_out_15_V and ap_sync_channel_write_layer7_out_14_V and ap_sync_channel_write_layer7_out_13_V and ap_sync_channel_write_layer7_out_12_V and ap_sync_channel_write_layer7_out_11_V and ap_sync_channel_write_layer7_out_10_V and ap_sync_channel_write_layer7_out_0_V);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_ap_start <= (layer5_out_9_V_empty_n and layer5_out_8_V_empty_n and layer5_out_7_V_empty_n and layer5_out_6_V_empty_n and layer5_out_5_V_empty_n and layer5_out_4_V_empty_n and layer5_out_3_V_empty_n and layer5_out_2_V_empty_n and layer5_out_1_V_empty_n and layer5_out_15_V_empty_n and layer5_out_14_V_empty_n and layer5_out_13_V_empty_n and layer5_out_12_V_empty_n and layer5_out_11_V_empty_n and layer5_out_10_V_empty_n and layer5_out_0_V_empty_n);
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_relu_config7_U0_start_write <= ap_const_logic_0;
end behav;
