<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\DO_AN_TKLL\do_an_tkll\impl\gwsynthesis\do_an.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\DO_AN_TKLL\do_an_tkll\src\connectIO.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\DO_AN_TKLL\do_an_tkll\src\do_an.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.9 Beta-4 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Dec 20 22:39:01 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>3079</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>3079</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>278</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>CLK</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>50.000(MHz)</td>
<td style="color: #FF0000;" class = "error">40.255(MHz)</td>
<td>17</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>-877.192</td>
<td>278</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-4.842</td>
<td>CRL/frequency_0_s3/Q</td>
<td>CRL/E1/timer_0_s1/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.799</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-4.841</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_18_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-4.841</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_19_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.841</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_20_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.841</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_21_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.841</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_22_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.841</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_23_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.797</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.831</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_0_s1/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.788</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.813</td>
<td>CRL/frequency_0_s3/Q</td>
<td>CRL/E1/timer_1_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.813</td>
<td>CRL/frequency_0_s3/Q</td>
<td>CRL/E1/timer_2_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.813</td>
<td>CRL/frequency_0_s3/Q</td>
<td>CRL/E1/timer_3_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.813</td>
<td>CRL/frequency_0_s3/Q</td>
<td>CRL/E1/timer_4_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.813</td>
<td>CRL/frequency_0_s3/Q</td>
<td>CRL/E1/timer_5_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.770</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-4.791</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_24_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-4.791</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_25_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-4.791</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_26_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-4.791</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_27_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.748</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-4.768</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_12_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-4.768</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_13_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-4.768</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_14_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-4.768</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_15_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-4.768</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_16_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-4.768</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_17_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.725</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-4.764</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_6_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.720</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-4.764</td>
<td>CRL/frequency_1_s3/Q</td>
<td>CRL/E2/timer_7_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>20.000</td>
<td>0.000</td>
<td>24.720</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.567</td>
<td>CRL/S6/debounced_s0/Q</td>
<td>CRL/timer6_counter_24_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>2</td>
<td>0.567</td>
<td>CRL/S6/debounced_s0/Q</td>
<td>CRL/timer6_counter_26_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>3</td>
<td>0.567</td>
<td>CRL/S6/debounced_s0/Q</td>
<td>CRL/timer6_counter_28_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>4</td>
<td>0.567</td>
<td>CRL/S6/debounced_s0/Q</td>
<td>CRL/timer6_counter_30_s0/RESET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.582</td>
</tr>
<tr>
<td>5</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_1_s0/Q</td>
<td>CHANGE_MODE/cnt21_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>6</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_3_s0/Q</td>
<td>CHANGE_MODE/cnt21_3_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>7</td>
<td>0.708</td>
<td>CHANGE_MODE/cnt21_16_s0/Q</td>
<td>CHANGE_MODE/cnt21_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>8</td>
<td>0.708</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/Q</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>9</td>
<td>0.708</td>
<td>CRL/SET/CHANGE/cnt21_17_s0/Q</td>
<td>CRL/SET/CHANGE/cnt21_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>10</td>
<td>0.708</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/Q</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>11</td>
<td>0.708</td>
<td>CRL/SET/LEFT/cnt21_0_s0/Q</td>
<td>CRL/SET/LEFT/cnt21_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>12</td>
<td>0.708</td>
<td>CRL/SET/LEFT/cnt21_17_s0/Q</td>
<td>CRL/SET/LEFT/cnt21_17_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>13</td>
<td>0.708</td>
<td>CRL/SET/counter_0_s0/Q</td>
<td>CRL/SET/counter_0_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>14</td>
<td>0.708</td>
<td>CRL/E6/timer_0_s1/Q</td>
<td>CRL/E6/timer_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>15</td>
<td>0.708</td>
<td>CRL/E6/counter_0_s1/Q</td>
<td>CRL/E6/counter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>16</td>
<td>0.708</td>
<td>CRL/E5/timer_0_s1/Q</td>
<td>CRL/E5/timer_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>17</td>
<td>0.708</td>
<td>CRL/E5/counter_0_s1/Q</td>
<td>CRL/E5/counter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>18</td>
<td>0.708</td>
<td>CRL/E4/cycle_6_s0/Q</td>
<td>CRL/E4/cycle_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>19</td>
<td>0.708</td>
<td>CRL/E2/timer_0_s1/Q</td>
<td>CRL/E2/timer_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>20</td>
<td>0.708</td>
<td>CRL/E2/counter_0_s1/Q</td>
<td>CRL/E2/counter_0_s1/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>21</td>
<td>0.708</td>
<td>CRL/E0/cycle_6_s0/Q</td>
<td>CRL/E0/cycle_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>22</td>
<td>0.708</td>
<td>CRL/STOP/cnt21_16_s0/Q</td>
<td>CRL/STOP/cnt21_16_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>23</td>
<td>0.708</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0/Q</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>24</td>
<td>0.708</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0/Q</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>25</td>
<td>0.708</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0/Q</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>counter_27_s0</td>
</tr>
<tr>
<td>2</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>counter_25_s0</td>
</tr>
<tr>
<td>3</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td>5</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>state_single_led_mode_s1</td>
</tr>
<tr>
<td>6</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/timer0_counter_24_s0</td>
</tr>
<tr>
<td>7</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/timer5_counter_23_s0</td>
</tr>
<tr>
<td>8</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/S1/debounced_s0</td>
</tr>
<tr>
<td>9</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/E1/trans_3_s0</td>
</tr>
<tr>
<td>10</td>
<td>8.532</td>
<td>9.782</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>CRL/E6/state_trans_1_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.024</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>3.677</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CRL/E6/n196_s7/I0</td>
</tr>
<tr>
<td>4.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n196_s7/F</td>
</tr>
<tr>
<td>6.923</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>CRL/E1/n277_s69/I1</td>
</tr>
<tr>
<td>7.473</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s69/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>CRL/E1/n277_s70/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s70/COUT</td>
</tr>
<tr>
<td>8.897</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>CRL/E1/n277_s96/I2</td>
</tr>
<tr>
<td>9.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s96/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CRL/E1/n277_s72/I0</td>
</tr>
<tr>
<td>12.243</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s72/COUT</td>
</tr>
<tr>
<td>12.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>CRL/E1/n277_s73/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s73/COUT</td>
</tr>
<tr>
<td>13.244</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>CRL/E1/n277_s97/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s97/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>CRL/E1/n277_s87/I2</td>
</tr>
<tr>
<td>15.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s87/F</td>
</tr>
<tr>
<td>15.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>CRL/E1/n277_s84/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s84/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>CRL/E1/n277_s77/I0</td>
</tr>
<tr>
<td>17.645</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s77/COUT</td>
</tr>
<tr>
<td>17.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>CRL/E1/n277_s78/CIN</td>
</tr>
<tr>
<td>17.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s78/COUT</td>
</tr>
<tr>
<td>17.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CRL/E1/n277_s79/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s79/COUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CRL/E1/n277_s94/I1</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s94/F</td>
</tr>
<tr>
<td>19.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>CRL/E1/n277_s92/I0</td>
</tr>
<tr>
<td>20.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s92/F</td>
</tr>
<tr>
<td>21.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>CRL/E1/n277_s88/I1</td>
</tr>
<tr>
<td>22.339</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s88/F</td>
</tr>
<tr>
<td>22.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[3][B]</td>
<td>CRL/E1/n277_s86/I0</td>
</tr>
<tr>
<td>23.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C35[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s86/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>CRL/E1/n325_s2/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n325_s2/F</td>
</tr>
<tr>
<td>26.024</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>CRL/E1/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C28[2][B]</td>
<td>CRL/E1/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.763, 51.467%; route: 11.577, 46.685%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>CRL/E2/timer_18_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[0][A]</td>
<td>CRL/E2/timer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.288%; route: 12.365, 49.864%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_19_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>CRL/E2/timer_19_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[0][B]</td>
<td>CRL/E2/timer_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.288%; route: 12.365, 49.864%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_20_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>CRL/E2/timer_20_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[1][A]</td>
<td>CRL/E2/timer_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.288%; route: 12.365, 49.864%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_21_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>CRL/E2/timer_21_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[1][B]</td>
<td>CRL/E2/timer_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.288%; route: 12.365, 49.864%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_22_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][A]</td>
<td>CRL/E2/timer_22_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[2][A]</td>
<td>CRL/E2/timer_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.288%; route: 12.365, 49.864%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.841</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.023</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.023</td>
<td>0.801</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_23_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C43[2][B]</td>
<td>CRL/E2/timer_23_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C43[2][B]</td>
<td>CRL/E2/timer_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.288%; route: 12.365, 49.864%; tC2Q: 0.458, 1.848%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.831</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>26.014</td>
<td>0.792</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_0_s1/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>CRL/E2/timer_0_s1/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.305%; route: 12.356, 49.846%; tC2Q: 0.458, 1.849%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>3.677</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CRL/E6/n196_s7/I0</td>
</tr>
<tr>
<td>4.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n196_s7/F</td>
</tr>
<tr>
<td>6.923</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>CRL/E1/n277_s69/I1</td>
</tr>
<tr>
<td>7.473</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s69/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>CRL/E1/n277_s70/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s70/COUT</td>
</tr>
<tr>
<td>8.897</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>CRL/E1/n277_s96/I2</td>
</tr>
<tr>
<td>9.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s96/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CRL/E1/n277_s72/I0</td>
</tr>
<tr>
<td>12.243</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s72/COUT</td>
</tr>
<tr>
<td>12.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>CRL/E1/n277_s73/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s73/COUT</td>
</tr>
<tr>
<td>13.244</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>CRL/E1/n277_s97/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s97/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>CRL/E1/n277_s87/I2</td>
</tr>
<tr>
<td>15.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s87/F</td>
</tr>
<tr>
<td>15.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>CRL/E1/n277_s84/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s84/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>CRL/E1/n277_s77/I0</td>
</tr>
<tr>
<td>17.645</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s77/COUT</td>
</tr>
<tr>
<td>17.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>CRL/E1/n277_s78/CIN</td>
</tr>
<tr>
<td>17.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s78/COUT</td>
</tr>
<tr>
<td>17.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CRL/E1/n277_s79/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s79/COUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CRL/E1/n277_s94/I1</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s94/F</td>
</tr>
<tr>
<td>19.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>CRL/E1/n277_s92/I0</td>
</tr>
<tr>
<td>20.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s92/F</td>
</tr>
<tr>
<td>21.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>CRL/E1/n277_s88/I1</td>
</tr>
<tr>
<td>22.339</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s88/F</td>
</tr>
<tr>
<td>22.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[3][B]</td>
<td>CRL/E1/n277_s86/I0</td>
</tr>
<tr>
<td>23.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C35[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s86/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>CRL/E1/n325_s2/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n325_s2/F</td>
</tr>
<tr>
<td>25.996</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_1_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>CRL/E1/timer_1_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[0][B]</td>
<td>CRL/E1/timer_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.763, 51.526%; route: 11.549, 46.624%; tC2Q: 0.458, 1.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>3.677</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CRL/E6/n196_s7/I0</td>
</tr>
<tr>
<td>4.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n196_s7/F</td>
</tr>
<tr>
<td>6.923</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>CRL/E1/n277_s69/I1</td>
</tr>
<tr>
<td>7.473</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s69/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>CRL/E1/n277_s70/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s70/COUT</td>
</tr>
<tr>
<td>8.897</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>CRL/E1/n277_s96/I2</td>
</tr>
<tr>
<td>9.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s96/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CRL/E1/n277_s72/I0</td>
</tr>
<tr>
<td>12.243</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s72/COUT</td>
</tr>
<tr>
<td>12.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>CRL/E1/n277_s73/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s73/COUT</td>
</tr>
<tr>
<td>13.244</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>CRL/E1/n277_s97/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s97/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>CRL/E1/n277_s87/I2</td>
</tr>
<tr>
<td>15.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s87/F</td>
</tr>
<tr>
<td>15.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>CRL/E1/n277_s84/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s84/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>CRL/E1/n277_s77/I0</td>
</tr>
<tr>
<td>17.645</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s77/COUT</td>
</tr>
<tr>
<td>17.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>CRL/E1/n277_s78/CIN</td>
</tr>
<tr>
<td>17.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s78/COUT</td>
</tr>
<tr>
<td>17.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CRL/E1/n277_s79/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s79/COUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CRL/E1/n277_s94/I1</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s94/F</td>
</tr>
<tr>
<td>19.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>CRL/E1/n277_s92/I0</td>
</tr>
<tr>
<td>20.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s92/F</td>
</tr>
<tr>
<td>21.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>CRL/E1/n277_s88/I1</td>
</tr>
<tr>
<td>22.339</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s88/F</td>
</tr>
<tr>
<td>22.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[3][B]</td>
<td>CRL/E1/n277_s86/I0</td>
</tr>
<tr>
<td>23.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C35[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s86/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>CRL/E1/n325_s2/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n325_s2/F</td>
</tr>
<tr>
<td>25.996</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" font-weight:bold;">CRL/E1/timer_2_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>CRL/E1/timer_2_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>CRL/E1/timer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.763, 51.526%; route: 11.549, 46.624%; tC2Q: 0.458, 1.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>3.677</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CRL/E6/n196_s7/I0</td>
</tr>
<tr>
<td>4.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n196_s7/F</td>
</tr>
<tr>
<td>6.923</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>CRL/E1/n277_s69/I1</td>
</tr>
<tr>
<td>7.473</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s69/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>CRL/E1/n277_s70/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s70/COUT</td>
</tr>
<tr>
<td>8.897</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>CRL/E1/n277_s96/I2</td>
</tr>
<tr>
<td>9.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s96/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CRL/E1/n277_s72/I0</td>
</tr>
<tr>
<td>12.243</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s72/COUT</td>
</tr>
<tr>
<td>12.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>CRL/E1/n277_s73/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s73/COUT</td>
</tr>
<tr>
<td>13.244</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>CRL/E1/n277_s97/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s97/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>CRL/E1/n277_s87/I2</td>
</tr>
<tr>
<td>15.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s87/F</td>
</tr>
<tr>
<td>15.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>CRL/E1/n277_s84/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s84/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>CRL/E1/n277_s77/I0</td>
</tr>
<tr>
<td>17.645</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s77/COUT</td>
</tr>
<tr>
<td>17.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>CRL/E1/n277_s78/CIN</td>
</tr>
<tr>
<td>17.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s78/COUT</td>
</tr>
<tr>
<td>17.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CRL/E1/n277_s79/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s79/COUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CRL/E1/n277_s94/I1</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s94/F</td>
</tr>
<tr>
<td>19.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>CRL/E1/n277_s92/I0</td>
</tr>
<tr>
<td>20.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s92/F</td>
</tr>
<tr>
<td>21.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>CRL/E1/n277_s88/I1</td>
</tr>
<tr>
<td>22.339</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s88/F</td>
</tr>
<tr>
<td>22.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[3][B]</td>
<td>CRL/E1/n277_s86/I0</td>
</tr>
<tr>
<td>23.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C35[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s86/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>CRL/E1/n325_s2/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n325_s2/F</td>
</tr>
<tr>
<td>25.996</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_3_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>CRL/E1/timer_3_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>CRL/E1/timer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.763, 51.526%; route: 11.549, 46.624%; tC2Q: 0.458, 1.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>3.677</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CRL/E6/n196_s7/I0</td>
</tr>
<tr>
<td>4.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n196_s7/F</td>
</tr>
<tr>
<td>6.923</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>CRL/E1/n277_s69/I1</td>
</tr>
<tr>
<td>7.473</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s69/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>CRL/E1/n277_s70/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s70/COUT</td>
</tr>
<tr>
<td>8.897</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>CRL/E1/n277_s96/I2</td>
</tr>
<tr>
<td>9.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s96/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CRL/E1/n277_s72/I0</td>
</tr>
<tr>
<td>12.243</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s72/COUT</td>
</tr>
<tr>
<td>12.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>CRL/E1/n277_s73/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s73/COUT</td>
</tr>
<tr>
<td>13.244</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>CRL/E1/n277_s97/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s97/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>CRL/E1/n277_s87/I2</td>
</tr>
<tr>
<td>15.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s87/F</td>
</tr>
<tr>
<td>15.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>CRL/E1/n277_s84/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s84/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>CRL/E1/n277_s77/I0</td>
</tr>
<tr>
<td>17.645</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s77/COUT</td>
</tr>
<tr>
<td>17.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>CRL/E1/n277_s78/CIN</td>
</tr>
<tr>
<td>17.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s78/COUT</td>
</tr>
<tr>
<td>17.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CRL/E1/n277_s79/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s79/COUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CRL/E1/n277_s94/I1</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s94/F</td>
</tr>
<tr>
<td>19.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>CRL/E1/n277_s92/I0</td>
</tr>
<tr>
<td>20.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s92/F</td>
</tr>
<tr>
<td>21.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>CRL/E1/n277_s88/I1</td>
</tr>
<tr>
<td>22.339</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s88/F</td>
</tr>
<tr>
<td>22.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[3][B]</td>
<td>CRL/E1/n277_s86/I0</td>
</tr>
<tr>
<td>23.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C35[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s86/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>CRL/E1/n325_s2/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n325_s2/F</td>
</tr>
<tr>
<td>25.996</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td style=" font-weight:bold;">CRL/E1/timer_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>CRL/E1/timer_4_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[2][A]</td>
<td>CRL/E1/timer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.763, 51.526%; route: 11.549, 46.624%; tC2Q: 0.458, 1.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.813</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.996</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_0_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E1/timer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C13[2][A]</td>
<td>CRL/frequency_0_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>68</td>
<td>R17C13[2][A]</td>
<td style=" font-weight:bold;">CRL/frequency_0_s3/Q</td>
</tr>
<tr>
<td>3.677</td>
<td>1.993</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C23[3][A]</td>
<td>CRL/E6/n196_s7/I0</td>
</tr>
<tr>
<td>4.776</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>14</td>
<td>R14C23[3][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n196_s7/F</td>
</tr>
<tr>
<td>6.923</td>
<td>2.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td>CRL/E1/n277_s69/I1</td>
</tr>
<tr>
<td>7.473</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C31[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s69/COUT</td>
</tr>
<tr>
<td>7.473</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td>CRL/E1/n277_s70/CIN</td>
</tr>
<tr>
<td>7.530</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C31[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s70/COUT</td>
</tr>
<tr>
<td>8.897</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>CRL/E1/n277_s96/I2</td>
</tr>
<tr>
<td>9.996</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s96/F</td>
</tr>
<tr>
<td>11.285</td>
<td>1.289</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>CRL/E1/n277_s72/I0</td>
</tr>
<tr>
<td>12.243</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s72/COUT</td>
</tr>
<tr>
<td>12.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td>CRL/E1/n277_s73/CIN</td>
</tr>
<tr>
<td>12.297</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s73/COUT</td>
</tr>
<tr>
<td>13.244</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td>CRL/E1/n277_s97/I2</td>
</tr>
<tr>
<td>14.276</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[2][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s97/F</td>
</tr>
<tr>
<td>14.281</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td>CRL/E1/n277_s87/I2</td>
</tr>
<tr>
<td>15.313</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s87/F</td>
</tr>
<tr>
<td>15.319</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td>CRL/E1/n277_s84/I1</td>
</tr>
<tr>
<td>16.351</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s84/F</td>
</tr>
<tr>
<td>16.687</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>CRL/E1/n277_s77/I0</td>
</tr>
<tr>
<td>17.645</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s77/COUT</td>
</tr>
<tr>
<td>17.645</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>CRL/E1/n277_s78/CIN</td>
</tr>
<tr>
<td>17.702</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s78/COUT</td>
</tr>
<tr>
<td>17.702</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td>CRL/E1/n277_s79/CIN</td>
</tr>
<tr>
<td>17.756</td>
<td>0.054</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C30[1][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s79/COUT</td>
</tr>
<tr>
<td>18.703</td>
<td>0.947</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td>CRL/E1/n277_s94/I1</td>
</tr>
<tr>
<td>19.735</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C30[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s94/F</td>
</tr>
<tr>
<td>19.740</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td>CRL/E1/n277_s92/I0</td>
</tr>
<tr>
<td>20.562</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C30[2][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s92/F</td>
</tr>
<tr>
<td>21.537</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td>CRL/E1/n277_s88/I1</td>
</tr>
<tr>
<td>22.339</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C34[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s88/F</td>
</tr>
<tr>
<td>22.758</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C35[3][B]</td>
<td>CRL/E1/n277_s86/I0</td>
</tr>
<tr>
<td>23.857</td>
<td>1.099</td>
<td>tINS</td>
<td>RF</td>
<td>8</td>
<td>R26C35[3][B]</td>
<td style=" background: #97FFFF;">CRL/E1/n277_s86/F</td>
</tr>
<tr>
<td>23.873</td>
<td>0.016</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C35[3][A]</td>
<td>CRL/E1/n325_s2/I3</td>
</tr>
<tr>
<td>24.899</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R26C35[3][A]</td>
<td style=" background: #97FFFF;">CRL/E1/n325_s2/F</td>
</tr>
<tr>
<td>25.996</td>
<td>1.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td style=" font-weight:bold;">CRL/E1/timer_5_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>CRL/E1/timer_5_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[2][B]</td>
<td>CRL/E1/timer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 12.763, 51.526%; route: 11.549, 46.624%; tC2Q: 0.458, 1.850%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.974</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>CRL/E2/timer_24_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][A]</td>
<td>CRL/E2/timer_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.384%; route: 12.316, 49.764%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.974</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_25_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>CRL/E2/timer_25_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[0][B]</td>
<td>CRL/E2/timer_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.384%; route: 12.316, 49.764%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.974</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>CRL/E2/timer_26_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[1][A]</td>
<td>CRL/E2/timer_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.384%; route: 12.316, 49.764%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.791</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.974</td>
<td>0.752</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_27_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>CRL/E2/timer_27_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C44[1][B]</td>
<td>CRL/E2/timer_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.384%; route: 12.316, 49.764%; tC2Q: 0.458, 1.852%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.951</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_12_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>CRL/E2/timer_12_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[0][A]</td>
<td>CRL/E2/timer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.429%; route: 12.292, 49.717%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.951</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_13_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>CRL/E2/timer_13_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[0][B]</td>
<td>CRL/E2/timer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.429%; route: 12.292, 49.717%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.951</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_14_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][A]</td>
<td>CRL/E2/timer_14_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[1][A]</td>
<td>CRL/E2/timer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.429%; route: 12.292, 49.717%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.951</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>CRL/E2/timer_15_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[1][B]</td>
<td>CRL/E2/timer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.429%; route: 12.292, 49.717%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.951</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_16_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>CRL/E2/timer_16_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[2][A]</td>
<td>CRL/E2/timer_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.429%; route: 12.292, 49.717%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.951</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.951</td>
<td>0.729</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_17_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>CRL/E2/timer_17_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C42[2][B]</td>
<td>CRL/E2/timer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.429%; route: 12.292, 49.717%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_6_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>CRL/E2/timer_6_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C41[0][A]</td>
<td>CRL/E2/timer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.438%; route: 12.288, 49.708%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.764</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.946</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>21.182</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/frequency_1_s3</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C13[1][B]</td>
<td>CRL/frequency_1_s3/CLK</td>
</tr>
<tr>
<td>1.684</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>67</td>
<td>R13C13[1][B]</td>
<td style=" font-weight:bold;">CRL/frequency_1_s3/Q</td>
</tr>
<tr>
<td>3.729</td>
<td>2.045</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][B]</td>
<td>CRL/E6/n193_s6/I0</td>
</tr>
<tr>
<td>4.828</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R20C22[3][B]</td>
<td style=" background: #97FFFF;">CRL/E6/n193_s6/F</td>
</tr>
<tr>
<td>8.437</td>
<td>3.609</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td>CRL/E2/n277_s68/I1</td>
</tr>
<tr>
<td>8.987</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R6C40[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s68/COUT</td>
</tr>
<tr>
<td>8.987</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td>CRL/E2/n277_s69/CIN</td>
</tr>
<tr>
<td>9.044</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R6C40[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s69/COUT</td>
</tr>
<tr>
<td>9.044</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td>CRL/E2/n277_s70/CIN</td>
</tr>
<tr>
<td>9.101</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C40[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s70/COUT</td>
</tr>
<tr>
<td>10.469</td>
<td>1.367</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td>CRL/E2/n277_s96/I2</td>
</tr>
<tr>
<td>11.271</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s96/F</td>
</tr>
<tr>
<td>11.689</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td>CRL/E2/n277_s72/I0</td>
</tr>
<tr>
<td>12.647</td>
<td>0.958</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C42[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s72/COUT</td>
</tr>
<tr>
<td>12.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td>CRL/E2/n277_s73/CIN</td>
</tr>
<tr>
<td>12.704</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s73/COUT</td>
</tr>
<tr>
<td>13.273</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td>CRL/E2/n277_s97/I2</td>
</tr>
<tr>
<td>14.372</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s97/F</td>
</tr>
<tr>
<td>14.377</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td>CRL/E2/n277_s87/I2</td>
</tr>
<tr>
<td>15.179</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C42[3][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s87/F</td>
</tr>
<tr>
<td>15.598</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td>CRL/E2/n277_s84/I1</td>
</tr>
<tr>
<td>16.420</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C43[2][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s84/F</td>
</tr>
<tr>
<td>16.757</td>
<td>0.336</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td>CRL/E2/n277_s77/I0</td>
</tr>
<tr>
<td>17.715</td>
<td>0.958</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s77/COUT</td>
</tr>
<tr>
<td>17.715</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td>CRL/E2/n277_s78/CIN</td>
</tr>
<tr>
<td>17.772</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s78/COUT</td>
</tr>
<tr>
<td>17.772</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td>CRL/E2/n277_s79/CIN</td>
</tr>
<tr>
<td>17.829</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s79/COUT</td>
</tr>
<tr>
<td>18.397</td>
<td>0.568</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td>CRL/E2/n277_s94/I1</td>
</tr>
<tr>
<td>19.496</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R5C43[2][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s94/F</td>
</tr>
<tr>
<td>19.986</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td>CRL/E2/n277_s92/I0</td>
</tr>
<tr>
<td>21.012</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R5C41[0][B]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s92/F</td>
</tr>
<tr>
<td>21.431</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td>CRL/E2/n277_s88/I1</td>
</tr>
<tr>
<td>22.057</td>
<td>0.626</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R4C41[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s88/F</td>
</tr>
<tr>
<td>22.547</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C43[3][A]</td>
<td>CRL/E2/n277_s86/I0</td>
</tr>
<tr>
<td>23.369</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>R4C43[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n277_s86/F</td>
</tr>
<tr>
<td>24.196</td>
<td>0.827</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R4C40[3][A]</td>
<td>CRL/E2/n326_s2/I3</td>
</tr>
<tr>
<td>25.222</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>28</td>
<td>R4C40[3][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n326_s2/F</td>
</tr>
<tr>
<td>25.946</td>
<td>0.724</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td style=" font-weight:bold;">CRL/E2/timer_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.982</td>
<td>0.982</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.226</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>CRL/E2/timer_7_s0/CLK</td>
</tr>
<tr>
<td>21.182</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R4C41[0][B]</td>
<td>CRL/E2/timer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>17</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.974, 48.438%; route: 12.288, 49.708%; tC2Q: 0.458, 1.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.982, 80.100%; route: 0.244, 19.900%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S6/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer6_counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CRL/S6/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">CRL/S6/debounced_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td style=" font-weight:bold;">CRL/timer6_counter_24_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>CRL/timer6_counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[2][B]</td>
<td>CRL/timer6_counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S6/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer6_counter_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CRL/S6/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">CRL/S6/debounced_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td style=" font-weight:bold;">CRL/timer6_counter_26_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>CRL/timer6_counter_26_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][A]</td>
<td>CRL/timer6_counter_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S6/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer6_counter_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CRL/S6/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">CRL/S6/debounced_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td style=" font-weight:bold;">CRL/timer6_counter_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>CRL/timer6_counter_28_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[1][B]</td>
<td>CRL/timer6_counter_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/S6/debounced_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/timer6_counter_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[0][A]</td>
<td>CRL/S6/debounced_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R13C10[0][A]</td>
<td style=" font-weight:bold;">CRL/S6/debounced_s0/Q</td>
</tr>
<tr>
<td>1.611</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td style=" font-weight:bold;">CRL/timer6_counter_30_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CRL/timer6_counter_30_s0/CLK</td>
</tr>
<tr>
<td>1.044</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C10[2][A]</td>
<td>CRL/timer6_counter_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 42.711%; tC2Q: 0.333, 57.289%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>CHANGE_MODE/cnt21_1_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_1_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>CHANGE_MODE/n57_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n57_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>CHANGE_MODE/cnt21_1_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C13[1][A]</td>
<td>CHANGE_MODE/cnt21_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>CHANGE_MODE/cnt21_3_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_3_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>CHANGE_MODE/n55_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n55_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>CHANGE_MODE/cnt21_3_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[1][A]</td>
<td>CHANGE_MODE/cnt21_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CHANGE_MODE/cnt21_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CHANGE_MODE/cnt21_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>CHANGE_MODE/cnt21_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_16_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>CHANGE_MODE/n42_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" background: #97FFFF;">CHANGE_MODE/n42_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td style=" font-weight:bold;">CHANGE_MODE/cnt21_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>CHANGE_MODE/cnt21_16_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C11[0][A]</td>
<td>CHANGE_MODE/cnt21_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/CHANGE/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/CHANGE/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>CRL/SET/CHANGE/n38_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/CHANGE/n38_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C19[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/CHANGE/cnt21_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/CHANGE/cnt21_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_17_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CRL/SET/CHANGE/n41_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/CHANGE/n41_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/CHANGE/cnt21_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C21[0][A]</td>
<td>CRL/SET/CHANGE/cnt21_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/RIGHT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/RIGHT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CRL/SET/RIGHT/n38_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/RIGHT/n38_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/RIGHT/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>CRL/SET/RIGHT/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/LEFT/cnt21_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/LEFT/cnt21_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>CRL/SET/LEFT/cnt21_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R27C2[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>CRL/SET/LEFT/n58_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td style=" background: #97FFFF;">CRL/SET/LEFT/n58_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>CRL/SET/LEFT/cnt21_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C2[1][A]</td>
<td>CRL/SET/LEFT/cnt21_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/LEFT/cnt21_17_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/LEFT/cnt21_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>CRL/SET/LEFT/cnt21_17_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_17_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>CRL/SET/LEFT/n41_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" background: #97FFFF;">CRL/SET/LEFT/n41_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td style=" font-weight:bold;">CRL/SET/LEFT/cnt21_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>CRL/SET/LEFT/cnt21_17_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C14[1][A]</td>
<td>CRL/SET/LEFT/cnt21_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/SET/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/SET/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>CRL/SET/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>CRL/SET/n612_s2/I0</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" background: #97FFFF;">CRL/SET/n612_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td style=" font-weight:bold;">CRL/SET/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>CRL/SET/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C11[0][A]</td>
<td>CRL/SET/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CRL/E6/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/timer_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CRL/E6/n325_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n325_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CRL/E6/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R11C19[0][A]</td>
<td>CRL/E6/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E6/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E6/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CRL/E6/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CRL/E6/n245_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" background: #97FFFF;">CRL/E6/n245_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td style=" font-weight:bold;">CRL/E6/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CRL/E6/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C20[0][A]</td>
<td>CRL/E6/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E5/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E5/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>CRL/E5/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">CRL/E5/timer_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>CRL/E5/n324_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">CRL/E5/n324_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">CRL/E5/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>CRL/E5/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>CRL/E5/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E5/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E5/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>CRL/E5/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">CRL/E5/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>CRL/E5/n245_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" background: #97FFFF;">CRL/E5/n245_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td style=" font-weight:bold;">CRL/E5/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>CRL/E5/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C15[0][A]</td>
<td>CRL/E5/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E4/cycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E4/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>CRL/E4/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">CRL/E4/cycle_6_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>CRL/E4/n291_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" background: #97FFFF;">CRL/E4/n291_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td style=" font-weight:bold;">CRL/E4/cycle_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>CRL/E4/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C26[1][A]</td>
<td>CRL/E4/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>CRL/E2/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C41[1][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>CRL/E2/n325_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n325_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td style=" font-weight:bold;">CRL/E2/timer_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>CRL/E2/timer_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C41[1][A]</td>
<td>CRL/E2/timer_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E2/counter_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E2/counter_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>CRL/E2/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">CRL/E2/counter_0_s1/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>CRL/E2/n244_s3/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" background: #97FFFF;">CRL/E2/n244_s3/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td style=" font-weight:bold;">CRL/E2/counter_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>CRL/E2/counter_0_s1/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C44[0][A]</td>
<td>CRL/E2/counter_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/E0/cycle_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/E0/cycle_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>CRL/E0/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">CRL/E0/cycle_6_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>CRL/E0/n290_s2/I1</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" background: #97FFFF;">CRL/E0/n290_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td style=" font-weight:bold;">CRL/E0/cycle_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>CRL/E0/cycle_6_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C33[0][A]</td>
<td>CRL/E0/cycle_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/STOP/cnt21_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/STOP/cnt21_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>CRL/STOP/cnt21_16_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R20C3[1][A]</td>
<td style=" font-weight:bold;">CRL/STOP/cnt21_16_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>CRL/STOP/n42_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td style=" background: #97FFFF;">CRL/STOP/n42_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td style=" font-weight:bold;">CRL/STOP/cnt21_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>CRL/STOP/cnt21_16_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C3[1][A]</td>
<td>CRL/STOP/cnt21_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">CRL/FREQUENCY_NEXT/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>CRL/FREQUENCY_NEXT/n38_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" background: #97FFFF;">CRL/FREQUENCY_NEXT/n38_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td style=" font-weight:bold;">CRL/FREQUENCY_NEXT/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[0][A]</td>
<td>CRL/FREQUENCY_NEXT/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">CRL/FREQUENCY_NEXT/cnt21_19_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/FREQUENCY_NEXT/n39_s2/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" background: #97FFFF;">CRL/FREQUENCY_NEXT/n39_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td style=" font-weight:bold;">CRL/FREQUENCY_NEXT/cnt21_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C17[1][A]</td>
<td>CRL/FREQUENCY_NEXT/cnt21_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.029</td>
</tr>
<tr>
<td class="label">From</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.362</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R16C2[1][A]</td>
<td style=" font-weight:bold;">CRL/EFFECT_NEXT/cnt21_20_s0/Q</td>
</tr>
<tr>
<td>1.365</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>CRL/EFFECT_NEXT/n38_s2/I3</td>
</tr>
<tr>
<td>1.737</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td style=" background: #97FFFF;">CRL/EFFECT_NEXT/n38_s2/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td style=" font-weight:bold;">CRL/EFFECT_NEXT/cnt21_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>0.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>1376</td>
<td>IOR17[A]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>1.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0/CLK</td>
</tr>
<tr>
<td>1.029</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C2[1][A]</td>
<td>CRL/EFFECT_NEXT/cnt21_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.844, 82.061%; route: 0.185, 17.939%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_27_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_27_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_27_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_25_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_25_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_25_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>counter_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>counter_13_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_single_led_mode_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>state_single_led_mode_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>state_single_led_mode_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/timer0_counter_24_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/timer0_counter_24_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/timer0_counter_24_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/timer5_counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/timer5_counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/timer5_counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/S1/debounced_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/S1/debounced_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/S1/debounced_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/E1/trans_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/E1/trans_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/E1/trans_3_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>8.532</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>9.782</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>CRL/E6/state_trans_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>10.984</td>
<td>0.984</td>
<td>tINS</td>
<td>FF</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>11.247</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>CRL/E6/state_trans_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>20.844</td>
<td>0.844</td>
<td>tINS</td>
<td>RR</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>21.029</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>CRL/E6/state_trans_1_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1376</td>
<td>CLK_d</td>
<td>-4.842</td>
<td>0.262</td>
</tr>
<tr>
<td>147</td>
<td>index1[3]</td>
<td>9.650</td>
<td>8.029</td>
</tr>
<tr>
<td>144</td>
<td>index0[1]</td>
<td>7.031</td>
<td>5.922</td>
</tr>
<tr>
<td>143</td>
<td>index0[0]</td>
<td>4.833</td>
<td>7.199</td>
</tr>
<tr>
<td>143</td>
<td>index0[2]</td>
<td>8.393</td>
<td>5.707</td>
</tr>
<tr>
<td>142</td>
<td>index1[2]</td>
<td>7.792</td>
<td>6.869</td>
</tr>
<tr>
<td>139</td>
<td>index1[0]</td>
<td>9.703</td>
<td>4.385</td>
</tr>
<tr>
<td>139</td>
<td>index1[1]</td>
<td>8.158</td>
<td>4.866</td>
</tr>
<tr>
<td>138</td>
<td>index0[3]</td>
<td>7.534</td>
<td>6.708</td>
</tr>
<tr>
<td>137</td>
<td>state_led7seg[1]</td>
<td>4.435</td>
<td>4.533</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R17C27</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R22C26</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C6</td>
<td>87.50%</td>
</tr>
<tr>
<td>R23C13</td>
<td>87.50%</td>
</tr>
<tr>
<td>R4C43</td>
<td>87.50%</td>
</tr>
<tr>
<td>R14C5</td>
<td>87.50%</td>
</tr>
<tr>
<td>R6C28</td>
<td>86.11%</td>
</tr>
<tr>
<td>R23C40</td>
<td>86.11%</td>
</tr>
<tr>
<td>R6C24</td>
<td>84.72%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
