// Seed: 584559954
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  id_5(
      .id_0('d0),
      .id_1(1),
      .id_2(id_6),
      .id_3(1),
      .id_4(id_1),
      .id_5(1),
      .id_6(1 - 1),
      .id_7(1),
      .id_8((id_2 - id_1 ? (id_4) : 1)),
      .id_9((1 & 1)),
      .id_10(id_3),
      .id_11(id_2),
      .id_12((id_4)),
      .id_13(1)
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri1 id_2, id_3, id_4;
  wire id_5;
  module_0(
      id_4, id_4, id_5, id_4
  );
  assign id_2 = 1;
  wire id_6, id_7;
endmodule
