============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.10-p007_1
  Generated on:           Apr 26 2019  06:19:07 pm
  Module:                 sbox_sr
  Technology libraries:   CORE65LPSVT 
                          CLOCK65LPSVT 
                          physical_cells 
  Operating conditions:   _nominal_ 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Pin                  Type         Fanout Load Slew Delay Arrival   
                                                (fF) (ps)  (ps)   (ps)    
--------------------------------------------------------------------------
(clock clock_name)      launch                                        0 R 
ff1
  q_reg[2]/CP                                           0             0 R 
  q_reg[2]/Q            HS65_LS_DFPQX9        1  3.5   41  +118     118 F 
ff1/q[2] 
g484/a 
  g10/A                                                      +0     119   
  g10/Z                 HS65_LS_XOR2X4       17 58.6  390  +323     442 R 
g484/s 
g26/A                                                        +0     442   
g26/Z                   HS65_LS_IVX9          7 25.7  144  +214     656 F 
g424/b 
  g8/B                                                       +0     656   
  g8/Z                  HS65_LS_AND2X4        2  8.5   57  +135     791 F 
g424/s 
g382/b 
  g8/B                                                       +0     791   
  g8/Z                  HS65_LS_NOR2X6        1  3.9   49   +51     842 R 
g382/s 
g364/b 
  g2/B                                                       +0     842   
  g2/Z                  HS65_LS_OR2X9         1  5.1   31   +67     909 R 
g364/s 
g349/b 
  g2/B                                                       +0     910   
  g2/Z                  HS65_LS_NAND2X7       1  5.0   36   +40     949 F 
g349/s 
g341/b 
  g8/B                                                       +0     949   
  g8/Z                  HS65_LS_NOR2X6        1  5.1   52   +48     998 R 
g341/s 
g334/b 
  g2/B                                                       +0     998   
  g2/Z                  HS65_LS_NAND2X7       1  5.0   41   +49    1047 F 
g334/s 
g328/b 
  g8/B                                                       +0    1047   
  g8/Z                  HS65_LS_NOR2X6        1  5.0   61   +50    1097 R 
g328/s 
g323/b 
  g8/B                                                       +0    1097   
  g8/Z                  HS65_LS_NOR2X6        1  5.0   63   +47    1144 F 
g323/s 
g318/b 
  g8/B                                                       +0    1144   
  g8/Z                  HS65_LS_NOR2X6        1  5.1   57   +59    1203 R 
g318/s 
g316/b 
  g2/B                                                       +0    1203   
  g2/Z                  HS65_LS_NAND2X7       1  5.0   41   +51    1254 F 
g316/s 
g314/b 
  g8/B                                                       +0    1254   
  g8/Z                  HS65_LS_NOR2X6        1  5.1   55   +50    1305 R 
g314/s 
g312/b 
  g2/B                                                       +0    1305   
  g2/Z                  HS65_LS_NAND2X7       1  3.8   35   +46    1351 F 
g312/s 
ff3/d[0] 
  q_reg[0]/D       <<<  HS65_LS_DFPQX9                       +0    1351   
  q_reg[0]/CP           setup                           0  +102    1453 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock_name)      capture                                   10000 R 
--------------------------------------------------------------------------
Timing slack :    8547ps 
Start-point  : ff1/q_reg[2]/CP
End-point    : ff3/q_reg[0]/D
