
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003629                       # Number of seconds simulated
sim_ticks                                  3629201457                       # Number of ticks simulated
final_tick                               533238720393                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 165956                       # Simulator instruction rate (inst/s)
host_op_rate                                   220265                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 311696                       # Simulator tick rate (ticks/s)
host_mem_usage                               16890524                       # Number of bytes of host memory used
host_seconds                                 11643.41                       # Real time elapsed on the host
sim_insts                                  1932288838                       # Number of instructions simulated
sim_ops                                    2564641188                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5760                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       516224                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       393088                       # Number of bytes read from this memory
system.physmem.bytes_read::total               920576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5760                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           11264                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       127232                       # Number of bytes written to this memory
system.physmem.bytes_written::total            127232                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           45                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4033                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3071                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  7192                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             994                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  994                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1587126                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    142241759                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1516587                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    108312532                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               253658005                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1587126                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1516587                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3103713                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          35057850                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               35057850                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          35057850                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1587126                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    142241759                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1516587                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    108312532                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              288715855                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  25                       # Number of system calls
system.switch_cpus0.numCycles                 8703122                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3086635                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534579                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       206859                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1274468                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1192747                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          299845                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         8924                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3322473                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              16813860                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3086635                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1492592                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3596082                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1040086                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        759484                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1634707                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91990                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8507934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.424085                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.318637                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4911852     57.73%     57.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          354629      4.17%     61.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          333379      3.92%     65.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          315389      3.71%     69.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          259227      3.05%     72.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          187813      2.21%     74.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          137593      1.62%     76.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          209548      2.46%     78.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1798504     21.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8507934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.354658                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.931934                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3479752                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       725712                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3435006                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        41529                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        825928                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       495981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         3973                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      19972211                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        10863                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        825928                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3662597                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         360644                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        81558                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3287081                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       290120                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19374351                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           59                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        155606                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        83643                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents            2                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     26862589                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     90253963                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     90253963                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     16788545                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10074000                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3652                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1957                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           711542                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1901302                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      1019769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        23174                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       443101                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18051860                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3591                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14614632                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        23135                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5718602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     17475919                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          272                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8507934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.717765                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839163                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      3022933     35.53%     35.53% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1706734     20.06%     55.59% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1367280     16.07%     71.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       819354      9.63%     81.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       830805      9.77%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       379232      4.46%     95.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       244993      2.88%     98.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        66886      0.79%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        69717      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8507934                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          63746     58.17%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     58.17% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         21332     19.47%     77.64% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        24499     22.36%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12011759     82.19%     82.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       200137      1.37%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.56% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1591      0.01%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.57% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1551703     10.62%     94.19% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       849442      5.81%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14614632                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.679240                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             109577                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.007498                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     37869909                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     23774318                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14240334                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      14724209                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        46181                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       666100                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          444                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          271                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       236064                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads           84                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        825928                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         271870                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14806                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18055453                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        80694                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1901302                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      1019769                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         10006                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         1444                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          271                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       122923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       116064                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       238987                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14371426                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1471312                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       243205                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2307181                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2019158                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            835869                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.651295                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14251198                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14240334                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9200577                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         24882984                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.636233                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.369754                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12240054                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5816353                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3319                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206059                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7682006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.593341                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.113216                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3093348     40.27%     40.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2047154     26.65%     66.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       849487     11.06%     77.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       431302      5.61%     83.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       449998      5.86%     89.45% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       228249      2.97%     92.42% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       155713      2.03%     94.44% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89535      1.17%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       337220      4.39%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7682006                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12240054                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2018907                       # Number of memory references committed
system.switch_cpus0.commit.loads              1235202                       # Number of loads committed
system.switch_cpus0.commit.membars               1642                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1758291                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11009303                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       240295                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       337220                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25400868                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           36939313                       # The number of ROB writes
system.switch_cpus0.timesIdled                   5084                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 195188                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12240054                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.870312                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.870312                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.149013                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.149013                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        64971158                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       19479497                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18757279                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  17                       # Number of system calls
system.switch_cpus1.numCycles                 8703122                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3083872                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2686228                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       201152                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1546556                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1491714                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          215967                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         6218                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3758289                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17099882                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3083872                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1707681                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3621394                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         933819                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        407106                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           32                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1848279                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        96087                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8518167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.314574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.291242                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4896773     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          646775      7.59%     65.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          318572      3.74%     68.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          235160      2.76%     71.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          199881      2.35%     73.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          170377      2.00%     75.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           59238      0.70%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          211438      2.48%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1779953     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8518167                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.354341                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.964799                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3891913                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       381074                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3499214                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        17733                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        728228                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       340445                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         3134                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19125747                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4919                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        728228                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         4053631                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         175896                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        46659                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3353624                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       160124                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18529821                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           40                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         77590                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        68633                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     24551042                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     84375030                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     84375030                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16191365                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         8359649                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         2369                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1283                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           406567                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2824793                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       646483                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         8375                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       205891                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17440854                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         2389                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14897022                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        19381                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      4970798                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     13543274                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          131                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8518167                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.748853                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.857878                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3037362     35.66%     35.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1822463     21.40%     57.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       919704     10.80%     67.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      1079323     12.67%     80.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       805656      9.46%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       515720      6.05%     96.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       220735      2.59%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66084      0.78%     99.40% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        51120      0.60%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8518167                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          63157     73.07%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     73.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         13322     15.41%     88.48% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         9957     11.52%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11694785     78.50%     78.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       118956      0.80%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.30% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1083      0.01%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.31% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2544426     17.08%     96.39% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       537772      3.61%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14897022                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.711687                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              86436                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005802                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     38418025                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     22414160                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14388860                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14983458                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        25098                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       776674                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          127                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       167642                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        728228                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         101771                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8596                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17443247                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        67404                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2824793                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       646483                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1266                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4476                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           66                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          127                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       101891                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118708                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       220599                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14578950                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2436929                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       318069                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2960687                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2186389                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            523758                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.675140                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14415601                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14388860                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8664435                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         21353564                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.653299                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.405761                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10857828                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12351033                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5092363                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         2258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       199255                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7789939                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.585511                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.296658                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      3630290     46.60%     46.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1663280     21.35%     67.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       903274     11.60%     79.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       331155      4.25%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       282825      3.63%     87.43% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       126387      1.62%     89.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       307679      3.95%     93.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        81961      1.05%     94.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       463088      5.94%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7789939                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10857828                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12351033                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2526953                       # Number of memory references committed
system.switch_cpus1.commit.loads              2048112                       # Number of loads committed
system.switch_cpus1.commit.membars               1116                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1932364                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10785652                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       167910                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       463088                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24770026                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35616003                       # The number of ROB writes
system.switch_cpus1.timesIdled                   4882                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 184955                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10857828                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12351033                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10857828                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.801553                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.801553                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.247579                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.247579                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67497878                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18885104                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19728254                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          2250                       # number of misc regfile writes
system.l2.replacements                           7193                       # number of replacements
system.l2.tagsinuse                       2046.294355                       # Cycle average of tags in use
system.l2.total_refs                            70911                       # Total number of references to valid blocks.
system.l2.sampled_refs                           9237                       # Sample count of references to valid blocks.
system.l2.avg_refs                           7.676843                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            17.773731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      8.572829                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    810.714086                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      7.302289                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    635.215494                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            368.965624                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            197.750302                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.008679                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.004186                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.395856                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003566                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.310164                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.180159                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.096558                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999167                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         6736                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2950                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    9691                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             1741                       # number of Writeback hits
system.l2.Writeback_hits::total                  1741                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           99                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           51                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   150                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         6835                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3001                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9841                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         6835                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3001                       # number of overall hits
system.l2.overall_hits::total                    9841                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           45                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4033                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3071                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  7192                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           45                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4033                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3071                       # number of demand (read+write) misses
system.l2.demand_misses::total                   7192                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           45                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4033                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3071                       # number of overall misses
system.l2.overall_misses::total                  7192                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2098560                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    201672682                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1995999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    140272764                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       346040005                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2098560                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    201672682                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1995999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    140272764                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        346040005                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2098560                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    201672682                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1995999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    140272764                       # number of overall miss cycles
system.l2.overall_miss_latency::total       346040005                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           46                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        10769                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6021                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               16883                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         1741                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              1741                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           99                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           51                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               150                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           46                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        10868                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         6072                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17033                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           46                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        10868                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         6072                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17033                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.374501                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.510048                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.425991                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.371089                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.505764                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.422239                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.978261                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.371089                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.505764                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.422239                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 46634.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 50005.624101                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 46418.581395                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 45676.575708                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 48114.572442                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 46634.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 50005.624101                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 46418.581395                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 45676.575708                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 48114.572442                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 46634.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 50005.624101                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 46418.581395                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 45676.575708                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 48114.572442                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  994                       # number of writebacks
system.l2.writebacks::total                       994                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4033                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3071                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             7192                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4033                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3071                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              7192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4033                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3071                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             7192                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1840055                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    178684270                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1752693                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    122454860                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    304731878                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1840055                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    178684270                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1752693                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    122454860                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    304731878                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1840055                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    178684270                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1752693                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    122454860                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    304731878                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.374501                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.510048                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.425991                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.371089                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.505764                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.422239                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.978261                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.371089                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.505764                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.422239                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 40890.111111                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 44305.546739                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40760.302326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 39874.588082                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 42370.950779                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 40890.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 44305.546739                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 40760.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 39874.588082                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 42370.950779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 40890.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 44305.546739                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 40760.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 39874.588082                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 42370.950779                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               580.367154                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001644324                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   587                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1706378.746167                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    43.000809                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   537.366346                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.068912                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.861164                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.930076                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1634647                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1634647                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1634647                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1634647                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1634647                       # number of overall hits
system.cpu0.icache.overall_hits::total        1634647                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           60                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           60                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           60                       # number of overall misses
system.cpu0.icache.overall_misses::total           60                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3108239                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3108239                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3108239                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3108239                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3108239                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3108239                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1634707                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1634707                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1634707                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1634707                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1634707                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1634707                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000037                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 51803.983333                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 51803.983333                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 51803.983333                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 51803.983333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 51803.983333                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 51803.983333                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           46                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           46                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2365583                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2365583                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2365583                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2365583                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2365583                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2365583                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 51425.717391                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 51425.717391                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 51425.717391                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 51425.717391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 51425.717391                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 51425.717391                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 10868                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               174236012                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 11124                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              15663.071917                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.766261                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.233739                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.905337                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.094663                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1133718                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1133718                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       779911                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        779911                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1791                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1791                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1913629                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1913629                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1913629                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1913629                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        37868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        37868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          339                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          339                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        38207                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         38207                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        38207                       # number of overall misses
system.cpu0.dcache.overall_misses::total        38207                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1355691138                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1355691138                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9783538                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9783538                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1365474676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1365474676                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1365474676                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1365474676                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1171586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1171586                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       780250                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1791                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1951836                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1951836                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1951836                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1951836                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.032322                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032322                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000434                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000434                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019575                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019575                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019575                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019575                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 35800.442009                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 35800.442009                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 28859.994100                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 28859.994100                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 35738.861360                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 35738.861360                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 35738.861360                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 35738.861360                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1026                       # number of writebacks
system.cpu0.dcache.writebacks::total             1026                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        27099                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        27099                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          240                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          240                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        27339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        27339                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        27339                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        27339                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        10769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        10769                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           99                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           99                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        10868                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        10868                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        10868                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        10868                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    271553453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    271553453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      1986465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      1986465                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    273539918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    273539918                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    273539918                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    273539918                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.009192                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000127                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005568                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005568                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005568                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005568                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 25216.218126                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 25216.218126                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 20065.303030                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 20065.303030                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 25169.296835                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 25169.296835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 25169.296835                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 25169.296835                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     4                       # number of replacements
system.cpu1.icache.tagsinuse               558.682539                       # Cycle average of tags in use
system.cpu1.icache.total_refs               913312019                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1616481.449558                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    44.113221                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   514.569319                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.070694                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.824630                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.895325                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1848228                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1848228                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1848228                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1848228                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1848228                       # number of overall hits
system.cpu1.icache.overall_hits::total        1848228                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2763451                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2763451                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2763451                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2763451                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2763451                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2763451                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1848279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1848279                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1848279                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1848279                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1848279                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1848279                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000028                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 54185.313725                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 54185.313725                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 54185.313725                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 54185.313725                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 54185.313725                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 54185.313725                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2445285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2445285                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2445285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2445285                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2445285                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2445285                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000025                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000025                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 52027.340426                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 52027.340426                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 52027.340426                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 52027.340426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 52027.340426                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 52027.340426                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  6072                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               206742047                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  6328                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              32670.993521                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.456254                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.543746                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.826001                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.173999                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      2215480                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        2215480                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       476293                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        476293                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1232                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1232                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1125                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1125                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2691773                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2691773                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2691773                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2691773                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        20597                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20597                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          153                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          153                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        20750                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         20750                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        20750                       # number of overall misses
system.cpu1.dcache.overall_misses::total        20750                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    908048498                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    908048498                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5245104                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5245104                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    913293602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    913293602                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    913293602                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    913293602                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      2236077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      2236077                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       476446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       476446                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1232                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1125                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2712523                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2712523                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2712523                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2712523                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009211                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009211                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000321                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000321                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007650                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007650                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007650                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007650                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 44086.444531                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 44086.444531                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34281.725490                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34281.725490                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 44014.149494                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 44014.149494                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 44014.149494                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 44014.149494                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          715                       # number of writebacks
system.cpu1.dcache.writebacks::total              715                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        14576                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        14576                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          102                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        14678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        14678                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        14678                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        14678                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6021                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6021                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         6072                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         6072                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         6072                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         6072                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    174582846                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    174582846                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1205560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1205560                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    175788406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    175788406                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    175788406                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    175788406                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002693                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000107                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002239                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002239                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002239                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002239                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 28995.656203                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 28995.656203                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 23638.431373                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 23638.431373                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 28950.659750                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 28950.659750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 28950.659750                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 28950.659750                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
