{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1533826716172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1533826716173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug  9 11:58:36 2018 " "Processing started: Thu Aug  9 11:58:36 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1533826716173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826716173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NIOS-Blink-LED -c NIOS-Blink-LED " "Command: quartus_map --read_settings_files=on --write_settings_files=off NIOS-Blink-LED -c NIOS-Blink-LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826716173 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1533826716422 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1533826716422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "topLevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file topLevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 topLevel-rtl " "Found design unit 1: topLevel-rtl" {  } { { "topLevel.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/topLevel.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533826726710 ""} { "Info" "ISGN_ENTITY_NAME" "1 topLevel " "Found entity 1: topLevel" {  } { { "topLevel.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/topLevel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533826726710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/LED_peripheral.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/LED_peripheral.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_peripheral-rtl " "Found design unit 1: LED_peripheral-rtl" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533826726710 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_peripheral " "Found entity 1: LED_peripheral" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1533826726710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "topLevel " "Elaborating entity \"topLevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1533826726753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_peripheral LED_peripheral:u1 " "Elaborating entity \"LED_peripheral\" for hierarchy \"LED_peripheral:u1\"" {  } { { "topLevel.vhd" "u1" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/topLevel.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533826726755 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "fq LED_peripheral.vhd(33) " "VHDL Process Statement warning at LED_peripheral.vhd(33): inferring latch(es) for signal or variable \"fq\", which holds its previous value in one or more paths through the process" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 33 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1533826726758 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[0\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[0\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726761 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[1\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[1\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726761 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[2\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[2\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726762 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[3\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[3\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726762 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[4\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[4\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726762 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[5\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[5\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726762 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[6\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[6\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726762 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[7\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[7\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726762 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[8\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[8\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[9\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[9\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[10\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[10\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[11\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[11\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[12\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[12\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[13\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[13\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[14\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[14\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726763 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[15\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[15\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[16\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[16\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[17\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[17\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[18\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[18\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[19\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[19\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[20\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[20\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[21\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[21\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[22\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[22\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[23\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[23\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[24\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[24\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726764 "|topLevel|LED_peripheral:u1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fq\[25\] LED_peripheral.vhd(55) " "Inferred latch for \"fq\[25\]\" at LED_peripheral.vhd(55)" {  } { { "output_files/LED_peripheral.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/output_files/LED_peripheral.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826726765 "|topLevel|LED_peripheral:u1"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1533826727341 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1533826727702 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1533826727702 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fpga_key_pio\[1\] " "No output dependent on input pin \"fpga_key_pio\[1\]\"" {  } { { "topLevel.vhd" "" { Text "/home/sabrina/GitHub/EmbarcadosAvancados/topLevel.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1533826727738 "|topLevel|fpga_key_pio[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1533826727738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1533826727739 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1533826727739 ""} { "Info" "ICUT_CUT_TM_LCELLS" "76 " "Implemented 76 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1533826727739 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1533826727739 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1034 " "Peak virtual memory: 1034 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1533826727743 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug  9 11:58:47 2018 " "Processing ended: Thu Aug  9 11:58:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1533826727743 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1533826727743 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1533826727743 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1533826727743 ""}
