---

# DO NOT EDIT!
# Automatically generated via docusaurus-plugin-doxygen by Doxygen.

slug: /api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx12cachecontrol
custom_edit_url: null
keywords:
  - doxygen
  - reference
  - class
toc_max_heading_level: 3

---

import CodeBlock from '@theme/CodeBlock'

import DoxygenPage from '@xpack/docusaurus-plugin-doxygen/components/DoxygenPage'
import MemberDefinition from '@xpack/docusaurus-plugin-doxygen/components/MemberDefinition'
import MembersIndex from '@xpack/docusaurus-plugin-doxygen/components/MembersIndex'
import MembersIndexItem from '@xpack/docusaurus-plugin-doxygen/components/MembersIndexItem'
import SectionDefinition from '@xpack/docusaurus-plugin-doxygen/components/SectionDefinition'

import pluginConfig from '@site/docusaurus-plugin-doxygen-config.json'

# The `SIGfx12CacheControl` Class Reference

<DoxygenPage pluginConfig={pluginConfig}>



## Declaration

<CodeBlock>class anonymous_namespace{SIMemoryLegalizer.cpp}::SIGfx12CacheControl</CodeBlock>

## Base class

<MembersIndex>

<MembersIndexItem
  type="class"
  name={<><a href="/docs/api/classes/anonymous-namespace-simemorylegalizer-cpp-/sigfx11cachecontrol">SIGfx11CacheControl</a></>}>
</MembersIndexItem>

</MembersIndex>

## Public Constructors Index

<MembersIndex>

<MembersIndexItem
  name={<><a href="#a4810933233f160a2dbddd23095413685">SIGfx12CacheControl</a> (const GCNSubtarget &amp;ST)</>}>
</MembersIndexItem>

</MembersIndex>

## Public Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#ac8c8cc2876c6d1863a03d926cf5e53e8">enableLoadCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#ac8c8cc2876c6d1863a03d926cf5e53e8">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#aec90cd5cadc970b39ca4609e79159c54">enableRMWCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#aec90cd5cadc970b39ca4609e79159c54">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad75eb33a640278380a562e344cc2f5a7">enableStoreCacheBypass</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const override</>}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>. <a href="#ad75eb33a640278380a562e344cc2f5a7">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#acb56865ac127afa818b94df112fe4a2d">enableVolatileAndOrNonTemporal</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse) const override</>}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use. <a href="#acb56865ac127afa818b94df112fe4a2d">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#af13701df68c42f280802442b6448d530">expandSystemScopeStore</a> (MachineBasicBlock::iterator &amp;MI) const override</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a91bdbe4fa62b27dc742255dd1d9b16f4">insertAcquire</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, Position Pos) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> . <a href="#a91bdbe4fa62b27dc742255dd1d9b16f4">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#abd7e366e4bb57f129d2e7204e4359498">insertRelease</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, bool IsCrossAddrSpaceOrdering, Position Pos) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>. <a href="#abd7e366e4bb57f129d2e7204e4359498">More...</a>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a0569f01e3d6c805c55d479767678e539">insertWait</a> (MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace, SIMemOp Op, bool IsCrossAddrSpaceOrdering, Position Pos, AtomicOrdering Order) const override</>}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure memory instructions before <code>Pos</code> of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> have completed. <a href="#a0569f01e3d6c805c55d479767678e539">More...</a>
</MembersIndexItem>

</MembersIndex>

## Protected Member Functions Index

<MembersIndex>

<MembersIndexItem
  type="bool"
  name={<><a href="#afd2b540da970228602da10afc6023333">insertWaitsBeforeSystemScopeStore</a> (const MachineBasicBlock::iterator MI) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#ad46cc43080b65ebfc0a67c4bbca405a3">setAtomicScope</a> (const MachineBasicBlock::iterator &amp;MI, SIAtomicScope Scope, SIAtomicAddrSpace AddrSpace) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a8a2ade61e77da25454c0aae4726ab8ce">setScope</a> (const MachineBasicBlock::iterator MI, AMDGPU::CPol::CPol Value) const</>}>
</MembersIndexItem>

<MembersIndexItem
  type="bool"
  name={<><a href="#a37c6dfcc28519b6d7e82c3819f4735f5">setTH</a> (const MachineBasicBlock::iterator MI, AMDGPU::CPol::CPol Value) const</>}>
</MembersIndexItem>

</MembersIndex>


Definition at line 584 of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.

<SectionDefinition>

## Public Constructors

### SIGfx12CacheControl() {#a4810933233f160a2dbddd23095413685}

<MemberDefinition
  prototype={<>anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx12CacheControl::SIGfx12CacheControl (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/gcnsubtarget">GCNSubtarget</a> &amp; ST)</>}
  labels = {["inline"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00608">608</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Public Member Functions

### enableLoadCacheBypass() {#ac8c8cc2876c6d1863a03d926cf5e53e8}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx12CacheControl::enableLoadCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["inline", "virtual"]}>
Update <code>MI</code> memory load instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00629">629</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableRMWCacheBypass() {#aec90cd5cadc970b39ca4609e79159c54}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx12CacheControl::enableRMWCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["inline", "virtual"]}>
Update <code>MI</code> memory read-modify-write instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00641">641</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableStoreCacheBypass() {#ad75eb33a640278380a562e344cc2f5a7}

<MemberDefinition
  prototype={<>bool anonymous&#95;namespace&#123;SIMemoryLegalizer.cpp&#125;::SIGfx12CacheControl::enableStoreCacheBypass (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["inline", "virtual"]}>
Update <code>MI</code> memory store instruction to bypass any caches up to the <code>Scope</code> memory scope for address spaces <code>AddrSpace</code>.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00635">635</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### enableVolatileAndOrNonTemporal() {#acb56865ac127afa818b94df112fe4a2d}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::enableVolatileAndOrNonTemporal (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsVolatile, bool IsNonTemporal, bool IsLastUse) const</>}
  labels = {["virtual"]}>
Update <code>MI</code> memory instruction of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> to indicate it is volatile and/or nontemporal/last-use.

Return true iff the instruction was modified.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00618">618</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### expandSystemScopeStore() {#af13701df68c42f280802442b6448d530}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::expandSystemScopeStore (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI) const</>}
  labels = {["virtual"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00623">623</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertAcquire() {#a91bdbe4fa62b27dc742255dd1d9b16f4}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::insertAcquire (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure any subsequent memory instructions of this thread with address spaces <code>AddrSpace</code> will observe the previous memory operations by any thread for memory scopes up to memory scope <code>Scope</code> .

Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00615">615</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertRelease() {#abd7e366e4bb57f129d2e7204e4359498}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::insertRelease (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure previous memory instructions by this thread with address spaces <code>AddrSpace</code> have completed and can be observed by subsequent memory instructions by any thread executing in memory scope <code>Scope</code>.

<code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00625">625</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### insertWait() {#a0569f01e3d6c805c55d479767678e539}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::insertWait (<a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a7d1379b61882d548830c6e5b216942a9">SIMemOp</a> Op, bool IsCrossAddrSpaceOrdering, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a9e7ad3c4e4254ff96b3ddbd4a6515dc2">Position</a> Pos, <a href="/docs/api/namespaces/llvm/#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Order) const</>}
  labels = {["virtual"]}>
Inserts any necessary instructions at position <code>Pos</code> relative to instruction <code>MI</code> to ensure memory instructions before <code>Pos</code> of kind <code><a href="/docs/api/namespaces/llvm/#ab471937b9a227e70c7fe8bd9604014d6">Op</a></code> associated with address spaces <code>AddrSpace</code> have completed.

Used between memory instructions to enforce the order they become visible as observed by other memory instructions executing in memory scope <code>Scope</code>. <code>IsCrossAddrSpaceOrdering</code> indicates if the memory ordering is between address spaces. Returns true iff any instructions inserted.

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00610">610</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<SectionDefinition>

## Protected Member Functions

### insertWaitsBeforeSystemScopeStore() {#afd2b540da970228602da10afc6023333}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::insertWaitsBeforeSystemScopeStore (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI) const</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00602">602</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### setAtomicScope() {#ad46cc43080b65ebfc0a67c4bbca405a3}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::setAtomicScope (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &amp; MI, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a3a7d6d0a72ccf09bee528f6baa0bf974">SIAtomicScope</a> Scope, <a href="/docs/api/namespaces/anonymous-simemorylegalizer-cpp-/#a468bcaf55f58682520bae3261b54cc95">SIAtomicAddrSpace</a> AddrSpace) const</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00604">604</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### setScope() {#a8a2ade61e77da25454c0aae4726ab8ce}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::setScope (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/namespaces/llvm/amdgpu/cpol/#a7d79a4b341da8ac60b91c1f4b1ea42c4">AMDGPU::CPol::CPol</a> Value) const</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00592">592</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

### setTH() {#a37c6dfcc28519b6d7e82c3819f4735f5}

<MemberDefinition
  prototype={<>bool SIGfx12CacheControl::setTH (<a href="/docs/api/files/lib/lib/target/lib/target/aarch64/aarch64promoteconstant-cpp/#a90f8350fecae261c25be85d38b451bff">const</a> <a href="/docs/api/classes/llvm/machinebasicblock/#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MI, <a href="/docs/api/namespaces/llvm/amdgpu/cpol/#a7d79a4b341da8ac60b91c1f4b1ea42c4">AMDGPU::CPol::CPol</a> Value) const</>}
  labels = {["protected"]}>

Definition at line <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp/#l00588">588</a> of file <a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a>.
</MemberDefinition>

</SectionDefinition>

<hr/>

The documentation for this class was generated from the following file:

<ul>
<li><a href="/docs/api/files/lib/lib/target/lib/target/amdgpu/simemorylegalizer-cpp">SIMemoryLegalizer.cpp</a></li>
</ul>

</DoxygenPage>
