// Seed: 3752142104
module module_0;
  tri id_1 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_6, id_7;
  module_0();
endmodule
module module_2 (
    input  logic id_0,
    output logic id_1,
    input  logic id_2,
    input  wor   id_3,
    input  logic id_4
);
  always begin
    begin
      id_1 <= 1'b0;
    end
    if (id_0.sum) if (1) $display(id_4, id_4 * id_2, id_4, id_0);
    id_1 <= id_2;
    id_1 <= 1'b0 !=? id_0;
  end
  always id_1 <= id_4;
  module_0();
  assign id_1 = 1;
  always id_1 <= 1;
  logic id_6 = id_4;
endmodule
