// Seed: 943549717
module module_0 (
    output supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input wire id_3,
    output wire id_4,
    output wor id_5,
    input supply1 id_6
);
  assign id_0 = id_2;
  reg id_8;
  always @(posedge id_8) begin : LABEL_0
    id_8 <= 1;
  end
endmodule
module module_1 (
    input wor id_0,
    input uwire id_1,
    input supply1 id_2,
    output supply1 id_3,
    output tri id_4,
    input wor id_5,
    input tri id_6,
    output tri1 id_7,
    output wor id_8
);
  tri1 id_10 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_1,
      id_4,
      id_7,
      id_6
  );
  assign modCall_1.id_5 = 0;
endmodule
