#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Mar 19 15:30:59 2016
# Process ID: 10612
# Current directory: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.runs/synth_1
# Command line: vivado.exe -log clk_divider.vds -mode batch -messageDb vivado.pb -notrace -source clk_divider.tcl
# Log file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.runs/synth_1/clk_divider.vds
# Journal file: C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source clk_divider.tcl -notrace
Command: synth_design -top clk_divider -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 264.965 ; gain = 93.371
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'clk_divider' [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/sources_1/new/clk_divider.v:2]
INFO: [Synth 8-638] synthesizing module 'dff' [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/sources_1/new/dff.v:2]
INFO: [Synth 8-256] done synthesizing module 'dff' (1#1) [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/sources_1/new/dff.v:2]
WARNING: [Synth 8-567] referenced signal 'clkdiv' should be on the sensitivity list [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/sources_1/new/clk_divider.v:37]
INFO: [Synth 8-256] done synthesizing module 'clk_divider' (2#1) [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/sources_1/new/clk_divider.v:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 301.219 ; gain = 129.625
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 301.219 ; gain = 129.625
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/constrs_1/new/cons.xdc]
Finished Parsing XDC File [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/constrs_1/new/cons.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/junhao.zhang.freddie/Vivado_Projects/lab5/project_4/project_4.srcs/constrs_1/new/cons.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/clk_divider_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/clk_divider_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 569.543 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 569.543 ; gain = 397.949

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 569.543 ; gain = 397.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 572.430 ; gain = 400.836

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    27|
|3     |LUT4 |     1|
|4     |LUT6 |     2|
|5     |FDCE |     7|
|6     |FDPE |     1|
|7     |FDRE |    27|
|8     |IBUF |     4|
|9     |OBUF |     8|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+-------+------+
|      |Instance                       |Module |Cells |
+------+-------------------------------+-------+------+
|1     |top                            |       |    78|
|2     |  \dff_gen_label[10].dff_inst  |dff    |     2|
|3     |  \dff_gen_label[11].dff_inst  |dff_0  |     2|
|4     |  \dff_gen_label[12].dff_inst  |dff_1  |     2|
|5     |  \dff_gen_label[13].dff_inst  |dff_2  |     2|
|6     |  \dff_gen_label[14].dff_inst  |dff_3  |     2|
|7     |  \dff_gen_label[15].dff_inst  |dff_4  |     2|
|8     |  \dff_gen_label[16].dff_inst  |dff_5  |     2|
|9     |  \dff_gen_label[17].dff_inst  |dff_6  |     2|
|10    |  \dff_gen_label[18].dff_inst  |dff_7  |     2|
|11    |  \dff_gen_label[19].dff_inst  |dff_8  |     2|
|12    |  \dff_gen_label[1].dff_inst   |dff_9  |     2|
|13    |  \dff_gen_label[20].dff_inst  |dff_10 |     2|
|14    |  \dff_gen_label[21].dff_inst  |dff_11 |     2|
|15    |  \dff_gen_label[22].dff_inst  |dff_12 |     2|
|16    |  \dff_gen_label[23].dff_inst  |dff_13 |     3|
|17    |  \dff_gen_label[24].dff_inst  |dff_14 |     2|
|18    |  \dff_gen_label[25].dff_inst  |dff_15 |     2|
|19    |  \dff_gen_label[26].dff_inst  |dff_16 |     2|
|20    |  \dff_gen_label[2].dff_inst   |dff_17 |     2|
|21    |  \dff_gen_label[3].dff_inst   |dff_18 |     2|
|22    |  \dff_gen_label[4].dff_inst   |dff_19 |     2|
|23    |  \dff_gen_label[5].dff_inst   |dff_20 |     2|
|24    |  \dff_gen_label[6].dff_inst   |dff_21 |     2|
|25    |  \dff_gen_label[7].dff_inst   |dff_22 |     2|
|26    |  \dff_gen_label[8].dff_inst   |dff_23 |     2|
|27    |  \dff_gen_label[9].dff_inst   |dff_24 |     2|
|28    |  dff_inst0                    |dff_25 |     2|
+------+-------------------------------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 572.430 ; gain = 113.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 572.430 ; gain = 400.836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 572.430 ; gain = 384.996
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 572.430 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat Mar 19 15:31:23 2016...
