
Selected circuits
===================
 - **Circuit**: 8-bit signed adders (no overflow)
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and ep parameters

Parameters of selected circuits
----------------------------

| Circuit name | MAE<sub>%</sub> | WCE<sub>%</sub> | EP<sub>%</sub> | MRE<sub>%</sub> | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| add8se_7A2 | 0.00 | 0.00 | 0.00 | 0.00 | 0 |  [[Verilog](add8se_7A2.v)]  [[C](add8se_7A2.c)] |
| add8se_7C9 | 0.078 | 0.78 | 12.50 | 1.00 | 0.5 |  [[Verilog](add8se_7C9.v)]  [[C](add8se_7C9.c)] |
| add8se_91X | 0.20 | 0.78 | 25.00 | 1.74 | 1.0 |  [[Verilog](add8se_91X.v)]  [[C](add8se_91X.c)] |
| add8se_78P | 0.39 | 0.78 | 50.00 | 4.15 | 2.0 |  [[Verilog](add8se_78P.v)]  [[C](add8se_78P.c)] |
| add8se_7LN | 0.47 | 1.17 | 62.50 | 4.89 | 2.8 |  [[Verilog](add8se_7LN.v)]  [[C](add8se_7LN.c)] |
| add8se_90J | 0.55 | 1.56 | 78.12 | 5.69 | 3.2 |  [[Verilog](add8se_90J.v)]  [[C](add8se_90J.c)] |
| add8se_8VV | 1.09 | 3.12 | 89.06 | 10.79 | 12 |  [[Verilog](add8se_8VV.v)]  [[C](add8se_8VV.c)] |
| add8se_8XS | 25.00 | 50.00 | 99.95 | 249.36 | 4798 |  [[Verilog](add8se_8XS.v)]  [[C](add8se_8XS.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)

References
--------------
n/a

             