module counter(

  input clk, //clock signal input
  input rst, //reset signal input
  output reg [3:0] count //4-bit counter output

);

  always @ (posedge clk) begin
    if (rst == 1) begin //when reset signal is high
      count <= 0; //reset counter to 0
    end else begin //when reset signal is low
      case (count) //use case statement to determine next count value
        0: count <= 1; //if current count is 0, next count is 1
        1: count <= 2; //if current count is 1, next count is 2
        2: count <= 3; //if current count is 2, next count is 3
        3: count <= 0; //if current count is 3, next count is 0
      endcase
    end
  end

endmodule