{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 07 12:42:32 2013 " "Info: Processing started: Mon Oct 07 12:42:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab4 -c lab4 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[1\] " "Info: Detected ripple clock \"ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[1\]\" as buffer" {  } { { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\] " "Info: Detected ripple clock \"ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]\" as buffer" {  } { { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } } { "d:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] register IPreg:inst\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 186.29 MHz 5.368 ns Internal " "Info: Clock \"clk\" has Internal fmax of 186.29 MHz between source register \"CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"IPreg:inst\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]\" (period= 5.368 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.592 ns + Longest register register " "Info: + Longest register to register delay is 1.592 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X7_Y13_N1 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X7_Y13_N1; Fanout = 12; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.262 ns) + CELL(0.272 ns) 0.534 ns inst3 2 COMB LCCOMB_X7_Y13_N22 8 " "Info: 2: + IC(0.262 ns) + CELL(0.272 ns) = 0.534 ns; Loc. = LCCOMB_X7_Y13_N22; Fanout = 8; COMB Node = 'inst3'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] inst3 } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 72 -32 32 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.312 ns) + CELL(0.746 ns) 1.592 ns IPreg:inst\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 3 REG LCFF_X6_Y13_N31 2 " "Info: 3: + IC(0.312 ns) + CELL(0.746 ns) = 1.592 ns; Loc. = LCFF_X6_Y13_N31; Fanout = 2; REG Node = 'IPreg:inst\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { inst3 IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.018 ns ( 63.94 % ) " "Info: Total cell delay = 1.018 ns ( 63.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.574 ns ( 36.06 % ) " "Info: Total interconnect delay = 0.574 ns ( 36.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] inst3 IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} inst3 {} IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.262ns 0.312ns } { 0.000ns 0.272ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.592 ns - Smallest " "Info: - Smallest clock skew is -3.592 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.487 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.487 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 11 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 11; COMB Node = 'clk~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.672 ns) + CELL(0.618 ns) 2.487 ns IPreg:inst\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\] 3 REG LCFF_X6_Y13_N31 2 " "Info: 3: + IC(0.672 ns) + CELL(0.618 ns) = 2.487 ns; Loc. = LCFF_X6_Y13_N31; Fanout = 2; REG Node = 'IPreg:inst\|lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_n9j:auto_generated\|safe_q\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.290 ns" { clk~clkctrl IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.19 % ) " "Info: Total cell delay = 1.472 ns ( 59.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.015 ns ( 40.81 % ) " "Info: Total interconnect delay = 1.015 ns ( 40.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.079 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 6.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.712 ns) 3.202 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\] 2 REG LCFF_X29_Y11_N15 3 " "Info: 2: + IC(1.636 ns) + CELL(0.712 ns) = 3.202 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 3; REG Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 4.764 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(1.562 ns) + CELL(0.000 ns) = 4.764 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.079 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X7_Y13_N1 12 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 6.079 ns; Loc. = LCFF_X7_Y13_N1; Fanout = 12; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 35.93 % ) " "Info: Total cell delay = 2.184 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 64.07 % ) " "Info: Total interconnect delay = 3.895 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.079 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.697ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.079 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.697ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_n9j.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/cntr_n9j.tdf" 91 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.592 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] inst3 IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "1.592 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} inst3 {} IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.262ns 0.312ns } { 0.000ns 0.272ns 0.746ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.487 ns" { clk clk~clkctrl IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "2.487 ns" { clk {} clk~combout {} clk~clkctrl {} IPreg:inst|lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_n9j:auto_generated|safe_q[7] {} } { 0.000ns 0.000ns 0.343ns 0.672ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.079 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.697ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] MemoryData\[0\] clk 0.071 ns register " "Info: tsu for register \"CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"MemoryData\[0\]\", clock pin = \"clk\") is 0.071 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.060 ns + Longest pin register " "Info: + Longest pin to register delay is 6.060 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns MemoryData\[0\] 1 PIN PIN_H20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_H20; Fanout = 2; PIN Node = 'MemoryData\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryData[0] } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 408 -528 -352 424 "MemoryData\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.941 ns) + CELL(0.309 ns) 6.060 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 2 REG LCFF_X7_Y13_N1 12 " "Info: 2: + IC(4.941 ns) + CELL(0.309 ns) = 6.060 ns; Loc. = LCFF_X7_Y13_N1; Fanout = 12; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.250 ns" { MemoryData[0] CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.119 ns ( 18.47 % ) " "Info: Total cell delay = 1.119 ns ( 18.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.941 ns ( 81.53 % ) " "Info: Total interconnect delay = 4.941 ns ( 81.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { MemoryData[0] CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { MemoryData[0] {} MemoryData[0]~combout {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.941ns } { 0.000ns 0.810ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.079 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 6.079 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.712 ns) 3.202 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\] 2 REG LCFF_X29_Y11_N15 3 " "Info: 2: + IC(1.636 ns) + CELL(0.712 ns) = 3.202 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 3; REG Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 4.764 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(1.562 ns) + CELL(0.000 ns) = 4.764 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.697 ns) + CELL(0.618 ns) 6.079 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\] 4 REG LCFF_X7_Y13_N1 12 " "Info: 4: + IC(0.697 ns) + CELL(0.618 ns) = 6.079 ns; Loc. = LCFF_X7_Y13_N1; Fanout = 12; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.315 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 35.93 % ) " "Info: Total cell delay = 2.184 ns ( 35.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.895 ns ( 64.07 % ) " "Info: Total interconnect delay = 3.895 ns ( 64.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.079 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.697ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.060 ns" { MemoryData[0] CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.060 ns" { MemoryData[0] {} MemoryData[0]~combout {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 4.941ns } { 0.000ns 0.810ns 0.309ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.079 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.079 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.697ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk TestCommand\[7\] CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 11.240 ns register " "Info: tco from clock \"clk\" to destination pin \"TestCommand\[7\]\" through register \"CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]\" is 11.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 6.075 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 6.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.712 ns) 3.202 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\] 2 REG LCFF_X29_Y11_N15 3 " "Info: 2: + IC(1.636 ns) + CELL(0.712 ns) = 3.202 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 3; REG Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 4.764 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(1.562 ns) + CELL(0.000 ns) = 4.764 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.618 ns) 6.075 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 4 REG LCFF_X5_Y13_N11 2 " "Info: 4: + IC(0.693 ns) + CELL(0.618 ns) = 6.075 ns; Loc. = LCFF_X5_Y13_N11; Fanout = 2; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 35.95 % ) " "Info: Total cell delay = 2.184 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 64.05 % ) " "Info: Total interconnect delay = 3.891 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.693ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.071 ns + Longest register pin " "Info: + Longest register to pin delay is 5.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\] 1 REG LCFF_X5_Y13_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y13_N11; Fanout = 2; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.947 ns) + CELL(2.124 ns) 5.071 ns TestCommand\[7\] 2 PIN PIN_J6 0 " "Info: 2: + IC(2.947 ns) + CELL(2.124 ns) = 5.071 ns; Loc. = PIN_J6; Fanout = 0; PIN Node = 'TestCommand\[7\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] TestCommand[7] } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 552 408 600 568 "TestCommand\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 41.89 % ) " "Info: Total cell delay = 2.124 ns ( 41.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.947 ns ( 58.11 % ) " "Info: Total interconnect delay = 2.947 ns ( 58.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] TestCommand[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] {} TestCommand[7] {} } { 0.000ns 2.947ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.693ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.071 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] TestCommand[7] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.071 ns" { CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[7] {} TestCommand[7] {} } { 0.000ns 2.947ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "RonIN\[0\] MemoryDataOut\[0\] 7.367 ns Longest " "Info: Longest tpd from source pin \"RonIN\[0\]\" to destination pin \"MemoryDataOut\[0\]\" is 7.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.772 ns) 0.772 ns RonIN\[0\] 1 PIN PIN_AA9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.772 ns) = 0.772 ns; Loc. = PIN_AA9; Fanout = 1; PIN Node = 'RonIN\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { RonIN[0] } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 512 -520 -352 528 "RonIN\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.613 ns) + CELL(1.982 ns) 7.367 ns MemoryDataOut\[0\] 2 PIN PIN_AA4 0 " "Info: 2: + IC(4.613 ns) + CELL(1.982 ns) = 7.367 ns; Loc. = PIN_AA4; Fanout = 0; PIN Node = 'MemoryDataOut\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.595 ns" { RonIN[0] MemoryDataOut[0] } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 0 1496 1698 16 "MemoryDataOut\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.754 ns ( 37.38 % ) " "Info: Total cell delay = 2.754 ns ( 37.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.613 ns ( 62.62 % ) " "Info: Total interconnect delay = 4.613 ns ( 62.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.367 ns" { RonIN[0] MemoryDataOut[0] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "7.367 ns" { RonIN[0] {} RonIN[0]~combout {} MemoryDataOut[0] {} } { 0.000ns 0.000ns 4.613ns } { 0.000ns 0.772ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] MemoryData\[3\] clk 1.116 ns register " "Info: th for register \"CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]\" (data pin = \"MemoryData\[3\]\", clock pin = \"clk\") is 1.116 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 6.075 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 6.075 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 3 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 3; CLK Node = 'clk'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 136 -728 -560 152 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.636 ns) + CELL(0.712 ns) 3.202 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\] 2 REG LCFF_X29_Y11_N15 3 " "Info: 2: + IC(1.636 ns) + CELL(0.712 ns) = 3.202 ns; Loc. = LCFF_X29_Y11_N15; Fanout = 3; REG Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.348 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.562 ns) + CELL(0.000 ns) 4.764 ns ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl 3 COMB CLKCTRL_G8 8 " "Info: 3: + IC(1.562 ns) + CELL(0.000 ns) = 4.764 ns; Loc. = CLKCTRL_G8; Fanout = 8; COMB Node = 'ClkRouter:inst1\|lpm_decode1:inst\|lpm_decode:lpm_decode_component\|decode_h5h:auto_generated\|dffe1a\[0\]~clkctrl'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.562 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl } "NODE_NAME" } } { "db/decode_h5h.tdf" "" { Text "D:/repositories/Sifo5/lab5/db/decode_h5h.tdf" 29 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.693 ns) + CELL(0.618 ns) 6.075 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 4 REG LCFF_X5_Y13_N3 1 " "Info: 4: + IC(0.693 ns) + CELL(0.618 ns) = 6.075 ns; Loc. = LCFF_X5_Y13_N3; Fanout = 1; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.311 ns" { ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.184 ns ( 35.95 % ) " "Info: Total cell delay = 2.184 ns ( 35.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.891 ns ( 64.05 % ) " "Info: Total interconnect delay = 3.891 ns ( 64.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.693ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.108 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.108 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns MemoryData\[3\] 1 PIN PIN_M20 2 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_M20; Fanout = 2; PIN Node = 'MemoryData\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemoryData[3] } "NODE_NAME" } } { "control.bdf" "" { Schematic "D:/repositories/Sifo5/lab5/control.bdf" { { 408 -528 -352 424 "MemoryData\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.935 ns) + CELL(0.309 ns) 5.108 ns CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\] 2 REG LCFF_X5_Y13_N3 1 " "Info: 2: + IC(3.935 ns) + CELL(0.309 ns) = 5.108 ns; Loc. = LCFF_X5_Y13_N3; Fanout = 1; REG Node = 'CommandHandler:inst2\|lpm_tff1:inst\|lpm_ff:lpm_ff_component\|dffs\[3\]'" {  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.244 ns" { MemoryData[3] CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.173 ns ( 22.96 % ) " "Info: Total cell delay = 1.173 ns ( 22.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.935 ns ( 77.04 % ) " "Info: Total interconnect delay = 3.935 ns ( 77.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { MemoryData[3] CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { MemoryData[3] {} MemoryData[3]~combout {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.935ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { clk ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "6.075 ns" { clk {} clk~combout {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0] {} ClkRouter:inst1|lpm_decode1:inst|lpm_decode:lpm_decode_component|decode_h5h:auto_generated|dffe1a[0]~clkctrl {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 1.636ns 1.562ns 0.693ns } { 0.000ns 0.854ns 0.712ns 0.000ns 0.618ns } "" } } { "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.108 ns" { MemoryData[3] CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] } "NODE_NAME" } } { "d:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/quartus/bin/Technology_Viewer.qrui" "5.108 ns" { MemoryData[3] {} MemoryData[3]~combout {} CommandHandler:inst2|lpm_tff1:inst|lpm_ff:lpm_ff_component|dffs[3] {} } { 0.000ns 0.000ns 3.935ns } { 0.000ns 0.864ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "145 " "Info: Peak virtual memory: 145 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 07 12:42:33 2013 " "Info: Processing ended: Mon Oct 07 12:42:33 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
