// Seed: 2462615932
module module_0 (
    input  wor   id_0,
    output tri   id_1,
    input  uwire id_2
);
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri0  id_0,
    input  tri   id_1,
    input  wor   id_2,
    output tri0  id_3,
    input  uwire id_4
);
  wire id_6, id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_4
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_2;
  parameter id_1 = -1;
  wand id_2, id_3;
  tri1 id_4, id_5;
  uwire id_6;
  assign id_4 = id_6;
  assign id_5 = -1 == -1;
  assign module_0.type_4 = 0;
  tri0 id_7 = id_4#(
      .id_2(1),
      .id_3(1 ? 1 : 1'b0)
  );
  assign id_2 = id_4;
endmodule
