************************************************************************
* TOOL : Unit Test Compiler VERSION 7.0.0.1.031.001                    *
*                                                                      *
* COMMAND : attolprepro PTU/SUT_S429_MON_CMON_SILENT_BUS_CHECK.ptu     *
*   TMP/COV_SUT_S429_MON_CMON_SILENT_BUS_CHECK.c "./TMP" -LANGUAGE=C   *
*   -TARGET=RS6000 -FAST -INCL=/view/gcod_DEV_S429_G10_VXXX/cc_OD_01   *
*   /S429/DEV/CFG/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV   *
*   /DBS/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV/HWU/INC,   *
*   /view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV/MON/INC,/view       *
*   /gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN04/CMTY/DEV/CS/INC,/view      *
*   /gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/HWCT/INC,/view   *
*   /gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/KCT/INC,/view    *
*   /gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/MACT/INC,/view   *
*   /gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/MCCT/INC,/view   *
*   /gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN02/A653_IRS/LIV/CFG/CT/INC,   *
*   /view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN02/A653_IRS/LIV/IRS      *
*   /API/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN02/A653_IRS     *
*   /LIV/IRS/KRN/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN03      *
*   /CDRV_IRS/LIV/IRS/KRN/INC -DEFINE=const= -NOSIMULATION             *
*   -STD_DEFINE=/view/gcod_DEV_S429_G10_VXXX/cc_OD_CMN00/TESTYG        *
*   /TOOLS/ATTOL/RUNTIME/ana/atus_c.def                                *
*                                                                      *
* FILE : /view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_PTU/SUT/MON/TMP    *
*   /COV_SUT_S429_MON_CMON_SILENT_BUS_CHECK.tdc                        *
*                                                                      *
* DATE : Mon Dec  2 12:10:36 2013                                      *
************************************************************************
E11 0 /view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_PTU/SUT/MON/PTU/SUT_S429_MON_CMON_SILENT_BUS_CHECK.ptu
C0 attolprepro PTU/SUT_S429_MON_CMON_SILENT_BUS_CHECK.ptu TMP/COV_SUT_S429_MON_CMON_SILENT_BUS_CHECK.c "./TMP" -LANGUAGE=C -TARGET=RS6000 -FAST -INCL=/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV/CFG/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV/DBS/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV/HWU/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429/DEV/MON/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN04/CMTY/DEV/CS/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/HWCT/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/KCT/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/MACT/INC,/view/gcod_DEV_S429_G10_VXXX/cc_OD_01/S429_IRS/LIV/CFG/MCCT/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN02/A653_IRS/LIV/CFG/CT/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN02/A653_IRS/LIV/IRS/API/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN02/A653_IRS/LIV/IRS/KRN/INC,/view/gcod_DEV_S429_G10_VXXX/cc_MACS2U_CMN03/CDRV_IRS/LIV/IRS/KRN/INC -DEFINE=const= -NOSIMULATION -STD_DEFINE=/view/gcod_DEV_S429_G10_VXXX/cc_OD_CMN00/TESTYG/TOOLS/ATTOL/RUNTIME/ana/atus_c.def
H0 Mon Dec  2 12:10:36 2013
E7 RS6000
E8 7.0.0.1.031.001
E9 C C
E6  SUT_S429_MON_CMON_SILENT_BUS_CHECK
E4  
E5  
E1 SUT_S429_MON_CMON_SILENT_BUS_CHECK
E2 
E10 
E0 SUT_S429_MON_CMON_SILENT_BUS_CHECK ,  , 
M1 S429_MON_CMON_SILENT_BUS_CHECK S429_MON_CMON_SILENT_BUS_TOTAL_CHECK
L1 I_DEVICE_INDEX RA=FORM=CD64, INIT=, VA=
L2 P_SR_IREG.S_SR.I_BSR_TOTAL RA=FORM=CD64, INIT=, VA=
L3 P_SR_IREG.S_SR.I_MSR_CONF RA=FORM=CD64, INIT=, VA=
L4 P_SR_IREG.I_SR RA=FORM=CD64, INIT=, VA=
M0
M2 S429_MON_CMON_SILENT_BUS_CHECK A653_HBOX_READ_IO_32
L1 P_ADDRESS RA=FORM=C, INIT=, VA=
M0
M3 S429_MON_CMON_SILENT_BUS_CHECK A653_MAUD_GET_HW_INTERFACE_STATUS
L1 I_DRIVER_ID RA=FORM=CD64, INIT=, VA=
L2 I_HW_INTERFACE_ID RA=FORM=CD64, INIT=, VA=
M0
M4 S429_MON_CMON_SILENT_BUS_CHECK S429_MON_CMON_SILENT_BUS_CONF_CHECK
L1 I_DEVICE_INDEX RA=FORM=CD64, INIT=, VA=
L2 P_SR_IREG.S_SR.I_BSR_TOTAL RA=FORM=CD64, INIT=, VA=
L3 P_SR_IREG.S_SR.I_MSR_CONF RA=FORM=CD64, INIT=, VA=
L4 P_SR_IREG.I_SR RA=FORM=CD64, INIT=, VA=
M0
E17 0 402
E16 0 406
O5 S429_MON_CMON_SILENT_BUS_CHECK
S6 extern
T7 1
F8 REQUIREMENT
C9 |
C10 | THIS TEST IS PERFORMED TO ENSURE THAT FUNCTION PERFORMS THE CONFIGURED SILENT
C11 | BUS TEST AND TOTAL SILENT. THEREFORE, IT WILL CHECK THAT RX BUS HAS NOT BEEN
C12 | PASSIVATED BY SAFETY TESTS.
C13 |
C14 | BEFORE CALL:
C15 |    I_DEVICE_INDEX                                              : I1.C3
C16 |    P_DEVICE_CFG->I_NB_INPUT                                    : I2.C3
C17 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_HW_INTERFACE_ID              : I3.C1
C18 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_HW_INTERFACE_ID          : I3.C2
C19 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_HW_INTERFACE_ID             : I3.C3
C20 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_BITE_ID                      : I4.C1
C21 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_BITE_ID                  : I4.C2
C22 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_BITE_ID                     : I4.C3
C23 |    P_S429_MCB->P_S429_HCT->P_DEVICE_CFG[]P_DORON_ADDR          : I5.C1
C24 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID        : I6.C1
C25 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[1..254].I_DEVICE_IO_ID   : I6.C2
C26 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[255].I_DEVICE_IO_ID      : I6.C3
C27 |    P_S429_DRV_CFG->I_DRIVER_ID                                 : I7.C2
C28 |
C29 |
C30 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C31 |    RETURN OF THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS        : I8.C1
C32 |    RETURN OF THE STUB A653_HBOX_READ_IO_32                     : I9.C1
C33 |
C34 | AFTER CALL :
C35 |    STUB A653_MAUD_GET_HW_INTERFACE_STATUS NB OF CALLS      : 48
C36 |    STUB A653_HBOX_READ_IO_32 NB OF CALLS                   : 48
C37 |    STUB S429_MON_CMON_SILENT_BUS_CONF_CHECK NB OF CALLS    : 48
C38 |    STUB S429_MON_CMON_SILENT_BUS_TOTAL_CHECK NB OF CALLS   : 48
C39 |
C40 |
E14 0 446
B41 1
E12 0 447
V42 B_SUT_BUS_CONF_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_TRUE,
E12 0 448
V43 B_SUT_BUS_TOTAL_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_TRUE,
E12 0 450
V44 I_SUT_MAX_LOOP RA=FORM=CU64, INIT=48, VA=init,
E12 0 451
V45 I_SUT_INPUT_INDEX RA=FORM=CD64, INIT=0  - 1, VA=48  - 1,
E12 0 454
V46 I_DEVICE_INDEX RA=FORM=CU64, INIT=3, VA=init,
E12 0 455
V47 P_S429_MCB RA=FORM=CH0, INIT=&S_SUT_S429_MCB_MASTER, VA=init,
E12 0 456
V48 P_S429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_A653_DRV_CFG, VA=init,
E12 0 458
V49 I_SUT_STUB_GET_HW_INTERFACE_STATUS_RETURN_VALUE RA=FORM=CU8, INIT=0, VA=init,
P50 S_SUT_S429_MCB_MASTER
E12 0 462
V51 S_SUT_S429_MCB_MASTER.P_S429_HCT RA=FORM=CH0, INIT=&S_SUT_S429_HCT_CFG, VA=init,
E12 0 462
V52 S_SUT_S429_MCB_MASTER.P_S429_MCT RA=FORM=CH0, INIT=1, VA=init,
E12 0 462
V53 S_SUT_S429_MCB_MASTER.P_S429_HISS RA=FORM=CH0, INIT=1, VA=init,
E12 0 462
V54 S_SUT_S429_MCB_MASTER.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=1, VA=init,
E12 0 462
V55 S_SUT_S429_MCB_MASTER.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
A56 S_SUT_S429_MCB_MASTER.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
P57
P58 S_SUT_S429_HCT_CFG
E12 0 465
V59 S_SUT_S429_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 465
V60 S_SUT_S429_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_DEVICE_CFG, VA=init,
E12 0 465
V61 S_SUT_S429_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 465
V62 S_SUT_S429_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_HW_INTERFACE_CFG, VA=init,
E12 0 465
V63 S_SUT_S429_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 465
V64 S_SUT_S429_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 465
V65 S_SUT_S429_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 465
V66 S_SUT_S429_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 465
V67 S_SUT_S429_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 465
V68 S_SUT_S429_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 465
V69 S_SUT_S429_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 465
V70 S_SUT_S429_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 465
V71 S_SUT_S429_HCT_CFG.I_ARINC_S429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
P72
A73 A_SUT_S429_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={3=>48,others=>0}, VA=init
A74 A_SUT_S429_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={3=>&A_SUT_S429_INPUT_CFG,others=>((T_PTR)0)}, VA=init
A75 A_SUT_S429_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={3=>1,others=>1}, VA=init
A76 A_SUT_S429_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={3=>1,others=>1}, VA=init
A77 A_SUT_S429_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={3=>0,others=>4294967295UL}, VA=init
A78 A_SUT_S429_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={3=>1,others=>1}, VA=init
A79 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={3=>1,others=>1}, VA=init
A80 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={3=>1,others=>1}, VA=init
A81 A_SUT_S429_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={3=>1,others=>1}, VA=init
A82 A_SUT_S429_DEVICE_CFG[0..3].I_S429_MON_INIT_VALUE RA=FORM=CU64, INIT={3=>1,others=>1}, VA=init
A83 A_SUT_S429_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={3=>1,others=>1}, VA=init
A84 A_SUT_S429_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={3=>1,others=>1}, VA=init
A85 A_SUT_S429_INPUT_CFG[0..47].I_HW_INTERFACE_ID RA=FORM=CU64, INIT={0=>1,47=>256,others=>128}, VA=init
A86 A_SUT_S429_INPUT_CFG[0..47].I_BITE_ID RA=FORM=CU64, INIT={0=>0,47=>4294967295UL,others=>2147483647}, VA=init
A87 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,255=>1,others=>1}, VA=init
A88 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,255=>48,others=>10}, VA=init
A89 A_SUT_S429_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>1,255=>1,others=>1}, VA=init
P90 S_SUT_A653_DRV_CFG
E12 0 490
V91 S_SUT_A653_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=63, VA=init,
E12 0 490
V92 S_SUT_A653_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 490
V93 S_SUT_A653_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 490
V94 S_SUT_A653_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=1, VA=init,
A95 S_SUT_A653_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=1, VA=init
P96
E12 0 495
V97 S_SUT_SR_IREG.I_SR RA=FORM=CU64, INIT=0, VA=init,
P98 S_SUT_INPUT_PARAMS_FIRST
E12 0 502
V99 S_SUT_INPUT_PARAMS_FIRST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 502
V100 S_SUT_INPUT_PARAMS_FIRST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 502
V101 S_SUT_INPUT_PARAMS_FIRST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 502
V102 S_SUT_INPUT_PARAMS_FIRST.I_BITE_ID RA=FORM=CU64, INIT=0, VA=init,
P103
P104 S_SUT_INPUT_PARAMS_MIDDLE
E12 0 506
V105 S_SUT_INPUT_PARAMS_MIDDLE.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 506
V106 S_SUT_INPUT_PARAMS_MIDDLE.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=128, VA=init,
E12 0 506
V107 S_SUT_INPUT_PARAMS_MIDDLE.I_DEVICE_IO_ID RA=FORM=CU64, INIT=10, VA=init,
E12 0 506
V108 S_SUT_INPUT_PARAMS_MIDDLE.I_BITE_ID RA=FORM=CU64, INIT=2147483647, VA=init,
P109
P110 S_SUT_INPUT_PARAMS_LAST
E12 0 510
V111 S_SUT_INPUT_PARAMS_LAST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 510
V112 S_SUT_INPUT_PARAMS_LAST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=256, VA=init,
E12 0 510
V113 S_SUT_INPUT_PARAMS_LAST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=48, VA=init,
E12 0 510
V114 S_SUT_INPUT_PARAMS_LAST.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P115
E15 0 342
U116  ENV_S429_MON_CMON_SILENT_BUS_CHECK
E12 0 343
E12 0 344
E12 0 345
E12 0 347
E12 0 348
E12 0 349
E12 0 351
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 364
E12 0 364
E12 0 367
E12 0 367
E12 0 367
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 374
E12 0 380
E12 0 380
E12 0 380
E12 0 380
E12 0 384
E12 0 384
E12 0 384
E12 0 384
E12 0 388
E12 0 388
E12 0 388
E12 0 388
E16 0 558
T117 2
F118 REQUIREMENT
C119 |
C120 | THIS TEST IS THE SAME AS THE TC1. IT IS IMPLEMENTED TO TEST THE RANGE OF THE
C121 | VARIABLE P_DORON_ADDR.
C122 |
C123 | BEFORE CALL:
C124 |    I_DEVICE_INDEX                                              : I1.C1
C125 |    P_DEVICE_CFG->I_NB_INPUT                                    : I2.C3
C126 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_HW_INTERFACE_ID              : I3.C2
C127 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_HW_INTERFACE_ID          : I3.C3
C128 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_HW_INTERFACE_ID             : I3.C1
C129 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_BITE_ID                      : I4.C3
C130 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_BITE_ID                  : I4.C1
C131 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_BITE_ID                     : I4.C2
C132 |    P_S429_MCB->P_S429_HCT->P_DEVICE_CFG[]P_DORON_ADDR          : I5.C2
C133 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID        : I6.C2
C134 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[1..254].I_DEVICE_IO_ID   : I6.C3
C135 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[255].I_DEVICE_IO_ID      : I6.C1
C136 |    P_S429_DRV_CFG->I_DRIVER_ID                                 : I7.C2
C137 |
C138 |
C139 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C140 |    RETURN OF THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS        : I8.C7
C141 |    RETURN OF THE STUB A653_HBOX_READ_IO_32                     : I9.C2
C142 |
C143 | AFTER CALL :
C144 |    STUB A653_MAUD_GET_HW_INTERFACE_STATUS NB OF CALLS      : 48
C145 |    STUB A653_HBOX_READ_IO_32 NB OF CALLS                   : 48
C146 |    STUB S429_MON_CMON_SILENT_BUS_CONF_CHECK NB OF CALLS    : 48
C147 |    STUB S429_MON_CMON_SILENT_BUS_TOTAL_CHECK NB OF CALLS   : 48
C148 |
C149 |
E14 0 597
B150 1
E12 0 598
V151 B_SUT_BUS_CONF_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_TRUE,
E12 0 599
V152 B_SUT_BUS_TOTAL_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_TRUE,
E12 0 601
V153 I_SUT_MAX_LOOP RA=FORM=CU64, INIT=48, VA=init,
E12 0 602
V154 I_SUT_INPUT_INDEX RA=FORM=CD64, INIT=0  - 1, VA=48  - 1,
E12 0 604
V155 I_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 605
V156 P_S429_MCB RA=FORM=CH0, INIT=&S_SUT_S429_MCB_MASTER, VA=init,
E12 0 606
V157 P_S429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_A653_DRV_CFG, VA=init,
E12 0 608
V158 I_SUT_STUB_GET_HW_INTERFACE_STATUS_RETURN_VALUE RA=FORM=CU8, INIT=0xEE, VA=init,
P159 S_SUT_S429_MCB_MASTER
E12 0 612
V160 S_SUT_S429_MCB_MASTER.P_S429_HCT RA=FORM=CH0, INIT=&S_SUT_S429_HCT_CFG, VA=init,
E12 0 612
V161 S_SUT_S429_MCB_MASTER.P_S429_MCT RA=FORM=CH0, INIT=1, VA=init,
E12 0 612
V162 S_SUT_S429_MCB_MASTER.P_S429_HISS RA=FORM=CH0, INIT=1, VA=init,
E12 0 612
V163 S_SUT_S429_MCB_MASTER.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=1, VA=init,
E12 0 612
V164 S_SUT_S429_MCB_MASTER.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
A165 S_SUT_S429_MCB_MASTER.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
P166
P167 S_SUT_S429_HCT_CFG
E12 0 615
V168 S_SUT_S429_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 615
V169 S_SUT_S429_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_DEVICE_CFG, VA=init,
E12 0 615
V170 S_SUT_S429_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 615
V171 S_SUT_S429_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_HW_INTERFACE_CFG, VA=init,
E12 0 615
V172 S_SUT_S429_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 615
V173 S_SUT_S429_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 615
V174 S_SUT_S429_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 615
V175 S_SUT_S429_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 615
V176 S_SUT_S429_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 615
V177 S_SUT_S429_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 615
V178 S_SUT_S429_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 615
V179 S_SUT_S429_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 615
V180 S_SUT_S429_HCT_CFG.I_ARINC_S429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
P181
A182 A_SUT_S429_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>48,others=>0}, VA=init
A183 A_SUT_S429_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>&A_SUT_S429_INPUT_CFG,others=>((T_PTR)0)}, VA=init
A184 A_SUT_S429_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A185 A_SUT_S429_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A186 A_SUT_S429_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>4294967295UL,others=>0}, VA=init
A187 A_SUT_S429_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A188 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A189 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A190 A_SUT_S429_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A191 A_SUT_S429_DEVICE_CFG[0..3].I_S429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A192 A_SUT_S429_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A193 A_SUT_S429_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A194 A_SUT_S429_INPUT_CFG[0..47].I_HW_INTERFACE_ID RA=FORM=CU64, INIT={0=>128,47=>1,others=>256}, VA=init
A195 A_SUT_S429_INPUT_CFG[0..47].I_BITE_ID RA=FORM=CU64, INIT={0=>4294967295UL,47=>2147483647,others=>0}, VA=init
A196 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,255=>1,others=>1}, VA=init
A197 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>10,255=>1,others=>48}, VA=init
A198 A_SUT_S429_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>1,255=>1,others=>1}, VA=init
P199 S_SUT_A653_DRV_CFG
E12 0 640
V200 S_SUT_A653_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=63, VA=init,
E12 0 640
V201 S_SUT_A653_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 640
V202 S_SUT_A653_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 640
V203 S_SUT_A653_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=1, VA=init,
A204 S_SUT_A653_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=1, VA=init
P205
E12 0 645
V206 S_SUT_SR_IREG.I_SR RA=FORM=CU64, INIT=4294967295UL, VA=init,
P207 S_SUT_INPUT_PARAMS_FIRST
E12 0 652
V208 S_SUT_INPUT_PARAMS_FIRST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 652
V209 S_SUT_INPUT_PARAMS_FIRST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=128, VA=init,
E12 0 652
V210 S_SUT_INPUT_PARAMS_FIRST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=48, VA=init,
E12 0 652
V211 S_SUT_INPUT_PARAMS_FIRST.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P212
P213 S_SUT_INPUT_PARAMS_MIDDLE
E12 0 656
V214 S_SUT_INPUT_PARAMS_MIDDLE.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 656
V215 S_SUT_INPUT_PARAMS_MIDDLE.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=256, VA=init,
E12 0 656
V216 S_SUT_INPUT_PARAMS_MIDDLE.I_DEVICE_IO_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 656
V217 S_SUT_INPUT_PARAMS_MIDDLE.I_BITE_ID RA=FORM=CU64, INIT=0, VA=init,
P218
P219 S_SUT_INPUT_PARAMS_LAST
E12 0 660
V220 S_SUT_INPUT_PARAMS_LAST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 660
V221 S_SUT_INPUT_PARAMS_LAST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 660
V222 S_SUT_INPUT_PARAMS_LAST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=10, VA=init,
E12 0 660
V223 S_SUT_INPUT_PARAMS_LAST.I_BITE_ID RA=FORM=CU64, INIT=2147483647, VA=init,
P224
E15 0 342
U225  ENV_S429_MON_CMON_SILENT_BUS_CHECK
E12 0 343
E12 0 344
E12 0 345
E12 0 347
E12 0 348
E12 0 349
E12 0 351
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 364
E12 0 364
E12 0 367
E12 0 367
E12 0 367
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 374
E12 0 380
E12 0 380
E12 0 380
E12 0 380
E12 0 384
E12 0 384
E12 0 384
E12 0 384
E12 0 388
E12 0 388
E12 0 388
E12 0 388
E16 0 707
T226 3
F227 REQUIREMENT
C228 |
C229 | THIS TEST IS PERFOMED TO ENSURE THAT THE CHECK OF THE RX BUS IS PASSIVATED
C230 | BY SAFETY TESTS AND IS USED.
C231 |
C232 | BEFORE CALL:
C233 |    I_DEVICE_INDEX                                              : I1.C2
C234 |    P_DEVICE_CFG->I_NB_INPUT                                    : I2.C2
C235 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_HW_INTERFACE_ID              : I3.C1
C236 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_HW_INTERFACE_ID          : I3.C2
C237 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_HW_INTERFACE_ID             : I3.C3
C238 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_BITE_ID                      : I4.C1
C239 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_BITE_ID                  : I4.C2
C240 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_BITE_ID                     : I4.C3
C241 |    P_S429_MCB->P_S429_HCT->P_DEVICE_CFG[]P_DORON_ADDR          : I5.C2
C242 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID        : I6.C1
C243 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[1..254].I_DEVICE_IO_ID   : I6.C2
C244 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[255].I_DEVICE_IO_ID      : I6.C3
C245 |    P_S429_DRV_CFG->I_DRIVER_ID                                 : I7.C2
C246 |
C247 |
C248 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C249 |    RETURN OF THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS        : I8.C2, I8.C5, I8.C6
C250 |
C251 | AFTER CALL :
C252 |    STUB A653_MAUD_GET_HW_INTERFACE_STATUS NB OF CALLS      : 1
C253 |    STUB A653_HBOX_READ_IO_32 NB OF CALLS                   : 0
C254 |    STUB S429_MON_CMON_SILENT_BUS_CONF_CHECK NB OF CALLS    : 0
C255 |    STUB S429_MON_CMON_SILENT_BUS_TOTAL_CHECK NB OF CALLS   : 0
C256 |
C257 |
E14 0 745
B258 1
E12 0 746
V259 B_SUT_BUS_CONF_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_FALSE,
E12 0 747
V260 B_SUT_BUS_TOTAL_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_FALSE,
E12 0 749
V261 I_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 750
V262 P_S429_MCB RA=FORM=CH0, INIT=&S_SUT_S429_MCB_MASTER, VA=init,
E12 0 751
V263 P_S429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_A653_DRV_CFG, VA=init,
R264 3
E12 0 755
V265 I_SUT_STUB_GET_HW_INTERFACE_STATUS_RETURN_VALUE RA=FORM=CU8, INIT IN [K_A653_MAUD_HIS_SAFETY_TEST_RESULT_MASK,(T_A653_MAUD_HW_I
&NTERFACE_STATUS)~K_A653_MAUD_HIS_HW_INTERFACE_UNUSED_MASK,255], VA=init,
P266 S_SUT_S429_MCB_MASTER
E12 0 759
V267 S_SUT_S429_MCB_MASTER.P_S429_HCT RA=FORM=CH0, INIT=&S_SUT_S429_HCT_CFG, VA=init,
E12 0 759
V268 S_SUT_S429_MCB_MASTER.P_S429_MCT RA=FORM=CH0, INIT=1, VA=init,
E12 0 759
V269 S_SUT_S429_MCB_MASTER.P_S429_HISS RA=FORM=CH0, INIT=1, VA=init,
E12 0 759
V270 S_SUT_S429_MCB_MASTER.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=1, VA=init,
E12 0 759
V271 S_SUT_S429_MCB_MASTER.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
A272 S_SUT_S429_MCB_MASTER.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
P273
P274 S_SUT_S429_HCT_CFG
E12 0 762
V275 S_SUT_S429_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 762
V276 S_SUT_S429_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_DEVICE_CFG, VA=init,
E12 0 762
V277 S_SUT_S429_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 762
V278 S_SUT_S429_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_HW_INTERFACE_CFG, VA=init,
E12 0 762
V279 S_SUT_S429_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 762
V280 S_SUT_S429_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 762
V281 S_SUT_S429_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 762
V282 S_SUT_S429_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 762
V283 S_SUT_S429_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 762
V284 S_SUT_S429_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 762
V285 S_SUT_S429_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 762
V286 S_SUT_S429_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 762
V287 S_SUT_S429_HCT_CFG.I_ARINC_S429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
P288
A289 A_SUT_S429_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={1=>1,others=>0}, VA=init
A290 A_SUT_S429_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={1=>&A_SUT_S429_INPUT_CFG,others=>((T_PTR)0)}, VA=init
A291 A_SUT_S429_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={1=>1,others=>1}, VA=init
A292 A_SUT_S429_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={1=>1,others=>1}, VA=init
A293 A_SUT_S429_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={1=>4294967295UL,others=>0}, VA=init
A294 A_SUT_S429_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={1=>1,others=>1}, VA=init
A295 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={1=>1,others=>1}, VA=init
A296 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={1=>1,others=>1}, VA=init
A297 A_SUT_S429_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={1=>1,others=>1}, VA=init
A298 A_SUT_S429_DEVICE_CFG[0..3].I_S429_MON_INIT_VALUE RA=FORM=CU64, INIT={1=>1,others=>1}, VA=init
A299 A_SUT_S429_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={1=>1,others=>1}, VA=init
A300 A_SUT_S429_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={1=>1,others=>1}, VA=init
A301 A_SUT_S429_INPUT_CFG[0..47].I_HW_INTERFACE_ID RA=FORM=CU64, INIT={0=>1,47=>256,others=>128}, VA=init
A302 A_SUT_S429_INPUT_CFG[0..47].I_BITE_ID RA=FORM=CU64, INIT={0=>0,47=>4294967295UL,others=>2147483647}, VA=init
A303 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,255=>1,others=>1}, VA=init
A304 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,255=>48,others=>10}, VA=init
A305 A_SUT_S429_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>1,255=>1,others=>1}, VA=init
P306 S_SUT_A653_DRV_CFG
E12 0 787
V307 S_SUT_A653_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=63, VA=init,
E12 0 787
V308 S_SUT_A653_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 787
V309 S_SUT_A653_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 787
V310 S_SUT_A653_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=1, VA=init,
A311 S_SUT_A653_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=1, VA=init
P312
E12 0 791
V313 S_SUT_SR_IREG.I_SR RA=FORM=CU64, INIT=4294967295UL, VA=init,
P314 S_SUT_INPUT_PARAMS_FIRST
E12 0 798
V315 S_SUT_INPUT_PARAMS_FIRST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 798
V316 S_SUT_INPUT_PARAMS_FIRST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 798
V317 S_SUT_INPUT_PARAMS_FIRST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 798
V318 S_SUT_INPUT_PARAMS_FIRST.I_BITE_ID RA=FORM=CU64, INIT=0, VA=init,
P319
P320 S_SUT_INPUT_PARAMS_MIDDLE
E12 0 802
V321 S_SUT_INPUT_PARAMS_MIDDLE.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 802
V322 S_SUT_INPUT_PARAMS_MIDDLE.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=128, VA=init,
E12 0 802
V323 S_SUT_INPUT_PARAMS_MIDDLE.I_DEVICE_IO_ID RA=FORM=CU64, INIT=10, VA=init,
E12 0 802
V324 S_SUT_INPUT_PARAMS_MIDDLE.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P325
P326 S_SUT_INPUT_PARAMS_LAST
E12 0 806
V327 S_SUT_INPUT_PARAMS_LAST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 806
V328 S_SUT_INPUT_PARAMS_LAST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=256, VA=init,
E12 0 806
V329 S_SUT_INPUT_PARAMS_LAST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=48, VA=init,
E12 0 806
V330 S_SUT_INPUT_PARAMS_LAST.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P331
E15 0 342
U332  ENV_S429_MON_CMON_SILENT_BUS_CHECK
E12 0 343
E12 0 344
E12 0 345
V333 I_SUT_MAX_LOOP RA=FORM=CU64, INIT=0x01, VA=init,
E12 0 347
E12 0 348
E12 0 349
E12 0 351
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 364
E12 0 364
E12 0 367
E12 0 367
E12 0 367
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 374
E12 0 380
E12 0 380
E12 0 380
E12 0 380
E12 0 384
E12 0 384
E12 0 384
E12 0 384
E12 0 388
E12 0 388
E12 0 388
E12 0 388
E16 0 827
T334 4
F335 REQUIREMENT
C336 |
C337 | THIS TEST IS PERFOMED TO ENSURE THAT THE CHECK OF THE RX BUS IS NOT  PASSIVATED
C338 | BY SAFETY TESTS AND IS UNUSED.
C339 |
C340 | BEFORE CALL:
C341 |    I_DEVICE_INDEX                                              : I1.C1
C342 |    P_DEVICE_CFG->I_NB_INPUT                                    : I2.C2
C343 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_HW_INTERFACE_ID              : I3.C2
C344 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_HW_INTERFACE_ID          : I3.C3
C345 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_HW_INTERFACE_ID             : I3.C1
C346 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_BITE_ID                      : I4.C2
C347 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_BITE_ID                  : I4.C3
C348 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_BITE_ID                     : I4.C1
C349 |    P_S429_MCB->P_S429_HCT->P_DEVICE_CFG[]P_DORON_ADDR          : I5.C1
C350 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID        : I6.C1
C351 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[1..254].I_DEVICE_IO_ID   : I6.C2
C352 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[255].I_DEVICE_IO_ID      : I6.C3
C353 |    P_S429_DRV_CFG->I_DRIVER_ID                                 : I7.C1
C354 |
C355 |
C356 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C357 |    RETURN OF THE STUB A653_MAUD_GET_HW_INTERFACE_STATUS        : I8.C3, I8.C4
C358 |
C359 | AFTER CALL :
C360 |    STUB A653_MAUD_GET_HW_INTERFACE_STATUS NB OF CALLS      : 1
C361 |    STUB A653_HBOX_READ_IO_32 NB OF CALLS                   : 0
C362 |    STUB S429_MON_CMON_SILENT_BUS_CONF_CHECK NB OF CALLS    : 0
C363 |    STUB S429_MON_CMON_SILENT_BUS_TOTAL_CHECK NB OF CALLS   : 0
C364 |
C365 |
E14 0 865
B366 1
E12 0 866
V367 B_SUT_BUS_CONF_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_FALSE,
E12 0 867
V368 B_SUT_BUS_TOTAL_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_FALSE,
E12 0 869
V369 I_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 870
V370 P_S429_MCB RA=FORM=CH0, INIT=&S_SUT_S429_MCB_MASTER, VA=init,
E12 0 871
V371 P_S429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_A653_DRV_CFG, VA=init,
R372 2
E12 0 874
V373 I_SUT_STUB_GET_HW_INTERFACE_STATUS_RETURN_VALUE RA=FORM=CU8, INIT IN [K_A653_MAUD_HIS_HW_INTERFACE_UNUSED_MASK,(T_A653_MAUD_HW_
&INTERFACE_STATUS)~K_A653_MAUD_HIS_SAFETY_TEST_RESULT_MASK], VA=init,
P374 S_SUT_S429_MCB_MASTER
E12 0 878
V375 S_SUT_S429_MCB_MASTER.P_S429_HCT RA=FORM=CH0, INIT=&S_SUT_S429_HCT_CFG, VA=init,
E12 0 878
V376 S_SUT_S429_MCB_MASTER.P_S429_MCT RA=FORM=CH0, INIT=1, VA=init,
E12 0 878
V377 S_SUT_S429_MCB_MASTER.P_S429_HISS RA=FORM=CH0, INIT=1, VA=init,
E12 0 878
V378 S_SUT_S429_MCB_MASTER.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=1, VA=init,
E12 0 878
V379 S_SUT_S429_MCB_MASTER.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
A380 S_SUT_S429_MCB_MASTER.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
P381
P382 S_SUT_S429_HCT_CFG
E12 0 881
V383 S_SUT_S429_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 881
V384 S_SUT_S429_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_DEVICE_CFG, VA=init,
E12 0 881
V385 S_SUT_S429_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 881
V386 S_SUT_S429_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_HW_INTERFACE_CFG, VA=init,
E12 0 881
V387 S_SUT_S429_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 881
V388 S_SUT_S429_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 881
V389 S_SUT_S429_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 881
V390 S_SUT_S429_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 881
V391 S_SUT_S429_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 881
V392 S_SUT_S429_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 881
V393 S_SUT_S429_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 881
V394 S_SUT_S429_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 881
V395 S_SUT_S429_HCT_CFG.I_ARINC_S429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
P396
A397 A_SUT_S429_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>1,others=>0}, VA=init
A398 A_SUT_S429_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>&A_SUT_S429_INPUT_CFG,others=>((T_PTR)0)}, VA=init
A399 A_SUT_S429_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A400 A_SUT_S429_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A401 A_SUT_S429_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A402 A_SUT_S429_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A403 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A404 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A405 A_SUT_S429_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A406 A_SUT_S429_DEVICE_CFG[0..3].I_S429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A407 A_SUT_S429_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A408 A_SUT_S429_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A409 A_SUT_S429_INPUT_CFG[0..47].I_HW_INTERFACE_ID RA=FORM=CU64, INIT={0=>128,47=>1,others=>256}, VA=init
A410 A_SUT_S429_INPUT_CFG[0..47].I_BITE_ID RA=FORM=CU64, INIT={0=>2147483647,47=>0,others=>4294967295UL}, VA=init
A411 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,255=>1,others=>1}, VA=init
A412 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,255=>48,others=>10}, VA=init
A413 A_SUT_S429_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>1,255=>1,others=>1}, VA=init
P414 S_SUT_A653_DRV_CFG
E12 0 906
V415 S_SUT_A653_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=0, VA=init,
E12 0 906
V416 S_SUT_A653_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 906
V417 S_SUT_A653_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 906
V418 S_SUT_A653_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=1, VA=init,
A419 S_SUT_A653_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=1, VA=init
P420
E12 0 910
V421 S_SUT_SR_IREG.I_SR RA=FORM=CU64, INIT=0, VA=init,
P422 S_SUT_INPUT_PARAMS_FIRST
E12 0 917
V423 S_SUT_INPUT_PARAMS_FIRST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 917
V424 S_SUT_INPUT_PARAMS_FIRST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 917
V425 S_SUT_INPUT_PARAMS_FIRST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 917
V426 S_SUT_INPUT_PARAMS_FIRST.I_BITE_ID RA=FORM=CU64, INIT=0, VA=init,
P427
P428 S_SUT_INPUT_PARAMS_MIDDLE
E12 0 921
V429 S_SUT_INPUT_PARAMS_MIDDLE.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 921
V430 S_SUT_INPUT_PARAMS_MIDDLE.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=128, VA=init,
E12 0 921
V431 S_SUT_INPUT_PARAMS_MIDDLE.I_DEVICE_IO_ID RA=FORM=CU64, INIT=10, VA=init,
E12 0 921
V432 S_SUT_INPUT_PARAMS_MIDDLE.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P433
P434 S_SUT_INPUT_PARAMS_LAST
E12 0 925
V435 S_SUT_INPUT_PARAMS_LAST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 925
V436 S_SUT_INPUT_PARAMS_LAST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=256, VA=init,
E12 0 925
V437 S_SUT_INPUT_PARAMS_LAST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=48, VA=init,
E12 0 925
V438 S_SUT_INPUT_PARAMS_LAST.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P439
E15 0 342
U440  ENV_S429_MON_CMON_SILENT_BUS_CHECK
E12 0 343
E12 0 344
E12 0 345
V441 I_SUT_MAX_LOOP RA=FORM=CU64, INIT=0x01, VA=init,
E12 0 347
E12 0 348
E12 0 349
E12 0 351
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 364
E12 0 364
E12 0 367
E12 0 367
E12 0 367
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 374
E12 0 380
E12 0 380
E12 0 380
E12 0 380
E12 0 384
E12 0 384
E12 0 384
E12 0 384
E12 0 388
E12 0 388
E12 0 388
E12 0 388
E16 0 945
T442 5
F443 REQUIREMENT
C444 |
C445 | THIS TEST IS PERFORMED TO HAVE 100% COVERAGE BY SETTING I_NB_INPUT
C446 | VARIABLE TO K_SUT_NB_INPUT_NULL
C447 |
C448 | BEFORE CALL:
C449 |    I_DEVICE_INDEX                                              : I1.C1
C450 |    P_DEVICE_CFG->I_NB_INPUT                                    : I2.C1
C451 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_HW_INTERFACE_ID              : I3.C2
C452 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_HW_INTERFACE_ID          : I3.C3
C453 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_HW_INTERFACE_ID             : I3.C1
C454 |    P_DEVICE_CFG->P_INPUT_CFG[0].I_BITE_ID                      : I4.C3
C455 |    P_DEVICE_CFG->P_INPUT_CFG[1..46].I_BITE_ID                  : I4.C1
C456 |    P_DEVICE_CFG->P_INPUT_CFG[47].I_BITE_ID                     : I4.C2
C457 |    P_S429_MCB->P_S429_HCT->P_DEVICE_CFG[]P_DORON_ADDR          : I5.C1
C458 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[0].I_DEVICE_IO_ID        : I6.C1
C459 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[1..254].I_DEVICE_IO_ID   : I6.C2
C460 |    P_S429_MCB->P_S429_HCT->P_HW_INTERFACE_CFG[255].I_DEVICE_IO_ID      : I6.C3
C461 |    P_S429_DRV_CFG->I_DRIVER_ID                                 : I7.C1
C462 |
C463 |
C464 | ADDITIONAL CONDITIONS TO RUN THE TEST:
C465 |
C466 | AFTER CALL :
C467 |    STUB A653_MAUD_GET_HW_INTERFACE_STATUS NB OF CALLS      : 0
C468 |    STUB A653_HBOX_READ_IO_32 NB OF CALLS                   : 0
C469 |    STUB S429_MON_CMON_SILENT_BUS_CONF_CHECK NB OF CALLS    : 0
C470 |    STUB S429_MON_CMON_SILENT_BUS_TOTAL_CHECK NB OF CALLS   : 0
C471 |
C472 |
C473 |
C474 |
E14 0 984
B475 1
E12 0 985
V476 B_SUT_BUS_CONF_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_FALSE,
E12 0 986
V477 B_SUT_BUS_TOTAL_CHECK RA=FORM=CU64, INIT=K_FALSE, VA=K_FALSE,
E12 0 988
V478 I_DEVICE_INDEX RA=FORM=CU64, INIT=0, VA=init,
E12 0 989
V479 P_S429_MCB RA=FORM=CH0, INIT=&S_SUT_S429_MCB_MASTER, VA=init,
E12 0 990
V480 P_S429_DRV_CFG RA=FORM=CH0, INIT=&S_SUT_A653_DRV_CFG, VA=init,
E12 0 992
V481 I_SUT_STUB_GET_HW_INTERFACE_STATUS_RETURN_VALUE RA=FORM=CU8, INIT=(T_A653_MAUD_HW_INTERFACE_STATUS)~K_A653_MAUD_HIS_SAFETY_TEST
&_RESULT_MASK, VA=init,
P482 S_SUT_S429_MCB_MASTER
E12 0 996
V483 S_SUT_S429_MCB_MASTER.P_S429_HCT RA=FORM=CH0, INIT=&S_SUT_S429_HCT_CFG, VA=init,
E12 0 996
V484 S_SUT_S429_MCB_MASTER.P_S429_MCT RA=FORM=CH0, INIT=1, VA=init,
E12 0 996
V485 S_SUT_S429_MCB_MASTER.P_S429_HISS RA=FORM=CH0, INIT=1, VA=init,
E12 0 996
V486 S_SUT_S429_MCB_MASTER.P_ADDRESS_DEVICE_CB RA=FORM=CH0, INIT=1, VA=init,
E12 0 996
V487 S_SUT_S429_MCB_MASTER.I_CMON_TESTED_DEVICE_INDEX RA=FORM=CU64, INIT=1, VA=init,
A488 S_SUT_S429_MCB_MASTER.A_SPARE[0..2] RA=FORM=CU64, INIT=1, VA=init
P489
P490 S_SUT_S429_HCT_CFG
E12 0 999
V491 S_SUT_S429_HCT_CFG.I_NB_DEVICES RA=FORM=CU64, INIT=1, VA=init,
E12 0 999
V492 S_SUT_S429_HCT_CFG.P_DEVICE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_DEVICE_CFG, VA=init,
E12 0 999
V493 S_SUT_S429_HCT_CFG.I_NB_IO RA=FORM=CU64, INIT=1, VA=init,
E12 0 999
V494 S_SUT_S429_HCT_CFG.P_HW_INTERFACE_CFG RA=FORM=CH0, INIT=&A_SUT_S429_HW_INTERFACE_CFG, VA=init,
E12 0 999
V495 S_SUT_S429_HCT_CFG.P_FIER_ADDR RA=FORM=CU64, INIT=1, VA=init,
E12 0 999
V496 S_SUT_S429_HCT_CFG.P_SAFETY_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 999
V497 S_SUT_S429_HCT_CFG.P_MODULE_TEST_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 999
V498 S_SUT_S429_HCT_CFG.I_NB_MONITORING_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 999
V499 S_SUT_S429_HCT_CFG.P_MONITORING_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 999
V500 S_SUT_S429_HCT_CFG.I_NB_OS_FAILURES RA=FORM=CU64, INIT=1, VA=init,
E12 0 999
V501 S_SUT_S429_HCT_CFG.P_OS_FAILURE_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 999
V502 S_SUT_S429_HCT_CFG.I_TIME_TOTAL_BUS_SILENT RA=FORM=CU64, INIT=1, VA=init,
E12 0 999
V503 S_SUT_S429_HCT_CFG.I_ARINC_S429_LABEL_TEST RA=FORM=CU64, INIT=1, VA=init,
P504
A505 A_SUT_S429_DEVICE_CFG[0..3].I_NB_INPUT RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A506 A_SUT_S429_DEVICE_CFG[0..3].P_INPUT_CFG RA=FORM=C, INIT={0=>&A_SUT_S429_INPUT_CFG,others=>((T_PTR)0)}, VA=init
A507 A_SUT_S429_DEVICE_CFG[0..3].I_NB_OUTPUT RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A508 A_SUT_S429_DEVICE_CFG[0..3].P_OUTPUT_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A509 A_SUT_S429_DEVICE_CFG[0..3].P_DORON_ADDR RA=FORM=CU64, INIT={0=>0,others=>0}, VA=init
A510 A_SUT_S429_DEVICE_CFG[0..3].P_DDR2_RAM_ADDR RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A511 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_REG RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A512 A_SUT_S429_DEVICE_CFG[0..3].I_PDL_PASSIV_MASK RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A513 A_SUT_S429_DEVICE_CFG[0..3].I_NB_LOOP_BACK_CMD RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A514 A_SUT_S429_DEVICE_CFG[0..3].I_S429_MON_INIT_VALUE RA=FORM=CU64, INIT={0=>1,others=>1}, VA=init
A515 A_SUT_S429_DEVICE_CFG[0..3].P_LOOP_BACK_CMD_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A516 A_SUT_S429_DEVICE_CFG[0..3].P_HW_BLOCK_CFG RA=FORM=C, INIT={0=>1,others=>1}, VA=init
A517 A_SUT_S429_INPUT_CFG[0..47].I_HW_INTERFACE_ID RA=FORM=CU64, INIT={0=>128,47=>1,others=>256}, VA=init
A518 A_SUT_S429_INPUT_CFG[0..47].I_BITE_ID RA=FORM=CU64, INIT={0=>4294967295UL,47=>2147483647,others=>0}, VA=init
A519 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_ID RA=FORM=CU64, INIT={0=>1,255=>1,others=>1}, VA=init
A520 A_SUT_S429_HW_INTERFACE_CFG[0..255].I_DEVICE_IO_ID RA=FORM=CU64, INIT={0=>1,255=>48,others=>10}, VA=init
A521 A_SUT_S429_HW_INTERFACE_CFG[0..255].E_DIRECTION RA=FORM=CU0, INIT={0=>1,255=>1,others=>1}, VA=init
P522 S_SUT_A653_DRV_CFG
E12 0 1024
V523 S_SUT_A653_DRV_CFG.I_DRIVER_ID RA=FORM=CU64, INIT=0, VA=init,
E12 0 1024
V524 S_SUT_A653_DRV_CFG.P_PRIMARY_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 1024
V525 S_SUT_A653_DRV_CFG.P_HCT_CFG RA=FORM=CH0, INIT=1, VA=init,
E12 0 1024
V526 S_SUT_A653_DRV_CFG.P_MCT_CFG RA=FORM=CH0, INIT=1, VA=init,
A527 S_SUT_A653_DRV_CFG.A_PCT_CFG[0..31] RA=FORM=C, INIT=1, VA=init
P528
E12 0 1028
V529 S_SUT_SR_IREG.I_SR RA=FORM=CU64, INIT=0, VA=init,
P530 S_SUT_INPUT_PARAMS_FIRST
E12 0 1035
V531 S_SUT_INPUT_PARAMS_FIRST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 1035
V532 S_SUT_INPUT_PARAMS_FIRST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 1035
V533 S_SUT_INPUT_PARAMS_FIRST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=1, VA=init,
E12 0 1035
V534 S_SUT_INPUT_PARAMS_FIRST.I_BITE_ID RA=FORM=CU64, INIT=0, VA=init,
P535
P536 S_SUT_INPUT_PARAMS_MIDDLE
E12 0 1039
V537 S_SUT_INPUT_PARAMS_MIDDLE.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 1039
V538 S_SUT_INPUT_PARAMS_MIDDLE.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=128, VA=init,
E12 0 1039
V539 S_SUT_INPUT_PARAMS_MIDDLE.I_DEVICE_IO_ID RA=FORM=CU64, INIT=10, VA=init,
E12 0 1039
V540 S_SUT_INPUT_PARAMS_MIDDLE.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P541
P542 S_SUT_INPUT_PARAMS_LAST
E12 0 1043
V543 S_SUT_INPUT_PARAMS_LAST.I_INPUT_INDEX RA=FORM=CU64, INIT=1, VA=init,
E12 0 1043
V544 S_SUT_INPUT_PARAMS_LAST.I_HW_INTERFACE_ID RA=FORM=CU64, INIT=256, VA=init,
E12 0 1043
V545 S_SUT_INPUT_PARAMS_LAST.I_DEVICE_IO_ID RA=FORM=CU64, INIT=48, VA=init,
E12 0 1043
V546 S_SUT_INPUT_PARAMS_LAST.I_BITE_ID RA=FORM=CU64, INIT=4294967295UL, VA=init,
P547
E15 0 342
U548  ENV_S429_MON_CMON_SILENT_BUS_CHECK
E12 0 343
E12 0 344
E12 0 345
V549 I_SUT_MAX_LOOP RA=FORM=CU64, INIT=0x01, VA=init,
E12 0 347
E12 0 348
E12 0 349
E12 0 351
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 354
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 357
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 362
E12 0 364
E12 0 364
E12 0 367
E12 0 367
E12 0 367
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 370
E12 0 374
E12 0 380
E12 0 380
E12 0 380
E12 0 380
E12 0 384
E12 0 384
E12 0 384
E12 0 384
E12 0 388
E12 0 388
E12 0 388
E12 0 388
