m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z2 dD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/sim_cordic
T_opt
!s110 1751331983
VH3FNc;960@SJ2SK2@EYc;1
04 20 4 work cordic_serial_abs_tf fast 0
=14-ac675dfda9e9-6863348f-1c0-582c
R1
!s12f OEM25U2 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L work -L pmi_work -L ovi_ecp5u +acc
Z3 tCvgOpt 0
n@_opt
OL;O;2024.2;79
vcordic_serial_abs
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
Z4 !s110 1751331977
!i10b 1
!s100 k_nL:FNGUgh7iJgIi0bQ[3
IW7dGYIVgdVi`9`1JBdSGj0
R2
w1751331696
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v
!i122 24
L0 1 66
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.2;79
r1
!s85 0
31
Z7 !s108 1751331977.000000
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic.v|
!i113 0
Z8 o-work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R3
vcordic_serial_abs_tf
2D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
R4
!i10b 1
!s100 I7Y`m>7@RQEe?][YPZBfl0
IJFa9A[YhF0dQL7UFKfKVl0
R2
w1751331974
8D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
FD:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v
!i122 25
L0 18 59
R5
R6
r1
!s85 0
31
R7
!s107 D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!s90 -reportprogress|300|-work|work|-vopt|-stats=none|D:/RTL_FPGA/SD3/VERILOG/aula50_cordic/cordic_serial_abs_tf.v|
!i113 0
R8
R3
