`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Engineer: lauchinyuan
// Email: lauchinyuan@yeah.net
// Create Date: 2023/09/20 21:43:45
// Module Name: ddr_interface
// Description: DDR3é¡¶å±‚æ¨¡å—, å°†MIG IPæ ¸ä¸axi_ddr_ctrlæ¨¡å—å°è£…èµ·æ¥
// å…¶ä¸­axi_ddr_ctrlæ¨¡å—åŒ…å«AXIä¸»æœº, è¯»FIFOã€å†™FIFOåŠAXIè¯»å†™æ§åˆ¶å™¨axi_ctrl
// å¤–æ¥DDR3å­˜å‚¨å™?,å³å¯å®ç°å¯¹DDR3å­˜å‚¨å™¨çš„FIFOå¼è¯»å†?
//////////////////////////////////////////////////////////////////////////////////


module ddr_interface
    #(parameter FIFO_WR_WIDTH = 'd256    ,  //ç”¨æˆ·ç«¯FIFOè¯»å†™ä½å®½
                FIFO_RD_WIDTH = 'd256    ,
                AXI_WIDTH     = 'd256    ,  //AXIæ€»çº¿è¯»å†™æ•°æ®ä½å®½
                AXI_AXSIZE    = 3'b101     //AXIæ€»çº¿çš„axi_awsize, éœ?è¦ä¸AXI_WIDTHå¯¹åº”
                )
        (
        input   wire                        clk                 , //DDR3æ—¶é’Ÿ, ä¹Ÿå°±æ˜¯DDR3 MIG IPæ ¸å‚è€ƒæ—¶é’?
        input   wire                        rst_n               , 
        input   wire                        pingpang            ,//ä¹’ä¹“æ“ä½œ                      
        input                               datain_valid_1        ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input                               datain_valid_2        ,  //æ•°æ®æœ‰æ•ˆä½¿èƒ½ä¿¡å·
        input   wire                        rd_load               , // RD FIFOåŠ è½½ä¿¡å·
        input   wire                        wr_load_1             ,  // WR FIFOåŠ è½½ä¿¡å·
        input   wire                        wr_load_2             ,  // WR FIFOåŠ è½½ä¿¡å·         
        input        [15:0]                 datain_1              ,  //æœ‰æ•ˆæ•°æ®
        input        [15:0]                 datain_2              ,  //æœ‰æ•ˆæ•°æ®        
        //ç”¨æˆ·ç«?                       
        input   wire                        wr_clk_1              , //å†™FIFOå†™æ—¶é’?
        input   wire                        wr_rst_1              , //å†™å¤ä½?
        input   wire                        wr_clk_2              , //å†™FIFOå†™æ—¶é’?
        input   wire                        wr_rst_2              , //å†™å¤ä½?
        input   wire [28:0]                 wr_beg_addr_1         , //å†™èµ·å§‹åœ°å?
        input   wire [28:0]                 wr_end_addr_1         , //å†™ç»ˆæ­¢åœ°å?
        input   wire [28:0]                 wr_beg_addr_2         , //å†™èµ·å§‹åœ°å?
        input   wire [28:0]                 wr_end_addr_2         , //å†™ç»ˆæ­¢åœ°å?
        input   wire [7:0]                  wr_burst_len        , //å†™çªå‘é•¿åº?
        //input   wire                        wr_en_1               , //å†™FIFOå†™è¯·æ±?
        //input   wire [FIFO_WR_WIDTH-1:0]    wr_data_1             , //å†™FIFOå†™æ•°æ?            
        //input   wire                        wr_en_2               , //å†™FIFOå†™è¯·æ±?            
       // input   wire [FIFO_WR_WIDTH-1:0]    wr_data_2             , //å†™FIFOå†™æ•°æ?
        input   wire                        rd_clk              , //è¯»FIFOè¯»æ—¶é’?
        input   wire                        rd_rst              , //è¯»å¤ä½?
        input   wire                        rd_mem_enable       , //è¯»å­˜å‚¨å™¨ä½¿èƒ½,é˜²æ­¢å­˜å‚¨å™¨æœªå†™å…ˆè¯?
        input   wire [28:0]                 rd_beg_addr_1         , //è¯»èµ·å§‹åœ°å?
        input   wire [28:0]                 rd_end_addr_1         , //è¯»ç»ˆæ­¢åœ°å?
        input   wire [28:0]                 rd_beg_addr_2         , //è¯»èµ·å§‹åœ°å?
        input   wire [28:0]                 rd_end_addr_2         , //è¯»ç»ˆæ­¢åœ°å?
        input   wire [7:0]                  rd_burst_len        , //è¯»çªå‘é•¿åº?
        input   wire                        rd_en               , //è¯»FIFOè¯»è¯·æ±?
        //input   wire                        rd_en_2               , //è¯»FIFOè¯»è¯·æ±?
        //output  wire [FIFO_RD_WIDTH-1:0]    rd_data             , //è¯»FIFOè¯»æ•°æ?
        output  wire                        rd_valid_1            , //è¯»FIFOæœ‰æ•ˆæ ‡å¿—,é«˜ç”µå¹³ä»£è¡¨å½“å‰å¤„ç†çš„æ•°æ®æœ‰æ•ˆ
        output  wire                        rd_valid_2            , //è¯»FIFOæœ‰æ•ˆæ ‡å¿—,é«˜ç”µå¹³ä»£è¡¨å½“å‰å¤„ç†çš„æ•°æ®æœ‰æ•ˆ
        output  wire                        ui_clk              , //MIG IPæ ¸è¾“å‡ºçš„ç”¨æˆ·æ—¶é’Ÿ, ç”¨ä½œAXIæ§åˆ¶å™¨æ—¶é’?
        output  wire                        ui_rst              , //MIG IPæ ¸è¾“å‡ºçš„å¤ä½ä¿¡å·, é«˜ç”µå¹³æœ‰æ•?
        output  wire                        calib_done          , //DDR3åˆå§‹åŒ–å®Œæˆ?
        output       [15:0]                  pic_data            ,    //æœ‰æ•ˆæ•°æ®
       // output       [15:0]                 pic_data_2          ,    //æœ‰æ•ˆæ•°æ®
        input         [12:0]                 h_disp              ,
        //DDR3æ¥å£                              
        output  wire [14:0]                 ddr3_addr           ,  
        output  wire [2:0]                  ddr3_ba             ,
        output  wire                        ddr3_cas_n          ,
        output  wire                        ddr3_ck_n           ,
        output  wire                        ddr3_ck_p           ,
        output  wire                        ddr3_cke            ,
        output  wire                        ddr3_ras_n          ,
        output  wire                        ddr3_reset_n        ,
        output  wire                        ddr3_we_n           ,
        inout   wire [31:0]                 ddr3_dq             ,
        inout   wire [3:0]                  ddr3_dqs_n          ,
        inout   wire [3:0]                  ddr3_dqs_p          ,
        output  wire                        ddr3_cs_n           ,
        output  wire [3:0]                  ddr3_dm             ,
        output  wire                        ddr3_odt            
        
    );
    
    localparam AXI_WSTRB_W   = AXI_WIDTH >> 3   ; //axi_wstrbçš„ä½å®?, AXI_WIDTH/8
    reg  [12:0]             rd_cnt        ;
    //AXIè¿çº¿
    //AXI4å†™åœ°å?é€šé“
    wire [15:0]             pic_data_1    ;    //æœ‰æ•ˆæ•°æ®
    wire [15:0]             pic_data_2    ;    //æœ‰æ•ˆæ•°æ®
    wire [3:0]              axi_awid      ; 
    wire [28:0]             axi_awaddr    ;
    wire [7:0]              axi_awlen     ; //çªå‘ä¼ è¾“é•¿åº¦
    wire [2:0]              axi_awsize    ; //çªå‘ä¼ è¾“å¤§å°(Byte)
    wire [1:0]              axi_awburst   ; //çªå‘ç±»å‹
    wire                    axi_awlock    ; 
    wire [3:0]              axi_awcache   ; 
    wire [2:0]              axi_awprot    ;
    wire [3:0]              axi_awqos     ;
    wire                    axi_awvalid   ; //å†™åœ°å?valid
    wire                    axi_awready   ; //ä»æœºå‘å‡ºçš„å†™åœ°å€ready
    
    //å†™æ•°æ®é?šé“
    wire [AXI_WIDTH-1:0]    axi_wdata_1   ; //å†™æ•°æ?
    wire [AXI_WIDTH-1:0]    axi_wdata_2   ; //å†™æ•°æ?
    wire [AXI_WSTRB_W-1:0]  axi_wstrb     ; //å†™æ•°æ®æœ‰æ•ˆå­—èŠ‚çº¿
    wire                    axi_wlast     ; //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
    wire                    axi_wvalid    ; //å†™æ•°æ®æœ‰æ•ˆæ ‡å¿?
    wire                    axi_wready    ; //ä»æœºå‘å‡ºçš„å†™æ•°æ®ready
                
    //å†™å“åº”é?šé“         
    wire [3:0]              axi_bid       ;
    wire [1:0]              axi_bresp     ; //å“åº”ä¿¡å·,è¡¨å¾å†™ä¼ è¾“æ˜¯å¦æˆåŠ?
    wire                    axi_bvalid    ; //å“åº”ä¿¡å·validæ ‡å¿—
    wire                    axi_bready    ; //ä¸»æœºå“åº”readyä¿¡å·
    
    //è¯»åœ°å?é€šé“
    wire [3:0]              axi_arid      ; 
    wire [28:0]             axi_araddr    ; 
    wire [7:0]              axi_arlen     ; //çªå‘ä¼ è¾“é•¿åº¦
    wire [2:0]              axi_arsize    ; //çªå‘ä¼ è¾“å¤§å°(Byte)
    wire [1:0]              axi_arburst   ; //çªå‘ç±»å‹
    wire                    axi_arlock    ; 
    wire [3:0]              axi_arcache   ; 
    wire [2:0]              axi_arprot    ;
    wire [3:0]              axi_arqos     ;
    wire                    axi_arvalid   ; //è¯»åœ°å?valid
    wire                    axi_arready   ; //ä»æœºå‡†å¤‡æ¥æ”¶è¯»åœ°å?
    
    //è¯»æ•°æ®é?šé“
    wire [AXI_WIDTH-1:0]    axi_rdata_1   ; //è¯»æ•°æ?
    wire [AXI_WIDTH-1:0]    axi_rdata_2   ; //è¯»æ•°æ?
    wire [1:0]              axi_rresp     ; //æ”¶åˆ°çš„è¯»å“åº”
    wire                    axi_rlast     ; //æœ?åä¸€ä¸ªæ•°æ®æ ‡å¿?
    wire                    axi_rvalid    ; //è¯»æ•°æ®æœ‰æ•ˆæ ‡å¿?
    wire                    axi_rready    ; //ä¸»æœºå‘å‡ºçš„è¯»æ•°æ®ready
    
    //è¾“å…¥ç³»ç»Ÿæ—¶é’Ÿå¼‚æ­¥å¤ä½ã€åŒæ­¥é‡Šæ”¾å¤„ç?
    reg                     rst_n_d1      ;
    reg                     rst_n_sync    ;
    wire                    axi_reading_1 ;
    wire                    axi_reading_2 ;
    wire                    axi_writing_1 ;
    wire                    axi_writing_2 ;
    wire            [255:0] axi_wdata     ;
    wire                    rd_en_1       ;
    wire                    rd_en_2       ;
    
    
    //rst_n_d1ã€rst_n_sync
    always@(posedge clk or negedge rst_n) begin
        if(~rst_n) begin  //å¼‚æ­¥å¤ä½
            rst_n_d1    <= 1'b0;
            rst_n_sync  <= 1'b0;
        end else begin   //åŒæ­¥é‡Šæ”¾
            rst_n_d1    <= 1'b1;
            rst_n_sync  <= rst_n_d1;
        end
    end
    
   //*****************************************************
//**                    main code
//*****************************************************
//åƒç´ æ˜¾ç¤ºè¯·æ±‚ä¿¡å·åˆ‡æ¢ï¼Œå³æ˜¾ç¤ºå™¨å·¦ä¾§è¯·æ±‚FIFO1æ˜¾ç¤ºï¼Œå³ä¾§è¯·æ±‚FIFO2æ˜¾ç¤º
assign rd_en_1  = (rd_cnt <= h_disp[12:1]-1) ? rd_en :1'b0;//å³ç§»/2
assign rd_en_2  = (rd_cnt <= h_disp[12:1]-1) ? 1'b0 :rd_en;



//assign rd_en_1  =  (rd_cnt <= h_disp[12:0]-1) ? rd_en :1'b0;//
//åƒç´ åœ¨æ˜¾ç¤ºå™¨æ˜¾ç¤ºä½ç½®çš„åˆ‡æ¢ï¼Œå³æ˜¾ç¤ºå™¨å·¦ä¾§æ˜¾ç¤ºFIFO0,å³ä¾§æ˜¾ç¤ºFIFO1
assign pic_data =  (rd_cnt <= h_disp[12:1]) ? pic_data_1: pic_data_2;
//assign pic_data =     (rd_cnt <= h_disp[12:0]) ? pic_data_1 : 16'd0;
//å†™å…¥DDR3çš„åƒç´ æ•°æ®åˆ‡æ?
assign axi_wdata = axi_writing_1 ? axi_wdata_1 : axi_wdata_2; 

//å¯¹è¯»è¯·æ±‚ä¿¡å·è®¡æ•°
always @(posedge rd_clk or negedge rst_n) begin
    if(!rst_n)
        rd_cnt <= 13'd0;
    else if(rd_en)
        rd_cnt <= rd_cnt + 1'b1;
    else
        rd_cnt <= 13'd0;
end
    
    
   
    
    
endmodule
