[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ReadStack|Arbiter",
    "duplicate":"~ReadStack|ReadStack/axireqArb:Arbiter",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~ReadStack|Arbiter_1",
    "duplicate":"~ReadStack|ReadStack/axirespArb:Arbiter",
    "index":0.5
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  }
]