ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.PLC_MessageHandle,"ax",%progbits
  16              		.align	1
  17              		.global	PLC_MessageHandle
  18              		.arch armv7-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu softvfp
  24              	PLC_MessageHandle:
  25              	.LFB65:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2022 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "adc.h"
  22:Core/Src/main.c **** #include "dma.h"
  23:Core/Src/main.c **** #include "tim.h"
  24:Core/Src/main.c **** #include "usart.h"
  25:Core/Src/main.c **** #include "gpio.h"
  26:Core/Src/main.c **** #include "plc.h"
  27:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  28:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** #include "string.h"
  31:Core/Src/main.c **** 
  32:Core/Src/main.c **** /* USER CODE END Includes */
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 2


  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  35:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  36:Core/Src/main.c **** 
  37:Core/Src/main.c **** /* USER CODE END PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** #define PWM_MAX 800
  43:Core/Src/main.c **** #define PWM_MIN 0
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PD */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/main.c **** /* USER CODE BEGIN PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE END PM */
  51:Core/Src/main.c **** 
  52:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** /* USER CODE BEGIN PV */
  55:Core/Src/main.c **** 
  56:Core/Src/main.c **** /* USER CODE END PV */
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  59:Core/Src/main.c **** void SystemClock_Config(void);
  60:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** void PLC_MessageHandle(PLCMessage message)
  63:Core/Src/main.c **** {
  27              		.loc 1 63 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 24
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 00B5     		push	{lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 87B0     		sub	sp, sp, #28
  36              	.LCFI1:
  37              		.cfi_def_cfa_offset 32
  38 0004 6B46     		mov	r3, sp
  39 0006 83E80300 		stm	r3, {r0, r1}
  64:Core/Src/main.c ****   switch(message.messageType)
  40              		.loc 1 64 3 view .LVU1
  41              		.loc 1 64 17 is_stmt 0 view .LVU2
  42 000a 9DF80030 		ldrb	r3, [sp]	@ zero_extendqisi2
  43              		.loc 1 64 3 view .LVU3
  44 000e 022B     		cmp	r3, #2
  45 0010 0ED0     		beq	.L2
  46 0012 032B     		cmp	r3, #3
  47 0014 42D0     		beq	.L3
  48              	.L4:
  65:Core/Src/main.c ****   {
  66:Core/Src/main.c ****     case (PLC_ONOFF_MESSAGE):
  67:Core/Src/main.c ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 3


  68:Core/Src/main.c ****       switch(message.device.channel)
  69:Core/Src/main.c ****       {
  70:Core/Src/main.c ****         case (PLC_CHANNEL_01):
  71:Core/Src/main.c ****           if (message.payload == ON)
  72:Core/Src/main.c ****           {
  73:Core/Src/main.c ****             HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
  74:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
  75:Core/Src/main.c ****           }
  76:Core/Src/main.c ****           else
  77:Core/Src/main.c ****           {
  78:Core/Src/main.c ****             HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
  79:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 0);
  80:Core/Src/main.c ****           }
  81:Core/Src/main.c ****           break;
  82:Core/Src/main.c ****         case (PLC_CHANNEL_02):
  83:Core/Src/main.c ****           if (message.payload == OFF)
  84:Core/Src/main.c ****           {
  85:Core/Src/main.c ****             HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
  86:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
  87:Core/Src/main.c ****           }
  88:Core/Src/main.c ****           else
  89:Core/Src/main.c ****           {
  90:Core/Src/main.c ****             HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
  91:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 0);
  92:Core/Src/main.c ****           }
  93:Core/Src/main.c ****           break; 
  94:Core/Src/main.c ****       }
  95:Core/Src/main.c ****       break;
  96:Core/Src/main.c ****     }
  97:Core/Src/main.c ****     case (PLC_PWM_MESSAGE):
  98:Core/Src/main.c ****     {
  99:Core/Src/main.c ****       switch (message.device.channel)
 100:Core/Src/main.c ****       {
 101:Core/Src/main.c ****         case (PLC_CHANNEL_01):
 102:Core/Src/main.c ****           __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, message.payload);
 103:Core/Src/main.c ****           break;
 104:Core/Src/main.c ****         case (PLC_CHANNEL_02):
 105:Core/Src/main.c ****           __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, message.payload);
 106:Core/Src/main.c ****           break;  
 107:Core/Src/main.c ****       }
 108:Core/Src/main.c ****       break;
 109:Core/Src/main.c ****     }
 110:Core/Src/main.c ****     case (PLC_RESPONSE_MESSAGE):
 111:Core/Src/main.c ****       break;
 112:Core/Src/main.c ****     default:
 113:Core/Src/main.c ****       break;
 114:Core/Src/main.c ****   }
 115:Core/Src/main.c ****   uint8_t buffer[10];
  49              		.loc 1 115 3 is_stmt 1 view .LVU4
 116:Core/Src/main.c ****   PLC_ResponseMessageGenerate(buffer, message);
  50              		.loc 1 116 3 view .LVU5
  51 0016 019A     		ldr	r2, [sp, #4]
  52 0018 0099     		ldr	r1, [sp]
  53 001a 03A8     		add	r0, sp, #12
  54 001c FFF7FEFF 		bl	PLC_ResponseMessageGenerate
  55              	.LVL0:
 117:Core/Src/main.c ****   HAL_UART_Transmit_IT(&huart1, buffer, 10);
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 4


  56              		.loc 1 117 3 view .LVU6
  57 0020 0A22     		movs	r2, #10
  58 0022 03A9     		add	r1, sp, #12
  59 0024 2748     		ldr	r0, .L13
  60 0026 FFF7FEFF 		bl	HAL_UART_Transmit_IT
  61              	.LVL1:
 118:Core/Src/main.c **** }
  62              		.loc 1 118 1 is_stmt 0 view .LVU7
  63 002a 07B0     		add	sp, sp, #28
  64              	.LCFI2:
  65              		.cfi_remember_state
  66              		.cfi_def_cfa_offset 4
  67              		@ sp needed
  68 002c 5DF804FB 		ldr	pc, [sp], #4
  69              	.L2:
  70              	.LCFI3:
  71              		.cfi_restore_state
  68:Core/Src/main.c ****       {
  72              		.loc 1 68 7 is_stmt 1 view .LVU8
  68:Core/Src/main.c ****       {
  73              		.loc 1 68 28 is_stmt 0 view .LVU9
  74 0030 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
  75 0034 9B09     		lsrs	r3, r3, #6
  76 0036 012B     		cmp	r3, #1
  77 0038 0ED0     		beq	.L5
  78 003a 022B     		cmp	r3, #2
  79 003c EBD1     		bne	.L4
  83:Core/Src/main.c ****           {
  80              		.loc 1 83 11 is_stmt 1 view .LVU10
  83:Core/Src/main.c ****           {
  81              		.loc 1 83 22 is_stmt 0 view .LVU11
  82 003e BDF80230 		ldrh	r3, [sp, #2]
  83:Core/Src/main.c ****           {
  83              		.loc 1 83 14 view .LVU12
  84 0042 0BBB     		cbnz	r3, .L8
  85:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 1);
  85              		.loc 1 85 13 is_stmt 1 view .LVU13
  86 0044 0C21     		movs	r1, #12
  87 0046 2048     		ldr	r0, .L13+4
  88 0048 FFF7FEFF 		bl	HAL_TIM_PWM_Start
  89              	.LVL2:
  86:Core/Src/main.c ****           }
  90              		.loc 1 86 13 view .LVU14
  91 004c 0122     		movs	r2, #1
  92 004e 8021     		movs	r1, #128
  93 0050 1E48     		ldr	r0, .L13+8
  94 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
  95              	.LVL3:
  96 0056 DEE7     		b	.L4
  97              	.L5:
  71:Core/Src/main.c ****           {
  98              		.loc 1 71 11 view .LVU15
  71:Core/Src/main.c ****           {
  99              		.loc 1 71 22 is_stmt 0 view .LVU16
 100 0058 BDF80230 		ldrh	r3, [sp, #2]
  71:Core/Src/main.c ****           {
 101              		.loc 1 71 14 view .LVU17
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 5


 102 005c 012B     		cmp	r3, #1
 103 005e 09D0     		beq	.L12
  78:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 0);
 104              		.loc 1 78 13 is_stmt 1 view .LVU18
 105 0060 0821     		movs	r1, #8
 106 0062 1948     		ldr	r0, .L13+4
 107 0064 FFF7FEFF 		bl	HAL_TIM_PWM_Stop
 108              	.LVL4:
  79:Core/Src/main.c ****           }
 109              		.loc 1 79 13 view .LVU19
 110 0068 0022     		movs	r2, #0
 111 006a 4021     		movs	r1, #64
 112 006c 1748     		ldr	r0, .L13+8
 113 006e FFF7FEFF 		bl	HAL_GPIO_WritePin
 114              	.LVL5:
 115 0072 D0E7     		b	.L4
 116              	.L12:
  73:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN1_GPIO_Port, OF_CN1_Pin, 1);
 117              		.loc 1 73 13 view .LVU20
 118 0074 0821     		movs	r1, #8
 119 0076 1448     		ldr	r0, .L13+4
 120 0078 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 121              	.LVL6:
  74:Core/Src/main.c ****           }
 122              		.loc 1 74 13 view .LVU21
 123 007c 0122     		movs	r2, #1
 124 007e 4021     		movs	r1, #64
 125 0080 1248     		ldr	r0, .L13+8
 126 0082 FFF7FEFF 		bl	HAL_GPIO_WritePin
 127              	.LVL7:
 128 0086 C6E7     		b	.L4
 129              	.L8:
  90:Core/Src/main.c ****             HAL_GPIO_WritePin(OF_CN2_GPIO_Port, OF_CN2_Pin, 0);
 130              		.loc 1 90 13 view .LVU22
 131 0088 0C21     		movs	r1, #12
 132 008a 0F48     		ldr	r0, .L13+4
 133 008c FFF7FEFF 		bl	HAL_TIM_PWM_Stop
 134              	.LVL8:
  91:Core/Src/main.c ****           }
 135              		.loc 1 91 13 view .LVU23
 136 0090 0022     		movs	r2, #0
 137 0092 8021     		movs	r1, #128
 138 0094 0D48     		ldr	r0, .L13+8
 139 0096 FFF7FEFF 		bl	HAL_GPIO_WritePin
 140              	.LVL9:
 141 009a BCE7     		b	.L4
 142              	.L3:
  99:Core/Src/main.c ****       {
 143              		.loc 1 99 7 view .LVU24
  99:Core/Src/main.c ****       {
 144              		.loc 1 99 29 is_stmt 0 view .LVU25
 145 009c 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 146 00a0 9B09     		lsrs	r3, r3, #6
 147 00a2 012B     		cmp	r3, #1
 148 00a4 07D0     		beq	.L9
 149 00a6 022B     		cmp	r3, #2
 150 00a8 B5D1     		bne	.L4
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 6


 105:Core/Src/main.c ****           break;  
 151              		.loc 1 105 11 is_stmt 1 view .LVU26
 152 00aa 074B     		ldr	r3, .L13+4
 153 00ac 1B68     		ldr	r3, [r3]
 154 00ae BDF80220 		ldrh	r2, [sp, #2]
 155 00b2 1A64     		str	r2, [r3, #64]
 106:Core/Src/main.c ****       }
 156              		.loc 1 106 11 view .LVU27
 157 00b4 AFE7     		b	.L4
 158              	.L9:
 102:Core/Src/main.c ****           break;
 159              		.loc 1 102 11 view .LVU28
 160 00b6 044B     		ldr	r3, .L13+4
 161 00b8 1B68     		ldr	r3, [r3]
 162 00ba BDF80220 		ldrh	r2, [sp, #2]
 163 00be DA63     		str	r2, [r3, #60]
 103:Core/Src/main.c ****         case (PLC_CHANNEL_02):
 164              		.loc 1 103 11 view .LVU29
 165 00c0 A9E7     		b	.L4
 166              	.L14:
 167 00c2 00BF     		.align	2
 168              	.L13:
 169 00c4 00000000 		.word	huart1
 170 00c8 00000000 		.word	htim2
 171 00cc 000C0140 		.word	1073810432
 172              		.cfi_endproc
 173              	.LFE65:
 175              		.section	.text.HAL_UART_RxCpltCallback,"ax",%progbits
 176              		.align	1
 177              		.global	HAL_UART_RxCpltCallback
 178              		.syntax unified
 179              		.thumb
 180              		.thumb_func
 181              		.fpu softvfp
 183              	HAL_UART_RxCpltCallback:
 184              	.LVL10:
 185              	.LFB68:
 119:Core/Src/main.c **** 
 120:Core/Src/main.c **** /* USER CODE END PFP */
 121:Core/Src/main.c **** 
 122:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 123:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 124:Core/Src/main.c **** uint8_t UART1_rxBuffer[10];
 125:Core/Src/main.c **** uint8_t is_new_message = 0;
 126:Core/Src/main.c **** /* USER CODE END 0 */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** /**
 129:Core/Src/main.c ****   * @brief  The application entry point.
 130:Core/Src/main.c ****   * @retval int
 131:Core/Src/main.c ****   */
 132:Core/Src/main.c **** int main(void)
 133:Core/Src/main.c **** {
 134:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE END 1 */
 137:Core/Src/main.c **** 
 138:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 7


 139:Core/Src/main.c **** 
 140:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 141:Core/Src/main.c ****   HAL_Init();
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 144:Core/Src/main.c **** 
 145:Core/Src/main.c ****   /* USER CODE END Init */
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Configure the system clock */
 148:Core/Src/main.c ****   SystemClock_Config();
 149:Core/Src/main.c **** 
 150:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* USER CODE END SysInit */
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* Initialize all configured peripherals */
 155:Core/Src/main.c ****   MX_GPIO_Init();
 156:Core/Src/main.c ****   MX_USART1_UART_Init();
 157:Core/Src/main.c ****   MX_ADC1_Init();
 158:Core/Src/main.c ****   MX_DMA_Init();
 159:Core/Src/main.c ****   MX_TIM2_Init();
 160:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 161:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 10);
 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /* USER CODE END 2 */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* Infinite loop */
 166:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****   while (1)
 169:Core/Src/main.c ****   {
 170:Core/Src/main.c ****     /* USER CODE END WHILE */
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 173:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 174:Core/Src/main.c ****     // {
 175:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_3, i);
 176:Core/Src/main.c ****     //   HAL_Delay(100);
 177:Core/Src/main.c ****     // }
 178:Core/Src/main.c ****     // for(uint16_t i = PWM_MIN; i <= PWM_MAX; i += 50)
 179:Core/Src/main.c ****     // {
 180:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 181:Core/Src/main.c ****     //   HAL_Delay(100);
 182:Core/Src/main.c ****     // }
 183:Core/Src/main.c **** 
 184:Core/Src/main.c ****     // for(uint16_t i = PWM_MAX; i > PWM_MIN; i -= 50)
 185:Core/Src/main.c ****     // {
 186:Core/Src/main.c ****     //   __HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, i);
 187:Core/Src/main.c ****     //   HAL_Delay(100);
 188:Core/Src/main.c ****     // }
 189:Core/Src/main.c **** 
 190:Core/Src/main.c ****     // HAL_GPIO_TogglePin(OF_CN1_GPIO_Port, OF_CN1_Pin);
 191:Core/Src/main.c ****     if (is_new_message == 1)
 192:Core/Src/main.c ****     {
 193:Core/Src/main.c ****       HAL_GPIO_TogglePin(LED_GPIO_Port, LED_Pin);
 194:Core/Src/main.c ****       PLCMessage message;
 195:Core/Src/main.c ****       uint8_t buffer[10];
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 8


 196:Core/Src/main.c ****       char* error = "error";
 197:Core/Src/main.c ****       if (PLC_MessageParser(UART1_rxBuffer, &message) != HAL_OK)
 198:Core/Src/main.c ****       {
 199:Core/Src/main.c ****         HAL_UART_Transmit_IT(&huart1, (uint8_t*)error, 5);
 200:Core/Src/main.c ****       }
 201:Core/Src/main.c ****       else
 202:Core/Src/main.c ****       {
 203:Core/Src/main.c ****         PLC_MessageHandle(message);
 204:Core/Src/main.c ****       }
 205:Core/Src/main.c ****       
 206:Core/Src/main.c ****       // message.messageType = PLC_PWM_MESSAGE;
 207:Core/Src/main.c ****       // message.payload = 100;
 208:Core/Src/main.c ****       // message.device.roomAddr = PLC_ROOM_ADDR;
 209:Core/Src/main.c ****       // message.device.deviceAddr = PLC_DEVICE_ADDR;
 210:Core/Src/main.c ****       // message.device.channel = PLC_CHANNEL_01;
 211:Core/Src/main.c ****       
 212:Core/Src/main.c ****       is_new_message = 0;
 213:Core/Src/main.c ****       //HAL_Delay(1000);
 214:Core/Src/main.c ****     }
 215:Core/Src/main.c ****   }
 216:Core/Src/main.c ****   /* USER CODE END 3 */
 217:Core/Src/main.c **** }
 218:Core/Src/main.c **** /**
 219:Core/Src/main.c ****   * @brief System Clock Configuration
 220:Core/Src/main.c ****   * @retval None
 221:Core/Src/main.c ****   */
 222:Core/Src/main.c **** void SystemClock_Config(void)
 223:Core/Src/main.c **** {
 224:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 225:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 226:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 227:Core/Src/main.c **** 
 228:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 229:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 230:Core/Src/main.c ****   */
 231:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 232:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 233:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 234:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 237:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 238:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 239:Core/Src/main.c ****   {
 240:Core/Src/main.c ****     Error_Handler();
 241:Core/Src/main.c ****   }
 242:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 243:Core/Src/main.c ****   */
 244:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 245:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 246:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 247:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 250:Core/Src/main.c **** 
 251:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 252:Core/Src/main.c ****   {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 9


 253:Core/Src/main.c ****     Error_Handler();
 254:Core/Src/main.c ****   }
 255:Core/Src/main.c ****   PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 256:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 257:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 258:Core/Src/main.c ****   {
 259:Core/Src/main.c ****     Error_Handler();
 260:Core/Src/main.c ****   }
 261:Core/Src/main.c **** }
 262:Core/Src/main.c **** 
 263:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 264:Core/Src/main.c **** void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
 265:Core/Src/main.c **** {
 186              		.loc 1 265 1 view -0
 187              		.cfi_startproc
 188              		@ args = 0, pretend = 0, frame = 0
 189              		@ frame_needed = 0, uses_anonymous_args = 0
 190              		.loc 1 265 1 is_stmt 0 view .LVU31
 191 0000 08B5     		push	{r3, lr}
 192              	.LCFI4:
 193              		.cfi_def_cfa_offset 8
 194              		.cfi_offset 3, -8
 195              		.cfi_offset 14, -4
 266:Core/Src/main.c ****   HAL_UART_Receive_IT(&huart1, UART1_rxBuffer, 10);
 196              		.loc 1 266 3 is_stmt 1 view .LVU32
 197 0002 0A22     		movs	r2, #10
 198 0004 0349     		ldr	r1, .L17
 199 0006 0448     		ldr	r0, .L17+4
 200              	.LVL11:
 201              		.loc 1 266 3 is_stmt 0 view .LVU33
 202 0008 FFF7FEFF 		bl	HAL_UART_Receive_IT
 203              	.LVL12:
 267:Core/Src/main.c ****   is_new_message = 1;
 204              		.loc 1 267 3 is_stmt 1 view .LVU34
 205              		.loc 1 267 18 is_stmt 0 view .LVU35
 206 000c 034B     		ldr	r3, .L17+8
 207 000e 0122     		movs	r2, #1
 208 0010 1A70     		strb	r2, [r3]
 268:Core/Src/main.c **** }
 209              		.loc 1 268 1 view .LVU36
 210 0012 08BD     		pop	{r3, pc}
 211              	.L18:
 212              		.align	2
 213              	.L17:
 214 0014 00000000 		.word	UART1_rxBuffer
 215 0018 00000000 		.word	huart1
 216 001c 00000000 		.word	.LANCHOR0
 217              		.cfi_endproc
 218              	.LFE68:
 220              		.section	.text.Error_Handler,"ax",%progbits
 221              		.align	1
 222              		.global	Error_Handler
 223              		.syntax unified
 224              		.thumb
 225              		.thumb_func
 226              		.fpu softvfp
 228              	Error_Handler:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 10


 229              	.LFB69:
 269:Core/Src/main.c **** /* USER CODE END 4 */
 270:Core/Src/main.c **** 
 271:Core/Src/main.c **** /**
 272:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 273:Core/Src/main.c ****   * @retval None
 274:Core/Src/main.c ****   */
 275:Core/Src/main.c **** void Error_Handler(void)
 276:Core/Src/main.c **** {
 230              		.loc 1 276 1 is_stmt 1 view -0
 231              		.cfi_startproc
 232              		@ Volatile: function does not return.
 233              		@ args = 0, pretend = 0, frame = 0
 234              		@ frame_needed = 0, uses_anonymous_args = 0
 235              		@ link register save eliminated.
 277:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 278:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 279:Core/Src/main.c ****   __disable_irq();
 236              		.loc 1 279 3 view .LVU38
 237              	.LBB4:
 238              	.LBI4:
 239              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 11


  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 12


  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 240              		.loc 2 140 27 view .LVU39
 241              	.LBB5:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 242              		.loc 2 142 3 view .LVU40
 243              		.syntax unified
 244              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 245 0000 72B6     		cpsid i
 246              	@ 0 "" 2
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 13


 247              		.thumb
 248              		.syntax unified
 249              	.L20:
 250              	.LBE5:
 251              	.LBE4:
 280:Core/Src/main.c ****   while (1)
 252              		.loc 1 280 3 discriminator 1 view .LVU41
 281:Core/Src/main.c ****   {
 282:Core/Src/main.c ****   }
 253              		.loc 1 282 3 discriminator 1 view .LVU42
 280:Core/Src/main.c ****   while (1)
 254              		.loc 1 280 9 discriminator 1 view .LVU43
 255 0002 FEE7     		b	.L20
 256              		.cfi_endproc
 257              	.LFE69:
 259              		.section	.text.SystemClock_Config,"ax",%progbits
 260              		.align	1
 261              		.global	SystemClock_Config
 262              		.syntax unified
 263              		.thumb
 264              		.thumb_func
 265              		.fpu softvfp
 267              	SystemClock_Config:
 268              	.LFB67:
 223:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 269              		.loc 1 223 1 view -0
 270              		.cfi_startproc
 271              		@ args = 0, pretend = 0, frame = 80
 272              		@ frame_needed = 0, uses_anonymous_args = 0
 273 0000 00B5     		push	{lr}
 274              	.LCFI5:
 275              		.cfi_def_cfa_offset 4
 276              		.cfi_offset 14, -4
 277 0002 95B0     		sub	sp, sp, #84
 278              	.LCFI6:
 279              		.cfi_def_cfa_offset 88
 224:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 280              		.loc 1 224 3 view .LVU45
 224:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 281              		.loc 1 224 22 is_stmt 0 view .LVU46
 282 0004 0023     		movs	r3, #0
 283 0006 0D93     		str	r3, [sp, #52]
 284 0008 0F93     		str	r3, [sp, #60]
 285 000a 1093     		str	r3, [sp, #64]
 225:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 286              		.loc 1 225 3 is_stmt 1 view .LVU47
 225:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 287              		.loc 1 225 22 is_stmt 0 view .LVU48
 288 000c 0593     		str	r3, [sp, #20]
 289 000e 0693     		str	r3, [sp, #24]
 290 0010 0793     		str	r3, [sp, #28]
 291 0012 0893     		str	r3, [sp, #32]
 292 0014 0993     		str	r3, [sp, #36]
 226:Core/Src/main.c **** 
 293              		.loc 1 226 3 is_stmt 1 view .LVU49
 226:Core/Src/main.c **** 
 294              		.loc 1 226 28 is_stmt 0 view .LVU50
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 14


 295 0016 0193     		str	r3, [sp, #4]
 296 0018 0293     		str	r3, [sp, #8]
 297 001a 0393     		str	r3, [sp, #12]
 298 001c 0493     		str	r3, [sp, #16]
 231:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 299              		.loc 1 231 3 is_stmt 1 view .LVU51
 231:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 300              		.loc 1 231 36 is_stmt 0 view .LVU52
 301 001e 0121     		movs	r1, #1
 302 0020 0A91     		str	r1, [sp, #40]
 232:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 303              		.loc 1 232 3 is_stmt 1 view .LVU53
 232:Core/Src/main.c ****   RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 304              		.loc 1 232 30 is_stmt 0 view .LVU54
 305 0022 4FF48032 		mov	r2, #65536
 306 0026 0B92     		str	r2, [sp, #44]
 233:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 307              		.loc 1 233 3 is_stmt 1 view .LVU55
 233:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 308              		.loc 1 233 36 is_stmt 0 view .LVU56
 309 0028 0C93     		str	r3, [sp, #48]
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 310              		.loc 1 234 3 is_stmt 1 view .LVU57
 234:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 311              		.loc 1 234 30 is_stmt 0 view .LVU58
 312 002a 0E91     		str	r1, [sp, #56]
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 313              		.loc 1 235 3 is_stmt 1 view .LVU59
 235:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 314              		.loc 1 235 34 is_stmt 0 view .LVU60
 315 002c 0223     		movs	r3, #2
 316 002e 1193     		str	r3, [sp, #68]
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 317              		.loc 1 236 3 is_stmt 1 view .LVU61
 236:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 318              		.loc 1 236 35 is_stmt 0 view .LVU62
 319 0030 1292     		str	r2, [sp, #72]
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 320              		.loc 1 237 3 is_stmt 1 view .LVU63
 237:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 321              		.loc 1 237 32 is_stmt 0 view .LVU64
 322 0032 4FF4E013 		mov	r3, #1835008
 323 0036 1393     		str	r3, [sp, #76]
 238:Core/Src/main.c ****   {
 324              		.loc 1 238 3 is_stmt 1 view .LVU65
 238:Core/Src/main.c ****   {
 325              		.loc 1 238 7 is_stmt 0 view .LVU66
 326 0038 0AA8     		add	r0, sp, #40
 327 003a FFF7FEFF 		bl	HAL_RCC_OscConfig
 328              	.LVL13:
 238:Core/Src/main.c ****   {
 329              		.loc 1 238 6 view .LVU67
 330 003e C8B9     		cbnz	r0, .L26
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 331              		.loc 1 244 3 is_stmt 1 view .LVU68
 244:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 332              		.loc 1 244 31 is_stmt 0 view .LVU69
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 15


 333 0040 0F23     		movs	r3, #15
 334 0042 0593     		str	r3, [sp, #20]
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 335              		.loc 1 246 3 is_stmt 1 view .LVU70
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 336              		.loc 1 246 34 is_stmt 0 view .LVU71
 337 0044 0221     		movs	r1, #2
 338 0046 0691     		str	r1, [sp, #24]
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 339              		.loc 1 247 3 is_stmt 1 view .LVU72
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 340              		.loc 1 247 35 is_stmt 0 view .LVU73
 341 0048 0023     		movs	r3, #0
 342 004a 0793     		str	r3, [sp, #28]
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 343              		.loc 1 248 3 is_stmt 1 view .LVU74
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 344              		.loc 1 248 36 is_stmt 0 view .LVU75
 345 004c 4FF48062 		mov	r2, #1024
 346 0050 0892     		str	r2, [sp, #32]
 249:Core/Src/main.c **** 
 347              		.loc 1 249 3 is_stmt 1 view .LVU76
 249:Core/Src/main.c **** 
 348              		.loc 1 249 36 is_stmt 0 view .LVU77
 349 0052 0993     		str	r3, [sp, #36]
 251:Core/Src/main.c ****   {
 350              		.loc 1 251 3 is_stmt 1 view .LVU78
 251:Core/Src/main.c ****   {
 351              		.loc 1 251 7 is_stmt 0 view .LVU79
 352 0054 05A8     		add	r0, sp, #20
 353 0056 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 354              	.LVL14:
 251:Core/Src/main.c ****   {
 355              		.loc 1 251 6 view .LVU80
 356 005a 68B9     		cbnz	r0, .L27
 255:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 357              		.loc 1 255 3 is_stmt 1 view .LVU81
 255:Core/Src/main.c ****   PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 358              		.loc 1 255 38 is_stmt 0 view .LVU82
 359 005c 0223     		movs	r3, #2
 360 005e 0193     		str	r3, [sp, #4]
 256:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 361              		.loc 1 256 3 is_stmt 1 view .LVU83
 256:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 362              		.loc 1 256 35 is_stmt 0 view .LVU84
 363 0060 4FF40043 		mov	r3, #32768
 364 0064 0393     		str	r3, [sp, #12]
 257:Core/Src/main.c ****   {
 365              		.loc 1 257 3 is_stmt 1 view .LVU85
 257:Core/Src/main.c ****   {
 366              		.loc 1 257 7 is_stmt 0 view .LVU86
 367 0066 01A8     		add	r0, sp, #4
 368 0068 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 369              	.LVL15:
 257:Core/Src/main.c ****   {
 370              		.loc 1 257 6 view .LVU87
 371 006c 30B9     		cbnz	r0, .L28
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 16


 261:Core/Src/main.c **** 
 372              		.loc 1 261 1 view .LVU88
 373 006e 15B0     		add	sp, sp, #84
 374              	.LCFI7:
 375              		.cfi_remember_state
 376              		.cfi_def_cfa_offset 4
 377              		@ sp needed
 378 0070 5DF804FB 		ldr	pc, [sp], #4
 379              	.L26:
 380              	.LCFI8:
 381              		.cfi_restore_state
 240:Core/Src/main.c ****   }
 382              		.loc 1 240 5 is_stmt 1 view .LVU89
 383 0074 FFF7FEFF 		bl	Error_Handler
 384              	.LVL16:
 385              	.L27:
 253:Core/Src/main.c ****   }
 386              		.loc 1 253 5 view .LVU90
 387 0078 FFF7FEFF 		bl	Error_Handler
 388              	.LVL17:
 389              	.L28:
 259:Core/Src/main.c ****   }
 390              		.loc 1 259 5 view .LVU91
 391 007c FFF7FEFF 		bl	Error_Handler
 392              	.LVL18:
 393              		.cfi_endproc
 394              	.LFE67:
 396              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 397              		.align	2
 398              	.LC0:
 399 0000 6572726F 		.ascii	"error\000"
 399      7200
 400              		.section	.text.main,"ax",%progbits
 401              		.align	1
 402              		.global	main
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 406              		.fpu softvfp
 408              	main:
 409              	.LFB66:
 133:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 410              		.loc 1 133 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 8
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414 0000 00B5     		push	{lr}
 415              	.LCFI9:
 416              		.cfi_def_cfa_offset 4
 417              		.cfi_offset 14, -4
 418 0002 83B0     		sub	sp, sp, #12
 419              	.LCFI10:
 420              		.cfi_def_cfa_offset 16
 141:Core/Src/main.c **** 
 421              		.loc 1 141 3 view .LVU93
 422 0004 FFF7FEFF 		bl	HAL_Init
 423              	.LVL19:
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 17


 148:Core/Src/main.c **** 
 424              		.loc 1 148 3 view .LVU94
 425 0008 FFF7FEFF 		bl	SystemClock_Config
 426              	.LVL20:
 155:Core/Src/main.c ****   MX_USART1_UART_Init();
 427              		.loc 1 155 3 view .LVU95
 428 000c FFF7FEFF 		bl	MX_GPIO_Init
 429              	.LVL21:
 156:Core/Src/main.c ****   MX_ADC1_Init();
 430              		.loc 1 156 3 view .LVU96
 431 0010 FFF7FEFF 		bl	MX_USART1_UART_Init
 432              	.LVL22:
 157:Core/Src/main.c ****   MX_DMA_Init();
 433              		.loc 1 157 3 view .LVU97
 434 0014 FFF7FEFF 		bl	MX_ADC1_Init
 435              	.LVL23:
 158:Core/Src/main.c ****   MX_TIM2_Init();
 436              		.loc 1 158 3 view .LVU98
 437 0018 FFF7FEFF 		bl	MX_DMA_Init
 438              	.LVL24:
 159:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 439              		.loc 1 159 3 view .LVU99
 440 001c FFF7FEFF 		bl	MX_TIM2_Init
 441              	.LVL25:
 161:Core/Src/main.c **** 
 442              		.loc 1 161 3 view .LVU100
 443 0020 0A22     		movs	r2, #10
 444 0022 1149     		ldr	r1, .L35
 445 0024 1148     		ldr	r0, .L35+4
 446 0026 FFF7FEFF 		bl	HAL_UART_Receive_IT
 447              	.LVL26:
 448 002a 07E0     		b	.L30
 449              	.LVL27:
 450              	.L31:
 451              	.LBB6:
 203:Core/Src/main.c ****       }
 452              		.loc 1 203 9 view .LVU101
 453 002c 02AB     		add	r3, sp, #8
 454 002e 13E90300 		ldmdb	r3, {r0, r1}
 455 0032 FFF7FEFF 		bl	PLC_MessageHandle
 456              	.LVL28:
 457              	.L32:
 212:Core/Src/main.c ****       //HAL_Delay(1000);
 458              		.loc 1 212 7 view .LVU102
 212:Core/Src/main.c ****       //HAL_Delay(1000);
 459              		.loc 1 212 22 is_stmt 0 view .LVU103
 460 0036 0E4B     		ldr	r3, .L35+8
 461 0038 0022     		movs	r2, #0
 462 003a 1A70     		strb	r2, [r3]
 463              	.LVL29:
 464              	.L30:
 212:Core/Src/main.c ****       //HAL_Delay(1000);
 465              		.loc 1 212 22 view .LVU104
 466              	.LBE6:
 168:Core/Src/main.c ****   {
 467              		.loc 1 168 3 is_stmt 1 view .LVU105
 191:Core/Src/main.c ****     {
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 18


 468              		.loc 1 191 5 view .LVU106
 191:Core/Src/main.c ****     {
 469              		.loc 1 191 24 is_stmt 0 view .LVU107
 470 003c 0C4B     		ldr	r3, .L35+8
 471 003e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 191:Core/Src/main.c ****     {
 472              		.loc 1 191 8 view .LVU108
 473 0040 012B     		cmp	r3, #1
 474 0042 FBD1     		bne	.L30
 475              	.LBB7:
 193:Core/Src/main.c ****       PLCMessage message;
 476              		.loc 1 193 7 is_stmt 1 view .LVU109
 477 0044 4FF40051 		mov	r1, #8192
 478 0048 0A48     		ldr	r0, .L35+12
 479 004a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 480              	.LVL30:
 194:Core/Src/main.c ****       uint8_t buffer[10];
 481              		.loc 1 194 7 view .LVU110
 195:Core/Src/main.c ****       char* error = "error";
 482              		.loc 1 195 7 view .LVU111
 196:Core/Src/main.c ****       if (PLC_MessageParser(UART1_rxBuffer, &message) != HAL_OK)
 483              		.loc 1 196 7 view .LVU112
 197:Core/Src/main.c ****       {
 484              		.loc 1 197 7 view .LVU113
 197:Core/Src/main.c ****       {
 485              		.loc 1 197 11 is_stmt 0 view .LVU114
 486 004e 6946     		mov	r1, sp
 487 0050 0548     		ldr	r0, .L35
 488 0052 FFF7FEFF 		bl	PLC_MessageParser
 489              	.LVL31:
 197:Core/Src/main.c ****       {
 490              		.loc 1 197 10 view .LVU115
 491 0056 0028     		cmp	r0, #0
 492 0058 E8D0     		beq	.L31
 199:Core/Src/main.c ****       }
 493              		.loc 1 199 9 is_stmt 1 view .LVU116
 494 005a 0522     		movs	r2, #5
 495 005c 0649     		ldr	r1, .L35+16
 496 005e 0348     		ldr	r0, .L35+4
 497 0060 FFF7FEFF 		bl	HAL_UART_Transmit_IT
 498              	.LVL32:
 499 0064 E7E7     		b	.L32
 500              	.L36:
 501 0066 00BF     		.align	2
 502              	.L35:
 503 0068 00000000 		.word	UART1_rxBuffer
 504 006c 00000000 		.word	huart1
 505 0070 00000000 		.word	.LANCHOR0
 506 0074 00100140 		.word	1073811456
 507 0078 00000000 		.word	.LC0
 508              	.LBE7:
 509              		.cfi_endproc
 510              	.LFE66:
 512              		.global	is_new_message
 513              		.comm	UART1_rxBuffer,10,4
 514              		.section	.bss.is_new_message,"aw",%nobits
 515              		.set	.LANCHOR0,. + 0
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 19


 518              	is_new_message:
 519 0000 00       		.space	1
 520              		.text
 521              	.Letext0:
 522              		.file 3 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 523              		.file 4 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\inc
 524              		.file 5 "Drivers/CMSIS/Include/core_cm3.h"
 525              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 526              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 527              		.file 8 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 528              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 529              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 530              		.file 11 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 531              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 532              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_adc.h"
 533              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 534              		.file 15 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 535              		.file 16 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 536              		.file 17 "Core/Inc/adc.h"
 537              		.file 18 "Core/Inc/tim.h"
 538              		.file 19 "Core/Inc/usart.h"
 539              		.file 20 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\lib\\gcc\\arm-non
 540              		.file 21 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 541              		.file 22 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 542              		.file 23 "c:\\program files (x86)\\gnu arm embedded toolchain\\9 2020-q2-update\\arm-none-eabi\\in
 543              		.file 24 "Core/Inc/plc.h"
 544              		.file 25 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 545              		.file 26 "Core/Inc/gpio.h"
 546              		.file 27 "Core/Inc/dma.h"
ARM GAS  C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s 			page 20


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:16     .text.PLC_MessageHandle:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:24     .text.PLC_MessageHandle:00000000 PLC_MessageHandle
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:169    .text.PLC_MessageHandle:000000c4 $d
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:176    .text.HAL_UART_RxCpltCallback:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:183    .text.HAL_UART_RxCpltCallback:00000000 HAL_UART_RxCpltCallback
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:214    .text.HAL_UART_RxCpltCallback:00000014 $d
                            *COM*:0000000a UART1_rxBuffer
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:221    .text.Error_Handler:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:228    .text.Error_Handler:00000000 Error_Handler
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:260    .text.SystemClock_Config:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:267    .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:397    .rodata.main.str1.4:00000000 $d
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:401    .text.main:00000000 $t
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:408    .text.main:00000000 main
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:503    .text.main:00000068 $d
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:518    .bss.is_new_message:00000000 is_new_message
C:\Users\Admin\AppData\Local\Temp\ccSOkLDL.s:519    .bss.is_new_message:00000000 $d

UNDEFINED SYMBOLS
PLC_ResponseMessageGenerate
HAL_UART_Transmit_IT
HAL_TIM_PWM_Start
HAL_GPIO_WritePin
HAL_TIM_PWM_Stop
huart1
htim2
HAL_UART_Receive_IT
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_GPIO_Init
MX_USART1_UART_Init
MX_ADC1_Init
MX_DMA_Init
MX_TIM2_Init
HAL_GPIO_TogglePin
PLC_MessageParser
