# UVM-testbench-for-rudimentary-memory
A UVM based testbench for verification of simple read/write memory(single port ram)
This is a UVM based testbench which verifies a single port ram of depth 4 and width 64. Use aldec Riviera Pro/Mentor Questa sim(modelsim) for running the code. Cadence Xcellium might give an error.
