#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Tue Apr 18 22:52:33 2017
# Process ID: 19895
# Current directory: /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/michael/xilinx_workspace/hdmi_pattern_generator'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/Xilinx/Vivado/2016.4/data/ip'.
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1479.543 ; gain = 479.555 ; free physical = 3480 ; free virtual = 14548
Command: synth_design -top design_1_wrapper -part xczu9eg-ffvb1156-2-i-es2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg-es2'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 19901 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 1557.543 ; gain = 627.059 ; free physical = 3400 ; free virtual = 14468
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_interconnect_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:755]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_O7FAN0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3717]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_us_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_us_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_us_0' (1#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_us_0_stub.v:6]
WARNING: [Synth 8-350] instance 'auto_us' of module 'design_1_auto_us_0' requires 34 connections, but only 33 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3844]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_O7FAN0' (2#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3717]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_interconnect_0_0' (3#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:755]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_vdma_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_vdma_0_0' (4#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' requires 42 connections, but only 35 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:279]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:925]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2334]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_QJIMLI' (5#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2334]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1D3SAH3' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2480]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1D3SAH3' (6#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2480]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2897]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_0' (7#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_0' (8#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1A7ZMW4' (9#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2897]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_0' (10#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_arprot' does not match port width (6) of module 'design_1_xbar_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1447]
WARNING: [Synth 8-689] width (3) of port connection 'm_axi_awprot' does not match port width (6) of module 'design_1_xbar_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1451]
WARNING: [Synth 8-689] width (4) of port connection 'm_axi_wstrb' does not match port width (8) of module 'design_1_xbar_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1463]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_0' (11#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:925]
WARNING: [Synth 8-350] instance 'ps8_0_axi_periph' of module 'design_1_ps8_0_axi_periph_0' requires 80 connections, but only 69 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:315]
INFO: [Synth 8-638] synthesizing module 'design_1_ps8_0_axi_periph_1_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1486]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_3USNGV' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2202]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_3USNGV' (12#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2202]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1QWM4OE' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2605]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1QWM4OE' (13#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2605]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_29TYDO' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2751]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_29TYDO' (14#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2751]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1VXTOR1' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3307]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_ds_1' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_ds_1' (15#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_1' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_auto_pc_1' (16#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1VXTOR1' (17#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3307]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_1' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_xbar_1' (18#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_xbar_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps8_0_axi_periph_1_0' (19#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1486]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps8_0_100M_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_rst_ps8_0_100M_0' (20#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' requires 10 connections, but only 7 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:488]
INFO: [Synth 8-638] synthesizing module 'design_1_util_vector_logic_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_util_vector_logic_0_0' (21#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'design_1_v_hdmi_tx_ss_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_v_hdmi_tx_ss_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_hdmi_tx_ss_0_0' (22#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_v_hdmi_tx_ss_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_hdmi_tx_ss_0' of module 'design_1_v_hdmi_tx_ss_0_0' requires 57 connections, but only 50 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:499]
INFO: [Synth 8-638] synthesizing module 'design_1_v_tpg_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_v_tpg_0_0' (23#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_tpg_0' of module 'design_1_v_tpg_0_0' requires 29 connections, but only 24 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:550]
INFO: [Synth 8-638] synthesizing module 'design_1_vid_phy_controller_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_vid_phy_controller_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_vid_phy_controller_0_0' (24#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_vid_phy_controller_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'vid_phy_controller_0' of module 'design_1_vid_phy_controller_0_0' requires 52 connections, but only 47 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:575]
INFO: [Synth 8-638] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (25#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' requires 166 connections, but only 129 given [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:623]
INFO: [Synth 8-256] done synthesizing module 'design_1' (26#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:13]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (27#1) [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1VXTOR1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1VXTOR1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_29TYDO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1QWM4OE has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_3USNGV has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1A7ZMW4 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1D3SAH3 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_QJIMLI has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_O7FAN0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1598.012 ; gain = 667.527 ; free physical = 3358 ; free virtual = 14426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 1598.012 ; gain = 667.527 ; free physical = 3358 ; free virtual = 14426
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_0' instantiated as 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3171]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_ds_1' instantiated as 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3581]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_0' instantiated as 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3248]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_pc_1' instantiated as 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3658]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_auto_us_0' instantiated as 'design_1_i/axi_interconnect_0/s00_couplers/auto_us' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:3844]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_axi_vdma_0_0' instantiated as 'design_1_i/axi_vdma_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:279]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_rst_ps8_0_100M_0' instantiated as 'design_1_i/rst_ps8_0_100M' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:488]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_util_vector_logic_0_0' instantiated as 'design_1_i/util_vector_logic_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:496]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_hdmi_tx_ss_0_0' instantiated as 'design_1_i/v_hdmi_tx_ss_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:499]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_v_tpg_0_0' instantiated as 'design_1_i/v_tpg_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:550]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_vid_phy_controller_0_0' instantiated as 'design_1_i/vid_phy_controller_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:575]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_0' instantiated as 'design_1_i/ps8_0_axi_periph/xbar' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:1443]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_xbar_1' instantiated as 'design_1_i/ps8_0_axi_periph_1/xbar' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:2159]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'design_1_zynq_ultra_ps_e_0_0' instantiated as 'design_1_i/zynq_ultra_ps_e_0' [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/sources_1/bd/design_1/hdl/design_1.v:623]
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-i-es2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_2/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_2/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_3/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_3/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_4/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_4/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_5/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_5/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_11/design_1_v_hdmi_tx_ss_0_0_in_context.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_11/design_1_v_hdmi_tx_ss_0_0_in_context.xdc] for cell 'design_1_i/v_hdmi_tx_ss_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_12/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/xbar'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_12/design_1_xbar_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/xbar'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc] for cell 'design_1_i/vid_phy_controller_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc] for cell 'design_1_i/vid_phy_controller_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_14/bd_8000_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_14/bd_8000_util_vector_logic_0_0_in_context.xdc] for cell 'design_1_i/util_vector_logic_0'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_15/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_15/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_16/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_16/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_17/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_17/design_1_auto_us_0_in_context.xdc] for cell 'design_1_i/axi_interconnect_0/s00_couplers/auto_us'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_18/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_18/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_19/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_19/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc'
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.srcs/constrs_1/new/zcu_contraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2262.691 ; gain = 0.000 ; free physical = 2793 ; free virtual = 13886
WARNING: [Timing 38-316] Clock period '25.000' specified during out-of-context synthesis of instance 'design_1_i/vid_phy_controller_0' at clock pin 'drpclk' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2262.691 ; gain = 1332.207 ; free physical = 2817 ; free virtual = 13886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-i-es2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2262.691 ; gain = 1332.207 ; free physical = 2817 ; free virtual = 13886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for TX_REFCLK_N_IN. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_REFCLK_N_IN. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TX_REFCLK_P_IN. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_REFCLK_P_IN. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TX_CLK_N_OUT. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_CLK_N_OUT. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TX_CLK_P_OUT. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TX_CLK_P_OUT. (constraint file  /home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/.Xil/Vivado-19895-SchoolComputer/dcp_13/design_1_vid_phy_controller_0_0_in_context.xdc, line 12).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_interconnect_0/s00_couplers/auto_us. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_vdma_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps8_0_axi_periph_1/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/util_vector_logic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_hdmi_tx_ss_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/v_tpg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/vid_phy_controller_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2262.691 ; gain = 1332.207 ; free physical = 2817 ; free virtual = 13886
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 2262.691 ; gain = 1332.207 ; free physical = 2817 ; free virtual = 13886
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_1_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps8_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port ARESETN
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_axi_interconnect_0_0 has unconnected port M00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 2262.691 ; gain = 1332.207 ; free physical = 2802 ; free virtual = 13871
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/zynq_ultra_ps_e_0/pl_clk0' to pin 'design_1_i/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/AUDIO_IN_tready' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_AUDIO_IN_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_scl_o' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_scl_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_scl_t' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_scl_t/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_sda_o' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_sda_o/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/DDC_OUT_sda_t' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_DDC_OUT_sda_t/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/LINK_DATA0_OUT_tvalid' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_LINK_DATA0_OUT_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/LINK_DATA1_OUT_tvalid' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_LINK_DATA1_OUT_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/LINK_DATA2_OUT_tvalid' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_LINK_DATA2_OUT_tvalid/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/VIDEO_IN_tready' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_VIDEO_IN_tready/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/irq' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_irq/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/v_hdmi_tx_ss_0/locked' to pin 'design_1_i/v_hdmi_tx_ss_0/bbstub_locked/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/vid_phy_controller_0/tx_tmds_clk' to pin 'design_1_i/vid_phy_controller_0/bbstub_tx_tmds_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/vid_phy_controller_0/tx_video_clk' to pin 'design_1_i/vid_phy_controller_0/bbstub_tx_video_clk/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/vid_phy_controller_0/txoutclk' to pin 'design_1_i/vid_phy_controller_0/bbstub_txoutclk/O'
INFO: [Synth 8-5819] Moved 15 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2877.285 ; gain = 1946.801 ; free physical = 2119 ; free virtual = 13188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2877.285 ; gain = 1946.801 ; free physical = 2118 ; free virtual = 13187
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:43 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2106 ; free virtual = 13175
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13175
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------------------------+----------+
|      |BlackBox name                   |Instances |
+------+--------------------------------+----------+
|1     |design_1_auto_us_0              |         1|
|2     |design_1_axi_vdma_0_0           |         1|
|3     |design_1_xbar_0                 |         1|
|4     |design_1_auto_ds_0              |         1|
|5     |design_1_auto_pc_0              |         1|
|6     |design_1_xbar_1                 |         1|
|7     |design_1_auto_ds_1              |         1|
|8     |design_1_auto_pc_1              |         1|
|9     |design_1_rst_ps8_0_100M_0       |         1|
|10    |design_1_util_vector_logic_0_0  |         1|
|11    |design_1_v_hdmi_tx_ss_0_0       |         1|
|12    |design_1_v_tpg_0_0              |         1|
|13    |design_1_vid_phy_controller_0_0 |         1|
|14    |design_1_zynq_ultra_ps_e_0_0    |         1|
+------+--------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds_0              |     1|
|2     |design_1_auto_ds_1              |     1|
|3     |design_1_auto_pc_0              |     1|
|4     |design_1_auto_pc_1              |     1|
|5     |design_1_auto_us_0              |     1|
|6     |design_1_axi_vdma_0_0           |     1|
|7     |design_1_rst_ps8_0_100M_0       |     1|
|8     |design_1_util_vector_logic_0_0  |     1|
|9     |design_1_v_hdmi_tx_ss_0_0       |     1|
|10    |design_1_v_tpg_0_0              |     1|
|11    |design_1_vid_phy_controller_0_0 |     1|
|12    |design_1_xbar_0                 |     1|
|13    |design_1_xbar_1                 |     1|
|14    |design_1_zynq_ultra_ps_e_0_0    |     1|
|15    |IBUF                            |     2|
|16    |OBUF                            |     7|
+------+--------------------------------+------+

Report Instance Areas: 
+------+-----------------------+------------------------------+------+
|      |Instance               |Module                        |Cells |
+------+-----------------------+------------------------------+------+
|1     |top                    |                              |  3394|
|2     |  design_1_i           |design_1                      |  3385|
|3     |    axi_interconnect_0 |design_1_axi_interconnect_0_0 |   164|
|4     |      s00_couplers     |s00_couplers_imp_O7FAN0       |   164|
|5     |    ps8_0_axi_periph   |design_1_ps8_0_axi_periph_0   |   814|
|6     |      s00_couplers     |s00_couplers_imp_1A7ZMW4      |   519|
|7     |    ps8_0_axi_periph_1 |design_1_ps8_0_axi_periph_1_0 |   941|
|8     |      s00_couplers     |s00_couplers_imp_1VXTOR1      |   519|
+------+-----------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.301 ; gain = 1959.816 ; free physical = 2107 ; free virtual = 13175
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2890.301 ; gain = 737.078 ; free physical = 2107 ; free virtual = 13175
Synthesis Optimization Complete : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 2890.309 ; gain = 1959.824 ; free physical = 2108 ; free virtual = 13177
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 68 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 2927.301 ; gain = 1447.758 ; free physical = 2078 ; free virtual = 13147
INFO: [Common 17-1381] The checkpoint '/home/michael/xilinx_workspace/zcu_hdmi/zcu_hdmi.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2927.301 ; gain = 0.000 ; free physical = 2077 ; free virtual = 13146
INFO: [Common 17-206] Exiting Vivado at Tue Apr 18 22:53:24 2017...
