Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.16 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.17 secs
 
--> Reading design: Datapath.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Datapath.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Datapath"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : Datapath
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/reg_8.vhd" in Library work.
Architecture behavioral of Entity reg_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/Multiplicador.vhd" in Library work.
Architecture behavioral of Entity multiplicador is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/Conv_8.vhd" in Library work.
Architecture behavioral of Entity conv_8 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/Conv_14.vhd" in Library work.
Architecture behavioral of Entity conv_14 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/reg_4.vhd" in Library work.
Architecture behavioral of Entity reg_4 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/Mux.vhd" in Library work.
Architecture dataflow of Entity mux is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/BCD7.vhd" in Library work.
Architecture dataflow of Entity bcd7 is up to date.
Compiling vhdl file "C:/Users/Alex/Desktop/SED/2.5/Datapath.vhd" in Library work.
Entity <datapath> compiled.
Entity <datapath> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Datapath> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Multiplicador> in library <work> (architecture <behavioral>) with generics.
	n = 8

Analyzing hierarchy for entity <Conv_8> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Conv_14> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <reg_4> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Mux> in library <work> (architecture <dataflow>).

Analyzing hierarchy for entity <BCD7> in library <work> (architecture <dataflow>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Datapath> in library <work> (Architecture <behavioral>).
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.5/Datapath.vhd" line 178: Unconnected output port 'dout' of component 'Conv_8'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.5/Datapath.vhd" line 187: Unconnected output port 'dout' of component 'Conv_14'.
WARNING:Xst:753 - "C:/Users/Alex/Desktop/SED/2.5/Datapath.vhd" line 277: Unconnected output port 's' of component 'BCD7'.
Entity <Datapath> analyzed. Unit <Datapath> generated.

Analyzing Entity <reg_8> in library <work> (Architecture <behavioral>).
Entity <reg_8> analyzed. Unit <reg_8> generated.

Analyzing generic Entity <Multiplicador> in library <work> (Architecture <behavioral>).
	n = 8
Entity <Multiplicador> analyzed. Unit <Multiplicador> generated.

Analyzing Entity <Conv_8> in library <work> (Architecture <behavioral>).
Entity <Conv_8> analyzed. Unit <Conv_8> generated.

Analyzing Entity <Conv_14> in library <work> (Architecture <behavioral>).
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/SED/2.5/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
WARNING:Xst:1610 - "C:/Users/Alex/Desktop/SED/2.5/Conv_14.vhd" line 89: Width mismatch. <s<29:26>> has a width of 4 bits but assigned expression is 3-bit wide.
Entity <Conv_14> analyzed. Unit <Conv_14> generated.

Analyzing Entity <reg_4> in library <work> (Architecture <behavioral>).
Entity <reg_4> analyzed. Unit <reg_4> generated.

Analyzing Entity <Mux> in library <work> (Architecture <dataflow>).
Entity <Mux> analyzed. Unit <Mux> generated.

Analyzing Entity <BCD7> in library <work> (Architecture <dataflow>).
Entity <BCD7> analyzed. Unit <BCD7> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <reg_8>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/reg_8.vhd".
    Found 8-bit register for signal <bufer>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <reg_8> synthesized.


Synthesizing Unit <Multiplicador>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/Multiplicador.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <o_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 14-bit adder for signal <s$add0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0000> created at line 100.
    Found 14-bit adder for signal <s$addsub0001> created at line 100.
    Found 14-bit adder for signal <s$addsub0002> created at line 100.
    Found 14-bit adder for signal <s$addsub0003> created at line 100.
    Found 14-bit adder for signal <s$addsub0004> created at line 100.
    Found 1-bit xor2 for signal <signo$xor0000> created at line 64.
    Summary:
	inferred   6 Adder/Subtractor(s).
Unit <Multiplicador> synthesized.


Synthesizing Unit <Conv_8>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/Conv_8.vhd".
    Found 5-bit comparator greater for signal <s_10$cmp_gt0000> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0001> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0002> created at line 65.
    Found 5-bit comparator greater for signal <s_10$cmp_gt0003> created at line 65.
    Found 4-bit adder for signal <s_10_7$add0000> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0001> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0002> created at line 66.
    Found 4-bit adder for signal <s_10_7$add0003> created at line 66.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 70.
    Found 4-bit adder for signal <s_14_11$add0000> created at line 71.
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
Unit <Conv_8> synthesized.


Synthesizing Unit <Conv_14>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/Conv_14.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <overflow>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0003> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0004> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0005> created at line 73.
    Found 5-bit comparator greater for signal <s_14$cmp_gt0006> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0000> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0001> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0002> created at line 73.
    Found 5-bit comparator greater for signal <s_15$cmp_gt0003> created at line 73.
    Found 4-bit adder for signal <s_17_14$add0000> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0001> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0002> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0003> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0004> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0005> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0006> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0007> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0008> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0009> created at line 74.
    Found 4-bit adder for signal <s_17_14$add0010> created at line 74.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0001> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0002> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0003> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0004> created at line 78.
    Found 5-bit comparator greater for signal <s_19$cmp_gt0005> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0000> created at line 78.
    Found 5-bit comparator greater for signal <s_20$cmp_gt0001> created at line 78.
    Found 4-bit adder for signal <s_21_18$add0000> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0001> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0002> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0003> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0004> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0005> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0006> created at line 79.
    Found 4-bit adder for signal <s_21_18$add0007> created at line 79.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0000> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0001> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0002> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0003> created at line 83.
    Found 5-bit comparator greater for signal <s_25$cmp_gt0004> created at line 83.
    Found 4-bit adder for signal <s_25_22$add0000> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0001> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0002> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0003> created at line 84.
    Found 4-bit adder for signal <s_25_22$add0004> created at line 84.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0000> created at line 88.
    Found 5-bit comparator greater for signal <s_28$cmp_gt0001> created at line 88.
    Found 3-bit adder for signal <s_29_26$add0000> created at line 89.
    Found 3-bit adder for signal <s_29_26$add0001> created at line 89.
    Summary:
	inferred  26 Adder/Subtractor(s).
	inferred  26 Comparator(s).
Unit <Conv_14> synthesized.


Synthesizing Unit <reg_4>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/reg_4.vhd".
    Found 4-bit register for signal <bufer>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reg_4> synthesized.


Synthesizing Unit <Mux>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/Mux.vhd".
    Found 4-bit 8-to-1 multiplexer for signal <y>.
    Summary:
	inferred   4 Multiplexer(s).
Unit <Mux> synthesized.


Synthesizing Unit <BCD7>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/BCD7.vhd".
WARNING:Xst:1305 - Output <s> is never assigned. Tied to value 0000.
    Found 16x7-bit ROM for signal <led>.
    Summary:
	inferred   1 ROM(s).
Unit <BCD7> synthesized.


Synthesizing Unit <Datapath>.
    Related source file is "C:/Users/Alex/Desktop/SED/2.5/Datapath.vhd".
WARNING:Xst:1306 - Output <digits> is never assigned.
WARNING:Xst:1306 - Output <overflow> is never assigned.
WARNING:Xst:1306 - Output <signo> is never assigned.
WARNING:Xst:646 - Signal <signo_i2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <signo_i1> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <segment_i> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <overflow_i> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Datapath> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Registers                                            : 9
 4-bit register                                        : 7
 8-bit register                                        : 2
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <bufer_1> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_2> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bufer_3> (without init value) has a constant value of 0 in block <reg_43>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_81>.
WARNING:Xst:2677 - Node <bufer_7> of sequential type is unconnected in block <reg_82>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 37
 14-bit adder                                          : 6
 3-bit adder                                           : 2
 4-bit adder                                           : 29
# Registers                                            : 44
 Flip-Flops                                            : 44
# Latches                                              : 1
 1-bit latch                                           : 1
# Comparators                                          : 31
 5-bit comparator greater                              : 31
# Multiplexers                                         : 1
 4-bit 8-to-1 multiplexer                              : 1
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <Datapath>: instances <reg_81>, <reg_82> of unit <reg_8> are equivalent, second instance is removed

Optimizing unit <Datapath> ...

Optimizing unit <reg_8> ...

Optimizing unit <Multiplicador> ...

Optimizing unit <Conv_8> ...

Optimizing unit <Conv_14> ...
WARNING:Xst:1710 - FF/Latch <reg_43/bufer_3> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_43/bufer_2> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reg_43/bufer_1> (without init value) has a constant value of 0 in block <Datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <reg_81/bufer_7> of sequential type is unconnected in block <Datapath>.
WARNING:Xst:2677 - Node <convertidor_14/overflow> of sequential type is unconnected in block <Datapath>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <reg_41/bufer_0> in Unit <Datapath> is equivalent to the following FF/Latch, which will be removed : <reg_81/bufer_0> 
Found area constraint ratio of 100 (+ 5) on block Datapath, actual ratio is 6.
FlipFlop reg_81/bufer_3 has been replicated 1 time(s)
FlipFlop reg_81/bufer_4 has been replicated 1 time(s)
FlipFlop reg_81/bufer_5 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 34
 Flip-Flops                                            : 34

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Datapath.ngr
Top Level Output File Name         : Datapath
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 26

Cell Usage :
# BELS                             : 355
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 18
#      LUT2_D                      : 6
#      LUT2_L                      : 1
#      LUT3                        : 38
#      LUT3_D                      : 6
#      LUT4                        : 162
#      LUT4_D                      : 27
#      LUT4_L                      : 5
#      MULT_AND                    : 7
#      MUXCY                       : 21
#      MUXF5                       : 35
#      MUXF6                       : 4
#      XORCY                       : 23
# FlipFlops/Latches                : 34
#      FDC                         : 34
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 18
#      IBUF                        : 11
#      OBUF                        : 7
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                      137  out of   1920     7%  
 Number of Slice Flip Flops:             34  out of   3840     0%  
 Number of 4 input LUTs:                264  out of   3840     6%  
 Number of IOs:                          26
 Number of bonded IOBs:                  19  out of    173    10%  
 Number of GCLKs:                         1  out of      8    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 34    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------+------------------------+-------+
Control Signal                             | Buffer(FF name)        | Load  |
-------------------------------------------+------------------------+-------+
reg_41/clr_n_inv(reg_81/clr_n_inv1_INV_0:O)| NONE(reg_41/bufer_0)   | 34    |
-------------------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 28.389ns (Maximum Frequency: 35.225MHz)
   Minimum input arrival time before clock: 6.642ns
   Maximum output required time after clock: 10.236ns
   Maximum combinational path delay: 10.422ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 28.389ns (frequency: 35.225MHz)
  Total number of paths / destination ports: 9301615405 / 16
-------------------------------------------------------------------------
Delay:               28.389ns (Levels of Logic = 29)
  Source:            reg_41/bufer_0 (FF)
  Destination:       reg_47/bufer_2 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: reg_41/bufer_0 to reg_47/bufer_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.626   1.374  reg_41/bufer_0 (reg_41/bufer_0)
     LUT2:I1->O            2   0.479   0.804  multipli/v0<3>1 (multipli/Madd_s_addsub0003C_mand)
     LUT3:I2->O            1   0.479   0.000  multipli/Madd_s_addsub0001_Madd_lut<3> (multipli/Madd_s_addsub0001_Madd_lut<3>)
     MUXCY:S->O            1   0.435   0.000  multipli/Madd_s_addsub0001_Madd_cy<3> (multipli/Madd_s_addsub0001_Madd_cy<3>)
     XORCY:CI->O           3   0.786   0.794  multipli/Madd_s_addsub0001_Madd_xor<4> (multipli/s_addsub0001<4>)
     LUT4:I3->O            1   0.479   0.740  multipli/Madd_s_addsub0003R11 (multipli/Madd_s_addsub0003R1)
     LUT3:I2->O            1   0.479   0.000  multipli/Madd_s_addsub0003_Madd_lut<4> (multipli/Madd_s_addsub0003_Madd_lut<4>)
     MUXCY:S->O            1   0.435   0.000  multipli/Madd_s_addsub0003_Madd_cy<4> (multipli/Madd_s_addsub0003_Madd_cy<4>)
     MUXCY:CI->O           1   0.056   0.000  multipli/Madd_s_addsub0003_Madd_cy<5> (multipli/Madd_s_addsub0003_Madd_cy<5>)
     XORCY:CI->O           2   0.786   0.768  multipli/Madd_s_addsub0003_Madd_xor<6> (multipli/s_addsub0003<6>)
     LUT4:I3->O            1   0.479   0.740  multipli/Madd_s_add0000R11 (multipli/Madd_s_add0000R1)
     LUT3:I2->O            1   0.479   0.000  multipli/Madd_s_add0000_Madd_lut<6> (multipli/Madd_s_add0000_Madd_lut<6>)
     MUXCY:S->O            1   0.435   0.000  multipli/Madd_s_add0000_Madd_cy<6> (multipli/Madd_s_add0000_Madd_cy<6>)
     MUXCY:CI->O           1   0.056   0.000  multipli/Madd_s_add0000_Madd_cy<7> (multipli/Madd_s_add0000_Madd_cy<7>)
     MUXCY:CI->O           1   0.056   0.000  multipli/Madd_s_add0000_Madd_cy<8> (multipli/Madd_s_add0000_Madd_cy<8>)
     MUXCY:CI->O           1   0.056   0.000  multipli/Madd_s_add0000_Madd_cy<9> (multipli/Madd_s_add0000_Madd_cy<9>)
     XORCY:CI->O          13   0.786   1.290  multipli/Madd_s_add0000_Madd_xor<10> (multiplicacion_i<10>)
     LUT4:I0->O            1   0.479   0.740  convertidor_14/s_15_mux00011 (convertidor_14/Madd_s_17_14_add0002_lut<2>)
     LUT4:I2->O            6   0.479   0.876  convertidor_14/s_17_mux000211 (convertidor_14/N30)
     LUT4_D:I3->LO         1   0.479   0.123  convertidor_14/Madd_s_25_22_add0000_lut<2>1 (N286)
     LUT4:I3->O            4   0.479   0.802  convertidor_14/Madd_s_21_18_add0001_cy<1>11 (convertidor_14/Madd_s_21_18_add0001_cy<1>)
     LUT4:I3->O           12   0.479   1.009  convertidor_14/s_20_mux0001 (convertidor_14/Madd_s_21_18_add0002_lut<3>)
     LUT4:I2->O            3   0.479   0.941  convertidor_14/s_19_mux00032_SW1 (N122)
     LUT3_D:I1->LO         1   0.479   0.123  convertidor_14/s_19_mux00032 (N288)
     LUT4:I3->O           14   0.479   1.032  convertidor_14/s_21_mux00041 (convertidor_14/Madd_s_25_22_add0002_cy<0>)
     LUT4_D:I3->O          1   0.479   0.740  convertidor_14/s_25_mux00021_SW3 (N127)
     LUT4_D:I2->O          5   0.479   0.842  convertidor_14/s_25_mux00021 (convertidor_14/Madd_s_29_26_add0000_cy<0>)
     LUT3:I2->O            1   0.479   0.740  convertidor_14/Madd_s_29_26_add0001_cy<1>11_SW1 (N85)
     LUT4_L:I2->LO         1   0.479   0.123  convertidor_14/s_28_cmp_gt000136 (convertidor_14/s_28_cmp_gt0001)
     LUT4:I3->O            1   0.479   0.000  convertidor_14/s_27_mux00011 (millares_i2<2>)
     FDC:D                     0.176          reg_47/bufer_2
    ----------------------------------------
    Total                     28.389ns (13.788ns logic, 14.601ns route)
                                       (48.6% logic, 51.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 171 / 18
-------------------------------------------------------------------------
Offset:              6.642ns (Levels of Logic = 5)
  Source:            din<4> (PAD)
  Destination:       reg_42/bufer_0 (FF)
  Destination Clock: clk rising

  Data Path: din<4> to reg_42/bufer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   0.715   1.305  din_4_IBUF (din_4_IBUF)
     LUT4:I0->O            1   0.479   0.851  convertidor_8/Madd_s_10_7_add0003_cy<2>141 (convertidor_8/N7)
     LUT4:I1->O            1   0.479   0.704  convertidor_8/Madd_s_10_7_add0003_cy<2>110 (convertidor_8/Madd_s_10_7_add0003_cy<2>110)
     LUT4:I3->O            1   0.479   0.976  convertidor_8/Madd_s_10_7_add0003_cy<2>167 (convertidor_8/Madd_s_10_7_add0003_cy<2>)
     LUT4:I0->O            1   0.479   0.000  convertidor_8/s_10_mux0003 (decenas_i1<0>)
     FDC:D                     0.176          reg_42/bufer_0
    ----------------------------------------
    Total                      6.642ns (2.807ns logic, 3.835ns route)
                                       (42.3% logic, 57.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 175 / 7
-------------------------------------------------------------------------
Offset:              10.236ns (Levels of Logic = 5)
  Source:            reg_41/bufer_0 (FF)
  Destination:       segments<6> (PAD)
  Source Clock:      clk rising

  Data Path: reg_41/bufer_0 to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             18   0.626   1.374  reg_41/bufer_0 (reg_41/bufer_0)
     LUT3:I1->O            1   0.479   0.000  multiplexor/Mmux_y_6 (multiplexor/Mmux_y_6)
     MUXF5:I0->O           1   0.314   0.000  multiplexor/Mmux_y_4_f5 (multiplexor/Mmux_y_4_f5)
     MUXF6:I0->O           7   0.298   1.076  multiplexor/Mmux_y_2_f6 (current_data<0>1)
     LUT4:I1->O            1   0.479   0.681  decodificador/Mrom_led61 (segments_6_OBUF)
     OBUF:I->O                 4.909          segments_6_OBUF (segments<6>)
    ----------------------------------------
    Total                     10.236ns (7.105ns logic, 3.131ns route)
                                       (69.4% logic, 30.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 196 / 7
-------------------------------------------------------------------------
Delay:               10.422ns (Levels of Logic = 6)
  Source:            dig_ctr<0> (PAD)
  Destination:       segments<6> (PAD)

  Data Path: dig_ctr<0> to segments<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   0.715   1.346  dig_ctr_0_IBUF (dig_ctr_0_IBUF)
     LUT3:I0->O            1   0.479   0.000  multiplexor/Mmux_y_52 (multiplexor/Mmux_y_52)
     MUXF5:I0->O           1   0.314   0.000  multiplexor/Mmux_y_3_f5_0 (multiplexor/Mmux_y_3_f51)
     MUXF6:I1->O           7   0.298   1.201  multiplexor/Mmux_y_2_f6_0 (current_data<1>1)
     LUT4:I0->O            1   0.479   0.681  decodificador/Mrom_led21 (segments_2_OBUF)
     OBUF:I->O                 4.909          segments_2_OBUF (segments<2>)
    ----------------------------------------
    Total                     10.422ns (7.194ns logic, 3.228ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.23 secs
 
--> 

Total memory usage is 264836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   27 (   0 filtered)
Number of infos    :    1 (   0 filtered)

