{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1592401165988 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1592401165989 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 17 15:39:23 2020 " "Processing started: Wed Jun 17 15:39:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1592401165989 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1592401165989 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta TestBench_LS -c TestBench_LS " "Command: quartus_sta TestBench_LS -c TestBench_LS" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592401165989 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1592401166019 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1592401168170 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401168240 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401168240 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_05s1 " "Entity dcfifo_05s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_id9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_hd9:dffpipe14\|dffe15a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_3gt1 " "Entity dcfifo_3gt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ed9:dffpipe17\|dffe18a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_dd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_82s1 " "Entity dcfifo_82s1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe12\|dffe13a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_kd9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe9\|dffe10a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_jd9:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_lot1 " "Entity dcfifo_lot1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ve9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ue9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_nkt1 " "Entity dcfifo_nkt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_nd9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_md9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_slt1 " "Entity dcfifo_slt1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_se9:dffpipe15\|dffe16a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_re9:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_vit1 " "Entity dcfifo_vit1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe10\|dffe11a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ld9:dffpipe10\|dffe11a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_fd9:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1592401172229 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1592401172229 ""}
{ "Info" "ISTA_SDC_FOUND" "TestBench_LS.out.sdc " "Reading SDC File: 'TestBench_LS.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592401173304 ""}
{ "Warning" "WSTA_OVERWRITING_EXISTING_CLOCK" "altera_reserved_tck " "Overwriting existing clock: altera_reserved_tck" {  } {  } 0 332043 "Overwriting existing clock: %1!s!" 0 0 "Timing Analyzer" 0 -1 1592401173305 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 8 -phase 90.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 4 -phase 270.00 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} " "create_generated_clock -source \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\} \{u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 5 -duty_cycle 50.00 -name \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 8 -multiply_by 5 -duty_cycle 50.00 -name \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} " "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -multiply_by 10 -phase -180.00 -duty_cycle 50.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} " "create_generated_clock -source \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|inclk\[0\]\} -phase 288.00 -duty_cycle 10.00 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} " "create_clock -period 8.000 -name \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\} \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|clk0\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -setup -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\] " "set_multicycle_path -hold -end 9 -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[9\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[8\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[7\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[6\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[5\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[4\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[3\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[2\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[1\] c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_tx\|altlvds_tx_component\|auto_generated\|tx\[0\]\|datain\[0\]\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\] " "set_false_path -from \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]~DIVFWDCLKclkctrl\|inclk\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\] " "set_false_path -to \[get_pins \{ c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|datain\}\]" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -to \[get_clocks \{*\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100 " "set_clock_uncertainty -from \[get_clocks \{*\}\] -to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\]  0.100" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -rise_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -rise_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000 " "set_clock_uncertainty -fall_from \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -fall_to \[get_clocks \{c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0\}\] -hold 0.000" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1592401173446 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401173446 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592401173449 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592401173624 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/testbench_ls_nios_cpu_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592401173693 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592401173989 ""}
{ "Info" "ISTA_SDC_FOUND" "testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc " "Reading SDC File: 'testbench_ls/synthesis/submodules/testbench_ls_ddr2_ram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1592401174032 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1592401174064 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592401174065 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401175718 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401176009 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401176009 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401176297 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "Timing Analyzer" 0 0 1592401177933 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401178288 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592401178288 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401179717 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592401179717 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401179741 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592401179741 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1592401179748 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 85C Model" {  } {  } 0 0 "Analyzing Slow 900mV 85C Model" 0 0 "Timing Analyzer" 0 0 1592401179886 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592401182648 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592401182648 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.672 " "Worst-case setup slack is -1.672" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.672           -1869.056 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -1.672           -1869.056 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.042               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 M1_DDR2_clk\[0\]  " "    0.117               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 M2_DDR2_clk\[1\]  " "    0.119               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 M1_DDR2_clk\[1\]  " "    0.130               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 M2_DDR2_clk\[0\]  " "    0.138               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.328               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.328               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.685               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.685               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.694               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.694               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.730               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.730               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.774               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.774               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.832               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.832               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.856               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.197               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.197               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.277               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    1.277               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.346               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.346               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.355               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.355               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.390               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.390               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.617               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.617               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.880               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.880               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.664               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.664               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.351               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.351               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.859               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.859               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.719               0.000 OSC_50_BANK6  " "   16.719               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.828               0.000 altera_reserved_tck  " "   42.828               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401182649 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401182649 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.179               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.198               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.198               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.217               0.000 altera_reserved_tck  " "    0.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.220               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.220               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.227               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.229               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.229               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.232               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.232               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.235               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.236               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.236               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.236               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 OSC_50_BANK6  " "    0.239               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.244               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.244               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.246               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.304               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.304               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.416               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.436               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.647               0.000 M1_DDR2_clk\[1\]  " "    0.647               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 M1_DDR2_clk\[0\]  " "    0.661               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.665               0.000 M2_DDR2_clk\[0\]  " "    0.665               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.686               0.000 M2_DDR2_clk\[1\]  " "    0.686               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.160               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.160               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.400               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.400               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.421               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.421               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.960               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    4.960               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401183224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.361 " "Worst-case recovery slack is -2.361" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.361             -18.485 OSC_50_BANK6  " "   -2.361             -18.485 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.027               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.215               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.387               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.387               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.520               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.820               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.820               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.013               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.013               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.060               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.060               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.102               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.102               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.105               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.105               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.147               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.147               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.282               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.282               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.476               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.476               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.640               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.640               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.253               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.253               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.911               0.000 altera_reserved_tck  " "   47.911               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401183429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.446 " "Worst-case removal slack is 0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.446               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.446               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.449               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.449               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.454               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.454               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.454               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.466               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.492               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.496               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.496               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.497               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 altera_reserved_tck  " "    0.513               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.623               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.853               0.000 OSC_50_BANK6  " "    0.853               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.993               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.993               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.428               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.428               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.719               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.719               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.355               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.355               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183643 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401183643 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.113 " "Worst-case minimum pulse width slack is 0.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    0.113               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.503               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.503               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.503               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.639               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.639               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.642               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.642               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.658               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.658               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.659               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.659               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.697               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.697               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.698               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.698               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.903               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.904               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.904               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.963               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.963               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.131               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.131               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.133               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.133               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.189               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.189               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.199               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.199               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.200               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.200               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.212               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.212               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.214               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.214               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 OSC_50_BANK6  " "    9.423               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.959               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.959               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.388               0.000 altera_reserved_tck  " "   49.388               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401183677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401183677 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 614 synchronizer chains. " "Report Metastability: Found 614 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 614 " "Number of Synchronizer Chains Found: 614" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.046 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.046" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 3.790 ns " "Worst Case Available Settling Time: 3.790 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 52.0" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401184254 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401184254 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592401184670 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401186233 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401186276 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401186276 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401186343 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401193432 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.117 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.117" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193528 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193528 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401193528 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401193553 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.647 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.647" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193657 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193657 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401193657 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.022 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -1.022" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193935 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (setup)\} " "-panel_name \{u0\|ddr2_ram Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401193935 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401193935 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.170 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.170" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194169 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (hold)\} " "-panel_name \{u0\|ddr2_ram Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194169 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401194169 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.060 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.060" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194294 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194294 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401194294 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.446 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.446" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194418 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401194418 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401194418 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.117  0.647" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.117  0.647" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.442     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.442     --" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Warning" "0" "" "Core (Slow 900mV 85C Model)                        \| -1.022   0.17" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                        \| -1.022   0.17" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|   1.06  0.446" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|   1.06  0.446" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|  2.557 25.681" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|  2.557 25.681" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.149  0.149" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.149  0.149" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1592401194910 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.119 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.119" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201184 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201184 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201184 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201250 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.665 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.665" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201348 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201348 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201348 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.328 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.328" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201637 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201637 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201637 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201881 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201881 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201881 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.013 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.013" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201995 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401201995 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401201995 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.449 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.449" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401202114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401202114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401202114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401202114 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401202114 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401202114 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 85C Model)                \|  0.119  0.665" {  } {  } 0 0 "Address Command (Slow 900mV 85C Model)                \|  0.119  0.665" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.445     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 85C Model)            \|  5.445     --" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Core (Slow 900mV 85C Model)                           \|  0.328  0.143" {  } {  } 0 0 "Core (Slow 900mV 85C Model)                           \|  0.328  0.143" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 85C Model)          \|  1.013  0.449" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 85C Model)          \|  1.013  0.449" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" {  } {  } 0 0 "Read Capture (Slow 900mV 85C Model)                   \|  0.295  0.247" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 85C Model)                    \|  2.557  5.681" {  } {  } 0 0 "Read Resync (Slow 900mV 85C Model)                    \|  2.557  5.681" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Write (Slow 900mV 85C Model)                          \|  0.142  0.142" {  } {  } 0 0 "Write (Slow 900mV 85C Model)                          \|  0.142  0.142" 0 0 "Timing Analyzer" 0 0 1592401202592 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 85C Model)           \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592401202593 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 85C Model)       \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592401202593 ""}
{ "Info" "0" "" "Analyzing Slow 900mV 0C Model" {  } {  } 0 0 "Analyzing Slow 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592401202762 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1592401202907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1592401207304 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401209712 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592401209712 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401209726 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592401209726 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401209749 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592401209749 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592401211143 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592401211143 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.420 " "Worst-case setup slack is -1.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.420           -1178.056 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "   -1.420           -1178.056 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.058               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.058               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 M2_DDR2_clk\[1\]  " "    0.104               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.105               0.000 M1_DDR2_clk\[0\]  " "    0.105               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.116               0.000 M2_DDR2_clk\[0\]  " "    0.116               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.117               0.000 M1_DDR2_clk\[1\]  " "    0.117               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.520               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.704               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.709               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.709               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.886               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.886               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.887               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.893               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.946               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.946               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.002               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.002               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.328               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.328               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.365               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.365               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.370               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.370               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.525               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    1.525               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.543               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.543               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.785               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.785               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.044               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.044               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.737               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.737               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.618               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    5.618               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.035               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.035               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.865               0.000 OSC_50_BANK6  " "   16.865               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.217               0.000 altera_reserved_tck  " "   43.217               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211193 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401211193 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.163 " "Worst-case hold slack is 0.163" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.163               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.192               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.192               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.197               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.197               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.201               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.201               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 altera_reserved_tck  " "    0.211               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.214               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.214               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.221               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.221               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.223               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.223               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.224               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.224               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.226               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.227               0.000 OSC_50_BANK6  " "    0.227               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.229               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.229               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.238               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.239               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.239               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.291               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.291               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.436               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.436               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.455               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.455               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.701               0.000 M1_DDR2_clk\[1\]  " "    0.701               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.714               0.000 M1_DDR2_clk\[0\]  " "    0.714               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.719               0.000 M2_DDR2_clk\[0\]  " "    0.719               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.733               0.000 M2_DDR2_clk\[1\]  " "    0.733               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.114               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.413               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.413               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.432               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.432               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.803               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    4.803               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401211743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.003 " "Worst-case recovery slack is -2.003" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.003             -14.775 OSC_50_BANK6  " "   -2.003             -14.775 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.446               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.446               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.653               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.653               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.757               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.757               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.759               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.759               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.915               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.179               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.179               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.204               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.204               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.265               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.265               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.281               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.389               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.389               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.470               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.470               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.641               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    1.641               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.789               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    1.789               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.359               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.359               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.958               0.000 altera_reserved_tck  " "   47.958               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401211940 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401211940 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.432 " "Worst-case removal slack is 0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.432               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.434               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.434               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.439               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.439               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.440               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.440               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.450               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.475               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.476               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.476               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.477               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.477               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.492               0.000 altera_reserved_tck  " "    0.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.544               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.544               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 OSC_50_BANK6  " "    0.819               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.879               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.384               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.384               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.649               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.038               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.038               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401212138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.115 " "Worst-case minimum pulse width slack is 0.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.115               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    0.115               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.510               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.510               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.510               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.662               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.662               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.662               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.679               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.679               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.680               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.680               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.713               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.713               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.716               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.716               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.923               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.923               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.923               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.923               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.948               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.948               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.128               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.128               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.132               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.132               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.204               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.204               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.207               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.207               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.215               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.215               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.226               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.226               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.421               0.000 OSC_50_BANK6  " "    9.421               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.938               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   11.938               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.430               0.000 altera_reserved_tck  " "   49.430               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401212209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401212209 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 614 synchronizer chains. " "Report Metastability: Found 614 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 614 " "Number of Synchronizer Chains Found: 614" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.046 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.046" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.079 ns " "Worst Case Available Settling Time: 4.079 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401212618 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401212618 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592401213094 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401214647 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401214686 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401214686 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401214725 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401216298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.105 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.105" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216394 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216394 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401216394 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401216459 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.701 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.701" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216554 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216554 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401216554 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.714 " "Report Timing: Found 10 setup paths (10 violated).  Worst case slack is -0.714" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216813 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216813 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216813 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216813 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (setup)\} " "-panel_name \{u0\|ddr2_ram Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401216813 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401216813 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.221 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.221" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217088 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (hold)\} " "-panel_name \{u0\|ddr2_ram Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217088 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401217088 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.179 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.179" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217216 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217216 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401217216 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.432 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.432" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217350 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401217350 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401217350 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  0.105  0.701" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  0.105  0.701" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.467     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.467     --" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Warning" "0" "" "Core (Slow 900mV 0C Model)                         \| -0.714  0.221" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                         \| -0.714  0.221" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.179  0.432" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.179  0.432" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|  2.602  25.71" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|  2.602  25.71" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.186  0.186" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.186  0.186" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Critical Warning" "0" "" "DDR Timing requirements not met" {  } {  } 1 0 "DDR Timing requirements not met" 0 0 "Timing Analyzer" 0 0 1592401217822 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401219521 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.104 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.104" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219617 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219617 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401219617 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401219704 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.719 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.719" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219805 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401219805 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401219805 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.520 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.520" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220076 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220076 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401220076 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.211 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.211" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220360 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220360 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401220360 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.204 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 1.204" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220511 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220511 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401220511 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.434 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.434" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220664 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401220664 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401220664 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Address Command (Slow 900mV 0C Model)                 \|  0.104  0.719" {  } {  } 0 0 "Address Command (Slow 900mV 0C Model)                 \|  0.104  0.719" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.473     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 900mV 0C Model)             \|  5.473     --" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Core (Slow 900mV 0C Model)                            \|   0.52  0.211" {  } {  } 0 0 "Core (Slow 900mV 0C Model)                            \|   0.52  0.211" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.204  0.434" {  } {  } 0 0 "Core Recovery/Removal (Slow 900mV 0C Model)           \|  1.204  0.434" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" {  } {  } 0 0 "Read Capture (Slow 900mV 0C Model)                    \|  0.297  0.249" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Read Resync (Slow 900mV 0C Model)                     \|  2.602   5.71" {  } {  } 0 0 "Read Resync (Slow 900mV 0C Model)                     \|  2.602   5.71" 0 0 "Timing Analyzer" 0 0 1592401221162 ""}
{ "Info" "0" "" "Write (Slow 900mV 0C Model)                           \|  0.183  0.183" {  } {  } 0 0 "Write (Slow 900mV 0C Model)                           \|  0.183  0.183" 0 0 "Timing Analyzer" 0 0 1592401221163 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Slow 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592401221163 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Slow 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592401221163 ""}
{ "Info" "0" "" "Analyzing Fast 900mV 0C Model" {  } {  } 0 0 "Analyzing Fast 900mV 0C Model" 0 0 "Timing Analyzer" 0 0 1592401221414 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout " "Cell: c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll125MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: pll40MHz0\|altpll_component\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram_1\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[4\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[5\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[6\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_2  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|extra_output_pad_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[0\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[1\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[2\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[3\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[4\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[5\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[6\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout " "Cell: u0\|ddr2_ram\|p0\|umemphy\|uio_pads\|dq_ddio\[7\].ubidir_dq_dqs\|altdq_dqs2_inst\|output_path_gen\[7\].data_alignment  from: clk  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout " "Cell: u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1  from: inclk\[0\]  to: observablevcoout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1592401223016 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1592401223016 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401223031 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592401223032 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) 0.000 0.020 " "Hold clock transfer from c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) to c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.020" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M1_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M1_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqs\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqs\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[0\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[1\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[2\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[3\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[4\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[4\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[5\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[5\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[6\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[6\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Rise) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Setup clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) M2_DDR2_dqsn\[7\]_OUT (Rise) 0.000 0.050 " "Hold clock transfer from u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk (Fall) to M2_DDR2_dqsn\[7\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.050" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1592401223055 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Timing Analyzer" 0 -1 1592401223055 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.034 " "Worst-case setup slack is 0.034" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.034               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.034               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 M1_DDR2_clk\[1\]  " "    0.077               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.079               0.000 M1_DDR2_clk\[0\]  " "    0.079               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.081               0.000 M2_DDR2_clk\[1\]  " "    0.081               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 M2_DDR2_clk\[0\]  " "    0.082               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.432               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.684               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.690               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.690               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.331               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.331               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.337               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    1.337               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.666               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.946               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.946               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.988               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.988               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.017               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.017               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.066               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.066               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.083               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.083               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.286               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    2.286               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.895               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.895               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.064               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.064               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.186               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.186               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.289               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    3.289               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.577               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.577               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.287               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    7.287               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.666               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    7.666               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.241               0.000 OSC_50_BANK6  " "   18.241               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.947               0.000 altera_reserved_tck  " "   45.947               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401223669 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401223669 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.083 " "Worst-case hold slack is 0.083" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.083               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.083               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.108               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.108               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.110               0.000 altera_reserved_tck  " "    0.110               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.122               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.122               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.124               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.127               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.130               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.130               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.131               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    0.131               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.131               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 OSC_50_BANK6  " "    0.132               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.132               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.132               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.132               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.134               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.134               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.168               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.648               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.648               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.693               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.708               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.708               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.860               0.000 M1_DDR2_clk\[1\]  " "    0.860               0.000 M1_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.861               0.000 M1_DDR2_clk\[0\]  " "    0.861               0.000 M1_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.876               0.000 M2_DDR2_clk\[0\]  " "    0.876               0.000 M2_DDR2_clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.879               0.000 M2_DDR2_clk\[1\]  " "    0.879               0.000 M2_DDR2_clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.540               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.540               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.554               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    1.554               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.570               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    3.570               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224277 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401224277 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1592401224439 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1592401224439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.012 " "Worst-case recovery slack is -0.012" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.012              -0.036 OSC_50_BANK6  " "   -0.012              -0.036 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.854               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.854               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.884               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.884               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.898               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.898               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.922               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    1.922               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.133               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.133               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.153               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.153               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.158               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.158               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.560               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    2.560               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.585               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.585               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.634               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    2.634               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.711               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    2.711               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.857               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    2.857               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.007               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    3.007               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.385               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    3.385               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.078               0.000 altera_reserved_tck  " "   49.078               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401224526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.258 " "Worst-case removal slack is 0.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.258               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.258               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.259               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.261               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    0.261               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.262               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.262               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.262               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.264               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.264               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.268               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.268               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    0.272               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.272               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    0.272               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 altera_reserved_tck  " "    0.279               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.342               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 OSC_50_BANK6  " "    0.467               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    0.569               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.045               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.045               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.281               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    1.281               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.469               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401224778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.168 " "Worst-case minimum pulse width slack is 0.168" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.168               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\]  " "    0.168               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|pll\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.505               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.505               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.506               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\]  " "    0.506               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.703               0.000 u0\|ddr2_ram_1\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.704               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk  " "    0.704               0.000 u0\|ddr2_ram\|testbench_ls_ddr2_ram_p0_leveling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.835               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\]  " "    0.835               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.701               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.701               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\]  " "    1.703               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.080               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.080               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\]  " "    2.080               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.158               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.158               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.202               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.202               0.000 pll125MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.221               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.221               0.000 c0\|ethlink_inst\|\\MAC:3:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.223               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.223               0.000 c0\|ethlink_inst\|\\MAC:1:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.226               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.226               0.000 c0\|ethlink_inst\|\\MAC:0:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.226               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0  " "    3.226               0.000 c0\|ethlink_inst\|\\MAC:2:MAC\|sgmii\|alttse1_inst\|altera_tse_pcs_pma_inst\|the_altera_tse_pma_lvds_rx\|altlvds_rx_component\|auto_generated\|rx\[0\]\|clk0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.211               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.211               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.212               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\]  " "    4.212               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\]  " "    6.667               0.000 u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[6\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.353               0.000 OSC_50_BANK6  " "    9.353               0.000 OSC_50_BANK6 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.154               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   12.154               0.000 pll40MHz0\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.290               0.000 altera_reserved_tck  " "   49.290               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1592401224901 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1592401224901 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 614 synchronizer chains. " "Report Metastability: Found 614 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 614 " "Number of Synchronizer Chains Found: 614" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.046 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.046" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 4.462 ns " "Worst Case Available Settling Time: 4.462 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 32.7" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 125.9" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1592401225387 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401225387 ""}
{ "Info" "0" "" "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" {  } {  } 0 0 "Initializing DDR database for CORE testbench_ls_ddr2_ram_p0" 0 0 "Timing Analyzer" 0 0 1592401226061 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401227728 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram_1\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401227777 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: testbench_ls_ddr2_ram_p0 INSTANCE: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401227778 ""}
{ "Critical Warning" "0" "" "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." {  } {  } 1 0 "PLL clock u0\|ddr2_ram\|pll0\|upll_memphy\|auto_generated\|pll1\|clk\[1\] not driven by a dedicated clock pin or neighboring PLL source.  To ensure minimum jitter on memory interface clock outputs, the PLL clock source should be a dedicated PLL input clock pin or an output of the neighboring PLL. Timing analyses may not be valid." 0 0 "Timing Analyzer" 0 0 1592401227831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401230298 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230396 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230396 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401230396 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]. " "\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401230507 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.860 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.860" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M1_DDR2_addr\[0\]\} \{M1_DDR2_addr\[10\]\} \{M1_DDR2_addr\[11\]\} \{M1_DDR2_addr\[12\]\} \{M1_DDR2_addr\[13\]\} \{M1_DDR2_addr\[1\]\} \{M1_DDR2_addr\[2\]\} \{M1_DDR2_addr\[3\]\} \{M1_DDR2_addr\[4\]\} \{M1_DDR2_addr\[5\]\} \{M1_DDR2_addr\[6\]\} \{M1_DDR2_addr\[7\]\} \{M1_DDR2_addr\[8\]\} \{M1_DDR2_addr\[9\]\} \{M1_DDR2_ba\[0\]\} \{M1_DDR2_ba\[1\]\} \{M1_DDR2_ba\[2\]\} \{M1_DDR2_cs_n\[0\]\} M1_DDR2_we_n M1_DDR2_ras_n M1_DDR2_cas_n \{M1_DDR2_odt\[0\]\} \{M1_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230614 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230614 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401230614 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.684 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.684" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (setup)\} " "-panel_name \{u0\|ddr2_ram Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401230992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401230992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.124 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231356 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core (hold)\} " "-panel_name \{u0\|ddr2_ram Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231356 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401231356 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.153 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.153" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231539 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231539 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401231539 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.258 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.258" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231717 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401231717 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401231717 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.077   0.86" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.077   0.86" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.517     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.517     --" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|  0.684  0.124" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|  0.684  0.124" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.153  0.258" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.153  0.258" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  3.205 26.114" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  3.205 26.114" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.162  0.162" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.162  0.162" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592401232308 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401234330 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.081 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.081" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234434 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234434 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401234434 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]. " "\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\} is interpreted as \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401234582 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.876 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.876" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\] " "-to \[get_keepers \{\{M2_DDR2_addr\[0\]\} \{M2_DDR2_addr\[10\]\} \{M2_DDR2_addr\[11\]\} \{M2_DDR2_addr\[12\]\} \{M2_DDR2_addr\[13\]\} \{M2_DDR2_addr\[1\]\} \{M2_DDR2_addr\[2\]\} \{M2_DDR2_addr\[3\]\} \{M2_DDR2_addr\[4\]\} \{M2_DDR2_addr\[5\]\} \{M2_DDR2_addr\[6\]\} \{M2_DDR2_addr\[7\]\} \{M2_DDR2_addr\[8\]\} \{M2_DDR2_addr\[9\]\} \{M2_DDR2_ba\[0\]\} \{M2_DDR2_ba\[1\]\} \{M2_DDR2_ba\[2\]\} \{M2_DDR2_cs_n\[0\]\} M2_DDR2_we_n M2_DDR2_ras_n M2_DDR2_cas_n \{M2_DDR2_odt\[0\]\} \{M2_DDR2_cke\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234676 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234676 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401234676 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.690 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 0.690" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234976 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (setup)\} " "-panel_name \{u0\|ddr2_ram_1 Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401234976 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401234976 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.108 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.108" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235370 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core (hold)\} " "-panel_name \{u0\|ddr2_ram_1 Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235370 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401235370 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.158 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 2.158" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235583 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235583 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401235583 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.261 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.261" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:ddr2_ram_1\|*\}\] \[get_registers \{\{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg*\} \{*:u0\|*:ddr2_ram_1\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*read_data_out\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235806 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\} " "-panel_name \{u0\|ddr2_ram_1 Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1592401235806 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401235806 ""}
{ "Info" "0" "" "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" {  } {  } 0 0 "Core: testbench_ls_ddr2_ram_p0 - Instance: u0\|ddr2_ram_1" 0 0 "Timing Analyzer" 0 0 1592401236346 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Timing Analyzer" 0 0 1592401236346 ""}
{ "Info" "0" "" "Address Command (Fast 900mV 0C Model)                 \|  0.081  0.876" {  } {  } 0 0 "Address Command (Fast 900mV 0C Model)                 \|  0.081  0.876" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.524     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 900mV 0C Model)             \|  5.524     --" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Core (Fast 900mV 0C Model)                            \|   0.69  0.108" {  } {  } 0 0 "Core (Fast 900mV 0C Model)                            \|   0.69  0.108" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.158  0.261" {  } {  } 0 0 "Core Recovery/Removal (Fast 900mV 0C Model)           \|  2.158  0.261" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" {  } {  } 0 0 "Read Capture (Fast 900mV 0C Model)                    \|  0.324  0.276" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Read Resync (Fast 900mV 0C Model)                     \|  3.205  6.114" {  } {  } 0 0 "Read Resync (Fast 900mV 0C Model)                     \|  3.205  6.114" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Write (Fast 900mV 0C Model)                           \|  0.161  0.161" {  } {  } 0 0 "Write (Fast 900mV 0C Model)                           \|  0.161  0.161" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" {  } {  } 0 0 "Write Leveling tDQSS (Fast 900mV 0C Model)            \|  0.571  0.571" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "0" "" "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" {  } {  } 0 0 "Write Leveling tDSS/tDSH (Fast 900mV 0C Model)        \|  0.624  0.624" 0 0 "Timing Analyzer" 0 0 1592401236347 ""}
{ "Info" "ISTA_REPORT_TCCS_INFO" "Report TCCS: " "Report TCCS:" { { "Info" "ISTA_REPORT_TCCS_INFO" "Maximum TCCS for all channels: 0.100 " "Maximum TCCS for all channels: 0.100" {  } {  } 0 332107 "%1!s!" 0 0 "Design Software" 0 -1 1592401238224 ""}  } {  } 0 332107 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1592401238224 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592401238370 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1592401238376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1920 " "Peak virtual memory: 1920 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1592401239732 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun 17 15:40:39 2020 " "Processing ended: Wed Jun 17 15:40:39 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1592401239732 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:16 " "Elapsed time: 00:01:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1592401239732 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:34 " "Total CPU time (on all processors): 00:01:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1592401239732 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1592401239732 ""}
