

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Feb 23 14:25:30 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.326 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |       11|       11| 55.000 ns | 55.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min | max |   Type   |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_generic_sincos_10_6_s_fu_245  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_250  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_255  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_260  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_265  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_270  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_275  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_280  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_285  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_290  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_295  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_300  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_305  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_310  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_315  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_320  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        |grp_generic_sincos_10_6_s_fu_325  |generic_sincos_10_6_s  |        6|        6| 30.000 ns | 30.000 ns |    1|    1| function |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%x_V_read = call i160 @_ssdm_op_Read.ap_vld.i160P(i160* %x_V)" [firmware/myproject.cpp:50]   --->   Operation 13 'read' 'x_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Val2_s = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 14 'partselect' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_Val2_14 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 30, i32 39)" [firmware/myproject.cpp:50]   --->   Operation 15 'partselect' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i10 %p_Val2_14 to i14" [firmware/myproject.cpp:50]   --->   Operation 16 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%shl_ln = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_14, i3 0)" [firmware/myproject.cpp:50]   --->   Operation 17 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i13 %shl_ln to i14" [firmware/myproject.cpp:50]   --->   Operation 18 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_20 = add i14 %sext_ln1118_3, %sext_ln1118_2" [firmware/myproject.cpp:50]   --->   Operation 19 'add' 'r_V_20' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_1 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 140, i32 149)" [firmware/myproject.cpp:50]   --->   Operation 20 'partselect' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%lhs_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_1, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 21 'bitconcatenate' 'lhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_27 = sub i14 %lhs_V_1, %r_V_20" [firmware/myproject.cpp:50]   --->   Operation 22 'sub' 'ret_V_27' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_27, i32 4, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 23 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [8/8] (3.56ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 24 'call' 'outsin_V' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_5 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 40, i32 49)" [firmware/myproject.cpp:50]   --->   Operation 25 'partselect' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Val2_6 = call i10 @_ssdm_op_PartSelect.i10.i160.i32.i32(i160 %x_V_read, i32 150, i32 159)" [firmware/myproject.cpp:50]   --->   Operation 26 'partselect' 'p_Val2_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_6, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 27 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_6, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 28 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i12 %shl_ln1118_2 to i14" [firmware/myproject.cpp:50]   --->   Operation 29 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.76ns)   --->   "%sub_ln1192 = sub i14 %sext_ln1192_3, %lhs_V_3" [firmware/myproject.cpp:50]   --->   Operation 30 'sub' 'sub_ln1192' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_s, i4 0)" [firmware/myproject.cpp:50]   --->   Operation 31 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_s, i2 0)" [firmware/myproject.cpp:50]   --->   Operation 32 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i12 %shl_ln1118_4 to i14" [firmware/myproject.cpp:50]   --->   Operation 33 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.76ns)   --->   "%sub_ln1192_1 = sub i14 %shl_ln1118_3, %sext_ln1192_4" [firmware/myproject.cpp:50]   --->   Operation 34 'sub' 'sub_ln1192_1' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_4 = add i14 %sub_ln1192, %sub_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 35 'add' 'add_ln1192_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_30 = add i14 %add_ln1192_4, 192" [firmware/myproject.cpp:50]   --->   Operation 36 'add' 'ret_V_30' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_30, i32 4, i32 13)" [firmware/myproject.cpp:50]   --->   Operation 37 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i10 %p_Val2_s to i14" [firmware/myproject.cpp:51]   --->   Operation 38 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.70ns)   --->   "%mul_ln1192_7 = mul i14 %sext_ln1118_6, %sext_ln1118_6" [firmware/myproject.cpp:51]   --->   Operation 39 'mul' 'mul_ln1192_7' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln1192_9 = add i14 %lhs_V_3, %mul_ln1192_7" [firmware/myproject.cpp:51]   --->   Operation 40 'add' 'add_ln1192_9' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs_V_1 = call i14 @_ssdm_op_BitConcatenate.i14.i10.i4(i10 %p_Val2_14, i4 0)" [firmware/myproject.cpp:51]   --->   Operation 41 'bitconcatenate' 'rhs_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1192_2 = sub i14 %add_ln1192_9, %rhs_V_1" [firmware/myproject.cpp:51]   --->   Operation 42 'sub' 'sub_ln1192_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 43 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%ret_V_32 = add i14 %sub_ln1192_2, -400" [firmware/myproject.cpp:51]   --->   Operation 43 'add' 'ret_V_32' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_32, i32 4, i32 13)" [firmware/myproject.cpp:51]   --->   Operation 44 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_8 = call i9 @_ssdm_op_PartSelect.i9.i160.i32.i32(i160 %x_V_read, i32 30, i32 38)" [firmware/myproject.cpp:51]   --->   Operation 45 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%r_V_s = call i14 @_ssdm_op_BitConcatenate.i14.i9.i5(i9 %tmp_8, i5 0)" [firmware/myproject.cpp:51]   --->   Operation 46 'bitconcatenate' 'r_V_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.76ns)   --->   "%add_ln1192_7 = add i14 %r_V_s, -64" [firmware/myproject.cpp:51]   --->   Operation 47 'add' 'add_ln1192_7' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %add_ln1192_7, i32 4, i32 13)" [firmware/myproject.cpp:51]   --->   Operation 48 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [8/8] (3.56ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 49 'call' 'outsin_V_5' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i10 %p_Val2_6 to i13" [firmware/myproject.cpp:52]   --->   Operation 50 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.76ns)   --->   "%ret_V_34 = add i14 %mul_ln1192_7, -288" [firmware/myproject.cpp:52]   --->   Operation 51 'add' 'ret_V_34' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_34, i32 4, i32 13)" [firmware/myproject.cpp:52]   --->   Operation 52 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln700_3 = sext i10 %p_Val2_1 to i14" [firmware/myproject.cpp:53]   --->   Operation 53 'sext' 'sext_ln700_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_1, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 54 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i13 %shl_ln1118_s to i14" [firmware/myproject.cpp:52]   --->   Operation 55 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_1, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 56 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i11 %shl_ln1118_1 to i14" [firmware/myproject.cpp:52]   --->   Operation 57 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i11 %shl_ln1118_1 to i15" [firmware/myproject.cpp:52]   --->   Operation 58 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.75ns)   --->   "%r_V_24 = add i14 %sext_ln1118_13, %sext_ln1118_12" [firmware/myproject.cpp:52]   --->   Operation 59 'add' 'r_V_24' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %p_Val2_14, i1 false)" [firmware/myproject.cpp:52]   --->   Operation 60 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_15 = sext i11 %shl_ln1118_5 to i14" [firmware/myproject.cpp:52]   --->   Operation 61 'sext' 'sext_ln1118_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.75ns)   --->   "%r_V_25 = add i14 %sext_ln1118_15, %sext_ln1118_3" [firmware/myproject.cpp:52]   --->   Operation 62 'add' 'r_V_25' <Predicate = true> <Delay = 0.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln703_3 = sext i14 %r_V_24 to i15" [firmware/myproject.cpp:52]   --->   Operation 63 'sext' 'sext_ln703_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln703_4 = sext i14 %r_V_25 to i15" [firmware/myproject.cpp:52]   --->   Operation 64 'sext' 'sext_ln703_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_35 = sub i15 %sext_ln703_3, %sext_ln703_4" [firmware/myproject.cpp:52]   --->   Operation 65 'sub' 'ret_V_35' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 66 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_14 = add i15 %ret_V_35, 256" [firmware/myproject.cpp:52]   --->   Operation 66 'add' 'add_ln1192_14' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln1118_16 = sext i15 %add_ln1192_14 to i26" [firmware/myproject.cpp:52]   --->   Operation 67 'sext' 'sext_ln1118_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul i26 %sext_ln1118_16, %sext_ln1118_16" [firmware/myproject.cpp:52]   --->   Operation 68 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118_18 = sext i10 %p_Val2_1 to i18" [firmware/myproject.cpp:53]   --->   Operation 69 'sext' 'sext_ln1118_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (1.70ns)   --->   "%mul_ln700_2 = mul i18 %sext_ln1118_18, %sext_ln1118_18" [firmware/myproject.cpp:53]   --->   Operation 70 'mul' 'mul_ln700_2' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 71 [1/1] (0.49ns) (grouped into DSP with root node add_ln700)   --->   "%mul_ln700_3 = mul i18 %mul_ln700_2, 52" [firmware/myproject.cpp:53]   --->   Operation 71 'mul' 'mul_ln700_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (1.70ns)   --->   "%mul_ln700_4 = mul i14 %sext_ln700_3, 52" [firmware/myproject.cpp:53]   --->   Operation 72 'mul' 'mul_ln700_4' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1 = call i18 @_ssdm_op_BitConcatenate.i18.i14.i4(i14 %mul_ln700_4, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 73 'bitconcatenate' 'shl_ln1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (2.03ns) (root node of the DSP)   --->   "%add_ln700 = add i18 %shl_ln1, %mul_ln700_3" [firmware/myproject.cpp:53]   --->   Operation 74 'add' 'add_ln700' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln1118_20 = sext i12 %shl_ln1118_2 to i13" [firmware/myproject.cpp:54]   --->   Operation 75 'sext' 'sext_ln1118_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.74ns)   --->   "%r_V_30 = sub i13 %sext_ln1118_20, %sext_ln1118_11" [firmware/myproject.cpp:54]   --->   Operation 76 'sub' 'r_V_30' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln708_10 = call i9 @_ssdm_op_PartSelect.i9.i13.i32.i32(i13 %r_V_30, i32 4, i32 12)" [firmware/myproject.cpp:54]   --->   Operation 77 'partselect' 'trunc_ln708_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i9 %trunc_ln708_10 to i10" [firmware/myproject.cpp:54]   --->   Operation 78 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [8/8] (3.56ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 79 'call' 'outsin_V_22' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_30 = add i14 %r_V_s, -448" [firmware/myproject.cpp:54]   --->   Operation 80 'add' 'add_ln1192_30' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 81 [1/1] (0.71ns) (root node of TernaryAdder)   --->   "%add_ln1192_27 = add i14 %add_ln1192_30, %lhs_V_1" [firmware/myproject.cpp:54]   --->   Operation 81 'add' 'add_ln1192_27' <Predicate = true> <Delay = 0.71> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln708_11 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %add_ln1192_27, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 82 'partselect' 'trunc_ln708_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [8/8] (3.56ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 83 'call' 'outsin_V_13' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%sext_ln1118_21 = sext i14 %lhs_V_1 to i15" [firmware/myproject.cpp:54]   --->   Operation 84 'sext' 'sext_ln1118_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%r_V_33 = sub i15 %sext_ln1118_21, %sext_ln1118_14" [firmware/myproject.cpp:54]   --->   Operation 85 'sub' 'r_V_33' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 86 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_29 = add i15 %r_V_33, 256" [firmware/myproject.cpp:54]   --->   Operation 86 'add' 'add_ln1192_29' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1118_22 = sext i15 %add_ln1192_29 to i26" [firmware/myproject.cpp:54]   --->   Operation 87 'sext' 'sext_ln1118_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_4 = mul i26 %sext_ln1118_22, %sext_ln1118_22" [firmware/myproject.cpp:54]   --->   Operation 88 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 89 [1/1] (0.49ns) (grouped into DSP with root node ret_V_42)   --->   "%mul_ln1192_5 = mul i14 %sext_ln1118_2, %sext_ln1118_2" [firmware/myproject.cpp:54]   --->   Operation 89 'mul' 'mul_ln1192_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 90 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_42 = add i14 %mul_ln1192_5, -144" [firmware/myproject.cpp:54]   --->   Operation 90 'add' 'ret_V_42' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln708_13 = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %ret_V_42, i32 4, i32 13)" [firmware/myproject.cpp:54]   --->   Operation 91 'partselect' 'trunc_ln708_13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.24>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i10 %p_Val2_14 to i18" [firmware/myproject.cpp:50]   --->   Operation 92 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [7/8] (4.24ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 93 'call' 'outsin_V' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i10 %p_Val2_5 to i18" [firmware/myproject.cpp:50]   --->   Operation 94 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i10 %p_Val2_s to i18" [firmware/myproject.cpp:50]   --->   Operation 95 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.70ns)   --->   "%mul_ln1192 = mul i18 %sext_ln1118_4, %sext_ln1118_4" [firmware/myproject.cpp:50]   --->   Operation 96 'mul' 'mul_ln1192' <Predicate = true> <Delay = 1.70> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.49ns) (grouped into DSP with root node ret_V_28)   --->   "%mul_ln1192_1 = mul i18 %mul_ln1192, %sext_ln1192" [firmware/myproject.cpp:50]   --->   Operation 97 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%lhs_V_2 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %p_Val2_6, i8 0)" [firmware/myproject.cpp:50]   --->   Operation 98 'bitconcatenate' 'lhs_V_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_28 = add i18 %lhs_V_2, %mul_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 99 'add' 'ret_V_28' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_28, i32 8, i32 17)" [firmware/myproject.cpp:50]   --->   Operation 100 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [8/8] (3.56ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 101 'call' 'outsin_V_18' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 102 [8/8] (3.56ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 102 'call' 'outsin_V_19' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 103 [8/8] (3.56ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 103 'call' 'outsin_V_20' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 104 [7/8] (4.24ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 104 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 105 [8/8] (3.56ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 105 'call' 'outsin_V_6' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 106 [8/8] (3.56ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 106 'call' 'outsin_V_7' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 107 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_26 = mul i26 %mul_ln1118, 39" [firmware/myproject.cpp:52]   --->   Operation 107 'mul' 'r_V_26' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_8 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %r_V_26, i32 16, i32 25)" [firmware/myproject.cpp:52]   --->   Operation 108 'partselect' 'trunc_ln708_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (0.49ns) (grouped into DSP with root node ret_V_37)   --->   "%rhs_V_5 = mul i18 %sext_ln1118_1, 1680" [firmware/myproject.cpp:53]   --->   Operation 109 'mul' 'rhs_V_5' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 110 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_37 = add i18 %rhs_V_5, %add_ln700" [firmware/myproject.cpp:53]   --->   Operation 110 'add' 'ret_V_37' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i10 @_ssdm_op_PartSelect.i10.i18.i32.i32(i18 %ret_V_37, i32 8, i32 17)" [firmware/myproject.cpp:53]   --->   Operation 111 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [7/8] (4.24ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 112 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 113 [7/8] (4.24ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 113 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 114 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_34 = mul i26 %mul_ln1118_4, 73" [firmware/myproject.cpp:54]   --->   Operation 114 'mul' 'r_V_34' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln708_12 = call i10 @_ssdm_op_PartSelect.i10.i26.i32.i32(i26 %r_V_34, i32 16, i32 25)" [firmware/myproject.cpp:54]   --->   Operation 115 'partselect' 'trunc_ln708_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [8/8] (3.56ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 116 'call' 'outsin_V_24' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 117 [6/8] (4.24ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 117 'call' 'outsin_V' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 118 [8/8] (3.56ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 118 'call' 'outsin_V_17' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 119 [7/8] (4.24ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 119 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 120 [7/8] (4.24ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 120 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 121 [7/8] (4.24ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 121 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 122 [6/8] (4.24ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 122 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 123 [7/8] (4.24ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 123 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 124 [7/8] (4.24ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 124 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 125 [8/8] (3.56ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 125 'call' 'outsin_V_8' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 126 [1/1] (0.72ns)   --->   "%add_ln703 = add i10 %p_Val2_14, -12" [firmware/myproject.cpp:53]   --->   Operation 126 'add' 'add_ln703' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [8/8] (3.56ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 127 'call' 'outsin_V_9' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 128 [8/8] (3.56ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 128 'call' 'outsin_V_10' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 129 [1/1] (0.72ns)   --->   "%add_ln703_1 = add i10 %p_Val2_14, %p_Val2_6" [firmware/myproject.cpp:53]   --->   Operation 129 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [8/8] (3.56ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 130 'call' 'outsin_V_21' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 131 [6/8] (4.24ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 131 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 132 [6/8] (4.24ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 132 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 133 [8/8] (3.56ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 133 'call' 'outsin_V_23' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 134 [7/8] (4.24ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 134 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 4.28>
ST_4 : Operation 135 [5/8] (4.24ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 135 'call' 'outsin_V' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 136 [7/8] (4.24ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 136 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 137 [6/8] (4.24ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 137 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 138 [6/8] (4.24ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 138 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 139 [6/8] (4.24ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 139 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 140 [5/8] (4.24ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 140 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 141 [6/8] (4.24ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 141 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 142 [6/8] (4.24ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 142 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 143 [7/8] (4.24ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 143 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 144 [7/8] (4.24ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 144 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 145 [7/8] (4.24ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 145 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 146 [7/8] (4.24ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 146 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 147 [5/8] (4.24ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 147 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 148 [5/8] (4.24ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 148 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 149 [7/8] (4.24ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 149 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 150 [6/8] (4.24ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 150 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 151 [1/1] (0.72ns)   --->   "%add_ln703_2 = add i10 %p_Val2_1, 23" [firmware/myproject.cpp:54]   --->   Operation 151 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [8/8] (3.56ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 152 'call' 'outsin_V_16' <Predicate = true> <Delay = 3.56> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 4.24>
ST_5 : Operation 153 [4/8] (4.24ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 153 'call' 'outsin_V' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 154 [6/8] (4.24ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 154 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 155 [5/8] (4.24ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 155 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 156 [5/8] (4.24ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 156 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 157 [5/8] (4.24ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 157 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 158 [4/8] (4.24ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 158 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 159 [5/8] (4.24ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 159 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 160 [5/8] (4.24ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 160 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 161 [6/8] (4.24ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 161 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 162 [6/8] (4.24ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 162 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 163 [6/8] (4.24ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 163 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 164 [6/8] (4.24ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 164 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 165 [4/8] (4.24ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 165 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 166 [4/8] (4.24ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 166 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 167 [6/8] (4.24ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 167 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 168 [5/8] (4.24ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 168 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 169 [7/8] (4.24ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 169 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 4.24>
ST_6 : Operation 170 [3/8] (4.24ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 170 'call' 'outsin_V' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 171 [5/8] (4.24ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 171 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 172 [4/8] (4.24ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 172 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 173 [4/8] (4.24ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 173 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 174 [4/8] (4.24ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 174 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 175 [3/8] (4.24ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 175 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 176 [4/8] (4.24ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 176 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 177 [4/8] (4.24ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 177 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 178 [5/8] (4.24ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 178 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 179 [5/8] (4.24ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 179 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 180 [5/8] (4.24ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 180 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 181 [5/8] (4.24ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 181 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 182 [3/8] (4.24ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 182 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 183 [3/8] (4.24ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 183 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 184 [5/8] (4.24ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 184 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 185 [4/8] (4.24ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 185 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 186 [6/8] (4.24ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 186 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.24>
ST_7 : Operation 187 [2/8] (4.24ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 187 'call' 'outsin_V' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 188 [4/8] (4.24ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 188 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 189 [3/8] (4.24ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 189 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 190 [3/8] (4.24ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 190 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 191 [3/8] (4.24ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 191 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 192 [2/8] (4.24ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 192 'call' 'outsin_V_5' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 193 [3/8] (4.24ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 193 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 194 [3/8] (4.24ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 194 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 195 [4/8] (4.24ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 195 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 196 [4/8] (4.24ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 196 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 197 [4/8] (4.24ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 197 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 198 [4/8] (4.24ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 198 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 199 [2/8] (4.24ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 199 'call' 'outsin_V_22' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 200 [2/8] (4.24ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 200 'call' 'outsin_V_13' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 201 [4/8] (4.24ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 201 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 202 [3/8] (4.24ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 202 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 203 [5/8] (4.24ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 203 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 4.24>
ST_8 : Operation 204 [1/8] (2.03ns)   --->   "%outsin_V = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 204 'call' 'outsin_V' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 205 [3/8] (4.24ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 205 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 206 [2/8] (4.24ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 206 'call' 'outsin_V_18' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 207 [2/8] (4.24ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 207 'call' 'outsin_V_19' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 208 [2/8] (4.24ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 208 'call' 'outsin_V_20' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 209 [1/8] (2.03ns)   --->   "%outsin_V_5 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_5)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 209 'call' 'outsin_V_5' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 210 [2/8] (4.24ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 210 'call' 'outsin_V_6' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 211 [2/8] (4.24ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 211 'call' 'outsin_V_7' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 212 [3/8] (4.24ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 212 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 213 [3/8] (4.24ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 213 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 214 [3/8] (4.24ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 214 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 215 [3/8] (4.24ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 215 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 216 [1/8] (2.03ns)   --->   "%outsin_V_22 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %sext_ln708)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 216 'call' 'outsin_V_22' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 217 [1/8] (2.03ns)   --->   "%outsin_V_13 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_11)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 217 'call' 'outsin_V_13' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 218 [3/8] (4.24ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 218 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 219 [2/8] (4.24ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 219 'call' 'outsin_V_24' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 220 [4/8] (4.24ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 220 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 4.24>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%lhs_V = sext i10 %p_Val2_s to i11" [firmware/myproject.cpp:50]   --->   Operation 221 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%ret_V = add nsw i11 %lhs_V, -15" [firmware/myproject.cpp:50]   --->   Operation 222 'add' 'ret_V' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 223 [1/1] (0.00ns) (grouped into DSP with root node ret_V_1)   --->   "%sext_ln1118 = sext i11 %ret_V to i20" [firmware/myproject.cpp:50]   --->   Operation 223 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (0.49ns) (grouped into DSP with root node ret_V_1)   --->   "%mul_ln703 = mul i20 %sext_ln1118, %sext_ln1118" [firmware/myproject.cpp:50]   --->   Operation 224 'mul' 'mul_ln703' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 225 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_1 = sub i20 1536, %mul_ln703" [firmware/myproject.cpp:50]   --->   Operation 225 'sub' 'ret_V_1' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 226 [1/1] (0.00ns)   --->   "%r_V = sext i6 %outsin_V to i12" [firmware/myproject.cpp:50]   --->   Operation 226 'sext' 'r_V' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 227 [1/1] (0.49ns) (grouped into DSP with root node ret_V_3)   --->   "%r_V_21 = mul i12 %r_V, %r_V" [firmware/myproject.cpp:50]   --->   Operation 227 'mul' 'r_V_21' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 228 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_3 = add i12 %r_V_21, -48" [firmware/myproject.cpp:50]   --->   Operation 228 'add' 'ret_V_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 229 [2/8] (4.24ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 229 'call' 'outsin_V_17' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 230 [1/8] (2.03ns)   --->   "%outsin_V_18 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 230 'call' 'outsin_V_18' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 231 [1/8] (2.03ns)   --->   "%outsin_V_19 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 231 'call' 'outsin_V_19' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 232 [1/8] (2.03ns)   --->   "%outsin_V_20 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_4)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 232 'call' 'outsin_V_20' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 233 [1/8] (2.03ns)   --->   "%outsin_V_6 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %p_Val2_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:51]   --->   Operation 233 'call' 'outsin_V_6' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 234 [1/8] (2.03ns)   --->   "%outsin_V_7 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_7)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 234 'call' 'outsin_V_7' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 235 [2/8] (4.24ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 235 'call' 'outsin_V_8' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 236 [2/8] (4.24ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 236 'call' 'outsin_V_9' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 237 [2/8] (4.24ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 237 'call' 'outsin_V_10' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 238 [2/8] (4.24ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 238 'call' 'outsin_V_21' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 239 [2/8] (4.24ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 239 'call' 'outsin_V_23' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 240 [1/8] (2.03ns)   --->   "%outsin_V_24 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_13)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 240 'call' 'outsin_V_24' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 241 [3/8] (4.24ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 241 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 4.24>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "%sext_ln700 = sext i20 %ret_V_1 to i30" [firmware/myproject.cpp:50]   --->   Operation 242 'sext' 'sext_ln700' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "%sext_ln700_1 = sext i12 %ret_V_3 to i30" [firmware/myproject.cpp:50]   --->   Operation 243 'sext' 'sext_ln700_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 244 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln700 = mul i30 %sext_ln700, %sext_ln700_1" [firmware/myproject.cpp:50]   --->   Operation 244 'mul' 'mul_ln700' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 245 [1/8] (2.03ns)   --->   "%outsin_V_17 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:50]   --->   Operation 245 'call' 'outsin_V_17' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 246 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i10 %p_Val2_5 to i11" [firmware/myproject.cpp:50]   --->   Operation 246 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i6 %outsin_V_17 to i11" [firmware/myproject.cpp:50]   --->   Operation 247 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_29 = sub i11 %sext_ln1192_2, %sext_ln1192_1" [firmware/myproject.cpp:50]   --->   Operation 248 'sub' 'ret_V_29' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 249 [1/1] (0.77ns) (root node of TernaryAdder)   --->   "%add_ln1192 = add i11 %ret_V_29, 62" [firmware/myproject.cpp:50]   --->   Operation 249 'add' 'add_ln1192' <Predicate = true> <Delay = 0.77> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 250 [1/1] (0.00ns)   --->   "%rhs_V_6 = sext i10 %p_Val2_6 to i11" [firmware/myproject.cpp:50]   --->   Operation 250 'sext' 'rhs_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i6 %outsin_V_19 to i7" [firmware/myproject.cpp:51]   --->   Operation 251 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 252 [1/1] (0.70ns)   --->   "%ret_V_8 = add i7 %sext_ln703, -22" [firmware/myproject.cpp:51]   --->   Operation 252 'add' 'ret_V_8' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i6 %outsin_V_20 to i7" [firmware/myproject.cpp:51]   --->   Operation 253 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 254 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%ret_V_10 = add i7 %sext_ln703_1, -15" [firmware/myproject.cpp:51]   --->   Operation 254 'add' 'ret_V_10' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 255 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %ret_V_8 to i14" [firmware/myproject.cpp:51]   --->   Operation 255 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 256 [1/1] (0.00ns) (grouped into DSP with root node r_V_3)   --->   "%sext_ln1118_7 = sext i7 %ret_V_10 to i14" [firmware/myproject.cpp:51]   --->   Operation 256 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 257 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_3 = mul i14 %sext_ln1118_7, %sext_ln1116" [firmware/myproject.cpp:51]   --->   Operation 257 'mul' 'r_V_3' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 258 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %p_Val2_1, i2 0)" [firmware/myproject.cpp:52]   --->   Operation 258 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 259 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i12 %shl_ln1118_7 to i13" [firmware/myproject.cpp:52]   --->   Operation 259 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 260 [1/1] (0.74ns)   --->   "%r_V_23 = sub i13 0, %sext_ln1118_10" [firmware/myproject.cpp:52]   --->   Operation 260 'sub' 'r_V_23' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [1/1] (0.00ns)   --->   "%r_V_6 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %p_Val2_6, i3 0)" [firmware/myproject.cpp:52]   --->   Operation 261 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 262 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i6 %outsin_V_7 to i11" [firmware/myproject.cpp:52]   --->   Operation 262 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 263 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%ret_V_13 = add i11 %rhs_V_6, %sext_ln703_2" [firmware/myproject.cpp:52]   --->   Operation 263 'add' 'ret_V_13' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 264 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i13 %r_V_6 to i22" [firmware/myproject.cpp:52]   --->   Operation 264 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 265 [1/1] (0.00ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%sext_ln1192_8 = sext i11 %ret_V_13 to i22" [firmware/myproject.cpp:52]   --->   Operation 265 'sext' 'sext_ln1192_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 266 [1/1] (0.49ns) (grouped into DSP with root node sub_ln1192_3)   --->   "%mul_ln1192_3 = mul i22 %sext_ln1192_8, %sext_ln1192_7" [firmware/myproject.cpp:52]   --->   Operation 266 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%lhs_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i13.i8(i13 %r_V_23, i8 0)" [firmware/myproject.cpp:52]   --->   Operation 267 'bitconcatenate' 'lhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%sext_ln1192_9 = sext i21 %lhs_V_4 to i22" [firmware/myproject.cpp:52]   --->   Operation 268 'sext' 'sext_ln1192_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (2.03ns) (root node of the DSP)   --->   "%sub_ln1192_3 = sub i22 %sext_ln1192_9, %mul_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 269 'sub' 'sub_ln1192_3' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%rhs_V_2 = call i21 @_ssdm_op_BitConcatenate.i21.i10.i11(i10 %p_Val2_s, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 270 'bitconcatenate' 'rhs_V_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%sext_ln1192_10 = sext i21 %rhs_V_2 to i22" [firmware/myproject.cpp:52]   --->   Operation 271 'sext' 'sext_ln1192_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_16 = add i22 %sext_ln1192_10, %sub_ln1192_3" [firmware/myproject.cpp:52]   --->   Operation 272 'add' 'add_ln1192_16' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%rhs_V_3 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i11(i6 %outsin_V_6, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 273 'bitconcatenate' 'rhs_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%sext_ln1192_11 = sext i17 %rhs_V_3 to i22" [firmware/myproject.cpp:52]   --->   Operation 274 'sext' 'sext_ln1192_11' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%add_ln1192_17 = add i22 %sext_ln1192_11, %add_ln1192_16" [firmware/myproject.cpp:52]   --->   Operation 275 'add' 'add_ln1192_17' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 276 [1/8] (2.03ns)   --->   "%outsin_V_8 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_8)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:52]   --->   Operation 276 'call' 'outsin_V_8' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%rhs_V_4 = call i17 @_ssdm_op_BitConcatenate.i17.i6.i11(i6 %outsin_V_8, i11 0)" [firmware/myproject.cpp:52]   --->   Operation 277 'bitconcatenate' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%sext_ln1192_12 = sext i17 %rhs_V_4 to i22" [firmware/myproject.cpp:52]   --->   Operation 278 'sext' 'sext_ln1192_12' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 279 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1192_18 = add i22 %sext_ln1192_12, %add_ln1192_17" [firmware/myproject.cpp:52]   --->   Operation 279 'add' 'add_ln1192_18' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 280 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%ret_V_36 = add i22 %add_ln1192_18, -45056" [firmware/myproject.cpp:52]   --->   Operation 280 'add' 'ret_V_36' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%trunc_ln708_9 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_36, i32 12, i32 21)" [firmware/myproject.cpp:52]   --->   Operation 281 'partselect' 'trunc_ln708_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 282 [1/8] (2.03ns)   --->   "%outsin_V_9 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 282 'call' 'outsin_V_9' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%r_V_27 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %outsin_V_9, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 283 'bitconcatenate' 'r_V_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (0.00ns)   --->   "%sext_ln1118_17 = sext i7 %r_V_27 to i8" [firmware/myproject.cpp:53]   --->   Operation 284 'sext' 'sext_ln1118_17' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 285 [1/8] (2.03ns)   --->   "%outsin_V_10 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_s)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 285 'call' 'outsin_V_10' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 286 [1/1] (0.00ns)   --->   "%r_V_28 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %outsin_V_10, i1 false)" [firmware/myproject.cpp:53]   --->   Operation 286 'bitconcatenate' 'r_V_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%sext_ln1118_19 = sext i7 %r_V_28 to i9" [firmware/myproject.cpp:53]   --->   Operation 287 'sext' 'sext_ln1118_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.70ns)   --->   "%add_ln1192_22 = add i8 %sext_ln1118_17, -16" [firmware/myproject.cpp:53]   --->   Operation 288 'add' 'add_ln1192_22' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln1192_13 = sext i8 %add_ln1192_22 to i9" [firmware/myproject.cpp:53]   --->   Operation 289 'sext' 'sext_ln1192_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 290 [1/1] (0.70ns)   --->   "%add_ln1192_20 = add i9 %sext_ln1192_13, %sext_ln1118_19" [firmware/myproject.cpp:53]   --->   Operation 290 'add' 'add_ln1192_20' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%lhs_V_5 = sext i10 %p_Val2_1 to i11" [firmware/myproject.cpp:53]   --->   Operation 291 'sext' 'lhs_V_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.72ns)   --->   "%ret_V_38 = add nsw i11 %rhs_V_6, %lhs_V_5" [firmware/myproject.cpp:53]   --->   Operation 292 'add' 'ret_V_38' <Predicate = true> <Delay = 0.72> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%r_V_10 = sext i6 %outsin_V_6 to i12" [firmware/myproject.cpp:53]   --->   Operation 293 'sext' 'r_V_10' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.49ns) (grouped into DSP with root node ret_V_39)   --->   "%r_V_29 = mul i12 %r_V_10, %r_V_10" [firmware/myproject.cpp:53]   --->   Operation 294 'mul' 'r_V_29' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 295 [1/1] (0.00ns)   --->   "%lhs_V_6 = call i15 @_ssdm_op_BitConcatenate.i15.i11.i4(i11 %ret_V_38, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 295 'bitconcatenate' 'lhs_V_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%sext_ln728_1 = sext i15 %lhs_V_6 to i16" [firmware/myproject.cpp:53]   --->   Operation 296 'sext' 'sext_ln728_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node ret_V_39)   --->   "%rhs_V_7 = sext i12 %r_V_29 to i16" [firmware/myproject.cpp:53]   --->   Operation 297 'sext' 'rhs_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_39 = add nsw i16 %sext_ln728_1, %rhs_V_7" [firmware/myproject.cpp:53]   --->   Operation 298 'add' 'ret_V_39' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 299 [1/8] (2.03ns)   --->   "%outsin_V_21 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_1)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:53]   --->   Operation 299 'call' 'outsin_V_21' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%rhs_V_8 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %outsin_V_21, i4 0)" [firmware/myproject.cpp:53]   --->   Operation 300 'bitconcatenate' 'rhs_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (0.00ns)   --->   "%sext_ln728_2 = sext i10 %rhs_V_8 to i16" [firmware/myproject.cpp:53]   --->   Operation 301 'sext' 'sext_ln728_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%ret_V_40 = add i16 %sext_ln728_2, %ret_V_39" [firmware/myproject.cpp:53]   --->   Operation 302 'add' 'ret_V_40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 303 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%ret_V_20 = add i16 %ret_V_40, -960" [firmware/myproject.cpp:53]   --->   Operation 303 'add' 'ret_V_20' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 304 [1/1] (0.00ns)   --->   "%r_V_13 = sext i6 %outsin_V_22 to i7" [firmware/myproject.cpp:54]   --->   Operation 304 'sext' 'r_V_13' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 305 [1/1] (0.70ns)   --->   "%r_V_31 = sub i7 0, %r_V_13" [firmware/myproject.cpp:54]   --->   Operation 305 'sub' 'r_V_31' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 306 [1/1] (0.00ns)   --->   "%r_V_15 = sext i6 %outsin_V_13 to i12" [firmware/myproject.cpp:54]   --->   Operation 306 'sext' 'r_V_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 307 [1/1] (0.49ns) (grouped into DSP with root node ret_V_22)   --->   "%r_V_32 = mul i12 %r_V_15, %r_V_15" [firmware/myproject.cpp:54]   --->   Operation 307 'mul' 'r_V_32' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 308 [1/1] (0.00ns)   --->   "%lhs_V_7 = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %r_V_31, i4 0)" [firmware/myproject.cpp:54]   --->   Operation 308 'bitconcatenate' 'lhs_V_7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln728_3 = sext i11 %lhs_V_7 to i12" [firmware/myproject.cpp:54]   --->   Operation 309 'sext' 'sext_ln728_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 310 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_22 = add i12 %sext_ln728_3, %r_V_32" [firmware/myproject.cpp:54]   --->   Operation 310 'add' 'ret_V_22' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 311 [1/8] (2.03ns)   --->   "%outsin_V_23 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %trunc_ln708_12)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 311 'call' 'outsin_V_23' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 312 [1/1] (0.00ns)   --->   "%lhs_V_8 = sext i6 %outsin_V_23 to i7" [firmware/myproject.cpp:54]   --->   Operation 312 'sext' 'lhs_V_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "%rhs_V_9 = sext i6 %outsin_V_24 to i7" [firmware/myproject.cpp:54]   --->   Operation 313 'sext' 'rhs_V_9' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 314 [1/1] (0.70ns)   --->   "%ret_V_43 = sub i7 %lhs_V_8, %rhs_V_9" [firmware/myproject.cpp:54]   --->   Operation 314 'sub' 'ret_V_43' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 315 [2/8] (4.24ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 315 'call' 'outsin_V_16' <Predicate = true> <Delay = 4.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 3.89>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%sext_ln700_2 = sext i11 %add_ln1192 to i30" [firmware/myproject.cpp:50]   --->   Operation 316 'sext' 'sext_ln700_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (3.02ns)   --->   "%mul_ln700_1 = mul i30 %mul_ln700, %sext_ln700_2" [firmware/myproject.cpp:50]   --->   Operation 317 'mul' 'mul_ln700_1' <Predicate = true> <Delay = 3.02> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.02> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%rhs_V = call i26 @_ssdm_op_BitConcatenate.i26.i6.i20(i6 %outsin_V_18, i20 0)" [firmware/myproject.cpp:50]   --->   Operation 318 'bitconcatenate' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i26 %rhs_V to i30" [firmware/myproject.cpp:50]   --->   Operation 319 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (0.86ns)   --->   "%ret_V_31 = sub i30 %mul_ln700_1, %sext_ln728" [firmware/myproject.cpp:50]   --->   Operation 320 'sub' 'ret_V_31' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i10 @_ssdm_op_PartSelect.i10.i30.i32.i32(i30 %ret_V_31, i32 20, i32 29)" [firmware/myproject.cpp:50]   --->   Operation 321 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 322 [1/1] (0.00ns)   --->   "%r_V_22 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %outsin_V_5, i2 0)" [firmware/myproject.cpp:51]   --->   Operation 322 'bitconcatenate' 'r_V_22' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 323 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i8 %r_V_22 to i9" [firmware/myproject.cpp:51]   --->   Operation 323 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 324 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%add_ln1192_8 = add i9 %sext_ln1118_8, -32" [firmware/myproject.cpp:51]   --->   Operation 324 'add' 'add_ln1192_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 325 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i14 %r_V_3 to i23" [firmware/myproject.cpp:51]   --->   Operation 325 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 326 [1/1] (0.00ns) (grouped into DSP with root node r_V_4)   --->   "%sext_ln1118_9 = sext i9 %add_ln1192_8 to i23" [firmware/myproject.cpp:51]   --->   Operation 326 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_4 = mul i23 %sext_ln1116_1, %sext_ln1118_9" [firmware/myproject.cpp:51]   --->   Operation 327 'mul' 'r_V_4' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%sext_ln1192_14 = sext i9 %add_ln1192_20 to i22" [firmware/myproject.cpp:53]   --->   Operation 328 'sext' 'sext_ln1192_14' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (0.00ns)   --->   "%sext_ln1192_15 = sext i16 %ret_V_20 to i22" [firmware/myproject.cpp:53]   --->   Operation 329 'sext' 'sext_ln1192_15' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 330 [1/1] (0.49ns) (grouped into DSP with root node ret_V_41)   --->   "%mul_ln1192_4 = mul i22 %sext_ln1192_15, %sext_ln1192_14" [firmware/myproject.cpp:53]   --->   Operation 330 'mul' 'mul_ln1192_4' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 331 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_41 = add i22 %mul_ln1192_4, -65536" [firmware/myproject.cpp:53]   --->   Operation 331 'add' 'ret_V_41' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 332 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_41, i32 12, i32 21)" [firmware/myproject.cpp:53]   --->   Operation 332 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 333 [1/1] (0.00ns)   --->   "%sext_ln703_11 = sext i7 %ret_V_43 to i8" [firmware/myproject.cpp:54]   --->   Operation 333 'sext' 'sext_ln703_11' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 334 [1/1] (0.70ns)   --->   "%ret_V_25 = add i8 %sext_ln703_11, 3" [firmware/myproject.cpp:54]   --->   Operation 334 'add' 'ret_V_25' <Predicate = true> <Delay = 0.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 335 [1/1] (0.00ns)   --->   "%sext_ln1118_23 = sext i12 %ret_V_22 to i20" [firmware/myproject.cpp:54]   --->   Operation 335 'sext' 'sext_ln1118_23' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 336 [1/1] (0.00ns)   --->   "%sext_ln1118_24 = sext i8 %ret_V_25 to i20" [firmware/myproject.cpp:54]   --->   Operation 336 'sext' 'sext_ln1118_24' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 337 [1/1] (2.53ns) (root node of the DSP)   --->   "%r_V_19 = mul i20 %sext_ln1118_23, %sext_ln1118_24" [firmware/myproject.cpp:54]   --->   Operation 337 'mul' 'r_V_19' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 338 [1/8] (2.03ns)   --->   "%outsin_V_16 = call fastcc i6 @"generic_sincos<10, 6>"(i10 %add_ln703_2)" [/data/tools/Xilinx/Vivado/2020.1/common/technology/autopilot/hls_math.h:1925->firmware/myproject.cpp:54]   --->   Operation 338 'call' 'outsin_V_16' <Predicate = true> <Delay = 2.03> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.53>
ST_12 : Operation 339 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_4_V), !map !254"   --->   Operation 339 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_3_V), !map !260"   --->   Operation 340 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_2_V), !map !266"   --->   Operation 341 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_1_V), !map !272"   --->   Operation 342 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i10* %y_0_V), !map !278"   --->   Operation 343 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i160* %x_V), !map !284"   --->   Operation 344 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 345 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i160* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind"   --->   Operation 346 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %y_0_V, i10* %y_1_V, i10* %y_2_V, i10* %y_3_V, i10* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:32]   --->   Operation 347 'specinterface' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [firmware/myproject.cpp:33]   --->   Operation 348 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_0_V, i10 %trunc_ln708_3)" [firmware/myproject.cpp:50]   --->   Operation 349 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i23 %r_V_4 to i25" [firmware/myproject.cpp:51]   --->   Operation 350 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i6 %outsin_V_6 to i25" [firmware/myproject.cpp:51]   --->   Operation 351 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [1/1] (0.49ns) (grouped into DSP with root node ret_V_33)   --->   "%mul_ln1192_2 = mul i25 %sext_ln1192_5, %sext_ln1192_6" [firmware/myproject.cpp:51]   --->   Operation 352 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 353 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_33 = add i25 %mul_ln1192_2, -917504" [firmware/myproject.cpp:51]   --->   Operation 353 'add' 'ret_V_33' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i25.i32.i32(i25 %ret_V_33, i32 16, i32 24)" [firmware/myproject.cpp:51]   --->   Operation 354 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i9 %tmp to i10" [firmware/myproject.cpp:51]   --->   Operation 355 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_1_V, i10 %sext_ln708_1)" [firmware/myproject.cpp:51]   --->   Operation 356 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_2_V, i10 %trunc_ln708_9)" [firmware/myproject.cpp:52]   --->   Operation 357 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 358 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_3_V, i10 %trunc_ln708_6)" [firmware/myproject.cpp:53]   --->   Operation 358 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%sext_ln1192_16 = sext i20 %r_V_19 to i22" [firmware/myproject.cpp:54]   --->   Operation 359 'sext' 'sext_ln1192_16' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%sext_ln1192_17 = sext i6 %outsin_V_16 to i22" [firmware/myproject.cpp:54]   --->   Operation 360 'sext' 'sext_ln1192_17' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.49ns) (grouped into DSP with root node ret_V_44)   --->   "%mul_ln1192_6 = mul i22 %sext_ln1192_16, %sext_ln1192_17" [firmware/myproject.cpp:54]   --->   Operation 361 'mul' 'mul_ln1192_6' <Predicate = true> <Delay = 0.49> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 362 [1/1] (2.03ns) (root node of the DSP)   --->   "%ret_V_44 = add i22 %mul_ln1192_6, -57344" [firmware/myproject.cpp:54]   --->   Operation 362 'add' 'ret_V_44' <Predicate = true> <Delay = 2.03> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%trunc_ln708_14 = call i10 @_ssdm_op_PartSelect.i10.i22.i32.i32(i22 %ret_V_44, i32 12, i32 21)" [firmware/myproject.cpp:54]   --->   Operation 363 'partselect' 'trunc_ln708_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_vld.i10P(i10* %y_4_V, i10 %trunc_ln708_14)" [firmware/myproject.cpp:54]   --->   Operation 364 'write' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:56]   --->   Operation 365 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_1_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_2_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_3_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ y_4_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_V_read           (read          ) [ 0000000000000]
p_Val2_s           (partselect    ) [ 0111111111100]
p_Val2_14          (partselect    ) [ 0111000000000]
sext_ln1118_2      (sext          ) [ 0000000000000]
shl_ln             (bitconcatenate) [ 0000000000000]
sext_ln1118_3      (sext          ) [ 0000000000000]
r_V_20             (add           ) [ 0000000000000]
p_Val2_1           (partselect    ) [ 0111111111100]
lhs_V_1            (bitconcatenate) [ 0000000000000]
ret_V_27           (sub           ) [ 0000000000000]
trunc_ln           (partselect    ) [ 0111111110000]
p_Val2_5           (partselect    ) [ 0111111111100]
p_Val2_6           (partselect    ) [ 0111111111100]
lhs_V_3            (bitconcatenate) [ 0000000000000]
shl_ln1118_2       (bitconcatenate) [ 0000000000000]
sext_ln1192_3      (sext          ) [ 0000000000000]
sub_ln1192         (sub           ) [ 0000000000000]
shl_ln1118_3       (bitconcatenate) [ 0000000000000]
shl_ln1118_4       (bitconcatenate) [ 0000000000000]
sext_ln1192_4      (sext          ) [ 0000000000000]
sub_ln1192_1       (sub           ) [ 0000000000000]
add_ln1192_4       (add           ) [ 0000000000000]
ret_V_30           (add           ) [ 0000000000000]
trunc_ln708_2      (partselect    ) [ 0111111111000]
sext_ln1118_6      (sext          ) [ 0000000000000]
mul_ln1192_7       (mul           ) [ 0000000000000]
add_ln1192_9       (add           ) [ 0000000000000]
rhs_V_1            (bitconcatenate) [ 0000000000000]
sub_ln1192_2       (sub           ) [ 0000000000000]
ret_V_32           (add           ) [ 0000000000000]
trunc_ln708_4      (partselect    ) [ 0111111111000]
tmp_8              (partselect    ) [ 0000000000000]
r_V_s              (bitconcatenate) [ 0000000000000]
add_ln1192_7       (add           ) [ 0000000000000]
trunc_ln708_5      (partselect    ) [ 0111111110000]
sext_ln1118_11     (sext          ) [ 0000000000000]
ret_V_34           (add           ) [ 0000000000000]
trunc_ln708_7      (partselect    ) [ 0111111111000]
sext_ln700_3       (sext          ) [ 0000000000000]
shl_ln1118_s       (bitconcatenate) [ 0000000000000]
sext_ln1118_12     (sext          ) [ 0000000000000]
shl_ln1118_1       (bitconcatenate) [ 0000000000000]
sext_ln1118_13     (sext          ) [ 0000000000000]
sext_ln1118_14     (sext          ) [ 0000000000000]
r_V_24             (add           ) [ 0000000000000]
shl_ln1118_5       (bitconcatenate) [ 0000000000000]
sext_ln1118_15     (sext          ) [ 0000000000000]
r_V_25             (add           ) [ 0000000000000]
sext_ln703_3       (sext          ) [ 0000000000000]
sext_ln703_4       (sext          ) [ 0000000000000]
ret_V_35           (sub           ) [ 0000000000000]
add_ln1192_14      (add           ) [ 0000000000000]
sext_ln1118_16     (sext          ) [ 0000000000000]
mul_ln1118         (mul           ) [ 0110000000000]
sext_ln1118_18     (sext          ) [ 0000000000000]
mul_ln700_2        (mul           ) [ 0000000000000]
mul_ln700_3        (mul           ) [ 0000000000000]
mul_ln700_4        (mul           ) [ 0000000000000]
shl_ln1            (bitconcatenate) [ 0000000000000]
add_ln700          (add           ) [ 0110000000000]
sext_ln1118_20     (sext          ) [ 0000000000000]
r_V_30             (sub           ) [ 0000000000000]
trunc_ln708_10     (partselect    ) [ 0000000000000]
sext_ln708         (sext          ) [ 0111111110000]
add_ln1192_30      (add           ) [ 0000000000000]
add_ln1192_27      (add           ) [ 0000000000000]
trunc_ln708_11     (partselect    ) [ 0111111110000]
sext_ln1118_21     (sext          ) [ 0000000000000]
r_V_33             (sub           ) [ 0000000000000]
add_ln1192_29      (add           ) [ 0000000000000]
sext_ln1118_22     (sext          ) [ 0000000000000]
mul_ln1118_4       (mul           ) [ 0110000000000]
mul_ln1192_5       (mul           ) [ 0000000000000]
ret_V_42           (add           ) [ 0000000000000]
trunc_ln708_13     (partselect    ) [ 0111111111000]
sext_ln1118_1      (sext          ) [ 0000000000000]
sext_ln1118_4      (sext          ) [ 0000000000000]
sext_ln1192        (sext          ) [ 0000000000000]
mul_ln1192         (mul           ) [ 0000000000000]
mul_ln1192_1       (mul           ) [ 0000000000000]
lhs_V_2            (bitconcatenate) [ 0000000000000]
ret_V_28           (add           ) [ 0000000000000]
trunc_ln708_1      (partselect    ) [ 0101111111100]
r_V_26             (mul           ) [ 0000000000000]
trunc_ln708_8      (partselect    ) [ 0101111111100]
rhs_V_5            (mul           ) [ 0000000000000]
ret_V_37           (add           ) [ 0000000000000]
trunc_ln708_s      (partselect    ) [ 0101111111100]
r_V_34             (mul           ) [ 0000000000000]
trunc_ln708_12     (partselect    ) [ 0101111111100]
add_ln703          (add           ) [ 0100111111100]
add_ln703_1        (add           ) [ 0100111111100]
add_ln703_2        (add           ) [ 0100011111110]
outsin_V           (call          ) [ 0100000001000]
outsin_V_5         (call          ) [ 0100000001110]
outsin_V_22        (call          ) [ 0100000001100]
outsin_V_13        (call          ) [ 0100000001100]
lhs_V              (sext          ) [ 0000000000000]
ret_V              (add           ) [ 0000000000000]
sext_ln1118        (sext          ) [ 0000000000000]
mul_ln703          (mul           ) [ 0000000000000]
ret_V_1            (sub           ) [ 0100000000100]
r_V                (sext          ) [ 0000000000000]
r_V_21             (mul           ) [ 0000000000000]
ret_V_3            (add           ) [ 0100000000100]
outsin_V_18        (call          ) [ 0100000000110]
outsin_V_19        (call          ) [ 0100000000100]
outsin_V_20        (call          ) [ 0100000000100]
outsin_V_6         (call          ) [ 0100000000111]
outsin_V_7         (call          ) [ 0100000000100]
outsin_V_24        (call          ) [ 0100000000100]
sext_ln700         (sext          ) [ 0000000000000]
sext_ln700_1       (sext          ) [ 0000000000000]
mul_ln700          (mul           ) [ 0100000000010]
outsin_V_17        (call          ) [ 0000000000000]
sext_ln1192_1      (sext          ) [ 0000000000000]
sext_ln1192_2      (sext          ) [ 0000000000000]
ret_V_29           (sub           ) [ 0000000000000]
add_ln1192         (add           ) [ 0100000000010]
rhs_V_6            (sext          ) [ 0000000000000]
sext_ln703         (sext          ) [ 0000000000000]
ret_V_8            (add           ) [ 0000000000000]
sext_ln703_1       (sext          ) [ 0000000000000]
ret_V_10           (add           ) [ 0000000000000]
sext_ln1116        (sext          ) [ 0000000000000]
sext_ln1118_7      (sext          ) [ 0000000000000]
r_V_3              (mul           ) [ 0100000000010]
shl_ln1118_7       (bitconcatenate) [ 0000000000000]
sext_ln1118_10     (sext          ) [ 0000000000000]
r_V_23             (sub           ) [ 0000000000000]
r_V_6              (bitconcatenate) [ 0000000000000]
sext_ln703_2       (sext          ) [ 0000000000000]
ret_V_13           (add           ) [ 0000000000000]
sext_ln1192_7      (sext          ) [ 0000000000000]
sext_ln1192_8      (sext          ) [ 0000000000000]
mul_ln1192_3       (mul           ) [ 0000000000000]
lhs_V_4            (bitconcatenate) [ 0000000000000]
sext_ln1192_9      (sext          ) [ 0000000000000]
sub_ln1192_3       (sub           ) [ 0000000000000]
rhs_V_2            (bitconcatenate) [ 0000000000000]
sext_ln1192_10     (sext          ) [ 0000000000000]
add_ln1192_16      (add           ) [ 0000000000000]
rhs_V_3            (bitconcatenate) [ 0000000000000]
sext_ln1192_11     (sext          ) [ 0000000000000]
add_ln1192_17      (add           ) [ 0000000000000]
outsin_V_8         (call          ) [ 0000000000000]
rhs_V_4            (bitconcatenate) [ 0000000000000]
sext_ln1192_12     (sext          ) [ 0000000000000]
add_ln1192_18      (add           ) [ 0000000000000]
ret_V_36           (add           ) [ 0000000000000]
trunc_ln708_9      (partselect    ) [ 0100000000011]
outsin_V_9         (call          ) [ 0000000000000]
r_V_27             (bitconcatenate) [ 0000000000000]
sext_ln1118_17     (sext          ) [ 0000000000000]
outsin_V_10        (call          ) [ 0000000000000]
r_V_28             (bitconcatenate) [ 0000000000000]
sext_ln1118_19     (sext          ) [ 0000000000000]
add_ln1192_22      (add           ) [ 0000000000000]
sext_ln1192_13     (sext          ) [ 0000000000000]
add_ln1192_20      (add           ) [ 0100000000010]
lhs_V_5            (sext          ) [ 0000000000000]
ret_V_38           (add           ) [ 0000000000000]
r_V_10             (sext          ) [ 0000000000000]
r_V_29             (mul           ) [ 0000000000000]
lhs_V_6            (bitconcatenate) [ 0000000000000]
sext_ln728_1       (sext          ) [ 0000000000000]
rhs_V_7            (sext          ) [ 0000000000000]
ret_V_39           (add           ) [ 0000000000000]
outsin_V_21        (call          ) [ 0000000000000]
rhs_V_8            (bitconcatenate) [ 0000000000000]
sext_ln728_2       (sext          ) [ 0000000000000]
ret_V_40           (add           ) [ 0000000000000]
ret_V_20           (add           ) [ 0100000000010]
r_V_13             (sext          ) [ 0000000000000]
r_V_31             (sub           ) [ 0000000000000]
r_V_15             (sext          ) [ 0000000000000]
r_V_32             (mul           ) [ 0000000000000]
lhs_V_7            (bitconcatenate) [ 0000000000000]
sext_ln728_3       (sext          ) [ 0000000000000]
ret_V_22           (add           ) [ 0100000000010]
outsin_V_23        (call          ) [ 0000000000000]
lhs_V_8            (sext          ) [ 0000000000000]
rhs_V_9            (sext          ) [ 0000000000000]
ret_V_43           (sub           ) [ 0100000000010]
sext_ln700_2       (sext          ) [ 0000000000000]
mul_ln700_1        (mul           ) [ 0000000000000]
rhs_V              (bitconcatenate) [ 0000000000000]
sext_ln728         (sext          ) [ 0000000000000]
ret_V_31           (sub           ) [ 0000000000000]
trunc_ln708_3      (partselect    ) [ 0100000000001]
r_V_22             (bitconcatenate) [ 0000000000000]
sext_ln1118_8      (sext          ) [ 0000000000000]
add_ln1192_8       (add           ) [ 0000000000000]
sext_ln1116_1      (sext          ) [ 0000000000000]
sext_ln1118_9      (sext          ) [ 0000000000000]
r_V_4              (mul           ) [ 0100000000001]
sext_ln1192_14     (sext          ) [ 0000000000000]
sext_ln1192_15     (sext          ) [ 0000000000000]
mul_ln1192_4       (mul           ) [ 0000000000000]
ret_V_41           (add           ) [ 0000000000000]
trunc_ln708_6      (partselect    ) [ 0100000000001]
sext_ln703_11      (sext          ) [ 0000000000000]
ret_V_25           (add           ) [ 0000000000000]
sext_ln1118_23     (sext          ) [ 0000000000000]
sext_ln1118_24     (sext          ) [ 0000000000000]
r_V_19             (mul           ) [ 0100000000001]
outsin_V_16        (call          ) [ 0100000000001]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
specbitsmap_ln0    (specbitsmap   ) [ 0000000000000]
spectopmodule_ln0  (spectopmodule ) [ 0000000000000]
specinterface_ln0  (specinterface ) [ 0000000000000]
specinterface_ln32 (specinterface ) [ 0000000000000]
specpipeline_ln33  (specpipeline  ) [ 0000000000000]
write_ln50         (write         ) [ 0000000000000]
sext_ln1192_5      (sext          ) [ 0000000000000]
sext_ln1192_6      (sext          ) [ 0000000000000]
mul_ln1192_2       (mul           ) [ 0000000000000]
ret_V_33           (add           ) [ 0000000000000]
tmp                (partselect    ) [ 0000000000000]
sext_ln708_1       (sext          ) [ 0000000000000]
write_ln51         (write         ) [ 0000000000000]
write_ln52         (write         ) [ 0000000000000]
write_ln53         (write         ) [ 0000000000000]
sext_ln1192_16     (sext          ) [ 0000000000000]
sext_ln1192_17     (sext          ) [ 0000000000000]
mul_ln1192_6       (mul           ) [ 0000000000000]
ret_V_44           (add           ) [ 0000000000000]
trunc_ln708_14     (partselect    ) [ 0000000000000]
write_ln54         (write         ) [ 0000000000000]
ret_ln56           (ret           ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y_0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y_1_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_1_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="y_2_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_2_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="y_3_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_3_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="y_4_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y_4_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i160P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i10.i4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_sincos<10, 6>"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i10.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i160.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i9.i5"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i10.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i14.i4"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i10.i8"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i13.i8"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i10.i11"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i6.i11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i11.i4"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i6.i20"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i30.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="myproject_str"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="190" class="1001" name="const_190">
<pin_list>
<pin id="191" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="192" class="1001" name="const_192">
<pin_list>
<pin id="193" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="194" class="1001" name="const_194">
<pin_list>
<pin id="195" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_vld.i10P"/></StgValue>
</bind>
</comp>

<comp id="196" class="1001" name="const_196">
<pin_list>
<pin id="197" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="198" class="1001" name="const_198">
<pin_list>
<pin id="199" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="200" class="1001" name="const_200">
<pin_list>
<pin id="201" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="202" class="1001" name="const_202">
<pin_list>
<pin id="203" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="204" class="1004" name="x_V_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="160" slack="0"/>
<pin id="206" dir="0" index="1" bw="160" slack="0"/>
<pin id="207" dir="1" index="2" bw="160" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_V_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="write_ln50_write_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="10" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="1"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln50/12 "/>
</bind>
</comp>

<comp id="217" class="1004" name="write_ln51_write_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="10" slack="0"/>
<pin id="220" dir="0" index="2" bw="9" slack="0"/>
<pin id="221" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln51/12 "/>
</bind>
</comp>

<comp id="224" class="1004" name="write_ln52_write_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="0" slack="0"/>
<pin id="226" dir="0" index="1" bw="10" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="2"/>
<pin id="228" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln52/12 "/>
</bind>
</comp>

<comp id="231" class="1004" name="write_ln53_write_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="0" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="1"/>
<pin id="235" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln53/12 "/>
</bind>
</comp>

<comp id="238" class="1004" name="write_ln54_write_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="0" slack="0"/>
<pin id="240" dir="0" index="1" bw="10" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln54/12 "/>
</bind>
</comp>

<comp id="245" class="1004" name="grp_generic_sincos_10_6_s_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="6" slack="0"/>
<pin id="247" dir="0" index="1" bw="10" slack="0"/>
<pin id="248" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_generic_sincos_10_6_s_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="6" slack="0"/>
<pin id="252" dir="0" index="1" bw="10" slack="0"/>
<pin id="253" dir="1" index="2" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_5/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_generic_sincos_10_6_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="9" slack="0"/>
<pin id="258" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_22/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_generic_sincos_10_6_s_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="10" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_13/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_generic_sincos_10_6_s_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="10" slack="1"/>
<pin id="268" dir="1" index="2" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_18/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_generic_sincos_10_6_s_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="6" slack="0"/>
<pin id="272" dir="0" index="1" bw="10" slack="1"/>
<pin id="273" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_19/2 "/>
</bind>
</comp>

<comp id="275" class="1004" name="grp_generic_sincos_10_6_s_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="6" slack="0"/>
<pin id="277" dir="0" index="1" bw="10" slack="1"/>
<pin id="278" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_20/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_generic_sincos_10_6_s_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="6" slack="0"/>
<pin id="282" dir="0" index="1" bw="10" slack="1"/>
<pin id="283" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_6/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="grp_generic_sincos_10_6_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="6" slack="0"/>
<pin id="287" dir="0" index="1" bw="10" slack="1"/>
<pin id="288" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_7/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="grp_generic_sincos_10_6_s_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="0" index="1" bw="10" slack="1"/>
<pin id="293" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_24/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_generic_sincos_10_6_s_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="1"/>
<pin id="298" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_17/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_generic_sincos_10_6_s_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="6" slack="0"/>
<pin id="302" dir="0" index="1" bw="10" slack="1"/>
<pin id="303" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_8/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="grp_generic_sincos_10_6_s_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="0"/>
<pin id="308" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_9/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="grp_generic_sincos_10_6_s_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="0" index="1" bw="10" slack="1"/>
<pin id="313" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_10/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="grp_generic_sincos_10_6_s_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="6" slack="0"/>
<pin id="317" dir="0" index="1" bw="10" slack="0"/>
<pin id="318" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_21/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_generic_sincos_10_6_s_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="6" slack="0"/>
<pin id="322" dir="0" index="1" bw="10" slack="1"/>
<pin id="323" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_23/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_generic_sincos_10_6_s_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="10" slack="0"/>
<pin id="328" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="outsin_V_16/4 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_Val2_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="160" slack="0"/>
<pin id="333" dir="0" index="2" bw="6" slack="0"/>
<pin id="334" dir="0" index="3" bw="6" slack="0"/>
<pin id="335" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="340" class="1004" name="p_Val2_14_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="10" slack="0"/>
<pin id="342" dir="0" index="1" bw="160" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="0"/>
<pin id="344" dir="0" index="3" bw="7" slack="0"/>
<pin id="345" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_14/1 "/>
</bind>
</comp>

<comp id="350" class="1004" name="sext_ln1118_2_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="10" slack="0"/>
<pin id="352" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="shl_ln_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="13" slack="0"/>
<pin id="356" dir="0" index="1" bw="10" slack="0"/>
<pin id="357" dir="0" index="2" bw="1" slack="0"/>
<pin id="358" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="sext_ln1118_3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="13" slack="0"/>
<pin id="364" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="r_V_20_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="13" slack="0"/>
<pin id="368" dir="0" index="1" bw="10" slack="0"/>
<pin id="369" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_20/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="p_Val2_1_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="10" slack="0"/>
<pin id="374" dir="0" index="1" bw="160" slack="0"/>
<pin id="375" dir="0" index="2" bw="9" slack="0"/>
<pin id="376" dir="0" index="3" bw="9" slack="0"/>
<pin id="377" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="lhs_V_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="10" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_1/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="ret_V_27_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="14" slack="0"/>
<pin id="392" dir="0" index="1" bw="14" slack="0"/>
<pin id="393" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_27/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="trunc_ln_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="10" slack="0"/>
<pin id="398" dir="0" index="1" bw="14" slack="0"/>
<pin id="399" dir="0" index="2" bw="4" slack="0"/>
<pin id="400" dir="0" index="3" bw="5" slack="0"/>
<pin id="401" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="p_Val2_5_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="10" slack="0"/>
<pin id="409" dir="0" index="1" bw="160" slack="0"/>
<pin id="410" dir="0" index="2" bw="7" slack="0"/>
<pin id="411" dir="0" index="3" bw="7" slack="0"/>
<pin id="412" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_5/1 "/>
</bind>
</comp>

<comp id="417" class="1004" name="p_Val2_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="10" slack="0"/>
<pin id="419" dir="0" index="1" bw="160" slack="0"/>
<pin id="420" dir="0" index="2" bw="9" slack="0"/>
<pin id="421" dir="0" index="3" bw="9" slack="0"/>
<pin id="422" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Val2_6/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="lhs_V_3_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="14" slack="0"/>
<pin id="429" dir="0" index="1" bw="10" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_3/1 "/>
</bind>
</comp>

<comp id="435" class="1004" name="shl_ln1118_2_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="12" slack="0"/>
<pin id="437" dir="0" index="1" bw="10" slack="0"/>
<pin id="438" dir="0" index="2" bw="1" slack="0"/>
<pin id="439" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="sext_ln1192_3_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="12" slack="0"/>
<pin id="445" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_3/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="sub_ln1192_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="12" slack="0"/>
<pin id="449" dir="0" index="1" bw="14" slack="0"/>
<pin id="450" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="shl_ln1118_3_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="14" slack="0"/>
<pin id="455" dir="0" index="1" bw="10" slack="0"/>
<pin id="456" dir="0" index="2" bw="1" slack="0"/>
<pin id="457" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="shl_ln1118_4_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="12" slack="0"/>
<pin id="463" dir="0" index="1" bw="10" slack="0"/>
<pin id="464" dir="0" index="2" bw="1" slack="0"/>
<pin id="465" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln1192_4_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="12" slack="0"/>
<pin id="471" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_4/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="sub_ln1192_1_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="14" slack="0"/>
<pin id="475" dir="0" index="1" bw="12" slack="0"/>
<pin id="476" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_1/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln1192_4_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="14" slack="0"/>
<pin id="481" dir="0" index="1" bw="14" slack="0"/>
<pin id="482" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_4/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="ret_V_30_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="14" slack="0"/>
<pin id="487" dir="0" index="1" bw="9" slack="0"/>
<pin id="488" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_30/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="trunc_ln708_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="10" slack="0"/>
<pin id="493" dir="0" index="1" bw="14" slack="0"/>
<pin id="494" dir="0" index="2" bw="4" slack="0"/>
<pin id="495" dir="0" index="3" bw="5" slack="0"/>
<pin id="496" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln1118_6_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="10" slack="0"/>
<pin id="503" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="505" class="1004" name="mul_ln1192_7_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="10" slack="0"/>
<pin id="507" dir="0" index="1" bw="10" slack="0"/>
<pin id="508" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192_7/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="add_ln1192_9_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="14" slack="0"/>
<pin id="513" dir="0" index="1" bw="14" slack="0"/>
<pin id="514" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_9/1 "/>
</bind>
</comp>

<comp id="517" class="1004" name="rhs_V_1_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="14" slack="0"/>
<pin id="519" dir="0" index="1" bw="10" slack="0"/>
<pin id="520" dir="0" index="2" bw="1" slack="0"/>
<pin id="521" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_1/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="sub_ln1192_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="14" slack="0"/>
<pin id="527" dir="0" index="1" bw="14" slack="0"/>
<pin id="528" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1192_2/1 "/>
</bind>
</comp>

<comp id="531" class="1004" name="ret_V_32_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="14" slack="0"/>
<pin id="533" dir="0" index="1" bw="10" slack="0"/>
<pin id="534" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_32/1 "/>
</bind>
</comp>

<comp id="537" class="1004" name="trunc_ln708_4_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="10" slack="0"/>
<pin id="539" dir="0" index="1" bw="14" slack="0"/>
<pin id="540" dir="0" index="2" bw="4" slack="0"/>
<pin id="541" dir="0" index="3" bw="5" slack="0"/>
<pin id="542" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="547" class="1004" name="tmp_8_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="9" slack="0"/>
<pin id="549" dir="0" index="1" bw="160" slack="0"/>
<pin id="550" dir="0" index="2" bw="6" slack="0"/>
<pin id="551" dir="0" index="3" bw="7" slack="0"/>
<pin id="552" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="r_V_s_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="14" slack="0"/>
<pin id="559" dir="0" index="1" bw="9" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_s/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln1192_7_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="14" slack="0"/>
<pin id="567" dir="0" index="1" bw="7" slack="0"/>
<pin id="568" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_7/1 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln708_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="10" slack="0"/>
<pin id="573" dir="0" index="1" bw="14" slack="0"/>
<pin id="574" dir="0" index="2" bw="4" slack="0"/>
<pin id="575" dir="0" index="3" bw="5" slack="0"/>
<pin id="576" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="sext_ln1118_11_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="10" slack="0"/>
<pin id="584" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="ret_V_34_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="14" slack="0"/>
<pin id="588" dir="0" index="1" bw="10" slack="0"/>
<pin id="589" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_34/1 "/>
</bind>
</comp>

<comp id="592" class="1004" name="trunc_ln708_7_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="10" slack="0"/>
<pin id="594" dir="0" index="1" bw="14" slack="0"/>
<pin id="595" dir="0" index="2" bw="4" slack="0"/>
<pin id="596" dir="0" index="3" bw="5" slack="0"/>
<pin id="597" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="602" class="1004" name="sext_ln700_3_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="10" slack="0"/>
<pin id="604" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_3/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="shl_ln1118_s_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="13" slack="0"/>
<pin id="608" dir="0" index="1" bw="10" slack="0"/>
<pin id="609" dir="0" index="2" bw="1" slack="0"/>
<pin id="610" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="614" class="1004" name="sext_ln1118_12_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="13" slack="0"/>
<pin id="616" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="618" class="1004" name="shl_ln1118_1_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="11" slack="0"/>
<pin id="620" dir="0" index="1" bw="10" slack="0"/>
<pin id="621" dir="0" index="2" bw="1" slack="0"/>
<pin id="622" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sext_ln1118_13_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="11" slack="0"/>
<pin id="628" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="630" class="1004" name="sext_ln1118_14_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="634" class="1004" name="r_V_24_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="11" slack="0"/>
<pin id="636" dir="0" index="1" bw="13" slack="0"/>
<pin id="637" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_24/1 "/>
</bind>
</comp>

<comp id="640" class="1004" name="shl_ln1118_5_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="11" slack="0"/>
<pin id="642" dir="0" index="1" bw="10" slack="0"/>
<pin id="643" dir="0" index="2" bw="1" slack="0"/>
<pin id="644" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/1 "/>
</bind>
</comp>

<comp id="648" class="1004" name="sext_ln1118_15_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="11" slack="0"/>
<pin id="650" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_15/1 "/>
</bind>
</comp>

<comp id="652" class="1004" name="r_V_25_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="11" slack="0"/>
<pin id="654" dir="0" index="1" bw="13" slack="0"/>
<pin id="655" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r_V_25/1 "/>
</bind>
</comp>

<comp id="658" class="1004" name="sext_ln703_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="14" slack="0"/>
<pin id="660" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_3/1 "/>
</bind>
</comp>

<comp id="662" class="1004" name="sext_ln703_4_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="14" slack="0"/>
<pin id="664" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_4/1 "/>
</bind>
</comp>

<comp id="666" class="1004" name="ret_V_35_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="14" slack="0"/>
<pin id="668" dir="0" index="1" bw="14" slack="0"/>
<pin id="669" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_35/1 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln1192_14_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="15" slack="0"/>
<pin id="674" dir="0" index="1" bw="10" slack="0"/>
<pin id="675" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_14/1 "/>
</bind>
</comp>

<comp id="678" class="1004" name="sext_ln1118_16_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="15" slack="0"/>
<pin id="680" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_16/1 "/>
</bind>
</comp>

<comp id="682" class="1004" name="sext_ln1118_18_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="10" slack="0"/>
<pin id="684" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_18/1 "/>
</bind>
</comp>

<comp id="686" class="1004" name="mul_ln700_2_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="0"/>
<pin id="688" dir="0" index="1" bw="10" slack="0"/>
<pin id="689" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_2/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="mul_ln700_4_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="10" slack="0"/>
<pin id="694" dir="0" index="1" bw="7" slack="0"/>
<pin id="695" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_4/1 "/>
</bind>
</comp>

<comp id="698" class="1004" name="shl_ln1_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="18" slack="0"/>
<pin id="700" dir="0" index="1" bw="14" slack="0"/>
<pin id="701" dir="0" index="2" bw="1" slack="0"/>
<pin id="702" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1/1 "/>
</bind>
</comp>

<comp id="706" class="1004" name="sext_ln1118_20_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="0"/>
<pin id="708" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_20/1 "/>
</bind>
</comp>

<comp id="710" class="1004" name="r_V_30_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="12" slack="0"/>
<pin id="712" dir="0" index="1" bw="10" slack="0"/>
<pin id="713" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_30/1 "/>
</bind>
</comp>

<comp id="716" class="1004" name="trunc_ln708_10_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="9" slack="0"/>
<pin id="718" dir="0" index="1" bw="13" slack="0"/>
<pin id="719" dir="0" index="2" bw="4" slack="0"/>
<pin id="720" dir="0" index="3" bw="5" slack="0"/>
<pin id="721" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_10/1 "/>
</bind>
</comp>

<comp id="726" class="1004" name="sext_ln708_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="9" slack="0"/>
<pin id="728" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="731" class="1004" name="add_ln1192_30_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="14" slack="0"/>
<pin id="733" dir="0" index="1" bw="10" slack="0"/>
<pin id="734" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_30/1 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln1192_27_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="14" slack="0"/>
<pin id="739" dir="0" index="1" bw="14" slack="0"/>
<pin id="740" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_27/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="trunc_ln708_11_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="10" slack="0"/>
<pin id="745" dir="0" index="1" bw="14" slack="0"/>
<pin id="746" dir="0" index="2" bw="4" slack="0"/>
<pin id="747" dir="0" index="3" bw="5" slack="0"/>
<pin id="748" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_11/1 "/>
</bind>
</comp>

<comp id="754" class="1004" name="sext_ln1118_21_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="14" slack="0"/>
<pin id="756" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_21/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="r_V_33_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="14" slack="0"/>
<pin id="760" dir="0" index="1" bw="11" slack="0"/>
<pin id="761" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_33/1 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln1192_29_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="15" slack="0"/>
<pin id="766" dir="0" index="1" bw="10" slack="0"/>
<pin id="767" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_29/1 "/>
</bind>
</comp>

<comp id="770" class="1004" name="sext_ln1118_22_fu_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="15" slack="0"/>
<pin id="772" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_22/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="trunc_ln708_13_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="10" slack="0"/>
<pin id="776" dir="0" index="1" bw="14" slack="0"/>
<pin id="777" dir="0" index="2" bw="4" slack="0"/>
<pin id="778" dir="0" index="3" bw="5" slack="0"/>
<pin id="779" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_13/1 "/>
</bind>
</comp>

<comp id="783" class="1004" name="sext_ln1118_1_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="10" slack="1"/>
<pin id="785" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/2 "/>
</bind>
</comp>

<comp id="786" class="1004" name="sext_ln1118_4_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="10" slack="1"/>
<pin id="788" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/2 "/>
</bind>
</comp>

<comp id="789" class="1004" name="sext_ln1192_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="10" slack="1"/>
<pin id="791" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192/2 "/>
</bind>
</comp>

<comp id="792" class="1004" name="mul_ln1192_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="10" slack="0"/>
<pin id="794" dir="0" index="1" bw="10" slack="0"/>
<pin id="795" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1192/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="lhs_V_2_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="18" slack="0"/>
<pin id="800" dir="0" index="1" bw="10" slack="1"/>
<pin id="801" dir="0" index="2" bw="1" slack="0"/>
<pin id="802" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_2/2 "/>
</bind>
</comp>

<comp id="805" class="1004" name="trunc_ln708_1_fu_805">
<pin_list>
<pin id="806" dir="0" index="0" bw="10" slack="0"/>
<pin id="807" dir="0" index="1" bw="18" slack="0"/>
<pin id="808" dir="0" index="2" bw="5" slack="0"/>
<pin id="809" dir="0" index="3" bw="6" slack="0"/>
<pin id="810" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/2 "/>
</bind>
</comp>

<comp id="814" class="1004" name="trunc_ln708_8_fu_814">
<pin_list>
<pin id="815" dir="0" index="0" bw="10" slack="0"/>
<pin id="816" dir="0" index="1" bw="26" slack="0"/>
<pin id="817" dir="0" index="2" bw="6" slack="0"/>
<pin id="818" dir="0" index="3" bw="6" slack="0"/>
<pin id="819" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_8/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="trunc_ln708_s_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="10" slack="0"/>
<pin id="825" dir="0" index="1" bw="18" slack="0"/>
<pin id="826" dir="0" index="2" bw="5" slack="0"/>
<pin id="827" dir="0" index="3" bw="6" slack="0"/>
<pin id="828" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/2 "/>
</bind>
</comp>

<comp id="832" class="1004" name="trunc_ln708_12_fu_832">
<pin_list>
<pin id="833" dir="0" index="0" bw="10" slack="0"/>
<pin id="834" dir="0" index="1" bw="26" slack="0"/>
<pin id="835" dir="0" index="2" bw="6" slack="0"/>
<pin id="836" dir="0" index="3" bw="6" slack="0"/>
<pin id="837" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_12/2 "/>
</bind>
</comp>

<comp id="841" class="1004" name="add_ln703_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="10" slack="2"/>
<pin id="843" dir="0" index="1" bw="5" slack="0"/>
<pin id="844" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/3 "/>
</bind>
</comp>

<comp id="847" class="1004" name="add_ln703_1_fu_847">
<pin_list>
<pin id="848" dir="0" index="0" bw="10" slack="2"/>
<pin id="849" dir="0" index="1" bw="10" slack="2"/>
<pin id="850" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/3 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln703_2_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="10" slack="3"/>
<pin id="854" dir="0" index="1" bw="6" slack="0"/>
<pin id="855" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/4 "/>
</bind>
</comp>

<comp id="858" class="1004" name="lhs_V_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="10" slack="8"/>
<pin id="860" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V/9 "/>
</bind>
</comp>

<comp id="861" class="1004" name="r_V_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="6" slack="1"/>
<pin id="863" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V/9 "/>
</bind>
</comp>

<comp id="864" class="1004" name="sext_ln700_fu_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="20" slack="1"/>
<pin id="866" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700/10 "/>
</bind>
</comp>

<comp id="867" class="1004" name="sext_ln700_1_fu_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="12" slack="1"/>
<pin id="869" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_1/10 "/>
</bind>
</comp>

<comp id="870" class="1004" name="sext_ln1192_1_fu_870">
<pin_list>
<pin id="871" dir="0" index="0" bw="10" slack="9"/>
<pin id="872" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_1/10 "/>
</bind>
</comp>

<comp id="873" class="1004" name="sext_ln1192_2_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="0"/>
<pin id="875" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_2/10 "/>
</bind>
</comp>

<comp id="877" class="1004" name="ret_V_29_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="6" slack="0"/>
<pin id="879" dir="0" index="1" bw="10" slack="0"/>
<pin id="880" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_29/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="add_ln1192_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="11" slack="0"/>
<pin id="885" dir="0" index="1" bw="7" slack="0"/>
<pin id="886" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192/10 "/>
</bind>
</comp>

<comp id="889" class="1004" name="rhs_V_6_fu_889">
<pin_list>
<pin id="890" dir="0" index="0" bw="10" slack="9"/>
<pin id="891" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_6/10 "/>
</bind>
</comp>

<comp id="892" class="1004" name="sext_ln703_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="6" slack="1"/>
<pin id="894" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/10 "/>
</bind>
</comp>

<comp id="895" class="1004" name="ret_V_8_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="6" slack="0"/>
<pin id="897" dir="0" index="1" bw="6" slack="0"/>
<pin id="898" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_8/10 "/>
</bind>
</comp>

<comp id="901" class="1004" name="sext_ln703_1_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="6" slack="1"/>
<pin id="903" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_1/10 "/>
</bind>
</comp>

<comp id="904" class="1004" name="sext_ln1116_fu_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="7" slack="0"/>
<pin id="906" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116/10 "/>
</bind>
</comp>

<comp id="908" class="1004" name="shl_ln1118_7_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="12" slack="0"/>
<pin id="910" dir="0" index="1" bw="10" slack="9"/>
<pin id="911" dir="0" index="2" bw="1" slack="0"/>
<pin id="912" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/10 "/>
</bind>
</comp>

<comp id="915" class="1004" name="sext_ln1118_10_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="12" slack="0"/>
<pin id="917" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/10 "/>
</bind>
</comp>

<comp id="919" class="1004" name="r_V_23_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="12" slack="0"/>
<pin id="922" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_23/10 "/>
</bind>
</comp>

<comp id="925" class="1004" name="r_V_6_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="13" slack="0"/>
<pin id="927" dir="0" index="1" bw="10" slack="9"/>
<pin id="928" dir="0" index="2" bw="1" slack="0"/>
<pin id="929" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_6/10 "/>
</bind>
</comp>

<comp id="932" class="1004" name="sext_ln703_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="6" slack="1"/>
<pin id="934" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_2/10 "/>
</bind>
</comp>

<comp id="935" class="1004" name="sext_ln1192_7_fu_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="13" slack="0"/>
<pin id="937" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_7/10 "/>
</bind>
</comp>

<comp id="939" class="1004" name="lhs_V_4_fu_939">
<pin_list>
<pin id="940" dir="0" index="0" bw="21" slack="0"/>
<pin id="941" dir="0" index="1" bw="13" slack="0"/>
<pin id="942" dir="0" index="2" bw="1" slack="0"/>
<pin id="943" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_4/10 "/>
</bind>
</comp>

<comp id="947" class="1004" name="sext_ln1192_9_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="21" slack="0"/>
<pin id="949" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_9/10 "/>
</bind>
</comp>

<comp id="951" class="1004" name="rhs_V_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="21" slack="0"/>
<pin id="953" dir="0" index="1" bw="10" slack="9"/>
<pin id="954" dir="0" index="2" bw="1" slack="0"/>
<pin id="955" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_2/10 "/>
</bind>
</comp>

<comp id="958" class="1004" name="sext_ln1192_10_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="21" slack="0"/>
<pin id="960" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_10/10 "/>
</bind>
</comp>

<comp id="962" class="1004" name="add_ln1192_16_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="21" slack="0"/>
<pin id="964" dir="0" index="1" bw="22" slack="0"/>
<pin id="965" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_16/10 "/>
</bind>
</comp>

<comp id="967" class="1004" name="rhs_V_3_fu_967">
<pin_list>
<pin id="968" dir="0" index="0" bw="17" slack="0"/>
<pin id="969" dir="0" index="1" bw="6" slack="1"/>
<pin id="970" dir="0" index="2" bw="1" slack="0"/>
<pin id="971" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_3/10 "/>
</bind>
</comp>

<comp id="974" class="1004" name="sext_ln1192_11_fu_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="17" slack="0"/>
<pin id="976" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_11/10 "/>
</bind>
</comp>

<comp id="978" class="1004" name="add_ln1192_17_fu_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="17" slack="0"/>
<pin id="980" dir="0" index="1" bw="22" slack="0"/>
<pin id="981" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_17/10 "/>
</bind>
</comp>

<comp id="984" class="1004" name="rhs_V_4_fu_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="17" slack="0"/>
<pin id="986" dir="0" index="1" bw="6" slack="0"/>
<pin id="987" dir="0" index="2" bw="1" slack="0"/>
<pin id="988" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_4/10 "/>
</bind>
</comp>

<comp id="992" class="1004" name="sext_ln1192_12_fu_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="17" slack="0"/>
<pin id="994" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_12/10 "/>
</bind>
</comp>

<comp id="996" class="1004" name="add_ln1192_18_fu_996">
<pin_list>
<pin id="997" dir="0" index="0" bw="17" slack="0"/>
<pin id="998" dir="0" index="1" bw="22" slack="0"/>
<pin id="999" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_18/10 "/>
</bind>
</comp>

<comp id="1002" class="1004" name="ret_V_36_fu_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="22" slack="0"/>
<pin id="1004" dir="0" index="1" bw="17" slack="0"/>
<pin id="1005" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_36/10 "/>
</bind>
</comp>

<comp id="1008" class="1004" name="trunc_ln708_9_fu_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="10" slack="0"/>
<pin id="1010" dir="0" index="1" bw="22" slack="0"/>
<pin id="1011" dir="0" index="2" bw="5" slack="0"/>
<pin id="1012" dir="0" index="3" bw="6" slack="0"/>
<pin id="1013" dir="1" index="4" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_9/10 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="r_V_27_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="7" slack="0"/>
<pin id="1020" dir="0" index="1" bw="6" slack="0"/>
<pin id="1021" dir="0" index="2" bw="1" slack="0"/>
<pin id="1022" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_27/10 "/>
</bind>
</comp>

<comp id="1026" class="1004" name="sext_ln1118_17_fu_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="7" slack="0"/>
<pin id="1028" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_17/10 "/>
</bind>
</comp>

<comp id="1030" class="1004" name="r_V_28_fu_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="7" slack="0"/>
<pin id="1032" dir="0" index="1" bw="6" slack="0"/>
<pin id="1033" dir="0" index="2" bw="1" slack="0"/>
<pin id="1034" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_28/10 "/>
</bind>
</comp>

<comp id="1038" class="1004" name="sext_ln1118_19_fu_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="7" slack="0"/>
<pin id="1040" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_19/10 "/>
</bind>
</comp>

<comp id="1042" class="1004" name="add_ln1192_22_fu_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="7" slack="0"/>
<pin id="1044" dir="0" index="1" bw="5" slack="0"/>
<pin id="1045" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_22/10 "/>
</bind>
</comp>

<comp id="1048" class="1004" name="sext_ln1192_13_fu_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="8" slack="0"/>
<pin id="1050" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_13/10 "/>
</bind>
</comp>

<comp id="1052" class="1004" name="add_ln1192_20_fu_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="0" index="1" bw="7" slack="0"/>
<pin id="1055" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1192_20/10 "/>
</bind>
</comp>

<comp id="1058" class="1004" name="lhs_V_5_fu_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="10" slack="9"/>
<pin id="1060" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_5/10 "/>
</bind>
</comp>

<comp id="1061" class="1004" name="ret_V_38_fu_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="10" slack="0"/>
<pin id="1063" dir="0" index="1" bw="10" slack="0"/>
<pin id="1064" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_38/10 "/>
</bind>
</comp>

<comp id="1067" class="1004" name="r_V_10_fu_1067">
<pin_list>
<pin id="1068" dir="0" index="0" bw="6" slack="1"/>
<pin id="1069" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_10/10 "/>
</bind>
</comp>

<comp id="1070" class="1004" name="lhs_V_6_fu_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="15" slack="0"/>
<pin id="1072" dir="0" index="1" bw="11" slack="0"/>
<pin id="1073" dir="0" index="2" bw="1" slack="0"/>
<pin id="1074" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_6/10 "/>
</bind>
</comp>

<comp id="1078" class="1004" name="sext_ln728_1_fu_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="15" slack="0"/>
<pin id="1080" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_1/10 "/>
</bind>
</comp>

<comp id="1082" class="1004" name="rhs_V_8_fu_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="10" slack="0"/>
<pin id="1084" dir="0" index="1" bw="6" slack="0"/>
<pin id="1085" dir="0" index="2" bw="1" slack="0"/>
<pin id="1086" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V_8/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="sext_ln728_2_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="10" slack="0"/>
<pin id="1092" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_2/10 "/>
</bind>
</comp>

<comp id="1094" class="1004" name="ret_V_40_fu_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="10" slack="0"/>
<pin id="1096" dir="0" index="1" bw="16" slack="0"/>
<pin id="1097" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_40/10 "/>
</bind>
</comp>

<comp id="1099" class="1004" name="ret_V_20_fu_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="16" slack="0"/>
<pin id="1101" dir="0" index="1" bw="11" slack="0"/>
<pin id="1102" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_20/10 "/>
</bind>
</comp>

<comp id="1105" class="1004" name="r_V_13_fu_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="6" slack="2"/>
<pin id="1107" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_13/10 "/>
</bind>
</comp>

<comp id="1108" class="1004" name="r_V_31_fu_1108">
<pin_list>
<pin id="1109" dir="0" index="0" bw="1" slack="0"/>
<pin id="1110" dir="0" index="1" bw="6" slack="0"/>
<pin id="1111" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V_31/10 "/>
</bind>
</comp>

<comp id="1114" class="1004" name="r_V_15_fu_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="6" slack="2"/>
<pin id="1116" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_15/10 "/>
</bind>
</comp>

<comp id="1117" class="1004" name="lhs_V_7_fu_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="11" slack="0"/>
<pin id="1119" dir="0" index="1" bw="7" slack="0"/>
<pin id="1120" dir="0" index="2" bw="1" slack="0"/>
<pin id="1121" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="lhs_V_7/10 "/>
</bind>
</comp>

<comp id="1125" class="1004" name="sext_ln728_3_fu_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="11" slack="0"/>
<pin id="1127" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728_3/10 "/>
</bind>
</comp>

<comp id="1129" class="1004" name="lhs_V_8_fu_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="6" slack="0"/>
<pin id="1131" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="lhs_V_8/10 "/>
</bind>
</comp>

<comp id="1133" class="1004" name="rhs_V_9_fu_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="6" slack="1"/>
<pin id="1135" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="rhs_V_9/10 "/>
</bind>
</comp>

<comp id="1136" class="1004" name="ret_V_43_fu_1136">
<pin_list>
<pin id="1137" dir="0" index="0" bw="6" slack="0"/>
<pin id="1138" dir="0" index="1" bw="6" slack="0"/>
<pin id="1139" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_43/10 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="sext_ln700_2_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="11" slack="1"/>
<pin id="1144" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln700_2/11 "/>
</bind>
</comp>

<comp id="1145" class="1004" name="mul_ln700_1_fu_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="30" slack="1"/>
<pin id="1147" dir="0" index="1" bw="11" slack="0"/>
<pin id="1148" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700_1/11 "/>
</bind>
</comp>

<comp id="1150" class="1004" name="rhs_V_fu_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="26" slack="0"/>
<pin id="1152" dir="0" index="1" bw="6" slack="2"/>
<pin id="1153" dir="0" index="2" bw="1" slack="0"/>
<pin id="1154" dir="1" index="3" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_V/11 "/>
</bind>
</comp>

<comp id="1157" class="1004" name="sext_ln728_fu_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="26" slack="0"/>
<pin id="1159" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln728/11 "/>
</bind>
</comp>

<comp id="1161" class="1004" name="ret_V_31_fu_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="30" slack="0"/>
<pin id="1163" dir="0" index="1" bw="26" slack="0"/>
<pin id="1164" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="ret_V_31/11 "/>
</bind>
</comp>

<comp id="1167" class="1004" name="trunc_ln708_3_fu_1167">
<pin_list>
<pin id="1168" dir="0" index="0" bw="10" slack="0"/>
<pin id="1169" dir="0" index="1" bw="30" slack="0"/>
<pin id="1170" dir="0" index="2" bw="6" slack="0"/>
<pin id="1171" dir="0" index="3" bw="6" slack="0"/>
<pin id="1172" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/11 "/>
</bind>
</comp>

<comp id="1177" class="1004" name="r_V_22_fu_1177">
<pin_list>
<pin id="1178" dir="0" index="0" bw="8" slack="0"/>
<pin id="1179" dir="0" index="1" bw="6" slack="3"/>
<pin id="1180" dir="0" index="2" bw="1" slack="0"/>
<pin id="1181" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V_22/11 "/>
</bind>
</comp>

<comp id="1184" class="1004" name="sext_ln1118_8_fu_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="0"/>
<pin id="1186" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/11 "/>
</bind>
</comp>

<comp id="1188" class="1004" name="sext_ln1116_1_fu_1188">
<pin_list>
<pin id="1189" dir="0" index="0" bw="14" slack="1"/>
<pin id="1190" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1116_1/11 "/>
</bind>
</comp>

<comp id="1191" class="1004" name="sext_ln1192_14_fu_1191">
<pin_list>
<pin id="1192" dir="0" index="0" bw="9" slack="1"/>
<pin id="1193" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_14/11 "/>
</bind>
</comp>

<comp id="1194" class="1004" name="sext_ln1192_15_fu_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="16" slack="1"/>
<pin id="1196" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_15/11 "/>
</bind>
</comp>

<comp id="1197" class="1004" name="trunc_ln708_6_fu_1197">
<pin_list>
<pin id="1198" dir="0" index="0" bw="10" slack="0"/>
<pin id="1199" dir="0" index="1" bw="22" slack="0"/>
<pin id="1200" dir="0" index="2" bw="5" slack="0"/>
<pin id="1201" dir="0" index="3" bw="6" slack="0"/>
<pin id="1202" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/11 "/>
</bind>
</comp>

<comp id="1206" class="1004" name="sext_ln703_11_fu_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="7" slack="1"/>
<pin id="1208" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703_11/11 "/>
</bind>
</comp>

<comp id="1209" class="1004" name="ret_V_25_fu_1209">
<pin_list>
<pin id="1210" dir="0" index="0" bw="7" slack="0"/>
<pin id="1211" dir="0" index="1" bw="3" slack="0"/>
<pin id="1212" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V_25/11 "/>
</bind>
</comp>

<comp id="1215" class="1004" name="sext_ln1118_23_fu_1215">
<pin_list>
<pin id="1216" dir="0" index="0" bw="12" slack="1"/>
<pin id="1217" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_23/11 "/>
</bind>
</comp>

<comp id="1218" class="1004" name="sext_ln1118_24_fu_1218">
<pin_list>
<pin id="1219" dir="0" index="0" bw="8" slack="0"/>
<pin id="1220" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_24/11 "/>
</bind>
</comp>

<comp id="1222" class="1004" name="sext_ln1192_5_fu_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="23" slack="1"/>
<pin id="1224" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_5/12 "/>
</bind>
</comp>

<comp id="1225" class="1004" name="sext_ln1192_6_fu_1225">
<pin_list>
<pin id="1226" dir="0" index="0" bw="6" slack="3"/>
<pin id="1227" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_6/12 "/>
</bind>
</comp>

<comp id="1228" class="1004" name="tmp_fu_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="9" slack="0"/>
<pin id="1230" dir="0" index="1" bw="25" slack="0"/>
<pin id="1231" dir="0" index="2" bw="6" slack="0"/>
<pin id="1232" dir="0" index="3" bw="6" slack="0"/>
<pin id="1233" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/12 "/>
</bind>
</comp>

<comp id="1237" class="1004" name="sext_ln708_1_fu_1237">
<pin_list>
<pin id="1238" dir="0" index="0" bw="9" slack="0"/>
<pin id="1239" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/12 "/>
</bind>
</comp>

<comp id="1242" class="1004" name="sext_ln1192_16_fu_1242">
<pin_list>
<pin id="1243" dir="0" index="0" bw="20" slack="1"/>
<pin id="1244" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_16/12 "/>
</bind>
</comp>

<comp id="1245" class="1004" name="sext_ln1192_17_fu_1245">
<pin_list>
<pin id="1246" dir="0" index="0" bw="6" slack="1"/>
<pin id="1247" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_17/12 "/>
</bind>
</comp>

<comp id="1248" class="1004" name="trunc_ln708_14_fu_1248">
<pin_list>
<pin id="1249" dir="0" index="0" bw="10" slack="0"/>
<pin id="1250" dir="0" index="1" bw="22" slack="0"/>
<pin id="1251" dir="0" index="2" bw="5" slack="0"/>
<pin id="1252" dir="0" index="3" bw="6" slack="0"/>
<pin id="1253" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_14/12 "/>
</bind>
</comp>

<comp id="1258" class="1007" name="mul_ln1118_fu_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="15" slack="0"/>
<pin id="1260" dir="0" index="1" bw="15" slack="0"/>
<pin id="1261" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="1264" class="1007" name="grp_fu_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="18" slack="0"/>
<pin id="1266" dir="0" index="1" bw="18" slack="0"/>
<pin id="1267" dir="0" index="2" bw="18" slack="0"/>
<pin id="1268" dir="1" index="3" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln700_3/1 add_ln700/1 "/>
</bind>
</comp>

<comp id="1272" class="1007" name="mul_ln1118_4_fu_1272">
<pin_list>
<pin id="1273" dir="0" index="0" bw="15" slack="0"/>
<pin id="1274" dir="0" index="1" bw="15" slack="0"/>
<pin id="1275" dir="1" index="2" bw="26" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="1278" class="1007" name="grp_fu_1278">
<pin_list>
<pin id="1279" dir="0" index="0" bw="10" slack="0"/>
<pin id="1280" dir="0" index="1" bw="10" slack="0"/>
<pin id="1281" dir="0" index="2" bw="14" slack="0"/>
<pin id="1282" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_5/1 ret_V_42/1 "/>
</bind>
</comp>

<comp id="1287" class="1007" name="grp_fu_1287">
<pin_list>
<pin id="1288" dir="0" index="0" bw="18" slack="0"/>
<pin id="1289" dir="0" index="1" bw="10" slack="0"/>
<pin id="1290" dir="0" index="2" bw="18" slack="0"/>
<pin id="1291" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_1/2 ret_V_28/2 "/>
</bind>
</comp>

<comp id="1296" class="1007" name="r_V_26_fu_1296">
<pin_list>
<pin id="1297" dir="0" index="0" bw="26" slack="1"/>
<pin id="1298" dir="0" index="1" bw="26" slack="0"/>
<pin id="1299" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_26/2 "/>
</bind>
</comp>

<comp id="1302" class="1007" name="grp_fu_1302">
<pin_list>
<pin id="1303" dir="0" index="0" bw="10" slack="0"/>
<pin id="1304" dir="0" index="1" bw="18" slack="0"/>
<pin id="1305" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="1306" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="rhs_V_5/2 ret_V_37/2 "/>
</bind>
</comp>

<comp id="1310" class="1007" name="r_V_34_fu_1310">
<pin_list>
<pin id="1311" dir="0" index="0" bw="26" slack="1"/>
<pin id="1312" dir="0" index="1" bw="26" slack="0"/>
<pin id="1313" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_34/2 "/>
</bind>
</comp>

<comp id="1316" class="1007" name="grp_fu_1316">
<pin_list>
<pin id="1317" dir="0" index="0" bw="10" slack="0"/>
<pin id="1318" dir="0" index="1" bw="11" slack="0"/>
<pin id="1319" dir="0" index="2" bw="20" slack="0"/>
<pin id="1320" dir="1" index="3" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V/9 sext_ln1118/9 mul_ln703/9 ret_V_1/9 "/>
</bind>
</comp>

<comp id="1324" class="1007" name="grp_fu_1324">
<pin_list>
<pin id="1325" dir="0" index="0" bw="6" slack="0"/>
<pin id="1326" dir="0" index="1" bw="6" slack="0"/>
<pin id="1327" dir="0" index="2" bw="12" slack="0"/>
<pin id="1328" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_21/9 ret_V_3/9 "/>
</bind>
</comp>

<comp id="1332" class="1007" name="mul_ln700_fu_1332">
<pin_list>
<pin id="1333" dir="0" index="0" bw="20" slack="0"/>
<pin id="1334" dir="0" index="1" bw="12" slack="0"/>
<pin id="1335" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln700/10 "/>
</bind>
</comp>

<comp id="1338" class="1007" name="grp_fu_1338">
<pin_list>
<pin id="1339" dir="0" index="0" bw="6" slack="0"/>
<pin id="1340" dir="0" index="1" bw="7" slack="0"/>
<pin id="1341" dir="0" index="2" bw="7" slack="0"/>
<pin id="1342" dir="1" index="3" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="ret_V_10/10 sext_ln1118_7/10 r_V_3/10 "/>
</bind>
</comp>

<comp id="1346" class="1007" name="grp_fu_1346">
<pin_list>
<pin id="1347" dir="0" index="0" bw="10" slack="0"/>
<pin id="1348" dir="0" index="1" bw="6" slack="0"/>
<pin id="1349" dir="0" index="2" bw="13" slack="0"/>
<pin id="1350" dir="0" index="3" bw="21" slack="0"/>
<pin id="1351" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="addmulsub(1177) " fcode="addmulsub"/>
<opset="ret_V_13/10 sext_ln1192_8/10 mul_ln1192_3/10 sub_ln1192_3/10 "/>
</bind>
</comp>

<comp id="1357" class="1007" name="grp_fu_1357">
<pin_list>
<pin id="1358" dir="0" index="0" bw="6" slack="0"/>
<pin id="1359" dir="0" index="1" bw="6" slack="0"/>
<pin id="1360" dir="0" index="2" bw="15" slack="0"/>
<pin id="1361" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_29/10 rhs_V_7/10 ret_V_39/10 "/>
</bind>
</comp>

<comp id="1366" class="1007" name="grp_fu_1366">
<pin_list>
<pin id="1367" dir="0" index="0" bw="6" slack="0"/>
<pin id="1368" dir="0" index="1" bw="6" slack="0"/>
<pin id="1369" dir="0" index="2" bw="11" slack="0"/>
<pin id="1370" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="r_V_32/10 ret_V_22/10 "/>
</bind>
</comp>

<comp id="1374" class="1007" name="grp_fu_1374">
<pin_list>
<pin id="1375" dir="0" index="0" bw="8" slack="0"/>
<pin id="1376" dir="0" index="1" bw="9" slack="0"/>
<pin id="1377" dir="0" index="2" bw="14" slack="0"/>
<pin id="1378" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="addmul(1170) " fcode="addmul"/>
<opset="add_ln1192_8/11 sext_ln1118_9/11 r_V_4/11 "/>
</bind>
</comp>

<comp id="1382" class="1007" name="grp_fu_1382">
<pin_list>
<pin id="1383" dir="0" index="0" bw="16" slack="0"/>
<pin id="1384" dir="0" index="1" bw="9" slack="0"/>
<pin id="1385" dir="0" index="2" bw="22" slack="0"/>
<pin id="1386" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_4/11 ret_V_41/11 "/>
</bind>
</comp>

<comp id="1391" class="1007" name="r_V_19_fu_1391">
<pin_list>
<pin id="1392" dir="0" index="0" bw="12" slack="0"/>
<pin id="1393" dir="0" index="1" bw="8" slack="0"/>
<pin id="1394" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_19/11 "/>
</bind>
</comp>

<comp id="1397" class="1007" name="grp_fu_1397">
<pin_list>
<pin id="1398" dir="0" index="0" bw="23" slack="0"/>
<pin id="1399" dir="0" index="1" bw="6" slack="0"/>
<pin id="1400" dir="0" index="2" bw="25" slack="0"/>
<pin id="1401" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_2/12 ret_V_33/12 "/>
</bind>
</comp>

<comp id="1406" class="1007" name="grp_fu_1406">
<pin_list>
<pin id="1407" dir="0" index="0" bw="20" slack="0"/>
<pin id="1408" dir="0" index="1" bw="6" slack="0"/>
<pin id="1409" dir="0" index="2" bw="22" slack="0"/>
<pin id="1410" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln1192_6/12 ret_V_44/12 "/>
</bind>
</comp>

<comp id="1415" class="1005" name="p_Val2_s_reg_1415">
<pin_list>
<pin id="1416" dir="0" index="0" bw="10" slack="1"/>
<pin id="1417" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="1423" class="1005" name="p_Val2_14_reg_1423">
<pin_list>
<pin id="1424" dir="0" index="0" bw="10" slack="1"/>
<pin id="1425" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 "/>
</bind>
</comp>

<comp id="1430" class="1005" name="p_Val2_1_reg_1430">
<pin_list>
<pin id="1431" dir="0" index="0" bw="10" slack="1"/>
<pin id="1432" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_1 "/>
</bind>
</comp>

<comp id="1438" class="1005" name="trunc_ln_reg_1438">
<pin_list>
<pin id="1439" dir="0" index="0" bw="10" slack="1"/>
<pin id="1440" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="1443" class="1005" name="p_Val2_5_reg_1443">
<pin_list>
<pin id="1444" dir="0" index="0" bw="10" slack="1"/>
<pin id="1445" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_5 "/>
</bind>
</comp>

<comp id="1449" class="1005" name="p_Val2_6_reg_1449">
<pin_list>
<pin id="1450" dir="0" index="0" bw="10" slack="1"/>
<pin id="1451" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1457" class="1005" name="trunc_ln708_2_reg_1457">
<pin_list>
<pin id="1458" dir="0" index="0" bw="10" slack="1"/>
<pin id="1459" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_2 "/>
</bind>
</comp>

<comp id="1462" class="1005" name="trunc_ln708_4_reg_1462">
<pin_list>
<pin id="1463" dir="0" index="0" bw="10" slack="1"/>
<pin id="1464" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_4 "/>
</bind>
</comp>

<comp id="1467" class="1005" name="trunc_ln708_5_reg_1467">
<pin_list>
<pin id="1468" dir="0" index="0" bw="10" slack="1"/>
<pin id="1469" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_5 "/>
</bind>
</comp>

<comp id="1472" class="1005" name="trunc_ln708_7_reg_1472">
<pin_list>
<pin id="1473" dir="0" index="0" bw="10" slack="1"/>
<pin id="1474" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_7 "/>
</bind>
</comp>

<comp id="1477" class="1005" name="mul_ln1118_reg_1477">
<pin_list>
<pin id="1478" dir="0" index="0" bw="26" slack="1"/>
<pin id="1479" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118 "/>
</bind>
</comp>

<comp id="1482" class="1005" name="add_ln700_reg_1482">
<pin_list>
<pin id="1483" dir="0" index="0" bw="18" slack="1"/>
<pin id="1484" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="add_ln700 "/>
</bind>
</comp>

<comp id="1487" class="1005" name="sext_ln708_reg_1487">
<pin_list>
<pin id="1488" dir="0" index="0" bw="10" slack="1"/>
<pin id="1489" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln708 "/>
</bind>
</comp>

<comp id="1492" class="1005" name="trunc_ln708_11_reg_1492">
<pin_list>
<pin id="1493" dir="0" index="0" bw="10" slack="1"/>
<pin id="1494" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_11 "/>
</bind>
</comp>

<comp id="1497" class="1005" name="mul_ln1118_4_reg_1497">
<pin_list>
<pin id="1498" dir="0" index="0" bw="26" slack="1"/>
<pin id="1499" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln1118_4 "/>
</bind>
</comp>

<comp id="1502" class="1005" name="trunc_ln708_13_reg_1502">
<pin_list>
<pin id="1503" dir="0" index="0" bw="10" slack="1"/>
<pin id="1504" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_13 "/>
</bind>
</comp>

<comp id="1507" class="1005" name="trunc_ln708_1_reg_1507">
<pin_list>
<pin id="1508" dir="0" index="0" bw="10" slack="1"/>
<pin id="1509" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_1 "/>
</bind>
</comp>

<comp id="1512" class="1005" name="trunc_ln708_8_reg_1512">
<pin_list>
<pin id="1513" dir="0" index="0" bw="10" slack="1"/>
<pin id="1514" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_8 "/>
</bind>
</comp>

<comp id="1517" class="1005" name="trunc_ln708_s_reg_1517">
<pin_list>
<pin id="1518" dir="0" index="0" bw="10" slack="1"/>
<pin id="1519" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_s "/>
</bind>
</comp>

<comp id="1522" class="1005" name="trunc_ln708_12_reg_1522">
<pin_list>
<pin id="1523" dir="0" index="0" bw="10" slack="1"/>
<pin id="1524" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_12 "/>
</bind>
</comp>

<comp id="1527" class="1005" name="add_ln703_reg_1527">
<pin_list>
<pin id="1528" dir="0" index="0" bw="10" slack="1"/>
<pin id="1529" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703 "/>
</bind>
</comp>

<comp id="1532" class="1005" name="add_ln703_1_reg_1532">
<pin_list>
<pin id="1533" dir="0" index="0" bw="10" slack="1"/>
<pin id="1534" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_1 "/>
</bind>
</comp>

<comp id="1537" class="1005" name="add_ln703_2_reg_1537">
<pin_list>
<pin id="1538" dir="0" index="0" bw="10" slack="1"/>
<pin id="1539" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln703_2 "/>
</bind>
</comp>

<comp id="1542" class="1005" name="outsin_V_reg_1542">
<pin_list>
<pin id="1543" dir="0" index="0" bw="6" slack="1"/>
<pin id="1544" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V "/>
</bind>
</comp>

<comp id="1547" class="1005" name="outsin_V_5_reg_1547">
<pin_list>
<pin id="1548" dir="0" index="0" bw="6" slack="3"/>
<pin id="1549" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="outsin_V_5 "/>
</bind>
</comp>

<comp id="1552" class="1005" name="outsin_V_22_reg_1552">
<pin_list>
<pin id="1553" dir="0" index="0" bw="6" slack="2"/>
<pin id="1554" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_22 "/>
</bind>
</comp>

<comp id="1557" class="1005" name="outsin_V_13_reg_1557">
<pin_list>
<pin id="1558" dir="0" index="0" bw="6" slack="2"/>
<pin id="1559" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_13 "/>
</bind>
</comp>

<comp id="1562" class="1005" name="ret_V_1_reg_1562">
<pin_list>
<pin id="1563" dir="0" index="0" bw="20" slack="1"/>
<pin id="1564" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_1 "/>
</bind>
</comp>

<comp id="1567" class="1005" name="ret_V_3_reg_1567">
<pin_list>
<pin id="1568" dir="0" index="0" bw="12" slack="1"/>
<pin id="1569" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_3 "/>
</bind>
</comp>

<comp id="1572" class="1005" name="outsin_V_18_reg_1572">
<pin_list>
<pin id="1573" dir="0" index="0" bw="6" slack="2"/>
<pin id="1574" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="outsin_V_18 "/>
</bind>
</comp>

<comp id="1577" class="1005" name="outsin_V_19_reg_1577">
<pin_list>
<pin id="1578" dir="0" index="0" bw="6" slack="1"/>
<pin id="1579" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_19 "/>
</bind>
</comp>

<comp id="1582" class="1005" name="outsin_V_20_reg_1582">
<pin_list>
<pin id="1583" dir="0" index="0" bw="6" slack="1"/>
<pin id="1584" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_20 "/>
</bind>
</comp>

<comp id="1587" class="1005" name="outsin_V_6_reg_1587">
<pin_list>
<pin id="1588" dir="0" index="0" bw="6" slack="1"/>
<pin id="1589" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_6 "/>
</bind>
</comp>

<comp id="1594" class="1005" name="outsin_V_7_reg_1594">
<pin_list>
<pin id="1595" dir="0" index="0" bw="6" slack="1"/>
<pin id="1596" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_7 "/>
</bind>
</comp>

<comp id="1599" class="1005" name="outsin_V_24_reg_1599">
<pin_list>
<pin id="1600" dir="0" index="0" bw="6" slack="1"/>
<pin id="1601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_24 "/>
</bind>
</comp>

<comp id="1604" class="1005" name="mul_ln700_reg_1604">
<pin_list>
<pin id="1605" dir="0" index="0" bw="30" slack="1"/>
<pin id="1606" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln700 "/>
</bind>
</comp>

<comp id="1609" class="1005" name="add_ln1192_reg_1609">
<pin_list>
<pin id="1610" dir="0" index="0" bw="11" slack="1"/>
<pin id="1611" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192 "/>
</bind>
</comp>

<comp id="1614" class="1005" name="r_V_3_reg_1614">
<pin_list>
<pin id="1615" dir="0" index="0" bw="14" slack="1"/>
<pin id="1616" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="r_V_3 "/>
</bind>
</comp>

<comp id="1619" class="1005" name="trunc_ln708_9_reg_1619">
<pin_list>
<pin id="1620" dir="0" index="0" bw="10" slack="2"/>
<pin id="1621" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln708_9 "/>
</bind>
</comp>

<comp id="1624" class="1005" name="add_ln1192_20_reg_1624">
<pin_list>
<pin id="1625" dir="0" index="0" bw="9" slack="1"/>
<pin id="1626" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln1192_20 "/>
</bind>
</comp>

<comp id="1629" class="1005" name="ret_V_20_reg_1629">
<pin_list>
<pin id="1630" dir="0" index="0" bw="16" slack="1"/>
<pin id="1631" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_20 "/>
</bind>
</comp>

<comp id="1634" class="1005" name="ret_V_22_reg_1634">
<pin_list>
<pin id="1635" dir="0" index="0" bw="12" slack="1"/>
<pin id="1636" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_22 "/>
</bind>
</comp>

<comp id="1639" class="1005" name="ret_V_43_reg_1639">
<pin_list>
<pin id="1640" dir="0" index="0" bw="7" slack="1"/>
<pin id="1641" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="ret_V_43 "/>
</bind>
</comp>

<comp id="1644" class="1005" name="trunc_ln708_3_reg_1644">
<pin_list>
<pin id="1645" dir="0" index="0" bw="10" slack="1"/>
<pin id="1646" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_3 "/>
</bind>
</comp>

<comp id="1649" class="1005" name="r_V_4_reg_1649">
<pin_list>
<pin id="1650" dir="0" index="0" bw="23" slack="1"/>
<pin id="1651" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="r_V_4 "/>
</bind>
</comp>

<comp id="1654" class="1005" name="trunc_ln708_6_reg_1654">
<pin_list>
<pin id="1655" dir="0" index="0" bw="10" slack="1"/>
<pin id="1656" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln708_6 "/>
</bind>
</comp>

<comp id="1659" class="1005" name="r_V_19_reg_1659">
<pin_list>
<pin id="1660" dir="0" index="0" bw="20" slack="1"/>
<pin id="1661" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="r_V_19 "/>
</bind>
</comp>

<comp id="1664" class="1005" name="outsin_V_16_reg_1664">
<pin_list>
<pin id="1665" dir="0" index="0" bw="6" slack="1"/>
<pin id="1666" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="outsin_V_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="208"><net_src comp="12" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="0" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="215"><net_src comp="194" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="2" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="194" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="4" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="194" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="6" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="194" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="8" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="194" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="249"><net_src comp="42" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="42" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="42" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="269"><net_src comp="42" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="274"><net_src comp="42" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="284"><net_src comp="42" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="289"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="42" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="42" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="304"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="42" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="314"><net_src comp="42" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="319"><net_src comp="42" pin="0"/><net_sink comp="315" pin=0"/></net>

<net id="324"><net_src comp="42" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="42" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="14" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="337"><net_src comp="204" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="330" pin=3"/></net>

<net id="346"><net_src comp="14" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="347"><net_src comp="204" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="348"><net_src comp="20" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="349"><net_src comp="22" pin="0"/><net_sink comp="340" pin=3"/></net>

<net id="353"><net_src comp="340" pin="4"/><net_sink comp="350" pin=0"/></net>

<net id="359"><net_src comp="24" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="340" pin="4"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="26" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="365"><net_src comp="354" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="350" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="378"><net_src comp="14" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="379"><net_src comp="204" pin="2"/><net_sink comp="372" pin=1"/></net>

<net id="380"><net_src comp="28" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="381"><net_src comp="30" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="387"><net_src comp="32" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="372" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="34" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="366" pin="2"/><net_sink comp="390" pin=1"/></net>

<net id="402"><net_src comp="36" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="403"><net_src comp="390" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="404"><net_src comp="38" pin="0"/><net_sink comp="396" pin=2"/></net>

<net id="405"><net_src comp="40" pin="0"/><net_sink comp="396" pin=3"/></net>

<net id="406"><net_src comp="396" pin="4"/><net_sink comp="245" pin=1"/></net>

<net id="413"><net_src comp="14" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="204" pin="2"/><net_sink comp="407" pin=1"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="407" pin=2"/></net>

<net id="416"><net_src comp="46" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="423"><net_src comp="14" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="204" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="425"><net_src comp="48" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="426"><net_src comp="50" pin="0"/><net_sink comp="417" pin=3"/></net>

<net id="432"><net_src comp="32" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="417" pin="4"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="34" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="440"><net_src comp="52" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="417" pin="4"/><net_sink comp="435" pin=1"/></net>

<net id="442"><net_src comp="54" pin="0"/><net_sink comp="435" pin=2"/></net>

<net id="446"><net_src comp="435" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="451"><net_src comp="443" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="452"><net_src comp="427" pin="3"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="32" pin="0"/><net_sink comp="453" pin=0"/></net>

<net id="459"><net_src comp="330" pin="4"/><net_sink comp="453" pin=1"/></net>

<net id="460"><net_src comp="34" pin="0"/><net_sink comp="453" pin=2"/></net>

<net id="466"><net_src comp="52" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="330" pin="4"/><net_sink comp="461" pin=1"/></net>

<net id="468"><net_src comp="54" pin="0"/><net_sink comp="461" pin=2"/></net>

<net id="472"><net_src comp="461" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="477"><net_src comp="453" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="478"><net_src comp="469" pin="1"/><net_sink comp="473" pin=1"/></net>

<net id="483"><net_src comp="447" pin="2"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="473" pin="2"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="479" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="497"><net_src comp="36" pin="0"/><net_sink comp="491" pin=0"/></net>

<net id="498"><net_src comp="485" pin="2"/><net_sink comp="491" pin=1"/></net>

<net id="499"><net_src comp="38" pin="0"/><net_sink comp="491" pin=2"/></net>

<net id="500"><net_src comp="40" pin="0"/><net_sink comp="491" pin=3"/></net>

<net id="504"><net_src comp="330" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="509"><net_src comp="501" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="501" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="427" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=1"/></net>

<net id="522"><net_src comp="32" pin="0"/><net_sink comp="517" pin=0"/></net>

<net id="523"><net_src comp="340" pin="4"/><net_sink comp="517" pin=1"/></net>

<net id="524"><net_src comp="34" pin="0"/><net_sink comp="517" pin=2"/></net>

<net id="529"><net_src comp="511" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="517" pin="3"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="58" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="543"><net_src comp="36" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="544"><net_src comp="531" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="545"><net_src comp="38" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="546"><net_src comp="40" pin="0"/><net_sink comp="537" pin=3"/></net>

<net id="553"><net_src comp="60" pin="0"/><net_sink comp="547" pin=0"/></net>

<net id="554"><net_src comp="204" pin="2"/><net_sink comp="547" pin=1"/></net>

<net id="555"><net_src comp="20" pin="0"/><net_sink comp="547" pin=2"/></net>

<net id="556"><net_src comp="62" pin="0"/><net_sink comp="547" pin=3"/></net>

<net id="562"><net_src comp="64" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="547" pin="4"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="66" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="569"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="68" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="36" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="565" pin="2"/><net_sink comp="571" pin=1"/></net>

<net id="579"><net_src comp="38" pin="0"/><net_sink comp="571" pin=2"/></net>

<net id="580"><net_src comp="40" pin="0"/><net_sink comp="571" pin=3"/></net>

<net id="581"><net_src comp="571" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="585"><net_src comp="417" pin="4"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="505" pin="2"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="70" pin="0"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="36" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="599"><net_src comp="586" pin="2"/><net_sink comp="592" pin=1"/></net>

<net id="600"><net_src comp="38" pin="0"/><net_sink comp="592" pin=2"/></net>

<net id="601"><net_src comp="40" pin="0"/><net_sink comp="592" pin=3"/></net>

<net id="605"><net_src comp="372" pin="4"/><net_sink comp="602" pin=0"/></net>

<net id="611"><net_src comp="24" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="612"><net_src comp="372" pin="4"/><net_sink comp="606" pin=1"/></net>

<net id="613"><net_src comp="26" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="617"><net_src comp="606" pin="3"/><net_sink comp="614" pin=0"/></net>

<net id="623"><net_src comp="72" pin="0"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="372" pin="4"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="74" pin="0"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="618" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="618" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="638"><net_src comp="626" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="639"><net_src comp="614" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="645"><net_src comp="72" pin="0"/><net_sink comp="640" pin=0"/></net>

<net id="646"><net_src comp="340" pin="4"/><net_sink comp="640" pin=1"/></net>

<net id="647"><net_src comp="74" pin="0"/><net_sink comp="640" pin=2"/></net>

<net id="651"><net_src comp="640" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="656"><net_src comp="648" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="657"><net_src comp="362" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="634" pin="2"/><net_sink comp="658" pin=0"/></net>

<net id="665"><net_src comp="652" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="670"><net_src comp="658" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="671"><net_src comp="662" pin="1"/><net_sink comp="666" pin=1"/></net>

<net id="676"><net_src comp="666" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="76" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="672" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="685"><net_src comp="372" pin="4"/><net_sink comp="682" pin=0"/></net>

<net id="690"><net_src comp="682" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="691"><net_src comp="682" pin="1"/><net_sink comp="686" pin=1"/></net>

<net id="696"><net_src comp="602" pin="1"/><net_sink comp="692" pin=0"/></net>

<net id="697"><net_src comp="80" pin="0"/><net_sink comp="692" pin=1"/></net>

<net id="703"><net_src comp="82" pin="0"/><net_sink comp="698" pin=0"/></net>

<net id="704"><net_src comp="692" pin="2"/><net_sink comp="698" pin=1"/></net>

<net id="705"><net_src comp="34" pin="0"/><net_sink comp="698" pin=2"/></net>

<net id="709"><net_src comp="435" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="582" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="722"><net_src comp="84" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="723"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="724"><net_src comp="38" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="725"><net_src comp="86" pin="0"/><net_sink comp="716" pin=3"/></net>

<net id="729"><net_src comp="716" pin="4"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="735"><net_src comp="557" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="736"><net_src comp="88" pin="0"/><net_sink comp="731" pin=1"/></net>

<net id="741"><net_src comp="731" pin="2"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="382" pin="3"/><net_sink comp="737" pin=1"/></net>

<net id="749"><net_src comp="36" pin="0"/><net_sink comp="743" pin=0"/></net>

<net id="750"><net_src comp="737" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="751"><net_src comp="38" pin="0"/><net_sink comp="743" pin=2"/></net>

<net id="752"><net_src comp="40" pin="0"/><net_sink comp="743" pin=3"/></net>

<net id="753"><net_src comp="743" pin="4"/><net_sink comp="260" pin=1"/></net>

<net id="757"><net_src comp="382" pin="3"/><net_sink comp="754" pin=0"/></net>

<net id="762"><net_src comp="754" pin="1"/><net_sink comp="758" pin=0"/></net>

<net id="763"><net_src comp="630" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="768"><net_src comp="758" pin="2"/><net_sink comp="764" pin=0"/></net>

<net id="769"><net_src comp="76" pin="0"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="780"><net_src comp="36" pin="0"/><net_sink comp="774" pin=0"/></net>

<net id="781"><net_src comp="38" pin="0"/><net_sink comp="774" pin=2"/></net>

<net id="782"><net_src comp="40" pin="0"/><net_sink comp="774" pin=3"/></net>

<net id="796"><net_src comp="786" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="786" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="803"><net_src comp="92" pin="0"/><net_sink comp="798" pin=0"/></net>

<net id="804"><net_src comp="94" pin="0"/><net_sink comp="798" pin=2"/></net>

<net id="811"><net_src comp="96" pin="0"/><net_sink comp="805" pin=0"/></net>

<net id="812"><net_src comp="98" pin="0"/><net_sink comp="805" pin=2"/></net>

<net id="813"><net_src comp="100" pin="0"/><net_sink comp="805" pin=3"/></net>

<net id="820"><net_src comp="104" pin="0"/><net_sink comp="814" pin=0"/></net>

<net id="821"><net_src comp="106" pin="0"/><net_sink comp="814" pin=2"/></net>

<net id="822"><net_src comp="108" pin="0"/><net_sink comp="814" pin=3"/></net>

<net id="829"><net_src comp="96" pin="0"/><net_sink comp="823" pin=0"/></net>

<net id="830"><net_src comp="98" pin="0"/><net_sink comp="823" pin=2"/></net>

<net id="831"><net_src comp="100" pin="0"/><net_sink comp="823" pin=3"/></net>

<net id="838"><net_src comp="104" pin="0"/><net_sink comp="832" pin=0"/></net>

<net id="839"><net_src comp="106" pin="0"/><net_sink comp="832" pin=2"/></net>

<net id="840"><net_src comp="108" pin="0"/><net_sink comp="832" pin=3"/></net>

<net id="845"><net_src comp="114" pin="0"/><net_sink comp="841" pin=1"/></net>

<net id="846"><net_src comp="841" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="851"><net_src comp="847" pin="2"/><net_sink comp="315" pin=1"/></net>

<net id="856"><net_src comp="116" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="857"><net_src comp="852" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="876"><net_src comp="295" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="881"><net_src comp="873" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="882"><net_src comp="870" pin="1"/><net_sink comp="877" pin=1"/></net>

<net id="887"><net_src comp="877" pin="2"/><net_sink comp="883" pin=0"/></net>

<net id="888"><net_src comp="124" pin="0"/><net_sink comp="883" pin=1"/></net>

<net id="899"><net_src comp="892" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="126" pin="0"/><net_sink comp="895" pin=1"/></net>

<net id="907"><net_src comp="895" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="913"><net_src comp="52" pin="0"/><net_sink comp="908" pin=0"/></net>

<net id="914"><net_src comp="54" pin="0"/><net_sink comp="908" pin=2"/></net>

<net id="918"><net_src comp="908" pin="3"/><net_sink comp="915" pin=0"/></net>

<net id="923"><net_src comp="130" pin="0"/><net_sink comp="919" pin=0"/></net>

<net id="924"><net_src comp="915" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="930"><net_src comp="24" pin="0"/><net_sink comp="925" pin=0"/></net>

<net id="931"><net_src comp="26" pin="0"/><net_sink comp="925" pin=2"/></net>

<net id="938"><net_src comp="925" pin="3"/><net_sink comp="935" pin=0"/></net>

<net id="944"><net_src comp="132" pin="0"/><net_sink comp="939" pin=0"/></net>

<net id="945"><net_src comp="919" pin="2"/><net_sink comp="939" pin=1"/></net>

<net id="946"><net_src comp="94" pin="0"/><net_sink comp="939" pin=2"/></net>

<net id="950"><net_src comp="939" pin="3"/><net_sink comp="947" pin=0"/></net>

<net id="956"><net_src comp="134" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="136" pin="0"/><net_sink comp="951" pin=2"/></net>

<net id="961"><net_src comp="951" pin="3"/><net_sink comp="958" pin=0"/></net>

<net id="966"><net_src comp="958" pin="1"/><net_sink comp="962" pin=0"/></net>

<net id="972"><net_src comp="138" pin="0"/><net_sink comp="967" pin=0"/></net>

<net id="973"><net_src comp="136" pin="0"/><net_sink comp="967" pin=2"/></net>

<net id="977"><net_src comp="967" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="982"><net_src comp="974" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="983"><net_src comp="962" pin="2"/><net_sink comp="978" pin=1"/></net>

<net id="989"><net_src comp="138" pin="0"/><net_sink comp="984" pin=0"/></net>

<net id="990"><net_src comp="300" pin="2"/><net_sink comp="984" pin=1"/></net>

<net id="991"><net_src comp="136" pin="0"/><net_sink comp="984" pin=2"/></net>

<net id="995"><net_src comp="984" pin="3"/><net_sink comp="992" pin=0"/></net>

<net id="1000"><net_src comp="992" pin="1"/><net_sink comp="996" pin=0"/></net>

<net id="1001"><net_src comp="978" pin="2"/><net_sink comp="996" pin=1"/></net>

<net id="1006"><net_src comp="996" pin="2"/><net_sink comp="1002" pin=0"/></net>

<net id="1007"><net_src comp="140" pin="0"/><net_sink comp="1002" pin=1"/></net>

<net id="1014"><net_src comp="142" pin="0"/><net_sink comp="1008" pin=0"/></net>

<net id="1015"><net_src comp="1002" pin="2"/><net_sink comp="1008" pin=1"/></net>

<net id="1016"><net_src comp="86" pin="0"/><net_sink comp="1008" pin=2"/></net>

<net id="1017"><net_src comp="144" pin="0"/><net_sink comp="1008" pin=3"/></net>

<net id="1023"><net_src comp="146" pin="0"/><net_sink comp="1018" pin=0"/></net>

<net id="1024"><net_src comp="305" pin="2"/><net_sink comp="1018" pin=1"/></net>

<net id="1025"><net_src comp="74" pin="0"/><net_sink comp="1018" pin=2"/></net>

<net id="1029"><net_src comp="1018" pin="3"/><net_sink comp="1026" pin=0"/></net>

<net id="1035"><net_src comp="146" pin="0"/><net_sink comp="1030" pin=0"/></net>

<net id="1036"><net_src comp="310" pin="2"/><net_sink comp="1030" pin=1"/></net>

<net id="1037"><net_src comp="74" pin="0"/><net_sink comp="1030" pin=2"/></net>

<net id="1041"><net_src comp="1030" pin="3"/><net_sink comp="1038" pin=0"/></net>

<net id="1046"><net_src comp="1026" pin="1"/><net_sink comp="1042" pin=0"/></net>

<net id="1047"><net_src comp="148" pin="0"/><net_sink comp="1042" pin=1"/></net>

<net id="1051"><net_src comp="1042" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1056"><net_src comp="1048" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1057"><net_src comp="1038" pin="1"/><net_sink comp="1052" pin=1"/></net>

<net id="1065"><net_src comp="889" pin="1"/><net_sink comp="1061" pin=0"/></net>

<net id="1066"><net_src comp="1058" pin="1"/><net_sink comp="1061" pin=1"/></net>

<net id="1075"><net_src comp="150" pin="0"/><net_sink comp="1070" pin=0"/></net>

<net id="1076"><net_src comp="1061" pin="2"/><net_sink comp="1070" pin=1"/></net>

<net id="1077"><net_src comp="34" pin="0"/><net_sink comp="1070" pin=2"/></net>

<net id="1081"><net_src comp="1070" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1087"><net_src comp="152" pin="0"/><net_sink comp="1082" pin=0"/></net>

<net id="1088"><net_src comp="315" pin="2"/><net_sink comp="1082" pin=1"/></net>

<net id="1089"><net_src comp="34" pin="0"/><net_sink comp="1082" pin=2"/></net>

<net id="1093"><net_src comp="1082" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1098"><net_src comp="1090" pin="1"/><net_sink comp="1094" pin=0"/></net>

<net id="1103"><net_src comp="1094" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1104"><net_src comp="154" pin="0"/><net_sink comp="1099" pin=1"/></net>

<net id="1112"><net_src comp="156" pin="0"/><net_sink comp="1108" pin=0"/></net>

<net id="1113"><net_src comp="1105" pin="1"/><net_sink comp="1108" pin=1"/></net>

<net id="1122"><net_src comp="158" pin="0"/><net_sink comp="1117" pin=0"/></net>

<net id="1123"><net_src comp="1108" pin="2"/><net_sink comp="1117" pin=1"/></net>

<net id="1124"><net_src comp="34" pin="0"/><net_sink comp="1117" pin=2"/></net>

<net id="1128"><net_src comp="1117" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1132"><net_src comp="320" pin="2"/><net_sink comp="1129" pin=0"/></net>

<net id="1140"><net_src comp="1129" pin="1"/><net_sink comp="1136" pin=0"/></net>

<net id="1141"><net_src comp="1133" pin="1"/><net_sink comp="1136" pin=1"/></net>

<net id="1149"><net_src comp="1142" pin="1"/><net_sink comp="1145" pin=1"/></net>

<net id="1155"><net_src comp="160" pin="0"/><net_sink comp="1150" pin=0"/></net>

<net id="1156"><net_src comp="162" pin="0"/><net_sink comp="1150" pin=2"/></net>

<net id="1160"><net_src comp="1150" pin="3"/><net_sink comp="1157" pin=0"/></net>

<net id="1165"><net_src comp="1145" pin="2"/><net_sink comp="1161" pin=0"/></net>

<net id="1166"><net_src comp="1157" pin="1"/><net_sink comp="1161" pin=1"/></net>

<net id="1173"><net_src comp="164" pin="0"/><net_sink comp="1167" pin=0"/></net>

<net id="1174"><net_src comp="1161" pin="2"/><net_sink comp="1167" pin=1"/></net>

<net id="1175"><net_src comp="16" pin="0"/><net_sink comp="1167" pin=2"/></net>

<net id="1176"><net_src comp="18" pin="0"/><net_sink comp="1167" pin=3"/></net>

<net id="1182"><net_src comp="166" pin="0"/><net_sink comp="1177" pin=0"/></net>

<net id="1183"><net_src comp="54" pin="0"/><net_sink comp="1177" pin=2"/></net>

<net id="1187"><net_src comp="1177" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1203"><net_src comp="142" pin="0"/><net_sink comp="1197" pin=0"/></net>

<net id="1204"><net_src comp="86" pin="0"/><net_sink comp="1197" pin=2"/></net>

<net id="1205"><net_src comp="144" pin="0"/><net_sink comp="1197" pin=3"/></net>

<net id="1213"><net_src comp="1206" pin="1"/><net_sink comp="1209" pin=0"/></net>

<net id="1214"><net_src comp="172" pin="0"/><net_sink comp="1209" pin=1"/></net>

<net id="1221"><net_src comp="1209" pin="2"/><net_sink comp="1218" pin=0"/></net>

<net id="1234"><net_src comp="198" pin="0"/><net_sink comp="1228" pin=0"/></net>

<net id="1235"><net_src comp="106" pin="0"/><net_sink comp="1228" pin=2"/></net>

<net id="1236"><net_src comp="200" pin="0"/><net_sink comp="1228" pin=3"/></net>

<net id="1240"><net_src comp="1228" pin="4"/><net_sink comp="1237" pin=0"/></net>

<net id="1241"><net_src comp="1237" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1254"><net_src comp="142" pin="0"/><net_sink comp="1248" pin=0"/></net>

<net id="1255"><net_src comp="86" pin="0"/><net_sink comp="1248" pin=2"/></net>

<net id="1256"><net_src comp="144" pin="0"/><net_sink comp="1248" pin=3"/></net>

<net id="1257"><net_src comp="1248" pin="4"/><net_sink comp="238" pin=2"/></net>

<net id="1262"><net_src comp="678" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1263"><net_src comp="678" pin="1"/><net_sink comp="1258" pin=1"/></net>

<net id="1269"><net_src comp="686" pin="2"/><net_sink comp="1264" pin=0"/></net>

<net id="1270"><net_src comp="78" pin="0"/><net_sink comp="1264" pin=1"/></net>

<net id="1271"><net_src comp="698" pin="3"/><net_sink comp="1264" pin=2"/></net>

<net id="1276"><net_src comp="770" pin="1"/><net_sink comp="1272" pin=0"/></net>

<net id="1277"><net_src comp="770" pin="1"/><net_sink comp="1272" pin=1"/></net>

<net id="1283"><net_src comp="350" pin="1"/><net_sink comp="1278" pin=0"/></net>

<net id="1284"><net_src comp="350" pin="1"/><net_sink comp="1278" pin=1"/></net>

<net id="1285"><net_src comp="90" pin="0"/><net_sink comp="1278" pin=2"/></net>

<net id="1286"><net_src comp="1278" pin="3"/><net_sink comp="774" pin=1"/></net>

<net id="1292"><net_src comp="792" pin="2"/><net_sink comp="1287" pin=0"/></net>

<net id="1293"><net_src comp="789" pin="1"/><net_sink comp="1287" pin=1"/></net>

<net id="1294"><net_src comp="798" pin="3"/><net_sink comp="1287" pin=2"/></net>

<net id="1295"><net_src comp="1287" pin="3"/><net_sink comp="805" pin=1"/></net>

<net id="1300"><net_src comp="102" pin="0"/><net_sink comp="1296" pin=1"/></net>

<net id="1301"><net_src comp="1296" pin="2"/><net_sink comp="814" pin=1"/></net>

<net id="1307"><net_src comp="783" pin="1"/><net_sink comp="1302" pin=0"/></net>

<net id="1308"><net_src comp="110" pin="0"/><net_sink comp="1302" pin=1"/></net>

<net id="1309"><net_src comp="1302" pin="3"/><net_sink comp="823" pin=1"/></net>

<net id="1314"><net_src comp="112" pin="0"/><net_sink comp="1310" pin=1"/></net>

<net id="1315"><net_src comp="1310" pin="2"/><net_sink comp="832" pin=1"/></net>

<net id="1321"><net_src comp="858" pin="1"/><net_sink comp="1316" pin=0"/></net>

<net id="1322"><net_src comp="118" pin="0"/><net_sink comp="1316" pin=1"/></net>

<net id="1323"><net_src comp="120" pin="0"/><net_sink comp="1316" pin=2"/></net>

<net id="1329"><net_src comp="861" pin="1"/><net_sink comp="1324" pin=0"/></net>

<net id="1330"><net_src comp="861" pin="1"/><net_sink comp="1324" pin=1"/></net>

<net id="1331"><net_src comp="122" pin="0"/><net_sink comp="1324" pin=2"/></net>

<net id="1336"><net_src comp="864" pin="1"/><net_sink comp="1332" pin=0"/></net>

<net id="1337"><net_src comp="867" pin="1"/><net_sink comp="1332" pin=1"/></net>

<net id="1343"><net_src comp="901" pin="1"/><net_sink comp="1338" pin=0"/></net>

<net id="1344"><net_src comp="128" pin="0"/><net_sink comp="1338" pin=1"/></net>

<net id="1345"><net_src comp="904" pin="1"/><net_sink comp="1338" pin=2"/></net>

<net id="1352"><net_src comp="889" pin="1"/><net_sink comp="1346" pin=0"/></net>

<net id="1353"><net_src comp="932" pin="1"/><net_sink comp="1346" pin=1"/></net>

<net id="1354"><net_src comp="935" pin="1"/><net_sink comp="1346" pin=2"/></net>

<net id="1355"><net_src comp="947" pin="1"/><net_sink comp="1346" pin=3"/></net>

<net id="1356"><net_src comp="1346" pin="4"/><net_sink comp="962" pin=1"/></net>

<net id="1362"><net_src comp="1067" pin="1"/><net_sink comp="1357" pin=0"/></net>

<net id="1363"><net_src comp="1067" pin="1"/><net_sink comp="1357" pin=1"/></net>

<net id="1364"><net_src comp="1078" pin="1"/><net_sink comp="1357" pin=2"/></net>

<net id="1365"><net_src comp="1357" pin="3"/><net_sink comp="1094" pin=1"/></net>

<net id="1371"><net_src comp="1114" pin="1"/><net_sink comp="1366" pin=0"/></net>

<net id="1372"><net_src comp="1114" pin="1"/><net_sink comp="1366" pin=1"/></net>

<net id="1373"><net_src comp="1125" pin="1"/><net_sink comp="1366" pin=2"/></net>

<net id="1379"><net_src comp="1184" pin="1"/><net_sink comp="1374" pin=0"/></net>

<net id="1380"><net_src comp="168" pin="0"/><net_sink comp="1374" pin=1"/></net>

<net id="1381"><net_src comp="1188" pin="1"/><net_sink comp="1374" pin=2"/></net>

<net id="1387"><net_src comp="1194" pin="1"/><net_sink comp="1382" pin=0"/></net>

<net id="1388"><net_src comp="1191" pin="1"/><net_sink comp="1382" pin=1"/></net>

<net id="1389"><net_src comp="170" pin="0"/><net_sink comp="1382" pin=2"/></net>

<net id="1390"><net_src comp="1382" pin="3"/><net_sink comp="1197" pin=1"/></net>

<net id="1395"><net_src comp="1215" pin="1"/><net_sink comp="1391" pin=0"/></net>

<net id="1396"><net_src comp="1218" pin="1"/><net_sink comp="1391" pin=1"/></net>

<net id="1402"><net_src comp="1222" pin="1"/><net_sink comp="1397" pin=0"/></net>

<net id="1403"><net_src comp="1225" pin="1"/><net_sink comp="1397" pin=1"/></net>

<net id="1404"><net_src comp="196" pin="0"/><net_sink comp="1397" pin=2"/></net>

<net id="1405"><net_src comp="1397" pin="3"/><net_sink comp="1228" pin=1"/></net>

<net id="1411"><net_src comp="1242" pin="1"/><net_sink comp="1406" pin=0"/></net>

<net id="1412"><net_src comp="1245" pin="1"/><net_sink comp="1406" pin=1"/></net>

<net id="1413"><net_src comp="202" pin="0"/><net_sink comp="1406" pin=2"/></net>

<net id="1414"><net_src comp="1406" pin="3"/><net_sink comp="1248" pin=1"/></net>

<net id="1418"><net_src comp="330" pin="4"/><net_sink comp="1415" pin=0"/></net>

<net id="1419"><net_src comp="1415" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1420"><net_src comp="1415" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="1421"><net_src comp="1415" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1422"><net_src comp="1415" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="1426"><net_src comp="340" pin="4"/><net_sink comp="1423" pin=0"/></net>

<net id="1427"><net_src comp="1423" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="1428"><net_src comp="1423" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1429"><net_src comp="1423" pin="1"/><net_sink comp="847" pin=0"/></net>

<net id="1433"><net_src comp="372" pin="4"/><net_sink comp="1430" pin=0"/></net>

<net id="1434"><net_src comp="1430" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="1435"><net_src comp="1430" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="1436"><net_src comp="1430" pin="1"/><net_sink comp="908" pin=1"/></net>

<net id="1437"><net_src comp="1430" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1441"><net_src comp="396" pin="4"/><net_sink comp="1438" pin=0"/></net>

<net id="1442"><net_src comp="1438" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="1446"><net_src comp="407" pin="4"/><net_sink comp="1443" pin=0"/></net>

<net id="1447"><net_src comp="1443" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="1448"><net_src comp="1443" pin="1"/><net_sink comp="870" pin=0"/></net>

<net id="1452"><net_src comp="417" pin="4"/><net_sink comp="1449" pin=0"/></net>

<net id="1453"><net_src comp="1449" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1454"><net_src comp="1449" pin="1"/><net_sink comp="847" pin=1"/></net>

<net id="1455"><net_src comp="1449" pin="1"/><net_sink comp="889" pin=0"/></net>

<net id="1456"><net_src comp="1449" pin="1"/><net_sink comp="925" pin=1"/></net>

<net id="1460"><net_src comp="491" pin="4"/><net_sink comp="1457" pin=0"/></net>

<net id="1461"><net_src comp="1457" pin="1"/><net_sink comp="265" pin=1"/></net>

<net id="1465"><net_src comp="537" pin="4"/><net_sink comp="1462" pin=0"/></net>

<net id="1466"><net_src comp="1462" pin="1"/><net_sink comp="275" pin=1"/></net>

<net id="1470"><net_src comp="571" pin="4"/><net_sink comp="1467" pin=0"/></net>

<net id="1471"><net_src comp="1467" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="1475"><net_src comp="592" pin="4"/><net_sink comp="1472" pin=0"/></net>

<net id="1476"><net_src comp="1472" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="1480"><net_src comp="1258" pin="2"/><net_sink comp="1477" pin=0"/></net>

<net id="1481"><net_src comp="1477" pin="1"/><net_sink comp="1296" pin=0"/></net>

<net id="1485"><net_src comp="1264" pin="3"/><net_sink comp="1482" pin=0"/></net>

<net id="1486"><net_src comp="1482" pin="1"/><net_sink comp="1302" pin=1"/></net>

<net id="1490"><net_src comp="726" pin="1"/><net_sink comp="1487" pin=0"/></net>

<net id="1491"><net_src comp="1487" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="1495"><net_src comp="743" pin="4"/><net_sink comp="1492" pin=0"/></net>

<net id="1496"><net_src comp="1492" pin="1"/><net_sink comp="260" pin=1"/></net>

<net id="1500"><net_src comp="1272" pin="2"/><net_sink comp="1497" pin=0"/></net>

<net id="1501"><net_src comp="1497" pin="1"/><net_sink comp="1310" pin=0"/></net>

<net id="1505"><net_src comp="774" pin="4"/><net_sink comp="1502" pin=0"/></net>

<net id="1506"><net_src comp="1502" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="1510"><net_src comp="805" pin="4"/><net_sink comp="1507" pin=0"/></net>

<net id="1511"><net_src comp="1507" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="1515"><net_src comp="814" pin="4"/><net_sink comp="1512" pin=0"/></net>

<net id="1516"><net_src comp="1512" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="1520"><net_src comp="823" pin="4"/><net_sink comp="1517" pin=0"/></net>

<net id="1521"><net_src comp="1517" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="1525"><net_src comp="832" pin="4"/><net_sink comp="1522" pin=0"/></net>

<net id="1526"><net_src comp="1522" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="1530"><net_src comp="841" pin="2"/><net_sink comp="1527" pin=0"/></net>

<net id="1531"><net_src comp="1527" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="1535"><net_src comp="847" pin="2"/><net_sink comp="1532" pin=0"/></net>

<net id="1536"><net_src comp="1532" pin="1"/><net_sink comp="315" pin=1"/></net>

<net id="1540"><net_src comp="852" pin="2"/><net_sink comp="1537" pin=0"/></net>

<net id="1541"><net_src comp="1537" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="1545"><net_src comp="245" pin="2"/><net_sink comp="1542" pin=0"/></net>

<net id="1546"><net_src comp="1542" pin="1"/><net_sink comp="861" pin=0"/></net>

<net id="1550"><net_src comp="250" pin="2"/><net_sink comp="1547" pin=0"/></net>

<net id="1551"><net_src comp="1547" pin="1"/><net_sink comp="1177" pin=1"/></net>

<net id="1555"><net_src comp="255" pin="2"/><net_sink comp="1552" pin=0"/></net>

<net id="1556"><net_src comp="1552" pin="1"/><net_sink comp="1105" pin=0"/></net>

<net id="1560"><net_src comp="260" pin="2"/><net_sink comp="1557" pin=0"/></net>

<net id="1561"><net_src comp="1557" pin="1"/><net_sink comp="1114" pin=0"/></net>

<net id="1565"><net_src comp="1316" pin="3"/><net_sink comp="1562" pin=0"/></net>

<net id="1566"><net_src comp="1562" pin="1"/><net_sink comp="864" pin=0"/></net>

<net id="1570"><net_src comp="1324" pin="3"/><net_sink comp="1567" pin=0"/></net>

<net id="1571"><net_src comp="1567" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="1575"><net_src comp="265" pin="2"/><net_sink comp="1572" pin=0"/></net>

<net id="1576"><net_src comp="1572" pin="1"/><net_sink comp="1150" pin=1"/></net>

<net id="1580"><net_src comp="270" pin="2"/><net_sink comp="1577" pin=0"/></net>

<net id="1581"><net_src comp="1577" pin="1"/><net_sink comp="892" pin=0"/></net>

<net id="1585"><net_src comp="275" pin="2"/><net_sink comp="1582" pin=0"/></net>

<net id="1586"><net_src comp="1582" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="1590"><net_src comp="280" pin="2"/><net_sink comp="1587" pin=0"/></net>

<net id="1591"><net_src comp="1587" pin="1"/><net_sink comp="967" pin=1"/></net>

<net id="1592"><net_src comp="1587" pin="1"/><net_sink comp="1067" pin=0"/></net>

<net id="1593"><net_src comp="1587" pin="1"/><net_sink comp="1225" pin=0"/></net>

<net id="1597"><net_src comp="285" pin="2"/><net_sink comp="1594" pin=0"/></net>

<net id="1598"><net_src comp="1594" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="1602"><net_src comp="290" pin="2"/><net_sink comp="1599" pin=0"/></net>

<net id="1603"><net_src comp="1599" pin="1"/><net_sink comp="1133" pin=0"/></net>

<net id="1607"><net_src comp="1332" pin="2"/><net_sink comp="1604" pin=0"/></net>

<net id="1608"><net_src comp="1604" pin="1"/><net_sink comp="1145" pin=0"/></net>

<net id="1612"><net_src comp="883" pin="2"/><net_sink comp="1609" pin=0"/></net>

<net id="1613"><net_src comp="1609" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1617"><net_src comp="1338" pin="3"/><net_sink comp="1614" pin=0"/></net>

<net id="1618"><net_src comp="1614" pin="1"/><net_sink comp="1188" pin=0"/></net>

<net id="1622"><net_src comp="1008" pin="4"/><net_sink comp="1619" pin=0"/></net>

<net id="1623"><net_src comp="1619" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1627"><net_src comp="1052" pin="2"/><net_sink comp="1624" pin=0"/></net>

<net id="1628"><net_src comp="1624" pin="1"/><net_sink comp="1191" pin=0"/></net>

<net id="1632"><net_src comp="1099" pin="2"/><net_sink comp="1629" pin=0"/></net>

<net id="1633"><net_src comp="1629" pin="1"/><net_sink comp="1194" pin=0"/></net>

<net id="1637"><net_src comp="1366" pin="3"/><net_sink comp="1634" pin=0"/></net>

<net id="1638"><net_src comp="1634" pin="1"/><net_sink comp="1215" pin=0"/></net>

<net id="1642"><net_src comp="1136" pin="2"/><net_sink comp="1639" pin=0"/></net>

<net id="1643"><net_src comp="1639" pin="1"/><net_sink comp="1206" pin=0"/></net>

<net id="1647"><net_src comp="1167" pin="4"/><net_sink comp="1644" pin=0"/></net>

<net id="1648"><net_src comp="1644" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="1652"><net_src comp="1374" pin="3"/><net_sink comp="1649" pin=0"/></net>

<net id="1653"><net_src comp="1649" pin="1"/><net_sink comp="1222" pin=0"/></net>

<net id="1657"><net_src comp="1197" pin="4"/><net_sink comp="1654" pin=0"/></net>

<net id="1658"><net_src comp="1654" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1662"><net_src comp="1391" pin="2"/><net_sink comp="1659" pin=0"/></net>

<net id="1663"><net_src comp="1659" pin="1"/><net_sink comp="1242" pin=0"/></net>

<net id="1667"><net_src comp="325" pin="2"/><net_sink comp="1664" pin=0"/></net>

<net id="1668"><net_src comp="1664" pin="1"/><net_sink comp="1245" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y_0_V | {12 }
	Port: y_1_V | {12 }
	Port: y_2_V | {12 }
	Port: y_3_V | {12 }
	Port: y_4_V | {12 }
 - Input state : 
	Port: myproject : x_V | {1 }
  - Chain level:
	State 1
		sext_ln1118_2 : 1
		shl_ln : 1
		sext_ln1118_3 : 2
		r_V_20 : 3
		lhs_V_1 : 1
		ret_V_27 : 4
		trunc_ln : 5
		outsin_V : 6
		lhs_V_3 : 1
		shl_ln1118_2 : 1
		sext_ln1192_3 : 2
		sub_ln1192 : 3
		shl_ln1118_3 : 1
		shl_ln1118_4 : 1
		sext_ln1192_4 : 2
		sub_ln1192_1 : 3
		add_ln1192_4 : 4
		ret_V_30 : 5
		trunc_ln708_2 : 6
		sext_ln1118_6 : 1
		mul_ln1192_7 : 2
		add_ln1192_9 : 3
		rhs_V_1 : 1
		sub_ln1192_2 : 4
		ret_V_32 : 5
		trunc_ln708_4 : 6
		r_V_s : 1
		add_ln1192_7 : 2
		trunc_ln708_5 : 3
		outsin_V_5 : 4
		sext_ln1118_11 : 1
		ret_V_34 : 3
		trunc_ln708_7 : 4
		sext_ln700_3 : 1
		shl_ln1118_s : 1
		sext_ln1118_12 : 2
		shl_ln1118_1 : 1
		sext_ln1118_13 : 2
		sext_ln1118_14 : 2
		r_V_24 : 3
		shl_ln1118_5 : 1
		sext_ln1118_15 : 2
		r_V_25 : 3
		sext_ln703_3 : 4
		sext_ln703_4 : 4
		ret_V_35 : 5
		add_ln1192_14 : 6
		sext_ln1118_16 : 7
		mul_ln1118 : 8
		sext_ln1118_18 : 1
		mul_ln700_2 : 2
		mul_ln700_3 : 3
		mul_ln700_4 : 2
		shl_ln1 : 3
		add_ln700 : 4
		sext_ln1118_20 : 2
		r_V_30 : 3
		trunc_ln708_10 : 4
		sext_ln708 : 5
		outsin_V_22 : 6
		add_ln1192_30 : 2
		add_ln1192_27 : 3
		trunc_ln708_11 : 4
		outsin_V_13 : 5
		sext_ln1118_21 : 2
		r_V_33 : 3
		add_ln1192_29 : 4
		sext_ln1118_22 : 5
		mul_ln1118_4 : 6
		mul_ln1192_5 : 2
		ret_V_42 : 3
		trunc_ln708_13 : 4
	State 2
		mul_ln1192 : 1
		mul_ln1192_1 : 2
		ret_V_28 : 3
		trunc_ln708_1 : 4
		trunc_ln708_8 : 1
		rhs_V_5 : 1
		ret_V_37 : 2
		trunc_ln708_s : 3
		trunc_ln708_12 : 1
	State 3
		outsin_V_9 : 1
		outsin_V_21 : 1
	State 4
		outsin_V_16 : 1
	State 5
	State 6
	State 7
	State 8
	State 9
		ret_V : 1
		sext_ln1118 : 2
		mul_ln703 : 3
		ret_V_1 : 4
		r_V_21 : 1
		ret_V_3 : 2
	State 10
		mul_ln700 : 1
		sext_ln1192_2 : 1
		ret_V_29 : 2
		add_ln1192 : 3
		ret_V_8 : 1
		ret_V_10 : 1
		sext_ln1116 : 2
		sext_ln1118_7 : 2
		r_V_3 : 3
		sext_ln1118_10 : 1
		r_V_23 : 2
		ret_V_13 : 1
		sext_ln1192_7 : 1
		sext_ln1192_8 : 2
		mul_ln1192_3 : 3
		lhs_V_4 : 3
		sext_ln1192_9 : 4
		sub_ln1192_3 : 5
		sext_ln1192_10 : 1
		add_ln1192_16 : 6
		sext_ln1192_11 : 1
		add_ln1192_17 : 7
		rhs_V_4 : 1
		sext_ln1192_12 : 2
		add_ln1192_18 : 8
		ret_V_36 : 9
		trunc_ln708_9 : 10
		r_V_27 : 1
		sext_ln1118_17 : 2
		r_V_28 : 1
		sext_ln1118_19 : 2
		add_ln1192_22 : 3
		sext_ln1192_13 : 4
		add_ln1192_20 : 5
		ret_V_38 : 1
		r_V_29 : 1
		lhs_V_6 : 2
		sext_ln728_1 : 3
		rhs_V_7 : 2
		ret_V_39 : 4
		rhs_V_8 : 1
		sext_ln728_2 : 2
		ret_V_40 : 5
		ret_V_20 : 6
		r_V_31 : 1
		r_V_32 : 1
		lhs_V_7 : 2
		sext_ln728_3 : 3
		ret_V_22 : 4
		lhs_V_8 : 1
		ret_V_43 : 2
	State 11
		mul_ln700_1 : 1
		sext_ln728 : 1
		ret_V_31 : 2
		trunc_ln708_3 : 3
		sext_ln1118_8 : 1
		add_ln1192_8 : 2
		sext_ln1118_9 : 3
		r_V_4 : 4
		mul_ln1192_4 : 1
		ret_V_41 : 2
		trunc_ln708_6 : 3
		ret_V_25 : 1
		sext_ln1118_24 : 2
		r_V_19 : 3
	State 12
		mul_ln1192_2 : 1
		ret_V_33 : 2
		tmp : 3
		sext_ln708_1 : 4
		write_ln51 : 5
		mul_ln1192_6 : 1
		ret_V_44 : 2
		trunc_ln708_14 : 3
		write_ln54 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|
|          | grp_generic_sincos_10_6_s_fu_245 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_250 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_255 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_260 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_265 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_270 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_275 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_280 |    2    |   149   |   1459  |
|   call   | grp_generic_sincos_10_6_s_fu_285 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_290 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_295 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_300 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_305 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_310 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_315 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_320 |    2    |   149   |   1459  |
|          | grp_generic_sincos_10_6_s_fu_325 |    2    |   149   |   1459  |
|----------|----------------------------------|---------|---------|---------|
|          |           r_V_20_fu_366          |    0    |    0    |    17   |
|          |        add_ln1192_4_fu_479       |    0    |    0    |    17   |
|          |          ret_V_30_fu_485         |    0    |    0    |    17   |
|          |        add_ln1192_9_fu_511       |    0    |    0    |    21   |
|          |          ret_V_32_fu_531         |    0    |    0    |    17   |
|          |        add_ln1192_7_fu_565       |    0    |    0    |    21   |
|          |          ret_V_34_fu_586         |    0    |    0    |    21   |
|          |           r_V_24_fu_634          |    0    |    0    |    20   |
|          |           r_V_25_fu_652          |    0    |    0    |    20   |
|          |       add_ln1192_14_fu_672       |    0    |    0    |    17   |
|          |       add_ln1192_30_fu_731       |    0    |    0    |    17   |
|          |       add_ln1192_27_fu_737       |    0    |    0    |    17   |
|          |       add_ln1192_29_fu_764       |    0    |    0    |    17   |
|    add   |         add_ln703_fu_841         |    0    |    0    |    17   |
|          |        add_ln703_1_fu_847        |    0    |    0    |    17   |
|          |        add_ln703_2_fu_852        |    0    |    0    |    17   |
|          |         add_ln1192_fu_883        |    0    |    0    |    17   |
|          |          ret_V_8_fu_895          |    0    |    0    |    15   |
|          |       add_ln1192_16_fu_962       |    0    |    0    |    17   |
|          |       add_ln1192_17_fu_978       |    0    |    0    |    17   |
|          |       add_ln1192_18_fu_996       |    0    |    0    |    17   |
|          |         ret_V_36_fu_1002         |    0    |    0    |    17   |
|          |       add_ln1192_22_fu_1042      |    0    |    0    |    15   |
|          |       add_ln1192_20_fu_1052      |    0    |    0    |    15   |
|          |         ret_V_38_fu_1061         |    0    |    0    |    17   |
|          |         ret_V_40_fu_1094         |    0    |    0    |    17   |
|          |         ret_V_20_fu_1099         |    0    |    0    |    17   |
|          |         ret_V_25_fu_1209         |    0    |    0    |    15   |
|----------|----------------------------------|---------|---------|---------|
|          |        mul_ln1192_7_fu_505       |    0    |    0    |    62   |
|          |        mul_ln700_2_fu_686        |    0    |    0    |    62   |
|          |        mul_ln700_4_fu_692        |    0    |    0    |    62   |
|          |         mul_ln1192_fu_792        |    0    |    0    |    62   |
|          |        mul_ln700_1_fu_1145       |    1    |    0    |    30   |
|    mul   |        mul_ln1118_fu_1258        |    1    |    0    |    0    |
|          |       mul_ln1118_4_fu_1272       |    1    |    0    |    0    |
|          |          r_V_26_fu_1296          |    1    |    0    |    0    |
|          |          r_V_34_fu_1310          |    1    |    0    |    0    |
|          |         mul_ln700_fu_1332        |    1    |    0    |    0    |
|          |          r_V_19_fu_1391          |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          ret_V_27_fu_390         |    0    |    0    |    17   |
|          |         sub_ln1192_fu_447        |    0    |    0    |    21   |
|          |        sub_ln1192_1_fu_473       |    0    |    0    |    21   |
|          |        sub_ln1192_2_fu_525       |    0    |    0    |    17   |
|          |          ret_V_35_fu_666         |    0    |    0    |    17   |
|    sub   |           r_V_30_fu_710          |    0    |    0    |    19   |
|          |           r_V_33_fu_758          |    0    |    0    |    17   |
|          |          ret_V_29_fu_877         |    0    |    0    |    17   |
|          |           r_V_23_fu_919          |    0    |    0    |    19   |
|          |          r_V_31_fu_1108          |    0    |    0    |    15   |
|          |         ret_V_43_fu_1136         |    0    |    0    |    15   |
|          |         ret_V_31_fu_1161         |    0    |    0    |    37   |
|----------|----------------------------------|---------|---------|---------|
|          |            grp_fu_1264           |    1    |    0    |    0    |
|          |            grp_fu_1278           |    1    |    0    |    0    |
|          |            grp_fu_1287           |    1    |    0    |    0    |
|          |            grp_fu_1302           |    1    |    0    |    0    |
|  muladd  |            grp_fu_1324           |    1    |    0    |    0    |
|          |            grp_fu_1357           |    1    |    0    |    0    |
|          |            grp_fu_1366           |    1    |    0    |    0    |
|          |            grp_fu_1382           |    1    |    0    |    0    |
|          |            grp_fu_1397           |    1    |    0    |    0    |
|          |            grp_fu_1406           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
| addmulsub|            grp_fu_1316           |    1    |    0    |    0    |
|          |            grp_fu_1346           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|  addmul  |            grp_fu_1338           |    1    |    0    |    0    |
|          |            grp_fu_1374           |    1    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   read   |       x_V_read_read_fu_204       |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |      write_ln50_write_fu_210     |    0    |    0    |    0    |
|          |      write_ln51_write_fu_217     |    0    |    0    |    0    |
|   write  |      write_ln52_write_fu_224     |    0    |    0    |    0    |
|          |      write_ln53_write_fu_231     |    0    |    0    |    0    |
|          |      write_ln54_write_fu_238     |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |          p_Val2_s_fu_330         |    0    |    0    |    0    |
|          |         p_Val2_14_fu_340         |    0    |    0    |    0    |
|          |          p_Val2_1_fu_372         |    0    |    0    |    0    |
|          |          trunc_ln_fu_396         |    0    |    0    |    0    |
|          |          p_Val2_5_fu_407         |    0    |    0    |    0    |
|          |          p_Val2_6_fu_417         |    0    |    0    |    0    |
|          |       trunc_ln708_2_fu_491       |    0    |    0    |    0    |
|          |       trunc_ln708_4_fu_537       |    0    |    0    |    0    |
|          |           tmp_8_fu_547           |    0    |    0    |    0    |
|          |       trunc_ln708_5_fu_571       |    0    |    0    |    0    |
|          |       trunc_ln708_7_fu_592       |    0    |    0    |    0    |
|partselect|       trunc_ln708_10_fu_716      |    0    |    0    |    0    |
|          |       trunc_ln708_11_fu_743      |    0    |    0    |    0    |
|          |       trunc_ln708_13_fu_774      |    0    |    0    |    0    |
|          |       trunc_ln708_1_fu_805       |    0    |    0    |    0    |
|          |       trunc_ln708_8_fu_814       |    0    |    0    |    0    |
|          |       trunc_ln708_s_fu_823       |    0    |    0    |    0    |
|          |       trunc_ln708_12_fu_832      |    0    |    0    |    0    |
|          |       trunc_ln708_9_fu_1008      |    0    |    0    |    0    |
|          |       trunc_ln708_3_fu_1167      |    0    |    0    |    0    |
|          |       trunc_ln708_6_fu_1197      |    0    |    0    |    0    |
|          |            tmp_fu_1228           |    0    |    0    |    0    |
|          |      trunc_ln708_14_fu_1248      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |       sext_ln1118_2_fu_350       |    0    |    0    |    0    |
|          |       sext_ln1118_3_fu_362       |    0    |    0    |    0    |
|          |       sext_ln1192_3_fu_443       |    0    |    0    |    0    |
|          |       sext_ln1192_4_fu_469       |    0    |    0    |    0    |
|          |       sext_ln1118_6_fu_501       |    0    |    0    |    0    |
|          |       sext_ln1118_11_fu_582      |    0    |    0    |    0    |
|          |        sext_ln700_3_fu_602       |    0    |    0    |    0    |
|          |       sext_ln1118_12_fu_614      |    0    |    0    |    0    |
|          |       sext_ln1118_13_fu_626      |    0    |    0    |    0    |
|          |       sext_ln1118_14_fu_630      |    0    |    0    |    0    |
|          |       sext_ln1118_15_fu_648      |    0    |    0    |    0    |
|          |        sext_ln703_3_fu_658       |    0    |    0    |    0    |
|          |        sext_ln703_4_fu_662       |    0    |    0    |    0    |
|          |       sext_ln1118_16_fu_678      |    0    |    0    |    0    |
|          |       sext_ln1118_18_fu_682      |    0    |    0    |    0    |
|          |       sext_ln1118_20_fu_706      |    0    |    0    |    0    |
|          |         sext_ln708_fu_726        |    0    |    0    |    0    |
|          |       sext_ln1118_21_fu_754      |    0    |    0    |    0    |
|          |       sext_ln1118_22_fu_770      |    0    |    0    |    0    |
|          |       sext_ln1118_1_fu_783       |    0    |    0    |    0    |
|          |       sext_ln1118_4_fu_786       |    0    |    0    |    0    |
|          |        sext_ln1192_fu_789        |    0    |    0    |    0    |
|          |           lhs_V_fu_858           |    0    |    0    |    0    |
|          |            r_V_fu_861            |    0    |    0    |    0    |
|          |         sext_ln700_fu_864        |    0    |    0    |    0    |
|          |        sext_ln700_1_fu_867       |    0    |    0    |    0    |
|          |       sext_ln1192_1_fu_870       |    0    |    0    |    0    |
|          |       sext_ln1192_2_fu_873       |    0    |    0    |    0    |
|          |          rhs_V_6_fu_889          |    0    |    0    |    0    |
|          |         sext_ln703_fu_892        |    0    |    0    |    0    |
|          |        sext_ln703_1_fu_901       |    0    |    0    |    0    |
|          |        sext_ln1116_fu_904        |    0    |    0    |    0    |
|   sext   |       sext_ln1118_10_fu_915      |    0    |    0    |    0    |
|          |        sext_ln703_2_fu_932       |    0    |    0    |    0    |
|          |       sext_ln1192_7_fu_935       |    0    |    0    |    0    |
|          |       sext_ln1192_9_fu_947       |    0    |    0    |    0    |
|          |       sext_ln1192_10_fu_958      |    0    |    0    |    0    |
|          |       sext_ln1192_11_fu_974      |    0    |    0    |    0    |
|          |       sext_ln1192_12_fu_992      |    0    |    0    |    0    |
|          |      sext_ln1118_17_fu_1026      |    0    |    0    |    0    |
|          |      sext_ln1118_19_fu_1038      |    0    |    0    |    0    |
|          |      sext_ln1192_13_fu_1048      |    0    |    0    |    0    |
|          |          lhs_V_5_fu_1058         |    0    |    0    |    0    |
|          |          r_V_10_fu_1067          |    0    |    0    |    0    |
|          |       sext_ln728_1_fu_1078       |    0    |    0    |    0    |
|          |       sext_ln728_2_fu_1090       |    0    |    0    |    0    |
|          |          r_V_13_fu_1105          |    0    |    0    |    0    |
|          |          r_V_15_fu_1114          |    0    |    0    |    0    |
|          |       sext_ln728_3_fu_1125       |    0    |    0    |    0    |
|          |          lhs_V_8_fu_1129         |    0    |    0    |    0    |
|          |          rhs_V_9_fu_1133         |    0    |    0    |    0    |
|          |       sext_ln700_2_fu_1142       |    0    |    0    |    0    |
|          |        sext_ln728_fu_1157        |    0    |    0    |    0    |
|          |       sext_ln1118_8_fu_1184      |    0    |    0    |    0    |
|          |       sext_ln1116_1_fu_1188      |    0    |    0    |    0    |
|          |      sext_ln1192_14_fu_1191      |    0    |    0    |    0    |
|          |      sext_ln1192_15_fu_1194      |    0    |    0    |    0    |
|          |       sext_ln703_11_fu_1206      |    0    |    0    |    0    |
|          |      sext_ln1118_23_fu_1215      |    0    |    0    |    0    |
|          |      sext_ln1118_24_fu_1218      |    0    |    0    |    0    |
|          |       sext_ln1192_5_fu_1222      |    0    |    0    |    0    |
|          |       sext_ln1192_6_fu_1225      |    0    |    0    |    0    |
|          |       sext_ln708_1_fu_1237       |    0    |    0    |    0    |
|          |      sext_ln1192_16_fu_1242      |    0    |    0    |    0    |
|          |      sext_ln1192_17_fu_1245      |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|          |           shl_ln_fu_354          |    0    |    0    |    0    |
|          |          lhs_V_1_fu_382          |    0    |    0    |    0    |
|          |          lhs_V_3_fu_427          |    0    |    0    |    0    |
|          |        shl_ln1118_2_fu_435       |    0    |    0    |    0    |
|          |        shl_ln1118_3_fu_453       |    0    |    0    |    0    |
|          |        shl_ln1118_4_fu_461       |    0    |    0    |    0    |
|          |          rhs_V_1_fu_517          |    0    |    0    |    0    |
|          |           r_V_s_fu_557           |    0    |    0    |    0    |
|          |        shl_ln1118_s_fu_606       |    0    |    0    |    0    |
|          |        shl_ln1118_1_fu_618       |    0    |    0    |    0    |
|          |        shl_ln1118_5_fu_640       |    0    |    0    |    0    |
|          |          shl_ln1_fu_698          |    0    |    0    |    0    |
|bitconcatenate|          lhs_V_2_fu_798          |    0    |    0    |    0    |
|          |        shl_ln1118_7_fu_908       |    0    |    0    |    0    |
|          |           r_V_6_fu_925           |    0    |    0    |    0    |
|          |          lhs_V_4_fu_939          |    0    |    0    |    0    |
|          |          rhs_V_2_fu_951          |    0    |    0    |    0    |
|          |          rhs_V_3_fu_967          |    0    |    0    |    0    |
|          |          rhs_V_4_fu_984          |    0    |    0    |    0    |
|          |          r_V_27_fu_1018          |    0    |    0    |    0    |
|          |          r_V_28_fu_1030          |    0    |    0    |    0    |
|          |          lhs_V_6_fu_1070         |    0    |    0    |    0    |
|          |          rhs_V_8_fu_1082         |    0    |    0    |    0    |
|          |          lhs_V_7_fu_1117         |    0    |    0    |    0    |
|          |           rhs_V_fu_1150          |    0    |    0    |    0    |
|          |          r_V_22_fu_1177          |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|
|   Total  |                                  |    55   |   2533  |  25799  |
|----------|----------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| add_ln1192_20_reg_1624|    9   |
|  add_ln1192_reg_1609  |   11   |
|   add_ln700_reg_1482  |   18   |
|  add_ln703_1_reg_1532 |   10   |
|  add_ln703_2_reg_1537 |   10   |
|   add_ln703_reg_1527  |   10   |
| mul_ln1118_4_reg_1497 |   26   |
|  mul_ln1118_reg_1477  |   26   |
|   mul_ln700_reg_1604  |   30   |
|  outsin_V_13_reg_1557 |    6   |
|  outsin_V_16_reg_1664 |    6   |
|  outsin_V_18_reg_1572 |    6   |
|  outsin_V_19_reg_1577 |    6   |
|  outsin_V_20_reg_1582 |    6   |
|  outsin_V_22_reg_1552 |    6   |
|  outsin_V_24_reg_1599 |    6   |
|  outsin_V_5_reg_1547  |    6   |
|  outsin_V_6_reg_1587  |    6   |
|  outsin_V_7_reg_1594  |    6   |
|   outsin_V_reg_1542   |    6   |
|   p_Val2_14_reg_1423  |   10   |
|   p_Val2_1_reg_1430   |   10   |
|   p_Val2_5_reg_1443   |   10   |
|   p_Val2_6_reg_1449   |   10   |
|   p_Val2_s_reg_1415   |   10   |
|    r_V_19_reg_1659    |   20   |
|     r_V_3_reg_1614    |   14   |
|     r_V_4_reg_1649    |   23   |
|    ret_V_1_reg_1562   |   20   |
|   ret_V_20_reg_1629   |   16   |
|   ret_V_22_reg_1634   |   12   |
|    ret_V_3_reg_1567   |   12   |
|   ret_V_43_reg_1639   |    7   |
|  sext_ln708_reg_1487  |   10   |
|trunc_ln708_11_reg_1492|   10   |
|trunc_ln708_12_reg_1522|   10   |
|trunc_ln708_13_reg_1502|   10   |
| trunc_ln708_1_reg_1507|   10   |
| trunc_ln708_2_reg_1457|   10   |
| trunc_ln708_3_reg_1644|   10   |
| trunc_ln708_4_reg_1462|   10   |
| trunc_ln708_5_reg_1467|   10   |
| trunc_ln708_6_reg_1654|   10   |
| trunc_ln708_7_reg_1472|   10   |
| trunc_ln708_8_reg_1512|   10   |
| trunc_ln708_9_reg_1619|   10   |
| trunc_ln708_s_reg_1517|   10   |
|   trunc_ln_reg_1438   |   10   |
+-----------------------+--------+
|         Total         |   540  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------|------|------|------|--------||---------||---------|
|               Comp               |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------|------|------|------|--------||---------||---------|
| grp_generic_sincos_10_6_s_fu_245 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_250 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_255 |  p1  |   2  |   9  |   18   ||    9    |
| grp_generic_sincos_10_6_s_fu_260 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_305 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_315 |  p1  |   2  |  10  |   20   ||    9    |
| grp_generic_sincos_10_6_s_fu_325 |  p1  |   2  |  10  |   20   ||    9    |
|            grp_fu_1302           |  p1  |   2  |  18  |   36   ||    9    |
|----------------------------------|------|------|------|--------||---------||---------|
|               Total              |      |      |      |   174  ||  4.824  ||    72   |
|----------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   55   |    -   |  2533  |  25799 |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   72   |
|  Register |    -   |    -   |   540  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   55   |    4   |  3073  |  25871 |
+-----------+--------+--------+--------+--------+
