# Compile of dff_n.vhd was successful.
# Compile of srrc_fir.vhd was successful.
# Compile of srrc_fir_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.srrc_fir_tb
# vsim -gui work.srrc_fir_tb 
# Start time: 11:04:44 on Mar 21,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.srrc_fir_tb(testbench)
# Loading ieee.numeric_std(body)
# Loading work.srrc_fir(srrc_fir_beh)
# Loading work.dff_n(dff_n_beh)
add wave -position insertpoint  \
sim:/srrc_fir_tb/clk_tb \
sim:/srrc_fir_tb/rst_tb \
sim:/srrc_fir_tb/x_tb \
sim:/srrc_fir_tb/y_tb \
sim:/srrc_fir_tb/stop_simulation
run -all
add list \
sim:/srrc_fir_tb/x_tb 
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/simulation_input_saturation.lst}
add list  \
sim:/srrc_fir_tb/y_tb
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/simulation_output_saturation.lst}
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/simulation_output_saturation.lst}
add list  \
sim:/srrc_fir_tb/x_tb
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/simulation_input_saturation.lst}
# Compile of dff_n.vhd was successful.
# Compile of srrc_fir.vhd was successful.
# Compile of srrc_fir_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.srrc_fir_tb(testbench)
# Loading work.srrc_fir(srrc_fir_beh)
# Loading work.dff_n(dff_n_beh)
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
add list  \
sim:/srrc_fir_tb/y_tb
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/simulation_output.lst}
# Compile of dff_n.vhd was successful.
# Compile of srrc_fir.vhd was successful.
# Compile of srrc_fir_tb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.srrc_fir_tb(testbench)
# Loading work.srrc_fir(srrc_fir_beh)
# Loading work.dff_n(dff_n_beh)
run -all
# GetModuleFileName: Impossibile trovare il modulo specificato.
# 
# 
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/simulation_output_saturation2.lst}
write list -window .main_pane.list -events {C:/Users/matte/Desktop/MAGISTRALE/I Anno/Electronic and Communication Systems/Electronic/Progetto/GitHub/SRRC_FIR_filter/pythonUtilities/hw_sim_results/hw_simulation_output_saturation2.lst}
