

================================================================
== Vivado HLS Report for 'conv2d_3x3_4chan_rev'
================================================================
* Date:           Mon Dec  2 23:35:44 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        final
* Solution:       finished
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.950|        0.63|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------------------------------------------+
    |   Latency   |   Interval  |                   Pipeline                  |
    |  min |  max |  min |  max |                     Type                    |
    +------+------+------+------+---------------------------------------------+
    |  2054|  2055|  2048|  2048| loop rewind(delay=1 initiation interval(s)) |
    +------+------+------+------+---------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- L1_L2   |  2054|  2054|         9|          2|          1|  1024|    yes   |
        +----------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 2, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.87>
ST_1 : Operation 11 [1/1] (0.87ns)   --->   "br label %.reset"   --->   Operation 11 'br' <Predicate = true> <Delay = 0.87>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%tmp_22 = phi i1 [ false, %0 ], [ %tmp_s, %._crit_edge.0170 ], [ false, %1 ]" [../src/CNN_final.cpp:197]   --->   Operation 12 'phi' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%x = phi i32 [ 0, %0 ], [ %p_x_1_8, %._crit_edge.0170 ], [ 0, %1 ]" [../src/CNN_final.cpp:210]   --->   Operation 13 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i = phi i9 [ 0, %0 ], [ %i_5, %._crit_edge.0170 ], [ 0, %1 ]"   --->   Operation 14 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%k = phi i3 [ 0, %0 ], [ %k_mid2, %._crit_edge.0170 ], [ 0, %1 ]" [../src/CNN_final.cpp:197]   --->   Operation 15 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.93ns)   --->   "%k_2 = add i3 1, %k" [../src/CNN_final.cpp:192]   --->   Operation 16 'add' 'k_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.37ns)   --->   "%i_mid2 = select i1 %tmp_22, i9 0, i9 %i" [../src/CNN_final.cpp:197]   --->   Operation 17 'select' 'i_mid2' <Predicate = true> <Delay = 0.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.49ns)   --->   "%x_mid2 = select i1 %tmp_22, i32 0, i32 %x" [../src/CNN_final.cpp:197]   --->   Operation 18 'select' 'x_mid2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.51ns)   --->   "%k_mid2 = select i1 %tmp_22, i3 %k_2, i3 %k" [../src/CNN_final.cpp:197]   --->   Operation 19 'select' 'k_mid2' <Predicate = true> <Delay = 0.51> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_19 = zext i3 %k_mid2 to i64" [../src/CNN_final.cpp:204]   --->   Operation 20 'zext' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_20 = zext i9 %i_mid2 to i64" [../src/CNN_final.cpp:204]   --->   Operation 21 'zext' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_20_cast = zext i9 %i_mid2 to i10" [../src/CNN_final.cpp:197]   --->   Operation 22 'zext' 'tmp_20_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%in_image_0_V_addr = getelementptr [588 x i25]* %in_image_0_V, i64 0, i64 %tmp_20" [../src/CNN_final.cpp:204]   --->   Operation 23 'getelementptr' 'in_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.35ns)   --->   "%tmp_5 = add i10 196, %tmp_20_cast" [../src/CNN_final.cpp:197]   --->   Operation 24 'add' 'tmp_5' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %tmp_5 to i64" [../src/CNN_final.cpp:197]   --->   Operation 25 'zext' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_2 = getelementptr [588 x i25]* %in_image_0_V, i64 0, i64 %tmp_5_cast" [../src/CNN_final.cpp:197]   --->   Operation 26 'getelementptr' 'in_image_0_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.35ns)   --->   "%tmp_6 = add i10 392, %tmp_20_cast" [../src/CNN_final.cpp:197]   --->   Operation 27 'add' 'tmp_6' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i10 %tmp_6 to i64" [../src/CNN_final.cpp:197]   --->   Operation 28 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_2 = getelementptr [588 x i25]* %in_image_1_V, i64 0, i64 %tmp_5_cast" [../src/CNN_final.cpp:197]   --->   Operation 29 'getelementptr' 'in_image_1_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%in_image_1_V_addr_3 = getelementptr [588 x i25]* %in_image_1_V, i64 0, i64 %tmp_6_cast" [../src/CNN_final.cpp:197]   --->   Operation 30 'getelementptr' 'in_image_1_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%in_image_2_V_addr = getelementptr [588 x i25]* %in_image_2_V, i64 0, i64 %tmp_20" [../src/CNN_final.cpp:204]   --->   Operation 31 'getelementptr' 'in_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%in_image_2_V_addr_2 = getelementptr [588 x i25]* %in_image_2_V, i64 0, i64 %tmp_5_cast" [../src/CNN_final.cpp:197]   --->   Operation 32 'getelementptr' 'in_image_2_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_0_V_addr = getelementptr [4 x i18]* %kernel_0_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 33 'getelementptr' 'kernel_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [2/2] (1.14ns)   --->   "%kernel_0_V_load = load i18* %kernel_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 34 'load' 'kernel_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 35 [2/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 35 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 36 [2/2] (2.26ns)   --->   "%in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 36 'load' 'in_image_0_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_4_V_addr = getelementptr [4 x i18]* %kernel_4_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 37 'getelementptr' 'kernel_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [2/2] (1.14ns)   --->   "%kernel_4_V_load = load i18* %kernel_4_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 38 'load' 'kernel_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 39 [2/2] (2.26ns)   --->   "%in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 39 'load' 'in_image_1_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kernel_5_V_addr = getelementptr [4 x i18]* %kernel_5_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 40 'getelementptr' 'kernel_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.14ns)   --->   "%kernel_5_V_load = load i18* %kernel_5_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 41 'load' 'kernel_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 42 [2/2] (2.26ns)   --->   "%in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 42 'load' 'in_image_1_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_6_V_addr = getelementptr [4 x i18]* %kernel_6_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 43 'getelementptr' 'kernel_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.14ns)   --->   "%kernel_6_V_load = load i18* %kernel_6_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 44 'load' 'kernel_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 45 [2/2] (2.26ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 45 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%kernel_7_V_addr = getelementptr [4 x i18]* %kernel_7_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 46 'getelementptr' 'kernel_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (1.14ns)   --->   "%kernel_7_V_load = load i18* %kernel_7_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 47 'load' 'kernel_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 48 [2/2] (2.26ns)   --->   "%in_image_2_V_load_2 = load i25* %in_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 48 'load' 'in_image_2_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i3 %k_mid2 to i2" [../src/CNN_final.cpp:197]   --->   Operation 49 'trunc' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i32 %x_mid2 to i4" [../src/CNN_final.cpp:197]   --->   Operation 50 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.88ns)   --->   "switch i4 %tmp_10, label %branch13 [
    i4 0, label %branch0
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
    i4 -7, label %branch9
    i4 -6, label %branch10
    i4 -5, label %branch11
    i4 -4, label %branch12
  ]" [../src/CNN_final.cpp:208]   --->   Operation 51 'switch' <Predicate = true> <Delay = 0.88>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 52 'br' <Predicate = (tmp_10 == 12)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 53 'br' <Predicate = (tmp_10 == 11)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 54 'br' <Predicate = (tmp_10 == 10)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 55 'br' <Predicate = (tmp_10 == 9)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 56 'br' <Predicate = (tmp_10 == 8)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 57 'br' <Predicate = (tmp_10 == 7)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 58 'br' <Predicate = (tmp_10 == 6)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 59 'br' <Predicate = (tmp_10 == 5)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 60 'br' <Predicate = (tmp_10 == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 61 'br' <Predicate = (tmp_10 == 3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 62 'br' <Predicate = (tmp_10 == 2)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 63 'br' <Predicate = (tmp_10 == 1)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 64 'br' <Predicate = (tmp_10 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "br label %._crit_edge.0170" [../src/CNN_final.cpp:208]   --->   Operation 65 'br' <Predicate = (tmp_10 == 13) | (tmp_10 == 14) | (tmp_10 == 15)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.78>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%y = phi i32 [ 0, %0 ], [ %p_8, %._crit_edge.0170 ], [ 0, %1 ]" [../src/CNN_final.cpp:210]   --->   Operation 66 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %0 ], [ %indvar_flatten_next, %._crit_edge.0170 ], [ 0, %1 ]"   --->   Operation 67 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.49ns)   --->   "%y_mid2 = select i1 %tmp_22, i32 0, i32 %y" [../src/CNN_final.cpp:197]   --->   Operation 68 'select' 'y_mid2' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_18 = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str939)" [../src/CNN_final.cpp:198]   --->   Operation 69 'specregionbegin' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%in_image_0_V_addr_3 = getelementptr [588 x i25]* %in_image_0_V, i64 0, i64 %tmp_6_cast" [../src/CNN_final.cpp:197]   --->   Operation 70 'getelementptr' 'in_image_0_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%in_image_1_V_addr = getelementptr [588 x i25]* %in_image_1_V, i64 0, i64 %tmp_20" [../src/CNN_final.cpp:204]   --->   Operation 71 'getelementptr' 'in_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%in_image_2_V_addr_3 = getelementptr [588 x i25]* %in_image_2_V, i64 0, i64 %tmp_6_cast" [../src/CNN_final.cpp:197]   --->   Operation 72 'getelementptr' 'in_image_2_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/2] (1.14ns)   --->   "%kernel_0_V_load = load i18* %kernel_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 73 'load' 'kernel_0_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 74 [1/2] (2.26ns)   --->   "%in_image_0_V_load = load i25* %in_image_0_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 74 'load' 'in_image_0_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%kernel_1_V_addr = getelementptr [4 x i18]* %kernel_1_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 75 'getelementptr' 'kernel_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [2/2] (1.14ns)   --->   "%kernel_1_V_load = load i18* %kernel_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 76 'load' 'kernel_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 77 [1/2] (2.26ns)   --->   "%in_image_0_V_load_2 = load i25* %in_image_0_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 77 'load' 'in_image_0_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%kernel_2_V_addr = getelementptr [4 x i18]* %kernel_2_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 78 'getelementptr' 'kernel_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (1.14ns)   --->   "%kernel_2_V_load = load i18* %kernel_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 79 'load' 'kernel_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 80 'load' 'in_image_0_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%kernel_3_V_addr = getelementptr [4 x i18]* %kernel_3_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 81 'getelementptr' 'kernel_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (1.14ns)   --->   "%kernel_3_V_load = load i18* %kernel_3_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 82 'load' 'kernel_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 83 [2/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 83 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 84 [1/2] (1.14ns)   --->   "%kernel_4_V_load = load i18* %kernel_4_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 84 'load' 'kernel_4_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 85 [1/2] (2.26ns)   --->   "%in_image_1_V_load_2 = load i25* %in_image_1_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 85 'load' 'in_image_1_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 86 [1/2] (1.14ns)   --->   "%kernel_5_V_load = load i18* %kernel_5_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 86 'load' 'kernel_5_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 87 [1/2] (2.26ns)   --->   "%in_image_1_V_load_3 = load i25* %in_image_1_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 87 'load' 'in_image_1_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 88 [1/2] (1.14ns)   --->   "%kernel_6_V_load = load i18* %kernel_6_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 88 'load' 'kernel_6_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 89 [1/2] (2.26ns)   --->   "%in_image_2_V_load = load i25* %in_image_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 89 'load' 'in_image_2_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 90 [1/2] (1.14ns)   --->   "%kernel_7_V_load = load i18* %kernel_7_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 90 'load' 'kernel_7_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 91 [1/2] (2.26ns)   --->   "%in_image_2_V_load_2 = load i25* %in_image_2_V_addr_2, align 4" [../src/CNN_final.cpp:204]   --->   Operation 91 'load' 'in_image_2_V_load_2' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%kernel_8_V_addr = getelementptr [4 x i18]* %kernel_8_V, i64 0, i64 %tmp_19" [../src/CNN_final.cpp:204]   --->   Operation 92 'getelementptr' 'kernel_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [2/2] (1.14ns)   --->   "%kernel_8_V_load = load i18* %kernel_8_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 93 'load' 'kernel_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 94 [2/2] (2.26ns)   --->   "%in_image_2_V_load_3 = load i25* %in_image_2_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 94 'load' 'in_image_2_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i32 %y_mid2 to i7" [../src/CNN_final.cpp:208]   --->   Operation 95 'trunc' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%bias_0_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_0_V)"   --->   Operation 96 'read' 'bias_0_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%bias_1_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_1_V)"   --->   Operation 97 'read' 'bias_1_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%bias_2_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_2_V)"   --->   Operation 98 'read' 'bias_2_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%bias_3_V_read = call i48 @_ssdm_op_Read.ap_auto.i48P(i48* %bias_3_V)"   --->   Operation 99 'read' 'bias_3_V_read' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.88ns)   --->   "%tmp_12 = call i48 @_ssdm_op_Mux.ap_auto.4i48.i2(i48 %bias_0_V_read, i48 %bias_1_V_read, i48 %bias_2_V_read, i48 %bias_3_V_read, i2 %tmp_9)" [../src/CNN_final.cpp:197]   --->   Operation 100 'mux' 'tmp_12' <Predicate = true> <Delay = 0.88> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.35ns)   --->   "%indvar_flatten_next = add i10 1, %indvar_flatten"   --->   Operation 101 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (1.51ns)   --->   "%y_4_8 = add i32 %y_mid2, 1" [../src/CNN_final.cpp:209]   --->   Operation 102 'add' 'y_4_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [1/1] (1.28ns)   --->   "%tmp_79_8 = icmp eq i32 %y_4_8, 14" [../src/CNN_final.cpp:210]   --->   Operation 103 'icmp' 'tmp_79_8' <Predicate = true> <Delay = 1.28> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [1/1] (1.51ns)   --->   "%x_4_8 = add i32 %x_mid2, 1" [../src/CNN_final.cpp:213]   --->   Operation 104 'add' 'x_4_8' <Predicate = true> <Delay = 1.51> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.49ns)   --->   "%p_x_1_8 = select i1 %tmp_79_8, i32 %x_4_8, i32 %x_mid2" [../src/CNN_final.cpp:210]   --->   Operation 105 'select' 'p_x_1_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.49ns)   --->   "%p_8 = select i1 %tmp_79_8, i32 0, i32 %y_4_8" [../src/CNN_final.cpp:210]   --->   Operation 106 'select' 'p_8' <Predicate = true> <Delay = 0.49> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str939, i32 %tmp_18)" [../src/CNN_final.cpp:218]   --->   Operation 107 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (1.35ns)   --->   "%i_5 = add i9 %i_mid2, 1" [../src/CNN_final.cpp:197]   --->   Operation 108 'add' 'i_5' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 109 [1/1] (0.98ns)   --->   "%tmp_s = icmp eq i9 %i_5, -256" [../src/CNN_final.cpp:197]   --->   Operation 109 'icmp' 'tmp_s' <Predicate = true> <Delay = 0.98> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (1.03ns)   --->   "%exitcond_flatten = icmp eq i10 %indvar_flatten, -1"   --->   Operation 110 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.03> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %1, label %.reset"   --->   Operation 111 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "br label %.reset" [../src/CNN_final.cpp:221]   --->   Operation 112 'br' <Predicate = (exitcond_flatten)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.95>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %k_mid2, i4 0)" [../src/CNN_final.cpp:197]   --->   Operation 113 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %k_mid2, i1 false)" [../src/CNN_final.cpp:197]   --->   Operation 114 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i4 %tmp_3 to i7" [../src/CNN_final.cpp:208]   --->   Operation 115 'zext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_4 = sub i7 %tmp, %p_shl1_cast" [../src/CNN_final.cpp:208]   --->   Operation 116 'sub' 'tmp_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%OP1_V = sext i18 %kernel_0_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 117 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%OP2_V = sext i25 %in_image_0_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 118 'sext' 'OP2_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [2/2] (4.95ns)   --->   "%p_Val2_9 = mul i41 %OP2_V, %OP1_V" [../src/CNN_final.cpp:204]   --->   Operation 119 'mul' 'p_Val2_9' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 120 [1/2] (1.14ns)   --->   "%kernel_1_V_load = load i18* %kernel_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 120 'load' 'kernel_1_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 121 [1/2] (1.14ns)   --->   "%kernel_2_V_load = load i18* %kernel_2_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 121 'load' 'kernel_2_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 122 [1/2] (2.26ns)   --->   "%in_image_0_V_load_3 = load i25* %in_image_0_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 122 'load' 'in_image_0_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 123 [1/2] (1.14ns)   --->   "%kernel_3_V_load = load i18* %kernel_3_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 123 'load' 'kernel_3_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 124 [1/2] (2.26ns)   --->   "%in_image_1_V_load = load i25* %in_image_1_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 124 'load' 'in_image_1_V_load' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i18 %kernel_4_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 125 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i25 %in_image_1_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 126 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (4.95ns)   --->   "%p_Val2_9_4 = mul i41 %OP2_V_4, %OP1_V_4" [../src/CNN_final.cpp:204]   --->   Operation 127 'mul' 'p_Val2_9_4' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i18 %kernel_5_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 128 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i25 %in_image_1_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 129 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [2/2] (4.95ns)   --->   "%p_Val2_9_5 = mul i41 %OP2_V_5, %OP1_V_5" [../src/CNN_final.cpp:204]   --->   Operation 130 'mul' 'p_Val2_9_5' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%OP1_V_6 = sext i18 %kernel_6_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 131 'sext' 'OP1_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%OP2_V_6 = sext i25 %in_image_2_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 132 'sext' 'OP2_V_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 133 [2/2] (4.95ns)   --->   "%p_Val2_9_6 = mul i41 %OP2_V_6, %OP1_V_6" [../src/CNN_final.cpp:204]   --->   Operation 133 'mul' 'p_Val2_9_6' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%OP1_V_7 = sext i18 %kernel_7_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 134 'sext' 'OP1_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 135 [1/1] (0.00ns)   --->   "%OP2_V_7 = sext i25 %in_image_2_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 135 'sext' 'OP2_V_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 136 [2/2] (4.95ns)   --->   "%p_Val2_9_7 = mul i41 %OP2_V_7, %OP1_V_7" [../src/CNN_final.cpp:204]   --->   Operation 136 'mul' 'p_Val2_9_7' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 137 [1/2] (1.14ns)   --->   "%kernel_8_V_load = load i18* %kernel_8_V_addr, align 4" [../src/CNN_final.cpp:204]   --->   Operation 137 'load' 'kernel_8_V_load' <Predicate = true> <Delay = 1.14> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 138 [1/2] (2.26ns)   --->   "%in_image_2_V_load_3 = load i25* %in_image_2_V_addr_3, align 4" [../src/CNN_final.cpp:204]   --->   Operation 138 'load' 'in_image_2_V_load_3' <Predicate = true> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_4 : Operation 139 [1/1] (1.93ns) (root node of TernaryAdder)   --->   "%tmp_7 = add i7 %tmp_8, %tmp_4" [../src/CNN_final.cpp:208]   --->   Operation 139 'add' 'tmp_7' <Predicate = true> <Delay = 1.93> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.95>
ST_5 : Operation 140 [1/2] (0.00ns)   --->   "%p_Val2_9 = mul i41 %OP2_V, %OP1_V" [../src/CNN_final.cpp:204]   --->   Operation 140 'mul' 'p_Val2_9' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 141 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i18 %kernel_1_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 141 'sext' 'OP1_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 142 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i25 %in_image_0_V_load_2 to i41" [../src/CNN_final.cpp:204]   --->   Operation 142 'sext' 'OP2_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 143 [2/2] (4.95ns)   --->   "%p_Val2_9_1 = mul i41 %OP2_V_1, %OP1_V_1" [../src/CNN_final.cpp:204]   --->   Operation 143 'mul' 'p_Val2_9_1' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i18 %kernel_2_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 144 'sext' 'OP1_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i25 %in_image_0_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 145 'sext' 'OP2_V_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [2/2] (4.95ns)   --->   "%p_Val2_9_2 = mul i41 %OP2_V_2, %OP1_V_2" [../src/CNN_final.cpp:204]   --->   Operation 146 'mul' 'p_Val2_9_2' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i18 %kernel_3_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 147 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i25 %in_image_1_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 148 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [2/2] (4.95ns)   --->   "%p_Val2_9_3 = mul i41 %OP2_V_3, %OP1_V_3" [../src/CNN_final.cpp:204]   --->   Operation 149 'mul' 'p_Val2_9_3' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 150 [1/2] (0.00ns)   --->   "%p_Val2_9_4 = mul i41 %OP2_V_4, %OP1_V_4" [../src/CNN_final.cpp:204]   --->   Operation 150 'mul' 'p_Val2_9_4' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 151 [1/2] (0.00ns)   --->   "%p_Val2_9_5 = mul i41 %OP2_V_5, %OP1_V_5" [../src/CNN_final.cpp:204]   --->   Operation 151 'mul' 'p_Val2_9_5' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 152 [1/2] (0.00ns)   --->   "%p_Val2_9_6 = mul i41 %OP2_V_6, %OP1_V_6" [../src/CNN_final.cpp:204]   --->   Operation 152 'mul' 'p_Val2_9_6' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 153 [1/2] (0.00ns)   --->   "%p_Val2_9_7 = mul i41 %OP2_V_7, %OP1_V_7" [../src/CNN_final.cpp:204]   --->   Operation 153 'mul' 'p_Val2_9_7' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%OP1_V_8 = sext i18 %kernel_8_V_load to i41" [../src/CNN_final.cpp:204]   --->   Operation 154 'sext' 'OP1_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%OP2_V_8 = sext i25 %in_image_2_V_load_3 to i41" [../src/CNN_final.cpp:204]   --->   Operation 155 'sext' 'OP2_V_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [2/2] (4.95ns)   --->   "%p_Val2_9_8 = mul i41 %OP2_V_8, %OP1_V_8" [../src/CNN_final.cpp:204]   --->   Operation 156 'mul' 'p_Val2_9_8' <Predicate = true> <Delay = 4.95> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 157 [1/2] (0.00ns)   --->   "%p_Val2_9_1 = mul i41 %OP2_V_1, %OP1_V_1" [../src/CNN_final.cpp:204]   --->   Operation 157 'mul' 'p_Val2_9_1' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 158 [1/2] (0.00ns)   --->   "%p_Val2_9_2 = mul i41 %OP2_V_2, %OP1_V_2" [../src/CNN_final.cpp:204]   --->   Operation 158 'mul' 'p_Val2_9_2' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 159 [1/2] (0.00ns)   --->   "%p_Val2_9_3 = mul i41 %OP2_V_3, %OP1_V_3" [../src/CNN_final.cpp:204]   --->   Operation 159 'mul' 'p_Val2_9_3' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 160 [1/2] (0.00ns)   --->   "%p_Val2_9_8 = mul i41 %OP2_V_8, %OP1_V_8" [../src/CNN_final.cpp:204]   --->   Operation 160 'mul' 'p_Val2_9_8' <Predicate = true> <Delay = 0.00> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 1> <II = 1> <Delay = 4.95> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.49>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_21 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 161 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_70_1 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_1, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 162 'bitconcatenate' 'tmp_70_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_70_2 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_2, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 163 'bitconcatenate' 'tmp_70_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_70_3 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_3, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 164 'bitconcatenate' 'tmp_70_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_70_6 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_6, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 165 'bitconcatenate' 'tmp_70_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_70_7 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_7, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 166 'bitconcatenate' 'tmp_70_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_70_8 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_8, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 167 'bitconcatenate' 'tmp_70_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (1.64ns)   --->   "%tmp2 = add i48 %tmp_21, %tmp_70_1" [../src/CNN_final.cpp:204]   --->   Operation 168 'add' 'tmp2' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (1.64ns)   --->   "%tmp3 = add i48 %tmp_70_2, %tmp_70_3" [../src/CNN_final.cpp:204]   --->   Operation 169 'add' 'tmp3' <Predicate = true> <Delay = 1.64> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp7 = add i48 %tmp_70_7, %tmp_70_8" [../src/CNN_final.cpp:204]   --->   Operation 170 'add' 'tmp7' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 171 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%tmp6 = add i48 %tmp7, %tmp_70_6" [../src/CNN_final.cpp:204]   --->   Operation 171 'add' 'tmp6' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.49>
ST_8 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_70_4 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_4, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 172 'bitconcatenate' 'tmp_70_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_70_5 = call i48 @_ssdm_op_BitConcatenate.i48.i41.i7(i41 %p_Val2_9_5, i7 0)" [../src/CNN_final.cpp:204]   --->   Operation 173 'bitconcatenate' 'tmp_70_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i48 %tmp_70_4, %tmp_70_5" [../src/CNN_final.cpp:204]   --->   Operation 174 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 175 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%tmp4 = add i48 %tmp6, %tmp5" [../src/CNN_final.cpp:204]   --->   Operation 175 'add' 'tmp4' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 4.14>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i48 %tmp3, %tmp2" [../src/CNN_final.cpp:204]   --->   Operation 176 'add' 'tmp1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (2.49ns) (root node of TernaryAdder)   --->   "%p_Val2_10_8 = add i48 %tmp4, %tmp1" [../src/CNN_final.cpp:204]   --->   Operation 177 'add' 'p_Val2_10_8' <Predicate = true> <Delay = 2.49> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.96> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_75_8 = call i50 @_ssdm_op_BitConcatenate.i50.i48.i2(i48 %p_Val2_10_8, i2 0)" [../src/CNN_final.cpp:208]   --->   Operation 178 'bitconcatenate' 'tmp_75_8' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_76_8_cast = sext i48 %tmp_12 to i50" [../src/CNN_final.cpp:208]   --->   Operation 179 'sext' 'tmp_76_8_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 180 [1/1] (1.65ns)   --->   "%p_Val2_13_8 = add i50 %tmp_75_8, %tmp_76_8_cast" [../src/CNN_final.cpp:208]   --->   Operation 180 'add' 'p_Val2_13_8' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_78_8 = call i48 @_ssdm_op_PartSelect.i48.i50.i32.i32(i50 %p_Val2_13_8, i32 2, i32 49)" [../src/CNN_final.cpp:208]   --->   Operation 181 'partselect' 'tmp_78_8' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.26>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @L1_L2_str)"   --->   Operation 182 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str939) nounwind" [../src/CNN_final.cpp:198]   --->   Operation 183 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str131) nounwind" [../src/CNN_final.cpp:199]   --->   Operation 184 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_7_cast = sext i7 %tmp_7 to i64" [../src/CNN_final.cpp:208]   --->   Operation 185 'sext' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%out_image_0_V_addr = getelementptr [56 x i48]* %out_image_0_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 186 'getelementptr' 'out_image_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%out_image_1_V_addr = getelementptr [56 x i48]* %out_image_1_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 187 'getelementptr' 'out_image_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.00ns)   --->   "%out_image_2_V_addr = getelementptr [56 x i48]* %out_image_2_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 188 'getelementptr' 'out_image_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%out_image_3_V_addr = getelementptr [56 x i48]* %out_image_3_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 189 'getelementptr' 'out_image_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%out_image_4_V_addr = getelementptr [56 x i48]* %out_image_4_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 190 'getelementptr' 'out_image_4_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%out_image_5_V_addr = getelementptr [56 x i48]* %out_image_5_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 191 'getelementptr' 'out_image_5_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.00ns)   --->   "%out_image_6_V_addr = getelementptr [56 x i48]* %out_image_6_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 192 'getelementptr' 'out_image_6_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 193 [1/1] (0.00ns)   --->   "%out_image_7_V_addr = getelementptr [56 x i48]* %out_image_7_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 193 'getelementptr' 'out_image_7_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 194 [1/1] (0.00ns)   --->   "%out_image_8_V_addr = getelementptr [56 x i48]* %out_image_8_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 194 'getelementptr' 'out_image_8_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 195 [1/1] (0.00ns)   --->   "%out_image_9_V_addr = getelementptr [56 x i48]* %out_image_9_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 195 'getelementptr' 'out_image_9_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 196 [1/1] (0.00ns)   --->   "%out_image_10_V_addr = getelementptr [56 x i48]* %out_image_10_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 196 'getelementptr' 'out_image_10_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 197 [1/1] (0.00ns)   --->   "%out_image_11_V_addr = getelementptr [56 x i48]* %out_image_11_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 197 'getelementptr' 'out_image_11_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 198 [1/1] (0.00ns)   --->   "%out_image_12_V_addr = getelementptr [56 x i48]* %out_image_12_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 198 'getelementptr' 'out_image_12_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 199 [1/1] (0.00ns)   --->   "%out_image_13_V_addr = getelementptr [56 x i48]* %out_image_13_V, i64 0, i64 %tmp_7_cast" [../src/CNN_final.cpp:208]   --->   Operation 199 'getelementptr' 'out_image_13_V_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 200 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)"   --->   Operation 200 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 201 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_12_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 201 'store' <Predicate = (tmp_10 == 12)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 202 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_11_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 202 'store' <Predicate = (tmp_10 == 11)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 203 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_10_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 203 'store' <Predicate = (tmp_10 == 10)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 204 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_9_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 204 'store' <Predicate = (tmp_10 == 9)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 205 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_8_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 205 'store' <Predicate = (tmp_10 == 8)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 206 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_7_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 206 'store' <Predicate = (tmp_10 == 7)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 207 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_6_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 207 'store' <Predicate = (tmp_10 == 6)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 208 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_5_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 208 'store' <Predicate = (tmp_10 == 5)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 209 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_4_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 209 'store' <Predicate = (tmp_10 == 4)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 210 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_3_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 210 'store' <Predicate = (tmp_10 == 3)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 211 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_2_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 211 'store' <Predicate = (tmp_10 == 2)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 212 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_1_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 212 'store' <Predicate = (tmp_10 == 1)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 213 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_0_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 213 'store' <Predicate = (tmp_10 == 0)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 214 [1/1] (2.26ns)   --->   "store i48 %tmp_78_8, i48* %out_image_13_V_addr, align 8" [../src/CNN_final.cpp:208]   --->   Operation 214 'store' <Predicate = (tmp_10 == 13) | (tmp_10 == 14) | (tmp_10 == 15)> <Delay = 2.26> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 48> <Depth = 56> <RAM>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_Return()" [../src/CNN_final.cpp:221]   --->   Operation 215 'return' <Predicate = (exitcond_flatten)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.872ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('tmp_22', ../src/CNN_final.cpp:197) with incoming values : ('tmp_s', ../src/CNN_final.cpp:197) [33]  (0.872 ns)

 <State 2>: 3.99ns
The critical path consists of the following:
	'phi' operation ('tmp_22', ../src/CNN_final.cpp:197) with incoming values : ('tmp_s', ../src/CNN_final.cpp:197) [33]  (0 ns)
	'select' operation ('i_mid2', ../src/CNN_final.cpp:197) [41]  (0.372 ns)
	'add' operation ('tmp_5', ../src/CNN_final.cpp:197) [56]  (1.36 ns)
	'getelementptr' operation ('in_image_2_V_addr_2', ../src/CNN_final.cpp:197) [66]  (0 ns)
	'load' operation ('in_image_2_V_load_2', ../src/CNN_final.cpp:204) on array 'in_image_2_V' [120]  (2.27 ns)

 <State 3>: 3.79ns
The critical path consists of the following:
	'phi' operation ('y', ../src/CNN_final.cpp:210) with incoming values : ('p_8', ../src/CNN_final.cpp:210) [34]  (0 ns)
	'select' operation ('y_mid2', ../src/CNN_final.cpp:197) [43]  (0.492 ns)
	'add' operation ('y_4_8', ../src/CNN_final.cpp:209) [213]  (1.51 ns)
	'icmp' operation ('tmp_79_8', ../src/CNN_final.cpp:210) [214]  (1.29 ns)
	'select' operation ('p_8', ../src/CNN_final.cpp:210) [217]  (0.492 ns)

 <State 4>: 4.95ns
The critical path consists of the following:
	'mul' operation ('p_Val2_9', ../src/CNN_final.cpp:204) [73]  (4.95 ns)

 <State 5>: 4.95ns
The critical path consists of the following:
	'mul' operation ('p_Val2_9_1', ../src/CNN_final.cpp:204) [80]  (4.95 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 2.49ns
The critical path consists of the following:
	'add' operation ('tmp6', ../src/CNN_final.cpp:204) [136]  (2.49 ns)

 <State 8>: 2.49ns
The critical path consists of the following:
	'add' operation ('tmp5', ../src/CNN_final.cpp:204) [134]  (0 ns)
	'add' operation ('tmp4', ../src/CNN_final.cpp:204) [137]  (2.49 ns)

 <State 9>: 4.15ns
The critical path consists of the following:
	'add' operation ('tmp1', ../src/CNN_final.cpp:204) [133]  (0 ns)
	'add' operation ('p_Val2_10_8', ../src/CNN_final.cpp:204) [138]  (2.49 ns)
	'add' operation ('p_Val2_13_8', ../src/CNN_final.cpp:208) [164]  (1.66 ns)

 <State 10>: 2.27ns
The critical path consists of the following:
	'getelementptr' operation ('out_image_10_V_addr', ../src/CNN_final.cpp:208) [152]  (0 ns)
	'store' operation (../src/CNN_final.cpp:208) of variable 'tmp_78_8', ../src/CNN_final.cpp:208 on array 'out_image_10_V' [177]  (2.27 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
