Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 15:14:16 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 132 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 120 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.361        0.000                      0                 3239        0.042        0.000                      0                 3239        3.225        0.000                       0                  1331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.361        0.000                      0                 3239        0.042        0.000                      0                 3239        3.225        0.000                       0                  1331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.361ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.225ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.361ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.619ns  (logic 1.287ns (35.562%)  route 2.332ns (64.438%))
  Logic Levels:           9  (CARRY8=3 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 r  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.311     1.100    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X23Y79         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.247 r  fsm13/out[1]_i_3__4/O
                         net (fo=7, routed)           0.182     1.429    fsm11/out_reg[0]_4
    SLICE_X24Y80         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.468 r  fsm11/out[1]_i_3__3/O
                         net (fo=41, routed)          0.144     1.612    fsm10/out_reg[0]_4
    SLICE_X24Y82         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.136     1.748 f  fsm10/out[31]_i_3__4/O
                         net (fo=96, routed)          0.825     2.573    w_3/out_reg[0]_1
    SLICE_X20Y78         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.723 r  w_3/out[7]_i_17__2/O
                         net (fo=1, routed)           0.018     2.741    w_3/out[7]_i_17__2_n_1
    SLICE_X20Y78         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.979 r  w_3/out_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     3.007    w_3/out_reg[7]_i_2__2_n_1
    SLICE_X20Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.030 r  w_3/out_reg[15]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     3.058    w_3/out_reg[15]_i_2__2_n_1
    SLICE_X20Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.129     3.187 r  w_3/out_reg[23]_i_2__2/O[6]
                         net (fo=1, routed)           0.260     3.447    w_3/sub4_out[22]
    SLICE_X21Y80         LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.149     3.596 r  w_3/out[22]_i_1__2/O
                         net (fo=1, routed)           0.060     3.656    w_3/w_3_in[22]
    SLICE_X21Y80         FDRE                                         r  w_3/out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    w_3/clk
    SLICE_X21Y80         FDRE                                         r  w_3/out_reg[22]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y80         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    w_3/out_reg[22]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -3.656    
  -------------------------------------------------------------------
                         slack                                  3.361    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.605ns  (logic 1.150ns (31.900%)  route 2.455ns (68.100%))
  Logic Levels:           9  (CARRY8=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.035     0.035    done_reg4/clk
    SLICE_X26Y67         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg4/out_reg[0]/Q
                         net (fo=2, routed)           0.307     0.438    fsm14/done_reg4_out
    SLICE_X27Y73         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm14/out[0]_i_2__3/O
                         net (fo=8, routed)           0.259     0.874    fsm6/out_reg[0]_12
    SLICE_X27Y67         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.989 f  fsm6/A_int0_0_write_data[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.108     1.097    fsm5/out_reg[1]_0
    SLICE_X27Y66         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.160 r  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=8, routed)           0.225     1.385    fsm5/out_reg[0]_3
    SLICE_X27Y62         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.448 f  fsm5/out[31]_i_2__2/O
                         net (fo=5, routed)           0.161     1.609    fsm4/out_reg[0]_7
    SLICE_X26Y61         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.673 f  fsm4/out_tmp_reg_i_34__0/O
                         net (fo=43, routed)          0.729     2.402    w_1/out_reg[31]_i_2__0_0
    SLICE_X25Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.580 r  w_1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.354     2.934    w_1/sub1_left[17]
    SLICE_X26Y37         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     3.084 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.112    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X26Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.258 r  w_1/out_reg[31]_i_2__0/O[7]
                         net (fo=1, routed)           0.202     3.460    fsm3/out[0]
    SLICE_X24Y39         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.098     3.558 r  fsm3/out[31]_i_1__7/O
                         net (fo=1, routed)           0.082     3.640    w_1/D[31]
    SLICE_X24Y39         FDRE                                         r  w_1/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.026     7.026    w_1/clk
    SLICE_X24Y39         FDRE                                         r  w_1/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y39         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    w_1/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -3.640    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.005%)  route 2.869ns (81.995%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 f  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.254     1.043    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.192 f  fsm13/running_i_2__0/O
                         net (fo=77, routed)          0.499     1.691    div_pipe1/running_reg_1
    SLICE_X17Y83         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.791 f  div_pipe1/quotient_msk[31]_i_3__0/O
                         net (fo=99, routed)          0.435     2.226    w_3/done_reg_2
    SLICE_X19Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.267 f  w_3/out[31]_i_3__0/O
                         net (fo=3, routed)           0.240     2.507    w_3/out[31]_i_3__0_n_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.571 r  w_3/out[31]_i_1__0/O
                         net (fo=32, routed)          0.965     3.536    div_pipe1/out_reg[31]_0
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[10]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y96         FDRE (Setup_EFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[10]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.005%)  route 2.869ns (81.995%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 f  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.254     1.043    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.192 f  fsm13/running_i_2__0/O
                         net (fo=77, routed)          0.499     1.691    div_pipe1/running_reg_1
    SLICE_X17Y83         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.791 f  div_pipe1/quotient_msk[31]_i_3__0/O
                         net (fo=99, routed)          0.435     2.226    w_3/done_reg_2
    SLICE_X19Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.267 f  w_3/out[31]_i_3__0/O
                         net (fo=3, routed)           0.240     2.507    w_3/out[31]_i_3__0_n_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.571 r  w_3/out[31]_i_1__0/O
                         net (fo=32, routed)          0.965     3.536    div_pipe1/out_reg[31]_0
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[11]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y96         FDRE (Setup_EFF2_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[11]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.005%)  route 2.869ns (81.995%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 f  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.254     1.043    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.192 f  fsm13/running_i_2__0/O
                         net (fo=77, routed)          0.499     1.691    div_pipe1/running_reg_1
    SLICE_X17Y83         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.791 f  div_pipe1/quotient_msk[31]_i_3__0/O
                         net (fo=99, routed)          0.435     2.226    w_3/done_reg_2
    SLICE_X19Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.267 f  w_3/out[31]_i_3__0/O
                         net (fo=3, routed)           0.240     2.507    w_3/out[31]_i_3__0_n_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.571 r  w_3/out[31]_i_1__0/O
                         net (fo=32, routed)          0.965     3.536    div_pipe1/out_reg[31]_0
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[12]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y96         FDRE (Setup_FFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[12]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.005%)  route 2.869ns (81.995%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 f  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.254     1.043    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.192 f  fsm13/running_i_2__0/O
                         net (fo=77, routed)          0.499     1.691    div_pipe1/running_reg_1
    SLICE_X17Y83         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.791 f  div_pipe1/quotient_msk[31]_i_3__0/O
                         net (fo=99, routed)          0.435     2.226    w_3/done_reg_2
    SLICE_X19Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.267 f  w_3/out[31]_i_3__0/O
                         net (fo=3, routed)           0.240     2.507    w_3/out[31]_i_3__0_n_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.571 r  w_3/out[31]_i_1__0/O
                         net (fo=32, routed)          0.965     3.536    div_pipe1/out_reg[31]_0
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[13]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y96         FDRE (Setup_FFF2_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[13]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.005%)  route 2.869ns (81.995%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 f  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.254     1.043    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.192 f  fsm13/running_i_2__0/O
                         net (fo=77, routed)          0.499     1.691    div_pipe1/running_reg_1
    SLICE_X17Y83         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.791 f  div_pipe1/quotient_msk[31]_i_3__0/O
                         net (fo=99, routed)          0.435     2.226    w_3/done_reg_2
    SLICE_X19Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.267 f  w_3/out[31]_i_3__0/O
                         net (fo=3, routed)           0.240     2.507    w_3/out[31]_i_3__0_n_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.571 r  w_3/out[31]_i_1__0/O
                         net (fo=32, routed)          0.965     3.536    div_pipe1/out_reg[31]_0
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[18]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y96         FDRE (Setup_GFF_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[18]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.382ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/out_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.499ns  (logic 0.630ns (18.005%)  route 2.869ns (81.995%))
  Logic Levels:           5  (LUT3=1 LUT6=4)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 f  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 f  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.254     1.043    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X25Y79         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.149     1.192 f  fsm13/running_i_2__0/O
                         net (fo=77, routed)          0.499     1.691    div_pipe1/running_reg_1
    SLICE_X17Y83         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.100     1.791 f  div_pipe1/quotient_msk[31]_i_3__0/O
                         net (fo=99, routed)          0.435     2.226    w_3/done_reg_2
    SLICE_X19Y79         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     2.267 f  w_3/out[31]_i_3__0/O
                         net (fo=3, routed)           0.240     2.507    w_3/out[31]_i_3__0_n_1
    SLICE_X21Y81         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.064     2.571 r  w_3/out[31]_i_1__0/O
                         net (fo=32, routed)          0.965     3.536    div_pipe1/out_reg[31]_0
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.025     7.025    div_pipe1/clk
    SLICE_X25Y96         FDRE                                         r  div_pipe1/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X25Y96         FDRE (Setup_GFF2_SLICEL_C_R)
                                                     -0.072     6.918    div_pipe1/out_reg[30]
  -------------------------------------------------------------------
                         required time                          6.918    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  3.382    

Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 fsm13/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_3/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 1.276ns (35.682%)  route 2.300ns (64.318%))
  Logic Levels:           10  (CARRY8=4 LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.037     0.037    fsm13/clk
    SLICE_X24Y78         FDRE                                         r  fsm13/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y78         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.098     0.135 r  fsm13/out_reg[2]/Q
                         net (fo=20, routed)          0.476     0.611    fsm13/out_reg_n_1_[2]
    SLICE_X26Y75         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     0.789 r  fsm13/x_int0_addr0[3]_INST_0_i_3/O
                         net (fo=18, routed)          0.311     1.100    fsm13/x_int0_addr0[3]_INST_0_i_3_n_1
    SLICE_X23Y79         LUT5 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.147     1.247 r  fsm13/out[1]_i_3__4/O
                         net (fo=7, routed)           0.182     1.429    fsm11/out_reg[0]_4
    SLICE_X24Y80         LUT6 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.039     1.468 r  fsm11/out[1]_i_3__3/O
                         net (fo=41, routed)          0.144     1.612    fsm10/out_reg[0]_4
    SLICE_X24Y82         LUT5 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.136     1.748 f  fsm10/out[31]_i_3__4/O
                         net (fo=96, routed)          0.825     2.573    w_3/out_reg[0]_1
    SLICE_X20Y78         LUT3 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.150     2.723 r  w_3/out[7]_i_17__2/O
                         net (fo=1, routed)           0.018     2.741    w_3/out[7]_i_17__2_n_1
    SLICE_X20Y78         CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.238     2.979 r  w_3/out_reg[7]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     3.007    w_3/out_reg[7]_i_2__2_n_1
    SLICE_X20Y79         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.030 r  w_3/out_reg[15]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     3.058    w_3/out_reg[15]_i_2__2_n_1
    SLICE_X20Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.023     3.081 r  w_3/out_reg[23]_i_2__2/CO[7]
                         net (fo=1, routed)           0.028     3.109    w_3/out_reg[23]_i_2__2_n_1
    SLICE_X20Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     3.206 r  w_3/out_reg[31]_i_4__0/O[1]
                         net (fo=1, routed)           0.202     3.408    w_3/sub4_out[25]
    SLICE_X21Y82         LUT5 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.147     3.555 r  w_3/out[25]_i_1__2/O
                         net (fo=1, routed)           0.058     3.613    w_3/w_3_in[25]
    SLICE_X21Y82         FDRE                                         r  w_3/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.024     7.024    w_3/clk
    SLICE_X21Y82         FDRE                                         r  w_3/out_reg[25]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X21Y82         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    w_3/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.613    
  -------------------------------------------------------------------
                         slack                                  3.403    

Slack (MET) :             3.415ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            w_1/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 1.091ns (30.595%)  route 2.475ns (69.405%))
  Logic Levels:           9  (CARRY8=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.035     0.035    done_reg4/clk
    SLICE_X26Y67         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y67         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.096     0.131 f  done_reg4/out_reg[0]/Q
                         net (fo=2, routed)           0.307     0.438    fsm14/done_reg4_out
    SLICE_X27Y73         LUT5 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.177     0.615 f  fsm14/out[0]_i_2__3/O
                         net (fo=8, routed)           0.259     0.874    fsm6/out_reg[0]_12
    SLICE_X27Y67         LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.115     0.989 f  fsm6/A_int0_0_write_data[31]_INST_0_i_8/O
                         net (fo=2, routed)           0.108     1.097    fsm5/out_reg[1]_0
    SLICE_X27Y66         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.160 r  fsm5/A_int0_0_write_data[31]_INST_0_i_4/O
                         net (fo=8, routed)           0.225     1.385    fsm5/out_reg[0]_3
    SLICE_X27Y62         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     1.448 f  fsm5/out[31]_i_2__2/O
                         net (fo=5, routed)           0.161     1.609    fsm4/out_reg[0]_7
    SLICE_X26Y61         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     1.673 f  fsm4/out_tmp_reg_i_34__0/O
                         net (fo=43, routed)          0.729     2.402    w_1/out_reg[31]_i_2__0_0
    SLICE_X25Y38         LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.178     2.580 r  w_1/out[23]_i_9__0/O
                         net (fo=1, routed)           0.354     2.934    w_1/sub1_left[17]
    SLICE_X26Y37         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_CO[7])
                                                      0.150     3.084 r  w_1/out_reg[23]_i_2__0/CO[7]
                         net (fo=1, routed)           0.028     3.112    w_1/out_reg[23]_i_2__0_n_1
    SLICE_X26Y38         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.198 r  w_1/out_reg[31]_i_2__0/O[2]
                         net (fo=1, routed)           0.246     3.444    fsm5/out[26]
    SLICE_X27Y38         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     3.543 r  fsm5/out[26]_i_1__1/O
                         net (fo=1, routed)           0.058     3.601    w_1/D[26]
    SLICE_X27Y38         FDRE                                         r  w_1/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=1394, unset)         0.024     7.024    w_1/clk
    SLICE_X27Y38         FDRE                                         r  w_1/out_reg[26]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X27Y38         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.027     7.016    w_1/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -3.601    
  -------------------------------------------------------------------
                         slack                                  3.415    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.053ns (56.383%)  route 0.041ns (43.617%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y41         FDRE                                         r  div_pipe0/quotient_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[17]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[17]
    SLICE_X22Y41         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.090 r  div_pipe0/quotient[17]_i_1/O
                         net (fo=1, routed)           0.016     0.106    div_pipe0/quotient[17]_i_1_n_1
    SLICE_X22Y41         FDRE                                         r  div_pipe0/quotient_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y41         FDRE                                         r  div_pipe0/quotient_reg[17]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y41         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[25]
    SLICE_X22Y40         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[25]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[25]_i_1_n_1
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[25]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y40         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y37         FDRE                                         r  div_pipe0/quotient_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[5]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[5]
    SLICE_X22Y37         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[5]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[5]_i_1_n_1
    SLICE_X22Y37         FDRE                                         r  div_pipe0/quotient_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y37         FDRE                                         r  div_pipe0/quotient_reg[5]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y37         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y39         FDRE                                         r  div_pipe0/quotient_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[9]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe0/quotient[9]
    SLICE_X22Y39         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe0/quotient[9]_i_1/O
                         net (fo=1, routed)           0.015     0.106    div_pipe0/quotient[9]_i_1_n_1
    SLICE_X22Y39         FDRE                                         r  div_pipe0/quotient_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y39         FDRE                                         r  div_pipe0/quotient_reg[9]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y39         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X23Y96         FDRE                                         r  div_pipe1/quotient_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y96         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[19]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[19]
    SLICE_X23Y96         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[19]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[19]_i_1__0_n_1
    SLICE_X23Y96         FDRE                                         r  div_pipe1/quotient_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X23Y96         FDRE                                         r  div_pipe1/quotient_reg[19]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y96         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 div_pipe1/quotient_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe1/quotient_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe1/clk
    SLICE_X23Y93         FDRE                                         r  div_pipe1/quotient_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y93         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe1/quotient_reg[27]/Q
                         net (fo=2, routed)           0.025     0.076    div_pipe1/quotient[27]
    SLICE_X23Y93         LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.015     0.091 r  div_pipe1/quotient[27]_i_1__0/O
                         net (fo=1, routed)           0.015     0.106    div_pipe1/quotient[27]_i_1__0_n_1
    SLICE_X23Y93         FDRE                                         r  div_pipe1/quotient_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe1/clk
    SLICE_X23Y93         FDRE                                         r  div_pipe1/quotient_reg[27]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y93         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe1/quotient_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y38         FDRE                                         r  div_pipe0/quotient_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y38         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[10]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[10]
    SLICE_X22Y38         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[10]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[10]_i_1_n_1
    SLICE_X22Y38         FDRE                                         r  div_pipe0/quotient_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y38         FDRE                                         r  div_pipe0/quotient_reg[10]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y38         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[11]/Q
                         net (fo=2, routed)           0.027     0.078    div_pipe0/quotient[11]
    SLICE_X22Y40         LUT2 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.092 r  div_pipe0/quotient[11]_i_1/O
                         net (fo=1, routed)           0.016     0.108    div_pipe0/quotient[11]_i_1_n_1
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[11]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y40         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y37         FDRE                                         r  div_pipe0/quotient_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y37         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[1]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[1]
    SLICE_X22Y37         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[1]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[1]_i_1_n_1
    SLICE_X22Y37         FDRE                                         r  div_pipe0/quotient_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y37         FDRE                                         r  div_pipe0/quotient_reg[1]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y37         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 div_pipe0/quotient_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div_pipe0/quotient_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.012     0.012    div_pipe0/clk
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y40         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  div_pipe0/quotient_reg[24]/Q
                         net (fo=2, routed)           0.026     0.077    div_pipe0/quotient[24]
    SLICE_X22Y40         LUT2 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.091 r  div_pipe0/quotient[24]_i_1/O
                         net (fo=1, routed)           0.017     0.108    div_pipe0/quotient[24]_i_1_n_1
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1394, unset)         0.018     0.018    div_pipe0/clk
    SLICE_X22Y40         FDRE                                         r  div_pipe0/quotient_reg[24]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y40         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    div_pipe0/quotient_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y28  mult_pipe0/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X1Y30  mult_pipe0/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y16  mult_pipe1/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y18  mult_pipe1/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y32  mult_pipe2/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y34  mult_pipe2/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y37  mult_pipe3/out_tmp_reg/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            0.750         7.000       6.250      DSP48E2_X2Y36  mult_pipe3/out_tmp_reg__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X23Y83   A_i_k_0/done_reg/C
Min Period        n/a     FDRE/C          n/a            0.550         7.000       6.450      SLICE_X25Y82   A_i_k_0/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/done_reg/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/done_reg/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y82   A_i_k_0/out_reg[0]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y83   A_i_k_0/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y81   A_i_k_0/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X26Y82   A_i_k_0/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y82   A_i_k_0/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y82   A_i_k_0/out_reg[15]/C
Low Pulse Width   Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y83   A_i_k_0/out_reg[16]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/done_reg/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/done_reg/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y82   A_i_k_0/out_reg[0]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y82   A_i_k_0/out_reg[0]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y83   A_i_k_0/out_reg[10]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X24Y83   A_i_k_0/out_reg[10]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/out_reg[11]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X23Y83   A_i_k_0/out_reg[11]/C
High Pulse Width  Slow    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y81   A_i_k_0/out_reg[12]/C
High Pulse Width  Fast    FDRE/C          n/a            0.275         3.500       3.225      SLICE_X25Y81   A_i_k_0/out_reg[12]/C



