m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/simulation/modelsim
Econtrole_portao
Z1 w1665347704
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd
Z5 FC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd
l0
L9
VCF]Zec9=>JRk4cK219eV63
!s100 84bDmX4e@<aoJZhY_nVOQ1
Z6 OV;C;10.5b;63
31
Z7 !s110 1665348409
!i10b 1
Z8 !s108 1665348408.000000
Z9 !s90 -reportprogress|300|-93|-work|work|C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd|
Z10 !s107 C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/controle_portao.vhd|
!i113 1
Z11 o-93 -work work
Z12 tExplicit 1 CvgOpt 0
Acomportamento
R2
R3
DEx4 work 15 controle_portao 0 22 CF]Zec9=>JRk4cK219eV63
l25
L17
Vc77RM;K;62Wo0<bk`eg4c2
!s100 C]CQi4VH8G=g_U]b8YS9h1
R6
31
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
Etestbench
Z13 w1665348370
R2
R3
R0
Z14 8C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd
Z15 FC:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd
l0
L5
VVRKEi`1XQ^@3dn74j=zLE0
!s100 =KRBRFT:Lz2gN[MdRS>fd1
R6
31
R7
!i10b 1
Z16 !s108 1665348409.000000
Z17 !s90 -reportprogress|300|-93|-work|work|C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd|
Z18 !s107 C:/Users/Mercedes/QuartusLite/Projetos/PHI_VHDL/projetos/proj2.3_phi_equipe0/testbench.vhd|
!i113 1
R11
R12
Acomportamento
R2
R3
DEx4 work 9 testbench 0 22 VRKEi`1XQ^@3dn74j=zLE0
l24
L8
VTmBc_?kF^=nUA7XG6ZD1l1
!s100 mal;8@d6In?>z;@C?V2_M2
R6
31
R7
!i10b 1
R16
R17
R18
!i113 1
R11
R12
