// Seed: 2184678581
module module_0 (
    output wor id_0,
    input supply0 id_1,
    output wire id_2,
    input tri1 id_3,
    output tri0 id_4,
    output wire id_5,
    output supply0 id_6,
    output tri1 id_7,
    output tri0 id_8,
    output wor id_9,
    input supply0 id_10,
    input supply1 id_11
);
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    output tri0 id_5,
    input uwire id_6,
    input supply0 id_7,
    input supply1 id_8,
    input wor id_9
);
  assign id_4 = 1'd0;
  id_11(
      1, id_4
  );
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_0,
      id_4,
      id_8,
      id_1,
      id_5,
      id_5,
      id_4,
      id_1,
      id_1,
      id_0,
      id_6
  );
  assign modCall_1.id_8 = 0;
endmodule
