INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale/greyscale.ip_user_files/bd/greyscale_algorithm/sim/greyscale_algorithm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_algorithm
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale/greyscale.srcs/sources_1/new/greyscale_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale/greyscale.srcs/sources_1/new/greyscale_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module greyscale_top
WARNING: [VRFC 10-3248] data object 'B2_ready' is already declared [C:/Users/George/Edge-Detection/greyscale/greyscale.srcs/sources_1/new/greyscale_top.v:35]
WARNING: [VRFC 10-3703] second declaration of 'B2_ready' ignored [C:/Users/George/Edge-Detection/greyscale/greyscale.srcs/sources_1/new/greyscale_top.v:35]
INFO: [VRFC 10-2458] undeclared symbol A2_valid, assumed default net type wire [C:/Users/George/Edge-Detection/greyscale/greyscale.srcs/sources_1/new/greyscale_top.v:60]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/George/Edge-Detection/greyscale/greyscale.srcs/sim_1/new/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
