
MSC_STM32F411RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d1b0  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000044c  0800d350  0800d350  0000e350  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d79c  0800d79c  0000f1e0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800d79c  0800d79c  0000e79c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d7a4  0800d7a4  0000f1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d7a4  0800d7a4  0000e7a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800d7a8  0800d7a8  0000e7a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800d7ac  0000f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00008ca4  200001e0  0800d98c  0000f1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00002004  20008e84  0800d98c  0000fe84  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00023218  00000000  00000000  0000f210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004a09  00000000  00000000  00032428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000019c8  00000000  00000000  00036e38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014be  00000000  00000000  00038800  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000769f  00000000  00000000  00039cbe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001edb3  00000000  00000000  0004135d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba2a2  00000000  00000000  00060110  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011a3b2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ee4  00000000  00000000  0011a3f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  001222dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800d338 	.word	0x0800d338

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	0800d338 	.word	0x0800d338

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b988 	b.w	8000ee0 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	468e      	mov	lr, r1
 8000bf0:	4604      	mov	r4, r0
 8000bf2:	4688      	mov	r8, r1
 8000bf4:	2b00      	cmp	r3, #0
 8000bf6:	d14a      	bne.n	8000c8e <__udivmoddi4+0xa6>
 8000bf8:	428a      	cmp	r2, r1
 8000bfa:	4617      	mov	r7, r2
 8000bfc:	d962      	bls.n	8000cc4 <__udivmoddi4+0xdc>
 8000bfe:	fab2 f682 	clz	r6, r2
 8000c02:	b14e      	cbz	r6, 8000c18 <__udivmoddi4+0x30>
 8000c04:	f1c6 0320 	rsb	r3, r6, #32
 8000c08:	fa01 f806 	lsl.w	r8, r1, r6
 8000c0c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c10:	40b7      	lsls	r7, r6
 8000c12:	ea43 0808 	orr.w	r8, r3, r8
 8000c16:	40b4      	lsls	r4, r6
 8000c18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c1c:	fa1f fc87 	uxth.w	ip, r7
 8000c20:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c24:	0c23      	lsrs	r3, r4, #16
 8000c26:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c2a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c2e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c32:	429a      	cmp	r2, r3
 8000c34:	d909      	bls.n	8000c4a <__udivmoddi4+0x62>
 8000c36:	18fb      	adds	r3, r7, r3
 8000c38:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c3c:	f080 80ea 	bcs.w	8000e14 <__udivmoddi4+0x22c>
 8000c40:	429a      	cmp	r2, r3
 8000c42:	f240 80e7 	bls.w	8000e14 <__udivmoddi4+0x22c>
 8000c46:	3902      	subs	r1, #2
 8000c48:	443b      	add	r3, r7
 8000c4a:	1a9a      	subs	r2, r3, r2
 8000c4c:	b2a3      	uxth	r3, r4
 8000c4e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c52:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c56:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c5a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c5e:	459c      	cmp	ip, r3
 8000c60:	d909      	bls.n	8000c76 <__udivmoddi4+0x8e>
 8000c62:	18fb      	adds	r3, r7, r3
 8000c64:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c68:	f080 80d6 	bcs.w	8000e18 <__udivmoddi4+0x230>
 8000c6c:	459c      	cmp	ip, r3
 8000c6e:	f240 80d3 	bls.w	8000e18 <__udivmoddi4+0x230>
 8000c72:	443b      	add	r3, r7
 8000c74:	3802      	subs	r0, #2
 8000c76:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c7a:	eba3 030c 	sub.w	r3, r3, ip
 8000c7e:	2100      	movs	r1, #0
 8000c80:	b11d      	cbz	r5, 8000c8a <__udivmoddi4+0xa2>
 8000c82:	40f3      	lsrs	r3, r6
 8000c84:	2200      	movs	r2, #0
 8000c86:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c8e:	428b      	cmp	r3, r1
 8000c90:	d905      	bls.n	8000c9e <__udivmoddi4+0xb6>
 8000c92:	b10d      	cbz	r5, 8000c98 <__udivmoddi4+0xb0>
 8000c94:	e9c5 0100 	strd	r0, r1, [r5]
 8000c98:	2100      	movs	r1, #0
 8000c9a:	4608      	mov	r0, r1
 8000c9c:	e7f5      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000c9e:	fab3 f183 	clz	r1, r3
 8000ca2:	2900      	cmp	r1, #0
 8000ca4:	d146      	bne.n	8000d34 <__udivmoddi4+0x14c>
 8000ca6:	4573      	cmp	r3, lr
 8000ca8:	d302      	bcc.n	8000cb0 <__udivmoddi4+0xc8>
 8000caa:	4282      	cmp	r2, r0
 8000cac:	f200 8105 	bhi.w	8000eba <__udivmoddi4+0x2d2>
 8000cb0:	1a84      	subs	r4, r0, r2
 8000cb2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cb6:	2001      	movs	r0, #1
 8000cb8:	4690      	mov	r8, r2
 8000cba:	2d00      	cmp	r5, #0
 8000cbc:	d0e5      	beq.n	8000c8a <__udivmoddi4+0xa2>
 8000cbe:	e9c5 4800 	strd	r4, r8, [r5]
 8000cc2:	e7e2      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f000 8090 	beq.w	8000dea <__udivmoddi4+0x202>
 8000cca:	fab2 f682 	clz	r6, r2
 8000cce:	2e00      	cmp	r6, #0
 8000cd0:	f040 80a4 	bne.w	8000e1c <__udivmoddi4+0x234>
 8000cd4:	1a8a      	subs	r2, r1, r2
 8000cd6:	0c03      	lsrs	r3, r0, #16
 8000cd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cdc:	b280      	uxth	r0, r0
 8000cde:	b2bc      	uxth	r4, r7
 8000ce0:	2101      	movs	r1, #1
 8000ce2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000ce6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cee:	fb04 f20c 	mul.w	r2, r4, ip
 8000cf2:	429a      	cmp	r2, r3
 8000cf4:	d907      	bls.n	8000d06 <__udivmoddi4+0x11e>
 8000cf6:	18fb      	adds	r3, r7, r3
 8000cf8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cfc:	d202      	bcs.n	8000d04 <__udivmoddi4+0x11c>
 8000cfe:	429a      	cmp	r2, r3
 8000d00:	f200 80e0 	bhi.w	8000ec4 <__udivmoddi4+0x2dc>
 8000d04:	46c4      	mov	ip, r8
 8000d06:	1a9b      	subs	r3, r3, r2
 8000d08:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d0c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d10:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d14:	fb02 f404 	mul.w	r4, r2, r4
 8000d18:	429c      	cmp	r4, r3
 8000d1a:	d907      	bls.n	8000d2c <__udivmoddi4+0x144>
 8000d1c:	18fb      	adds	r3, r7, r3
 8000d1e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d22:	d202      	bcs.n	8000d2a <__udivmoddi4+0x142>
 8000d24:	429c      	cmp	r4, r3
 8000d26:	f200 80ca 	bhi.w	8000ebe <__udivmoddi4+0x2d6>
 8000d2a:	4602      	mov	r2, r0
 8000d2c:	1b1b      	subs	r3, r3, r4
 8000d2e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d32:	e7a5      	b.n	8000c80 <__udivmoddi4+0x98>
 8000d34:	f1c1 0620 	rsb	r6, r1, #32
 8000d38:	408b      	lsls	r3, r1
 8000d3a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d3e:	431f      	orrs	r7, r3
 8000d40:	fa0e f401 	lsl.w	r4, lr, r1
 8000d44:	fa20 f306 	lsr.w	r3, r0, r6
 8000d48:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d4c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d50:	4323      	orrs	r3, r4
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	fa1f fc87 	uxth.w	ip, r7
 8000d5a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d5e:	0c1c      	lsrs	r4, r3, #16
 8000d60:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d64:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d68:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d6c:	45a6      	cmp	lr, r4
 8000d6e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d72:	d909      	bls.n	8000d88 <__udivmoddi4+0x1a0>
 8000d74:	193c      	adds	r4, r7, r4
 8000d76:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d7a:	f080 809c 	bcs.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d7e:	45a6      	cmp	lr, r4
 8000d80:	f240 8099 	bls.w	8000eb6 <__udivmoddi4+0x2ce>
 8000d84:	3802      	subs	r0, #2
 8000d86:	443c      	add	r4, r7
 8000d88:	eba4 040e 	sub.w	r4, r4, lr
 8000d8c:	fa1f fe83 	uxth.w	lr, r3
 8000d90:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d94:	fb09 4413 	mls	r4, r9, r3, r4
 8000d98:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d9c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da0:	45a4      	cmp	ip, r4
 8000da2:	d908      	bls.n	8000db6 <__udivmoddi4+0x1ce>
 8000da4:	193c      	adds	r4, r7, r4
 8000da6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000daa:	f080 8082 	bcs.w	8000eb2 <__udivmoddi4+0x2ca>
 8000dae:	45a4      	cmp	ip, r4
 8000db0:	d97f      	bls.n	8000eb2 <__udivmoddi4+0x2ca>
 8000db2:	3b02      	subs	r3, #2
 8000db4:	443c      	add	r4, r7
 8000db6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dba:	eba4 040c 	sub.w	r4, r4, ip
 8000dbe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dc2:	4564      	cmp	r4, ip
 8000dc4:	4673      	mov	r3, lr
 8000dc6:	46e1      	mov	r9, ip
 8000dc8:	d362      	bcc.n	8000e90 <__udivmoddi4+0x2a8>
 8000dca:	d05f      	beq.n	8000e8c <__udivmoddi4+0x2a4>
 8000dcc:	b15d      	cbz	r5, 8000de6 <__udivmoddi4+0x1fe>
 8000dce:	ebb8 0203 	subs.w	r2, r8, r3
 8000dd2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dd6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dda:	fa22 f301 	lsr.w	r3, r2, r1
 8000dde:	431e      	orrs	r6, r3
 8000de0:	40cc      	lsrs	r4, r1
 8000de2:	e9c5 6400 	strd	r6, r4, [r5]
 8000de6:	2100      	movs	r1, #0
 8000de8:	e74f      	b.n	8000c8a <__udivmoddi4+0xa2>
 8000dea:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dee:	0c01      	lsrs	r1, r0, #16
 8000df0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000df4:	b280      	uxth	r0, r0
 8000df6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dfa:	463b      	mov	r3, r7
 8000dfc:	4638      	mov	r0, r7
 8000dfe:	463c      	mov	r4, r7
 8000e00:	46b8      	mov	r8, r7
 8000e02:	46be      	mov	lr, r7
 8000e04:	2620      	movs	r6, #32
 8000e06:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e0a:	eba2 0208 	sub.w	r2, r2, r8
 8000e0e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e12:	e766      	b.n	8000ce2 <__udivmoddi4+0xfa>
 8000e14:	4601      	mov	r1, r0
 8000e16:	e718      	b.n	8000c4a <__udivmoddi4+0x62>
 8000e18:	4610      	mov	r0, r2
 8000e1a:	e72c      	b.n	8000c76 <__udivmoddi4+0x8e>
 8000e1c:	f1c6 0220 	rsb	r2, r6, #32
 8000e20:	fa2e f302 	lsr.w	r3, lr, r2
 8000e24:	40b7      	lsls	r7, r6
 8000e26:	40b1      	lsls	r1, r6
 8000e28:	fa20 f202 	lsr.w	r2, r0, r2
 8000e2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e30:	430a      	orrs	r2, r1
 8000e32:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e36:	b2bc      	uxth	r4, r7
 8000e38:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e3c:	0c11      	lsrs	r1, r2, #16
 8000e3e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e42:	fb08 f904 	mul.w	r9, r8, r4
 8000e46:	40b0      	lsls	r0, r6
 8000e48:	4589      	cmp	r9, r1
 8000e4a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e4e:	b280      	uxth	r0, r0
 8000e50:	d93e      	bls.n	8000ed0 <__udivmoddi4+0x2e8>
 8000e52:	1879      	adds	r1, r7, r1
 8000e54:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e58:	d201      	bcs.n	8000e5e <__udivmoddi4+0x276>
 8000e5a:	4589      	cmp	r9, r1
 8000e5c:	d81f      	bhi.n	8000e9e <__udivmoddi4+0x2b6>
 8000e5e:	eba1 0109 	sub.w	r1, r1, r9
 8000e62:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e66:	fb09 f804 	mul.w	r8, r9, r4
 8000e6a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e6e:	b292      	uxth	r2, r2
 8000e70:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e74:	4542      	cmp	r2, r8
 8000e76:	d229      	bcs.n	8000ecc <__udivmoddi4+0x2e4>
 8000e78:	18ba      	adds	r2, r7, r2
 8000e7a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e7e:	d2c4      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e80:	4542      	cmp	r2, r8
 8000e82:	d2c2      	bcs.n	8000e0a <__udivmoddi4+0x222>
 8000e84:	f1a9 0102 	sub.w	r1, r9, #2
 8000e88:	443a      	add	r2, r7
 8000e8a:	e7be      	b.n	8000e0a <__udivmoddi4+0x222>
 8000e8c:	45f0      	cmp	r8, lr
 8000e8e:	d29d      	bcs.n	8000dcc <__udivmoddi4+0x1e4>
 8000e90:	ebbe 0302 	subs.w	r3, lr, r2
 8000e94:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e98:	3801      	subs	r0, #1
 8000e9a:	46e1      	mov	r9, ip
 8000e9c:	e796      	b.n	8000dcc <__udivmoddi4+0x1e4>
 8000e9e:	eba7 0909 	sub.w	r9, r7, r9
 8000ea2:	4449      	add	r1, r9
 8000ea4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ea8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eac:	fb09 f804 	mul.w	r8, r9, r4
 8000eb0:	e7db      	b.n	8000e6a <__udivmoddi4+0x282>
 8000eb2:	4673      	mov	r3, lr
 8000eb4:	e77f      	b.n	8000db6 <__udivmoddi4+0x1ce>
 8000eb6:	4650      	mov	r0, sl
 8000eb8:	e766      	b.n	8000d88 <__udivmoddi4+0x1a0>
 8000eba:	4608      	mov	r0, r1
 8000ebc:	e6fd      	b.n	8000cba <__udivmoddi4+0xd2>
 8000ebe:	443b      	add	r3, r7
 8000ec0:	3a02      	subs	r2, #2
 8000ec2:	e733      	b.n	8000d2c <__udivmoddi4+0x144>
 8000ec4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ec8:	443b      	add	r3, r7
 8000eca:	e71c      	b.n	8000d06 <__udivmoddi4+0x11e>
 8000ecc:	4649      	mov	r1, r9
 8000ece:	e79c      	b.n	8000e0a <__udivmoddi4+0x222>
 8000ed0:	eba1 0109 	sub.w	r1, r1, r9
 8000ed4:	46c4      	mov	ip, r8
 8000ed6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eda:	fb09 f804 	mul.w	r8, r9, r4
 8000ede:	e7c4      	b.n	8000e6a <__udivmoddi4+0x282>

08000ee0 <__aeabi_idiv0>:
 8000ee0:	4770      	bx	lr
 8000ee2:	bf00      	nop

08000ee4 <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *ptr, int len) {
 8000ee4:	b580      	push	{r7, lr}
 8000ee6:	b084      	sub	sp, #16
 8000ee8:	af00      	add	r7, sp, #0
 8000eea:	60f8      	str	r0, [r7, #12]
 8000eec:	60b9      	str	r1, [r7, #8]
 8000eee:	607a      	str	r2, [r7, #4]
	(void) file;
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	b29a      	uxth	r2, r3
 8000ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8000ef8:	68b9      	ldr	r1, [r7, #8]
 8000efa:	4804      	ldr	r0, [pc, #16]	@ (8000f0c <_write+0x28>)
 8000efc:	f005 fe59 	bl	8006bb2 <HAL_UART_Transmit>
	return len;
 8000f00:	687b      	ldr	r3, [r7, #4]
}
 8000f02:	4618      	mov	r0, r3
 8000f04:	3710      	adds	r7, #16
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	200003d0 	.word	0x200003d0

08000f10 <HAL_TIM_OC_DelayElapsedCallback>:

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim) {
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b082      	sub	sp, #8
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
	if (usb_ready) {
 8000f18:	4b06      	ldr	r3, [pc, #24]	@ (8000f34 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	b2db      	uxtb	r3, r3
 8000f1e:	2b00      	cmp	r3, #0
 8000f20:	d003      	beq.n	8000f2a <HAL_TIM_OC_DelayElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000f22:	2120      	movs	r1, #32
 8000f24:	4804      	ldr	r0, [pc, #16]	@ (8000f38 <HAL_TIM_OC_DelayElapsedCallback+0x28>)
 8000f26:	f001 ffc4 	bl	8002eb2 <HAL_GPIO_TogglePin>
	}
}
 8000f2a:	bf00      	nop
 8000f2c:	3708      	adds	r7, #8
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bd80      	pop	{r7, pc}
 8000f32:	bf00      	nop
 8000f34:	20000001 	.word	0x20000001
 8000f38:	40020000 	.word	0x40020000

08000f3c <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000f3c:	b480      	push	{r7}
 8000f3e:	b083      	sub	sp, #12
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	4603      	mov	r3, r0
 8000f44:	80fb      	strh	r3, [r7, #6]
	usb_ready = false;
 8000f46:	4b1e      	ldr	r3, [pc, #120]	@ (8000fc0 <HAL_GPIO_EXTI_Callback+0x84>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	701a      	strb	r2, [r3, #0]

	switch (g_usb_mode) {
 8000f4c:	4b1d      	ldr	r3, [pc, #116]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	b2db      	uxtb	r3, r3
 8000f52:	2b02      	cmp	r3, #2
 8000f54:	d020      	beq.n	8000f98 <HAL_GPIO_EXTI_Callback+0x5c>
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	dc2b      	bgt.n	8000fb2 <HAL_GPIO_EXTI_Callback+0x76>
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	d002      	beq.n	8000f64 <HAL_GPIO_EXTI_Callback+0x28>
 8000f5e:	2b01      	cmp	r3, #1
 8000f60:	d00d      	beq.n	8000f7e <HAL_GPIO_EXTI_Callback+0x42>
	case USB_MODE_HID_MSC:
		__HAL_TIM_SET_AUTORELOAD(&htim11, EMERG_ARR);
		g_usb_mode = USB_MODE_CDC;
		break;
	}
}
 8000f62:	e026      	b.n	8000fb2 <HAL_GPIO_EXTI_Callback+0x76>
		__HAL_TIM_SET_AUTORELOAD(&htim11, LINUX_ARR);
 8000f64:	4b18      	ldr	r3, [pc, #96]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f6e:	4b16      	ldr	r3, [pc, #88]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f70:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000f74:	60da      	str	r2, [r3, #12]
		g_usb_mode = USB_MODE_MSC_VENDOR;
 8000f76:	4b13      	ldr	r3, [pc, #76]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000f78:	2201      	movs	r2, #1
 8000f7a:	701a      	strb	r2, [r3, #0]
		break;
 8000f7c:	e019      	b.n	8000fb2 <HAL_GPIO_EXTI_Callback+0x76>
		__HAL_TIM_SET_AUTORELOAD(&htim11, WINDOW_ARR);
 8000f7e:	4b12      	ldr	r3, [pc, #72]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f80:	681b      	ldr	r3, [r3, #0]
 8000f82:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000f86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000f88:	4b0f      	ldr	r3, [pc, #60]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f8a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8000f8e:	60da      	str	r2, [r3, #12]
		g_usb_mode = USB_MODE_HID_MSC;
 8000f90:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000f92:	2202      	movs	r2, #2
 8000f94:	701a      	strb	r2, [r3, #0]
		break;
 8000f96:	e00c      	b.n	8000fb2 <HAL_GPIO_EXTI_Callback+0x76>
		__HAL_TIM_SET_AUTORELOAD(&htim11, EMERG_ARR);
 8000f98:	4b0b      	ldr	r3, [pc, #44]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000fa0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fa2:	4b09      	ldr	r3, [pc, #36]	@ (8000fc8 <HAL_GPIO_EXTI_Callback+0x8c>)
 8000fa4:	f240 12f3 	movw	r2, #499	@ 0x1f3
 8000fa8:	60da      	str	r2, [r3, #12]
		g_usb_mode = USB_MODE_CDC;
 8000faa:	4b06      	ldr	r3, [pc, #24]	@ (8000fc4 <HAL_GPIO_EXTI_Callback+0x88>)
 8000fac:	2200      	movs	r2, #0
 8000fae:	701a      	strb	r2, [r3, #0]
		break;
 8000fb0:	bf00      	nop
}
 8000fb2:	bf00      	nop
 8000fb4:	370c      	adds	r7, #12
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbc:	4770      	bx	lr
 8000fbe:	bf00      	nop
 8000fc0:	20000001 	.word	0x20000001
 8000fc4:	20000000 	.word	0x20000000
 8000fc8:	20000388 	.word	0x20000388

08000fcc <mod_change_watchdog>:

void mod_change_watchdog() {
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	af00      	add	r7, sp, #0
	if (!usb_ready) {
 8000fd0:	4b0a      	ldr	r3, [pc, #40]	@ (8000ffc <mod_change_watchdog+0x30>)
 8000fd2:	781b      	ldrb	r3, [r3, #0]
 8000fd4:	b2db      	uxtb	r3, r3
 8000fd6:	f083 0301 	eor.w	r3, r3, #1
 8000fda:	b2db      	uxtb	r3, r3
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d00a      	beq.n	8000ff6 <mod_change_watchdog+0x2a>
		tud_disconnect();
 8000fe0:	f008 fd68 	bl	8009ab4 <tud_disconnect>
		HAL_Delay(500);
 8000fe4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fe8:	f001 f882 	bl	80020f0 <HAL_Delay>
		tud_connect();
 8000fec:	f008 fd6e 	bl	8009acc <tud_connect>

		usb_ready = true;
 8000ff0:	4b02      	ldr	r3, [pc, #8]	@ (8000ffc <mod_change_watchdog+0x30>)
 8000ff2:	2201      	movs	r2, #1
 8000ff4:	701a      	strb	r2, [r3, #0]
	}
}
 8000ff6:	bf00      	nop
 8000ff8:	bd80      	pop	{r7, pc}
 8000ffa:	bf00      	nop
 8000ffc:	20000001 	.word	0x20000001

08001000 <cdc_task>:

void cdc_task(void) {
 8001000:	b580      	push	{r7, lr}
 8001002:	b084      	sub	sp, #16
 8001004:	af00      	add	r7, sp, #0
TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_ready(void) {
  return tud_cdc_n_ready(0);
}

TU_ATTR_ALWAYS_INLINE static inline bool tud_cdc_connected(void) {
  return tud_cdc_n_connected(0);
 8001006:	2000      	movs	r0, #0
 8001008:	f008 fa82 	bl	8009510 <tud_cdc_n_connected>
 800100c:	4603      	mov	r3, r0
	// 2. PC    (DTR  )
	if (tud_cdc_connected()) {
 800100e:	2b00      	cmp	r3, #0
 8001010:	d018      	beq.n	8001044 <cdc_task+0x44>
TU_ATTR_ALWAYS_INLINE static inline void tud_cdc_set_wanted_char(char wanted) {
  tud_cdc_n_set_wanted_char(0, wanted);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_available(void) {
  return tud_cdc_n_available(0);
 8001012:	2000      	movs	r0, #0
 8001014:	f008 fac2 	bl	800959c <tud_cdc_n_available>
 8001018:	4603      	mov	r3, r0
		// 3.    
		if (tud_cdc_available()) {
 800101a:	2b00      	cmp	r3, #0
 800101c:	d012      	beq.n	8001044 <cdc_task+0x44>
 800101e:	4b0b      	ldr	r3, [pc, #44]	@ (800104c <cdc_task+0x4c>)
 8001020:	60bb      	str	r3, [r7, #8]
 8001022:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001026:	607b      	str	r3, [r7, #4]
TU_ATTR_ALWAYS_INLINE static inline int32_t tud_cdc_read_char(void) {
  return tud_cdc_n_read_char(0);
}

TU_ATTR_ALWAYS_INLINE static inline uint32_t tud_cdc_read(void* buffer, uint32_t bufsize) {
  return tud_cdc_n_read(0, buffer, bufsize);
 8001028:	687a      	ldr	r2, [r7, #4]
 800102a:	68b9      	ldr	r1, [r7, #8]
 800102c:	2000      	movs	r0, #0
 800102e:	f008 fafd 	bl	800962c <tud_cdc_n_read>
 8001032:	4603      	mov	r3, r0
			//  
			uint32_t count = tud_cdc_read(msg_dma, sizeof(msg_dma));
 8001034:	60fb      	str	r3, [r7, #12]

			HAL_UART_Transmit_DMA(&huart2, (uint8_t*) msg_dma, count);
 8001036:	68fb      	ldr	r3, [r7, #12]
 8001038:	b29b      	uxth	r3, r3
 800103a:	461a      	mov	r2, r3
 800103c:	4903      	ldr	r1, [pc, #12]	@ (800104c <cdc_task+0x4c>)
 800103e:	4804      	ldr	r0, [pc, #16]	@ (8001050 <cdc_task+0x50>)
 8001040:	f005 fe42 	bl	8006cc8 <HAL_UART_Transmit_DMA>
		}
	}
}
 8001044:	bf00      	nop
 8001046:	3710      	adds	r7, #16
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}
 800104c:	200009bc 	.word	0x200009bc
 8001050:	200003d0 	.word	0x200003d0

08001054 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001058:	f000 ffd8 	bl	800200c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800105c:	f000 f844 	bl	80010e8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001060:	f000 fa0e 	bl	8001480 <MX_GPIO_Init>
  MX_DMA_Init();
 8001064:	f000 f9c6 	bl	80013f4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001068:	f000 f96c 	bl	8001344 <MX_USART2_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800106c:	f000 f994 	bl	8001398 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM11_Init();
 8001070:	f000 f91c 	bl	80012ac <MX_TIM11_Init>
  MX_SDIO_SD_Init();
 8001074:	f000 f8a0 	bl	80011b8 <MX_SDIO_SD_Init>
  MX_TIM10_Init();
 8001078:	f000 f8ce 	bl	8001218 <MX_TIM10_Init>
  /* USER CODE BEGIN 2 */
#ifndef WITHOUT_TUD
	tusb_init();
#endif // WITHOUT_TUD
	HAL_TIM_OC_Start(&htim10, TIM_CHANNEL_1);
 800107c:	2100      	movs	r1, #0
 800107e:	4816      	ldr	r0, [pc, #88]	@ (80010d8 <main+0x84>)
 8001080:	f004 ffda 	bl	8006038 <HAL_TIM_OC_Start>

	SD_Init();
 8001084:	f000 fa78 	bl	8001578 <SD_Init>
	SD_Test();
 8001088:	f000 faa6 	bl	80015d8 <SD_Test>

	HAL_TIM_OC_Start_IT(&htim11, TIM_CHANNEL_1);
 800108c:	2100      	movs	r1, #0
 800108e:	4813      	ldr	r0, [pc, #76]	@ (80010dc <main+0x88>)
 8001090:	f005 f882 	bl	8006198 <HAL_TIM_OC_Start_IT>

	g_usb_mode = USB_MODE_MSC_VENDOR;
 8001094:	4b12      	ldr	r3, [pc, #72]	@ (80010e0 <main+0x8c>)
 8001096:	2201      	movs	r2, #1
 8001098:	701a      	strb	r2, [r3, #0]
	__HAL_TIM_SET_AUTORELOAD(&htim11, LINUX_ARR);
 800109a:	4b10      	ldr	r3, [pc, #64]	@ (80010dc <main+0x88>)
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010a2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80010a4:	4b0d      	ldr	r3, [pc, #52]	@ (80010dc <main+0x88>)
 80010a6:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80010aa:	60da      	str	r2, [r3, #12]

	printf("USART OK!\n");
 80010ac:	480d      	ldr	r0, [pc, #52]	@ (80010e4 <main+0x90>)
 80010ae:	f00a f9d1 	bl	800b454 <puts>
  /* USER CODE BEGIN WHILE */
	while (1) {
#ifndef WITHOUT_TUD
		tud_task();
#endif // WITHOUT_TUD
		mod_change_watchdog();
 80010b2:	f7ff ff8b 	bl	8000fcc <mod_change_watchdog>

		switch (g_usb_mode) {
 80010b6:	4b0a      	ldr	r3, [pc, #40]	@ (80010e0 <main+0x8c>)
 80010b8:	781b      	ldrb	r3, [r3, #0]
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	2b02      	cmp	r3, #2
 80010be:	d008      	beq.n	80010d2 <main+0x7e>
 80010c0:	2b02      	cmp	r3, #2
 80010c2:	dcf6      	bgt.n	80010b2 <main+0x5e>
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d001      	beq.n	80010cc <main+0x78>
 80010c8:	2b01      	cmp	r3, #1
		case USB_MODE_CDC:
			cdc_task();
			break;
		case USB_MODE_MSC_VENDOR:
			break;
 80010ca:	e003      	b.n	80010d4 <main+0x80>
			cdc_task();
 80010cc:	f7ff ff98 	bl	8001000 <cdc_task>
			break;
 80010d0:	e000      	b.n	80010d4 <main+0x80>
		case USB_MODE_HID_MSC:
//			hid_task();
			break;
 80010d2:	bf00      	nop
		mod_change_watchdog();
 80010d4:	e7ed      	b.n	80010b2 <main+0x5e>
 80010d6:	bf00      	nop
 80010d8:	20000340 	.word	0x20000340
 80010dc:	20000388 	.word	0x20000388
 80010e0:	20000000 	.word	0x20000000
 80010e4:	0800d350 	.word	0x0800d350

080010e8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	@ 0x50
 80010ec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80010ee:	f107 0320 	add.w	r3, r7, #32
 80010f2:	2230      	movs	r2, #48	@ 0x30
 80010f4:	2100      	movs	r1, #0
 80010f6:	4618      	mov	r0, r3
 80010f8:	f00a fa8c 	bl	800b614 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80010fc:	f107 030c 	add.w	r3, r7, #12
 8001100:	2200      	movs	r2, #0
 8001102:	601a      	str	r2, [r3, #0]
 8001104:	605a      	str	r2, [r3, #4]
 8001106:	609a      	str	r2, [r3, #8]
 8001108:	60da      	str	r2, [r3, #12]
 800110a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800110c:	2300      	movs	r3, #0
 800110e:	60bb      	str	r3, [r7, #8]
 8001110:	4b27      	ldr	r3, [pc, #156]	@ (80011b0 <SystemClock_Config+0xc8>)
 8001112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001114:	4a26      	ldr	r2, [pc, #152]	@ (80011b0 <SystemClock_Config+0xc8>)
 8001116:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800111a:	6413      	str	r3, [r2, #64]	@ 0x40
 800111c:	4b24      	ldr	r3, [pc, #144]	@ (80011b0 <SystemClock_Config+0xc8>)
 800111e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001120:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001124:	60bb      	str	r3, [r7, #8]
 8001126:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001128:	2300      	movs	r3, #0
 800112a:	607b      	str	r3, [r7, #4]
 800112c:	4b21      	ldr	r3, [pc, #132]	@ (80011b4 <SystemClock_Config+0xcc>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a20      	ldr	r2, [pc, #128]	@ (80011b4 <SystemClock_Config+0xcc>)
 8001132:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	4b1e      	ldr	r3, [pc, #120]	@ (80011b4 <SystemClock_Config+0xcc>)
 800113a:	681b      	ldr	r3, [r3, #0]
 800113c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001140:	607b      	str	r3, [r7, #4]
 8001142:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001144:	2301      	movs	r3, #1
 8001146:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001148:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800114c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800114e:	2302      	movs	r3, #2
 8001150:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001152:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001156:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001158:	2304      	movs	r3, #4
 800115a:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 800115c:	2348      	movs	r3, #72	@ 0x48
 800115e:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001160:	2302      	movs	r3, #2
 8001162:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8001164:	2303      	movs	r3, #3
 8001166:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001168:	f107 0320 	add.w	r3, r7, #32
 800116c:	4618      	mov	r0, r3
 800116e:	f002 fef1 	bl	8003f54 <HAL_RCC_OscConfig>
 8001172:	4603      	mov	r3, r0
 8001174:	2b00      	cmp	r3, #0
 8001176:	d001      	beq.n	800117c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001178:	f000 f9f8 	bl	800156c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800117c:	230f      	movs	r3, #15
 800117e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001180:	2302      	movs	r3, #2
 8001182:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001188:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800118c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800118e:	2300      	movs	r3, #0
 8001190:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001192:	f107 030c 	add.w	r3, r7, #12
 8001196:	2102      	movs	r1, #2
 8001198:	4618      	mov	r0, r3
 800119a:	f003 f953 	bl	8004444 <HAL_RCC_ClockConfig>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80011a4:	f000 f9e2 	bl	800156c <Error_Handler>
  }
}
 80011a8:	bf00      	nop
 80011aa:	3750      	adds	r7, #80	@ 0x50
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	40023800 	.word	0x40023800
 80011b4:	40007000 	.word	0x40007000

080011b8 <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 80011bc:	4b14      	ldr	r3, [pc, #80]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011be:	4a15      	ldr	r2, [pc, #84]	@ (8001214 <MX_SDIO_SD_Init+0x5c>)
 80011c0:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 80011c2:	4b13      	ldr	r3, [pc, #76]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011c4:	2200      	movs	r2, #0
 80011c6:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 80011c8:	4b11      	ldr	r3, [pc, #68]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011ca:	2200      	movs	r2, #0
 80011cc:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80011ce:	4b10      	ldr	r3, [pc, #64]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 80011d4:	4b0e      	ldr	r3, [pc, #56]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011d6:	2200      	movs	r2, #0
 80011d8:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80011da:	4b0d      	ldr	r3, [pc, #52]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011dc:	2200      	movs	r2, #0
 80011de:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 0;
 80011e0:	4b0b      	ldr	r3, [pc, #44]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011e2:	2200      	movs	r2, #0
 80011e4:	619a      	str	r2, [r3, #24]
  if (HAL_SD_Init(&hsd) != HAL_OK)
 80011e6:	480a      	ldr	r0, [pc, #40]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011e8:	f003 fb4c 	bl	8004884 <HAL_SD_Init>
 80011ec:	4603      	mov	r3, r0
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d001      	beq.n	80011f6 <MX_SDIO_SD_Init+0x3e>
  {
    Error_Handler();
 80011f2:	f000 f9bb 	bl	800156c <Error_Handler>
  }
  if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 80011f6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011fa:	4805      	ldr	r0, [pc, #20]	@ (8001210 <MX_SDIO_SD_Init+0x58>)
 80011fc:	f004 f912 	bl	8005424 <HAL_SD_ConfigWideBusOperation>
 8001200:	4603      	mov	r3, r0
 8001202:	2b00      	cmp	r3, #0
 8001204:	d001      	beq.n	800120a <MX_SDIO_SD_Init+0x52>
  {
    Error_Handler();
 8001206:	f000 f9b1 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	200001fc 	.word	0x200001fc
 8001214:	40012c00 	.word	0x40012c00

08001218 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b088      	sub	sp, #32
 800121c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM10_Init 0 */

  /* USER CODE END TIM10_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	2200      	movs	r2, #0
 8001222:	601a      	str	r2, [r3, #0]
 8001224:	605a      	str	r2, [r3, #4]
 8001226:	609a      	str	r2, [r3, #8]
 8001228:	60da      	str	r2, [r3, #12]
 800122a:	611a      	str	r2, [r3, #16]
 800122c:	615a      	str	r2, [r3, #20]
 800122e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001230:	4b1c      	ldr	r3, [pc, #112]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 8001232:	4a1d      	ldr	r2, [pc, #116]	@ (80012a8 <MX_TIM10_Init+0x90>)
 8001234:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 72-1;
 8001236:	4b1b      	ldr	r3, [pc, #108]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 8001238:	2247      	movs	r2, #71	@ 0x47
 800123a:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 800123c:	4b19      	ldr	r3, [pc, #100]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 800123e:	2200      	movs	r2, #0
 8001240:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 65535;
 8001242:	4b18      	ldr	r3, [pc, #96]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 8001244:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001248:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800124a:	4b16      	ldr	r3, [pc, #88]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 800124c:	2200      	movs	r2, #0
 800124e:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001250:	4b14      	ldr	r3, [pc, #80]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 8001252:	2200      	movs	r2, #0
 8001254:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001256:	4813      	ldr	r0, [pc, #76]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 8001258:	f004 fe46 	bl	8005ee8 <HAL_TIM_Base_Init>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <MX_TIM10_Init+0x4e>
  {
    Error_Handler();
 8001262:	f000 f983 	bl	800156c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim10) != HAL_OK)
 8001266:	480f      	ldr	r0, [pc, #60]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 8001268:	f004 fe8d 	bl	8005f86 <HAL_TIM_OC_Init>
 800126c:	4603      	mov	r3, r0
 800126e:	2b00      	cmp	r3, #0
 8001270:	d001      	beq.n	8001276 <MX_TIM10_Init+0x5e>
  {
    Error_Handler();
 8001272:	f000 f97b 	bl	800156c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8001276:	2300      	movs	r3, #0
 8001278:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800127e:	2300      	movs	r3, #0
 8001280:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001282:	2300      	movs	r3, #0
 8001284:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim10, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001286:	1d3b      	adds	r3, r7, #4
 8001288:	2200      	movs	r2, #0
 800128a:	4619      	mov	r1, r3
 800128c:	4805      	ldr	r0, [pc, #20]	@ (80012a4 <MX_TIM10_Init+0x8c>)
 800128e:	f005 f971 	bl	8006574 <HAL_TIM_OC_ConfigChannel>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_TIM10_Init+0x84>
  {
    Error_Handler();
 8001298:	f000 f968 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 800129c:	bf00      	nop
 800129e:	3720      	adds	r7, #32
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000340 	.word	0x20000340
 80012a8:	40014400 	.word	0x40014400

080012ac <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b088      	sub	sp, #32
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM11_Init 0 */

  /* USER CODE END TIM11_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 80012b2:	1d3b      	adds	r3, r7, #4
 80012b4:	2200      	movs	r2, #0
 80012b6:	601a      	str	r2, [r3, #0]
 80012b8:	605a      	str	r2, [r3, #4]
 80012ba:	609a      	str	r2, [r3, #8]
 80012bc:	60da      	str	r2, [r3, #12]
 80012be:	611a      	str	r2, [r3, #16]
 80012c0:	615a      	str	r2, [r3, #20]
 80012c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 80012c4:	4b1d      	ldr	r3, [pc, #116]	@ (800133c <MX_TIM11_Init+0x90>)
 80012c6:	4a1e      	ldr	r2, [pc, #120]	@ (8001340 <MX_TIM11_Init+0x94>)
 80012c8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 7200-1;
 80012ca:	4b1c      	ldr	r3, [pc, #112]	@ (800133c <MX_TIM11_Init+0x90>)
 80012cc:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 80012d0:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d2:	4b1a      	ldr	r3, [pc, #104]	@ (800133c <MX_TIM11_Init+0x90>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 10000-1;
 80012d8:	4b18      	ldr	r3, [pc, #96]	@ (800133c <MX_TIM11_Init+0x90>)
 80012da:	f242 720f 	movw	r2, #9999	@ 0x270f
 80012de:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e0:	4b16      	ldr	r3, [pc, #88]	@ (800133c <MX_TIM11_Init+0x90>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012e6:	4b15      	ldr	r3, [pc, #84]	@ (800133c <MX_TIM11_Init+0x90>)
 80012e8:	2200      	movs	r2, #0
 80012ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 80012ec:	4813      	ldr	r0, [pc, #76]	@ (800133c <MX_TIM11_Init+0x90>)
 80012ee:	f004 fdfb 	bl	8005ee8 <HAL_TIM_Base_Init>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d001      	beq.n	80012fc <MX_TIM11_Init+0x50>
  {
    Error_Handler();
 80012f8:	f000 f938 	bl	800156c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim11) != HAL_OK)
 80012fc:	480f      	ldr	r0, [pc, #60]	@ (800133c <MX_TIM11_Init+0x90>)
 80012fe:	f004 fe42 	bl	8005f86 <HAL_TIM_OC_Init>
 8001302:	4603      	mov	r3, r0
 8001304:	2b00      	cmp	r3, #0
 8001306:	d001      	beq.n	800130c <MX_TIM11_Init+0x60>
  {
    Error_Handler();
 8001308:	f000 f930 	bl	800156c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 800130c:	2300      	movs	r3, #0
 800130e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001314:	2300      	movs	r3, #0
 8001316:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001318:	2300      	movs	r3, #0
 800131a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_OC_ConfigChannel(&htim11, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800131c:	1d3b      	adds	r3, r7, #4
 800131e:	2200      	movs	r2, #0
 8001320:	4619      	mov	r1, r3
 8001322:	4806      	ldr	r0, [pc, #24]	@ (800133c <MX_TIM11_Init+0x90>)
 8001324:	f005 f926 	bl	8006574 <HAL_TIM_OC_ConfigChannel>
 8001328:	4603      	mov	r3, r0
 800132a:	2b00      	cmp	r3, #0
 800132c:	d001      	beq.n	8001332 <MX_TIM11_Init+0x86>
  {
    Error_Handler();
 800132e:	f000 f91d 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001332:	bf00      	nop
 8001334:	3720      	adds	r7, #32
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}
 800133a:	bf00      	nop
 800133c:	20000388 	.word	0x20000388
 8001340:	40014800 	.word	0x40014800

08001344 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001348:	4b11      	ldr	r3, [pc, #68]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800134a:	4a12      	ldr	r2, [pc, #72]	@ (8001394 <MX_USART2_UART_Init+0x50>)
 800134c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800134e:	4b10      	ldr	r3, [pc, #64]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001350:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001354:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001356:	4b0e      	ldr	r3, [pc, #56]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001358:	2200      	movs	r2, #0
 800135a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800135c:	4b0c      	ldr	r3, [pc, #48]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800135e:	2200      	movs	r2, #0
 8001360:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001362:	4b0b      	ldr	r3, [pc, #44]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001364:	2200      	movs	r2, #0
 8001366:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001368:	4b09      	ldr	r3, [pc, #36]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800136a:	220c      	movs	r2, #12
 800136c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800136e:	4b08      	ldr	r3, [pc, #32]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001370:	2200      	movs	r2, #0
 8001372:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001374:	4b06      	ldr	r3, [pc, #24]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 8001376:	2200      	movs	r2, #0
 8001378:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137a:	4805      	ldr	r0, [pc, #20]	@ (8001390 <MX_USART2_UART_Init+0x4c>)
 800137c:	f005 fbc9 	bl	8006b12 <HAL_UART_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001386:	f000 f8f1 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	200003d0 	.word	0x200003d0
 8001394:	40004400 	.word	0x40004400

08001398 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800139c:	4b14      	ldr	r3, [pc, #80]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800139e:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 80013a2:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 80013a4:	4b12      	ldr	r3, [pc, #72]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013a6:	2204      	movs	r2, #4
 80013a8:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 80013aa:	4b11      	ldr	r3, [pc, #68]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ac:	2202      	movs	r2, #2
 80013ae:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 80013b0:	4b0f      	ldr	r3, [pc, #60]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 80013b6:	4b0e      	ldr	r3, [pc, #56]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013b8:	2202      	movs	r2, #2
 80013ba:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 80013bc:	4b0c      	ldr	r3, [pc, #48]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013be:	2200      	movs	r2, #0
 80013c0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 80013c2:	4b0b      	ldr	r3, [pc, #44]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 80013c8:	4b09      	ldr	r3, [pc, #36]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013ca:	2200      	movs	r2, #0
 80013cc:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 80013ce:	4b08      	ldr	r3, [pc, #32]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013d0:	2200      	movs	r2, #0
 80013d2:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 80013d4:	4b06      	ldr	r3, [pc, #24]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 80013da:	4805      	ldr	r0, [pc, #20]	@ (80013f0 <MX_USB_OTG_FS_PCD_Init+0x58>)
 80013dc:	f001 fd9c 	bl	8002f18 <HAL_PCD_Init>
 80013e0:	4603      	mov	r3, r0
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d001      	beq.n	80013ea <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 80013e6:	f000 f8c1 	bl	800156c <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 80013ea:	bf00      	nop
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200004d8 	.word	0x200004d8

080013f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013fa:	2300      	movs	r3, #0
 80013fc:	607b      	str	r3, [r7, #4]
 80013fe:	4b1f      	ldr	r3, [pc, #124]	@ (800147c <MX_DMA_Init+0x88>)
 8001400:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001402:	4a1e      	ldr	r2, [pc, #120]	@ (800147c <MX_DMA_Init+0x88>)
 8001404:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001408:	6313      	str	r3, [r2, #48]	@ 0x30
 800140a:	4b1c      	ldr	r3, [pc, #112]	@ (800147c <MX_DMA_Init+0x88>)
 800140c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800140e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001412:	607b      	str	r3, [r7, #4]
 8001414:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001416:	2300      	movs	r3, #0
 8001418:	603b      	str	r3, [r7, #0]
 800141a:	4b18      	ldr	r3, [pc, #96]	@ (800147c <MX_DMA_Init+0x88>)
 800141c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800141e:	4a17      	ldr	r2, [pc, #92]	@ (800147c <MX_DMA_Init+0x88>)
 8001420:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001424:	6313      	str	r3, [r2, #48]	@ 0x30
 8001426:	4b15      	ldr	r3, [pc, #84]	@ (800147c <MX_DMA_Init+0x88>)
 8001428:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800142a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800142e:	603b      	str	r3, [r7, #0]
 8001430:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001432:	2200      	movs	r2, #0
 8001434:	2100      	movs	r1, #0
 8001436:	2010      	movs	r0, #16
 8001438:	f000 ff59 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800143c:	2010      	movs	r0, #16
 800143e:	f000 ff72 	bl	8002326 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 8001442:	2200      	movs	r2, #0
 8001444:	2100      	movs	r1, #0
 8001446:	2011      	movs	r0, #17
 8001448:	f000 ff51 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800144c:	2011      	movs	r0, #17
 800144e:	f000 ff6a 	bl	8002326 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001452:	2200      	movs	r2, #0
 8001454:	2100      	movs	r1, #0
 8001456:	203b      	movs	r0, #59	@ 0x3b
 8001458:	f000 ff49 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800145c:	203b      	movs	r0, #59	@ 0x3b
 800145e:	f000 ff62 	bl	8002326 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 0, 0);
 8001462:	2200      	movs	r2, #0
 8001464:	2100      	movs	r1, #0
 8001466:	2045      	movs	r0, #69	@ 0x45
 8001468:	f000 ff41 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 800146c:	2045      	movs	r0, #69	@ 0x45
 800146e:	f000 ff5a 	bl	8002326 <HAL_NVIC_EnableIRQ>

}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	40023800 	.word	0x40023800

08001480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b08a      	sub	sp, #40	@ 0x28
 8001484:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001486:	f107 0314 	add.w	r3, r7, #20
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]
 8001490:	609a      	str	r2, [r3, #8]
 8001492:	60da      	str	r2, [r3, #12]
 8001494:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001496:	2300      	movs	r3, #0
 8001498:	613b      	str	r3, [r7, #16]
 800149a:	4b31      	ldr	r3, [pc, #196]	@ (8001560 <MX_GPIO_Init+0xe0>)
 800149c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800149e:	4a30      	ldr	r2, [pc, #192]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014a0:	f043 0304 	orr.w	r3, r3, #4
 80014a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80014a6:	4b2e      	ldr	r3, [pc, #184]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014aa:	f003 0304 	and.w	r3, r3, #4
 80014ae:	613b      	str	r3, [r7, #16]
 80014b0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80014b2:	2300      	movs	r3, #0
 80014b4:	60fb      	str	r3, [r7, #12]
 80014b6:	4b2a      	ldr	r3, [pc, #168]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014ba:	4a29      	ldr	r2, [pc, #164]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014bc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80014c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80014c2:	4b27      	ldr	r3, [pc, #156]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014ca:	60fb      	str	r3, [r7, #12]
 80014cc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014ce:	2300      	movs	r3, #0
 80014d0:	60bb      	str	r3, [r7, #8]
 80014d2:	4b23      	ldr	r3, [pc, #140]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014d6:	4a22      	ldr	r2, [pc, #136]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014d8:	f043 0301 	orr.w	r3, r3, #1
 80014dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80014de:	4b20      	ldr	r3, [pc, #128]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014e2:	f003 0301 	and.w	r3, r3, #1
 80014e6:	60bb      	str	r3, [r7, #8]
 80014e8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ea:	2300      	movs	r3, #0
 80014ec:	607b      	str	r3, [r7, #4]
 80014ee:	4b1c      	ldr	r3, [pc, #112]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014f2:	4a1b      	ldr	r2, [pc, #108]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014f4:	f043 0302 	orr.w	r3, r3, #2
 80014f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80014fa:	4b19      	ldr	r3, [pc, #100]	@ (8001560 <MX_GPIO_Init+0xe0>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	607b      	str	r3, [r7, #4]
 8001504:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001506:	2200      	movs	r2, #0
 8001508:	2120      	movs	r1, #32
 800150a:	4816      	ldr	r0, [pc, #88]	@ (8001564 <MX_GPIO_Init+0xe4>)
 800150c:	f001 fcb8 	bl	8002e80 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001510:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001514:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001516:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 800151a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800151c:	2300      	movs	r3, #0
 800151e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	4619      	mov	r1, r3
 8001526:	4810      	ldr	r0, [pc, #64]	@ (8001568 <MX_GPIO_Init+0xe8>)
 8001528:	f001 fb26 	bl	8002b78 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800152c:	2320      	movs	r3, #32
 800152e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001530:	2301      	movs	r3, #1
 8001532:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001534:	2300      	movs	r3, #0
 8001536:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001538:	2300      	movs	r3, #0
 800153a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800153c:	f107 0314 	add.w	r3, r7, #20
 8001540:	4619      	mov	r1, r3
 8001542:	4808      	ldr	r0, [pc, #32]	@ (8001564 <MX_GPIO_Init+0xe4>)
 8001544:	f001 fb18 	bl	8002b78 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001548:	2200      	movs	r2, #0
 800154a:	2100      	movs	r1, #0
 800154c:	2028      	movs	r0, #40	@ 0x28
 800154e:	f000 fece 	bl	80022ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001552:	2028      	movs	r0, #40	@ 0x28
 8001554:	f000 fee7 	bl	8002326 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001558:	bf00      	nop
 800155a:	3728      	adds	r7, #40	@ 0x28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd80      	pop	{r7, pc}
 8001560:	40023800 	.word	0x40023800
 8001564:	40020000 	.word	0x40020000
 8001568:	40020800 	.word	0x40020800

0800156c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800156c:	b480      	push	{r7}
 800156e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001570:	b672      	cpsid	i
}
 8001572:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001574:	bf00      	nop
 8001576:	e7fd      	b.n	8001574 <Error_Handler+0x8>

08001578 <SD_Init>:

uint8_t g_msc2sd_buffer;
uint8_t g_vendor2sd_buffer;
uint8_t sd_buffer[BUFFER_SIZE]__attribute__((aligned(4))); // DMA 

void SD_Init(void){
 8001578:	b580      	push	{r7, lr}
 800157a:	b088      	sub	sp, #32
 800157c:	af00      	add	r7, sp, #0
	HAL_SD_CardInfoTypeDef pCardInfo;
	HAL_SD_GetCardInfo(&hsd, &pCardInfo);
 800157e:	463b      	mov	r3, r7
 8001580:	4619      	mov	r1, r3
 8001582:	480b      	ldr	r0, [pc, #44]	@ (80015b0 <SD_Init+0x38>)
 8001584:	f003 ff22 	bl	80053cc <HAL_SD_GetCardInfo>

	g_sd_block_nbr = pCardInfo.BlockNbr;
 8001588:	693b      	ldr	r3, [r7, #16]
 800158a:	4a0a      	ldr	r2, [pc, #40]	@ (80015b4 <SD_Init+0x3c>)
 800158c:	6013      	str	r3, [r2, #0]

	g_vendor_start_address = g_sd_block_nbr/2;
 800158e:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <SD_Init+0x3c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	085b      	lsrs	r3, r3, #1
 8001594:	4a08      	ldr	r2, [pc, #32]	@ (80015b8 <SD_Init+0x40>)
 8001596:	6013      	str	r3, [r2, #0]

	printf("[SD_Init] g_sd_block_nbr: %ld g_vendor_start_address: %ld\n", g_sd_block_nbr, g_vendor_start_address);
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <SD_Init+0x3c>)
 800159a:	681b      	ldr	r3, [r3, #0]
 800159c:	4a06      	ldr	r2, [pc, #24]	@ (80015b8 <SD_Init+0x40>)
 800159e:	6812      	ldr	r2, [r2, #0]
 80015a0:	4619      	mov	r1, r3
 80015a2:	4806      	ldr	r0, [pc, #24]	@ (80015bc <SD_Init+0x44>)
 80015a4:	f009 feee 	bl	800b384 <iprintf>
}
 80015a8:	bf00      	nop
 80015aa:	3720      	adds	r7, #32
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	200001fc 	.word	0x200001fc
 80015b4:	20000bbc 	.word	0x20000bbc
 80015b8:	20000bc0 	.word	0x20000bc0
 80015bc:	0800d35c 	.word	0x0800d35c

080015c0 <SD_Buffer_Reset>:

void SD_Buffer_Reset(void){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	af00      	add	r7, sp, #0
	memset(sd_buffer, 0, BUFFER_SIZE);
 80015c4:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80015c8:	2100      	movs	r1, #0
 80015ca:	4802      	ldr	r0, [pc, #8]	@ (80015d4 <SD_Buffer_Reset+0x14>)
 80015cc:	f00a f822 	bl	800b614 <memset>
}
 80015d0:	bf00      	nop
 80015d2:	bd80      	pop	{r7, pc}
 80015d4:	20000bc8 	.word	0x20000bc8

080015d8 <SD_Test>:

void SD_Test(void){
 80015d8:	b580      	push	{r7, lr}
 80015da:	b0c2      	sub	sp, #264	@ 0x108
 80015dc:	af00      	add	r7, sp, #0
	SD_Buffer_Reset();
 80015de:	f7ff ffef 	bl	80015c0 <SD_Buffer_Reset>

	// struct reset
	venpack_t test_pack;
	test_pack.magic = 0xBEEFCAFE;
 80015e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80015e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80015ea:	4a3c      	ldr	r2, [pc, #240]	@ (80016dc <SD_Test+0x104>)
 80015ec:	601a      	str	r2, [r3, #0]
	test_pack.info = 0x1C;
 80015ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80015f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80015f6:	221c      	movs	r2, #28
 80015f8:	711a      	strb	r2, [r3, #4]
	const char* com = "hello everyone";
 80015fa:	4b39      	ldr	r3, [pc, #228]	@ (80016e0 <SD_Test+0x108>)
 80015fc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
	test_pack.cmd_len = strlen(com);
 8001600:	f8d7 0104 	ldr.w	r0, [r7, #260]	@ 0x104
 8001604:	f7fe fe3c 	bl	8000280 <strlen>
 8001608:	4603      	mov	r3, r0
 800160a:	b29a      	uxth	r2, r3
 800160c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8001610:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001614:	f8a3 2005 	strh.w	r2, [r3, #5]
	memcpy(test_pack.command, com, test_pack.cmd_len );
 8001618:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800161c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001620:	f8b3 3005 	ldrh.w	r3, [r3, #5]
 8001624:	b29b      	uxth	r3, r3
 8001626:	461a      	mov	r2, r3
 8001628:	463b      	mov	r3, r7
 800162a:	3307      	adds	r3, #7
 800162c:	f8d7 1104 	ldr.w	r1, [r7, #260]	@ 0x104
 8001630:	4618      	mov	r0, r3
 8001632:	f00a f86e 	bl	800b712 <memcpy>

	// write
	memcpy(sd_buffer, &test_pack, VENPACK_SIZE);
 8001636:	4a2b      	ldr	r2, [pc, #172]	@ (80016e4 <SD_Test+0x10c>)
 8001638:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800163c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8001640:	4610      	mov	r0, r2
 8001642:	4619      	mov	r1, r3
 8001644:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001648:	461a      	mov	r2, r3
 800164a:	f00a f862 	bl	800b712 <memcpy>
	printf("[Write] %s \n", test_pack.command);
 800164e:	463b      	mov	r3, r7
 8001650:	3307      	adds	r3, #7
 8001652:	4619      	mov	r1, r3
 8001654:	4824      	ldr	r0, [pc, #144]	@ (80016e8 <SD_Test+0x110>)
 8001656:	f009 fe95 	bl	800b384 <iprintf>
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 800165a:	4b24      	ldr	r3, [pc, #144]	@ (80016ec <SD_Test+0x114>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	2200      	movs	r2, #0
 8001660:	625a      	str	r2, [r3, #36]	@ 0x24
	SD_Write_DMA_Async(g_vendor_start_address, sd_buffer, 32);
 8001662:	4b23      	ldr	r3, [pc, #140]	@ (80016f0 <SD_Test+0x118>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	2220      	movs	r2, #32
 8001668:	491e      	ldr	r1, [pc, #120]	@ (80016e4 <SD_Test+0x10c>)
 800166a:	4618      	mov	r0, r3
 800166c:	f000 f87c 	bl	8001768 <SD_Write_DMA_Async>

	// wait
	while(g_sd_state != SD_STATE_READY){} //  
 8001670:	bf00      	nop
 8001672:	4b20      	ldr	r3, [pc, #128]	@ (80016f4 <SD_Test+0x11c>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	b2db      	uxtb	r3, r3
 8001678:	2b00      	cmp	r3, #0
 800167a:	d1fa      	bne.n	8001672 <SD_Test+0x9a>
	printf("Write time: %ldus \n", __HAL_TIM_GET_COUNTER(&htim10));
 800167c:	4b1b      	ldr	r3, [pc, #108]	@ (80016ec <SD_Test+0x114>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001682:	4619      	mov	r1, r3
 8001684:	481c      	ldr	r0, [pc, #112]	@ (80016f8 <SD_Test+0x120>)
 8001686:	f009 fe7d 	bl	800b384 <iprintf>

	// buffer reset
	SD_Buffer_Reset();
 800168a:	f7ff ff99 	bl	80015c0 <SD_Buffer_Reset>

	// read
	__HAL_TIM_SET_COUNTER(&htim10, 0);
 800168e:	4b17      	ldr	r3, [pc, #92]	@ (80016ec <SD_Test+0x114>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	2200      	movs	r2, #0
 8001694:	625a      	str	r2, [r3, #36]	@ 0x24
	SD_Read_DMA_Async(g_vendor_start_address, sd_buffer, 32);
 8001696:	4b16      	ldr	r3, [pc, #88]	@ (80016f0 <SD_Test+0x118>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	2220      	movs	r2, #32
 800169c:	4911      	ldr	r1, [pc, #68]	@ (80016e4 <SD_Test+0x10c>)
 800169e:	4618      	mov	r0, r3
 80016a0:	f000 f892 	bl	80017c8 <SD_Read_DMA_Async>

	// wait
	while(g_sd_state != SD_STATE_READY){}
 80016a4:	bf00      	nop
 80016a6:	4b13      	ldr	r3, [pc, #76]	@ (80016f4 <SD_Test+0x11c>)
 80016a8:	781b      	ldrb	r3, [r3, #0]
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	2b00      	cmp	r3, #0
 80016ae:	d1fa      	bne.n	80016a6 <SD_Test+0xce>


	venpack_t* read_pack = (venpack_t*)sd_buffer;
 80016b0:	4b0c      	ldr	r3, [pc, #48]	@ (80016e4 <SD_Test+0x10c>)
 80016b2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	printf("Read time: %ldus \n", __HAL_TIM_GET_COUNTER(&htim10));
 80016b6:	4b0d      	ldr	r3, [pc, #52]	@ (80016ec <SD_Test+0x114>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80016bc:	4619      	mov	r1, r3
 80016be:	480f      	ldr	r0, [pc, #60]	@ (80016fc <SD_Test+0x124>)
 80016c0:	f009 fe60 	bl	800b384 <iprintf>
	printf("[Read] %s \n", read_pack->command);
 80016c4:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80016c8:	3307      	adds	r3, #7
 80016ca:	4619      	mov	r1, r3
 80016cc:	480c      	ldr	r0, [pc, #48]	@ (8001700 <SD_Test+0x128>)
 80016ce:	f009 fe59 	bl	800b384 <iprintf>
}
 80016d2:	bf00      	nop
 80016d4:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	beefcafe 	.word	0xbeefcafe
 80016e0:	0800d398 	.word	0x0800d398
 80016e4:	20000bc8 	.word	0x20000bc8
 80016e8:	0800d3a8 	.word	0x0800d3a8
 80016ec:	20000340 	.word	0x20000340
 80016f0:	20000bc0 	.word	0x20000bc0
 80016f4:	20000bc4 	.word	0x20000bc4
 80016f8:	0800d3b8 	.word	0x0800d3b8
 80016fc:	0800d3cc 	.word	0x0800d3cc
 8001700:	0800d3e0 	.word	0x0800d3e0

08001704 <HAL_SD_TxCpltCallback>:

void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd) {
 8001704:	b480      	push	{r7}
 8001706:	b083      	sub	sp, #12
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; //   ->   
 800170c:	4b04      	ldr	r3, [pc, #16]	@ (8001720 <HAL_SD_TxCpltCallback+0x1c>)
 800170e:	2200      	movs	r2, #0
 8001710:	701a      	strb	r2, [r3, #0]
//	printf("[Tx]\n");
}
 8001712:	bf00      	nop
 8001714:	370c      	adds	r7, #12
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
 800171e:	bf00      	nop
 8001720:	20000bc4 	.word	0x20000bc4

08001724 <HAL_SD_RxCpltCallback>:

void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd) {
 8001724:	b480      	push	{r7}
 8001726:	b083      	sub	sp, #12
 8001728:	af00      	add	r7, sp, #0
 800172a:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_READY; //   ->   
 800172c:	4b04      	ldr	r3, [pc, #16]	@ (8001740 <HAL_SD_RxCpltCallback+0x1c>)
 800172e:	2200      	movs	r2, #0
 8001730:	701a      	strb	r2, [r3, #0]
//	printf("[Rx]\n");
}
 8001732:	bf00      	nop
 8001734:	370c      	adds	r7, #12
 8001736:	46bd      	mov	sp, r7
 8001738:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173c:	4770      	bx	lr
 800173e:	bf00      	nop
 8001740:	20000bc4 	.word	0x20000bc4

08001744 <HAL_SD_ErrorCallback>:

void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	g_sd_state = SD_STATE_ERROR; //  
 800174c:	4b04      	ldr	r3, [pc, #16]	@ (8001760 <HAL_SD_ErrorCallback+0x1c>)
 800174e:	2203      	movs	r2, #3
 8001750:	701a      	strb	r2, [r3, #0]
	printf("[Err]\n");
 8001752:	4804      	ldr	r0, [pc, #16]	@ (8001764 <HAL_SD_ErrorCallback+0x20>)
 8001754:	f009 fe7e 	bl	800b454 <puts>
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	20000bc4 	.word	0x20000bc4
 8001764:	0800d3ec 	.word	0x0800d3ec

08001768 <SD_Write_DMA_Async>:

int SD_Write_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	60f8      	str	r0, [r7, #12]
 8001770:	60b9      	str	r1, [r7, #8]
 8001772:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
  if (g_sd_state != SD_STATE_READY) return -1; // Busy
 8001774:	4b12      	ldr	r3, [pc, #72]	@ (80017c0 <SD_Write_DMA_Async+0x58>)
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	b2db      	uxtb	r3, r3
 800177a:	2b00      	cmp	r3, #0
 800177c:	d002      	beq.n	8001784 <SD_Write_DMA_Async+0x1c>
 800177e:	f04f 33ff 	mov.w	r3, #4294967295
 8001782:	e019      	b.n	80017b8 <SD_Write_DMA_Async+0x50>
  while(HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER){} //  
 8001784:	bf00      	nop
 8001786:	480f      	ldr	r0, [pc, #60]	@ (80017c4 <SD_Write_DMA_Async+0x5c>)
 8001788:	f003 fee6 	bl	8005558 <HAL_SD_GetCardState>
 800178c:	4603      	mov	r3, r0
 800178e:	2b04      	cmp	r3, #4
 8001790:	d1f9      	bne.n	8001786 <SD_Write_DMA_Async+0x1e>
#endif //NON_CHECKED

	g_sd_state = SD_STATE_BUSY_TX;
 8001792:	4b0b      	ldr	r3, [pc, #44]	@ (80017c0 <SD_Write_DMA_Async+0x58>)
 8001794:	2201      	movs	r2, #1
 8001796:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_WriteBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68fa      	ldr	r2, [r7, #12]
 800179c:	68b9      	ldr	r1, [r7, #8]
 800179e:	4809      	ldr	r0, [pc, #36]	@ (80017c4 <SD_Write_DMA_Async+0x5c>)
 80017a0:	f003 f9fa 	bl	8004b98 <HAL_SD_WriteBlocks_DMA>
 80017a4:	4603      	mov	r3, r0
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d005      	beq.n	80017b6 <SD_Write_DMA_Async+0x4e>
		g_sd_state = SD_STATE_ERROR;
 80017aa:	4b05      	ldr	r3, [pc, #20]	@ (80017c0 <SD_Write_DMA_Async+0x58>)
 80017ac:	2203      	movs	r2, #3
 80017ae:	701a      	strb	r2, [r3, #0]
		return -3;
 80017b0:	f06f 0302 	mvn.w	r3, #2
 80017b4:	e000      	b.n	80017b8 <SD_Write_DMA_Async+0x50>
	}

	return 0;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3710      	adds	r7, #16
 80017bc:	46bd      	mov	sp, r7
 80017be:	bd80      	pop	{r7, pc}
 80017c0:	20000bc4 	.word	0x20000bc4
 80017c4:	200001fc 	.word	0x200001fc

080017c8 <SD_Read_DMA_Async>:

int SD_Read_DMA_Async(uint32_t lba, uint8_t *buf, uint32_t nblocks) {
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b084      	sub	sp, #16
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	60f8      	str	r0, [r7, #12]
 80017d0:	60b9      	str	r1, [r7, #8]
 80017d2:	607a      	str	r2, [r7, #4]
#ifndef FLAG_WAS_CHECKED
  if (g_sd_state != SD_STATE_READY) return -1;
 80017d4:	4b12      	ldr	r3, [pc, #72]	@ (8001820 <SD_Read_DMA_Async+0x58>)
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d002      	beq.n	80017e4 <SD_Read_DMA_Async+0x1c>
 80017de:	f04f 33ff 	mov.w	r3, #4294967295
 80017e2:	e019      	b.n	8001818 <SD_Read_DMA_Async+0x50>
  while(HAL_SD_GetCardState(&hsd) != HAL_SD_CARD_TRANSFER){} //  
 80017e4:	bf00      	nop
 80017e6:	480f      	ldr	r0, [pc, #60]	@ (8001824 <SD_Read_DMA_Async+0x5c>)
 80017e8:	f003 feb6 	bl	8005558 <HAL_SD_GetCardState>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b04      	cmp	r3, #4
 80017f0:	d1f9      	bne.n	80017e6 <SD_Read_DMA_Async+0x1e>
#endif // NON_CHECKED

	g_sd_state = SD_STATE_BUSY_RX;
 80017f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001820 <SD_Read_DMA_Async+0x58>)
 80017f4:	2202      	movs	r2, #2
 80017f6:	701a      	strb	r2, [r3, #0]
	if (HAL_SD_ReadBlocks_DMA(&hsd, buf, lba, nblocks) != HAL_OK) {
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	68fa      	ldr	r2, [r7, #12]
 80017fc:	68b9      	ldr	r1, [r7, #8]
 80017fe:	4809      	ldr	r0, [pc, #36]	@ (8001824 <SD_Read_DMA_Async+0x5c>)
 8001800:	f003 f8e8 	bl	80049d4 <HAL_SD_ReadBlocks_DMA>
 8001804:	4603      	mov	r3, r0
 8001806:	2b00      	cmp	r3, #0
 8001808:	d005      	beq.n	8001816 <SD_Read_DMA_Async+0x4e>
		g_sd_state = SD_STATE_ERROR;
 800180a:	4b05      	ldr	r3, [pc, #20]	@ (8001820 <SD_Read_DMA_Async+0x58>)
 800180c:	2203      	movs	r2, #3
 800180e:	701a      	strb	r2, [r3, #0]
		return -3;
 8001810:	f06f 0302 	mvn.w	r3, #2
 8001814:	e000      	b.n	8001818 <SD_Read_DMA_Async+0x50>
	}

	return 0; //  
 8001816:	2300      	movs	r3, #0
}
 8001818:	4618      	mov	r0, r3
 800181a:	3710      	adds	r7, #16
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20000bc4 	.word	0x20000bc4
 8001824:	200001fc 	.word	0x200001fc

08001828 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b10      	ldr	r3, [pc, #64]	@ (8001874 <HAL_MspInit+0x4c>)
 8001834:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001836:	4a0f      	ldr	r2, [pc, #60]	@ (8001874 <HAL_MspInit+0x4c>)
 8001838:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800183c:	6453      	str	r3, [r2, #68]	@ 0x44
 800183e:	4b0d      	ldr	r3, [pc, #52]	@ (8001874 <HAL_MspInit+0x4c>)
 8001840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001842:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]
 800184e:	4b09      	ldr	r3, [pc, #36]	@ (8001874 <HAL_MspInit+0x4c>)
 8001850:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001852:	4a08      	ldr	r2, [pc, #32]	@ (8001874 <HAL_MspInit+0x4c>)
 8001854:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001858:	6413      	str	r3, [r2, #64]	@ 0x40
 800185a:	4b06      	ldr	r3, [pc, #24]	@ (8001874 <HAL_MspInit+0x4c>)
 800185c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001862:	603b      	str	r3, [r7, #0]
 8001864:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001866:	2007      	movs	r0, #7
 8001868:	f000 fd36 	bl	80022d8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}
 8001874:	40023800 	.word	0x40023800

08001878 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b08c      	sub	sp, #48	@ 0x30
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001880:	f107 031c 	add.w	r3, r7, #28
 8001884:	2200      	movs	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	605a      	str	r2, [r3, #4]
 800188a:	609a      	str	r2, [r3, #8]
 800188c:	60da      	str	r2, [r3, #12]
 800188e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a79      	ldr	r2, [pc, #484]	@ (8001a7c <HAL_SD_MspInit+0x204>)
 8001896:	4293      	cmp	r3, r2
 8001898:	f040 80eb 	bne.w	8001a72 <HAL_SD_MspInit+0x1fa>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 800189c:	2300      	movs	r3, #0
 800189e:	61bb      	str	r3, [r7, #24]
 80018a0:	4b77      	ldr	r3, [pc, #476]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018a4:	4a76      	ldr	r2, [pc, #472]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80018aa:	6453      	str	r3, [r2, #68]	@ 0x44
 80018ac:	4b74      	ldr	r3, [pc, #464]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80018b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80018b4:	61bb      	str	r3, [r7, #24]
 80018b6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018b8:	2300      	movs	r3, #0
 80018ba:	617b      	str	r3, [r7, #20]
 80018bc:	4b70      	ldr	r3, [pc, #448]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018c0:	4a6f      	ldr	r2, [pc, #444]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018c2:	f043 0301 	orr.w	r3, r3, #1
 80018c6:	6313      	str	r3, [r2, #48]	@ 0x30
 80018c8:	4b6d      	ldr	r3, [pc, #436]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018cc:	f003 0301 	and.w	r3, r3, #1
 80018d0:	617b      	str	r3, [r7, #20]
 80018d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d4:	2300      	movs	r3, #0
 80018d6:	613b      	str	r3, [r7, #16]
 80018d8:	4b69      	ldr	r3, [pc, #420]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018dc:	4a68      	ldr	r2, [pc, #416]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018de:	f043 0302 	orr.w	r3, r3, #2
 80018e2:	6313      	str	r3, [r2, #48]	@ 0x30
 80018e4:	4b66      	ldr	r3, [pc, #408]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018e8:	f003 0302 	and.w	r3, r3, #2
 80018ec:	613b      	str	r3, [r7, #16]
 80018ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018f0:	2300      	movs	r3, #0
 80018f2:	60fb      	str	r3, [r7, #12]
 80018f4:	4b62      	ldr	r3, [pc, #392]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018f8:	4a61      	ldr	r2, [pc, #388]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 80018fa:	f043 0304 	orr.w	r3, r3, #4
 80018fe:	6313      	str	r3, [r2, #48]	@ 0x30
 8001900:	4b5f      	ldr	r3, [pc, #380]	@ (8001a80 <HAL_SD_MspInit+0x208>)
 8001902:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001904:	f003 0304 	and.w	r3, r3, #4
 8001908:	60fb      	str	r3, [r7, #12]
 800190a:	68fb      	ldr	r3, [r7, #12]
    PC8     ------> SDIO_D0
    PC9     ------> SDIO_D1
    PA9     ------> SDIO_D2
    PC11     ------> SDIO_D3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_9;
 800190c:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8001910:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001912:	2302      	movs	r3, #2
 8001914:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001916:	2300      	movs	r3, #0
 8001918:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800191a:	2303      	movs	r3, #3
 800191c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 800191e:	230c      	movs	r3, #12
 8001920:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001922:	f107 031c 	add.w	r3, r7, #28
 8001926:	4619      	mov	r1, r3
 8001928:	4856      	ldr	r0, [pc, #344]	@ (8001a84 <HAL_SD_MspInit+0x20c>)
 800192a:	f001 f925 	bl	8002b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800192e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001932:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001934:	2302      	movs	r3, #2
 8001936:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001938:	2300      	movs	r3, #0
 800193a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193c:	2303      	movs	r3, #3
 800193e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001940:	230c      	movs	r3, #12
 8001942:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001944:	f107 031c 	add.w	r3, r7, #28
 8001948:	4619      	mov	r1, r3
 800194a:	484f      	ldr	r0, [pc, #316]	@ (8001a88 <HAL_SD_MspInit+0x210>)
 800194c:	f001 f914 	bl	8002b78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_11;
 8001950:	f44f 6330 	mov.w	r3, #2816	@ 0xb00
 8001954:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001956:	2302      	movs	r3, #2
 8001958:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800195e:	2303      	movs	r3, #3
 8001960:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8001962:	230c      	movs	r3, #12
 8001964:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001966:	f107 031c 	add.w	r3, r7, #28
 800196a:	4619      	mov	r1, r3
 800196c:	4847      	ldr	r0, [pc, #284]	@ (8001a8c <HAL_SD_MspInit+0x214>)
 800196e:	f001 f903 	bl	8002b78 <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8001972:	4b47      	ldr	r3, [pc, #284]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 8001974:	4a47      	ldr	r2, [pc, #284]	@ (8001a94 <HAL_SD_MspInit+0x21c>)
 8001976:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8001978:	4b45      	ldr	r3, [pc, #276]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 800197a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800197e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001980:	4b43      	ldr	r3, [pc, #268]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 8001982:	2200      	movs	r2, #0
 8001984:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001986:	4b42      	ldr	r3, [pc, #264]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 8001988:	2200      	movs	r2, #0
 800198a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 800198c:	4b40      	ldr	r3, [pc, #256]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 800198e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001992:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001994:	4b3e      	ldr	r3, [pc, #248]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 8001996:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 800199a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800199c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 800199e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80019a2:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 80019a4:	4b3a      	ldr	r3, [pc, #232]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019a6:	2220      	movs	r2, #32
 80019a8:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80019aa:	4b39      	ldr	r3, [pc, #228]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019ac:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80019b0:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80019b2:	4b37      	ldr	r3, [pc, #220]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019b4:	2204      	movs	r2, #4
 80019b6:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80019b8:	4b35      	ldr	r3, [pc, #212]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019ba:	2203      	movs	r2, #3
 80019bc:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 80019be:	4b34      	ldr	r3, [pc, #208]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019c0:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 80019c4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 80019c6:	4b32      	ldr	r3, [pc, #200]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019c8:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80019cc:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 80019ce:	4830      	ldr	r0, [pc, #192]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019d0:	f000 fcc4 	bl	800235c <HAL_DMA_Init>
 80019d4:	4603      	mov	r3, r0
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d001      	beq.n	80019de <HAL_SD_MspInit+0x166>
    {
      Error_Handler();
 80019da:	f7ff fdc7 	bl	800156c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80019e4:	4a2a      	ldr	r2, [pc, #168]	@ (8001a90 <HAL_SD_MspInit+0x218>)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 80019ea:	4b2b      	ldr	r3, [pc, #172]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 80019ec:	4a2b      	ldr	r2, [pc, #172]	@ (8001a9c <HAL_SD_MspInit+0x224>)
 80019ee:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 80019f0:	4b29      	ldr	r3, [pc, #164]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 80019f2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80019f6:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80019f8:	4b27      	ldr	r3, [pc, #156]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 80019fa:	2240      	movs	r2, #64	@ 0x40
 80019fc:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80019fe:	4b26      	ldr	r3, [pc, #152]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a00:	2200      	movs	r2, #0
 8001a02:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001a04:	4b24      	ldr	r3, [pc, #144]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a06:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001a0a:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001a0c:	4b22      	ldr	r3, [pc, #136]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a0e:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a12:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001a14:	4b20      	ldr	r3, [pc, #128]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a1a:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8001a1c:	4b1e      	ldr	r3, [pc, #120]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a1e:	2220      	movs	r2, #32
 8001a20:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001a22:	4b1d      	ldr	r3, [pc, #116]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a24:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001a28:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8001a2a:	4b1b      	ldr	r3, [pc, #108]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a2c:	2204      	movs	r2, #4
 8001a2e:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8001a30:	4b19      	ldr	r3, [pc, #100]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a32:	2203      	movs	r2, #3
 8001a34:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8001a36:	4b18      	ldr	r3, [pc, #96]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a38:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8001a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8001a3e:	4b16      	ldr	r3, [pc, #88]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a40:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8001a44:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8001a46:	4814      	ldr	r0, [pc, #80]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a48:	f000 fc88 	bl	800235c <HAL_DMA_Init>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d001      	beq.n	8001a56 <HAL_SD_MspInit+0x1de>
    {
      Error_Handler();
 8001a52:	f7ff fd8b 	bl	800156c <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	4a0f      	ldr	r2, [pc, #60]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a5a:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001a5c:	4a0e      	ldr	r2, [pc, #56]	@ (8001a98 <HAL_SD_MspInit+0x220>)
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO interrupt Init */
    HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 8001a62:	2200      	movs	r2, #0
 8001a64:	2100      	movs	r1, #0
 8001a66:	2031      	movs	r0, #49	@ 0x31
 8001a68:	f000 fc41 	bl	80022ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SDIO_IRQn);
 8001a6c:	2031      	movs	r0, #49	@ 0x31
 8001a6e:	f000 fc5a 	bl	8002326 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8001a72:	bf00      	nop
 8001a74:	3730      	adds	r7, #48	@ 0x30
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	bf00      	nop
 8001a7c:	40012c00 	.word	0x40012c00
 8001a80:	40023800 	.word	0x40023800
 8001a84:	40020000 	.word	0x40020000
 8001a88:	40020400 	.word	0x40020400
 8001a8c:	40020800 	.word	0x40020800
 8001a90:	20000280 	.word	0x20000280
 8001a94:	40026458 	.word	0x40026458
 8001a98:	200002e0 	.word	0x200002e0
 8001a9c:	400264a0 	.word	0x400264a0

08001aa0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001aa0:	b580      	push	{r7, lr}
 8001aa2:	b084      	sub	sp, #16
 8001aa4:	af00      	add	r7, sp, #0
 8001aa6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM10)
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	4a18      	ldr	r2, [pc, #96]	@ (8001b10 <HAL_TIM_Base_MspInit+0x70>)
 8001aae:	4293      	cmp	r3, r2
 8001ab0:	d10e      	bne.n	8001ad0 <HAL_TIM_Base_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM10_MspInit 0 */

    /* USER CODE END TIM10_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM10_CLK_ENABLE();
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	60fb      	str	r3, [r7, #12]
 8001ab6:	4b17      	ldr	r3, [pc, #92]	@ (8001b14 <HAL_TIM_Base_MspInit+0x74>)
 8001ab8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aba:	4a16      	ldr	r2, [pc, #88]	@ (8001b14 <HAL_TIM_Base_MspInit+0x74>)
 8001abc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001ac0:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ac2:	4b14      	ldr	r3, [pc, #80]	@ (8001b14 <HAL_TIM_Base_MspInit+0x74>)
 8001ac4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ac6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001aca:	60fb      	str	r3, [r7, #12]
 8001acc:	68fb      	ldr	r3, [r7, #12]
    /* USER CODE BEGIN TIM11_MspInit 1 */

    /* USER CODE END TIM11_MspInit 1 */
  }

}
 8001ace:	e01a      	b.n	8001b06 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM11)
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a10      	ldr	r2, [pc, #64]	@ (8001b18 <HAL_TIM_Base_MspInit+0x78>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d115      	bne.n	8001b06 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM11_CLK_ENABLE();
 8001ada:	2300      	movs	r3, #0
 8001adc:	60bb      	str	r3, [r7, #8]
 8001ade:	4b0d      	ldr	r3, [pc, #52]	@ (8001b14 <HAL_TIM_Base_MspInit+0x74>)
 8001ae0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ae2:	4a0c      	ldr	r2, [pc, #48]	@ (8001b14 <HAL_TIM_Base_MspInit+0x74>)
 8001ae4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001ae8:	6453      	str	r3, [r2, #68]	@ 0x44
 8001aea:	4b0a      	ldr	r3, [pc, #40]	@ (8001b14 <HAL_TIM_Base_MspInit+0x74>)
 8001aec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001aee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001af2:	60bb      	str	r3, [r7, #8]
 8001af4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 8001af6:	2200      	movs	r2, #0
 8001af8:	2100      	movs	r1, #0
 8001afa:	201a      	movs	r0, #26
 8001afc:	f000 fbf7 	bl	80022ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001b00:	201a      	movs	r0, #26
 8001b02:	f000 fc10 	bl	8002326 <HAL_NVIC_EnableIRQ>
}
 8001b06:	bf00      	nop
 8001b08:	3710      	adds	r7, #16
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	bd80      	pop	{r7, pc}
 8001b0e:	bf00      	nop
 8001b10:	40014400 	.word	0x40014400
 8001b14:	40023800 	.word	0x40023800
 8001b18:	40014800 	.word	0x40014800

08001b1c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	f107 0314 	add.w	r3, r7, #20
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	4a4c      	ldr	r2, [pc, #304]	@ (8001c6c <HAL_UART_MspInit+0x150>)
 8001b3a:	4293      	cmp	r3, r2
 8001b3c:	f040 8091 	bne.w	8001c62 <HAL_UART_MspInit+0x146>
  {
    /* USER CODE BEGIN USART2_MspInit 0 */

    /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001b40:	2300      	movs	r3, #0
 8001b42:	613b      	str	r3, [r7, #16]
 8001b44:	4b4a      	ldr	r3, [pc, #296]	@ (8001c70 <HAL_UART_MspInit+0x154>)
 8001b46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b48:	4a49      	ldr	r2, [pc, #292]	@ (8001c70 <HAL_UART_MspInit+0x154>)
 8001b4a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b4e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001b50:	4b47      	ldr	r3, [pc, #284]	@ (8001c70 <HAL_UART_MspInit+0x154>)
 8001b52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001b54:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001b58:	613b      	str	r3, [r7, #16]
 8001b5a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	60fb      	str	r3, [r7, #12]
 8001b60:	4b43      	ldr	r3, [pc, #268]	@ (8001c70 <HAL_UART_MspInit+0x154>)
 8001b62:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b64:	4a42      	ldr	r2, [pc, #264]	@ (8001c70 <HAL_UART_MspInit+0x154>)
 8001b66:	f043 0301 	orr.w	r3, r3, #1
 8001b6a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001b6c:	4b40      	ldr	r3, [pc, #256]	@ (8001c70 <HAL_UART_MspInit+0x154>)
 8001b6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b70:	f003 0301 	and.w	r3, r3, #1
 8001b74:	60fb      	str	r3, [r7, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001b78:	230c      	movs	r3, #12
 8001b7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b7c:	2302      	movs	r3, #2
 8001b7e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b80:	2300      	movs	r3, #0
 8001b82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b84:	2303      	movs	r3, #3
 8001b86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001b88:	2307      	movs	r3, #7
 8001b8a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b8c:	f107 0314 	add.w	r3, r7, #20
 8001b90:	4619      	mov	r1, r3
 8001b92:	4838      	ldr	r0, [pc, #224]	@ (8001c74 <HAL_UART_MspInit+0x158>)
 8001b94:	f000 fff0 	bl	8002b78 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001b98:	4b37      	ldr	r3, [pc, #220]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001b9a:	4a38      	ldr	r2, [pc, #224]	@ (8001c7c <HAL_UART_MspInit+0x160>)
 8001b9c:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8001b9e:	4b36      	ldr	r3, [pc, #216]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001ba0:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001ba4:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001ba6:	4b34      	ldr	r3, [pc, #208]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001ba8:	2200      	movs	r2, #0
 8001baa:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bac:	4b32      	ldr	r3, [pc, #200]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001bb2:	4b31      	ldr	r3, [pc, #196]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001bb8:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bba:	4b2f      	ldr	r3, [pc, #188]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc0:	4b2d      	ldr	r3, [pc, #180]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bc2:	2200      	movs	r2, #0
 8001bc4:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001bc6:	4b2c      	ldr	r3, [pc, #176]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bc8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001bcc:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001bce:	4b2a      	ldr	r3, [pc, #168]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001bd4:	4b28      	ldr	r3, [pc, #160]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001bda:	4827      	ldr	r0, [pc, #156]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bdc:	f000 fbbe 	bl	800235c <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8001be6:	f7ff fcc1 	bl	800156c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	4a22      	ldr	r2, [pc, #136]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bee:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001bf0:	4a21      	ldr	r2, [pc, #132]	@ (8001c78 <HAL_UART_MspInit+0x15c>)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8001bf6:	4b22      	ldr	r3, [pc, #136]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001bf8:	4a22      	ldr	r2, [pc, #136]	@ (8001c84 <HAL_UART_MspInit+0x168>)
 8001bfa:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8001bfc:	4b20      	ldr	r3, [pc, #128]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001bfe:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001c02:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001c04:	4b1e      	ldr	r3, [pc, #120]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c06:	2240      	movs	r2, #64	@ 0x40
 8001c08:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001c0a:	4b1d      	ldr	r3, [pc, #116]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001c10:	4b1b      	ldr	r3, [pc, #108]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c12:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001c16:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001c18:	4b19      	ldr	r3, [pc, #100]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001c1e:	4b18      	ldr	r3, [pc, #96]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c20:	2200      	movs	r2, #0
 8001c22:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8001c24:	4b16      	ldr	r3, [pc, #88]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001c2a:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001c30:	4b13      	ldr	r3, [pc, #76]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c32:	2200      	movs	r2, #0
 8001c34:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8001c36:	4812      	ldr	r0, [pc, #72]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c38:	f000 fb90 	bl	800235c <HAL_DMA_Init>
 8001c3c:	4603      	mov	r3, r0
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d001      	beq.n	8001c46 <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 8001c42:	f7ff fc93 	bl	800156c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	4a0d      	ldr	r2, [pc, #52]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c4a:	639a      	str	r2, [r3, #56]	@ 0x38
 8001c4c:	4a0c      	ldr	r2, [pc, #48]	@ (8001c80 <HAL_UART_MspInit+0x164>)
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c52:	2200      	movs	r2, #0
 8001c54:	2100      	movs	r1, #0
 8001c56:	2026      	movs	r0, #38	@ 0x26
 8001c58:	f000 fb49 	bl	80022ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c5c:	2026      	movs	r0, #38	@ 0x26
 8001c5e:	f000 fb62 	bl	8002326 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART2_MspInit 1 */

  }

}
 8001c62:	bf00      	nop
 8001c64:	3728      	adds	r7, #40	@ 0x28
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	40004400 	.word	0x40004400
 8001c70:	40023800 	.word	0x40023800
 8001c74:	40020000 	.word	0x40020000
 8001c78:	20000418 	.word	0x20000418
 8001c7c:	40026088 	.word	0x40026088
 8001c80:	20000478 	.word	0x20000478
 8001c84:	400260a0 	.word	0x400260a0

08001c88 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b08a      	sub	sp, #40	@ 0x28
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	2200      	movs	r2, #0
 8001c96:	601a      	str	r2, [r3, #0]
 8001c98:	605a      	str	r2, [r3, #4]
 8001c9a:	609a      	str	r2, [r3, #8]
 8001c9c:	60da      	str	r2, [r3, #12]
 8001c9e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001ca8:	d13a      	bne.n	8001d20 <HAL_PCD_MspInit+0x98>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001caa:	2300      	movs	r3, #0
 8001cac:	613b      	str	r3, [r7, #16]
 8001cae:	4b1e      	ldr	r3, [pc, #120]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cb2:	4a1d      	ldr	r2, [pc, #116]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cb4:	f043 0301 	orr.w	r3, r3, #1
 8001cb8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001cba:	4b1b      	ldr	r3, [pc, #108]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cbe:	f003 0301 	and.w	r3, r3, #1
 8001cc2:	613b      	str	r3, [r7, #16]
 8001cc4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001cc6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001cca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ccc:	2302      	movs	r3, #2
 8001cce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cd0:	2300      	movs	r3, #0
 8001cd2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cd4:	2303      	movs	r3, #3
 8001cd6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001cd8:	230a      	movs	r3, #10
 8001cda:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cdc:	f107 0314 	add.w	r3, r7, #20
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	4812      	ldr	r0, [pc, #72]	@ (8001d2c <HAL_PCD_MspInit+0xa4>)
 8001ce4:	f000 ff48 	bl	8002b78 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8001ce8:	4b0f      	ldr	r3, [pc, #60]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001cec:	4a0e      	ldr	r2, [pc, #56]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001cf2:	6353      	str	r3, [r2, #52]	@ 0x34
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	60fb      	str	r3, [r7, #12]
 8001cf8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001cfe:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001d02:	6453      	str	r3, [r2, #68]	@ 0x44
 8001d04:	4b08      	ldr	r3, [pc, #32]	@ (8001d28 <HAL_PCD_MspInit+0xa0>)
 8001d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d08:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	68fb      	ldr	r3, [r7, #12]
    /* USB_OTG_FS interrupt Init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8001d10:	2200      	movs	r2, #0
 8001d12:	2100      	movs	r1, #0
 8001d14:	2043      	movs	r0, #67	@ 0x43
 8001d16:	f000 faea 	bl	80022ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8001d1a:	2043      	movs	r0, #67	@ 0x43
 8001d1c:	f000 fb03 	bl	8002326 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 8001d20:	bf00      	nop
 8001d22:	3728      	adds	r7, #40	@ 0x28
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40023800 	.word	0x40023800
 8001d2c:	40020000 	.word	0x40020000

08001d30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001d34:	bf00      	nop
 8001d36:	e7fd      	b.n	8001d34 <NMI_Handler+0x4>

08001d38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d3c:	bf00      	nop
 8001d3e:	e7fd      	b.n	8001d3c <HardFault_Handler+0x4>

08001d40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d40:	b480      	push	{r7}
 8001d42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d44:	bf00      	nop
 8001d46:	e7fd      	b.n	8001d44 <MemManage_Handler+0x4>

08001d48 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d48:	b480      	push	{r7}
 8001d4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d4c:	bf00      	nop
 8001d4e:	e7fd      	b.n	8001d4c <BusFault_Handler+0x4>

08001d50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d50:	b480      	push	{r7}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d54:	bf00      	nop
 8001d56:	e7fd      	b.n	8001d54 <UsageFault_Handler+0x4>

08001d58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d5c:	bf00      	nop
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d64:	4770      	bx	lr

08001d66 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d66:	b480      	push	{r7}
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d6a:	bf00      	nop
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d72:	4770      	bx	lr

08001d74 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d78:	bf00      	nop
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d80:	4770      	bx	lr

08001d82 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d82:	b580      	push	{r7, lr}
 8001d84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d86:	f000 f993 	bl	80020b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d8a:	bf00      	nop
 8001d8c:	bd80      	pop	{r7, pc}
	...

08001d90 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001d90:	b580      	push	{r7, lr}
 8001d92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001d94:	4802      	ldr	r0, [pc, #8]	@ (8001da0 <DMA1_Stream5_IRQHandler+0x10>)
 8001d96:	f000 fc79 	bl	800268c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	bd80      	pop	{r7, pc}
 8001d9e:	bf00      	nop
 8001da0:	20000418 	.word	0x20000418

08001da4 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001da8:	4802      	ldr	r0, [pc, #8]	@ (8001db4 <DMA1_Stream6_IRQHandler+0x10>)
 8001daa:	f000 fc6f 	bl	800268c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001dae:	bf00      	nop
 8001db0:	bd80      	pop	{r7, pc}
 8001db2:	bf00      	nop
 8001db4:	20000478 	.word	0x20000478

08001db8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8001db8:	b580      	push	{r7, lr}
 8001dba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8001dbc:	4802      	ldr	r0, [pc, #8]	@ (8001dc8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001dbe:	f004 fae9 	bl	8006394 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001dc2:	bf00      	nop
 8001dc4:	bd80      	pop	{r7, pc}
 8001dc6:	bf00      	nop
 8001dc8:	20000388 	.word	0x20000388

08001dcc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001dd0:	4802      	ldr	r0, [pc, #8]	@ (8001ddc <USART2_IRQHandler+0x10>)
 8001dd2:	f004 fff5 	bl	8006dc0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001dd6:	bf00      	nop
 8001dd8:	bd80      	pop	{r7, pc}
 8001dda:	bf00      	nop
 8001ddc:	200003d0 	.word	0x200003d0

08001de0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001de4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001de8:	f001 f87e 	bl	8002ee8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001dec:	bf00      	nop
 8001dee:	bd80      	pop	{r7, pc}

08001df0 <SDIO_IRQHandler>:

/**
  * @brief This function handles SDIO global interrupt.
  */
void SDIO_IRQHandler(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDIO_IRQn 0 */

  /* USER CODE END SDIO_IRQn 0 */
  HAL_SD_IRQHandler(&hsd);
 8001df4:	4802      	ldr	r0, [pc, #8]	@ (8001e00 <SDIO_IRQHandler+0x10>)
 8001df6:	f002 ffb5 	bl	8004d64 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDIO_IRQn 1 */

  /* USER CODE END SDIO_IRQn 1 */
}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	200001fc 	.word	0x200001fc

08001e04 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001e04:	b580      	push	{r7, lr}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8001e08:	4802      	ldr	r0, [pc, #8]	@ (8001e14 <DMA2_Stream3_IRQHandler+0x10>)
 8001e0a:	f000 fc3f 	bl	800268c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	bd80      	pop	{r7, pc}
 8001e12:	bf00      	nop
 8001e14:	20000280 	.word	0x20000280

08001e18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001e18:	b580      	push	{r7, lr}
 8001e1a:	af00      	add	r7, sp, #0
#ifndef WITHOUT_TUD
	tud_int_handler(0);
	return;
#endif // WITHOUT_TUD
  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001e1c:	4802      	ldr	r0, [pc, #8]	@ (8001e28 <OTG_FS_IRQHandler+0x10>)
 8001e1e:	f001 f98a 	bl	8003136 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001e22:	bf00      	nop
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	200004d8 	.word	0x200004d8

08001e2c <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8001e30:	4802      	ldr	r0, [pc, #8]	@ (8001e3c <DMA2_Stream6_IRQHandler+0x10>)
 8001e32:	f000 fc2b 	bl	800268c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8001e36:	bf00      	nop
 8001e38:	bd80      	pop	{r7, pc}
 8001e3a:	bf00      	nop
 8001e3c:	200002e0 	.word	0x200002e0

08001e40 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001e40:	b480      	push	{r7}
 8001e42:	af00      	add	r7, sp, #0
  return 1;
 8001e44:	2301      	movs	r3, #1
}
 8001e46:	4618      	mov	r0, r3
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr

08001e50 <_kill>:

int _kill(int pid, int sig)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b082      	sub	sp, #8
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]
 8001e58:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001e5a:	f009 fc2d 	bl	800b6b8 <__errno>
 8001e5e:	4603      	mov	r3, r0
 8001e60:	2216      	movs	r2, #22
 8001e62:	601a      	str	r2, [r3, #0]
  return -1;
 8001e64:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3708      	adds	r7, #8
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}

08001e70 <_exit>:

void _exit (int status)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b082      	sub	sp, #8
 8001e74:	af00      	add	r7, sp, #0
 8001e76:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001e78:	f04f 31ff 	mov.w	r1, #4294967295
 8001e7c:	6878      	ldr	r0, [r7, #4]
 8001e7e:	f7ff ffe7 	bl	8001e50 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001e82:	bf00      	nop
 8001e84:	e7fd      	b.n	8001e82 <_exit+0x12>

08001e86 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b086      	sub	sp, #24
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	60f8      	str	r0, [r7, #12]
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e92:	2300      	movs	r3, #0
 8001e94:	617b      	str	r3, [r7, #20]
 8001e96:	e00a      	b.n	8001eae <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e98:	f3af 8000 	nop.w
 8001e9c:	4601      	mov	r1, r0
 8001e9e:	68bb      	ldr	r3, [r7, #8]
 8001ea0:	1c5a      	adds	r2, r3, #1
 8001ea2:	60ba      	str	r2, [r7, #8]
 8001ea4:	b2ca      	uxtb	r2, r1
 8001ea6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	3301      	adds	r3, #1
 8001eac:	617b      	str	r3, [r7, #20]
 8001eae:	697a      	ldr	r2, [r7, #20]
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	429a      	cmp	r2, r3
 8001eb4:	dbf0      	blt.n	8001e98 <_read+0x12>
  }

  return len;
 8001eb6:	687b      	ldr	r3, [r7, #4]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3718      	adds	r7, #24
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b083      	sub	sp, #12
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ec8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ecc:	4618      	mov	r0, r3
 8001ece:	370c      	adds	r7, #12
 8001ed0:	46bd      	mov	sp, r7
 8001ed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed6:	4770      	bx	lr

08001ed8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b083      	sub	sp, #12
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]
 8001ee0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001ee8:	605a      	str	r2, [r3, #4]
  return 0;
 8001eea:	2300      	movs	r3, #0
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	370c      	adds	r7, #12
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef6:	4770      	bx	lr

08001ef8 <_isatty>:

int _isatty(int file)
{
 8001ef8:	b480      	push	{r7}
 8001efa:	b083      	sub	sp, #12
 8001efc:	af00      	add	r7, sp, #0
 8001efe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f00:	2301      	movs	r3, #1
}
 8001f02:	4618      	mov	r0, r3
 8001f04:	370c      	adds	r7, #12
 8001f06:	46bd      	mov	sp, r7
 8001f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0c:	4770      	bx	lr

08001f0e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f0e:	b480      	push	{r7}
 8001f10:	b085      	sub	sp, #20
 8001f12:	af00      	add	r7, sp, #0
 8001f14:	60f8      	str	r0, [r7, #12]
 8001f16:	60b9      	str	r1, [r7, #8]
 8001f18:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3714      	adds	r7, #20
 8001f20:	46bd      	mov	sp, r7
 8001f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f26:	4770      	bx	lr

08001f28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b086      	sub	sp, #24
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f30:	4a14      	ldr	r2, [pc, #80]	@ (8001f84 <_sbrk+0x5c>)
 8001f32:	4b15      	ldr	r3, [pc, #84]	@ (8001f88 <_sbrk+0x60>)
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f3c:	4b13      	ldr	r3, [pc, #76]	@ (8001f8c <_sbrk+0x64>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d102      	bne.n	8001f4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f44:	4b11      	ldr	r3, [pc, #68]	@ (8001f8c <_sbrk+0x64>)
 8001f46:	4a12      	ldr	r2, [pc, #72]	@ (8001f90 <_sbrk+0x68>)
 8001f48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f4a:	4b10      	ldr	r3, [pc, #64]	@ (8001f8c <_sbrk+0x64>)
 8001f4c:	681a      	ldr	r2, [r3, #0]
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4413      	add	r3, r2
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	429a      	cmp	r2, r3
 8001f56:	d207      	bcs.n	8001f68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f58:	f009 fbae 	bl	800b6b8 <__errno>
 8001f5c:	4603      	mov	r3, r0
 8001f5e:	220c      	movs	r2, #12
 8001f60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f62:	f04f 33ff 	mov.w	r3, #4294967295
 8001f66:	e009      	b.n	8001f7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f68:	4b08      	ldr	r3, [pc, #32]	@ (8001f8c <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f6e:	4b07      	ldr	r3, [pc, #28]	@ (8001f8c <_sbrk+0x64>)
 8001f70:	681a      	ldr	r2, [r3, #0]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	4413      	add	r3, r2
 8001f76:	4a05      	ldr	r2, [pc, #20]	@ (8001f8c <_sbrk+0x64>)
 8001f78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001f7a:	68fb      	ldr	r3, [r7, #12]
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	3718      	adds	r7, #24
 8001f80:	46bd      	mov	sp, r7
 8001f82:	bd80      	pop	{r7, pc}
 8001f84:	20020000 	.word	0x20020000
 8001f88:	00001000 	.word	0x00001000
 8001f8c:	20008bc8 	.word	0x20008bc8
 8001f90:	20008e88 	.word	0x20008e88

08001f94 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f94:	b480      	push	{r7}
 8001f96:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f98:	4b06      	ldr	r3, [pc, #24]	@ (8001fb4 <SystemInit+0x20>)
 8001f9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001f9e:	4a05      	ldr	r2, [pc, #20]	@ (8001fb4 <SystemInit+0x20>)
 8001fa0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001fa4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fa8:	bf00      	nop
 8001faa:	46bd      	mov	sp, r7
 8001fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fb0:	4770      	bx	lr
 8001fb2:	bf00      	nop
 8001fb4:	e000ed00 	.word	0xe000ed00

08001fb8 <Reset_Handler>:
 8001fb8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001ff0 <LoopFillZerobss+0xe>
 8001fbc:	f7ff ffea 	bl	8001f94 <SystemInit>
 8001fc0:	480c      	ldr	r0, [pc, #48]	@ (8001ff4 <LoopFillZerobss+0x12>)
 8001fc2:	490d      	ldr	r1, [pc, #52]	@ (8001ff8 <LoopFillZerobss+0x16>)
 8001fc4:	4a0d      	ldr	r2, [pc, #52]	@ (8001ffc <LoopFillZerobss+0x1a>)
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	e002      	b.n	8001fd0 <LoopCopyDataInit>

08001fca <CopyDataInit>:
 8001fca:	58d4      	ldr	r4, [r2, r3]
 8001fcc:	50c4      	str	r4, [r0, r3]
 8001fce:	3304      	adds	r3, #4

08001fd0 <LoopCopyDataInit>:
 8001fd0:	18c4      	adds	r4, r0, r3
 8001fd2:	428c      	cmp	r4, r1
 8001fd4:	d3f9      	bcc.n	8001fca <CopyDataInit>
 8001fd6:	4a0a      	ldr	r2, [pc, #40]	@ (8002000 <LoopFillZerobss+0x1e>)
 8001fd8:	4c0a      	ldr	r4, [pc, #40]	@ (8002004 <LoopFillZerobss+0x22>)
 8001fda:	2300      	movs	r3, #0
 8001fdc:	e001      	b.n	8001fe2 <LoopFillZerobss>

08001fde <FillZerobss>:
 8001fde:	6013      	str	r3, [r2, #0]
 8001fe0:	3204      	adds	r2, #4

08001fe2 <LoopFillZerobss>:
 8001fe2:	42a2      	cmp	r2, r4
 8001fe4:	d3fb      	bcc.n	8001fde <FillZerobss>
 8001fe6:	f009 fb6d 	bl	800b6c4 <__libc_init_array>
 8001fea:	f7ff f833 	bl	8001054 <main>
 8001fee:	4770      	bx	lr
 8001ff0:	20020000 	.word	0x20020000
 8001ff4:	20000000 	.word	0x20000000
 8001ff8:	200001e0 	.word	0x200001e0
 8001ffc:	0800d7ac 	.word	0x0800d7ac
 8002000:	200001e0 	.word	0x200001e0
 8002004:	20008e84 	.word	0x20008e84

08002008 <ADC_IRQHandler>:
 8002008:	e7fe      	b.n	8002008 <ADC_IRQHandler>
	...

0800200c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002010:	4b0e      	ldr	r3, [pc, #56]	@ (800204c <HAL_Init+0x40>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a0d      	ldr	r2, [pc, #52]	@ (800204c <HAL_Init+0x40>)
 8002016:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800201a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800201c:	4b0b      	ldr	r3, [pc, #44]	@ (800204c <HAL_Init+0x40>)
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a0a      	ldr	r2, [pc, #40]	@ (800204c <HAL_Init+0x40>)
 8002022:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002026:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002028:	4b08      	ldr	r3, [pc, #32]	@ (800204c <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a07      	ldr	r2, [pc, #28]	@ (800204c <HAL_Init+0x40>)
 800202e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002032:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002034:	2003      	movs	r0, #3
 8002036:	f000 f94f 	bl	80022d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800203a:	2000      	movs	r0, #0
 800203c:	f000 f808 	bl	8002050 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002040:	f7ff fbf2 	bl	8001828 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002044:	2300      	movs	r3, #0
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}
 800204a:	bf00      	nop
 800204c:	40023c00 	.word	0x40023c00

08002050 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002058:	4b12      	ldr	r3, [pc, #72]	@ (80020a4 <HAL_InitTick+0x54>)
 800205a:	681a      	ldr	r2, [r3, #0]
 800205c:	4b12      	ldr	r3, [pc, #72]	@ (80020a8 <HAL_InitTick+0x58>)
 800205e:	781b      	ldrb	r3, [r3, #0]
 8002060:	4619      	mov	r1, r3
 8002062:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002066:	fbb3 f3f1 	udiv	r3, r3, r1
 800206a:	fbb2 f3f3 	udiv	r3, r2, r3
 800206e:	4618      	mov	r0, r3
 8002070:	f000 f967 	bl	8002342 <HAL_SYSTICK_Config>
 8002074:	4603      	mov	r3, r0
 8002076:	2b00      	cmp	r3, #0
 8002078:	d001      	beq.n	800207e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800207a:	2301      	movs	r3, #1
 800207c:	e00e      	b.n	800209c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2b0f      	cmp	r3, #15
 8002082:	d80a      	bhi.n	800209a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002084:	2200      	movs	r2, #0
 8002086:	6879      	ldr	r1, [r7, #4]
 8002088:	f04f 30ff 	mov.w	r0, #4294967295
 800208c:	f000 f92f 	bl	80022ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002090:	4a06      	ldr	r2, [pc, #24]	@ (80020ac <HAL_InitTick+0x5c>)
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	e000      	b.n	800209c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800209a:	2301      	movs	r3, #1
}
 800209c:	4618      	mov	r0, r3
 800209e:	3708      	adds	r7, #8
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20000004 	.word	0x20000004
 80020a8:	2000000c 	.word	0x2000000c
 80020ac:	20000008 	.word	0x20000008

080020b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80020b0:	b480      	push	{r7}
 80020b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80020b4:	4b06      	ldr	r3, [pc, #24]	@ (80020d0 <HAL_IncTick+0x20>)
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	461a      	mov	r2, r3
 80020ba:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <HAL_IncTick+0x24>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4413      	add	r3, r2
 80020c0:	4a04      	ldr	r2, [pc, #16]	@ (80020d4 <HAL_IncTick+0x24>)
 80020c2:	6013      	str	r3, [r2, #0]
}
 80020c4:	bf00      	nop
 80020c6:	46bd      	mov	sp, r7
 80020c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020cc:	4770      	bx	lr
 80020ce:	bf00      	nop
 80020d0:	2000000c 	.word	0x2000000c
 80020d4:	20008bcc 	.word	0x20008bcc

080020d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80020d8:	b480      	push	{r7}
 80020da:	af00      	add	r7, sp, #0
  return uwTick;
 80020dc:	4b03      	ldr	r3, [pc, #12]	@ (80020ec <HAL_GetTick+0x14>)
 80020de:	681b      	ldr	r3, [r3, #0]
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	46bd      	mov	sp, r7
 80020e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020e8:	4770      	bx	lr
 80020ea:	bf00      	nop
 80020ec:	20008bcc 	.word	0x20008bcc

080020f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	b084      	sub	sp, #16
 80020f4:	af00      	add	r7, sp, #0
 80020f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80020f8:	f7ff ffee 	bl	80020d8 <HAL_GetTick>
 80020fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002108:	d005      	beq.n	8002116 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800210a:	4b0a      	ldr	r3, [pc, #40]	@ (8002134 <HAL_Delay+0x44>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	461a      	mov	r2, r3
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	4413      	add	r3, r2
 8002114:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002116:	bf00      	nop
 8002118:	f7ff ffde 	bl	80020d8 <HAL_GetTick>
 800211c:	4602      	mov	r2, r0
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	1ad3      	subs	r3, r2, r3
 8002122:	68fa      	ldr	r2, [r7, #12]
 8002124:	429a      	cmp	r2, r3
 8002126:	d8f7      	bhi.n	8002118 <HAL_Delay+0x28>
  {
  }
}
 8002128:	bf00      	nop
 800212a:	bf00      	nop
 800212c:	3710      	adds	r7, #16
 800212e:	46bd      	mov	sp, r7
 8002130:	bd80      	pop	{r7, pc}
 8002132:	bf00      	nop
 8002134:	2000000c 	.word	0x2000000c

08002138 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002138:	b480      	push	{r7}
 800213a:	b085      	sub	sp, #20
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	f003 0307 	and.w	r3, r3, #7
 8002146:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002148:	4b0c      	ldr	r3, [pc, #48]	@ (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800214e:	68ba      	ldr	r2, [r7, #8]
 8002150:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002154:	4013      	ands	r3, r2
 8002156:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800215c:	68bb      	ldr	r3, [r7, #8]
 800215e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002160:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002164:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002168:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800216a:	4a04      	ldr	r2, [pc, #16]	@ (800217c <__NVIC_SetPriorityGrouping+0x44>)
 800216c:	68bb      	ldr	r3, [r7, #8]
 800216e:	60d3      	str	r3, [r2, #12]
}
 8002170:	bf00      	nop
 8002172:	3714      	adds	r7, #20
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr
 800217c:	e000ed00 	.word	0xe000ed00

08002180 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002180:	b480      	push	{r7}
 8002182:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002184:	4b04      	ldr	r3, [pc, #16]	@ (8002198 <__NVIC_GetPriorityGrouping+0x18>)
 8002186:	68db      	ldr	r3, [r3, #12]
 8002188:	0a1b      	lsrs	r3, r3, #8
 800218a:	f003 0307 	and.w	r3, r3, #7
}
 800218e:	4618      	mov	r0, r3
 8002190:	46bd      	mov	sp, r7
 8002192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002196:	4770      	bx	lr
 8002198:	e000ed00 	.word	0xe000ed00

0800219c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	4603      	mov	r3, r0
 80021a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	db0b      	blt.n	80021c6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80021ae:	79fb      	ldrb	r3, [r7, #7]
 80021b0:	f003 021f 	and.w	r2, r3, #31
 80021b4:	4907      	ldr	r1, [pc, #28]	@ (80021d4 <__NVIC_EnableIRQ+0x38>)
 80021b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021ba:	095b      	lsrs	r3, r3, #5
 80021bc:	2001      	movs	r0, #1
 80021be:	fa00 f202 	lsl.w	r2, r0, r2
 80021c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80021c6:	bf00      	nop
 80021c8:	370c      	adds	r7, #12
 80021ca:	46bd      	mov	sp, r7
 80021cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d0:	4770      	bx	lr
 80021d2:	bf00      	nop
 80021d4:	e000e100 	.word	0xe000e100

080021d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	4603      	mov	r3, r0
 80021e0:	6039      	str	r1, [r7, #0]
 80021e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80021e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	db0a      	blt.n	8002202 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80021ec:	683b      	ldr	r3, [r7, #0]
 80021ee:	b2da      	uxtb	r2, r3
 80021f0:	490c      	ldr	r1, [pc, #48]	@ (8002224 <__NVIC_SetPriority+0x4c>)
 80021f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021f6:	0112      	lsls	r2, r2, #4
 80021f8:	b2d2      	uxtb	r2, r2
 80021fa:	440b      	add	r3, r1
 80021fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002200:	e00a      	b.n	8002218 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	b2da      	uxtb	r2, r3
 8002206:	4908      	ldr	r1, [pc, #32]	@ (8002228 <__NVIC_SetPriority+0x50>)
 8002208:	79fb      	ldrb	r3, [r7, #7]
 800220a:	f003 030f 	and.w	r3, r3, #15
 800220e:	3b04      	subs	r3, #4
 8002210:	0112      	lsls	r2, r2, #4
 8002212:	b2d2      	uxtb	r2, r2
 8002214:	440b      	add	r3, r1
 8002216:	761a      	strb	r2, [r3, #24]
}
 8002218:	bf00      	nop
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	e000e100 	.word	0xe000e100
 8002228:	e000ed00 	.word	0xe000ed00

0800222c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800222c:	b480      	push	{r7}
 800222e:	b089      	sub	sp, #36	@ 0x24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	f003 0307 	and.w	r3, r3, #7
 800223e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002240:	69fb      	ldr	r3, [r7, #28]
 8002242:	f1c3 0307 	rsb	r3, r3, #7
 8002246:	2b04      	cmp	r3, #4
 8002248:	bf28      	it	cs
 800224a:	2304      	movcs	r3, #4
 800224c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800224e:	69fb      	ldr	r3, [r7, #28]
 8002250:	3304      	adds	r3, #4
 8002252:	2b06      	cmp	r3, #6
 8002254:	d902      	bls.n	800225c <NVIC_EncodePriority+0x30>
 8002256:	69fb      	ldr	r3, [r7, #28]
 8002258:	3b03      	subs	r3, #3
 800225a:	e000      	b.n	800225e <NVIC_EncodePriority+0x32>
 800225c:	2300      	movs	r3, #0
 800225e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002260:	f04f 32ff 	mov.w	r2, #4294967295
 8002264:	69bb      	ldr	r3, [r7, #24]
 8002266:	fa02 f303 	lsl.w	r3, r2, r3
 800226a:	43da      	mvns	r2, r3
 800226c:	68bb      	ldr	r3, [r7, #8]
 800226e:	401a      	ands	r2, r3
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002274:	f04f 31ff 	mov.w	r1, #4294967295
 8002278:	697b      	ldr	r3, [r7, #20]
 800227a:	fa01 f303 	lsl.w	r3, r1, r3
 800227e:	43d9      	mvns	r1, r3
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002284:	4313      	orrs	r3, r2
         );
}
 8002286:	4618      	mov	r0, r3
 8002288:	3724      	adds	r7, #36	@ 0x24
 800228a:	46bd      	mov	sp, r7
 800228c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002290:	4770      	bx	lr
	...

08002294 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002294:	b580      	push	{r7, lr}
 8002296:	b082      	sub	sp, #8
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	3b01      	subs	r3, #1
 80022a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80022a4:	d301      	bcc.n	80022aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80022a6:	2301      	movs	r3, #1
 80022a8:	e00f      	b.n	80022ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022aa:	4a0a      	ldr	r2, [pc, #40]	@ (80022d4 <SysTick_Config+0x40>)
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	3b01      	subs	r3, #1
 80022b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022b2:	210f      	movs	r1, #15
 80022b4:	f04f 30ff 	mov.w	r0, #4294967295
 80022b8:	f7ff ff8e 	bl	80021d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022bc:	4b05      	ldr	r3, [pc, #20]	@ (80022d4 <SysTick_Config+0x40>)
 80022be:	2200      	movs	r2, #0
 80022c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022c2:	4b04      	ldr	r3, [pc, #16]	@ (80022d4 <SysTick_Config+0x40>)
 80022c4:	2207      	movs	r2, #7
 80022c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c8:	2300      	movs	r3, #0
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3708      	adds	r7, #8
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	e000e010 	.word	0xe000e010

080022d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b082      	sub	sp, #8
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f7ff ff29 	bl	8002138 <__NVIC_SetPriorityGrouping>
}
 80022e6:	bf00      	nop
 80022e8:	3708      	adds	r7, #8
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}

080022ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80022ee:	b580      	push	{r7, lr}
 80022f0:	b086      	sub	sp, #24
 80022f2:	af00      	add	r7, sp, #0
 80022f4:	4603      	mov	r3, r0
 80022f6:	60b9      	str	r1, [r7, #8]
 80022f8:	607a      	str	r2, [r7, #4]
 80022fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80022fc:	2300      	movs	r3, #0
 80022fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002300:	f7ff ff3e 	bl	8002180 <__NVIC_GetPriorityGrouping>
 8002304:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002306:	687a      	ldr	r2, [r7, #4]
 8002308:	68b9      	ldr	r1, [r7, #8]
 800230a:	6978      	ldr	r0, [r7, #20]
 800230c:	f7ff ff8e 	bl	800222c <NVIC_EncodePriority>
 8002310:	4602      	mov	r2, r0
 8002312:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002316:	4611      	mov	r1, r2
 8002318:	4618      	mov	r0, r3
 800231a:	f7ff ff5d 	bl	80021d8 <__NVIC_SetPriority>
}
 800231e:	bf00      	nop
 8002320:	3718      	adds	r7, #24
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}

08002326 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002326:	b580      	push	{r7, lr}
 8002328:	b082      	sub	sp, #8
 800232a:	af00      	add	r7, sp, #0
 800232c:	4603      	mov	r3, r0
 800232e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002330:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002334:	4618      	mov	r0, r3
 8002336:	f7ff ff31 	bl	800219c <__NVIC_EnableIRQ>
}
 800233a:	bf00      	nop
 800233c:	3708      	adds	r7, #8
 800233e:	46bd      	mov	sp, r7
 8002340:	bd80      	pop	{r7, pc}

08002342 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002342:	b580      	push	{r7, lr}
 8002344:	b082      	sub	sp, #8
 8002346:	af00      	add	r7, sp, #0
 8002348:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800234a:	6878      	ldr	r0, [r7, #4]
 800234c:	f7ff ffa2 	bl	8002294 <SysTick_Config>
 8002350:	4603      	mov	r3, r0
}
 8002352:	4618      	mov	r0, r3
 8002354:	3708      	adds	r7, #8
 8002356:	46bd      	mov	sp, r7
 8002358:	bd80      	pop	{r7, pc}
	...

0800235c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b086      	sub	sp, #24
 8002360:	af00      	add	r7, sp, #0
 8002362:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002364:	2300      	movs	r3, #0
 8002366:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002368:	f7ff feb6 	bl	80020d8 <HAL_GetTick>
 800236c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2b00      	cmp	r3, #0
 8002372:	d101      	bne.n	8002378 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e099      	b.n	80024ac <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	2202      	movs	r2, #2
 800237c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	2200      	movs	r2, #0
 8002384:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f022 0201 	bic.w	r2, r2, #1
 8002396:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002398:	e00f      	b.n	80023ba <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800239a:	f7ff fe9d 	bl	80020d8 <HAL_GetTick>
 800239e:	4602      	mov	r2, r0
 80023a0:	693b      	ldr	r3, [r7, #16]
 80023a2:	1ad3      	subs	r3, r2, r3
 80023a4:	2b05      	cmp	r3, #5
 80023a6:	d908      	bls.n	80023ba <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2220      	movs	r2, #32
 80023ac:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	2203      	movs	r2, #3
 80023b2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80023b6:	2303      	movs	r3, #3
 80023b8:	e078      	b.n	80024ac <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0301 	and.w	r3, r3, #1
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d1e8      	bne.n	800239a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80023d0:	697a      	ldr	r2, [r7, #20]
 80023d2:	4b38      	ldr	r3, [pc, #224]	@ (80024b4 <HAL_DMA_Init+0x158>)
 80023d4:	4013      	ands	r3, r2
 80023d6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	685a      	ldr	r2, [r3, #4]
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	689b      	ldr	r3, [r3, #8]
 80023e0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80023e6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	691b      	ldr	r3, [r3, #16]
 80023ec:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80023f2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	699b      	ldr	r3, [r3, #24]
 80023f8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80023fe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	6a1b      	ldr	r3, [r3, #32]
 8002404:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002406:	697a      	ldr	r2, [r7, #20]
 8002408:	4313      	orrs	r3, r2
 800240a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002410:	2b04      	cmp	r3, #4
 8002412:	d107      	bne.n	8002424 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800241c:	4313      	orrs	r3, r2
 800241e:	697a      	ldr	r2, [r7, #20]
 8002420:	4313      	orrs	r3, r2
 8002422:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	697a      	ldr	r2, [r7, #20]
 800242a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	695b      	ldr	r3, [r3, #20]
 8002432:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002434:	697b      	ldr	r3, [r7, #20]
 8002436:	f023 0307 	bic.w	r3, r3, #7
 800243a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002440:	697a      	ldr	r2, [r7, #20]
 8002442:	4313      	orrs	r3, r2
 8002444:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244a:	2b04      	cmp	r3, #4
 800244c:	d117      	bne.n	800247e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002452:	697a      	ldr	r2, [r7, #20]
 8002454:	4313      	orrs	r3, r2
 8002456:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800245c:	2b00      	cmp	r3, #0
 800245e:	d00e      	beq.n	800247e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002460:	6878      	ldr	r0, [r7, #4]
 8002462:	f000 fb0d 	bl	8002a80 <DMA_CheckFifoParam>
 8002466:	4603      	mov	r3, r0
 8002468:	2b00      	cmp	r3, #0
 800246a:	d008      	beq.n	800247e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2240      	movs	r2, #64	@ 0x40
 8002470:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2201      	movs	r2, #1
 8002476:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800247a:	2301      	movs	r3, #1
 800247c:	e016      	b.n	80024ac <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	697a      	ldr	r2, [r7, #20]
 8002484:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002486:	6878      	ldr	r0, [r7, #4]
 8002488:	f000 fac4 	bl	8002a14 <DMA_CalcBaseAndBitshift>
 800248c:	4603      	mov	r3, r0
 800248e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002494:	223f      	movs	r2, #63	@ 0x3f
 8002496:	409a      	lsls	r2, r3
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	2200      	movs	r2, #0
 80024a0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	2201      	movs	r2, #1
 80024a6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80024aa:	2300      	movs	r3, #0
}
 80024ac:	4618      	mov	r0, r3
 80024ae:	3718      	adds	r7, #24
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	f010803f 	.word	0xf010803f

080024b8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0
 80024be:	60f8      	str	r0, [r7, #12]
 80024c0:	60b9      	str	r1, [r7, #8]
 80024c2:	607a      	str	r2, [r7, #4]
 80024c4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80024c6:	2300      	movs	r3, #0
 80024c8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024ce:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80024d0:	68fb      	ldr	r3, [r7, #12]
 80024d2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d101      	bne.n	80024de <HAL_DMA_Start_IT+0x26>
 80024da:	2302      	movs	r3, #2
 80024dc:	e040      	b.n	8002560 <HAL_DMA_Start_IT+0xa8>
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2201      	movs	r2, #1
 80024e2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80024ec:	b2db      	uxtb	r3, r3
 80024ee:	2b01      	cmp	r3, #1
 80024f0:	d12f      	bne.n	8002552 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2202      	movs	r2, #2
 80024f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	2200      	movs	r2, #0
 80024fe:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	68b9      	ldr	r1, [r7, #8]
 8002506:	68f8      	ldr	r0, [r7, #12]
 8002508:	f000 fa56 	bl	80029b8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002510:	223f      	movs	r2, #63	@ 0x3f
 8002512:	409a      	lsls	r2, r3
 8002514:	693b      	ldr	r3, [r7, #16]
 8002516:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	681a      	ldr	r2, [r3, #0]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f042 0216 	orr.w	r2, r2, #22
 8002526:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800252c:	2b00      	cmp	r3, #0
 800252e:	d007      	beq.n	8002540 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	681a      	ldr	r2, [r3, #0]
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0208 	orr.w	r2, r2, #8
 800253e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	681a      	ldr	r2, [r3, #0]
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f042 0201 	orr.w	r2, r2, #1
 800254e:	601a      	str	r2, [r3, #0]
 8002550:	e005      	b.n	800255e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8002552:	68fb      	ldr	r3, [r7, #12]
 8002554:	2200      	movs	r2, #0
 8002556:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800255a:	2302      	movs	r3, #2
 800255c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800255e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3718      	adds	r7, #24
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002574:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002576:	f7ff fdaf 	bl	80020d8 <HAL_GetTick>
 800257a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002582:	b2db      	uxtb	r3, r3
 8002584:	2b02      	cmp	r3, #2
 8002586:	d008      	beq.n	800259a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	2280      	movs	r2, #128	@ 0x80
 800258c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2200      	movs	r2, #0
 8002592:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002596:	2301      	movs	r3, #1
 8002598:	e052      	b.n	8002640 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0216 	bic.w	r2, r2, #22
 80025a8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025aa:	687b      	ldr	r3, [r7, #4]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	695a      	ldr	r2, [r3, #20]
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025b8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d103      	bne.n	80025ca <HAL_DMA_Abort+0x62>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d007      	beq.n	80025da <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	681a      	ldr	r2, [r3, #0]
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f022 0208 	bic.w	r2, r2, #8
 80025d8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	681a      	ldr	r2, [r3, #0]
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	f022 0201 	bic.w	r2, r2, #1
 80025e8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80025ea:	e013      	b.n	8002614 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80025ec:	f7ff fd74 	bl	80020d8 <HAL_GetTick>
 80025f0:	4602      	mov	r2, r0
 80025f2:	68bb      	ldr	r3, [r7, #8]
 80025f4:	1ad3      	subs	r3, r2, r3
 80025f6:	2b05      	cmp	r3, #5
 80025f8:	d90c      	bls.n	8002614 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	2220      	movs	r2, #32
 80025fe:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002600:	687b      	ldr	r3, [r7, #4]
 8002602:	2203      	movs	r2, #3
 8002604:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8002610:	2303      	movs	r3, #3
 8002612:	e015      	b.n	8002640 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0301 	and.w	r3, r3, #1
 800261e:	2b00      	cmp	r3, #0
 8002620:	d1e4      	bne.n	80025ec <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002626:	223f      	movs	r2, #63	@ 0x3f
 8002628:	409a      	lsls	r2, r3
 800262a:	68fb      	ldr	r3, [r7, #12]
 800262c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	2201      	movs	r2, #1
 8002632:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	2200      	movs	r2, #0
 800263a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800263e:	2300      	movs	r3, #0
}
 8002640:	4618      	mov	r0, r3
 8002642:	3710      	adds	r7, #16
 8002644:	46bd      	mov	sp, r7
 8002646:	bd80      	pop	{r7, pc}

08002648 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002648:	b480      	push	{r7}
 800264a:	b083      	sub	sp, #12
 800264c:	af00      	add	r7, sp, #0
 800264e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002656:	b2db      	uxtb	r3, r3
 8002658:	2b02      	cmp	r3, #2
 800265a:	d004      	beq.n	8002666 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	2280      	movs	r2, #128	@ 0x80
 8002660:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002662:	2301      	movs	r3, #1
 8002664:	e00c      	b.n	8002680 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	2205      	movs	r2, #5
 800266a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	681a      	ldr	r2, [r3, #0]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f022 0201 	bic.w	r2, r2, #1
 800267c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800267e:	2300      	movs	r3, #0
}
 8002680:	4618      	mov	r0, r3
 8002682:	370c      	adds	r7, #12
 8002684:	46bd      	mov	sp, r7
 8002686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268a:	4770      	bx	lr

0800268c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800268c:	b580      	push	{r7, lr}
 800268e:	b086      	sub	sp, #24
 8002690:	af00      	add	r7, sp, #0
 8002692:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002694:	2300      	movs	r3, #0
 8002696:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002698:	4b8e      	ldr	r3, [pc, #568]	@ (80028d4 <HAL_DMA_IRQHandler+0x248>)
 800269a:	681b      	ldr	r3, [r3, #0]
 800269c:	4a8e      	ldr	r2, [pc, #568]	@ (80028d8 <HAL_DMA_IRQHandler+0x24c>)
 800269e:	fba2 2303 	umull	r2, r3, r2, r3
 80026a2:	0a9b      	lsrs	r3, r3, #10
 80026a4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026aa:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80026ac:	693b      	ldr	r3, [r7, #16]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026b6:	2208      	movs	r2, #8
 80026b8:	409a      	lsls	r2, r3
 80026ba:	68fb      	ldr	r3, [r7, #12]
 80026bc:	4013      	ands	r3, r2
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d01a      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f003 0304 	and.w	r3, r3, #4
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d013      	beq.n	80026f8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	681a      	ldr	r2, [r3, #0]
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	f022 0204 	bic.w	r2, r2, #4
 80026de:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026e4:	2208      	movs	r2, #8
 80026e6:	409a      	lsls	r2, r3
 80026e8:	693b      	ldr	r3, [r7, #16]
 80026ea:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026f0:	f043 0201 	orr.w	r2, r3, #1
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80026fc:	2201      	movs	r2, #1
 80026fe:	409a      	lsls	r2, r3
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	4013      	ands	r3, r2
 8002704:	2b00      	cmp	r3, #0
 8002706:	d012      	beq.n	800272e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	695b      	ldr	r3, [r3, #20]
 800270e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002712:	2b00      	cmp	r3, #0
 8002714:	d00b      	beq.n	800272e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800271a:	2201      	movs	r2, #1
 800271c:	409a      	lsls	r2, r3
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002726:	f043 0202 	orr.w	r2, r3, #2
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002732:	2204      	movs	r2, #4
 8002734:	409a      	lsls	r2, r3
 8002736:	68fb      	ldr	r3, [r7, #12]
 8002738:	4013      	ands	r3, r2
 800273a:	2b00      	cmp	r3, #0
 800273c:	d012      	beq.n	8002764 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	681b      	ldr	r3, [r3, #0]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	2b00      	cmp	r3, #0
 800274a:	d00b      	beq.n	8002764 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002750:	2204      	movs	r2, #4
 8002752:	409a      	lsls	r2, r3
 8002754:	693b      	ldr	r3, [r7, #16]
 8002756:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800275c:	f043 0204 	orr.w	r2, r3, #4
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002768:	2210      	movs	r2, #16
 800276a:	409a      	lsls	r2, r3
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	4013      	ands	r3, r2
 8002770:	2b00      	cmp	r3, #0
 8002772:	d043      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	f003 0308 	and.w	r3, r3, #8
 800277e:	2b00      	cmp	r3, #0
 8002780:	d03c      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002786:	2210      	movs	r2, #16
 8002788:	409a      	lsls	r2, r3
 800278a:	693b      	ldr	r3, [r7, #16]
 800278c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002798:	2b00      	cmp	r3, #0
 800279a:	d018      	beq.n	80027ce <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	681b      	ldr	r3, [r3, #0]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d108      	bne.n	80027bc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d024      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	6878      	ldr	r0, [r7, #4]
 80027b8:	4798      	blx	r3
 80027ba:	e01f      	b.n	80027fc <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027c0:	2b00      	cmp	r3, #0
 80027c2:	d01b      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80027c8:	6878      	ldr	r0, [r7, #4]
 80027ca:	4798      	blx	r3
 80027cc:	e016      	b.n	80027fc <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d107      	bne.n	80027ec <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 0208 	bic.w	r2, r2, #8
 80027ea:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f0:	2b00      	cmp	r3, #0
 80027f2:	d003      	beq.n	80027fc <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f8:	6878      	ldr	r0, [r7, #4]
 80027fa:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002800:	2220      	movs	r2, #32
 8002802:	409a      	lsls	r2, r3
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	4013      	ands	r3, r2
 8002808:	2b00      	cmp	r3, #0
 800280a:	f000 808f 	beq.w	800292c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	f003 0310 	and.w	r3, r3, #16
 8002818:	2b00      	cmp	r3, #0
 800281a:	f000 8087 	beq.w	800292c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002822:	2220      	movs	r2, #32
 8002824:	409a      	lsls	r2, r3
 8002826:	693b      	ldr	r3, [r7, #16]
 8002828:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002830:	b2db      	uxtb	r3, r3
 8002832:	2b05      	cmp	r3, #5
 8002834:	d136      	bne.n	80028a4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	681a      	ldr	r2, [r3, #0]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f022 0216 	bic.w	r2, r2, #22
 8002844:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	695a      	ldr	r2, [r3, #20]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002854:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285a:	2b00      	cmp	r3, #0
 800285c:	d103      	bne.n	8002866 <HAL_DMA_IRQHandler+0x1da>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002862:	2b00      	cmp	r3, #0
 8002864:	d007      	beq.n	8002876 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	f022 0208 	bic.w	r2, r2, #8
 8002874:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800287a:	223f      	movs	r2, #63	@ 0x3f
 800287c:	409a      	lsls	r2, r3
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002896:	2b00      	cmp	r3, #0
 8002898:	d07e      	beq.n	8002998 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800289e:	6878      	ldr	r0, [r7, #4]
 80028a0:	4798      	blx	r3
        }
        return;
 80028a2:	e079      	b.n	8002998 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	681b      	ldr	r3, [r3, #0]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d01d      	beq.n	80028ee <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80028bc:	2b00      	cmp	r3, #0
 80028be:	d10d      	bne.n	80028dc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d031      	beq.n	800292c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028cc:	6878      	ldr	r0, [r7, #4]
 80028ce:	4798      	blx	r3
 80028d0:	e02c      	b.n	800292c <HAL_DMA_IRQHandler+0x2a0>
 80028d2:	bf00      	nop
 80028d4:	20000004 	.word	0x20000004
 80028d8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d023      	beq.n	800292c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80028e8:	6878      	ldr	r0, [r7, #4]
 80028ea:	4798      	blx	r3
 80028ec:	e01e      	b.n	800292c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d10f      	bne.n	800291c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	681a      	ldr	r2, [r3, #0]
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	f022 0210 	bic.w	r2, r2, #16
 800290a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2201      	movs	r2, #1
 8002910:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	2200      	movs	r2, #0
 8002918:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002920:	2b00      	cmp	r3, #0
 8002922:	d003      	beq.n	800292c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002928:	6878      	ldr	r0, [r7, #4]
 800292a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002930:	2b00      	cmp	r3, #0
 8002932:	d032      	beq.n	800299a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002938:	f003 0301 	and.w	r3, r3, #1
 800293c:	2b00      	cmp	r3, #0
 800293e:	d022      	beq.n	8002986 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2205      	movs	r2, #5
 8002944:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	f022 0201 	bic.w	r2, r2, #1
 8002956:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	3301      	adds	r3, #1
 800295c:	60bb      	str	r3, [r7, #8]
 800295e:	697a      	ldr	r2, [r7, #20]
 8002960:	429a      	cmp	r2, r3
 8002962:	d307      	bcc.n	8002974 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f003 0301 	and.w	r3, r3, #1
 800296e:	2b00      	cmp	r3, #0
 8002970:	d1f2      	bne.n	8002958 <HAL_DMA_IRQHandler+0x2cc>
 8002972:	e000      	b.n	8002976 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002974:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	2201      	movs	r2, #1
 800297a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002992:	6878      	ldr	r0, [r7, #4]
 8002994:	4798      	blx	r3
 8002996:	e000      	b.n	800299a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002998:	bf00      	nop
    }
  }
}
 800299a:	3718      	adds	r7, #24
 800299c:	46bd      	mov	sp, r7
 800299e:	bd80      	pop	{r7, pc}

080029a0 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 80029a0:	b480      	push	{r7}
 80029a2:	b083      	sub	sp, #12
 80029a4:	af00      	add	r7, sp, #0
 80029a6:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80029ac:	4618      	mov	r0, r3
 80029ae:	370c      	adds	r7, #12
 80029b0:	46bd      	mov	sp, r7
 80029b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b6:	4770      	bx	lr

080029b8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80029b8:	b480      	push	{r7}
 80029ba:	b085      	sub	sp, #20
 80029bc:	af00      	add	r7, sp, #0
 80029be:	60f8      	str	r0, [r7, #12]
 80029c0:	60b9      	str	r1, [r7, #8]
 80029c2:	607a      	str	r2, [r7, #4]
 80029c4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80029d4:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	683a      	ldr	r2, [r7, #0]
 80029dc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	689b      	ldr	r3, [r3, #8]
 80029e2:	2b40      	cmp	r3, #64	@ 0x40
 80029e4:	d108      	bne.n	80029f8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	687a      	ldr	r2, [r7, #4]
 80029ec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	68ba      	ldr	r2, [r7, #8]
 80029f4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80029f6:	e007      	b.n	8002a08 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68ba      	ldr	r2, [r7, #8]
 80029fe:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	687a      	ldr	r2, [r7, #4]
 8002a06:	60da      	str	r2, [r3, #12]
}
 8002a08:	bf00      	nop
 8002a0a:	3714      	adds	r7, #20
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a12:	4770      	bx	lr

08002a14 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002a14:	b480      	push	{r7}
 8002a16:	b085      	sub	sp, #20
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	b2db      	uxtb	r3, r3
 8002a22:	3b10      	subs	r3, #16
 8002a24:	4a14      	ldr	r2, [pc, #80]	@ (8002a78 <DMA_CalcBaseAndBitshift+0x64>)
 8002a26:	fba2 2303 	umull	r2, r3, r2, r3
 8002a2a:	091b      	lsrs	r3, r3, #4
 8002a2c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8002a2e:	4a13      	ldr	r2, [pc, #76]	@ (8002a7c <DMA_CalcBaseAndBitshift+0x68>)
 8002a30:	68fb      	ldr	r3, [r7, #12]
 8002a32:	4413      	add	r3, r2
 8002a34:	781b      	ldrb	r3, [r3, #0]
 8002a36:	461a      	mov	r2, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8002a3c:	68fb      	ldr	r3, [r7, #12]
 8002a3e:	2b03      	cmp	r3, #3
 8002a40:	d909      	bls.n	8002a56 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a4a:	f023 0303 	bic.w	r3, r3, #3
 8002a4e:	1d1a      	adds	r2, r3, #4
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	659a      	str	r2, [r3, #88]	@ 0x58
 8002a54:	e007      	b.n	8002a66 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8002a5e:	f023 0303 	bic.w	r3, r3, #3
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	3714      	adds	r7, #20
 8002a6e:	46bd      	mov	sp, r7
 8002a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a74:	4770      	bx	lr
 8002a76:	bf00      	nop
 8002a78:	aaaaaaab 	.word	0xaaaaaaab
 8002a7c:	0800d40c 	.word	0x0800d40c

08002a80 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b085      	sub	sp, #20
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a90:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	699b      	ldr	r3, [r3, #24]
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d11f      	bne.n	8002ada <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002a9a:	68bb      	ldr	r3, [r7, #8]
 8002a9c:	2b03      	cmp	r3, #3
 8002a9e:	d856      	bhi.n	8002b4e <DMA_CheckFifoParam+0xce>
 8002aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8002aa8 <DMA_CheckFifoParam+0x28>)
 8002aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002aa6:	bf00      	nop
 8002aa8:	08002ab9 	.word	0x08002ab9
 8002aac:	08002acb 	.word	0x08002acb
 8002ab0:	08002ab9 	.word	0x08002ab9
 8002ab4:	08002b4f 	.word	0x08002b4f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002abc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002ac0:	2b00      	cmp	r3, #0
 8002ac2:	d046      	beq.n	8002b52 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002ac4:	2301      	movs	r3, #1
 8002ac6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ac8:	e043      	b.n	8002b52 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ace:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002ad2:	d140      	bne.n	8002b56 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002ad4:	2301      	movs	r3, #1
 8002ad6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002ad8:	e03d      	b.n	8002b56 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	699b      	ldr	r3, [r3, #24]
 8002ade:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002ae2:	d121      	bne.n	8002b28 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	2b03      	cmp	r3, #3
 8002ae8:	d837      	bhi.n	8002b5a <DMA_CheckFifoParam+0xda>
 8002aea:	a201      	add	r2, pc, #4	@ (adr r2, 8002af0 <DMA_CheckFifoParam+0x70>)
 8002aec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002af0:	08002b01 	.word	0x08002b01
 8002af4:	08002b07 	.word	0x08002b07
 8002af8:	08002b01 	.word	0x08002b01
 8002afc:	08002b19 	.word	0x08002b19
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	73fb      	strb	r3, [r7, #15]
      break;
 8002b04:	e030      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b0a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d025      	beq.n	8002b5e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002b16:	e022      	b.n	8002b5e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b1c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002b20:	d11f      	bne.n	8002b62 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002b22:	2301      	movs	r3, #1
 8002b24:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002b26:	e01c      	b.n	8002b62 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002b28:	68bb      	ldr	r3, [r7, #8]
 8002b2a:	2b02      	cmp	r3, #2
 8002b2c:	d903      	bls.n	8002b36 <DMA_CheckFifoParam+0xb6>
 8002b2e:	68bb      	ldr	r3, [r7, #8]
 8002b30:	2b03      	cmp	r3, #3
 8002b32:	d003      	beq.n	8002b3c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002b34:	e018      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002b36:	2301      	movs	r3, #1
 8002b38:	73fb      	strb	r3, [r7, #15]
      break;
 8002b3a:	e015      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d00e      	beq.n	8002b66 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002b48:	2301      	movs	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
      break;
 8002b4c:	e00b      	b.n	8002b66 <DMA_CheckFifoParam+0xe6>
      break;
 8002b4e:	bf00      	nop
 8002b50:	e00a      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      break;
 8002b52:	bf00      	nop
 8002b54:	e008      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      break;
 8002b56:	bf00      	nop
 8002b58:	e006      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      break;
 8002b5a:	bf00      	nop
 8002b5c:	e004      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      break;
 8002b5e:	bf00      	nop
 8002b60:	e002      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      break;   
 8002b62:	bf00      	nop
 8002b64:	e000      	b.n	8002b68 <DMA_CheckFifoParam+0xe8>
      break;
 8002b66:	bf00      	nop
    }
  } 
  
  return status; 
 8002b68:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3714      	adds	r7, #20
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b74:	4770      	bx	lr
 8002b76:	bf00      	nop

08002b78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b089      	sub	sp, #36	@ 0x24
 8002b7c:	af00      	add	r7, sp, #0
 8002b7e:	6078      	str	r0, [r7, #4]
 8002b80:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b82:	2300      	movs	r3, #0
 8002b84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b86:	2300      	movs	r3, #0
 8002b88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b8e:	2300      	movs	r3, #0
 8002b90:	61fb      	str	r3, [r7, #28]
 8002b92:	e159      	b.n	8002e48 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b94:	2201      	movs	r2, #1
 8002b96:	69fb      	ldr	r3, [r7, #28]
 8002b98:	fa02 f303 	lsl.w	r3, r2, r3
 8002b9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	697a      	ldr	r2, [r7, #20]
 8002ba4:	4013      	ands	r3, r2
 8002ba6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002ba8:	693a      	ldr	r2, [r7, #16]
 8002baa:	697b      	ldr	r3, [r7, #20]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	f040 8148 	bne.w	8002e42 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	685b      	ldr	r3, [r3, #4]
 8002bb6:	f003 0303 	and.w	r3, r3, #3
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d005      	beq.n	8002bca <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002bbe:	683b      	ldr	r3, [r7, #0]
 8002bc0:	685b      	ldr	r3, [r3, #4]
 8002bc2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002bc6:	2b02      	cmp	r3, #2
 8002bc8:	d130      	bne.n	8002c2c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002bd0:	69fb      	ldr	r3, [r7, #28]
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	2203      	movs	r2, #3
 8002bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8002bda:	43db      	mvns	r3, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4013      	ands	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	69fb      	ldr	r3, [r7, #28]
 8002be8:	005b      	lsls	r3, r3, #1
 8002bea:	fa02 f303 	lsl.w	r3, r2, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4313      	orrs	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	69ba      	ldr	r2, [r7, #24]
 8002bf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002c00:	2201      	movs	r2, #1
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	fa02 f303 	lsl.w	r3, r2, r3
 8002c08:	43db      	mvns	r3, r3
 8002c0a:	69ba      	ldr	r2, [r7, #24]
 8002c0c:	4013      	ands	r3, r2
 8002c0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	685b      	ldr	r3, [r3, #4]
 8002c14:	091b      	lsrs	r3, r3, #4
 8002c16:	f003 0201 	and.w	r2, r3, #1
 8002c1a:	69fb      	ldr	r3, [r7, #28]
 8002c1c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c20:	69ba      	ldr	r2, [r7, #24]
 8002c22:	4313      	orrs	r3, r2
 8002c24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002c2c:	683b      	ldr	r3, [r7, #0]
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	f003 0303 	and.w	r3, r3, #3
 8002c34:	2b03      	cmp	r3, #3
 8002c36:	d017      	beq.n	8002c68 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	68db      	ldr	r3, [r3, #12]
 8002c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002c3e:	69fb      	ldr	r3, [r7, #28]
 8002c40:	005b      	lsls	r3, r3, #1
 8002c42:	2203      	movs	r2, #3
 8002c44:	fa02 f303 	lsl.w	r3, r2, r3
 8002c48:	43db      	mvns	r3, r3
 8002c4a:	69ba      	ldr	r2, [r7, #24]
 8002c4c:	4013      	ands	r3, r2
 8002c4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	689a      	ldr	r2, [r3, #8]
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	005b      	lsls	r3, r3, #1
 8002c58:	fa02 f303 	lsl.w	r3, r2, r3
 8002c5c:	69ba      	ldr	r2, [r7, #24]
 8002c5e:	4313      	orrs	r3, r2
 8002c60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	685b      	ldr	r3, [r3, #4]
 8002c6c:	f003 0303 	and.w	r3, r3, #3
 8002c70:	2b02      	cmp	r3, #2
 8002c72:	d123      	bne.n	8002cbc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002c74:	69fb      	ldr	r3, [r7, #28]
 8002c76:	08da      	lsrs	r2, r3, #3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	3208      	adds	r2, #8
 8002c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c80:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	f003 0307 	and.w	r3, r3, #7
 8002c88:	009b      	lsls	r3, r3, #2
 8002c8a:	220f      	movs	r2, #15
 8002c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c90:	43db      	mvns	r3, r3
 8002c92:	69ba      	ldr	r2, [r7, #24]
 8002c94:	4013      	ands	r3, r2
 8002c96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c98:	683b      	ldr	r3, [r7, #0]
 8002c9a:	691a      	ldr	r2, [r3, #16]
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	f003 0307 	and.w	r3, r3, #7
 8002ca2:	009b      	lsls	r3, r3, #2
 8002ca4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca8:	69ba      	ldr	r2, [r7, #24]
 8002caa:	4313      	orrs	r3, r2
 8002cac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002cae:	69fb      	ldr	r3, [r7, #28]
 8002cb0:	08da      	lsrs	r2, r3, #3
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	3208      	adds	r2, #8
 8002cb6:	69b9      	ldr	r1, [r7, #24]
 8002cb8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002cc2:	69fb      	ldr	r3, [r7, #28]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	69ba      	ldr	r2, [r7, #24]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	685b      	ldr	r3, [r3, #4]
 8002cd8:	f003 0203 	and.w	r2, r3, #3
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	005b      	lsls	r3, r3, #1
 8002ce0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4313      	orrs	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002cf0:	683b      	ldr	r3, [r7, #0]
 8002cf2:	685b      	ldr	r3, [r3, #4]
 8002cf4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	f000 80a2 	beq.w	8002e42 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002cfe:	2300      	movs	r3, #0
 8002d00:	60fb      	str	r3, [r7, #12]
 8002d02:	4b57      	ldr	r3, [pc, #348]	@ (8002e60 <HAL_GPIO_Init+0x2e8>)
 8002d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d06:	4a56      	ldr	r2, [pc, #344]	@ (8002e60 <HAL_GPIO_Init+0x2e8>)
 8002d08:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d0c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002d0e:	4b54      	ldr	r3, [pc, #336]	@ (8002e60 <HAL_GPIO_Init+0x2e8>)
 8002d10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d12:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002d16:	60fb      	str	r3, [r7, #12]
 8002d18:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002d1a:	4a52      	ldr	r2, [pc, #328]	@ (8002e64 <HAL_GPIO_Init+0x2ec>)
 8002d1c:	69fb      	ldr	r3, [r7, #28]
 8002d1e:	089b      	lsrs	r3, r3, #2
 8002d20:	3302      	adds	r3, #2
 8002d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d26:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002d28:	69fb      	ldr	r3, [r7, #28]
 8002d2a:	f003 0303 	and.w	r3, r3, #3
 8002d2e:	009b      	lsls	r3, r3, #2
 8002d30:	220f      	movs	r2, #15
 8002d32:	fa02 f303 	lsl.w	r3, r2, r3
 8002d36:	43db      	mvns	r3, r3
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	4a49      	ldr	r2, [pc, #292]	@ (8002e68 <HAL_GPIO_Init+0x2f0>)
 8002d42:	4293      	cmp	r3, r2
 8002d44:	d019      	beq.n	8002d7a <HAL_GPIO_Init+0x202>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	4a48      	ldr	r2, [pc, #288]	@ (8002e6c <HAL_GPIO_Init+0x2f4>)
 8002d4a:	4293      	cmp	r3, r2
 8002d4c:	d013      	beq.n	8002d76 <HAL_GPIO_Init+0x1fe>
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	4a47      	ldr	r2, [pc, #284]	@ (8002e70 <HAL_GPIO_Init+0x2f8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d00d      	beq.n	8002d72 <HAL_GPIO_Init+0x1fa>
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	4a46      	ldr	r2, [pc, #280]	@ (8002e74 <HAL_GPIO_Init+0x2fc>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d007      	beq.n	8002d6e <HAL_GPIO_Init+0x1f6>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	4a45      	ldr	r2, [pc, #276]	@ (8002e78 <HAL_GPIO_Init+0x300>)
 8002d62:	4293      	cmp	r3, r2
 8002d64:	d101      	bne.n	8002d6a <HAL_GPIO_Init+0x1f2>
 8002d66:	2304      	movs	r3, #4
 8002d68:	e008      	b.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d6a:	2307      	movs	r3, #7
 8002d6c:	e006      	b.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d6e:	2303      	movs	r3, #3
 8002d70:	e004      	b.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d72:	2302      	movs	r3, #2
 8002d74:	e002      	b.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d76:	2301      	movs	r3, #1
 8002d78:	e000      	b.n	8002d7c <HAL_GPIO_Init+0x204>
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	69fa      	ldr	r2, [r7, #28]
 8002d7e:	f002 0203 	and.w	r2, r2, #3
 8002d82:	0092      	lsls	r2, r2, #2
 8002d84:	4093      	lsls	r3, r2
 8002d86:	69ba      	ldr	r2, [r7, #24]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d8c:	4935      	ldr	r1, [pc, #212]	@ (8002e64 <HAL_GPIO_Init+0x2ec>)
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	089b      	lsrs	r3, r3, #2
 8002d92:	3302      	adds	r3, #2
 8002d94:	69ba      	ldr	r2, [r7, #24]
 8002d96:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d9a:	4b38      	ldr	r3, [pc, #224]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002da0:	693b      	ldr	r3, [r7, #16]
 8002da2:	43db      	mvns	r3, r3
 8002da4:	69ba      	ldr	r2, [r7, #24]
 8002da6:	4013      	ands	r3, r2
 8002da8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	685b      	ldr	r3, [r3, #4]
 8002dae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d003      	beq.n	8002dbe <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002db6:	69ba      	ldr	r2, [r7, #24]
 8002db8:	693b      	ldr	r3, [r7, #16]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002dbe:	4a2f      	ldr	r2, [pc, #188]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dc4:	4b2d      	ldr	r3, [pc, #180]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002dc6:	68db      	ldr	r3, [r3, #12]
 8002dc8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dca:	693b      	ldr	r3, [r7, #16]
 8002dcc:	43db      	mvns	r3, r3
 8002dce:	69ba      	ldr	r2, [r7, #24]
 8002dd0:	4013      	ands	r3, r2
 8002dd2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d003      	beq.n	8002de8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002de0:	69ba      	ldr	r2, [r7, #24]
 8002de2:	693b      	ldr	r3, [r7, #16]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002de8:	4a24      	ldr	r2, [pc, #144]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002dea:	69bb      	ldr	r3, [r7, #24]
 8002dec:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002dee:	4b23      	ldr	r3, [pc, #140]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	43db      	mvns	r3, r3
 8002df8:	69ba      	ldr	r2, [r7, #24]
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002dfe:	683b      	ldr	r3, [r7, #0]
 8002e00:	685b      	ldr	r3, [r3, #4]
 8002e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d003      	beq.n	8002e12 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002e0a:	69ba      	ldr	r2, [r7, #24]
 8002e0c:	693b      	ldr	r3, [r7, #16]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002e12:	4a1a      	ldr	r2, [pc, #104]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002e14:	69bb      	ldr	r3, [r7, #24]
 8002e16:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002e18:	4b18      	ldr	r3, [pc, #96]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002e1a:	681b      	ldr	r3, [r3, #0]
 8002e1c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e1e:	693b      	ldr	r3, [r7, #16]
 8002e20:	43db      	mvns	r3, r3
 8002e22:	69ba      	ldr	r2, [r7, #24]
 8002e24:	4013      	ands	r3, r2
 8002e26:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	685b      	ldr	r3, [r3, #4]
 8002e2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d003      	beq.n	8002e3c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	693b      	ldr	r3, [r7, #16]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002e3c:	4a0f      	ldr	r2, [pc, #60]	@ (8002e7c <HAL_GPIO_Init+0x304>)
 8002e3e:	69bb      	ldr	r3, [r7, #24]
 8002e40:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e42:	69fb      	ldr	r3, [r7, #28]
 8002e44:	3301      	adds	r3, #1
 8002e46:	61fb      	str	r3, [r7, #28]
 8002e48:	69fb      	ldr	r3, [r7, #28]
 8002e4a:	2b0f      	cmp	r3, #15
 8002e4c:	f67f aea2 	bls.w	8002b94 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002e50:	bf00      	nop
 8002e52:	bf00      	nop
 8002e54:	3724      	adds	r7, #36	@ 0x24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e5c:	4770      	bx	lr
 8002e5e:	bf00      	nop
 8002e60:	40023800 	.word	0x40023800
 8002e64:	40013800 	.word	0x40013800
 8002e68:	40020000 	.word	0x40020000
 8002e6c:	40020400 	.word	0x40020400
 8002e70:	40020800 	.word	0x40020800
 8002e74:	40020c00 	.word	0x40020c00
 8002e78:	40021000 	.word	0x40021000
 8002e7c:	40013c00 	.word	0x40013c00

08002e80 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e80:	b480      	push	{r7}
 8002e82:	b083      	sub	sp, #12
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	460b      	mov	r3, r1
 8002e8a:	807b      	strh	r3, [r7, #2]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e90:	787b      	ldrb	r3, [r7, #1]
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d003      	beq.n	8002e9e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e96:	887a      	ldrh	r2, [r7, #2]
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e9c:	e003      	b.n	8002ea6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e9e:	887b      	ldrh	r3, [r7, #2]
 8002ea0:	041a      	lsls	r2, r3, #16
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	619a      	str	r2, [r3, #24]
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr

08002eb2 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002eb2:	b480      	push	{r7}
 8002eb4:	b085      	sub	sp, #20
 8002eb6:	af00      	add	r7, sp, #0
 8002eb8:	6078      	str	r0, [r7, #4]
 8002eba:	460b      	mov	r3, r1
 8002ebc:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	695b      	ldr	r3, [r3, #20]
 8002ec2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002ec4:	887a      	ldrh	r2, [r7, #2]
 8002ec6:	68fb      	ldr	r3, [r7, #12]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	041a      	lsls	r2, r3, #16
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	43d9      	mvns	r1, r3
 8002ed0:	887b      	ldrh	r3, [r7, #2]
 8002ed2:	400b      	ands	r3, r1
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	619a      	str	r2, [r3, #24]
}
 8002eda:	bf00      	nop
 8002edc:	3714      	adds	r7, #20
 8002ede:	46bd      	mov	sp, r7
 8002ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ee4:	4770      	bx	lr
	...

08002ee8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b082      	sub	sp, #8
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	4603      	mov	r3, r0
 8002ef0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002ef2:	4b08      	ldr	r3, [pc, #32]	@ (8002f14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ef4:	695a      	ldr	r2, [r3, #20]
 8002ef6:	88fb      	ldrh	r3, [r7, #6]
 8002ef8:	4013      	ands	r3, r2
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d006      	beq.n	8002f0c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002efe:	4a05      	ldr	r2, [pc, #20]	@ (8002f14 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002f00:	88fb      	ldrh	r3, [r7, #6]
 8002f02:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002f04:	88fb      	ldrh	r3, [r7, #6]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f7fe f818 	bl	8000f3c <HAL_GPIO_EXTI_Callback>
  }
}
 8002f0c:	bf00      	nop
 8002f0e:	3708      	adds	r7, #8
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	40013c00 	.word	0x40013c00

08002f18 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002f18:	b580      	push	{r7, lr}
 8002f1a:	b086      	sub	sp, #24
 8002f1c:	af02      	add	r7, sp, #8
 8002f1e:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d101      	bne.n	8002f2a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002f26:	2301      	movs	r3, #1
 8002f28:	e101      	b.n	800312e <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d106      	bne.n	8002f4a <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002f44:	6878      	ldr	r0, [r7, #4]
 8002f46:	f7fe fe9f 	bl	8001c88 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2203      	movs	r2, #3
 8002f4e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002f52:	68bb      	ldr	r3, [r7, #8]
 8002f54:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002f58:	d102      	bne.n	8002f60 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4618      	mov	r0, r3
 8002f66:	f005 fdb7 	bl	8008ad8 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6818      	ldr	r0, [r3, #0]
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	7c1a      	ldrb	r2, [r3, #16]
 8002f72:	f88d 2000 	strb.w	r2, [sp]
 8002f76:	3304      	adds	r3, #4
 8002f78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002f7a:	f005 fca7 	bl	80088cc <USB_CoreInit>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d005      	beq.n	8002f90 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2202      	movs	r2, #2
 8002f88:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002f8c:	2301      	movs	r3, #1
 8002f8e:	e0ce      	b.n	800312e <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	2100      	movs	r1, #0
 8002f96:	4618      	mov	r0, r3
 8002f98:	f005 fdaf 	bl	8008afa <USB_SetCurrentMode>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d005      	beq.n	8002fae <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	2202      	movs	r2, #2
 8002fa6:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002faa:	2301      	movs	r3, #1
 8002fac:	e0bf      	b.n	800312e <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002fae:	2300      	movs	r3, #0
 8002fb0:	73fb      	strb	r3, [r7, #15]
 8002fb2:	e04a      	b.n	800304a <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002fb4:	7bfa      	ldrb	r2, [r7, #15]
 8002fb6:	6879      	ldr	r1, [r7, #4]
 8002fb8:	4613      	mov	r3, r2
 8002fba:	00db      	lsls	r3, r3, #3
 8002fbc:	4413      	add	r3, r2
 8002fbe:	009b      	lsls	r3, r3, #2
 8002fc0:	440b      	add	r3, r1
 8002fc2:	3315      	adds	r3, #21
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002fc8:	7bfa      	ldrb	r2, [r7, #15]
 8002fca:	6879      	ldr	r1, [r7, #4]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	00db      	lsls	r3, r3, #3
 8002fd0:	4413      	add	r3, r2
 8002fd2:	009b      	lsls	r3, r3, #2
 8002fd4:	440b      	add	r3, r1
 8002fd6:	3314      	adds	r3, #20
 8002fd8:	7bfa      	ldrb	r2, [r7, #15]
 8002fda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002fdc:	7bfa      	ldrb	r2, [r7, #15]
 8002fde:	7bfb      	ldrb	r3, [r7, #15]
 8002fe0:	b298      	uxth	r0, r3
 8002fe2:	6879      	ldr	r1, [r7, #4]
 8002fe4:	4613      	mov	r3, r2
 8002fe6:	00db      	lsls	r3, r3, #3
 8002fe8:	4413      	add	r3, r2
 8002fea:	009b      	lsls	r3, r3, #2
 8002fec:	440b      	add	r3, r1
 8002fee:	332e      	adds	r3, #46	@ 0x2e
 8002ff0:	4602      	mov	r2, r0
 8002ff2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002ff4:	7bfa      	ldrb	r2, [r7, #15]
 8002ff6:	6879      	ldr	r1, [r7, #4]
 8002ff8:	4613      	mov	r3, r2
 8002ffa:	00db      	lsls	r3, r3, #3
 8002ffc:	4413      	add	r3, r2
 8002ffe:	009b      	lsls	r3, r3, #2
 8003000:	440b      	add	r3, r1
 8003002:	3318      	adds	r3, #24
 8003004:	2200      	movs	r2, #0
 8003006:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003008:	7bfa      	ldrb	r2, [r7, #15]
 800300a:	6879      	ldr	r1, [r7, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	00db      	lsls	r3, r3, #3
 8003010:	4413      	add	r3, r2
 8003012:	009b      	lsls	r3, r3, #2
 8003014:	440b      	add	r3, r1
 8003016:	331c      	adds	r3, #28
 8003018:	2200      	movs	r2, #0
 800301a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800301c:	7bfa      	ldrb	r2, [r7, #15]
 800301e:	6879      	ldr	r1, [r7, #4]
 8003020:	4613      	mov	r3, r2
 8003022:	00db      	lsls	r3, r3, #3
 8003024:	4413      	add	r3, r2
 8003026:	009b      	lsls	r3, r3, #2
 8003028:	440b      	add	r3, r1
 800302a:	3320      	adds	r3, #32
 800302c:	2200      	movs	r2, #0
 800302e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003030:	7bfa      	ldrb	r2, [r7, #15]
 8003032:	6879      	ldr	r1, [r7, #4]
 8003034:	4613      	mov	r3, r2
 8003036:	00db      	lsls	r3, r3, #3
 8003038:	4413      	add	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	440b      	add	r3, r1
 800303e:	3324      	adds	r3, #36	@ 0x24
 8003040:	2200      	movs	r2, #0
 8003042:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003044:	7bfb      	ldrb	r3, [r7, #15]
 8003046:	3301      	adds	r3, #1
 8003048:	73fb      	strb	r3, [r7, #15]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	791b      	ldrb	r3, [r3, #4]
 800304e:	7bfa      	ldrb	r2, [r7, #15]
 8003050:	429a      	cmp	r2, r3
 8003052:	d3af      	bcc.n	8002fb4 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003054:	2300      	movs	r3, #0
 8003056:	73fb      	strb	r3, [r7, #15]
 8003058:	e044      	b.n	80030e4 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800305a:	7bfa      	ldrb	r2, [r7, #15]
 800305c:	6879      	ldr	r1, [r7, #4]
 800305e:	4613      	mov	r3, r2
 8003060:	00db      	lsls	r3, r3, #3
 8003062:	4413      	add	r3, r2
 8003064:	009b      	lsls	r3, r3, #2
 8003066:	440b      	add	r3, r1
 8003068:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800306c:	2200      	movs	r2, #0
 800306e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003070:	7bfa      	ldrb	r2, [r7, #15]
 8003072:	6879      	ldr	r1, [r7, #4]
 8003074:	4613      	mov	r3, r2
 8003076:	00db      	lsls	r3, r3, #3
 8003078:	4413      	add	r3, r2
 800307a:	009b      	lsls	r3, r3, #2
 800307c:	440b      	add	r3, r1
 800307e:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003082:	7bfa      	ldrb	r2, [r7, #15]
 8003084:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003086:	7bfa      	ldrb	r2, [r7, #15]
 8003088:	6879      	ldr	r1, [r7, #4]
 800308a:	4613      	mov	r3, r2
 800308c:	00db      	lsls	r3, r3, #3
 800308e:	4413      	add	r3, r2
 8003090:	009b      	lsls	r3, r3, #2
 8003092:	440b      	add	r3, r1
 8003094:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003098:	2200      	movs	r2, #0
 800309a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800309c:	7bfa      	ldrb	r2, [r7, #15]
 800309e:	6879      	ldr	r1, [r7, #4]
 80030a0:	4613      	mov	r3, r2
 80030a2:	00db      	lsls	r3, r3, #3
 80030a4:	4413      	add	r3, r2
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	440b      	add	r3, r1
 80030aa:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80030ae:	2200      	movs	r2, #0
 80030b0:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80030b2:	7bfa      	ldrb	r2, [r7, #15]
 80030b4:	6879      	ldr	r1, [r7, #4]
 80030b6:	4613      	mov	r3, r2
 80030b8:	00db      	lsls	r3, r3, #3
 80030ba:	4413      	add	r3, r2
 80030bc:	009b      	lsls	r3, r3, #2
 80030be:	440b      	add	r3, r1
 80030c0:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 80030c4:	2200      	movs	r2, #0
 80030c6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 80030c8:	7bfa      	ldrb	r2, [r7, #15]
 80030ca:	6879      	ldr	r1, [r7, #4]
 80030cc:	4613      	mov	r3, r2
 80030ce:	00db      	lsls	r3, r3, #3
 80030d0:	4413      	add	r3, r2
 80030d2:	009b      	lsls	r3, r3, #2
 80030d4:	440b      	add	r3, r1
 80030d6:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80030da:	2200      	movs	r2, #0
 80030dc:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80030de:	7bfb      	ldrb	r3, [r7, #15]
 80030e0:	3301      	adds	r3, #1
 80030e2:	73fb      	strb	r3, [r7, #15]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	791b      	ldrb	r3, [r3, #4]
 80030e8:	7bfa      	ldrb	r2, [r7, #15]
 80030ea:	429a      	cmp	r2, r3
 80030ec:	d3b5      	bcc.n	800305a <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	6818      	ldr	r0, [r3, #0]
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	7c1a      	ldrb	r2, [r3, #16]
 80030f6:	f88d 2000 	strb.w	r2, [sp]
 80030fa:	3304      	adds	r3, #4
 80030fc:	cb0e      	ldmia	r3, {r1, r2, r3}
 80030fe:	f005 fd49 	bl	8008b94 <USB_DevInit>
 8003102:	4603      	mov	r3, r0
 8003104:	2b00      	cmp	r3, #0
 8003106:	d005      	beq.n	8003114 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2202      	movs	r2, #2
 800310c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e00c      	b.n	800312e <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	2200      	movs	r2, #0
 8003118:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	2201      	movs	r2, #1
 800311e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	4618      	mov	r0, r3
 8003128:	f006 f876 	bl	8009218 <USB_DevDisconnect>

  return HAL_OK;
 800312c:	2300      	movs	r3, #0
}
 800312e:	4618      	mov	r0, r3
 8003130:	3710      	adds	r7, #16
 8003132:	46bd      	mov	sp, r7
 8003134:	bd80      	pop	{r7, pc}

08003136 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003136:	b590      	push	{r4, r7, lr}
 8003138:	b08d      	sub	sp, #52	@ 0x34
 800313a:	af00      	add	r7, sp, #0
 800313c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003144:	6a3b      	ldr	r3, [r7, #32]
 8003146:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	4618      	mov	r0, r3
 800314e:	f006 f917 	bl	8009380 <USB_GetMode>
 8003152:	4603      	mov	r3, r0
 8003154:	2b00      	cmp	r3, #0
 8003156:	f040 848c 	bne.w	8003a72 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	4618      	mov	r0, r3
 8003160:	f006 f87b 	bl	800925a <USB_ReadInterrupts>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	f000 8482 	beq.w	8003a70 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800316c:	69fb      	ldr	r3, [r7, #28]
 800316e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003172:	689b      	ldr	r3, [r3, #8]
 8003174:	0a1b      	lsrs	r3, r3, #8
 8003176:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	4618      	mov	r0, r3
 8003186:	f006 f868 	bl	800925a <USB_ReadInterrupts>
 800318a:	4603      	mov	r3, r0
 800318c:	f003 0302 	and.w	r3, r3, #2
 8003190:	2b02      	cmp	r3, #2
 8003192:	d107      	bne.n	80031a4 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	695a      	ldr	r2, [r3, #20]
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f002 0202 	and.w	r2, r2, #2
 80031a2:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	4618      	mov	r0, r3
 80031aa:	f006 f856 	bl	800925a <USB_ReadInterrupts>
 80031ae:	4603      	mov	r3, r0
 80031b0:	f003 0310 	and.w	r3, r3, #16
 80031b4:	2b10      	cmp	r3, #16
 80031b6:	d161      	bne.n	800327c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	699a      	ldr	r2, [r3, #24]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f022 0210 	bic.w	r2, r2, #16
 80031c6:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80031c8:	6a3b      	ldr	r3, [r7, #32]
 80031ca:	6a1b      	ldr	r3, [r3, #32]
 80031cc:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80031ce:	69bb      	ldr	r3, [r7, #24]
 80031d0:	f003 020f 	and.w	r2, r3, #15
 80031d4:	4613      	mov	r3, r2
 80031d6:	00db      	lsls	r3, r3, #3
 80031d8:	4413      	add	r3, r2
 80031da:	009b      	lsls	r3, r3, #2
 80031dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80031e0:	687a      	ldr	r2, [r7, #4]
 80031e2:	4413      	add	r3, r2
 80031e4:	3304      	adds	r3, #4
 80031e6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80031e8:	69bb      	ldr	r3, [r7, #24]
 80031ea:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80031ee:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80031f2:	d124      	bne.n	800323e <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80031f4:	69ba      	ldr	r2, [r7, #24]
 80031f6:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80031fa:	4013      	ands	r3, r2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d035      	beq.n	800326c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003204:	69bb      	ldr	r3, [r7, #24]
 8003206:	091b      	lsrs	r3, r3, #4
 8003208:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800320a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800320e:	b29b      	uxth	r3, r3
 8003210:	461a      	mov	r2, r3
 8003212:	6a38      	ldr	r0, [r7, #32]
 8003214:	f005 ffa8 	bl	8009168 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003218:	697b      	ldr	r3, [r7, #20]
 800321a:	68da      	ldr	r2, [r3, #12]
 800321c:	69bb      	ldr	r3, [r7, #24]
 800321e:	091b      	lsrs	r3, r3, #4
 8003220:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003224:	441a      	add	r2, r3
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800322a:	697b      	ldr	r3, [r7, #20]
 800322c:	695a      	ldr	r2, [r3, #20]
 800322e:	69bb      	ldr	r3, [r7, #24]
 8003230:	091b      	lsrs	r3, r3, #4
 8003232:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003236:	441a      	add	r2, r3
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	615a      	str	r2, [r3, #20]
 800323c:	e016      	b.n	800326c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800323e:	69bb      	ldr	r3, [r7, #24]
 8003240:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003244:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003248:	d110      	bne.n	800326c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003250:	2208      	movs	r2, #8
 8003252:	4619      	mov	r1, r3
 8003254:	6a38      	ldr	r0, [r7, #32]
 8003256:	f005 ff87 	bl	8009168 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800325a:	697b      	ldr	r3, [r7, #20]
 800325c:	695a      	ldr	r2, [r3, #20]
 800325e:	69bb      	ldr	r3, [r7, #24]
 8003260:	091b      	lsrs	r3, r3, #4
 8003262:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003266:	441a      	add	r2, r3
 8003268:	697b      	ldr	r3, [r7, #20]
 800326a:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	699a      	ldr	r2, [r3, #24]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f042 0210 	orr.w	r2, r2, #16
 800327a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f005 ffea 	bl	800925a <USB_ReadInterrupts>
 8003286:	4603      	mov	r3, r0
 8003288:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800328c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003290:	f040 80a7 	bne.w	80033e2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003294:	2300      	movs	r3, #0
 8003296:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4618      	mov	r0, r3
 800329e:	f005 ffef 	bl	8009280 <USB_ReadDevAllOutEpInterrupt>
 80032a2:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80032a4:	e099      	b.n	80033da <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80032a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032a8:	f003 0301 	and.w	r3, r3, #1
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	f000 808e 	beq.w	80033ce <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80032b8:	b2d2      	uxtb	r2, r2
 80032ba:	4611      	mov	r1, r2
 80032bc:	4618      	mov	r0, r3
 80032be:	f006 f813 	bl	80092e8 <USB_ReadDevOutEPInterrupt>
 80032c2:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80032c4:	693b      	ldr	r3, [r7, #16]
 80032c6:	f003 0301 	and.w	r3, r3, #1
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00c      	beq.n	80032e8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80032ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032d0:	015a      	lsls	r2, r3, #5
 80032d2:	69fb      	ldr	r3, [r7, #28]
 80032d4:	4413      	add	r3, r2
 80032d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032da:	461a      	mov	r2, r3
 80032dc:	2301      	movs	r3, #1
 80032de:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80032e0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80032e2:	6878      	ldr	r0, [r7, #4]
 80032e4:	f000 fcfc 	bl	8003ce0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	f003 0308 	and.w	r3, r3, #8
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d00c      	beq.n	800330c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80032f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80032f4:	015a      	lsls	r2, r3, #5
 80032f6:	69fb      	ldr	r3, [r7, #28]
 80032f8:	4413      	add	r3, r2
 80032fa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80032fe:	461a      	mov	r2, r3
 8003300:	2308      	movs	r3, #8
 8003302:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003304:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003306:	6878      	ldr	r0, [r7, #4]
 8003308:	f000 fdd2 	bl	8003eb0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800330c:	693b      	ldr	r3, [r7, #16]
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b00      	cmp	r3, #0
 8003314:	d008      	beq.n	8003328 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003316:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003318:	015a      	lsls	r2, r3, #5
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	4413      	add	r3, r2
 800331e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003322:	461a      	mov	r2, r3
 8003324:	2310      	movs	r3, #16
 8003326:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003328:	693b      	ldr	r3, [r7, #16]
 800332a:	f003 0302 	and.w	r3, r3, #2
 800332e:	2b00      	cmp	r3, #0
 8003330:	d030      	beq.n	8003394 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003332:	6a3b      	ldr	r3, [r7, #32]
 8003334:	695b      	ldr	r3, [r3, #20]
 8003336:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800333a:	2b80      	cmp	r3, #128	@ 0x80
 800333c:	d109      	bne.n	8003352 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800333e:	69fb      	ldr	r3, [r7, #28]
 8003340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	69fa      	ldr	r2, [r7, #28]
 8003348:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800334c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003350:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003352:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003354:	4613      	mov	r3, r2
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4413      	add	r3, r2
 800335a:	009b      	lsls	r3, r3, #2
 800335c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	4413      	add	r3, r2
 8003364:	3304      	adds	r3, #4
 8003366:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003368:	697b      	ldr	r3, [r7, #20]
 800336a:	78db      	ldrb	r3, [r3, #3]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d108      	bne.n	8003382 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003370:	697b      	ldr	r3, [r7, #20]
 8003372:	2200      	movs	r2, #0
 8003374:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	b2db      	uxtb	r3, r3
 800337a:	4619      	mov	r1, r3
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f000 fbc5 	bl	8003b0c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003382:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003384:	015a      	lsls	r2, r3, #5
 8003386:	69fb      	ldr	r3, [r7, #28]
 8003388:	4413      	add	r3, r2
 800338a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800338e:	461a      	mov	r2, r3
 8003390:	2302      	movs	r3, #2
 8003392:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003394:	693b      	ldr	r3, [r7, #16]
 8003396:	f003 0320 	and.w	r3, r3, #32
 800339a:	2b00      	cmp	r3, #0
 800339c:	d008      	beq.n	80033b0 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800339e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033a0:	015a      	lsls	r2, r3, #5
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	4413      	add	r3, r2
 80033a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033aa:	461a      	mov	r2, r3
 80033ac:	2320      	movs	r3, #32
 80033ae:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80033b0:	693b      	ldr	r3, [r7, #16]
 80033b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d009      	beq.n	80033ce <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	015a      	lsls	r2, r3, #5
 80033be:	69fb      	ldr	r3, [r7, #28]
 80033c0:	4413      	add	r3, r2
 80033c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80033c6:	461a      	mov	r2, r3
 80033c8:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80033cc:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80033ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033d0:	3301      	adds	r3, #1
 80033d2:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80033d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033d6:	085b      	lsrs	r3, r3, #1
 80033d8:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80033da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80033dc:	2b00      	cmp	r3, #0
 80033de:	f47f af62 	bne.w	80032a6 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	4618      	mov	r0, r3
 80033e8:	f005 ff37 	bl	800925a <USB_ReadInterrupts>
 80033ec:	4603      	mov	r3, r0
 80033ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033f6:	f040 80db 	bne.w	80035b0 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	681b      	ldr	r3, [r3, #0]
 80033fe:	4618      	mov	r0, r3
 8003400:	f005 ff58 	bl	80092b4 <USB_ReadDevAllInEpInterrupt>
 8003404:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003406:	2300      	movs	r3, #0
 8003408:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 800340a:	e0cd      	b.n	80035a8 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800340c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800340e:	f003 0301 	and.w	r3, r3, #1
 8003412:	2b00      	cmp	r3, #0
 8003414:	f000 80c2 	beq.w	800359c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800341e:	b2d2      	uxtb	r2, r2
 8003420:	4611      	mov	r1, r2
 8003422:	4618      	mov	r0, r3
 8003424:	f005 ff7e 	bl	8009324 <USB_ReadDevInEPInterrupt>
 8003428:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 800342a:	693b      	ldr	r3, [r7, #16]
 800342c:	f003 0301 	and.w	r3, r3, #1
 8003430:	2b00      	cmp	r3, #0
 8003432:	d057      	beq.n	80034e4 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003436:	f003 030f 	and.w	r3, r3, #15
 800343a:	2201      	movs	r2, #1
 800343c:	fa02 f303 	lsl.w	r3, r2, r3
 8003440:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003442:	69fb      	ldr	r3, [r7, #28]
 8003444:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003448:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	43db      	mvns	r3, r3
 800344e:	69f9      	ldr	r1, [r7, #28]
 8003450:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003454:	4013      	ands	r3, r2
 8003456:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003458:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800345a:	015a      	lsls	r2, r3, #5
 800345c:	69fb      	ldr	r3, [r7, #28]
 800345e:	4413      	add	r3, r2
 8003460:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003464:	461a      	mov	r2, r3
 8003466:	2301      	movs	r3, #1
 8003468:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	799b      	ldrb	r3, [r3, #6]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d132      	bne.n	80034d8 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003472:	6879      	ldr	r1, [r7, #4]
 8003474:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003476:	4613      	mov	r3, r2
 8003478:	00db      	lsls	r3, r3, #3
 800347a:	4413      	add	r3, r2
 800347c:	009b      	lsls	r3, r3, #2
 800347e:	440b      	add	r3, r1
 8003480:	3320      	adds	r3, #32
 8003482:	6819      	ldr	r1, [r3, #0]
 8003484:	6878      	ldr	r0, [r7, #4]
 8003486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003488:	4613      	mov	r3, r2
 800348a:	00db      	lsls	r3, r3, #3
 800348c:	4413      	add	r3, r2
 800348e:	009b      	lsls	r3, r3, #2
 8003490:	4403      	add	r3, r0
 8003492:	331c      	adds	r3, #28
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	4419      	add	r1, r3
 8003498:	6878      	ldr	r0, [r7, #4]
 800349a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800349c:	4613      	mov	r3, r2
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	4403      	add	r3, r0
 80034a6:	3320      	adds	r3, #32
 80034a8:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80034aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d113      	bne.n	80034d8 <HAL_PCD_IRQHandler+0x3a2>
 80034b0:	6879      	ldr	r1, [r7, #4]
 80034b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80034b4:	4613      	mov	r3, r2
 80034b6:	00db      	lsls	r3, r3, #3
 80034b8:	4413      	add	r3, r2
 80034ba:	009b      	lsls	r3, r3, #2
 80034bc:	440b      	add	r3, r1
 80034be:	3324      	adds	r3, #36	@ 0x24
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d108      	bne.n	80034d8 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6818      	ldr	r0, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80034d0:	461a      	mov	r2, r3
 80034d2:	2101      	movs	r1, #1
 80034d4:	f005 ff86 	bl	80093e4 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80034d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034da:	b2db      	uxtb	r3, r3
 80034dc:	4619      	mov	r1, r3
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 fad6 	bl	8003a90 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	f003 0308 	and.w	r3, r3, #8
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d008      	beq.n	8003500 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80034ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f0:	015a      	lsls	r2, r3, #5
 80034f2:	69fb      	ldr	r3, [r7, #28]
 80034f4:	4413      	add	r3, r2
 80034f6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80034fa:	461a      	mov	r2, r3
 80034fc:	2308      	movs	r3, #8
 80034fe:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003500:	693b      	ldr	r3, [r7, #16]
 8003502:	f003 0310 	and.w	r3, r3, #16
 8003506:	2b00      	cmp	r3, #0
 8003508:	d008      	beq.n	800351c <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800350a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800350c:	015a      	lsls	r2, r3, #5
 800350e:	69fb      	ldr	r3, [r7, #28]
 8003510:	4413      	add	r3, r2
 8003512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003516:	461a      	mov	r2, r3
 8003518:	2310      	movs	r3, #16
 800351a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800351c:	693b      	ldr	r3, [r7, #16]
 800351e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003522:	2b00      	cmp	r3, #0
 8003524:	d008      	beq.n	8003538 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003528:	015a      	lsls	r2, r3, #5
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	4413      	add	r3, r2
 800352e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003532:	461a      	mov	r2, r3
 8003534:	2340      	movs	r3, #64	@ 0x40
 8003536:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8003538:	693b      	ldr	r3, [r7, #16]
 800353a:	f003 0302 	and.w	r3, r3, #2
 800353e:	2b00      	cmp	r3, #0
 8003540:	d023      	beq.n	800358a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003542:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003544:	6a38      	ldr	r0, [r7, #32]
 8003546:	f005 fc89 	bl	8008e5c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800354a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800354c:	4613      	mov	r3, r2
 800354e:	00db      	lsls	r3, r3, #3
 8003550:	4413      	add	r3, r2
 8003552:	009b      	lsls	r3, r3, #2
 8003554:	3310      	adds	r3, #16
 8003556:	687a      	ldr	r2, [r7, #4]
 8003558:	4413      	add	r3, r2
 800355a:	3304      	adds	r3, #4
 800355c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800355e:	697b      	ldr	r3, [r7, #20]
 8003560:	78db      	ldrb	r3, [r3, #3]
 8003562:	2b01      	cmp	r3, #1
 8003564:	d108      	bne.n	8003578 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8003566:	697b      	ldr	r3, [r7, #20]
 8003568:	2200      	movs	r2, #0
 800356a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 800356c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800356e:	b2db      	uxtb	r3, r3
 8003570:	4619      	mov	r1, r3
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	f000 fad6 	bl	8003b24 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8003578:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800357a:	015a      	lsls	r2, r3, #5
 800357c:	69fb      	ldr	r3, [r7, #28]
 800357e:	4413      	add	r3, r2
 8003580:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003584:	461a      	mov	r2, r3
 8003586:	2302      	movs	r3, #2
 8003588:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003590:	2b00      	cmp	r3, #0
 8003592:	d003      	beq.n	800359c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8003594:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 fb15 	bl	8003bc6 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800359c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800359e:	3301      	adds	r3, #1
 80035a0:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80035a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035a4:	085b      	lsrs	r3, r3, #1
 80035a6:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80035a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	f47f af2e 	bne.w	800340c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4618      	mov	r0, r3
 80035b6:	f005 fe50 	bl	800925a <USB_ReadInterrupts>
 80035ba:	4603      	mov	r3, r0
 80035bc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80035c0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80035c4:	d122      	bne.n	800360c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80035c6:	69fb      	ldr	r3, [r7, #28]
 80035c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	69fa      	ldr	r2, [r7, #28]
 80035d0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80035d4:	f023 0301 	bic.w	r3, r3, #1
 80035d8:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80035e0:	2b01      	cmp	r3, #1
 80035e2:	d108      	bne.n	80035f6 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80035ec:	2100      	movs	r1, #0
 80035ee:	6878      	ldr	r0, [r7, #4]
 80035f0:	f000 fca4 	bl	8003f3c <HAL_PCDEx_LPM_Callback>
 80035f4:	e002      	b.n	80035fc <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f000 fa7e 	bl	8003af8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	695a      	ldr	r2, [r3, #20]
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 800360a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4618      	mov	r0, r3
 8003612:	f005 fe22 	bl	800925a <USB_ReadInterrupts>
 8003616:	4603      	mov	r3, r0
 8003618:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800361c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003620:	d112      	bne.n	8003648 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003622:	69fb      	ldr	r3, [r7, #28]
 8003624:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f003 0301 	and.w	r3, r3, #1
 800362e:	2b01      	cmp	r3, #1
 8003630:	d102      	bne.n	8003638 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003632:	6878      	ldr	r0, [r7, #4]
 8003634:	f000 fa56 	bl	8003ae4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8003646:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	4618      	mov	r0, r3
 800364e:	f005 fe04 	bl	800925a <USB_ReadInterrupts>
 8003652:	4603      	mov	r3, r0
 8003654:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003658:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800365c:	f040 80b7 	bne.w	80037ce <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003660:	69fb      	ldr	r3, [r7, #28]
 8003662:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	69fa      	ldr	r2, [r7, #28]
 800366a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800366e:	f023 0301 	bic.w	r3, r3, #1
 8003672:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	2110      	movs	r1, #16
 800367a:	4618      	mov	r0, r3
 800367c:	f005 fbee 	bl	8008e5c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003680:	2300      	movs	r3, #0
 8003682:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003684:	e046      	b.n	8003714 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003688:	015a      	lsls	r2, r3, #5
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	4413      	add	r3, r2
 800368e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003692:	461a      	mov	r2, r3
 8003694:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8003698:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800369a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800369c:	015a      	lsls	r2, r3, #5
 800369e:	69fb      	ldr	r3, [r7, #28]
 80036a0:	4413      	add	r3, r2
 80036a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036aa:	0151      	lsls	r1, r2, #5
 80036ac:	69fa      	ldr	r2, [r7, #28]
 80036ae:	440a      	add	r2, r1
 80036b0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80036b4:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036b8:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80036ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036bc:	015a      	lsls	r2, r3, #5
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	4413      	add	r3, r2
 80036c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036c6:	461a      	mov	r2, r3
 80036c8:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80036cc:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80036ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036d0:	015a      	lsls	r2, r3, #5
 80036d2:	69fb      	ldr	r3, [r7, #28]
 80036d4:	4413      	add	r3, r2
 80036d6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036de:	0151      	lsls	r1, r2, #5
 80036e0:	69fa      	ldr	r2, [r7, #28]
 80036e2:	440a      	add	r2, r1
 80036e4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80036e8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80036ec:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80036ee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80036f0:	015a      	lsls	r2, r3, #5
 80036f2:	69fb      	ldr	r3, [r7, #28]
 80036f4:	4413      	add	r3, r2
 80036f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80036fe:	0151      	lsls	r1, r2, #5
 8003700:	69fa      	ldr	r2, [r7, #28]
 8003702:	440a      	add	r2, r1
 8003704:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8003708:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800370c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800370e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003710:	3301      	adds	r3, #1
 8003712:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	791b      	ldrb	r3, [r3, #4]
 8003718:	461a      	mov	r2, r3
 800371a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800371c:	4293      	cmp	r3, r2
 800371e:	d3b2      	bcc.n	8003686 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003720:	69fb      	ldr	r3, [r7, #28]
 8003722:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	69fa      	ldr	r2, [r7, #28]
 800372a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800372e:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8003732:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	7bdb      	ldrb	r3, [r3, #15]
 8003738:	2b00      	cmp	r3, #0
 800373a:	d016      	beq.n	800376a <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 800373c:	69fb      	ldr	r3, [r7, #28]
 800373e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003742:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003746:	69fa      	ldr	r2, [r7, #28]
 8003748:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800374c:	f043 030b 	orr.w	r3, r3, #11
 8003750:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800375a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800375c:	69fa      	ldr	r2, [r7, #28]
 800375e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003762:	f043 030b 	orr.w	r3, r3, #11
 8003766:	6453      	str	r3, [r2, #68]	@ 0x44
 8003768:	e015      	b.n	8003796 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003770:	695b      	ldr	r3, [r3, #20]
 8003772:	69fa      	ldr	r2, [r7, #28]
 8003774:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003778:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800377c:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8003780:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003782:	69fb      	ldr	r3, [r7, #28]
 8003784:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	69fa      	ldr	r2, [r7, #28]
 800378c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003790:	f043 030b 	orr.w	r3, r3, #11
 8003794:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003796:	69fb      	ldr	r3, [r7, #28]
 8003798:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	69fa      	ldr	r2, [r7, #28]
 80037a0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80037a4:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80037a8:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80037b8:	461a      	mov	r2, r3
 80037ba:	f005 fe13 	bl	80093e4 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	681b      	ldr	r3, [r3, #0]
 80037c2:	695a      	ldr	r2, [r3, #20]
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80037cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4618      	mov	r0, r3
 80037d4:	f005 fd41 	bl	800925a <USB_ReadInterrupts>
 80037d8:	4603      	mov	r3, r0
 80037da:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80037de:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037e2:	d123      	bne.n	800382c <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	4618      	mov	r0, r3
 80037ea:	f005 fdd7 	bl	800939c <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f005 fbab 	bl	8008f4e <USB_GetDevSpeed>
 80037f8:	4603      	mov	r3, r0
 80037fa:	461a      	mov	r2, r3
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681c      	ldr	r4, [r3, #0]
 8003804:	f001 f80a 	bl	800481c <HAL_RCC_GetHCLKFreq>
 8003808:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800380e:	461a      	mov	r2, r3
 8003810:	4620      	mov	r0, r4
 8003812:	f005 f8bf 	bl	8008994 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003816:	6878      	ldr	r0, [r7, #4]
 8003818:	f000 f95a 	bl	8003ad0 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	695a      	ldr	r2, [r3, #20]
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 800382a:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	4618      	mov	r0, r3
 8003832:	f005 fd12 	bl	800925a <USB_ReadInterrupts>
 8003836:	4603      	mov	r3, r0
 8003838:	f003 0308 	and.w	r3, r3, #8
 800383c:	2b08      	cmp	r3, #8
 800383e:	d10a      	bne.n	8003856 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003840:	6878      	ldr	r0, [r7, #4]
 8003842:	f000 f93b 	bl	8003abc <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	695a      	ldr	r2, [r3, #20]
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	f002 0208 	and.w	r2, r2, #8
 8003854:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	4618      	mov	r0, r3
 800385c:	f005 fcfd 	bl	800925a <USB_ReadInterrupts>
 8003860:	4603      	mov	r3, r0
 8003862:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003866:	2b80      	cmp	r3, #128	@ 0x80
 8003868:	d123      	bne.n	80038b2 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800386a:	6a3b      	ldr	r3, [r7, #32]
 800386c:	699b      	ldr	r3, [r3, #24]
 800386e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003872:	6a3b      	ldr	r3, [r7, #32]
 8003874:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003876:	2301      	movs	r3, #1
 8003878:	627b      	str	r3, [r7, #36]	@ 0x24
 800387a:	e014      	b.n	80038a6 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800387c:	6879      	ldr	r1, [r7, #4]
 800387e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003880:	4613      	mov	r3, r2
 8003882:	00db      	lsls	r3, r3, #3
 8003884:	4413      	add	r3, r2
 8003886:	009b      	lsls	r3, r3, #2
 8003888:	440b      	add	r3, r1
 800388a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800388e:	781b      	ldrb	r3, [r3, #0]
 8003890:	2b01      	cmp	r3, #1
 8003892:	d105      	bne.n	80038a0 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003894:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003896:	b2db      	uxtb	r3, r3
 8003898:	4619      	mov	r1, r3
 800389a:	6878      	ldr	r0, [r7, #4]
 800389c:	f000 f962 	bl	8003b64 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a2:	3301      	adds	r3, #1
 80038a4:	627b      	str	r3, [r7, #36]	@ 0x24
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	791b      	ldrb	r3, [r3, #4]
 80038aa:	461a      	mov	r2, r3
 80038ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038ae:	4293      	cmp	r3, r2
 80038b0:	d3e4      	bcc.n	800387c <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4618      	mov	r0, r3
 80038b8:	f005 fccf 	bl	800925a <USB_ReadInterrupts>
 80038bc:	4603      	mov	r3, r0
 80038be:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038c6:	d13c      	bne.n	8003942 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80038c8:	2301      	movs	r3, #1
 80038ca:	627b      	str	r3, [r7, #36]	@ 0x24
 80038cc:	e02b      	b.n	8003926 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80038ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d0:	015a      	lsls	r2, r3, #5
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	4413      	add	r3, r2
 80038d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038de:	6879      	ldr	r1, [r7, #4]
 80038e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038e2:	4613      	mov	r3, r2
 80038e4:	00db      	lsls	r3, r3, #3
 80038e6:	4413      	add	r3, r2
 80038e8:	009b      	lsls	r3, r3, #2
 80038ea:	440b      	add	r3, r1
 80038ec:	3318      	adds	r3, #24
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	2b01      	cmp	r3, #1
 80038f2:	d115      	bne.n	8003920 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80038f4:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	da12      	bge.n	8003920 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 80038fa:	6879      	ldr	r1, [r7, #4]
 80038fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80038fe:	4613      	mov	r3, r2
 8003900:	00db      	lsls	r3, r3, #3
 8003902:	4413      	add	r3, r2
 8003904:	009b      	lsls	r3, r3, #2
 8003906:	440b      	add	r3, r1
 8003908:	3317      	adds	r3, #23
 800390a:	2201      	movs	r2, #1
 800390c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800390e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003910:	b2db      	uxtb	r3, r3
 8003912:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8003916:	b2db      	uxtb	r3, r3
 8003918:	4619      	mov	r1, r3
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f000 f922 	bl	8003b64 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003920:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003922:	3301      	adds	r3, #1
 8003924:	627b      	str	r3, [r7, #36]	@ 0x24
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	791b      	ldrb	r3, [r3, #4]
 800392a:	461a      	mov	r2, r3
 800392c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800392e:	4293      	cmp	r3, r2
 8003930:	d3cd      	bcc.n	80038ce <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	695a      	ldr	r2, [r3, #20]
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8003940:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4618      	mov	r0, r3
 8003948:	f005 fc87 	bl	800925a <USB_ReadInterrupts>
 800394c:	4603      	mov	r3, r0
 800394e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003952:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003956:	d156      	bne.n	8003a06 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003958:	2301      	movs	r3, #1
 800395a:	627b      	str	r3, [r7, #36]	@ 0x24
 800395c:	e045      	b.n	80039ea <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800395e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003960:	015a      	lsls	r2, r3, #5
 8003962:	69fb      	ldr	r3, [r7, #28]
 8003964:	4413      	add	r3, r2
 8003966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800396e:	6879      	ldr	r1, [r7, #4]
 8003970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003972:	4613      	mov	r3, r2
 8003974:	00db      	lsls	r3, r3, #3
 8003976:	4413      	add	r3, r2
 8003978:	009b      	lsls	r3, r3, #2
 800397a:	440b      	add	r3, r1
 800397c:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003980:	781b      	ldrb	r3, [r3, #0]
 8003982:	2b01      	cmp	r3, #1
 8003984:	d12e      	bne.n	80039e4 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003986:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003988:	2b00      	cmp	r3, #0
 800398a:	da2b      	bge.n	80039e4 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800398c:	69bb      	ldr	r3, [r7, #24]
 800398e:	0c1a      	lsrs	r2, r3, #16
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8003996:	4053      	eors	r3, r2
 8003998:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800399c:	2b00      	cmp	r3, #0
 800399e:	d121      	bne.n	80039e4 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80039a0:	6879      	ldr	r1, [r7, #4]
 80039a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80039a4:	4613      	mov	r3, r2
 80039a6:	00db      	lsls	r3, r3, #3
 80039a8:	4413      	add	r3, r2
 80039aa:	009b      	lsls	r3, r3, #2
 80039ac:	440b      	add	r3, r1
 80039ae:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80039b2:	2201      	movs	r2, #1
 80039b4:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80039b6:	6a3b      	ldr	r3, [r7, #32]
 80039b8:	699b      	ldr	r3, [r3, #24]
 80039ba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80039be:	6a3b      	ldr	r3, [r7, #32]
 80039c0:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80039c2:	6a3b      	ldr	r3, [r7, #32]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	d10a      	bne.n	80039e4 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80039d4:	685b      	ldr	r3, [r3, #4]
 80039d6:	69fa      	ldr	r2, [r7, #28]
 80039d8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80039dc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80039e0:	6053      	str	r3, [r2, #4]
            break;
 80039e2:	e008      	b.n	80039f6 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80039e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039e6:	3301      	adds	r3, #1
 80039e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	791b      	ldrb	r3, [r3, #4]
 80039ee:	461a      	mov	r2, r3
 80039f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d3b3      	bcc.n	800395e <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	695a      	ldr	r2, [r3, #20]
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8003a04:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	f005 fc25 	bl	800925a <USB_ReadInterrupts>
 8003a10:	4603      	mov	r3, r0
 8003a12:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8003a16:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a1a:	d10a      	bne.n	8003a32 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003a1c:	6878      	ldr	r0, [r7, #4]
 8003a1e:	f000 f88d 	bl	8003b3c <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	695a      	ldr	r2, [r3, #20]
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8003a30:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4618      	mov	r0, r3
 8003a38:	f005 fc0f 	bl	800925a <USB_ReadInterrupts>
 8003a3c:	4603      	mov	r3, r0
 8003a3e:	f003 0304 	and.w	r3, r3, #4
 8003a42:	2b04      	cmp	r3, #4
 8003a44:	d115      	bne.n	8003a72 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	685b      	ldr	r3, [r3, #4]
 8003a4c:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003a4e:	69bb      	ldr	r3, [r7, #24]
 8003a50:	f003 0304 	and.w	r3, r3, #4
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d002      	beq.n	8003a5e <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003a58:	6878      	ldr	r0, [r7, #4]
 8003a5a:	f000 f879 	bl	8003b50 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	6859      	ldr	r1, [r3, #4]
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	69ba      	ldr	r2, [r7, #24]
 8003a6a:	430a      	orrs	r2, r1
 8003a6c:	605a      	str	r2, [r3, #4]
 8003a6e:	e000      	b.n	8003a72 <HAL_PCD_IRQHandler+0x93c>
      return;
 8003a70:	bf00      	nop
    }
  }
}
 8003a72:	3734      	adds	r7, #52	@ 0x34
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd90      	pop	{r4, r7, pc}

08003a78 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8003a78:	b480      	push	{r7}
 8003a7a:	b083      	sub	sp, #12
 8003a7c:	af00      	add	r7, sp, #0
 8003a7e:	6078      	str	r0, [r7, #4]
 8003a80:	460b      	mov	r3, r1
 8003a82:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataOutStageCallback could be implemented in the user file
   */
}
 8003a84:	bf00      	nop
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	460b      	mov	r3, r1
 8003a9a:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DataInStageCallback could be implemented in the user file
   */
}
 8003a9c:	bf00      	nop
 8003a9e:	370c      	adds	r7, #12
 8003aa0:	46bd      	mov	sp, r7
 8003aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa6:	4770      	bx	lr

08003aa8 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup stage callback
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 8003aa8:	b480      	push	{r7}
 8003aaa:	b083      	sub	sp, #12
 8003aac:	af00      	add	r7, sp, #0
 8003aae:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SetupStageCallback could be implemented in the user file
   */
}
 8003ab0:	bf00      	nop
 8003ab2:	370c      	adds	r7, #12
 8003ab4:	46bd      	mov	sp, r7
 8003ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aba:	4770      	bx	lr

08003abc <HAL_PCD_SOFCallback>:
  * @brief  USB Start Of Frame callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 8003abc:	b480      	push	{r7}
 8003abe:	b083      	sub	sp, #12
 8003ac0:	af00      	add	r7, sp, #0
 8003ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SOFCallback could be implemented in the user file
   */
}
 8003ac4:	bf00      	nop
 8003ac6:	370c      	adds	r7, #12
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ace:	4770      	bx	lr

08003ad0 <HAL_PCD_ResetCallback>:
  * @brief  USB Reset callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	b083      	sub	sp, #12
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResetCallback could be implemented in the user file
   */
}
 8003ad8:	bf00      	nop
 8003ada:	370c      	adds	r7, #12
 8003adc:	46bd      	mov	sp, r7
 8003ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae2:	4770      	bx	lr

08003ae4 <HAL_PCD_SuspendCallback>:
  * @brief  Suspend event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b083      	sub	sp, #12
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_SuspendCallback could be implemented in the user file
   */
}
 8003aec:	bf00      	nop
 8003aee:	370c      	adds	r7, #12
 8003af0:	46bd      	mov	sp, r7
 8003af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af6:	4770      	bx	lr

08003af8 <HAL_PCD_ResumeCallback>:
  * @brief  Resume event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 8003af8:	b480      	push	{r7}
 8003afa:	b083      	sub	sp, #12
 8003afc:	af00      	add	r7, sp, #0
 8003afe:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ResumeCallback could be implemented in the user file
   */
}
 8003b00:	bf00      	nop
 8003b02:	370c      	adds	r7, #12
 8003b04:	46bd      	mov	sp, r7
 8003b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b0a:	4770      	bx	lr

08003b0c <HAL_PCD_ISOOUTIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8003b0c:	b480      	push	{r7}
 8003b0e:	b083      	sub	sp, #12
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
 8003b14:	460b      	mov	r3, r1
 8003b16:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOOUTIncompleteCallback could be implemented in the user file
   */
}
 8003b18:	bf00      	nop
 8003b1a:	370c      	adds	r7, #12
 8003b1c:	46bd      	mov	sp, r7
 8003b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b22:	4770      	bx	lr

08003b24 <HAL_PCD_ISOINIncompleteCallback>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval None
  */
__weak void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b083      	sub	sp, #12
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
 8003b2c:	460b      	mov	r3, r1
 8003b2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ISOINIncompleteCallback could be implemented in the user file
   */
}
 8003b30:	bf00      	nop
 8003b32:	370c      	adds	r7, #12
 8003b34:	46bd      	mov	sp, r7
 8003b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b3a:	4770      	bx	lr

08003b3c <HAL_PCD_ConnectCallback>:
  * @brief  Connection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_ConnectCallback could be implemented in the user file
   */
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <HAL_PCD_DisconnectCallback>:
  * @brief  Disconnection event callback.
  * @param  hpcd PCD handle
  * @retval None
  */
__weak void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  UNUSED(hpcd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCD_DisconnectCallback could be implemented in the user file
   */
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr

08003b64 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	460b      	mov	r3, r1
 8003b6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8003b70:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003b74:	2b00      	cmp	r3, #0
 8003b76:	da0c      	bge.n	8003b92 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003b78:	78fb      	ldrb	r3, [r7, #3]
 8003b7a:	f003 020f 	and.w	r2, r3, #15
 8003b7e:	4613      	mov	r3, r2
 8003b80:	00db      	lsls	r3, r3, #3
 8003b82:	4413      	add	r3, r2
 8003b84:	009b      	lsls	r3, r3, #2
 8003b86:	3310      	adds	r3, #16
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	4413      	add	r3, r2
 8003b8c:	3304      	adds	r3, #4
 8003b8e:	60fb      	str	r3, [r7, #12]
 8003b90:	e00c      	b.n	8003bac <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003b92:	78fb      	ldrb	r3, [r7, #3]
 8003b94:	f003 020f 	and.w	r2, r3, #15
 8003b98:	4613      	mov	r3, r2
 8003b9a:	00db      	lsls	r3, r3, #3
 8003b9c:	4413      	add	r3, r2
 8003b9e:	009b      	lsls	r3, r3, #2
 8003ba0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	4413      	add	r3, r2
 8003ba8:	3304      	adds	r3, #4
 8003baa:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	68f9      	ldr	r1, [r7, #12]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f005 f9f0 	bl	8008f98 <USB_EPStopXfer>
 8003bb8:	4603      	mov	r3, r0
 8003bba:	72fb      	strb	r3, [r7, #11]

  return ret;
 8003bbc:	7afb      	ldrb	r3, [r7, #11]
}
 8003bbe:	4618      	mov	r0, r3
 8003bc0:	3710      	adds	r7, #16
 8003bc2:	46bd      	mov	sp, r7
 8003bc4:	bd80      	pop	{r7, pc}

08003bc6 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003bc6:	b580      	push	{r7, lr}
 8003bc8:	b08a      	sub	sp, #40	@ 0x28
 8003bca:	af02      	add	r7, sp, #8
 8003bcc:	6078      	str	r0, [r7, #4]
 8003bce:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003bd6:	697b      	ldr	r3, [r7, #20]
 8003bd8:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8003bda:	683a      	ldr	r2, [r7, #0]
 8003bdc:	4613      	mov	r3, r2
 8003bde:	00db      	lsls	r3, r3, #3
 8003be0:	4413      	add	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	3310      	adds	r3, #16
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	4413      	add	r3, r2
 8003bea:	3304      	adds	r3, #4
 8003bec:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	695a      	ldr	r2, [r3, #20]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	691b      	ldr	r3, [r3, #16]
 8003bf6:	429a      	cmp	r2, r3
 8003bf8:	d901      	bls.n	8003bfe <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e06b      	b.n	8003cd6 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8003bfe:	68fb      	ldr	r3, [r7, #12]
 8003c00:	691a      	ldr	r2, [r3, #16]
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	695b      	ldr	r3, [r3, #20]
 8003c06:	1ad3      	subs	r3, r2, r3
 8003c08:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	69fa      	ldr	r2, [r7, #28]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d902      	bls.n	8003c1a <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8003c14:	68fb      	ldr	r3, [r7, #12]
 8003c16:	689b      	ldr	r3, [r3, #8]
 8003c18:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8003c1a:	69fb      	ldr	r3, [r7, #28]
 8003c1c:	3303      	adds	r3, #3
 8003c1e:	089b      	lsrs	r3, r3, #2
 8003c20:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c22:	e02a      	b.n	8003c7a <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	691a      	ldr	r2, [r3, #16]
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	695b      	ldr	r3, [r3, #20]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	689b      	ldr	r3, [r3, #8]
 8003c34:	69fa      	ldr	r2, [r7, #28]
 8003c36:	429a      	cmp	r2, r3
 8003c38:	d902      	bls.n	8003c40 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8003c3a:	68fb      	ldr	r3, [r7, #12]
 8003c3c:	689b      	ldr	r3, [r3, #8]
 8003c3e:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	3303      	adds	r3, #3
 8003c44:	089b      	lsrs	r3, r3, #2
 8003c46:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	68d9      	ldr	r1, [r3, #12]
 8003c4c:	683b      	ldr	r3, [r7, #0]
 8003c4e:	b2da      	uxtb	r2, r3
 8003c50:	69fb      	ldr	r3, [r7, #28]
 8003c52:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8003c58:	9300      	str	r3, [sp, #0]
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	6978      	ldr	r0, [r7, #20]
 8003c5e:	f005 fa45 	bl	80090ec <USB_WritePacket>

    ep->xfer_buff  += len;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	68da      	ldr	r2, [r3, #12]
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	441a      	add	r2, r3
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	695a      	ldr	r2, [r3, #20]
 8003c72:	69fb      	ldr	r3, [r7, #28]
 8003c74:	441a      	add	r2, r3
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c7a:	683b      	ldr	r3, [r7, #0]
 8003c7c:	015a      	lsls	r2, r3, #5
 8003c7e:	693b      	ldr	r3, [r7, #16]
 8003c80:	4413      	add	r3, r2
 8003c82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003c86:	699b      	ldr	r3, [r3, #24]
 8003c88:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c8a:	69ba      	ldr	r2, [r7, #24]
 8003c8c:	429a      	cmp	r2, r3
 8003c8e:	d809      	bhi.n	8003ca4 <PCD_WriteEmptyTxFifo+0xde>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	695a      	ldr	r2, [r3, #20]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d203      	bcs.n	8003ca4 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d1bf      	bne.n	8003c24 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	691a      	ldr	r2, [r3, #16]
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	695b      	ldr	r3, [r3, #20]
 8003cac:	429a      	cmp	r2, r3
 8003cae:	d811      	bhi.n	8003cd4 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	f003 030f 	and.w	r3, r3, #15
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	fa02 f303 	lsl.w	r3, r2, r3
 8003cbc:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003cbe:	693b      	ldr	r3, [r7, #16]
 8003cc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003cc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cc6:	68bb      	ldr	r3, [r7, #8]
 8003cc8:	43db      	mvns	r3, r3
 8003cca:	6939      	ldr	r1, [r7, #16]
 8003ccc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003cd0:	4013      	ands	r3, r2
 8003cd2:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8003cd4:	2300      	movs	r3, #0
}
 8003cd6:	4618      	mov	r0, r3
 8003cd8:	3720      	adds	r7, #32
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b088      	sub	sp, #32
 8003ce4:	af00      	add	r7, sp, #0
 8003ce6:	6078      	str	r0, [r7, #4]
 8003ce8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003cf0:	69fb      	ldr	r3, [r7, #28]
 8003cf2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003cf4:	69fb      	ldr	r3, [r7, #28]
 8003cf6:	333c      	adds	r3, #60	@ 0x3c
 8003cf8:	3304      	adds	r3, #4
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003cfe:	683b      	ldr	r3, [r7, #0]
 8003d00:	015a      	lsls	r2, r3, #5
 8003d02:	69bb      	ldr	r3, [r7, #24]
 8003d04:	4413      	add	r3, r2
 8003d06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d0a:	689b      	ldr	r3, [r3, #8]
 8003d0c:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	799b      	ldrb	r3, [r3, #6]
 8003d12:	2b01      	cmp	r3, #1
 8003d14:	d17b      	bne.n	8003e0e <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	f003 0308 	and.w	r3, r3, #8
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d015      	beq.n	8003d4c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	4a61      	ldr	r2, [pc, #388]	@ (8003ea8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	f240 80b9 	bls.w	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d2a:	693b      	ldr	r3, [r7, #16]
 8003d2c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	f000 80b3 	beq.w	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	015a      	lsls	r2, r3, #5
 8003d3a:	69bb      	ldr	r3, [r7, #24]
 8003d3c:	4413      	add	r3, r2
 8003d3e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d42:	461a      	mov	r2, r3
 8003d44:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d48:	6093      	str	r3, [r2, #8]
 8003d4a:	e0a7      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	f003 0320 	and.w	r3, r3, #32
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d009      	beq.n	8003d6a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003d56:	683b      	ldr	r3, [r7, #0]
 8003d58:	015a      	lsls	r2, r3, #5
 8003d5a:	69bb      	ldr	r3, [r7, #24]
 8003d5c:	4413      	add	r3, r2
 8003d5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d62:	461a      	mov	r2, r3
 8003d64:	2320      	movs	r3, #32
 8003d66:	6093      	str	r3, [r2, #8]
 8003d68:	e098      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8003d6a:	693b      	ldr	r3, [r7, #16]
 8003d6c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f040 8093 	bne.w	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	4a4b      	ldr	r2, [pc, #300]	@ (8003ea8 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8003d7a:	4293      	cmp	r3, r2
 8003d7c:	d90f      	bls.n	8003d9e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d00a      	beq.n	8003d9e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003d88:	683b      	ldr	r3, [r7, #0]
 8003d8a:	015a      	lsls	r2, r3, #5
 8003d8c:	69bb      	ldr	r3, [r7, #24]
 8003d8e:	4413      	add	r3, r2
 8003d90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003d94:	461a      	mov	r2, r3
 8003d96:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d9a:	6093      	str	r3, [r2, #8]
 8003d9c:	e07e      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8003d9e:	683a      	ldr	r2, [r7, #0]
 8003da0:	4613      	mov	r3, r2
 8003da2:	00db      	lsls	r3, r3, #3
 8003da4:	4413      	add	r3, r2
 8003da6:	009b      	lsls	r3, r3, #2
 8003da8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003dac:	687a      	ldr	r2, [r7, #4]
 8003dae:	4413      	add	r3, r2
 8003db0:	3304      	adds	r3, #4
 8003db2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	6a1a      	ldr	r2, [r3, #32]
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	0159      	lsls	r1, r3, #5
 8003dbc:	69bb      	ldr	r3, [r7, #24]
 8003dbe:	440b      	add	r3, r1
 8003dc0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003dca:	1ad2      	subs	r2, r2, r3
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8003dd0:	683b      	ldr	r3, [r7, #0]
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d114      	bne.n	8003e00 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8003dd6:	68fb      	ldr	r3, [r7, #12]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d109      	bne.n	8003df2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	6818      	ldr	r0, [r3, #0]
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003de8:	461a      	mov	r2, r3
 8003dea:	2101      	movs	r1, #1
 8003dec:	f005 fafa 	bl	80093e4 <USB_EP0_OutStart>
 8003df0:	e006      	b.n	8003e00 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	68da      	ldr	r2, [r3, #12]
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	695b      	ldr	r3, [r3, #20]
 8003dfa:	441a      	add	r2, r3
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	4619      	mov	r1, r3
 8003e06:	6878      	ldr	r0, [r7, #4]
 8003e08:	f7ff fe36 	bl	8003a78 <HAL_PCD_DataOutStageCallback>
 8003e0c:	e046      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	4a26      	ldr	r2, [pc, #152]	@ (8003eac <PCD_EP_OutXfrComplete_int+0x1cc>)
 8003e12:	4293      	cmp	r3, r2
 8003e14:	d124      	bne.n	8003e60 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e1c:	2b00      	cmp	r3, #0
 8003e1e:	d00a      	beq.n	8003e36 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003e20:	683b      	ldr	r3, [r7, #0]
 8003e22:	015a      	lsls	r2, r3, #5
 8003e24:	69bb      	ldr	r3, [r7, #24]
 8003e26:	4413      	add	r3, r2
 8003e28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e2c:	461a      	mov	r2, r3
 8003e2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e32:	6093      	str	r3, [r2, #8]
 8003e34:	e032      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e36:	693b      	ldr	r3, [r7, #16]
 8003e38:	f003 0320 	and.w	r3, r3, #32
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d008      	beq.n	8003e52 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e40:	683b      	ldr	r3, [r7, #0]
 8003e42:	015a      	lsls	r2, r3, #5
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	4413      	add	r3, r2
 8003e48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e4c:	461a      	mov	r2, r3
 8003e4e:	2320      	movs	r3, #32
 8003e50:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e52:	683b      	ldr	r3, [r7, #0]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	4619      	mov	r1, r3
 8003e58:	6878      	ldr	r0, [r7, #4]
 8003e5a:	f7ff fe0d 	bl	8003a78 <HAL_PCD_DataOutStageCallback>
 8003e5e:	e01d      	b.n	8003e9c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8003e60:	683b      	ldr	r3, [r7, #0]
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d114      	bne.n	8003e90 <PCD_EP_OutXfrComplete_int+0x1b0>
 8003e66:	6879      	ldr	r1, [r7, #4]
 8003e68:	683a      	ldr	r2, [r7, #0]
 8003e6a:	4613      	mov	r3, r2
 8003e6c:	00db      	lsls	r3, r3, #3
 8003e6e:	4413      	add	r3, r2
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	440b      	add	r3, r1
 8003e74:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d108      	bne.n	8003e90 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6818      	ldr	r0, [r3, #0]
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e88:	461a      	mov	r2, r3
 8003e8a:	2100      	movs	r1, #0
 8003e8c:	f005 faaa 	bl	80093e4 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8003e90:	683b      	ldr	r3, [r7, #0]
 8003e92:	b2db      	uxtb	r3, r3
 8003e94:	4619      	mov	r1, r3
 8003e96:	6878      	ldr	r0, [r7, #4]
 8003e98:	f7ff fdee 	bl	8003a78 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8003e9c:	2300      	movs	r3, #0
}
 8003e9e:	4618      	mov	r0, r3
 8003ea0:	3720      	adds	r7, #32
 8003ea2:	46bd      	mov	sp, r7
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	4f54300a 	.word	0x4f54300a
 8003eac:	4f54310a 	.word	0x4f54310a

08003eb0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8003eb0:	b580      	push	{r7, lr}
 8003eb2:	b086      	sub	sp, #24
 8003eb4:	af00      	add	r7, sp, #0
 8003eb6:	6078      	str	r0, [r7, #4]
 8003eb8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ec0:	697b      	ldr	r3, [r7, #20]
 8003ec2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	333c      	adds	r3, #60	@ 0x3c
 8003ec8:	3304      	adds	r3, #4
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8003ece:	683b      	ldr	r3, [r7, #0]
 8003ed0:	015a      	lsls	r2, r3, #5
 8003ed2:	693b      	ldr	r3, [r7, #16]
 8003ed4:	4413      	add	r3, r2
 8003ed6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	4a15      	ldr	r2, [pc, #84]	@ (8003f38 <PCD_EP_OutSetupPacket_int+0x88>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d90e      	bls.n	8003f04 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8003ee6:	68bb      	ldr	r3, [r7, #8]
 8003ee8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d009      	beq.n	8003f04 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	015a      	lsls	r2, r3, #5
 8003ef4:	693b      	ldr	r3, [r7, #16]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003efc:	461a      	mov	r2, r3
 8003efe:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f02:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8003f04:	6878      	ldr	r0, [r7, #4]
 8003f06:	f7ff fdcf 	bl	8003aa8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8003f0a:	68fb      	ldr	r3, [r7, #12]
 8003f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8003f38 <PCD_EP_OutSetupPacket_int+0x88>)
 8003f0e:	4293      	cmp	r3, r2
 8003f10:	d90c      	bls.n	8003f2c <PCD_EP_OutSetupPacket_int+0x7c>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	799b      	ldrb	r3, [r3, #6]
 8003f16:	2b01      	cmp	r3, #1
 8003f18:	d108      	bne.n	8003f2c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6818      	ldr	r0, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003f24:	461a      	mov	r2, r3
 8003f26:	2101      	movs	r1, #1
 8003f28:	f005 fa5c 	bl	80093e4 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8003f2c:	2300      	movs	r3, #0
}
 8003f2e:	4618      	mov	r0, r3
 8003f30:	3718      	adds	r7, #24
 8003f32:	46bd      	mov	sp, r7
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	4f54300a 	.word	0x4f54300a

08003f3c <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	460b      	mov	r3, r1
 8003f46:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8003f48:	bf00      	nop
 8003f4a:	370c      	adds	r7, #12
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f52:	4770      	bx	lr

08003f54 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003f54:	b580      	push	{r7, lr}
 8003f56:	b086      	sub	sp, #24
 8003f58:	af00      	add	r7, sp, #0
 8003f5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2b00      	cmp	r3, #0
 8003f60:	d101      	bne.n	8003f66 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003f62:	2301      	movs	r3, #1
 8003f64:	e267      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d075      	beq.n	800405e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f72:	4b88      	ldr	r3, [pc, #544]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f74:	689b      	ldr	r3, [r3, #8]
 8003f76:	f003 030c 	and.w	r3, r3, #12
 8003f7a:	2b04      	cmp	r3, #4
 8003f7c:	d00c      	beq.n	8003f98 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f7e:	4b85      	ldr	r3, [pc, #532]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f80:	689b      	ldr	r3, [r3, #8]
 8003f82:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003f86:	2b08      	cmp	r3, #8
 8003f88:	d112      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003f8a:	4b82      	ldr	r3, [pc, #520]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003f92:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003f96:	d10b      	bne.n	8003fb0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f98:	4b7e      	ldr	r3, [pc, #504]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d05b      	beq.n	800405c <HAL_RCC_OscConfig+0x108>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	685b      	ldr	r3, [r3, #4]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d157      	bne.n	800405c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e242      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	685b      	ldr	r3, [r3, #4]
 8003fb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fb8:	d106      	bne.n	8003fc8 <HAL_RCC_OscConfig+0x74>
 8003fba:	4b76      	ldr	r3, [pc, #472]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	4a75      	ldr	r2, [pc, #468]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fc0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fc4:	6013      	str	r3, [r2, #0]
 8003fc6:	e01d      	b.n	8004004 <HAL_RCC_OscConfig+0xb0>
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	685b      	ldr	r3, [r3, #4]
 8003fcc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003fd0:	d10c      	bne.n	8003fec <HAL_RCC_OscConfig+0x98>
 8003fd2:	4b70      	ldr	r3, [pc, #448]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	4a6f      	ldr	r2, [pc, #444]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fd8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003fdc:	6013      	str	r3, [r2, #0]
 8003fde:	4b6d      	ldr	r3, [pc, #436]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a6c      	ldr	r2, [pc, #432]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fe4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003fe8:	6013      	str	r3, [r2, #0]
 8003fea:	e00b      	b.n	8004004 <HAL_RCC_OscConfig+0xb0>
 8003fec:	4b69      	ldr	r3, [pc, #420]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	4a68      	ldr	r2, [pc, #416]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ff2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ff6:	6013      	str	r3, [r2, #0]
 8003ff8:	4b66      	ldr	r3, [pc, #408]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ffa:	681b      	ldr	r3, [r3, #0]
 8003ffc:	4a65      	ldr	r2, [pc, #404]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8003ffe:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004002:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	2b00      	cmp	r3, #0
 800400a:	d013      	beq.n	8004034 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800400c:	f7fe f864 	bl	80020d8 <HAL_GetTick>
 8004010:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004012:	e008      	b.n	8004026 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004014:	f7fe f860 	bl	80020d8 <HAL_GetTick>
 8004018:	4602      	mov	r2, r0
 800401a:	693b      	ldr	r3, [r7, #16]
 800401c:	1ad3      	subs	r3, r2, r3
 800401e:	2b64      	cmp	r3, #100	@ 0x64
 8004020:	d901      	bls.n	8004026 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004022:	2303      	movs	r3, #3
 8004024:	e207      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004026:	4b5b      	ldr	r3, [pc, #364]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f0      	beq.n	8004014 <HAL_RCC_OscConfig+0xc0>
 8004032:	e014      	b.n	800405e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004034:	f7fe f850 	bl	80020d8 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800403c:	f7fe f84c 	bl	80020d8 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b64      	cmp	r3, #100	@ 0x64
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e1f3      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800404e:	4b51      	ldr	r3, [pc, #324]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004056:	2b00      	cmp	r3, #0
 8004058:	d1f0      	bne.n	800403c <HAL_RCC_OscConfig+0xe8>
 800405a:	e000      	b.n	800405e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800405c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f003 0302 	and.w	r3, r3, #2
 8004066:	2b00      	cmp	r3, #0
 8004068:	d063      	beq.n	8004132 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800406a:	4b4a      	ldr	r3, [pc, #296]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 030c 	and.w	r3, r3, #12
 8004072:	2b00      	cmp	r3, #0
 8004074:	d00b      	beq.n	800408e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004076:	4b47      	ldr	r3, [pc, #284]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800407e:	2b08      	cmp	r3, #8
 8004080:	d11c      	bne.n	80040bc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004082:	4b44      	ldr	r3, [pc, #272]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004084:	685b      	ldr	r3, [r3, #4]
 8004086:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800408a:	2b00      	cmp	r3, #0
 800408c:	d116      	bne.n	80040bc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800408e:	4b41      	ldr	r3, [pc, #260]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0302 	and.w	r3, r3, #2
 8004096:	2b00      	cmp	r3, #0
 8004098:	d005      	beq.n	80040a6 <HAL_RCC_OscConfig+0x152>
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d001      	beq.n	80040a6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	e1c7      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040a6:	4b3b      	ldr	r3, [pc, #236]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	691b      	ldr	r3, [r3, #16]
 80040b2:	00db      	lsls	r3, r3, #3
 80040b4:	4937      	ldr	r1, [pc, #220]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040b6:	4313      	orrs	r3, r2
 80040b8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80040ba:	e03a      	b.n	8004132 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	68db      	ldr	r3, [r3, #12]
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d020      	beq.n	8004106 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040c4:	4b34      	ldr	r3, [pc, #208]	@ (8004198 <HAL_RCC_OscConfig+0x244>)
 80040c6:	2201      	movs	r2, #1
 80040c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ca:	f7fe f805 	bl	80020d8 <HAL_GetTick>
 80040ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040d0:	e008      	b.n	80040e4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040d2:	f7fe f801 	bl	80020d8 <HAL_GetTick>
 80040d6:	4602      	mov	r2, r0
 80040d8:	693b      	ldr	r3, [r7, #16]
 80040da:	1ad3      	subs	r3, r2, r3
 80040dc:	2b02      	cmp	r3, #2
 80040de:	d901      	bls.n	80040e4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80040e0:	2303      	movs	r3, #3
 80040e2:	e1a8      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80040e4:	4b2b      	ldr	r3, [pc, #172]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	f003 0302 	and.w	r3, r3, #2
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d0f0      	beq.n	80040d2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040f0:	4b28      	ldr	r3, [pc, #160]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	691b      	ldr	r3, [r3, #16]
 80040fc:	00db      	lsls	r3, r3, #3
 80040fe:	4925      	ldr	r1, [pc, #148]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004100:	4313      	orrs	r3, r2
 8004102:	600b      	str	r3, [r1, #0]
 8004104:	e015      	b.n	8004132 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004106:	4b24      	ldr	r3, [pc, #144]	@ (8004198 <HAL_RCC_OscConfig+0x244>)
 8004108:	2200      	movs	r2, #0
 800410a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800410c:	f7fd ffe4 	bl	80020d8 <HAL_GetTick>
 8004110:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004112:	e008      	b.n	8004126 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004114:	f7fd ffe0 	bl	80020d8 <HAL_GetTick>
 8004118:	4602      	mov	r2, r0
 800411a:	693b      	ldr	r3, [r7, #16]
 800411c:	1ad3      	subs	r3, r2, r3
 800411e:	2b02      	cmp	r3, #2
 8004120:	d901      	bls.n	8004126 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004122:	2303      	movs	r3, #3
 8004124:	e187      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004126:	4b1b      	ldr	r3, [pc, #108]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 0302 	and.w	r3, r3, #2
 800412e:	2b00      	cmp	r3, #0
 8004130:	d1f0      	bne.n	8004114 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	f003 0308 	and.w	r3, r3, #8
 800413a:	2b00      	cmp	r3, #0
 800413c:	d036      	beq.n	80041ac <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	695b      	ldr	r3, [r3, #20]
 8004142:	2b00      	cmp	r3, #0
 8004144:	d016      	beq.n	8004174 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004146:	4b15      	ldr	r3, [pc, #84]	@ (800419c <HAL_RCC_OscConfig+0x248>)
 8004148:	2201      	movs	r2, #1
 800414a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800414c:	f7fd ffc4 	bl	80020d8 <HAL_GetTick>
 8004150:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004152:	e008      	b.n	8004166 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004154:	f7fd ffc0 	bl	80020d8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	693b      	ldr	r3, [r7, #16]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	2b02      	cmp	r3, #2
 8004160:	d901      	bls.n	8004166 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004162:	2303      	movs	r3, #3
 8004164:	e167      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004166:	4b0b      	ldr	r3, [pc, #44]	@ (8004194 <HAL_RCC_OscConfig+0x240>)
 8004168:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800416a:	f003 0302 	and.w	r3, r3, #2
 800416e:	2b00      	cmp	r3, #0
 8004170:	d0f0      	beq.n	8004154 <HAL_RCC_OscConfig+0x200>
 8004172:	e01b      	b.n	80041ac <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004174:	4b09      	ldr	r3, [pc, #36]	@ (800419c <HAL_RCC_OscConfig+0x248>)
 8004176:	2200      	movs	r2, #0
 8004178:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800417a:	f7fd ffad 	bl	80020d8 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004180:	e00e      	b.n	80041a0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004182:	f7fd ffa9 	bl	80020d8 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d907      	bls.n	80041a0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e150      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
 8004194:	40023800 	.word	0x40023800
 8004198:	42470000 	.word	0x42470000
 800419c:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041a0:	4b88      	ldr	r3, [pc, #544]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1ea      	bne.n	8004182 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	f000 8097 	beq.w	80042e8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041ba:	2300      	movs	r3, #0
 80041bc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80041be:	4b81      	ldr	r3, [pc, #516]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d10f      	bne.n	80041ea <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041ca:	2300      	movs	r3, #0
 80041cc:	60bb      	str	r3, [r7, #8]
 80041ce:	4b7d      	ldr	r3, [pc, #500]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041d2:	4a7c      	ldr	r2, [pc, #496]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041d4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80041d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80041da:	4b7a      	ldr	r3, [pc, #488]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80041dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e2:	60bb      	str	r3, [r7, #8]
 80041e4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041e6:	2301      	movs	r3, #1
 80041e8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80041ea:	4b77      	ldr	r3, [pc, #476]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d118      	bne.n	8004228 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80041f6:	4b74      	ldr	r3, [pc, #464]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	4a73      	ldr	r2, [pc, #460]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 80041fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004200:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004202:	f7fd ff69 	bl	80020d8 <HAL_GetTick>
 8004206:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004208:	e008      	b.n	800421c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800420a:	f7fd ff65 	bl	80020d8 <HAL_GetTick>
 800420e:	4602      	mov	r2, r0
 8004210:	693b      	ldr	r3, [r7, #16]
 8004212:	1ad3      	subs	r3, r2, r3
 8004214:	2b02      	cmp	r3, #2
 8004216:	d901      	bls.n	800421c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004218:	2303      	movs	r3, #3
 800421a:	e10c      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800421c:	4b6a      	ldr	r3, [pc, #424]	@ (80043c8 <HAL_RCC_OscConfig+0x474>)
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004224:	2b00      	cmp	r3, #0
 8004226:	d0f0      	beq.n	800420a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	689b      	ldr	r3, [r3, #8]
 800422c:	2b01      	cmp	r3, #1
 800422e:	d106      	bne.n	800423e <HAL_RCC_OscConfig+0x2ea>
 8004230:	4b64      	ldr	r3, [pc, #400]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004232:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004234:	4a63      	ldr	r2, [pc, #396]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004236:	f043 0301 	orr.w	r3, r3, #1
 800423a:	6713      	str	r3, [r2, #112]	@ 0x70
 800423c:	e01c      	b.n	8004278 <HAL_RCC_OscConfig+0x324>
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	689b      	ldr	r3, [r3, #8]
 8004242:	2b05      	cmp	r3, #5
 8004244:	d10c      	bne.n	8004260 <HAL_RCC_OscConfig+0x30c>
 8004246:	4b5f      	ldr	r3, [pc, #380]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004248:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800424a:	4a5e      	ldr	r2, [pc, #376]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 800424c:	f043 0304 	orr.w	r3, r3, #4
 8004250:	6713      	str	r3, [r2, #112]	@ 0x70
 8004252:	4b5c      	ldr	r3, [pc, #368]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004254:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004256:	4a5b      	ldr	r2, [pc, #364]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004258:	f043 0301 	orr.w	r3, r3, #1
 800425c:	6713      	str	r3, [r2, #112]	@ 0x70
 800425e:	e00b      	b.n	8004278 <HAL_RCC_OscConfig+0x324>
 8004260:	4b58      	ldr	r3, [pc, #352]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004262:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004264:	4a57      	ldr	r2, [pc, #348]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004266:	f023 0301 	bic.w	r3, r3, #1
 800426a:	6713      	str	r3, [r2, #112]	@ 0x70
 800426c:	4b55      	ldr	r3, [pc, #340]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 800426e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004270:	4a54      	ldr	r2, [pc, #336]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004272:	f023 0304 	bic.w	r3, r3, #4
 8004276:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	689b      	ldr	r3, [r3, #8]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d015      	beq.n	80042ac <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004280:	f7fd ff2a 	bl	80020d8 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004286:	e00a      	b.n	800429e <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004288:	f7fd ff26 	bl	80020d8 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004296:	4293      	cmp	r3, r2
 8004298:	d901      	bls.n	800429e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800429a:	2303      	movs	r3, #3
 800429c:	e0cb      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800429e:	4b49      	ldr	r3, [pc, #292]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042a2:	f003 0302 	and.w	r3, r3, #2
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d0ee      	beq.n	8004288 <HAL_RCC_OscConfig+0x334>
 80042aa:	e014      	b.n	80042d6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042ac:	f7fd ff14 	bl	80020d8 <HAL_GetTick>
 80042b0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042b2:	e00a      	b.n	80042ca <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042b4:	f7fd ff10 	bl	80020d8 <HAL_GetTick>
 80042b8:	4602      	mov	r2, r0
 80042ba:	693b      	ldr	r3, [r7, #16]
 80042bc:	1ad3      	subs	r3, r2, r3
 80042be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80042c2:	4293      	cmp	r3, r2
 80042c4:	d901      	bls.n	80042ca <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80042c6:	2303      	movs	r3, #3
 80042c8:	e0b5      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80042ca:	4b3e      	ldr	r3, [pc, #248]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80042ce:	f003 0302 	and.w	r3, r3, #2
 80042d2:	2b00      	cmp	r3, #0
 80042d4:	d1ee      	bne.n	80042b4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80042d6:	7dfb      	ldrb	r3, [r7, #23]
 80042d8:	2b01      	cmp	r3, #1
 80042da:	d105      	bne.n	80042e8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042dc:	4b39      	ldr	r3, [pc, #228]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042e0:	4a38      	ldr	r2, [pc, #224]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042e2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80042e6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	699b      	ldr	r3, [r3, #24]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	f000 80a1 	beq.w	8004434 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80042f2:	4b34      	ldr	r3, [pc, #208]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f003 030c 	and.w	r3, r3, #12
 80042fa:	2b08      	cmp	r3, #8
 80042fc:	d05c      	beq.n	80043b8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	699b      	ldr	r3, [r3, #24]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d141      	bne.n	800438a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004306:	4b31      	ldr	r3, [pc, #196]	@ (80043cc <HAL_RCC_OscConfig+0x478>)
 8004308:	2200      	movs	r2, #0
 800430a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800430c:	f7fd fee4 	bl	80020d8 <HAL_GetTick>
 8004310:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004312:	e008      	b.n	8004326 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004314:	f7fd fee0 	bl	80020d8 <HAL_GetTick>
 8004318:	4602      	mov	r2, r0
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	1ad3      	subs	r3, r2, r3
 800431e:	2b02      	cmp	r3, #2
 8004320:	d901      	bls.n	8004326 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004322:	2303      	movs	r3, #3
 8004324:	e087      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004326:	4b27      	ldr	r3, [pc, #156]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432e:	2b00      	cmp	r3, #0
 8004330:	d1f0      	bne.n	8004314 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	69da      	ldr	r2, [r3, #28]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6a1b      	ldr	r3, [r3, #32]
 800433a:	431a      	orrs	r2, r3
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004340:	019b      	lsls	r3, r3, #6
 8004342:	431a      	orrs	r2, r3
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004348:	085b      	lsrs	r3, r3, #1
 800434a:	3b01      	subs	r3, #1
 800434c:	041b      	lsls	r3, r3, #16
 800434e:	431a      	orrs	r2, r3
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004354:	061b      	lsls	r3, r3, #24
 8004356:	491b      	ldr	r1, [pc, #108]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 8004358:	4313      	orrs	r3, r2
 800435a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800435c:	4b1b      	ldr	r3, [pc, #108]	@ (80043cc <HAL_RCC_OscConfig+0x478>)
 800435e:	2201      	movs	r2, #1
 8004360:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004362:	f7fd feb9 	bl	80020d8 <HAL_GetTick>
 8004366:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004368:	e008      	b.n	800437c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800436a:	f7fd feb5 	bl	80020d8 <HAL_GetTick>
 800436e:	4602      	mov	r2, r0
 8004370:	693b      	ldr	r3, [r7, #16]
 8004372:	1ad3      	subs	r3, r2, r3
 8004374:	2b02      	cmp	r3, #2
 8004376:	d901      	bls.n	800437c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004378:	2303      	movs	r3, #3
 800437a:	e05c      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800437c:	4b11      	ldr	r3, [pc, #68]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004384:	2b00      	cmp	r3, #0
 8004386:	d0f0      	beq.n	800436a <HAL_RCC_OscConfig+0x416>
 8004388:	e054      	b.n	8004434 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800438a:	4b10      	ldr	r3, [pc, #64]	@ (80043cc <HAL_RCC_OscConfig+0x478>)
 800438c:	2200      	movs	r2, #0
 800438e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004390:	f7fd fea2 	bl	80020d8 <HAL_GetTick>
 8004394:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004396:	e008      	b.n	80043aa <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004398:	f7fd fe9e 	bl	80020d8 <HAL_GetTick>
 800439c:	4602      	mov	r2, r0
 800439e:	693b      	ldr	r3, [r7, #16]
 80043a0:	1ad3      	subs	r3, r2, r3
 80043a2:	2b02      	cmp	r3, #2
 80043a4:	d901      	bls.n	80043aa <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80043a6:	2303      	movs	r3, #3
 80043a8:	e045      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80043aa:	4b06      	ldr	r3, [pc, #24]	@ (80043c4 <HAL_RCC_OscConfig+0x470>)
 80043ac:	681b      	ldr	r3, [r3, #0]
 80043ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043b2:	2b00      	cmp	r3, #0
 80043b4:	d1f0      	bne.n	8004398 <HAL_RCC_OscConfig+0x444>
 80043b6:	e03d      	b.n	8004434 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	699b      	ldr	r3, [r3, #24]
 80043bc:	2b01      	cmp	r3, #1
 80043be:	d107      	bne.n	80043d0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80043c0:	2301      	movs	r3, #1
 80043c2:	e038      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
 80043c4:	40023800 	.word	0x40023800
 80043c8:	40007000 	.word	0x40007000
 80043cc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80043d0:	4b1b      	ldr	r3, [pc, #108]	@ (8004440 <HAL_RCC_OscConfig+0x4ec>)
 80043d2:	685b      	ldr	r3, [r3, #4]
 80043d4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	699b      	ldr	r3, [r3, #24]
 80043da:	2b01      	cmp	r3, #1
 80043dc:	d028      	beq.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80043e8:	429a      	cmp	r2, r3
 80043ea:	d121      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80043f6:	429a      	cmp	r2, r3
 80043f8:	d11a      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80043fa:	68fa      	ldr	r2, [r7, #12]
 80043fc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004400:	4013      	ands	r3, r2
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8004406:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004408:	4293      	cmp	r3, r2
 800440a:	d111      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004416:	085b      	lsrs	r3, r3, #1
 8004418:	3b01      	subs	r3, #1
 800441a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800441c:	429a      	cmp	r2, r3
 800441e:	d107      	bne.n	8004430 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800442a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800442c:	429a      	cmp	r2, r3
 800442e:	d001      	beq.n	8004434 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004430:	2301      	movs	r3, #1
 8004432:	e000      	b.n	8004436 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004434:	2300      	movs	r3, #0
}
 8004436:	4618      	mov	r0, r3
 8004438:	3718      	adds	r7, #24
 800443a:	46bd      	mov	sp, r7
 800443c:	bd80      	pop	{r7, pc}
 800443e:	bf00      	nop
 8004440:	40023800 	.word	0x40023800

08004444 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b084      	sub	sp, #16
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d101      	bne.n	8004458 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	e0cc      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8004458:	4b68      	ldr	r3, [pc, #416]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f003 0307 	and.w	r3, r3, #7
 8004460:	683a      	ldr	r2, [r7, #0]
 8004462:	429a      	cmp	r2, r3
 8004464:	d90c      	bls.n	8004480 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004466:	4b65      	ldr	r3, [pc, #404]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004468:	683a      	ldr	r2, [r7, #0]
 800446a:	b2d2      	uxtb	r2, r2
 800446c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800446e:	4b63      	ldr	r3, [pc, #396]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 0307 	and.w	r3, r3, #7
 8004476:	683a      	ldr	r2, [r7, #0]
 8004478:	429a      	cmp	r2, r3
 800447a:	d001      	beq.n	8004480 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800447c:	2301      	movs	r3, #1
 800447e:	e0b8      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	f003 0302 	and.w	r3, r3, #2
 8004488:	2b00      	cmp	r3, #0
 800448a:	d020      	beq.n	80044ce <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f003 0304 	and.w	r3, r3, #4
 8004494:	2b00      	cmp	r3, #0
 8004496:	d005      	beq.n	80044a4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004498:	4b59      	ldr	r3, [pc, #356]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800449a:	689b      	ldr	r3, [r3, #8]
 800449c:	4a58      	ldr	r2, [pc, #352]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800449e:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80044a2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	f003 0308 	and.w	r3, r3, #8
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80044b0:	4b53      	ldr	r3, [pc, #332]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044b2:	689b      	ldr	r3, [r3, #8]
 80044b4:	4a52      	ldr	r2, [pc, #328]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044b6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80044ba:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80044bc:	4b50      	ldr	r3, [pc, #320]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044be:	689b      	ldr	r3, [r3, #8]
 80044c0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	494d      	ldr	r1, [pc, #308]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 0301 	and.w	r3, r3, #1
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d044      	beq.n	8004564 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	2b01      	cmp	r3, #1
 80044e0:	d107      	bne.n	80044f2 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044e2:	4b47      	ldr	r3, [pc, #284]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044ea:	2b00      	cmp	r3, #0
 80044ec:	d119      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80044ee:	2301      	movs	r3, #1
 80044f0:	e07f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	685b      	ldr	r3, [r3, #4]
 80044f6:	2b02      	cmp	r3, #2
 80044f8:	d003      	beq.n	8004502 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80044fe:	2b03      	cmp	r3, #3
 8004500:	d107      	bne.n	8004512 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004502:	4b3f      	ldr	r3, [pc, #252]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800450e:	2301      	movs	r3, #1
 8004510:	e06f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004512:	4b3b      	ldr	r3, [pc, #236]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	f003 0302 	and.w	r3, r3, #2
 800451a:	2b00      	cmp	r3, #0
 800451c:	d101      	bne.n	8004522 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800451e:	2301      	movs	r3, #1
 8004520:	e067      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004522:	4b37      	ldr	r3, [pc, #220]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004524:	689b      	ldr	r3, [r3, #8]
 8004526:	f023 0203 	bic.w	r2, r3, #3
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4934      	ldr	r1, [pc, #208]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004530:	4313      	orrs	r3, r2
 8004532:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004534:	f7fd fdd0 	bl	80020d8 <HAL_GetTick>
 8004538:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800453a:	e00a      	b.n	8004552 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800453c:	f7fd fdcc 	bl	80020d8 <HAL_GetTick>
 8004540:	4602      	mov	r2, r0
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	1ad3      	subs	r3, r2, r3
 8004546:	f241 3288 	movw	r2, #5000	@ 0x1388
 800454a:	4293      	cmp	r3, r2
 800454c:	d901      	bls.n	8004552 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800454e:	2303      	movs	r3, #3
 8004550:	e04f      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004552:	4b2b      	ldr	r3, [pc, #172]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 8004554:	689b      	ldr	r3, [r3, #8]
 8004556:	f003 020c 	and.w	r2, r3, #12
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	685b      	ldr	r3, [r3, #4]
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	429a      	cmp	r2, r3
 8004562:	d1eb      	bne.n	800453c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004564:	4b25      	ldr	r3, [pc, #148]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f003 0307 	and.w	r3, r3, #7
 800456c:	683a      	ldr	r2, [r7, #0]
 800456e:	429a      	cmp	r2, r3
 8004570:	d20c      	bcs.n	800458c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004572:	4b22      	ldr	r3, [pc, #136]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 8004574:	683a      	ldr	r2, [r7, #0]
 8004576:	b2d2      	uxtb	r2, r2
 8004578:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800457a:	4b20      	ldr	r3, [pc, #128]	@ (80045fc <HAL_RCC_ClockConfig+0x1b8>)
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0307 	and.w	r3, r3, #7
 8004582:	683a      	ldr	r2, [r7, #0]
 8004584:	429a      	cmp	r2, r3
 8004586:	d001      	beq.n	800458c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e032      	b.n	80045f2 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0304 	and.w	r3, r3, #4
 8004594:	2b00      	cmp	r3, #0
 8004596:	d008      	beq.n	80045aa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004598:	4b19      	ldr	r3, [pc, #100]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	68db      	ldr	r3, [r3, #12]
 80045a4:	4916      	ldr	r1, [pc, #88]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045a6:	4313      	orrs	r3, r2
 80045a8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	681b      	ldr	r3, [r3, #0]
 80045ae:	f003 0308 	and.w	r3, r3, #8
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d009      	beq.n	80045ca <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80045b6:	4b12      	ldr	r3, [pc, #72]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	691b      	ldr	r3, [r3, #16]
 80045c2:	00db      	lsls	r3, r3, #3
 80045c4:	490e      	ldr	r1, [pc, #56]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045c6:	4313      	orrs	r3, r2
 80045c8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80045ca:	f000 f821 	bl	8004610 <HAL_RCC_GetSysClockFreq>
 80045ce:	4602      	mov	r2, r0
 80045d0:	4b0b      	ldr	r3, [pc, #44]	@ (8004600 <HAL_RCC_ClockConfig+0x1bc>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	091b      	lsrs	r3, r3, #4
 80045d6:	f003 030f 	and.w	r3, r3, #15
 80045da:	490a      	ldr	r1, [pc, #40]	@ (8004604 <HAL_RCC_ClockConfig+0x1c0>)
 80045dc:	5ccb      	ldrb	r3, [r1, r3]
 80045de:	fa22 f303 	lsr.w	r3, r2, r3
 80045e2:	4a09      	ldr	r2, [pc, #36]	@ (8004608 <HAL_RCC_ClockConfig+0x1c4>)
 80045e4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80045e6:	4b09      	ldr	r3, [pc, #36]	@ (800460c <HAL_RCC_ClockConfig+0x1c8>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4618      	mov	r0, r3
 80045ec:	f7fd fd30 	bl	8002050 <HAL_InitTick>

  return HAL_OK;
 80045f0:	2300      	movs	r3, #0
}
 80045f2:	4618      	mov	r0, r3
 80045f4:	3710      	adds	r7, #16
 80045f6:	46bd      	mov	sp, r7
 80045f8:	bd80      	pop	{r7, pc}
 80045fa:	bf00      	nop
 80045fc:	40023c00 	.word	0x40023c00
 8004600:	40023800 	.word	0x40023800
 8004604:	0800d3f4 	.word	0x0800d3f4
 8004608:	20000004 	.word	0x20000004
 800460c:	20000008 	.word	0x20000008

08004610 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004610:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004614:	b094      	sub	sp, #80	@ 0x50
 8004616:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004618:	2300      	movs	r3, #0
 800461a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800461c:	2300      	movs	r3, #0
 800461e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004620:	2300      	movs	r3, #0
 8004622:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8004624:	2300      	movs	r3, #0
 8004626:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004628:	4b79      	ldr	r3, [pc, #484]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 800462a:	689b      	ldr	r3, [r3, #8]
 800462c:	f003 030c 	and.w	r3, r3, #12
 8004630:	2b08      	cmp	r3, #8
 8004632:	d00d      	beq.n	8004650 <HAL_RCC_GetSysClockFreq+0x40>
 8004634:	2b08      	cmp	r3, #8
 8004636:	f200 80e1 	bhi.w	80047fc <HAL_RCC_GetSysClockFreq+0x1ec>
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_RCC_GetSysClockFreq+0x34>
 800463e:	2b04      	cmp	r3, #4
 8004640:	d003      	beq.n	800464a <HAL_RCC_GetSysClockFreq+0x3a>
 8004642:	e0db      	b.n	80047fc <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004644:	4b73      	ldr	r3, [pc, #460]	@ (8004814 <HAL_RCC_GetSysClockFreq+0x204>)
 8004646:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004648:	e0db      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800464a:	4b73      	ldr	r3, [pc, #460]	@ (8004818 <HAL_RCC_GetSysClockFreq+0x208>)
 800464c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800464e:	e0d8      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004650:	4b6f      	ldr	r3, [pc, #444]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004652:	685b      	ldr	r3, [r3, #4]
 8004654:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004658:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800465a:	4b6d      	ldr	r3, [pc, #436]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 800465c:	685b      	ldr	r3, [r3, #4]
 800465e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004662:	2b00      	cmp	r3, #0
 8004664:	d063      	beq.n	800472e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004666:	4b6a      	ldr	r3, [pc, #424]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	099b      	lsrs	r3, r3, #6
 800466c:	2200      	movs	r2, #0
 800466e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004670:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004672:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004674:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004678:	633b      	str	r3, [r7, #48]	@ 0x30
 800467a:	2300      	movs	r3, #0
 800467c:	637b      	str	r3, [r7, #52]	@ 0x34
 800467e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8004682:	4622      	mov	r2, r4
 8004684:	462b      	mov	r3, r5
 8004686:	f04f 0000 	mov.w	r0, #0
 800468a:	f04f 0100 	mov.w	r1, #0
 800468e:	0159      	lsls	r1, r3, #5
 8004690:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004694:	0150      	lsls	r0, r2, #5
 8004696:	4602      	mov	r2, r0
 8004698:	460b      	mov	r3, r1
 800469a:	4621      	mov	r1, r4
 800469c:	1a51      	subs	r1, r2, r1
 800469e:	6139      	str	r1, [r7, #16]
 80046a0:	4629      	mov	r1, r5
 80046a2:	eb63 0301 	sbc.w	r3, r3, r1
 80046a6:	617b      	str	r3, [r7, #20]
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046b4:	4659      	mov	r1, fp
 80046b6:	018b      	lsls	r3, r1, #6
 80046b8:	4651      	mov	r1, sl
 80046ba:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80046be:	4651      	mov	r1, sl
 80046c0:	018a      	lsls	r2, r1, #6
 80046c2:	4651      	mov	r1, sl
 80046c4:	ebb2 0801 	subs.w	r8, r2, r1
 80046c8:	4659      	mov	r1, fp
 80046ca:	eb63 0901 	sbc.w	r9, r3, r1
 80046ce:	f04f 0200 	mov.w	r2, #0
 80046d2:	f04f 0300 	mov.w	r3, #0
 80046d6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80046da:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80046de:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80046e2:	4690      	mov	r8, r2
 80046e4:	4699      	mov	r9, r3
 80046e6:	4623      	mov	r3, r4
 80046e8:	eb18 0303 	adds.w	r3, r8, r3
 80046ec:	60bb      	str	r3, [r7, #8]
 80046ee:	462b      	mov	r3, r5
 80046f0:	eb49 0303 	adc.w	r3, r9, r3
 80046f4:	60fb      	str	r3, [r7, #12]
 80046f6:	f04f 0200 	mov.w	r2, #0
 80046fa:	f04f 0300 	mov.w	r3, #0
 80046fe:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004702:	4629      	mov	r1, r5
 8004704:	024b      	lsls	r3, r1, #9
 8004706:	4621      	mov	r1, r4
 8004708:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800470c:	4621      	mov	r1, r4
 800470e:	024a      	lsls	r2, r1, #9
 8004710:	4610      	mov	r0, r2
 8004712:	4619      	mov	r1, r3
 8004714:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004716:	2200      	movs	r2, #0
 8004718:	62bb      	str	r3, [r7, #40]	@ 0x28
 800471a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800471c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004720:	f7fc fa4a 	bl	8000bb8 <__aeabi_uldivmod>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	4613      	mov	r3, r2
 800472a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800472c:	e058      	b.n	80047e0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800472e:	4b38      	ldr	r3, [pc, #224]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	099b      	lsrs	r3, r3, #6
 8004734:	2200      	movs	r2, #0
 8004736:	4618      	mov	r0, r3
 8004738:	4611      	mov	r1, r2
 800473a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800473e:	623b      	str	r3, [r7, #32]
 8004740:	2300      	movs	r3, #0
 8004742:	627b      	str	r3, [r7, #36]	@ 0x24
 8004744:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004748:	4642      	mov	r2, r8
 800474a:	464b      	mov	r3, r9
 800474c:	f04f 0000 	mov.w	r0, #0
 8004750:	f04f 0100 	mov.w	r1, #0
 8004754:	0159      	lsls	r1, r3, #5
 8004756:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800475a:	0150      	lsls	r0, r2, #5
 800475c:	4602      	mov	r2, r0
 800475e:	460b      	mov	r3, r1
 8004760:	4641      	mov	r1, r8
 8004762:	ebb2 0a01 	subs.w	sl, r2, r1
 8004766:	4649      	mov	r1, r9
 8004768:	eb63 0b01 	sbc.w	fp, r3, r1
 800476c:	f04f 0200 	mov.w	r2, #0
 8004770:	f04f 0300 	mov.w	r3, #0
 8004774:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004778:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800477c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004780:	ebb2 040a 	subs.w	r4, r2, sl
 8004784:	eb63 050b 	sbc.w	r5, r3, fp
 8004788:	f04f 0200 	mov.w	r2, #0
 800478c:	f04f 0300 	mov.w	r3, #0
 8004790:	00eb      	lsls	r3, r5, #3
 8004792:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004796:	00e2      	lsls	r2, r4, #3
 8004798:	4614      	mov	r4, r2
 800479a:	461d      	mov	r5, r3
 800479c:	4643      	mov	r3, r8
 800479e:	18e3      	adds	r3, r4, r3
 80047a0:	603b      	str	r3, [r7, #0]
 80047a2:	464b      	mov	r3, r9
 80047a4:	eb45 0303 	adc.w	r3, r5, r3
 80047a8:	607b      	str	r3, [r7, #4]
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	f04f 0300 	mov.w	r3, #0
 80047b2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80047b6:	4629      	mov	r1, r5
 80047b8:	028b      	lsls	r3, r1, #10
 80047ba:	4621      	mov	r1, r4
 80047bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80047c0:	4621      	mov	r1, r4
 80047c2:	028a      	lsls	r2, r1, #10
 80047c4:	4610      	mov	r0, r2
 80047c6:	4619      	mov	r1, r3
 80047c8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80047ca:	2200      	movs	r2, #0
 80047cc:	61bb      	str	r3, [r7, #24]
 80047ce:	61fa      	str	r2, [r7, #28]
 80047d0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047d4:	f7fc f9f0 	bl	8000bb8 <__aeabi_uldivmod>
 80047d8:	4602      	mov	r2, r0
 80047da:	460b      	mov	r3, r1
 80047dc:	4613      	mov	r3, r2
 80047de:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80047e0:	4b0b      	ldr	r3, [pc, #44]	@ (8004810 <HAL_RCC_GetSysClockFreq+0x200>)
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	0c1b      	lsrs	r3, r3, #16
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	3301      	adds	r3, #1
 80047ec:	005b      	lsls	r3, r3, #1
 80047ee:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80047f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80047f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80047f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047f8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80047fa:	e002      	b.n	8004802 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80047fc:	4b05      	ldr	r3, [pc, #20]	@ (8004814 <HAL_RCC_GetSysClockFreq+0x204>)
 80047fe:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004800:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004802:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004804:	4618      	mov	r0, r3
 8004806:	3750      	adds	r7, #80	@ 0x50
 8004808:	46bd      	mov	sp, r7
 800480a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800480e:	bf00      	nop
 8004810:	40023800 	.word	0x40023800
 8004814:	00f42400 	.word	0x00f42400
 8004818:	007a1200 	.word	0x007a1200

0800481c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800481c:	b480      	push	{r7}
 800481e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004820:	4b03      	ldr	r3, [pc, #12]	@ (8004830 <HAL_RCC_GetHCLKFreq+0x14>)
 8004822:	681b      	ldr	r3, [r3, #0]
}
 8004824:	4618      	mov	r0, r3
 8004826:	46bd      	mov	sp, r7
 8004828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482c:	4770      	bx	lr
 800482e:	bf00      	nop
 8004830:	20000004 	.word	0x20000004

08004834 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004834:	b580      	push	{r7, lr}
 8004836:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004838:	f7ff fff0 	bl	800481c <HAL_RCC_GetHCLKFreq>
 800483c:	4602      	mov	r2, r0
 800483e:	4b05      	ldr	r3, [pc, #20]	@ (8004854 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004840:	689b      	ldr	r3, [r3, #8]
 8004842:	0a9b      	lsrs	r3, r3, #10
 8004844:	f003 0307 	and.w	r3, r3, #7
 8004848:	4903      	ldr	r1, [pc, #12]	@ (8004858 <HAL_RCC_GetPCLK1Freq+0x24>)
 800484a:	5ccb      	ldrb	r3, [r1, r3]
 800484c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004850:	4618      	mov	r0, r3
 8004852:	bd80      	pop	{r7, pc}
 8004854:	40023800 	.word	0x40023800
 8004858:	0800d404 	.word	0x0800d404

0800485c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004860:	f7ff ffdc 	bl	800481c <HAL_RCC_GetHCLKFreq>
 8004864:	4602      	mov	r2, r0
 8004866:	4b05      	ldr	r3, [pc, #20]	@ (800487c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004868:	689b      	ldr	r3, [r3, #8]
 800486a:	0b5b      	lsrs	r3, r3, #13
 800486c:	f003 0307 	and.w	r3, r3, #7
 8004870:	4903      	ldr	r1, [pc, #12]	@ (8004880 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004872:	5ccb      	ldrb	r3, [r1, r3]
 8004874:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004878:	4618      	mov	r0, r3
 800487a:	bd80      	pop	{r7, pc}
 800487c:	40023800 	.word	0x40023800
 8004880:	0800d404 	.word	0x0800d404

08004884 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b082      	sub	sp, #8
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	2b00      	cmp	r3, #0
 8004890:	d101      	bne.n	8004896 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8004892:	2301      	movs	r3, #1
 8004894:	e022      	b.n	80048dc <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800489c:	b2db      	uxtb	r3, r3
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d105      	bne.n	80048ae <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	2200      	movs	r2, #0
 80048a6:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f7fc ffe5 	bl	8001878 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 80048ae:	687b      	ldr	r3, [r7, #4]
 80048b0:	2203      	movs	r2, #3
 80048b2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f000 f814 	bl	80048e4 <HAL_SD_InitCard>
 80048bc:	4603      	mov	r3, r0
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d001      	beq.n	80048c6 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 80048c2:	2301      	movs	r3, #1
 80048c4:	e00a      	b.n	80048dc <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	2200      	movs	r2, #0
 80048ca:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2200      	movs	r2, #0
 80048d0:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2201      	movs	r2, #1
 80048d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80048da:	2300      	movs	r3, #0
}
 80048dc:	4618      	mov	r0, r3
 80048de:	3708      	adds	r7, #8
 80048e0:	46bd      	mov	sp, r7
 80048e2:	bd80      	pop	{r7, pc}

080048e4 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 80048e4:	b5b0      	push	{r4, r5, r7, lr}
 80048e6:	b08e      	sub	sp, #56	@ 0x38
 80048e8:	af04      	add	r7, sp, #16
 80048ea:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 80048ec:	2300      	movs	r3, #0
 80048ee:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 80048f0:	2300      	movs	r3, #0
 80048f2:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 80048f4:	2300      	movs	r3, #0
 80048f6:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 80048f8:	2300      	movs	r3, #0
 80048fa:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8004900:	2376      	movs	r3, #118	@ 0x76
 8004902:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681d      	ldr	r5, [r3, #0]
 8004908:	466c      	mov	r4, sp
 800490a:	f107 0318 	add.w	r3, r7, #24
 800490e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8004912:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8004916:	f107 030c 	add.w	r3, r7, #12
 800491a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800491c:	4628      	mov	r0, r5
 800491e:	f003 fa61 	bl	8007de4 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8004922:	4b2a      	ldr	r3, [pc, #168]	@ (80049cc <HAL_SD_InitCard+0xe8>)
 8004924:	2200      	movs	r2, #0
 8004926:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	4618      	mov	r0, r3
 800492e:	f003 faa2 	bl	8007e76 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8004932:	4b26      	ldr	r3, [pc, #152]	@ (80049cc <HAL_SD_InitCard+0xe8>)
 8004934:	2201      	movs	r2, #1
 8004936:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8004938:	2002      	movs	r0, #2
 800493a:	f7fd fbd9 	bl	80020f0 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 800493e:	6878      	ldr	r0, [r7, #4]
 8004940:	f001 f806 	bl	8005950 <SD_PowerON>
 8004944:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8004946:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00b      	beq.n	8004964 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	2201      	movs	r2, #1
 8004950:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004958:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800495a:	431a      	orrs	r2, r3
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004960:	2301      	movs	r3, #1
 8004962:	e02e      	b.n	80049c2 <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8004964:	6878      	ldr	r0, [r7, #4]
 8004966:	f000 ff25 	bl	80057b4 <SD_InitCard>
 800496a:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800496c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800496e:	2b00      	cmp	r3, #0
 8004970:	d00b      	beq.n	800498a <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2201      	movs	r2, #1
 8004976:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800497e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004980:	431a      	orrs	r2, r3
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004986:	2301      	movs	r3, #1
 8004988:	e01b      	b.n	80049c2 <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	681b      	ldr	r3, [r3, #0]
 800498e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8004992:	4618      	mov	r0, r3
 8004994:	f003 fb01 	bl	8007f9a <SDMMC_CmdBlockLength>
 8004998:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 800499a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800499c:	2b00      	cmp	r3, #0
 800499e:	d00f      	beq.n	80049c0 <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	4a0a      	ldr	r2, [pc, #40]	@ (80049d0 <HAL_SD_InitCard+0xec>)
 80049a6:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80049ae:	431a      	orrs	r2, r3
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	2201      	movs	r2, #1
 80049b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 80049bc:	2301      	movs	r3, #1
 80049be:	e000      	b.n	80049c2 <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 80049c0:	2300      	movs	r3, #0
}
 80049c2:	4618      	mov	r0, r3
 80049c4:	3728      	adds	r7, #40	@ 0x28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	bdb0      	pop	{r4, r5, r7, pc}
 80049ca:	bf00      	nop
 80049cc:	422580a0 	.word	0x422580a0
 80049d0:	004005ff 	.word	0x004005ff

080049d4 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b08c      	sub	sp, #48	@ 0x30
 80049d8:	af00      	add	r7, sp, #0
 80049da:	60f8      	str	r0, [r7, #12]
 80049dc:	60b9      	str	r1, [r7, #8]
 80049de:	607a      	str	r2, [r7, #4]
 80049e0:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	2b00      	cmp	r3, #0
 80049ea:	d107      	bne.n	80049fc <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 80049f8:	2301      	movs	r3, #1
 80049fa:	e0c0      	b.n	8004b7e <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004a02:	b2db      	uxtb	r3, r3
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	f040 80b9 	bne.w	8004b7c <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	2200      	movs	r2, #0
 8004a0e:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004a10:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004a12:	683b      	ldr	r3, [r7, #0]
 8004a14:	441a      	add	r2, r3
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a1a:	429a      	cmp	r2, r3
 8004a1c:	d907      	bls.n	8004a2e <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a22:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e0a7      	b.n	8004b7e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	2203      	movs	r2, #3
 8004a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a44:	68fa      	ldr	r2, [r7, #12]
 8004a46:	6812      	ldr	r2, [r2, #0]
 8004a48:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8004a4c:	f043 0302 	orr.w	r3, r3, #2
 8004a50:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a56:	4a4c      	ldr	r2, [pc, #304]	@ (8004b88 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8004a58:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a5e:	4a4b      	ldr	r2, [pc, #300]	@ (8004b8c <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8004a60:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a66:	2200      	movs	r2, #0
 8004a68:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a6e:	2200      	movs	r2, #0
 8004a70:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a82:	689a      	ldr	r2, [r3, #8]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	430a      	orrs	r2, r1
 8004a8c:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004a8e:	68fb      	ldr	r3, [r7, #12]
 8004a90:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	3380      	adds	r3, #128	@ 0x80
 8004a98:	4619      	mov	r1, r3
 8004a9a:	68ba      	ldr	r2, [r7, #8]
 8004a9c:	683b      	ldr	r3, [r7, #0]
 8004a9e:	025b      	lsls	r3, r3, #9
 8004aa0:	089b      	lsrs	r3, r3, #2
 8004aa2:	f7fd fd09 	bl	80024b8 <HAL_DMA_Start_IT>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d017      	beq.n	8004adc <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	681b      	ldr	r3, [r3, #0]
 8004ab6:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8004aba:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	4a33      	ldr	r2, [pc, #204]	@ (8004b90 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8004ac2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ac8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8004ad8:	2301      	movs	r3, #1
 8004ada:	e050      	b.n	8004b7e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8004adc:	4b2d      	ldr	r3, [pc, #180]	@ (8004b94 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8004ade:	2201      	movs	r2, #1
 8004ae0:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ae6:	2b01      	cmp	r3, #1
 8004ae8:	d002      	beq.n	8004af0 <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8004aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aec:	025b      	lsls	r3, r3, #9
 8004aee:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004af0:	f04f 33ff 	mov.w	r3, #4294967295
 8004af4:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004af6:	683b      	ldr	r3, [r7, #0]
 8004af8:	025b      	lsls	r3, r3, #9
 8004afa:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004afc:	2390      	movs	r3, #144	@ 0x90
 8004afe:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8004b00:	2302      	movs	r3, #2
 8004b02:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004b04:	2300      	movs	r3, #0
 8004b06:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	f107 0210 	add.w	r2, r7, #16
 8004b14:	4611      	mov	r1, r2
 8004b16:	4618      	mov	r0, r3
 8004b18:	f003 fa13 	bl	8007f42 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	2b01      	cmp	r3, #1
 8004b20:	d90a      	bls.n	8004b38 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2282      	movs	r2, #130	@ 0x82
 8004b26:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b2e:	4618      	mov	r0, r3
 8004b30:	f003 fa77 	bl	8008022 <SDMMC_CmdReadMultiBlock>
 8004b34:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004b36:	e009      	b.n	8004b4c <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	2281      	movs	r2, #129	@ 0x81
 8004b3c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004b44:	4618      	mov	r0, r3
 8004b46:	f003 fa4a 	bl	8007fde <SDMMC_CmdReadSingleBlock>
 8004b4a:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8004b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d012      	beq.n	8004b78 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	4a0e      	ldr	r2, [pc, #56]	@ (8004b90 <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8004b58:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004b5e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004b60:	431a      	orrs	r2, r3
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	2201      	movs	r2, #1
 8004b6a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2200      	movs	r2, #0
 8004b72:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e002      	b.n	8004b7e <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8004b78:	2300      	movs	r3, #0
 8004b7a:	e000      	b.n	8004b7e <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8004b7c:	2302      	movs	r3, #2
  }
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3730      	adds	r7, #48	@ 0x30
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop
 8004b88:	080055c3 	.word	0x080055c3
 8004b8c:	08005635 	.word	0x08005635
 8004b90:	004005ff 	.word	0x004005ff
 8004b94:	4225858c 	.word	0x4225858c

08004b98 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b08c      	sub	sp, #48	@ 0x30
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	60f8      	str	r0, [r7, #12]
 8004ba0:	60b9      	str	r1, [r7, #8]
 8004ba2:	607a      	str	r2, [r7, #4]
 8004ba4:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8004baa:	68bb      	ldr	r3, [r7, #8]
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d107      	bne.n	8004bc0 <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004bb4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e0c5      	b.n	8004d4c <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8004bc6:	b2db      	uxtb	r3, r3
 8004bc8:	2b01      	cmp	r3, #1
 8004bca:	f040 80be 	bne.w	8004d4a <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8004bce:	68fb      	ldr	r3, [r7, #12]
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8004bd4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004bd6:	683b      	ldr	r3, [r7, #0]
 8004bd8:	441a      	add	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004bde:	429a      	cmp	r2, r3
 8004be0:	d907      	bls.n	8004bf2 <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004be6:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e0ac      	b.n	8004d4c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	2203      	movs	r2, #3
 8004bf6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	2200      	movs	r2, #0
 8004c00:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c08:	68fa      	ldr	r2, [r7, #12]
 8004c0a:	6812      	ldr	r2, [r2, #0]
 8004c0c:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8004c10:	f043 0302 	orr.w	r3, r3, #2
 8004c14:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c1a:	4a4e      	ldr	r2, [pc, #312]	@ (8004d54 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8004c1c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c22:	4a4d      	ldr	r2, [pc, #308]	@ (8004d58 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8004c24:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c32:	2b01      	cmp	r3, #1
 8004c34:	d002      	beq.n	8004c3c <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8004c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c38:	025b      	lsls	r3, r3, #9
 8004c3a:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d90a      	bls.n	8004c58 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	22a0      	movs	r2, #160	@ 0xa0
 8004c46:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f003 fa2b 	bl	80080aa <SDMMC_CmdWriteMultiBlock>
 8004c54:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8004c56:	e009      	b.n	8004c6c <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	2290      	movs	r2, #144	@ 0x90
 8004c5c:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004c64:	4618      	mov	r0, r3
 8004c66:	f003 f9fe 	bl	8008066 <SDMMC_CmdWriteSingleBlock>
 8004c6a:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8004c6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	d012      	beq.n	8004c98 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	4a39      	ldr	r2, [pc, #228]	@ (8004d5c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004c78:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004c80:	431a      	orrs	r2, r3
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	2200      	movs	r2, #0
 8004c92:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004c94:	2301      	movs	r3, #1
 8004c96:	e059      	b.n	8004d4c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8004c98:	4b31      	ldr	r3, [pc, #196]	@ (8004d60 <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8004c9a:	2201      	movs	r2, #1
 8004c9c:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ca2:	2240      	movs	r2, #64	@ 0x40
 8004ca4:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cb6:	689a      	ldr	r2, [r3, #8]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cbc:	681b      	ldr	r3, [r3, #0]
 8004cbe:	430a      	orrs	r2, r1
 8004cc0:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004cc6:	68b9      	ldr	r1, [r7, #8]
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	3380      	adds	r3, #128	@ 0x80
 8004cce:	461a      	mov	r2, r3
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	025b      	lsls	r3, r3, #9
 8004cd4:	089b      	lsrs	r3, r3, #2
 8004cd6:	f7fd fbef 	bl	80024b8 <HAL_DMA_Start_IT>
 8004cda:	4603      	mov	r3, r0
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d01c      	beq.n	8004d1a <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce6:	68fa      	ldr	r2, [r7, #12]
 8004ce8:	6812      	ldr	r2, [r2, #0]
 8004cea:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 8004cee:	f023 0302 	bic.w	r3, r3, #2
 8004cf2:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	4a18      	ldr	r2, [pc, #96]	@ (8004d5c <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8004cfa:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d00:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	2200      	movs	r2, #0
 8004d14:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e018      	b.n	8004d4c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8004d1a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d1e:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	025b      	lsls	r3, r3, #9
 8004d24:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8004d26:	2390      	movs	r3, #144	@ 0x90
 8004d28:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8004d2e:	2300      	movs	r3, #0
 8004d30:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8004d32:	2301      	movs	r3, #1
 8004d34:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	f107 0210 	add.w	r2, r7, #16
 8004d3e:	4611      	mov	r1, r2
 8004d40:	4618      	mov	r0, r3
 8004d42:	f003 f8fe 	bl	8007f42 <SDIO_ConfigData>

      return HAL_OK;
 8004d46:	2300      	movs	r3, #0
 8004d48:	e000      	b.n	8004d4c <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8004d4a:	2302      	movs	r3, #2
  }
}
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	3730      	adds	r7, #48	@ 0x30
 8004d50:	46bd      	mov	sp, r7
 8004d52:	bd80      	pop	{r7, pc}
 8004d54:	08005599 	.word	0x08005599
 8004d58:	08005635 	.word	0x08005635
 8004d5c:	004005ff 	.word	0x004005ff
 8004d60:	4225858c 	.word	0x4225858c

08004d64 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd: Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 8004d64:	b580      	push	{r7, lr}
 8004d66:	b084      	sub	sp, #16
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d70:	60fb      	str	r3, [r7, #12]

  /* Check for SDIO interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d78:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d008      	beq.n	8004d92 <HAL_SD_IRQHandler+0x2e>
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	f003 0308 	and.w	r3, r3, #8
 8004d86:	2b00      	cmp	r3, #0
 8004d88:	d003      	beq.n	8004d92 <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 8004d8a:	6878      	ldr	r0, [r7, #4]
 8004d8c:	f001 f806 	bl	8005d9c <SD_Read_IT>
 8004d90:	e165      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DATAEND) != RESET)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004d98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004d9c:	2b00      	cmp	r3, #0
 8004d9e:	f000 808f 	beq.w	8004ec0 <HAL_SD_IRQHandler+0x15c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DATAEND);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004daa:	639a      	str	r2, [r3, #56]	@ 0x38

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004db2:	687a      	ldr	r2, [r7, #4]
 8004db4:	6812      	ldr	r2, [r2, #0]
 8004db6:	f423 4343 	bic.w	r3, r3, #49920	@ 0xc300
 8004dba:	f023 033a 	bic.w	r3, r3, #58	@ 0x3a
 8004dbe:	63d3      	str	r3, [r2, #60]	@ 0x3c
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND  | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
                             SDIO_IT_TXUNDERR | SDIO_IT_RXOVERR  | SDIO_IT_TXFIFOHE |\
                             SDIO_IT_RXFIFOHF);
#endif /* SDIO_STA_STBITERR */

    hsd->Instance->DCTRL &= ~(SDIO_DCTRL_DTEN);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f022 0201 	bic.w	r2, r2, #1
 8004dce:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    if((context & SD_CONTEXT_IT) != 0U)
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	f003 0308 	and.w	r3, r3, #8
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d039      	beq.n	8004e4e <HAL_SD_IRQHandler+0xea>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	f003 0302 	and.w	r3, r3, #2
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d104      	bne.n	8004dee <HAL_SD_IRQHandler+0x8a>
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	f003 0320 	and.w	r3, r3, #32
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d011      	beq.n	8004e12 <HAL_SD_IRQHandler+0xae>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4618      	mov	r0, r3
 8004df4:	f003 f97c 	bl	80080f0 <SDMMC_CmdStopTransfer>
 8004df8:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004dfa:	68bb      	ldr	r3, [r7, #8]
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	d008      	beq.n	8004e12 <HAL_SD_IRQHandler+0xae>
        {
          hsd->ErrorCode |= errorstate;
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	431a      	orrs	r2, r3
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	639a      	str	r2, [r3, #56]	@ 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f7fc fc99 	bl	8001744 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f240 523a 	movw	r2, #1338	@ 0x53a
 8004e1a:	639a      	str	r2, [r3, #56]	@ 0x38

      hsd->State = HAL_SD_STATE_READY;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2201      	movs	r2, #1
 8004e20:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2200      	movs	r2, #0
 8004e28:	631a      	str	r2, [r3, #48]	@ 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f003 0301 	and.w	r3, r3, #1
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d104      	bne.n	8004e3e <HAL_SD_IRQHandler+0xda>
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	f003 0302 	and.w	r3, r3, #2
 8004e3a:	2b00      	cmp	r3, #0
 8004e3c:	d003      	beq.n	8004e46 <HAL_SD_IRQHandler+0xe2>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8004e3e:	6878      	ldr	r0, [r7, #4]
 8004e40:	f7fc fc70 	bl	8001724 <HAL_SD_RxCpltCallback>
 8004e44:	e10b      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8004e46:	6878      	ldr	r0, [r7, #4]
 8004e48:	f7fc fc5c 	bl	8001704 <HAL_SD_TxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004e4c:	e107      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	f000 8102 	beq.w	800505e <HAL_SD_IRQHandler+0x2fa>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d011      	beq.n	8004e88 <HAL_SD_IRQHandler+0x124>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f003 f941 	bl	80080f0 <SDMMC_CmdStopTransfer>
 8004e6e:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8004e70:	68bb      	ldr	r3, [r7, #8]
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d008      	beq.n	8004e88 <HAL_SD_IRQHandler+0x124>
          hsd->ErrorCode |= errorstate;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e7a:	68bb      	ldr	r3, [r7, #8]
 8004e7c:	431a      	orrs	r2, r3
 8004e7e:	687b      	ldr	r3, [r7, #4]
 8004e80:	639a      	str	r2, [r3, #56]	@ 0x38
          HAL_SD_ErrorCallback(hsd);
 8004e82:	6878      	ldr	r0, [r7, #4]
 8004e84:	f7fc fc5e 	bl	8001744 <HAL_SD_ErrorCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) == 0U) && ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) == 0U))
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	f003 0301 	and.w	r3, r3, #1
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	f040 80e5 	bne.w	800505e <HAL_SD_IRQHandler+0x2fa>
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	f003 0302 	and.w	r3, r3, #2
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	f040 80df 	bne.w	800505e <HAL_SD_IRQHandler+0x2fa>
        hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f022 0208 	bic.w	r2, r2, #8
 8004eae:	62da      	str	r2, [r3, #44]	@ 0x2c
        hsd->State = HAL_SD_STATE_READY;
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	2201      	movs	r2, #1
 8004eb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        HAL_SD_TxCpltCallback(hsd);
 8004eb8:	6878      	ldr	r0, [r7, #4]
 8004eba:	f7fc fc23 	bl	8001704 <HAL_SD_TxCpltCallback>
}
 8004ebe:	e0ce      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
  else if((__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d008      	beq.n	8004ee0 <HAL_SD_IRQHandler+0x17c>
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	f003 0308 	and.w	r3, r3, #8
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d003      	beq.n	8004ee0 <HAL_SD_IRQHandler+0x17c>
    SD_Write_IT(hsd);
 8004ed8:	6878      	ldr	r0, [r7, #4]
 8004eda:	f000 ffb0 	bl	8005e3e <SD_Write_IT>
 8004ede:	e0be      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT | SDIO_FLAG_RXOVERR | SDIO_FLAG_TXUNDERR | SDIO_FLAG_STBITERR) != RESET)
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004ee6:	f240 233a 	movw	r3, #570	@ 0x23a
 8004eea:	4013      	ands	r3, r2
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	f000 80b6 	beq.w	800505e <HAL_SD_IRQHandler+0x2fa>
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL) != RESET)
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004ef8:	f003 0302 	and.w	r3, r3, #2
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d005      	beq.n	8004f0c <HAL_SD_IRQHandler+0x1a8>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f04:	f043 0202 	orr.w	r2, r3, #2
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) != RESET)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f12:	f003 0308 	and.w	r3, r3, #8
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d005      	beq.n	8004f26 <HAL_SD_IRQHandler+0x1c2>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f1e:	f043 0208 	orr.w	r2, r3, #8
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR) != RESET)
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f2c:	f003 0320 	and.w	r3, r3, #32
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_SD_IRQHandler+0x1dc>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f38:	f043 0220 	orr.w	r2, r3, #32
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_TXUNDERR) != RESET)
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f46:	f003 0310 	and.w	r3, r3, #16
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d005      	beq.n	8004f5a <HAL_SD_IRQHandler+0x1f6>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f52:	f043 0210 	orr.w	r2, r3, #16
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	639a      	str	r2, [r3, #56]	@ 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR) != RESET)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004f60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f64:	2b00      	cmp	r3, #0
 8004f66:	d005      	beq.n	8004f74 <HAL_SD_IRQHandler+0x210>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f6c:	f043 0208 	orr.w	r2, r3, #8
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS | SDIO_FLAG_STBITERR);
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f240 723a 	movw	r2, #1850	@ 0x73a
 8004f7c:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f84:	687a      	ldr	r2, [r7, #4]
 8004f86:	6812      	ldr	r2, [r2, #0]
 8004f88:	f423 734e 	bic.w	r3, r3, #824	@ 0x338
 8004f8c:	f023 0302 	bic.w	r3, r3, #2
 8004f90:	63d3      	str	r3, [r2, #60]	@ 0x3c
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4618      	mov	r0, r3
 8004f98:	f003 f8aa 	bl	80080f0 <SDMMC_CmdStopTransfer>
 8004f9c:	4602      	mov	r2, r0
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004fa2:	431a      	orrs	r2, r3
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	f003 0308 	and.w	r3, r3, #8
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <HAL_SD_IRQHandler+0x264>
      hsd->State = HAL_SD_STATE_READY;
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_SD_ErrorCallback(hsd);
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f7fc fbbf 	bl	8001744 <HAL_SD_ErrorCallback>
}
 8004fc6:	e04a      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d045      	beq.n	800505e <HAL_SD_IRQHandler+0x2fa>
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	f003 0310 	and.w	r3, r3, #16
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d104      	bne.n	8004fe6 <HAL_SD_IRQHandler+0x282>
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	f003 0320 	and.w	r3, r3, #32
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d011      	beq.n	800500a <HAL_SD_IRQHandler+0x2a6>
        hsd->hdmatx->XferAbortCallback = SD_DMATxAbort;
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004fea:	4a1f      	ldr	r2, [pc, #124]	@ (8005068 <HAL_SD_IRQHandler+0x304>)
 8004fec:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ff2:	4618      	mov	r0, r3
 8004ff4:	f7fd fb28 	bl	8002648 <HAL_DMA_Abort_IT>
 8004ff8:	4603      	mov	r3, r0
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d02f      	beq.n	800505e <HAL_SD_IRQHandler+0x2fa>
          SD_DMATxAbort(hsd->hdmatx);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005002:	4618      	mov	r0, r3
 8005004:	f000 fb68 	bl	80056d8 <SD_DMATxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmatx) != HAL_OK)
 8005008:	e029      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
      else if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	f003 0301 	and.w	r3, r3, #1
 8005010:	2b00      	cmp	r3, #0
 8005012:	d104      	bne.n	800501e <HAL_SD_IRQHandler+0x2ba>
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	f003 0302 	and.w	r3, r3, #2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d011      	beq.n	8005042 <HAL_SD_IRQHandler+0x2de>
        hsd->hdmarx->XferAbortCallback = SD_DMARxAbort;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005022:	4a12      	ldr	r2, [pc, #72]	@ (800506c <HAL_SD_IRQHandler+0x308>)
 8005024:	651a      	str	r2, [r3, #80]	@ 0x50
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800502a:	4618      	mov	r0, r3
 800502c:	f7fd fb0c 	bl	8002648 <HAL_DMA_Abort_IT>
 8005030:	4603      	mov	r3, r0
 8005032:	2b00      	cmp	r3, #0
 8005034:	d013      	beq.n	800505e <HAL_SD_IRQHandler+0x2fa>
          SD_DMARxAbort(hsd->hdmarx);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800503a:	4618      	mov	r0, r3
 800503c:	f000 fb83 	bl	8005746 <SD_DMARxAbort>
        if(HAL_DMA_Abort_IT(hsd->hdmarx) != HAL_OK)
 8005040:	e00d      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
        hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	2200      	movs	r2, #0
 8005046:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2200      	movs	r2, #0
 8005054:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_SD_AbortCallback(hsd);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f80a 	bl	8005070 <HAL_SD_AbortCallback>
}
 800505c:	e7ff      	b.n	800505e <HAL_SD_IRQHandler+0x2fa>
 800505e:	bf00      	nop
 8005060:	3710      	adds	r7, #16
 8005062:	46bd      	mov	sp, r7
 8005064:	bd80      	pop	{r7, pc}
 8005066:	bf00      	nop
 8005068:	080056d9 	.word	0x080056d9
 800506c:	08005747 	.word	0x08005747

08005070 <HAL_SD_AbortCallback>:
  * @brief SD Abort callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_AbortCallback(SD_HandleTypeDef *hsd)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_AbortCallback can be implemented in the user file
   */
}
 8005078:	bf00      	nop
 800507a:	370c      	adds	r7, #12
 800507c:	46bd      	mov	sp, r7
 800507e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005082:	4770      	bx	lr

08005084 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8005084:	b480      	push	{r7}
 8005086:	b083      	sub	sp, #12
 8005088:	af00      	add	r7, sp, #0
 800508a:	6078      	str	r0, [r7, #4]
 800508c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005092:	0f9b      	lsrs	r3, r3, #30
 8005094:	b2da      	uxtb	r2, r3
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800509e:	0e9b      	lsrs	r3, r3, #26
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	f003 030f 	and.w	r3, r3, #15
 80050a6:	b2da      	uxtb	r2, r3
 80050a8:	683b      	ldr	r3, [r7, #0]
 80050aa:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050b0:	0e1b      	lsrs	r3, r3, #24
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	f003 0303 	and.w	r3, r3, #3
 80050b8:	b2da      	uxtb	r2, r3
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050c2:	0c1b      	lsrs	r3, r3, #16
 80050c4:	b2da      	uxtb	r2, r3
 80050c6:	683b      	ldr	r3, [r7, #0]
 80050c8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050ce:	0a1b      	lsrs	r3, r3, #8
 80050d0:	b2da      	uxtb	r2, r3
 80050d2:	683b      	ldr	r3, [r7, #0]
 80050d4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80050da:	b2da      	uxtb	r2, r3
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050e4:	0d1b      	lsrs	r3, r3, #20
 80050e6:	b29a      	uxth	r2, r3
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80050f0:	0c1b      	lsrs	r3, r3, #16
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	f003 030f 	and.w	r3, r3, #15
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005102:	0bdb      	lsrs	r3, r3, #15
 8005104:	b2db      	uxtb	r3, r3
 8005106:	f003 0301 	and.w	r3, r3, #1
 800510a:	b2da      	uxtb	r2, r3
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005114:	0b9b      	lsrs	r3, r3, #14
 8005116:	b2db      	uxtb	r3, r3
 8005118:	f003 0301 	and.w	r3, r3, #1
 800511c:	b2da      	uxtb	r2, r3
 800511e:	683b      	ldr	r3, [r7, #0]
 8005120:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005126:	0b5b      	lsrs	r3, r3, #13
 8005128:	b2db      	uxtb	r3, r3
 800512a:	f003 0301 	and.w	r3, r3, #1
 800512e:	b2da      	uxtb	r2, r3
 8005130:	683b      	ldr	r3, [r7, #0]
 8005132:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005138:	0b1b      	lsrs	r3, r3, #12
 800513a:	b2db      	uxtb	r3, r3
 800513c:	f003 0301 	and.w	r3, r3, #1
 8005140:	b2da      	uxtb	r2, r3
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8005146:	683b      	ldr	r3, [r7, #0]
 8005148:	2200      	movs	r2, #0
 800514a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005150:	2b00      	cmp	r3, #0
 8005152:	d163      	bne.n	800521c <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005158:	009a      	lsls	r2, r3, #2
 800515a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800515e:	4013      	ands	r3, r2
 8005160:	687a      	ldr	r2, [r7, #4]
 8005162:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8005164:	0f92      	lsrs	r2, r2, #30
 8005166:	431a      	orrs	r2, r3
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005170:	0edb      	lsrs	r3, r3, #27
 8005172:	b2db      	uxtb	r3, r3
 8005174:	f003 0307 	and.w	r3, r3, #7
 8005178:	b2da      	uxtb	r2, r3
 800517a:	683b      	ldr	r3, [r7, #0]
 800517c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005182:	0e1b      	lsrs	r3, r3, #24
 8005184:	b2db      	uxtb	r3, r3
 8005186:	f003 0307 	and.w	r3, r3, #7
 800518a:	b2da      	uxtb	r2, r3
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005194:	0d5b      	lsrs	r3, r3, #21
 8005196:	b2db      	uxtb	r3, r3
 8005198:	f003 0307 	and.w	r3, r3, #7
 800519c:	b2da      	uxtb	r2, r3
 800519e:	683b      	ldr	r3, [r7, #0]
 80051a0:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051a6:	0c9b      	lsrs	r3, r3, #18
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	f003 0307 	and.w	r3, r3, #7
 80051ae:	b2da      	uxtb	r2, r3
 80051b0:	683b      	ldr	r3, [r7, #0]
 80051b2:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80051b8:	0bdb      	lsrs	r3, r3, #15
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	f003 0307 	and.w	r3, r3, #7
 80051c0:	b2da      	uxtb	r2, r3
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	691b      	ldr	r3, [r3, #16]
 80051ca:	1c5a      	adds	r2, r3, #1
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	7e1b      	ldrb	r3, [r3, #24]
 80051d4:	b2db      	uxtb	r3, r3
 80051d6:	f003 0307 	and.w	r3, r3, #7
 80051da:	3302      	adds	r3, #2
 80051dc:	2201      	movs	r2, #1
 80051de:	fa02 f303 	lsl.w	r3, r2, r3
 80051e2:	687a      	ldr	r2, [r7, #4]
 80051e4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80051e6:	fb03 f202 	mul.w	r2, r3, r2
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	7a1b      	ldrb	r3, [r3, #8]
 80051f2:	b2db      	uxtb	r3, r3
 80051f4:	f003 030f 	and.w	r3, r3, #15
 80051f8:	2201      	movs	r2, #1
 80051fa:	409a      	lsls	r2, r3
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005204:	687a      	ldr	r2, [r7, #4]
 8005206:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 8005208:	0a52      	lsrs	r2, r2, #9
 800520a:	fb03 f202 	mul.w	r2, r3, r2
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005218:	661a      	str	r2, [r3, #96]	@ 0x60
 800521a:	e031      	b.n	8005280 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005220:	2b01      	cmp	r3, #1
 8005222:	d11d      	bne.n	8005260 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005228:	041b      	lsls	r3, r3, #16
 800522a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005232:	0c1b      	lsrs	r3, r3, #16
 8005234:	431a      	orrs	r2, r3
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	691b      	ldr	r3, [r3, #16]
 800523e:	3301      	adds	r3, #1
 8005240:	029a      	lsls	r2, r3, #10
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800524a:	687b      	ldr	r3, [r7, #4]
 800524c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005254:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	661a      	str	r2, [r3, #96]	@ 0x60
 800525e:	e00f      	b.n	8005280 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	4a58      	ldr	r2, [pc, #352]	@ (80053c8 <HAL_SD_GetCardCSD+0x344>)
 8005266:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800526c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	2201      	movs	r2, #1
 8005278:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800527c:	2301      	movs	r3, #1
 800527e:	e09d      	b.n	80053bc <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005284:	0b9b      	lsrs	r3, r3, #14
 8005286:	b2db      	uxtb	r3, r3
 8005288:	f003 0301 	and.w	r3, r3, #1
 800528c:	b2da      	uxtb	r2, r3
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005296:	09db      	lsrs	r3, r3, #7
 8005298:	b2db      	uxtb	r3, r3
 800529a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800529e:	b2da      	uxtb	r2, r3
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80052ae:	b2da      	uxtb	r2, r3
 80052b0:	683b      	ldr	r3, [r7, #0]
 80052b2:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052b8:	0fdb      	lsrs	r3, r3, #31
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052c4:	0f5b      	lsrs	r3, r3, #29
 80052c6:	b2db      	uxtb	r3, r3
 80052c8:	f003 0303 	and.w	r3, r3, #3
 80052cc:	b2da      	uxtb	r2, r3
 80052ce:	683b      	ldr	r3, [r7, #0]
 80052d0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d6:	0e9b      	lsrs	r3, r3, #26
 80052d8:	b2db      	uxtb	r3, r3
 80052da:	f003 0307 	and.w	r3, r3, #7
 80052de:	b2da      	uxtb	r2, r3
 80052e0:	683b      	ldr	r3, [r7, #0]
 80052e2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052e8:	0d9b      	lsrs	r3, r3, #22
 80052ea:	b2db      	uxtb	r3, r3
 80052ec:	f003 030f 	and.w	r3, r3, #15
 80052f0:	b2da      	uxtb	r2, r3
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052fa:	0d5b      	lsrs	r3, r3, #21
 80052fc:	b2db      	uxtb	r3, r3
 80052fe:	f003 0301 	and.w	r3, r3, #1
 8005302:	b2da      	uxtb	r2, r3
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2200      	movs	r2, #0
 800530e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005316:	0c1b      	lsrs	r3, r3, #16
 8005318:	b2db      	uxtb	r3, r3
 800531a:	f003 0301 	and.w	r3, r3, #1
 800531e:	b2da      	uxtb	r2, r3
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800532a:	0bdb      	lsrs	r3, r3, #15
 800532c:	b2db      	uxtb	r3, r3
 800532e:	f003 0301 	and.w	r3, r3, #1
 8005332:	b2da      	uxtb	r2, r3
 8005334:	683b      	ldr	r3, [r7, #0]
 8005336:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800533e:	0b9b      	lsrs	r3, r3, #14
 8005340:	b2db      	uxtb	r3, r3
 8005342:	f003 0301 	and.w	r3, r3, #1
 8005346:	b2da      	uxtb	r2, r3
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005352:	0b5b      	lsrs	r3, r3, #13
 8005354:	b2db      	uxtb	r3, r3
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	b2da      	uxtb	r2, r3
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005366:	0b1b      	lsrs	r3, r3, #12
 8005368:	b2db      	uxtb	r3, r3
 800536a:	f003 0301 	and.w	r3, r3, #1
 800536e:	b2da      	uxtb	r2, r3
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800537a:	0a9b      	lsrs	r3, r3, #10
 800537c:	b2db      	uxtb	r3, r3
 800537e:	f003 0303 	and.w	r3, r3, #3
 8005382:	b2da      	uxtb	r2, r3
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800538e:	0a1b      	lsrs	r3, r3, #8
 8005390:	b2db      	uxtb	r3, r3
 8005392:	f003 0303 	and.w	r3, r3, #3
 8005396:	b2da      	uxtb	r2, r3
 8005398:	683b      	ldr	r3, [r7, #0]
 800539a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80053a2:	085b      	lsrs	r3, r3, #1
 80053a4:	b2db      	uxtb	r3, r3
 80053a6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80053aa:	b2da      	uxtb	r2, r3
 80053ac:	683b      	ldr	r3, [r7, #0]
 80053ae:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2201      	movs	r2, #1
 80053b6:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 80053ba:	2300      	movs	r3, #0
}
 80053bc:	4618      	mov	r0, r3
 80053be:	370c      	adds	r7, #12
 80053c0:	46bd      	mov	sp, r7
 80053c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c6:	4770      	bx	lr
 80053c8:	004005ff 	.word	0x004005ff

080053cc <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
 80053d4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80053da:	683b      	ldr	r3, [r7, #0]
 80053dc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80053e2:	683b      	ldr	r3, [r7, #0]
 80053e4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80053f2:	683b      	ldr	r3, [r7, #0]
 80053f4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8005402:	683b      	ldr	r3, [r7, #0]
 8005404:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 8005416:	2300      	movs	r3, #0
}
 8005418:	4618      	mov	r0, r3
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8005424:	b5b0      	push	{r4, r5, r7, lr}
 8005426:	b08e      	sub	sp, #56	@ 0x38
 8005428:	af04      	add	r7, sp, #16
 800542a:	6078      	str	r0, [r7, #4]
 800542c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800542e:	2300      	movs	r3, #0
 8005430:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2203      	movs	r2, #3
 8005438:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005440:	2b03      	cmp	r3, #3
 8005442:	d02e      	beq.n	80054a2 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800544a:	d106      	bne.n	800545a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005450:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	639a      	str	r2, [r3, #56]	@ 0x38
 8005458:	e029      	b.n	80054ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005460:	d10a      	bne.n	8005478 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8005462:	6878      	ldr	r0, [r7, #4]
 8005464:	f000 fb2a 	bl	8005abc <SD_WideBus_Enable>
 8005468:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800546e:	6a3b      	ldr	r3, [r7, #32]
 8005470:	431a      	orrs	r2, r3
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	639a      	str	r2, [r3, #56]	@ 0x38
 8005476:	e01a      	b.n	80054ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8005478:	683b      	ldr	r3, [r7, #0]
 800547a:	2b00      	cmp	r3, #0
 800547c:	d10a      	bne.n	8005494 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800547e:	6878      	ldr	r0, [r7, #4]
 8005480:	f000 fb67 	bl	8005b52 <SD_WideBus_Disable>
 8005484:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8005486:	687b      	ldr	r3, [r7, #4]
 8005488:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800548a:	6a3b      	ldr	r3, [r7, #32]
 800548c:	431a      	orrs	r2, r3
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	639a      	str	r2, [r3, #56]	@ 0x38
 8005492:	e00c      	b.n	80054ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005498:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	639a      	str	r2, [r3, #56]	@ 0x38
 80054a0:	e005      	b.n	80054ae <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054a6:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d00b      	beq.n	80054ce <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	4a26      	ldr	r2, [pc, #152]	@ (8005554 <HAL_SD_ConfigWideBusOperation+0x130>)
 80054bc:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2201      	movs	r2, #1
 80054c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80054cc:	e01f      	b.n	800550e <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	685b      	ldr	r3, [r3, #4]
 80054d2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	689b      	ldr	r3, [r3, #8]
 80054d8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	68db      	ldr	r3, [r3, #12]
 80054de:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80054e0:	683b      	ldr	r3, [r7, #0]
 80054e2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	695b      	ldr	r3, [r3, #20]
 80054e8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	699b      	ldr	r3, [r3, #24]
 80054ee:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681d      	ldr	r5, [r3, #0]
 80054f4:	466c      	mov	r4, sp
 80054f6:	f107 0314 	add.w	r3, r7, #20
 80054fa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80054fe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8005502:	f107 0308 	add.w	r3, r7, #8
 8005506:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005508:	4628      	mov	r0, r5
 800550a:	f002 fc6b 	bl	8007de4 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8005516:	4618      	mov	r0, r3
 8005518:	f002 fd3f 	bl	8007f9a <SDMMC_CmdBlockLength>
 800551c:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d00c      	beq.n	800553e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	4a0a      	ldr	r2, [pc, #40]	@ (8005554 <HAL_SD_ConfigWideBusOperation+0x130>)
 800552a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005530:	6a3b      	ldr	r3, [r7, #32]
 8005532:	431a      	orrs	r2, r3
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2201      	movs	r2, #1
 8005542:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8005546:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800554a:	4618      	mov	r0, r3
 800554c:	3728      	adds	r7, #40	@ 0x28
 800554e:	46bd      	mov	sp, r7
 8005550:	bdb0      	pop	{r4, r5, r7, pc}
 8005552:	bf00      	nop
 8005554:	004005ff 	.word	0x004005ff

08005558 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8005558:	b580      	push	{r7, lr}
 800555a:	b086      	sub	sp, #24
 800555c:	af00      	add	r7, sp, #0
 800555e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8005560:	2300      	movs	r3, #0
 8005562:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8005564:	f107 030c 	add.w	r3, r7, #12
 8005568:	4619      	mov	r1, r3
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f000 fa7e 	bl	8005a6c <SD_SendStatus>
 8005570:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	2b00      	cmp	r3, #0
 8005576:	d005      	beq.n	8005584 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800557c:	697b      	ldr	r3, [r7, #20]
 800557e:	431a      	orrs	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	0a5b      	lsrs	r3, r3, #9
 8005588:	f003 030f 	and.w	r3, r3, #15
 800558c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800558e:	693b      	ldr	r3, [r7, #16]
}
 8005590:	4618      	mov	r0, r3
 8005592:	3718      	adds	r7, #24
 8005594:	46bd      	mov	sp, r7
 8005596:	bd80      	pop	{r7, pc}

08005598 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8005598:	b480      	push	{r7}
 800559a:	b085      	sub	sp, #20
 800559c:	af00      	add	r7, sp, #0
 800559e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055a4:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80055b4:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 80055b6:	bf00      	nop
 80055b8:	3714      	adds	r7, #20
 80055ba:	46bd      	mov	sp, r7
 80055bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c0:	4770      	bx	lr

080055c2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80055c2:	b580      	push	{r7, lr}
 80055c4:	b084      	sub	sp, #16
 80055c6:	af00      	add	r7, sp, #0
 80055c8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055ce:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80055d4:	2b82      	cmp	r3, #130	@ 0x82
 80055d6:	d111      	bne.n	80055fc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	4618      	mov	r0, r3
 80055de:	f002 fd87 	bl	80080f0 <SDMMC_CmdStopTransfer>
 80055e2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80055e4:	68bb      	ldr	r3, [r7, #8]
 80055e6:	2b00      	cmp	r3, #0
 80055e8:	d008      	beq.n	80055fc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80055ee:	68bb      	ldr	r3, [r7, #8]
 80055f0:	431a      	orrs	r2, r3
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f7fc f8a4 	bl	8001744 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	f022 0208 	bic.w	r2, r2, #8
 800560a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005614:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	2201      	movs	r2, #1
 800561a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	2200      	movs	r2, #0
 8005622:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f7fc f87d 	bl	8001724 <HAL_SD_RxCpltCallback>
#endif
}
 800562a:	bf00      	nop
 800562c:	3710      	adds	r7, #16
 800562e:	46bd      	mov	sp, r7
 8005630:	bd80      	pop	{r7, pc}
	...

08005634 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8005634:	b580      	push	{r7, lr}
 8005636:	b086      	sub	sp, #24
 8005638:	af00      	add	r7, sp, #0
 800563a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005640:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8005642:	6878      	ldr	r0, [r7, #4]
 8005644:	f7fd f9ac 	bl	80029a0 <HAL_DMA_GetError>
 8005648:	4603      	mov	r3, r0
 800564a:	2b02      	cmp	r3, #2
 800564c:	d03e      	beq.n	80056cc <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800564e:	697b      	ldr	r3, [r7, #20]
 8005650:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005652:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005654:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800565a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800565c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800565e:	693b      	ldr	r3, [r7, #16]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d002      	beq.n	800566a <SD_DMAError+0x36>
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2b01      	cmp	r3, #1
 8005668:	d12d      	bne.n	80056c6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	4a19      	ldr	r2, [pc, #100]	@ (80056d4 <SD_DMAError+0xa0>)
 8005670:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8005672:	697b      	ldr	r3, [r7, #20]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005678:	697b      	ldr	r3, [r7, #20]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8005680:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005686:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800568a:	697b      	ldr	r3, [r7, #20]
 800568c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800568e:	6978      	ldr	r0, [r7, #20]
 8005690:	f7ff ff62 	bl	8005558 <HAL_SD_GetCardState>
 8005694:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	2b06      	cmp	r3, #6
 800569a:	d002      	beq.n	80056a2 <SD_DMAError+0x6e>
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	2b05      	cmp	r3, #5
 80056a0:	d10a      	bne.n	80056b8 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	4618      	mov	r0, r3
 80056a8:	f002 fd22 	bl	80080f0 <SDMMC_CmdStopTransfer>
 80056ac:	4602      	mov	r2, r0
 80056ae:	697b      	ldr	r3, [r7, #20]
 80056b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056b2:	431a      	orrs	r2, r3
 80056b4:	697b      	ldr	r3, [r7, #20]
 80056b6:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 80056b8:	697b      	ldr	r3, [r7, #20]
 80056ba:	2201      	movs	r2, #1
 80056bc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	2200      	movs	r2, #0
 80056c4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80056c6:	6978      	ldr	r0, [r7, #20]
 80056c8:	f7fc f83c 	bl	8001744 <HAL_SD_ErrorCallback>
#endif
  }
}
 80056cc:	bf00      	nop
 80056ce:	3718      	adds	r7, #24
 80056d0:	46bd      	mov	sp, r7
 80056d2:	bd80      	pop	{r7, pc}
 80056d4:	004005ff 	.word	0x004005ff

080056d8 <SD_DMATxAbort>:
  * @brief  DMA SD Tx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATxAbort(DMA_HandleTypeDef *hdma)
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b084      	sub	sp, #16
 80056dc:	af00      	add	r7, sp, #0
 80056de:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80056e4:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f240 523a 	movw	r2, #1338	@ 0x53a
 80056ee:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 80056f0:	68f8      	ldr	r0, [r7, #12]
 80056f2:	f7ff ff31 	bl	8005558 <HAL_SD_GetCardState>
 80056f6:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	2201      	movs	r2, #1
 80056fc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	2200      	movs	r2, #0
 8005704:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005706:	68bb      	ldr	r3, [r7, #8]
 8005708:	2b06      	cmp	r3, #6
 800570a:	d002      	beq.n	8005712 <SD_DMATxAbort+0x3a>
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	2b05      	cmp	r3, #5
 8005710:	d10a      	bne.n	8005728 <SD_DMATxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	4618      	mov	r0, r3
 8005718:	f002 fcea 	bl	80080f0 <SDMMC_CmdStopTransfer>
 800571c:	4602      	mov	r2, r0
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005722:	431a      	orrs	r2, r3
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572c:	2b00      	cmp	r3, #0
 800572e:	d103      	bne.n	8005738 <SD_DMATxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 8005730:	68f8      	ldr	r0, [r7, #12]
 8005732:	f7ff fc9d 	bl	8005070 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 8005736:	e002      	b.n	800573e <SD_DMATxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f7fc f803 	bl	8001744 <HAL_SD_ErrorCallback>
}
 800573e:	bf00      	nop
 8005740:	3710      	adds	r7, #16
 8005742:	46bd      	mov	sp, r7
 8005744:	bd80      	pop	{r7, pc}

08005746 <SD_DMARxAbort>:
  * @brief  DMA SD Rx Abort callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMARxAbort(DMA_HandleTypeDef *hdma)
{
 8005746:	b580      	push	{r7, lr}
 8005748:	b084      	sub	sp, #16
 800574a:	af00      	add	r7, sp, #0
 800574c:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005752:	60fb      	str	r3, [r7, #12]
  HAL_SD_CardStateTypeDef CardState;

  /* Clear All flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	f240 523a 	movw	r2, #1338	@ 0x53a
 800575c:	639a      	str	r2, [r3, #56]	@ 0x38

  CardState = HAL_SD_GetCardState(hsd);
 800575e:	68f8      	ldr	r0, [r7, #12]
 8005760:	f7ff fefa 	bl	8005558 <HAL_SD_GetCardState>
 8005764:	60b8      	str	r0, [r7, #8]
  hsd->State = HAL_SD_STATE_READY;
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	2201      	movs	r2, #1
 800576a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	@ 0x30
  if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	2b06      	cmp	r3, #6
 8005778:	d002      	beq.n	8005780 <SD_DMARxAbort+0x3a>
 800577a:	68bb      	ldr	r3, [r7, #8]
 800577c:	2b05      	cmp	r3, #5
 800577e:	d10a      	bne.n	8005796 <SD_DMARxAbort+0x50>
  {
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	4618      	mov	r0, r3
 8005786:	f002 fcb3 	bl	80080f0 <SDMMC_CmdStopTransfer>
 800578a:	4602      	mov	r2, r0
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005790:	431a      	orrs	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode == HAL_SD_ERROR_NONE)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800579a:	2b00      	cmp	r3, #0
 800579c:	d103      	bne.n	80057a6 <SD_DMARxAbort+0x60>
  {
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->AbortCpltCallback(hsd);
#else
    HAL_SD_AbortCallback(hsd);
 800579e:	68f8      	ldr	r0, [r7, #12]
 80057a0:	f7ff fc66 	bl	8005070 <HAL_SD_AbortCallback>
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
#endif
  }
}
 80057a4:	e002      	b.n	80057ac <SD_DMARxAbort+0x66>
    HAL_SD_ErrorCallback(hsd);
 80057a6:	68f8      	ldr	r0, [r7, #12]
 80057a8:	f7fb ffcc 	bl	8001744 <HAL_SD_ErrorCallback>
}
 80057ac:	bf00      	nop
 80057ae:	3710      	adds	r7, #16
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bd80      	pop	{r7, pc}

080057b4 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80057b4:	b5b0      	push	{r4, r5, r7, lr}
 80057b6:	b094      	sub	sp, #80	@ 0x50
 80057b8:	af04      	add	r7, sp, #16
 80057ba:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80057bc:	2301      	movs	r3, #1
 80057be:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	4618      	mov	r0, r3
 80057c6:	f002 fb64 	bl	8007e92 <SDIO_GetPowerState>
 80057ca:	4603      	mov	r3, r0
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d102      	bne.n	80057d6 <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80057d0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80057d4:	e0b8      	b.n	8005948 <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057da:	2b03      	cmp	r3, #3
 80057dc:	d02f      	beq.n	800583e <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4618      	mov	r0, r3
 80057e4:	f002 fd8e 	bl	8008304 <SDMMC_CmdSendCID>
 80057e8:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80057ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ec:	2b00      	cmp	r3, #0
 80057ee:	d001      	beq.n	80057f4 <SD_InitCard+0x40>
    {
      return errorstate;
 80057f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057f2:	e0a9      	b.n	8005948 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	2100      	movs	r1, #0
 80057fa:	4618      	mov	r0, r3
 80057fc:	f002 fb8e 	bl	8007f1c <SDIO_GetResponse>
 8005800:	4602      	mov	r2, r0
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	2104      	movs	r1, #4
 800580c:	4618      	mov	r0, r3
 800580e:	f002 fb85 	bl	8007f1c <SDIO_GetResponse>
 8005812:	4602      	mov	r2, r0
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	681b      	ldr	r3, [r3, #0]
 800581c:	2108      	movs	r1, #8
 800581e:	4618      	mov	r0, r3
 8005820:	f002 fb7c 	bl	8007f1c <SDIO_GetResponse>
 8005824:	4602      	mov	r2, r0
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	210c      	movs	r1, #12
 8005830:	4618      	mov	r0, r3
 8005832:	f002 fb73 	bl	8007f1c <SDIO_GetResponse>
 8005836:	4602      	mov	r2, r0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005842:	2b03      	cmp	r3, #3
 8005844:	d00d      	beq.n	8005862 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f107 020e 	add.w	r2, r7, #14
 800584e:	4611      	mov	r1, r2
 8005850:	4618      	mov	r0, r3
 8005852:	f002 fd94 	bl	800837e <SDMMC_CmdSetRelAdd>
 8005856:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005858:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800585a:	2b00      	cmp	r3, #0
 800585c:	d001      	beq.n	8005862 <SD_InitCard+0xae>
    {
      return errorstate;
 800585e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005860:	e072      	b.n	8005948 <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005866:	2b03      	cmp	r3, #3
 8005868:	d036      	beq.n	80058d8 <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800586a:	89fb      	ldrh	r3, [r7, #14]
 800586c:	461a      	mov	r2, r3
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681a      	ldr	r2, [r3, #0]
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800587a:	041b      	lsls	r3, r3, #16
 800587c:	4619      	mov	r1, r3
 800587e:	4610      	mov	r0, r2
 8005880:	f002 fd5e 	bl	8008340 <SDMMC_CmdSendCSD>
 8005884:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 8005886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005888:	2b00      	cmp	r3, #0
 800588a:	d001      	beq.n	8005890 <SD_InitCard+0xdc>
    {
      return errorstate;
 800588c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800588e:	e05b      	b.n	8005948 <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	2100      	movs	r1, #0
 8005896:	4618      	mov	r0, r3
 8005898:	f002 fb40 	bl	8007f1c <SDIO_GetResponse>
 800589c:	4602      	mov	r2, r0
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2104      	movs	r1, #4
 80058a8:	4618      	mov	r0, r3
 80058aa:	f002 fb37 	bl	8007f1c <SDIO_GetResponse>
 80058ae:	4602      	mov	r2, r0
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	2108      	movs	r1, #8
 80058ba:	4618      	mov	r0, r3
 80058bc:	f002 fb2e 	bl	8007f1c <SDIO_GetResponse>
 80058c0:	4602      	mov	r2, r0
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	210c      	movs	r1, #12
 80058cc:	4618      	mov	r0, r3
 80058ce:	f002 fb25 	bl	8007f1c <SDIO_GetResponse>
 80058d2:	4602      	mov	r2, r0
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	2104      	movs	r1, #4
 80058de:	4618      	mov	r0, r3
 80058e0:	f002 fb1c 	bl	8007f1c <SDIO_GetResponse>
 80058e4:	4603      	mov	r3, r0
 80058e6:	0d1a      	lsrs	r2, r3, #20
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80058ec:	f107 0310 	add.w	r3, r7, #16
 80058f0:	4619      	mov	r1, r3
 80058f2:	6878      	ldr	r0, [r7, #4]
 80058f4:	f7ff fbc6 	bl	8005084 <HAL_SD_GetCardCSD>
 80058f8:	4603      	mov	r3, r0
 80058fa:	2b00      	cmp	r3, #0
 80058fc:	d002      	beq.n	8005904 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80058fe:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005902:	e021      	b.n	8005948 <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	6819      	ldr	r1, [r3, #0]
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800590c:	041b      	lsls	r3, r3, #16
 800590e:	2200      	movs	r2, #0
 8005910:	461c      	mov	r4, r3
 8005912:	4615      	mov	r5, r2
 8005914:	4622      	mov	r2, r4
 8005916:	462b      	mov	r3, r5
 8005918:	4608      	mov	r0, r1
 800591a:	f002 fc0b 	bl	8008134 <SDMMC_CmdSelDesel>
 800591e:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8005920:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005922:	2b00      	cmp	r3, #0
 8005924:	d001      	beq.n	800592a <SD_InitCard+0x176>
  {
    return errorstate;
 8005926:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005928:	e00e      	b.n	8005948 <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	681d      	ldr	r5, [r3, #0]
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	466c      	mov	r4, sp
 8005932:	f103 0210 	add.w	r2, r3, #16
 8005936:	ca07      	ldmia	r2, {r0, r1, r2}
 8005938:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800593c:	3304      	adds	r3, #4
 800593e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005940:	4628      	mov	r0, r5
 8005942:	f002 fa4f 	bl	8007de4 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 8005946:	2300      	movs	r3, #0
}
 8005948:	4618      	mov	r0, r3
 800594a:	3740      	adds	r7, #64	@ 0x40
 800594c:	46bd      	mov	sp, r7
 800594e:	bdb0      	pop	{r4, r5, r7, pc}

08005950 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8005950:	b580      	push	{r7, lr}
 8005952:	b086      	sub	sp, #24
 8005954:	af00      	add	r7, sp, #0
 8005956:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005958:	2300      	movs	r3, #0
 800595a:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 800595c:	2300      	movs	r3, #0
 800595e:	617b      	str	r3, [r7, #20]
 8005960:	2300      	movs	r3, #0
 8005962:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4618      	mov	r0, r3
 800596a:	f002 fc06 	bl	800817a <SDMMC_CmdGoIdleState>
 800596e:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d001      	beq.n	800597a <SD_PowerON+0x2a>
  {
    return errorstate;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	e072      	b.n	8005a60 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	4618      	mov	r0, r3
 8005980:	f002 fc19 	bl	80081b6 <SDMMC_CmdOperCond>
 8005984:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	2b00      	cmp	r3, #0
 800598a:	d00d      	beq.n	80059a8 <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	2200      	movs	r2, #0
 8005990:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	4618      	mov	r0, r3
 8005998:	f002 fbef 	bl	800817a <SDMMC_CmdGoIdleState>
 800599c:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 800599e:	68fb      	ldr	r3, [r7, #12]
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d004      	beq.n	80059ae <SD_PowerON+0x5e>
    {
      return errorstate;
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	e05b      	b.n	8005a60 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	2201      	movs	r2, #1
 80059ac:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d137      	bne.n	8005a26 <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	2100      	movs	r1, #0
 80059bc:	4618      	mov	r0, r3
 80059be:	f002 fc19 	bl	80081f4 <SDMMC_CmdAppCommand>
 80059c2:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80059c4:	68fb      	ldr	r3, [r7, #12]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d02d      	beq.n	8005a26 <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80059ca:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80059ce:	e047      	b.n	8005a60 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2100      	movs	r1, #0
 80059d6:	4618      	mov	r0, r3
 80059d8:	f002 fc0c 	bl	80081f4 <SDMMC_CmdAppCommand>
 80059dc:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80059de:	68fb      	ldr	r3, [r7, #12]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d001      	beq.n	80059e8 <SD_PowerON+0x98>
    {
      return errorstate;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	e03b      	b.n	8005a60 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	491e      	ldr	r1, [pc, #120]	@ (8005a68 <SD_PowerON+0x118>)
 80059ee:	4618      	mov	r0, r3
 80059f0:	f002 fc22 	bl	8008238 <SDMMC_CmdAppOperCommand>
 80059f4:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d002      	beq.n	8005a02 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80059fc:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005a00:	e02e      	b.n	8005a60 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	2100      	movs	r1, #0
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f002 fa87 	bl	8007f1c <SDIO_GetResponse>
 8005a0e:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8005a10:	697b      	ldr	r3, [r7, #20]
 8005a12:	0fdb      	lsrs	r3, r3, #31
 8005a14:	2b01      	cmp	r3, #1
 8005a16:	d101      	bne.n	8005a1c <SD_PowerON+0xcc>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e000      	b.n	8005a1e <SD_PowerON+0xce>
 8005a1c:	2300      	movs	r3, #0
 8005a1e:	613b      	str	r3, [r7, #16]

    count++;
 8005a20:	68bb      	ldr	r3, [r7, #8]
 8005a22:	3301      	adds	r3, #1
 8005a24:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8005a26:	68bb      	ldr	r3, [r7, #8]
 8005a28:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d802      	bhi.n	8005a36 <SD_PowerON+0xe6>
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d0cc      	beq.n	80059d0 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8005a36:	68bb      	ldr	r3, [r7, #8]
 8005a38:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8005a3c:	4293      	cmp	r3, r2
 8005a3e:	d902      	bls.n	8005a46 <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8005a40:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8005a44:	e00c      	b.n	8005a60 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8005a46:	697b      	ldr	r3, [r7, #20]
 8005a48:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d003      	beq.n	8005a58 <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2201      	movs	r2, #1
 8005a54:	645a      	str	r2, [r3, #68]	@ 0x44
 8005a56:	e002      	b.n	8005a5e <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8005a5e:	2300      	movs	r3, #0
}
 8005a60:	4618      	mov	r0, r3
 8005a62:	3718      	adds	r7, #24
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	c1100000 	.word	0xc1100000

08005a6c <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b084      	sub	sp, #16
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	6078      	str	r0, [r7, #4]
 8005a74:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8005a76:	683b      	ldr	r3, [r7, #0]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d102      	bne.n	8005a82 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8005a7c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005a80:	e018      	b.n	8005ab4 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681a      	ldr	r2, [r3, #0]
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005a8a:	041b      	lsls	r3, r3, #16
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	4610      	mov	r0, r2
 8005a90:	f002 fc96 	bl	80083c0 <SDMMC_CmdSendStatus>
 8005a94:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d001      	beq.n	8005aa0 <SD_SendStatus+0x34>
  {
    return errorstate;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	e009      	b.n	8005ab4 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	2100      	movs	r1, #0
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f002 fa38 	bl	8007f1c <SDIO_GetResponse>
 8005aac:	4602      	mov	r2, r0
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8005ab2:	2300      	movs	r3, #0
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3710      	adds	r7, #16
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bd80      	pop	{r7, pc}

08005abc <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8005abc:	b580      	push	{r7, lr}
 8005abe:	b086      	sub	sp, #24
 8005ac0:	af00      	add	r7, sp, #0
 8005ac2:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005ac4:	2300      	movs	r3, #0
 8005ac6:	60fb      	str	r3, [r7, #12]
 8005ac8:	2300      	movs	r3, #0
 8005aca:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	2100      	movs	r1, #0
 8005ad2:	4618      	mov	r0, r3
 8005ad4:	f002 fa22 	bl	8007f1c <SDIO_GetResponse>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ade:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005ae2:	d102      	bne.n	8005aea <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005ae4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005ae8:	e02f      	b.n	8005b4a <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005aea:	f107 030c 	add.w	r3, r7, #12
 8005aee:	4619      	mov	r1, r3
 8005af0:	6878      	ldr	r0, [r7, #4]
 8005af2:	f000 f879 	bl	8005be8 <SD_FindSCR>
 8005af6:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005af8:	697b      	ldr	r3, [r7, #20]
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d001      	beq.n	8005b02 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8005afe:	697b      	ldr	r3, [r7, #20]
 8005b00:	e023      	b.n	8005b4a <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005b02:	693b      	ldr	r3, [r7, #16]
 8005b04:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d01c      	beq.n	8005b46 <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681a      	ldr	r2, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005b14:	041b      	lsls	r3, r3, #16
 8005b16:	4619      	mov	r1, r3
 8005b18:	4610      	mov	r0, r2
 8005b1a:	f002 fb6b 	bl	80081f4 <SDMMC_CmdAppCommand>
 8005b1e:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b20:	697b      	ldr	r3, [r7, #20]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d001      	beq.n	8005b2a <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8005b26:	697b      	ldr	r3, [r7, #20]
 8005b28:	e00f      	b.n	8005b4a <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2102      	movs	r1, #2
 8005b30:	4618      	mov	r0, r3
 8005b32:	f002 fba4 	bl	800827e <SDMMC_CmdBusWidth>
 8005b36:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005b38:	697b      	ldr	r3, [r7, #20]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d001      	beq.n	8005b42 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8005b3e:	697b      	ldr	r3, [r7, #20]
 8005b40:	e003      	b.n	8005b4a <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005b42:	2300      	movs	r3, #0
 8005b44:	e001      	b.n	8005b4a <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005b46:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3718      	adds	r7, #24
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}

08005b52 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8005b52:	b580      	push	{r7, lr}
 8005b54:	b086      	sub	sp, #24
 8005b56:	af00      	add	r7, sp, #0
 8005b58:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	60fb      	str	r3, [r7, #12]
 8005b5e:	2300      	movs	r3, #0
 8005b60:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	2100      	movs	r1, #0
 8005b68:	4618      	mov	r0, r3
 8005b6a:	f002 f9d7 	bl	8007f1c <SDIO_GetResponse>
 8005b6e:	4603      	mov	r3, r0
 8005b70:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b74:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005b78:	d102      	bne.n	8005b80 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8005b7a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8005b7e:	e02f      	b.n	8005be0 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8005b80:	f107 030c 	add.w	r3, r7, #12
 8005b84:	4619      	mov	r1, r3
 8005b86:	6878      	ldr	r0, [r7, #4]
 8005b88:	f000 f82e 	bl	8005be8 <SD_FindSCR>
 8005b8c:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d001      	beq.n	8005b98 <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8005b94:	697b      	ldr	r3, [r7, #20]
 8005b96:	e023      	b.n	8005be0 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8005b98:	693b      	ldr	r3, [r7, #16]
 8005b9a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005b9e:	2b00      	cmp	r3, #0
 8005ba0:	d01c      	beq.n	8005bdc <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681a      	ldr	r2, [r3, #0]
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005baa:	041b      	lsls	r3, r3, #16
 8005bac:	4619      	mov	r1, r3
 8005bae:	4610      	mov	r0, r2
 8005bb0:	f002 fb20 	bl	80081f4 <SDMMC_CmdAppCommand>
 8005bb4:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bb6:	697b      	ldr	r3, [r7, #20]
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d001      	beq.n	8005bc0 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	e00f      	b.n	8005be0 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	2100      	movs	r1, #0
 8005bc6:	4618      	mov	r0, r3
 8005bc8:	f002 fb59 	bl	800827e <SDMMC_CmdBusWidth>
 8005bcc:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8005bce:	697b      	ldr	r3, [r7, #20]
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	e003      	b.n	8005be0 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8005bd8:	2300      	movs	r3, #0
 8005bda:	e001      	b.n	8005be0 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8005bdc:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8005be0:	4618      	mov	r0, r3
 8005be2:	3718      	adds	r7, #24
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}

08005be8 <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8005be8:	b590      	push	{r4, r7, lr}
 8005bea:	b08f      	sub	sp, #60	@ 0x3c
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
 8005bf0:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8005bf2:	f7fc fa71 	bl	80020d8 <HAL_GetTick>
 8005bf6:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8005bf8:	2300      	movs	r3, #0
 8005bfa:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8005bfc:	2300      	movs	r3, #0
 8005bfe:	60bb      	str	r3, [r7, #8]
 8005c00:	2300      	movs	r3, #0
 8005c02:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	2108      	movs	r1, #8
 8005c0e:	4618      	mov	r0, r3
 8005c10:	f002 f9c3 	bl	8007f9a <SDMMC_CmdBlockLength>
 8005c14:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	d001      	beq.n	8005c20 <SD_FindSCR+0x38>
  {
    return errorstate;
 8005c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c1e:	e0b9      	b.n	8005d94 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681a      	ldr	r2, [r3, #0]
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c28:	041b      	lsls	r3, r3, #16
 8005c2a:	4619      	mov	r1, r3
 8005c2c:	4610      	mov	r0, r2
 8005c2e:	f002 fae1 	bl	80081f4 <SDMMC_CmdAppCommand>
 8005c32:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d001      	beq.n	8005c3e <SD_FindSCR+0x56>
  {
    return errorstate;
 8005c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c3c:	e0aa      	b.n	8005d94 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8005c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8005c42:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8005c44:	2308      	movs	r3, #8
 8005c46:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8005c48:	2330      	movs	r3, #48	@ 0x30
 8005c4a:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8005c4c:	2302      	movs	r3, #2
 8005c4e:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8005c50:	2300      	movs	r3, #0
 8005c52:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8005c54:	2301      	movs	r3, #1
 8005c56:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f107 0210 	add.w	r2, r7, #16
 8005c60:	4611      	mov	r1, r2
 8005c62:	4618      	mov	r0, r3
 8005c64:	f002 f96d 	bl	8007f42 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	4618      	mov	r0, r3
 8005c6e:	f002 fb28 	bl	80082c2 <SDMMC_CmdSendSCR>
 8005c72:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8005c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d02a      	beq.n	8005cd0 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8005c7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c7c:	e08a      	b.n	8005d94 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005c84:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00f      	beq.n	8005cac <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	6819      	ldr	r1, [r3, #0]
 8005c90:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c92:	009b      	lsls	r3, r3, #2
 8005c94:	f107 0208 	add.w	r2, r7, #8
 8005c98:	18d4      	adds	r4, r2, r3
 8005c9a:	4608      	mov	r0, r1
 8005c9c:	f002 f8cd 	bl	8007e3a <SDIO_ReadFIFO>
 8005ca0:	4603      	mov	r3, r0
 8005ca2:	6023      	str	r3, [r4, #0]
      index++;
 8005ca4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005ca6:	3301      	adds	r3, #1
 8005ca8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005caa:	e006      	b.n	8005cba <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d012      	beq.n	8005ce0 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8005cba:	f7fc fa0d 	bl	80020d8 <HAL_GetTick>
 8005cbe:	4602      	mov	r2, r0
 8005cc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc2:	1ad3      	subs	r3, r2, r3
 8005cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc8:	d102      	bne.n	8005cd0 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8005cca:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8005cce:	e061      	b.n	8005d94 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cd6:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d0cf      	beq.n	8005c7e <SD_FindSCR+0x96>
 8005cde:	e000      	b.n	8005ce2 <SD_FindSCR+0xfa>
      break;
 8005ce0:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005ce8:	f003 0308 	and.w	r3, r3, #8
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d106      	bne.n	8005cfe <SD_FindSCR+0x116>
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005cf6:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d005      	beq.n	8005d0a <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	2208      	movs	r2, #8
 8005d04:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8005d06:	2308      	movs	r3, #8
 8005d08:	e044      	b.n	8005d94 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d005      	beq.n	8005d24 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	2202      	movs	r2, #2
 8005d1e:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8005d20:	2302      	movs	r3, #2
 8005d22:	e037      	b.n	8005d94 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d2a:	f003 0320 	and.w	r3, r3, #32
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d005      	beq.n	8005d3e <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	2220      	movs	r2, #32
 8005d38:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8005d3a:	2320      	movs	r3, #32
 8005d3c:	e02a      	b.n	8005d94 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f240 523a 	movw	r2, #1338	@ 0x53a
 8005d46:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	061a      	lsls	r2, r3, #24
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	021b      	lsls	r3, r3, #8
 8005d50:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005d54:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	0a1b      	lsrs	r3, r3, #8
 8005d5a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005d5e:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	0e1b      	lsrs	r3, r3, #24
 8005d64:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8005d66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d68:	601a      	str	r2, [r3, #0]
    scr++;
 8005d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d6c:	3304      	adds	r3, #4
 8005d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005d70:	68bb      	ldr	r3, [r7, #8]
 8005d72:	061a      	lsls	r2, r3, #24
 8005d74:	68bb      	ldr	r3, [r7, #8]
 8005d76:	021b      	lsls	r3, r3, #8
 8005d78:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8005d7c:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	0a1b      	lsrs	r3, r3, #8
 8005d82:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005d86:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8005d88:	68bb      	ldr	r3, [r7, #8]
 8005d8a:	0e1b      	lsrs	r3, r3, #24
 8005d8c:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8005d8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d90:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8005d92:	2300      	movs	r3, #0
}
 8005d94:	4618      	mov	r0, r3
 8005d96:	373c      	adds	r7, #60	@ 0x3c
 8005d98:	46bd      	mov	sp, r7
 8005d9a:	bd90      	pop	{r4, r7, pc}

08005d9c <SD_Read_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8005d9c:	b580      	push	{r7, lr}
 8005d9e:	b086      	sub	sp, #24
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da8:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dae:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005db0:	693b      	ldr	r3, [r7, #16]
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d03f      	beq.n	8005e36 <SD_Read_IT+0x9a>
  {
    /* Read data from SDIO Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8005db6:	2300      	movs	r3, #0
 8005db8:	617b      	str	r3, [r7, #20]
 8005dba:	e033      	b.n	8005e24 <SD_Read_IT+0x88>
    {
      data = SDIO_ReadFIFO(hsd->Instance);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f002 f83a 	bl	8007e3a <SDIO_ReadFIFO>
 8005dc6:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8005dc8:	68bb      	ldr	r3, [r7, #8]
 8005dca:	b2da      	uxtb	r2, r3
 8005dcc:	68fb      	ldr	r3, [r7, #12]
 8005dce:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	3301      	adds	r3, #1
 8005dd4:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	3b01      	subs	r3, #1
 8005dda:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	0a1b      	lsrs	r3, r3, #8
 8005de0:	b2da      	uxtb	r2, r3
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005de6:	68fb      	ldr	r3, [r7, #12]
 8005de8:	3301      	adds	r3, #1
 8005dea:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005dec:	693b      	ldr	r3, [r7, #16]
 8005dee:	3b01      	subs	r3, #1
 8005df0:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 8005df2:	68bb      	ldr	r3, [r7, #8]
 8005df4:	0c1b      	lsrs	r3, r3, #16
 8005df6:	b2da      	uxtb	r2, r3
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	3301      	adds	r3, #1
 8005e00:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	3b01      	subs	r3, #1
 8005e06:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 8005e08:	68bb      	ldr	r3, [r7, #8]
 8005e0a:	0e1b      	lsrs	r3, r3, #24
 8005e0c:	b2da      	uxtb	r2, r3
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	701a      	strb	r2, [r3, #0]
      tmp++;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	3301      	adds	r3, #1
 8005e16:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005e18:	693b      	ldr	r3, [r7, #16]
 8005e1a:	3b01      	subs	r3, #1
 8005e1c:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 8005e1e:	697b      	ldr	r3, [r7, #20]
 8005e20:	3301      	adds	r3, #1
 8005e22:	617b      	str	r3, [r7, #20]
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	2b07      	cmp	r3, #7
 8005e28:	d9c8      	bls.n	8005dbc <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	68fa      	ldr	r2, [r7, #12]
 8005e2e:	629a      	str	r2, [r3, #40]	@ 0x28
    hsd->RxXferSize = dataremaining;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	693a      	ldr	r2, [r7, #16]
 8005e34:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
}
 8005e36:	bf00      	nop
 8005e38:	3718      	adds	r7, #24
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}

08005e3e <SD_Write_IT>:
  * @param  hsd: pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 8005e3e:	b580      	push	{r7, lr}
 8005e40:	b086      	sub	sp, #24
 8005e42:	af00      	add	r7, sp, #0
 8005e44:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e50:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d043      	beq.n	8005ee0 <SD_Write_IT+0xa2>
  {
    /* Write data to SDIO Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8005e58:	2300      	movs	r3, #0
 8005e5a:	617b      	str	r3, [r7, #20]
 8005e5c:	e037      	b.n	8005ece <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	781b      	ldrb	r3, [r3, #0]
 8005e62:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	3301      	adds	r3, #1
 8005e68:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	3b01      	subs	r3, #1
 8005e6e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	781b      	ldrb	r3, [r3, #0]
 8005e74:	021a      	lsls	r2, r3, #8
 8005e76:	68bb      	ldr	r3, [r7, #8]
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	3301      	adds	r3, #1
 8005e80:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005e82:	693b      	ldr	r3, [r7, #16]
 8005e84:	3b01      	subs	r3, #1
 8005e86:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	781b      	ldrb	r3, [r3, #0]
 8005e8c:	041a      	lsls	r2, r3, #16
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	4313      	orrs	r3, r2
 8005e92:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	3301      	adds	r3, #1
 8005e98:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005e9a:	693b      	ldr	r3, [r7, #16]
 8005e9c:	3b01      	subs	r3, #1
 8005e9e:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	781b      	ldrb	r3, [r3, #0]
 8005ea4:	061a      	lsls	r2, r3, #24
 8005ea6:	68bb      	ldr	r3, [r7, #8]
 8005ea8:	4313      	orrs	r3, r2
 8005eaa:	60bb      	str	r3, [r7, #8]
      tmp++;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	3301      	adds	r3, #1
 8005eb0:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8005eb2:	693b      	ldr	r3, [r7, #16]
 8005eb4:	3b01      	subs	r3, #1
 8005eb6:	613b      	str	r3, [r7, #16]
      (void)SDIO_WriteFIFO(hsd->Instance, &data);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f107 0208 	add.w	r2, r7, #8
 8005ec0:	4611      	mov	r1, r2
 8005ec2:	4618      	mov	r0, r3
 8005ec4:	f001 ffc6 	bl	8007e54 <SDIO_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8005ec8:	697b      	ldr	r3, [r7, #20]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	617b      	str	r3, [r7, #20]
 8005ece:	697b      	ldr	r3, [r7, #20]
 8005ed0:	2b07      	cmp	r3, #7
 8005ed2:	d9c4      	bls.n	8005e5e <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	68fa      	ldr	r2, [r7, #12]
 8005ed8:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	693a      	ldr	r2, [r7, #16]
 8005ede:	625a      	str	r2, [r3, #36]	@ 0x24
  }
}
 8005ee0:	bf00      	nop
 8005ee2:	3718      	adds	r7, #24
 8005ee4:	46bd      	mov	sp, r7
 8005ee6:	bd80      	pop	{r7, pc}

08005ee8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b082      	sub	sp, #8
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d101      	bne.n	8005efa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005ef6:	2301      	movs	r3, #1
 8005ef8:	e041      	b.n	8005f7e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f00:	b2db      	uxtb	r3, r3
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d106      	bne.n	8005f14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f7fb fdc6 	bl	8001aa0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	2202      	movs	r2, #2
 8005f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	3304      	adds	r3, #4
 8005f24:	4619      	mov	r1, r3
 8005f26:	4610      	mov	r0, r2
 8005f28:	f000 fba8 	bl	800667c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	2201      	movs	r2, #1
 8005f30:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	2201      	movs	r2, #1
 8005f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2201      	movs	r2, #1
 8005f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2201      	movs	r2, #1
 8005f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	2201      	movs	r2, #1
 8005f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005f5c:	687b      	ldr	r3, [r7, #4]
 8005f5e:	2201      	movs	r2, #1
 8005f60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	2201      	movs	r2, #1
 8005f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	2201      	movs	r2, #1
 8005f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	2201      	movs	r2, #1
 8005f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005f7c:	2300      	movs	r3, #0
}
 8005f7e:	4618      	mov	r0, r3
 8005f80:	3708      	adds	r7, #8
 8005f82:	46bd      	mov	sp, r7
 8005f84:	bd80      	pop	{r7, pc}

08005f86 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005f86:	b580      	push	{r7, lr}
 8005f88:	b082      	sub	sp, #8
 8005f8a:	af00      	add	r7, sp, #0
 8005f8c:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d101      	bne.n	8005f98 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e041      	b.n	800601c <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b00      	cmp	r3, #0
 8005fa2:	d106      	bne.n	8005fb2 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005fac:	6878      	ldr	r0, [r7, #4]
 8005fae:	f000 f839 	bl	8006024 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2202      	movs	r2, #2
 8005fb6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	3304      	adds	r3, #4
 8005fc2:	4619      	mov	r1, r3
 8005fc4:	4610      	mov	r0, r2
 8005fc6:	f000 fb59 	bl	800667c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2201      	movs	r2, #1
 8005fce:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	2201      	movs	r2, #1
 8005fd6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2201      	movs	r2, #1
 8005fde:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	2201      	movs	r2, #1
 8005fee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005ff2:	687b      	ldr	r3, [r7, #4]
 8005ff4:	2201      	movs	r2, #1
 8005ff6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	2201      	movs	r2, #1
 8005ffe:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2201      	movs	r2, #1
 8006006:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2201      	movs	r2, #1
 800600e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	2201      	movs	r2, #1
 8006016:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800601a:	2300      	movs	r3, #0
}
 800601c:	4618      	mov	r0, r3
 800601e:	3708      	adds	r7, #8
 8006020:	46bd      	mov	sp, r7
 8006022:	bd80      	pop	{r7, pc}

08006024 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8006024:	b480      	push	{r7}
 8006026:	b083      	sub	sp, #12
 8006028:	af00      	add	r7, sp, #0
 800602a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 800602c:	bf00      	nop
 800602e:	370c      	adds	r7, #12
 8006030:	46bd      	mov	sp, r7
 8006032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006036:	4770      	bx	lr

08006038 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006038:	b580      	push	{r7, lr}
 800603a:	b084      	sub	sp, #16
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]
 8006040:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006042:	683b      	ldr	r3, [r7, #0]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d109      	bne.n	800605c <HAL_TIM_OC_Start+0x24>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800604e:	b2db      	uxtb	r3, r3
 8006050:	2b01      	cmp	r3, #1
 8006052:	bf14      	ite	ne
 8006054:	2301      	movne	r3, #1
 8006056:	2300      	moveq	r3, #0
 8006058:	b2db      	uxtb	r3, r3
 800605a:	e022      	b.n	80060a2 <HAL_TIM_OC_Start+0x6a>
 800605c:	683b      	ldr	r3, [r7, #0]
 800605e:	2b04      	cmp	r3, #4
 8006060:	d109      	bne.n	8006076 <HAL_TIM_OC_Start+0x3e>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8006068:	b2db      	uxtb	r3, r3
 800606a:	2b01      	cmp	r3, #1
 800606c:	bf14      	ite	ne
 800606e:	2301      	movne	r3, #1
 8006070:	2300      	moveq	r3, #0
 8006072:	b2db      	uxtb	r3, r3
 8006074:	e015      	b.n	80060a2 <HAL_TIM_OC_Start+0x6a>
 8006076:	683b      	ldr	r3, [r7, #0]
 8006078:	2b08      	cmp	r3, #8
 800607a:	d109      	bne.n	8006090 <HAL_TIM_OC_Start+0x58>
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8006082:	b2db      	uxtb	r3, r3
 8006084:	2b01      	cmp	r3, #1
 8006086:	bf14      	ite	ne
 8006088:	2301      	movne	r3, #1
 800608a:	2300      	moveq	r3, #0
 800608c:	b2db      	uxtb	r3, r3
 800608e:	e008      	b.n	80060a2 <HAL_TIM_OC_Start+0x6a>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006096:	b2db      	uxtb	r3, r3
 8006098:	2b01      	cmp	r3, #1
 800609a:	bf14      	ite	ne
 800609c:	2301      	movne	r3, #1
 800609e:	2300      	moveq	r3, #0
 80060a0:	b2db      	uxtb	r3, r3
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d001      	beq.n	80060aa <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 80060a6:	2301      	movs	r3, #1
 80060a8:	e068      	b.n	800617c <HAL_TIM_OC_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	2b00      	cmp	r3, #0
 80060ae:	d104      	bne.n	80060ba <HAL_TIM_OC_Start+0x82>
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	2202      	movs	r2, #2
 80060b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80060b8:	e013      	b.n	80060e2 <HAL_TIM_OC_Start+0xaa>
 80060ba:	683b      	ldr	r3, [r7, #0]
 80060bc:	2b04      	cmp	r3, #4
 80060be:	d104      	bne.n	80060ca <HAL_TIM_OC_Start+0x92>
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	2202      	movs	r2, #2
 80060c4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80060c8:	e00b      	b.n	80060e2 <HAL_TIM_OC_Start+0xaa>
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	2b08      	cmp	r3, #8
 80060ce:	d104      	bne.n	80060da <HAL_TIM_OC_Start+0xa2>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2202      	movs	r2, #2
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80060d8:	e003      	b.n	80060e2 <HAL_TIM_OC_Start+0xaa>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2202      	movs	r2, #2
 80060de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2201      	movs	r2, #1
 80060e8:	6839      	ldr	r1, [r7, #0]
 80060ea:	4618      	mov	r0, r3
 80060ec:	f000 fcd8 	bl	8006aa0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	4a23      	ldr	r2, [pc, #140]	@ (8006184 <HAL_TIM_OC_Start+0x14c>)
 80060f6:	4293      	cmp	r3, r2
 80060f8:	d107      	bne.n	800610a <HAL_TIM_OC_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006108:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	4a1d      	ldr	r2, [pc, #116]	@ (8006184 <HAL_TIM_OC_Start+0x14c>)
 8006110:	4293      	cmp	r3, r2
 8006112:	d018      	beq.n	8006146 <HAL_TIM_OC_Start+0x10e>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	681b      	ldr	r3, [r3, #0]
 8006118:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800611c:	d013      	beq.n	8006146 <HAL_TIM_OC_Start+0x10e>
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a19      	ldr	r2, [pc, #100]	@ (8006188 <HAL_TIM_OC_Start+0x150>)
 8006124:	4293      	cmp	r3, r2
 8006126:	d00e      	beq.n	8006146 <HAL_TIM_OC_Start+0x10e>
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	4a17      	ldr	r2, [pc, #92]	@ (800618c <HAL_TIM_OC_Start+0x154>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d009      	beq.n	8006146 <HAL_TIM_OC_Start+0x10e>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	4a16      	ldr	r2, [pc, #88]	@ (8006190 <HAL_TIM_OC_Start+0x158>)
 8006138:	4293      	cmp	r3, r2
 800613a:	d004      	beq.n	8006146 <HAL_TIM_OC_Start+0x10e>
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4a14      	ldr	r2, [pc, #80]	@ (8006194 <HAL_TIM_OC_Start+0x15c>)
 8006142:	4293      	cmp	r3, r2
 8006144:	d111      	bne.n	800616a <HAL_TIM_OC_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 0307 	and.w	r3, r3, #7
 8006150:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	2b06      	cmp	r3, #6
 8006156:	d010      	beq.n	800617a <HAL_TIM_OC_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f042 0201 	orr.w	r2, r2, #1
 8006166:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006168:	e007      	b.n	800617a <HAL_TIM_OC_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	681a      	ldr	r2, [r3, #0]
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f042 0201 	orr.w	r2, r2, #1
 8006178:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	40010000 	.word	0x40010000
 8006188:	40000400 	.word	0x40000400
 800618c:	40000800 	.word	0x40000800
 8006190:	40000c00 	.word	0x40000c00
 8006194:	40014000 	.word	0x40014000

08006198 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006198:	b580      	push	{r7, lr}
 800619a:	b084      	sub	sp, #16
 800619c:	af00      	add	r7, sp, #0
 800619e:	6078      	str	r0, [r7, #4]
 80061a0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061a2:	2300      	movs	r3, #0
 80061a4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80061a6:	683b      	ldr	r3, [r7, #0]
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d109      	bne.n	80061c0 <HAL_TIM_OC_Start_IT+0x28>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	2b01      	cmp	r3, #1
 80061b6:	bf14      	ite	ne
 80061b8:	2301      	movne	r3, #1
 80061ba:	2300      	moveq	r3, #0
 80061bc:	b2db      	uxtb	r3, r3
 80061be:	e022      	b.n	8006206 <HAL_TIM_OC_Start_IT+0x6e>
 80061c0:	683b      	ldr	r3, [r7, #0]
 80061c2:	2b04      	cmp	r3, #4
 80061c4:	d109      	bne.n	80061da <HAL_TIM_OC_Start_IT+0x42>
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80061cc:	b2db      	uxtb	r3, r3
 80061ce:	2b01      	cmp	r3, #1
 80061d0:	bf14      	ite	ne
 80061d2:	2301      	movne	r3, #1
 80061d4:	2300      	moveq	r3, #0
 80061d6:	b2db      	uxtb	r3, r3
 80061d8:	e015      	b.n	8006206 <HAL_TIM_OC_Start_IT+0x6e>
 80061da:	683b      	ldr	r3, [r7, #0]
 80061dc:	2b08      	cmp	r3, #8
 80061de:	d109      	bne.n	80061f4 <HAL_TIM_OC_Start_IT+0x5c>
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80061e6:	b2db      	uxtb	r3, r3
 80061e8:	2b01      	cmp	r3, #1
 80061ea:	bf14      	ite	ne
 80061ec:	2301      	movne	r3, #1
 80061ee:	2300      	moveq	r3, #0
 80061f0:	b2db      	uxtb	r3, r3
 80061f2:	e008      	b.n	8006206 <HAL_TIM_OC_Start_IT+0x6e>
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80061fa:	b2db      	uxtb	r3, r3
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	bf14      	ite	ne
 8006200:	2301      	movne	r3, #1
 8006202:	2300      	moveq	r3, #0
 8006204:	b2db      	uxtb	r3, r3
 8006206:	2b00      	cmp	r3, #0
 8006208:	d001      	beq.n	800620e <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 800620a:	2301      	movs	r3, #1
 800620c:	e0b3      	b.n	8006376 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	2b00      	cmp	r3, #0
 8006212:	d104      	bne.n	800621e <HAL_TIM_OC_Start_IT+0x86>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2202      	movs	r2, #2
 8006218:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800621c:	e013      	b.n	8006246 <HAL_TIM_OC_Start_IT+0xae>
 800621e:	683b      	ldr	r3, [r7, #0]
 8006220:	2b04      	cmp	r3, #4
 8006222:	d104      	bne.n	800622e <HAL_TIM_OC_Start_IT+0x96>
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	2202      	movs	r2, #2
 8006228:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800622c:	e00b      	b.n	8006246 <HAL_TIM_OC_Start_IT+0xae>
 800622e:	683b      	ldr	r3, [r7, #0]
 8006230:	2b08      	cmp	r3, #8
 8006232:	d104      	bne.n	800623e <HAL_TIM_OC_Start_IT+0xa6>
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2202      	movs	r2, #2
 8006238:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800623c:	e003      	b.n	8006246 <HAL_TIM_OC_Start_IT+0xae>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2202      	movs	r2, #2
 8006242:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8006246:	683b      	ldr	r3, [r7, #0]
 8006248:	2b0c      	cmp	r3, #12
 800624a:	d841      	bhi.n	80062d0 <HAL_TIM_OC_Start_IT+0x138>
 800624c:	a201      	add	r2, pc, #4	@ (adr r2, 8006254 <HAL_TIM_OC_Start_IT+0xbc>)
 800624e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006252:	bf00      	nop
 8006254:	08006289 	.word	0x08006289
 8006258:	080062d1 	.word	0x080062d1
 800625c:	080062d1 	.word	0x080062d1
 8006260:	080062d1 	.word	0x080062d1
 8006264:	0800629b 	.word	0x0800629b
 8006268:	080062d1 	.word	0x080062d1
 800626c:	080062d1 	.word	0x080062d1
 8006270:	080062d1 	.word	0x080062d1
 8006274:	080062ad 	.word	0x080062ad
 8006278:	080062d1 	.word	0x080062d1
 800627c:	080062d1 	.word	0x080062d1
 8006280:	080062d1 	.word	0x080062d1
 8006284:	080062bf 	.word	0x080062bf
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	68da      	ldr	r2, [r3, #12]
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f042 0202 	orr.w	r2, r2, #2
 8006296:	60da      	str	r2, [r3, #12]
      break;
 8006298:	e01d      	b.n	80062d6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	68da      	ldr	r2, [r3, #12]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f042 0204 	orr.w	r2, r2, #4
 80062a8:	60da      	str	r2, [r3, #12]
      break;
 80062aa:	e014      	b.n	80062d6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68da      	ldr	r2, [r3, #12]
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	f042 0208 	orr.w	r2, r2, #8
 80062ba:	60da      	str	r2, [r3, #12]
      break;
 80062bc:	e00b      	b.n	80062d6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	68da      	ldr	r2, [r3, #12]
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	f042 0210 	orr.w	r2, r2, #16
 80062cc:	60da      	str	r2, [r3, #12]
      break;
 80062ce:	e002      	b.n	80062d6 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 80062d0:	2301      	movs	r3, #1
 80062d2:	73fb      	strb	r3, [r7, #15]
      break;
 80062d4:	bf00      	nop
  }

  if (status == HAL_OK)
 80062d6:	7bfb      	ldrb	r3, [r7, #15]
 80062d8:	2b00      	cmp	r3, #0
 80062da:	d14b      	bne.n	8006374 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	2201      	movs	r2, #1
 80062e2:	6839      	ldr	r1, [r7, #0]
 80062e4:	4618      	mov	r0, r3
 80062e6:	f000 fbdb 	bl	8006aa0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a24      	ldr	r2, [pc, #144]	@ (8006380 <HAL_TIM_OC_Start_IT+0x1e8>)
 80062f0:	4293      	cmp	r3, r2
 80062f2:	d107      	bne.n	8006304 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8006302:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	4a1d      	ldr	r2, [pc, #116]	@ (8006380 <HAL_TIM_OC_Start_IT+0x1e8>)
 800630a:	4293      	cmp	r3, r2
 800630c:	d018      	beq.n	8006340 <HAL_TIM_OC_Start_IT+0x1a8>
 800630e:	687b      	ldr	r3, [r7, #4]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006316:	d013      	beq.n	8006340 <HAL_TIM_OC_Start_IT+0x1a8>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a19      	ldr	r2, [pc, #100]	@ (8006384 <HAL_TIM_OC_Start_IT+0x1ec>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d00e      	beq.n	8006340 <HAL_TIM_OC_Start_IT+0x1a8>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a18      	ldr	r2, [pc, #96]	@ (8006388 <HAL_TIM_OC_Start_IT+0x1f0>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d009      	beq.n	8006340 <HAL_TIM_OC_Start_IT+0x1a8>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a16      	ldr	r2, [pc, #88]	@ (800638c <HAL_TIM_OC_Start_IT+0x1f4>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d004      	beq.n	8006340 <HAL_TIM_OC_Start_IT+0x1a8>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a15      	ldr	r2, [pc, #84]	@ (8006390 <HAL_TIM_OC_Start_IT+0x1f8>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d111      	bne.n	8006364 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	689b      	ldr	r3, [r3, #8]
 8006346:	f003 0307 	and.w	r3, r3, #7
 800634a:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800634c:	68bb      	ldr	r3, [r7, #8]
 800634e:	2b06      	cmp	r3, #6
 8006350:	d010      	beq.n	8006374 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	681a      	ldr	r2, [r3, #0]
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	f042 0201 	orr.w	r2, r2, #1
 8006360:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006362:	e007      	b.n	8006374 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	681a      	ldr	r2, [r3, #0]
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f042 0201 	orr.w	r2, r2, #1
 8006372:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8006374:	7bfb      	ldrb	r3, [r7, #15]
}
 8006376:	4618      	mov	r0, r3
 8006378:	3710      	adds	r7, #16
 800637a:	46bd      	mov	sp, r7
 800637c:	bd80      	pop	{r7, pc}
 800637e:	bf00      	nop
 8006380:	40010000 	.word	0x40010000
 8006384:	40000400 	.word	0x40000400
 8006388:	40000800 	.word	0x40000800
 800638c:	40000c00 	.word	0x40000c00
 8006390:	40014000 	.word	0x40014000

08006394 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006394:	b580      	push	{r7, lr}
 8006396:	b084      	sub	sp, #16
 8006398:	af00      	add	r7, sp, #0
 800639a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	68db      	ldr	r3, [r3, #12]
 80063a2:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	691b      	ldr	r3, [r3, #16]
 80063aa:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80063ac:	68bb      	ldr	r3, [r7, #8]
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d020      	beq.n	80063f8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	f003 0302 	and.w	r3, r3, #2
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d01b      	beq.n	80063f8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f06f 0202 	mvn.w	r2, #2
 80063c8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	2201      	movs	r2, #1
 80063ce:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	699b      	ldr	r3, [r3, #24]
 80063d6:	f003 0303 	and.w	r3, r3, #3
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d003      	beq.n	80063e6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80063de:	6878      	ldr	r0, [r7, #4]
 80063e0:	f000 f92e 	bl	8006640 <HAL_TIM_IC_CaptureCallback>
 80063e4:	e005      	b.n	80063f2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80063e6:	6878      	ldr	r0, [r7, #4]
 80063e8:	f7fa fd92 	bl	8000f10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	f000 f931 	bl	8006654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	2200      	movs	r2, #0
 80063f6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	f003 0304 	and.w	r3, r3, #4
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d020      	beq.n	8006444 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8006402:	68fb      	ldr	r3, [r7, #12]
 8006404:	f003 0304 	and.w	r3, r3, #4
 8006408:	2b00      	cmp	r3, #0
 800640a:	d01b      	beq.n	8006444 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f06f 0204 	mvn.w	r2, #4
 8006414:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	2202      	movs	r2, #2
 800641a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	699b      	ldr	r3, [r3, #24]
 8006422:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006426:	2b00      	cmp	r3, #0
 8006428:	d003      	beq.n	8006432 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800642a:	6878      	ldr	r0, [r7, #4]
 800642c:	f000 f908 	bl	8006640 <HAL_TIM_IC_CaptureCallback>
 8006430:	e005      	b.n	800643e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006432:	6878      	ldr	r0, [r7, #4]
 8006434:	f7fa fd6c 	bl	8000f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006438:	6878      	ldr	r0, [r7, #4]
 800643a:	f000 f90b 	bl	8006654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	2200      	movs	r2, #0
 8006442:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f003 0308 	and.w	r3, r3, #8
 800644a:	2b00      	cmp	r3, #0
 800644c:	d020      	beq.n	8006490 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800644e:	68fb      	ldr	r3, [r7, #12]
 8006450:	f003 0308 	and.w	r3, r3, #8
 8006454:	2b00      	cmp	r3, #0
 8006456:	d01b      	beq.n	8006490 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f06f 0208 	mvn.w	r2, #8
 8006460:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2204      	movs	r2, #4
 8006466:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	69db      	ldr	r3, [r3, #28]
 800646e:	f003 0303 	and.w	r3, r3, #3
 8006472:	2b00      	cmp	r3, #0
 8006474:	d003      	beq.n	800647e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006476:	6878      	ldr	r0, [r7, #4]
 8006478:	f000 f8e2 	bl	8006640 <HAL_TIM_IC_CaptureCallback>
 800647c:	e005      	b.n	800648a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800647e:	6878      	ldr	r0, [r7, #4]
 8006480:	f7fa fd46 	bl	8000f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006484:	6878      	ldr	r0, [r7, #4]
 8006486:	f000 f8e5 	bl	8006654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	2200      	movs	r2, #0
 800648e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006490:	68bb      	ldr	r3, [r7, #8]
 8006492:	f003 0310 	and.w	r3, r3, #16
 8006496:	2b00      	cmp	r3, #0
 8006498:	d020      	beq.n	80064dc <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800649a:	68fb      	ldr	r3, [r7, #12]
 800649c:	f003 0310 	and.w	r3, r3, #16
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d01b      	beq.n	80064dc <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f06f 0210 	mvn.w	r2, #16
 80064ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2208      	movs	r2, #8
 80064b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	69db      	ldr	r3, [r3, #28]
 80064ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80064be:	2b00      	cmp	r3, #0
 80064c0:	d003      	beq.n	80064ca <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80064c2:	6878      	ldr	r0, [r7, #4]
 80064c4:	f000 f8bc 	bl	8006640 <HAL_TIM_IC_CaptureCallback>
 80064c8:	e005      	b.n	80064d6 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80064ca:	6878      	ldr	r0, [r7, #4]
 80064cc:	f7fa fd20 	bl	8000f10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80064d0:	6878      	ldr	r0, [r7, #4]
 80064d2:	f000 f8bf 	bl	8006654 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	2200      	movs	r2, #0
 80064da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80064dc:	68bb      	ldr	r3, [r7, #8]
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d00c      	beq.n	8006500 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	f003 0301 	and.w	r3, r3, #1
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d007      	beq.n	8006500 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	681b      	ldr	r3, [r3, #0]
 80064f4:	f06f 0201 	mvn.w	r2, #1
 80064f8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80064fa:	6878      	ldr	r0, [r7, #4]
 80064fc:	f000 f896 	bl	800662c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8006500:	68bb      	ldr	r3, [r7, #8]
 8006502:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006506:	2b00      	cmp	r3, #0
 8006508:	d00c      	beq.n	8006524 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006510:	2b00      	cmp	r3, #0
 8006512:	d007      	beq.n	8006524 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800651c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800651e:	6878      	ldr	r0, [r7, #4]
 8006520:	f000 faed 	bl	8006afe <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006524:	68bb      	ldr	r3, [r7, #8]
 8006526:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800652a:	2b00      	cmp	r3, #0
 800652c:	d00c      	beq.n	8006548 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006534:	2b00      	cmp	r3, #0
 8006536:	d007      	beq.n	8006548 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006540:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f000 f890 	bl	8006668 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006548:	68bb      	ldr	r3, [r7, #8]
 800654a:	f003 0320 	and.w	r3, r3, #32
 800654e:	2b00      	cmp	r3, #0
 8006550:	d00c      	beq.n	800656c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	f003 0320 	and.w	r3, r3, #32
 8006558:	2b00      	cmp	r3, #0
 800655a:	d007      	beq.n	800656c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f06f 0220 	mvn.w	r2, #32
 8006564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006566:	6878      	ldr	r0, [r7, #4]
 8006568:	f000 fabf 	bl	8006aea <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800656c:	bf00      	nop
 800656e:	3710      	adds	r7, #16
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}

08006574 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8006574:	b580      	push	{r7, lr}
 8006576:	b086      	sub	sp, #24
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006580:	2300      	movs	r3, #0
 8006582:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800658a:	2b01      	cmp	r3, #1
 800658c:	d101      	bne.n	8006592 <HAL_TIM_OC_ConfigChannel+0x1e>
 800658e:	2302      	movs	r3, #2
 8006590:	e048      	b.n	8006624 <HAL_TIM_OC_ConfigChannel+0xb0>
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2201      	movs	r2, #1
 8006596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	2b0c      	cmp	r3, #12
 800659e:	d839      	bhi.n	8006614 <HAL_TIM_OC_ConfigChannel+0xa0>
 80065a0:	a201      	add	r2, pc, #4	@ (adr r2, 80065a8 <HAL_TIM_OC_ConfigChannel+0x34>)
 80065a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065a6:	bf00      	nop
 80065a8:	080065dd 	.word	0x080065dd
 80065ac:	08006615 	.word	0x08006615
 80065b0:	08006615 	.word	0x08006615
 80065b4:	08006615 	.word	0x08006615
 80065b8:	080065eb 	.word	0x080065eb
 80065bc:	08006615 	.word	0x08006615
 80065c0:	08006615 	.word	0x08006615
 80065c4:	08006615 	.word	0x08006615
 80065c8:	080065f9 	.word	0x080065f9
 80065cc:	08006615 	.word	0x08006615
 80065d0:	08006615 	.word	0x08006615
 80065d4:	08006615 	.word	0x08006615
 80065d8:	08006607 	.word	0x08006607
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	681b      	ldr	r3, [r3, #0]
 80065e0:	68b9      	ldr	r1, [r7, #8]
 80065e2:	4618      	mov	r0, r3
 80065e4:	f000 f8d0 	bl	8006788 <TIM_OC1_SetConfig>
      break;
 80065e8:	e017      	b.n	800661a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80065ea:	68fb      	ldr	r3, [r7, #12]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	68b9      	ldr	r1, [r7, #8]
 80065f0:	4618      	mov	r0, r3
 80065f2:	f000 f92f 	bl	8006854 <TIM_OC2_SetConfig>
      break;
 80065f6:	e010      	b.n	800661a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80065f8:	68fb      	ldr	r3, [r7, #12]
 80065fa:	681b      	ldr	r3, [r3, #0]
 80065fc:	68b9      	ldr	r1, [r7, #8]
 80065fe:	4618      	mov	r0, r3
 8006600:	f000 f994 	bl	800692c <TIM_OC3_SetConfig>
      break;
 8006604:	e009      	b.n	800661a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	4618      	mov	r0, r3
 800660e:	f000 f9f7 	bl	8006a00 <TIM_OC4_SetConfig>
      break;
 8006612:	e002      	b.n	800661a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8006614:	2301      	movs	r3, #1
 8006616:	75fb      	strb	r3, [r7, #23]
      break;
 8006618:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	2200      	movs	r2, #0
 800661e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006622:	7dfb      	ldrb	r3, [r7, #23]
}
 8006624:	4618      	mov	r0, r3
 8006626:	3718      	adds	r7, #24
 8006628:	46bd      	mov	sp, r7
 800662a:	bd80      	pop	{r7, pc}

0800662c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800662c:	b480      	push	{r7}
 800662e:	b083      	sub	sp, #12
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006634:	bf00      	nop
 8006636:	370c      	adds	r7, #12
 8006638:	46bd      	mov	sp, r7
 800663a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800663e:	4770      	bx	lr

08006640 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006640:	b480      	push	{r7}
 8006642:	b083      	sub	sp, #12
 8006644:	af00      	add	r7, sp, #0
 8006646:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006648:	bf00      	nop
 800664a:	370c      	adds	r7, #12
 800664c:	46bd      	mov	sp, r7
 800664e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006652:	4770      	bx	lr

08006654 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800665c:	bf00      	nop
 800665e:	370c      	adds	r7, #12
 8006660:	46bd      	mov	sp, r7
 8006662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006666:	4770      	bx	lr

08006668 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006668:	b480      	push	{r7}
 800666a:	b083      	sub	sp, #12
 800666c:	af00      	add	r7, sp, #0
 800666e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006670:	bf00      	nop
 8006672:	370c      	adds	r7, #12
 8006674:	46bd      	mov	sp, r7
 8006676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667a:	4770      	bx	lr

0800667c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800667c:	b480      	push	{r7}
 800667e:	b085      	sub	sp, #20
 8006680:	af00      	add	r7, sp, #0
 8006682:	6078      	str	r0, [r7, #4]
 8006684:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	4a37      	ldr	r2, [pc, #220]	@ (800676c <TIM_Base_SetConfig+0xf0>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d00f      	beq.n	80066b4 <TIM_Base_SetConfig+0x38>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800669a:	d00b      	beq.n	80066b4 <TIM_Base_SetConfig+0x38>
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	4a34      	ldr	r2, [pc, #208]	@ (8006770 <TIM_Base_SetConfig+0xf4>)
 80066a0:	4293      	cmp	r3, r2
 80066a2:	d007      	beq.n	80066b4 <TIM_Base_SetConfig+0x38>
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a33      	ldr	r2, [pc, #204]	@ (8006774 <TIM_Base_SetConfig+0xf8>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d003      	beq.n	80066b4 <TIM_Base_SetConfig+0x38>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a32      	ldr	r2, [pc, #200]	@ (8006778 <TIM_Base_SetConfig+0xfc>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d108      	bne.n	80066c6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80066b4:	68fb      	ldr	r3, [r7, #12]
 80066b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80066ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	685b      	ldr	r3, [r3, #4]
 80066c0:	68fa      	ldr	r2, [r7, #12]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	4a28      	ldr	r2, [pc, #160]	@ (800676c <TIM_Base_SetConfig+0xf0>)
 80066ca:	4293      	cmp	r3, r2
 80066cc:	d01b      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066d4:	d017      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	4a25      	ldr	r2, [pc, #148]	@ (8006770 <TIM_Base_SetConfig+0xf4>)
 80066da:	4293      	cmp	r3, r2
 80066dc:	d013      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	4a24      	ldr	r2, [pc, #144]	@ (8006774 <TIM_Base_SetConfig+0xf8>)
 80066e2:	4293      	cmp	r3, r2
 80066e4:	d00f      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a23      	ldr	r2, [pc, #140]	@ (8006778 <TIM_Base_SetConfig+0xfc>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d00b      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a22      	ldr	r2, [pc, #136]	@ (800677c <TIM_Base_SetConfig+0x100>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d007      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a21      	ldr	r2, [pc, #132]	@ (8006780 <TIM_Base_SetConfig+0x104>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d003      	beq.n	8006706 <TIM_Base_SetConfig+0x8a>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a20      	ldr	r2, [pc, #128]	@ (8006784 <TIM_Base_SetConfig+0x108>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d108      	bne.n	8006718 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800670c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800670e:	683b      	ldr	r3, [r7, #0]
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	68fa      	ldr	r2, [r7, #12]
 8006714:	4313      	orrs	r3, r2
 8006716:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	4313      	orrs	r3, r2
 8006724:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006726:	683b      	ldr	r3, [r7, #0]
 8006728:	689a      	ldr	r2, [r3, #8]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800672e:	683b      	ldr	r3, [r7, #0]
 8006730:	681a      	ldr	r2, [r3, #0]
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	4a0c      	ldr	r2, [pc, #48]	@ (800676c <TIM_Base_SetConfig+0xf0>)
 800673a:	4293      	cmp	r3, r2
 800673c:	d103      	bne.n	8006746 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	691a      	ldr	r2, [r3, #16]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f043 0204 	orr.w	r2, r3, #4
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	2201      	movs	r2, #1
 8006756:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	68fa      	ldr	r2, [r7, #12]
 800675c:	601a      	str	r2, [r3, #0]
}
 800675e:	bf00      	nop
 8006760:	3714      	adds	r7, #20
 8006762:	46bd      	mov	sp, r7
 8006764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006768:	4770      	bx	lr
 800676a:	bf00      	nop
 800676c:	40010000 	.word	0x40010000
 8006770:	40000400 	.word	0x40000400
 8006774:	40000800 	.word	0x40000800
 8006778:	40000c00 	.word	0x40000c00
 800677c:	40014000 	.word	0x40014000
 8006780:	40014400 	.word	0x40014400
 8006784:	40014800 	.word	0x40014800

08006788 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006788:	b480      	push	{r7}
 800678a:	b087      	sub	sp, #28
 800678c:	af00      	add	r7, sp, #0
 800678e:	6078      	str	r0, [r7, #4]
 8006790:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a1b      	ldr	r3, [r3, #32]
 8006796:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6a1b      	ldr	r3, [r3, #32]
 800679c:	f023 0201 	bic.w	r2, r3, #1
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	685b      	ldr	r3, [r3, #4]
 80067a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	699b      	ldr	r3, [r3, #24]
 80067ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80067b0:	68fb      	ldr	r3, [r7, #12]
 80067b2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80067b8:	68fb      	ldr	r3, [r7, #12]
 80067ba:	f023 0303 	bic.w	r3, r3, #3
 80067be:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	68fa      	ldr	r2, [r7, #12]
 80067c6:	4313      	orrs	r3, r2
 80067c8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80067ca:	697b      	ldr	r3, [r7, #20]
 80067cc:	f023 0302 	bic.w	r3, r3, #2
 80067d0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80067d2:	683b      	ldr	r3, [r7, #0]
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	697a      	ldr	r2, [r7, #20]
 80067d8:	4313      	orrs	r3, r2
 80067da:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4a1c      	ldr	r2, [pc, #112]	@ (8006850 <TIM_OC1_SetConfig+0xc8>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d10c      	bne.n	80067fe <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	f023 0308 	bic.w	r3, r3, #8
 80067ea:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80067ec:	683b      	ldr	r3, [r7, #0]
 80067ee:	68db      	ldr	r3, [r3, #12]
 80067f0:	697a      	ldr	r2, [r7, #20]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80067f6:	697b      	ldr	r3, [r7, #20]
 80067f8:	f023 0304 	bic.w	r3, r3, #4
 80067fc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	4a13      	ldr	r2, [pc, #76]	@ (8006850 <TIM_OC1_SetConfig+0xc8>)
 8006802:	4293      	cmp	r3, r2
 8006804:	d111      	bne.n	800682a <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006806:	693b      	ldr	r3, [r7, #16]
 8006808:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800680c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800680e:	693b      	ldr	r3, [r7, #16]
 8006810:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006814:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	695b      	ldr	r3, [r3, #20]
 800681a:	693a      	ldr	r2, [r7, #16]
 800681c:	4313      	orrs	r3, r2
 800681e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	699b      	ldr	r3, [r3, #24]
 8006824:	693a      	ldr	r2, [r7, #16]
 8006826:	4313      	orrs	r3, r2
 8006828:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	68fa      	ldr	r2, [r7, #12]
 8006834:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006836:	683b      	ldr	r3, [r7, #0]
 8006838:	685a      	ldr	r2, [r3, #4]
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	697a      	ldr	r2, [r7, #20]
 8006842:	621a      	str	r2, [r3, #32]
}
 8006844:	bf00      	nop
 8006846:	371c      	adds	r7, #28
 8006848:	46bd      	mov	sp, r7
 800684a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800684e:	4770      	bx	lr
 8006850:	40010000 	.word	0x40010000

08006854 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006854:	b480      	push	{r7}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
 800685c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	6a1b      	ldr	r3, [r3, #32]
 8006862:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6a1b      	ldr	r3, [r3, #32]
 8006868:	f023 0210 	bic.w	r2, r3, #16
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	699b      	ldr	r3, [r3, #24]
 800687a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006882:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800688a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800688c:	683b      	ldr	r3, [r7, #0]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	021b      	lsls	r3, r3, #8
 8006892:	68fa      	ldr	r2, [r7, #12]
 8006894:	4313      	orrs	r3, r2
 8006896:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006898:	697b      	ldr	r3, [r7, #20]
 800689a:	f023 0320 	bic.w	r3, r3, #32
 800689e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80068a0:	683b      	ldr	r3, [r7, #0]
 80068a2:	689b      	ldr	r3, [r3, #8]
 80068a4:	011b      	lsls	r3, r3, #4
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	4313      	orrs	r3, r2
 80068aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	4a1e      	ldr	r2, [pc, #120]	@ (8006928 <TIM_OC2_SetConfig+0xd4>)
 80068b0:	4293      	cmp	r3, r2
 80068b2:	d10d      	bne.n	80068d0 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068ba:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	011b      	lsls	r3, r3, #4
 80068c2:	697a      	ldr	r2, [r7, #20]
 80068c4:	4313      	orrs	r3, r2
 80068c6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80068c8:	697b      	ldr	r3, [r7, #20]
 80068ca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80068ce:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a15      	ldr	r2, [pc, #84]	@ (8006928 <TIM_OC2_SetConfig+0xd4>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d113      	bne.n	8006900 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80068de:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80068e6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80068e8:	683b      	ldr	r3, [r7, #0]
 80068ea:	695b      	ldr	r3, [r3, #20]
 80068ec:	009b      	lsls	r3, r3, #2
 80068ee:	693a      	ldr	r2, [r7, #16]
 80068f0:	4313      	orrs	r3, r2
 80068f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	699b      	ldr	r3, [r3, #24]
 80068f8:	009b      	lsls	r3, r3, #2
 80068fa:	693a      	ldr	r2, [r7, #16]
 80068fc:	4313      	orrs	r3, r2
 80068fe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	693a      	ldr	r2, [r7, #16]
 8006904:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	68fa      	ldr	r2, [r7, #12]
 800690a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	685a      	ldr	r2, [r3, #4]
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	697a      	ldr	r2, [r7, #20]
 8006918:	621a      	str	r2, [r3, #32]
}
 800691a:	bf00      	nop
 800691c:	371c      	adds	r7, #28
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr
 8006926:	bf00      	nop
 8006928:	40010000 	.word	0x40010000

0800692c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800692c:	b480      	push	{r7}
 800692e:	b087      	sub	sp, #28
 8006930:	af00      	add	r7, sp, #0
 8006932:	6078      	str	r0, [r7, #4]
 8006934:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6a1b      	ldr	r3, [r3, #32]
 800693a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a1b      	ldr	r3, [r3, #32]
 8006940:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	685b      	ldr	r3, [r3, #4]
 800694c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	69db      	ldr	r3, [r3, #28]
 8006952:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800695a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800695c:	68fb      	ldr	r3, [r7, #12]
 800695e:	f023 0303 	bic.w	r3, r3, #3
 8006962:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	68fa      	ldr	r2, [r7, #12]
 800696a:	4313      	orrs	r3, r2
 800696c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800696e:	697b      	ldr	r3, [r7, #20]
 8006970:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006974:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	689b      	ldr	r3, [r3, #8]
 800697a:	021b      	lsls	r3, r3, #8
 800697c:	697a      	ldr	r2, [r7, #20]
 800697e:	4313      	orrs	r3, r2
 8006980:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	4a1d      	ldr	r2, [pc, #116]	@ (80069fc <TIM_OC3_SetConfig+0xd0>)
 8006986:	4293      	cmp	r3, r2
 8006988:	d10d      	bne.n	80069a6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800698a:	697b      	ldr	r3, [r7, #20]
 800698c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006990:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006992:	683b      	ldr	r3, [r7, #0]
 8006994:	68db      	ldr	r3, [r3, #12]
 8006996:	021b      	lsls	r3, r3, #8
 8006998:	697a      	ldr	r2, [r7, #20]
 800699a:	4313      	orrs	r3, r2
 800699c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80069a4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	4a14      	ldr	r2, [pc, #80]	@ (80069fc <TIM_OC3_SetConfig+0xd0>)
 80069aa:	4293      	cmp	r3, r2
 80069ac:	d113      	bne.n	80069d6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80069b4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80069b6:	693b      	ldr	r3, [r7, #16]
 80069b8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80069bc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80069be:	683b      	ldr	r3, [r7, #0]
 80069c0:	695b      	ldr	r3, [r3, #20]
 80069c2:	011b      	lsls	r3, r3, #4
 80069c4:	693a      	ldr	r2, [r7, #16]
 80069c6:	4313      	orrs	r3, r2
 80069c8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80069ca:	683b      	ldr	r3, [r7, #0]
 80069cc:	699b      	ldr	r3, [r3, #24]
 80069ce:	011b      	lsls	r3, r3, #4
 80069d0:	693a      	ldr	r2, [r7, #16]
 80069d2:	4313      	orrs	r3, r2
 80069d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	693a      	ldr	r2, [r7, #16]
 80069da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	68fa      	ldr	r2, [r7, #12]
 80069e0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	685a      	ldr	r2, [r3, #4]
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	697a      	ldr	r2, [r7, #20]
 80069ee:	621a      	str	r2, [r3, #32]
}
 80069f0:	bf00      	nop
 80069f2:	371c      	adds	r7, #28
 80069f4:	46bd      	mov	sp, r7
 80069f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069fa:	4770      	bx	lr
 80069fc:	40010000 	.word	0x40010000

08006a00 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006a00:	b480      	push	{r7}
 8006a02:	b087      	sub	sp, #28
 8006a04:	af00      	add	r7, sp, #0
 8006a06:	6078      	str	r0, [r7, #4]
 8006a08:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	6a1b      	ldr	r3, [r3, #32]
 8006a0e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	6a1b      	ldr	r3, [r3, #32]
 8006a14:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	685b      	ldr	r3, [r3, #4]
 8006a20:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	69db      	ldr	r3, [r3, #28]
 8006a26:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a2e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006a36:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	021b      	lsls	r3, r3, #8
 8006a3e:	68fa      	ldr	r2, [r7, #12]
 8006a40:	4313      	orrs	r3, r2
 8006a42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006a4a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006a4c:	683b      	ldr	r3, [r7, #0]
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	031b      	lsls	r3, r3, #12
 8006a52:	693a      	ldr	r2, [r7, #16]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	4a10      	ldr	r2, [pc, #64]	@ (8006a9c <TIM_OC4_SetConfig+0x9c>)
 8006a5c:	4293      	cmp	r3, r2
 8006a5e:	d109      	bne.n	8006a74 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a60:	697b      	ldr	r3, [r7, #20]
 8006a62:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a66:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a68:	683b      	ldr	r3, [r7, #0]
 8006a6a:	695b      	ldr	r3, [r3, #20]
 8006a6c:	019b      	lsls	r3, r3, #6
 8006a6e:	697a      	ldr	r2, [r7, #20]
 8006a70:	4313      	orrs	r3, r2
 8006a72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	697a      	ldr	r2, [r7, #20]
 8006a78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	68fa      	ldr	r2, [r7, #12]
 8006a7e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	693a      	ldr	r2, [r7, #16]
 8006a8c:	621a      	str	r2, [r3, #32]
}
 8006a8e:	bf00      	nop
 8006a90:	371c      	adds	r7, #28
 8006a92:	46bd      	mov	sp, r7
 8006a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	40010000 	.word	0x40010000

08006aa0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006aa0:	b480      	push	{r7}
 8006aa2:	b087      	sub	sp, #28
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	60f8      	str	r0, [r7, #12]
 8006aa8:	60b9      	str	r1, [r7, #8]
 8006aaa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006aac:	68bb      	ldr	r3, [r7, #8]
 8006aae:	f003 031f 	and.w	r3, r3, #31
 8006ab2:	2201      	movs	r2, #1
 8006ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ab8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	6a1a      	ldr	r2, [r3, #32]
 8006abe:	697b      	ldr	r3, [r7, #20]
 8006ac0:	43db      	mvns	r3, r3
 8006ac2:	401a      	ands	r2, r3
 8006ac4:	68fb      	ldr	r3, [r7, #12]
 8006ac6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	6a1a      	ldr	r2, [r3, #32]
 8006acc:	68bb      	ldr	r3, [r7, #8]
 8006ace:	f003 031f 	and.w	r3, r3, #31
 8006ad2:	6879      	ldr	r1, [r7, #4]
 8006ad4:	fa01 f303 	lsl.w	r3, r1, r3
 8006ad8:	431a      	orrs	r2, r3
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	621a      	str	r2, [r3, #32]
}
 8006ade:	bf00      	nop
 8006ae0:	371c      	adds	r7, #28
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr

08006aea <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006aea:	b480      	push	{r7}
 8006aec:	b083      	sub	sp, #12
 8006aee:	af00      	add	r7, sp, #0
 8006af0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006af2:	bf00      	nop
 8006af4:	370c      	adds	r7, #12
 8006af6:	46bd      	mov	sp, r7
 8006af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afc:	4770      	bx	lr

08006afe <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006afe:	b480      	push	{r7}
 8006b00:	b083      	sub	sp, #12
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006b06:	bf00      	nop
 8006b08:	370c      	adds	r7, #12
 8006b0a:	46bd      	mov	sp, r7
 8006b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b10:	4770      	bx	lr

08006b12 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006b12:	b580      	push	{r7, lr}
 8006b14:	b082      	sub	sp, #8
 8006b16:	af00      	add	r7, sp, #0
 8006b18:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d101      	bne.n	8006b24 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	e042      	b.n	8006baa <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d106      	bne.n	8006b3e <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	2200      	movs	r2, #0
 8006b34:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006b38:	6878      	ldr	r0, [r7, #4]
 8006b3a:	f7fa ffef 	bl	8001b1c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	2224      	movs	r2, #36	@ 0x24
 8006b42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	68da      	ldr	r2, [r3, #12]
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	681b      	ldr	r3, [r3, #0]
 8006b50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006b54:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006b56:	6878      	ldr	r0, [r7, #4]
 8006b58:	f000 fed0 	bl	80078fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	691a      	ldr	r2, [r3, #16]
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	681b      	ldr	r3, [r3, #0]
 8006b66:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006b6a:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	695a      	ldr	r2, [r3, #20]
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006b7a:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	68da      	ldr	r2, [r3, #12]
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8006b8a:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	2200      	movs	r2, #0
 8006b90:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2220      	movs	r2, #32
 8006b96:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8006ba8:	2300      	movs	r3, #0
}
 8006baa:	4618      	mov	r0, r3
 8006bac:	3708      	adds	r7, #8
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bd80      	pop	{r7, pc}

08006bb2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006bb2:	b580      	push	{r7, lr}
 8006bb4:	b08a      	sub	sp, #40	@ 0x28
 8006bb6:	af02      	add	r7, sp, #8
 8006bb8:	60f8      	str	r0, [r7, #12]
 8006bba:	60b9      	str	r1, [r7, #8]
 8006bbc:	603b      	str	r3, [r7, #0]
 8006bbe:	4613      	mov	r3, r2
 8006bc0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8006bc2:	2300      	movs	r3, #0
 8006bc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006bc6:	68fb      	ldr	r3, [r7, #12]
 8006bc8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006bcc:	b2db      	uxtb	r3, r3
 8006bce:	2b20      	cmp	r3, #32
 8006bd0:	d175      	bne.n	8006cbe <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8006bd2:	68bb      	ldr	r3, [r7, #8]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d002      	beq.n	8006bde <HAL_UART_Transmit+0x2c>
 8006bd8:	88fb      	ldrh	r3, [r7, #6]
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d101      	bne.n	8006be2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8006bde:	2301      	movs	r3, #1
 8006be0:	e06e      	b.n	8006cc0 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006be2:	68fb      	ldr	r3, [r7, #12]
 8006be4:	2200      	movs	r2, #0
 8006be6:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006be8:	68fb      	ldr	r3, [r7, #12]
 8006bea:	2221      	movs	r2, #33	@ 0x21
 8006bec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006bf0:	f7fb fa72 	bl	80020d8 <HAL_GetTick>
 8006bf4:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	88fa      	ldrh	r2, [r7, #6]
 8006bfa:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	88fa      	ldrh	r2, [r7, #6]
 8006c00:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	689b      	ldr	r3, [r3, #8]
 8006c06:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c0a:	d108      	bne.n	8006c1e <HAL_UART_Transmit+0x6c>
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	691b      	ldr	r3, [r3, #16]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d104      	bne.n	8006c1e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006c14:	2300      	movs	r3, #0
 8006c16:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	61bb      	str	r3, [r7, #24]
 8006c1c:	e003      	b.n	8006c26 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006c22:	2300      	movs	r3, #0
 8006c24:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006c26:	e02e      	b.n	8006c86 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006c28:	683b      	ldr	r3, [r7, #0]
 8006c2a:	9300      	str	r3, [sp, #0]
 8006c2c:	697b      	ldr	r3, [r7, #20]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	2180      	movs	r1, #128	@ 0x80
 8006c32:	68f8      	ldr	r0, [r7, #12]
 8006c34:	f000 fc47 	bl	80074c6 <UART_WaitOnFlagUntilTimeout>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	2b00      	cmp	r3, #0
 8006c3c:	d005      	beq.n	8006c4a <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2220      	movs	r2, #32
 8006c42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	e03a      	b.n	8006cc0 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d10b      	bne.n	8006c68 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006c50:	69bb      	ldr	r3, [r7, #24]
 8006c52:	881b      	ldrh	r3, [r3, #0]
 8006c54:	461a      	mov	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c5e:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006c60:	69bb      	ldr	r3, [r7, #24]
 8006c62:	3302      	adds	r3, #2
 8006c64:	61bb      	str	r3, [r7, #24]
 8006c66:	e007      	b.n	8006c78 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	781a      	ldrb	r2, [r3, #0]
 8006c6c:	68fb      	ldr	r3, [r7, #12]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006c72:	69fb      	ldr	r3, [r7, #28]
 8006c74:	3301      	adds	r3, #1
 8006c76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8006c78:	68fb      	ldr	r3, [r7, #12]
 8006c7a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c7c:	b29b      	uxth	r3, r3
 8006c7e:	3b01      	subs	r3, #1
 8006c80:	b29a      	uxth	r2, r3
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d1cb      	bne.n	8006c28 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006c90:	683b      	ldr	r3, [r7, #0]
 8006c92:	9300      	str	r3, [sp, #0]
 8006c94:	697b      	ldr	r3, [r7, #20]
 8006c96:	2200      	movs	r2, #0
 8006c98:	2140      	movs	r1, #64	@ 0x40
 8006c9a:	68f8      	ldr	r0, [r7, #12]
 8006c9c:	f000 fc13 	bl	80074c6 <UART_WaitOnFlagUntilTimeout>
 8006ca0:	4603      	mov	r3, r0
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d005      	beq.n	8006cb2 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	2220      	movs	r2, #32
 8006caa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8006cae:	2303      	movs	r3, #3
 8006cb0:	e006      	b.n	8006cc0 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8006cb2:	68fb      	ldr	r3, [r7, #12]
 8006cb4:	2220      	movs	r2, #32
 8006cb6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8006cba:	2300      	movs	r3, #0
 8006cbc:	e000      	b.n	8006cc0 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8006cbe:	2302      	movs	r3, #2
  }
}
 8006cc0:	4618      	mov	r0, r3
 8006cc2:	3720      	adds	r7, #32
 8006cc4:	46bd      	mov	sp, r7
 8006cc6:	bd80      	pop	{r7, pc}

08006cc8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006cc8:	b580      	push	{r7, lr}
 8006cca:	b08c      	sub	sp, #48	@ 0x30
 8006ccc:	af00      	add	r7, sp, #0
 8006cce:	60f8      	str	r0, [r7, #12]
 8006cd0:	60b9      	str	r1, [r7, #8]
 8006cd2:	4613      	mov	r3, r2
 8006cd4:	80fb      	strh	r3, [r7, #6]
  const uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8006cdc:	b2db      	uxtb	r3, r3
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	d162      	bne.n	8006da8 <HAL_UART_Transmit_DMA+0xe0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006ce2:	68bb      	ldr	r3, [r7, #8]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d002      	beq.n	8006cee <HAL_UART_Transmit_DMA+0x26>
 8006ce8:	88fb      	ldrh	r3, [r7, #6]
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d101      	bne.n	8006cf2 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8006cee:	2301      	movs	r3, #1
 8006cf0:	e05b      	b.n	8006daa <HAL_UART_Transmit_DMA+0xe2>
    }

    huart->pTxBuffPtr = pData;
 8006cf2:	68ba      	ldr	r2, [r7, #8]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	88fa      	ldrh	r2, [r7, #6]
 8006cfc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	88fa      	ldrh	r2, [r7, #6]
 8006d02:	84da      	strh	r2, [r3, #38]	@ 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006d04:	68fb      	ldr	r3, [r7, #12]
 8006d06:	2200      	movs	r2, #0
 8006d08:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2221      	movs	r2, #33	@ 0x21
 8006d0e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d16:	4a27      	ldr	r2, [pc, #156]	@ (8006db4 <HAL_UART_Transmit_DMA+0xec>)
 8006d18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d1e:	4a26      	ldr	r2, [pc, #152]	@ (8006db8 <HAL_UART_Transmit_DMA+0xf0>)
 8006d20:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d26:	4a25      	ldr	r2, [pc, #148]	@ (8006dbc <HAL_UART_Transmit_DMA+0xf4>)
 8006d28:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d2e:	2200      	movs	r2, #0
 8006d30:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (const uint32_t *)&pData;
 8006d32:	f107 0308 	add.w	r3, r7, #8
 8006d36:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_DMA_Start_IT(huart->hdmatx, *(const uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size) != HAL_OK)
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8006d3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006d3e:	6819      	ldr	r1, [r3, #0]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	3304      	adds	r3, #4
 8006d46:	461a      	mov	r2, r3
 8006d48:	88fb      	ldrh	r3, [r7, #6]
 8006d4a:	f7fb fbb5 	bl	80024b8 <HAL_DMA_Start_IT>
 8006d4e:	4603      	mov	r3, r0
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d008      	beq.n	8006d66 <HAL_UART_Transmit_DMA+0x9e>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	2210      	movs	r2, #16
 8006d58:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	2220      	movs	r2, #32
 8006d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_ERROR;
 8006d62:	2301      	movs	r3, #1
 8006d64:	e021      	b.n	8006daa <HAL_UART_Transmit_DMA+0xe2>
    }
    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8006d66:	68fb      	ldr	r3, [r7, #12]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006d6e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	3314      	adds	r3, #20
 8006d76:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d78:	69bb      	ldr	r3, [r7, #24]
 8006d7a:	e853 3f00 	ldrex	r3, [r3]
 8006d7e:	617b      	str	r3, [r7, #20]
   return(result);
 8006d80:	697b      	ldr	r3, [r7, #20]
 8006d82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	3314      	adds	r3, #20
 8006d8e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006d90:	627a      	str	r2, [r7, #36]	@ 0x24
 8006d92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d94:	6a39      	ldr	r1, [r7, #32]
 8006d96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d98:	e841 2300 	strex	r3, r2, [r1]
 8006d9c:	61fb      	str	r3, [r7, #28]
   return(result);
 8006d9e:	69fb      	ldr	r3, [r7, #28]
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d1e5      	bne.n	8006d70 <HAL_UART_Transmit_DMA+0xa8>

    return HAL_OK;
 8006da4:	2300      	movs	r3, #0
 8006da6:	e000      	b.n	8006daa <HAL_UART_Transmit_DMA+0xe2>
  }
  else
  {
    return HAL_BUSY;
 8006da8:	2302      	movs	r3, #2
  }
}
 8006daa:	4618      	mov	r0, r3
 8006dac:	3730      	adds	r7, #48	@ 0x30
 8006dae:	46bd      	mov	sp, r7
 8006db0:	bd80      	pop	{r7, pc}
 8006db2:	bf00      	nop
 8006db4:	0800737d 	.word	0x0800737d
 8006db8:	08007417 	.word	0x08007417
 8006dbc:	08007433 	.word	0x08007433

08006dc0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b0ba      	sub	sp, #232	@ 0xe8
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	681b      	ldr	r3, [r3, #0]
 8006dce:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	681b      	ldr	r3, [r3, #0]
 8006dd6:	68db      	ldr	r3, [r3, #12]
 8006dd8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	695b      	ldr	r3, [r3, #20]
 8006de2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8006de6:	2300      	movs	r3, #0
 8006de8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8006dec:	2300      	movs	r3, #0
 8006dee:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006df2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006df6:	f003 030f 	and.w	r3, r3, #15
 8006dfa:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8006dfe:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e02:	2b00      	cmp	r3, #0
 8006e04:	d10f      	bne.n	8006e26 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006e06:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e0a:	f003 0320 	and.w	r3, r3, #32
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d009      	beq.n	8006e26 <HAL_UART_IRQHandler+0x66>
 8006e12:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e16:	f003 0320 	and.w	r3, r3, #32
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d003      	beq.n	8006e26 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006e1e:	6878      	ldr	r0, [r7, #4]
 8006e20:	f000 fcae 	bl	8007780 <UART_Receive_IT>
      return;
 8006e24:	e273      	b.n	800730e <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006e26:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	f000 80de 	beq.w	8006fec <HAL_UART_IRQHandler+0x22c>
 8006e30:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e34:	f003 0301 	and.w	r3, r3, #1
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d106      	bne.n	8006e4a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006e3c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e40:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	f000 80d1 	beq.w	8006fec <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006e4a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e4e:	f003 0301 	and.w	r3, r3, #1
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00b      	beq.n	8006e6e <HAL_UART_IRQHandler+0xae>
 8006e56:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d005      	beq.n	8006e6e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e66:	f043 0201 	orr.w	r2, r3, #1
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e6e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e72:	f003 0304 	and.w	r3, r3, #4
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d00b      	beq.n	8006e92 <HAL_UART_IRQHandler+0xd2>
 8006e7a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e7e:	f003 0301 	and.w	r3, r3, #1
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	d005      	beq.n	8006e92 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e8a:	f043 0202 	orr.w	r2, r3, #2
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006e92:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e96:	f003 0302 	and.w	r3, r3, #2
 8006e9a:	2b00      	cmp	r3, #0
 8006e9c:	d00b      	beq.n	8006eb6 <HAL_UART_IRQHandler+0xf6>
 8006e9e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ea2:	f003 0301 	and.w	r3, r3, #1
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d005      	beq.n	8006eb6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eae:	f043 0204 	orr.w	r2, r3, #4
 8006eb2:	687b      	ldr	r3, [r7, #4]
 8006eb4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006eb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006eba:	f003 0308 	and.w	r3, r3, #8
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d011      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x126>
 8006ec2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ec6:	f003 0320 	and.w	r3, r3, #32
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d105      	bne.n	8006eda <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006ece:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ed2:	f003 0301 	and.w	r3, r3, #1
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d005      	beq.n	8006ee6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ede:	f043 0208 	orr.w	r2, r3, #8
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 820a 	beq.w	8007304 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006ef0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ef4:	f003 0320 	and.w	r3, r3, #32
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d008      	beq.n	8006f0e <HAL_UART_IRQHandler+0x14e>
 8006efc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006f00:	f003 0320 	and.w	r3, r3, #32
 8006f04:	2b00      	cmp	r3, #0
 8006f06:	d002      	beq.n	8006f0e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006f08:	6878      	ldr	r0, [r7, #4]
 8006f0a:	f000 fc39 	bl	8007780 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f18:	2b40      	cmp	r3, #64	@ 0x40
 8006f1a:	bf0c      	ite	eq
 8006f1c:	2301      	moveq	r3, #1
 8006f1e:	2300      	movne	r3, #0
 8006f20:	b2db      	uxtb	r3, r3
 8006f22:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f2a:	f003 0308 	and.w	r3, r3, #8
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d103      	bne.n	8006f3a <HAL_UART_IRQHandler+0x17a>
 8006f32:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d04f      	beq.n	8006fda <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006f3a:	6878      	ldr	r0, [r7, #4]
 8006f3c:	f000 fb44 	bl	80075c8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	695b      	ldr	r3, [r3, #20]
 8006f46:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f4a:	2b40      	cmp	r3, #64	@ 0x40
 8006f4c:	d141      	bne.n	8006fd2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	3314      	adds	r3, #20
 8006f54:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f58:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006f5c:	e853 3f00 	ldrex	r3, [r3]
 8006f60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006f64:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006f68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006f6c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	3314      	adds	r3, #20
 8006f76:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006f7a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006f7e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f82:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006f86:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006f8a:	e841 2300 	strex	r3, r2, [r1]
 8006f8e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006f92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d1d9      	bne.n	8006f4e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006f9e:	2b00      	cmp	r3, #0
 8006fa0:	d013      	beq.n	8006fca <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fa6:	4a8a      	ldr	r2, [pc, #552]	@ (80071d0 <HAL_UART_IRQHandler+0x410>)
 8006fa8:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fae:	4618      	mov	r0, r3
 8006fb0:	f7fb fb4a 	bl	8002648 <HAL_DMA_Abort_IT>
 8006fb4:	4603      	mov	r3, r0
 8006fb6:	2b00      	cmp	r3, #0
 8006fb8:	d016      	beq.n	8006fe8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006fbe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006fc0:	687a      	ldr	r2, [r7, #4]
 8006fc2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006fc4:	4610      	mov	r0, r2
 8006fc6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fc8:	e00e      	b.n	8006fe8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006fca:	6878      	ldr	r0, [r7, #4]
 8006fcc:	f000 f9c0 	bl	8007350 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd0:	e00a      	b.n	8006fe8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006fd2:	6878      	ldr	r0, [r7, #4]
 8006fd4:	f000 f9bc 	bl	8007350 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fd8:	e006      	b.n	8006fe8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006fda:	6878      	ldr	r0, [r7, #4]
 8006fdc:	f000 f9b8 	bl	8007350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	2200      	movs	r2, #0
 8006fe4:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8006fe6:	e18d      	b.n	8007304 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006fe8:	bf00      	nop
    return;
 8006fea:	e18b      	b.n	8007304 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006ff0:	2b01      	cmp	r3, #1
 8006ff2:	f040 8167 	bne.w	80072c4 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ff6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ffa:	f003 0310 	and.w	r3, r3, #16
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	f000 8160 	beq.w	80072c4 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8007004:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007008:	f003 0310 	and.w	r3, r3, #16
 800700c:	2b00      	cmp	r3, #0
 800700e:	f000 8159 	beq.w	80072c4 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007012:	2300      	movs	r3, #0
 8007014:	60bb      	str	r3, [r7, #8]
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	681b      	ldr	r3, [r3, #0]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	60bb      	str	r3, [r7, #8]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	60bb      	str	r3, [r7, #8]
 8007026:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007032:	2b40      	cmp	r3, #64	@ 0x40
 8007034:	f040 80ce 	bne.w	80071d4 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	685b      	ldr	r3, [r3, #4]
 8007040:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007044:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007048:	2b00      	cmp	r3, #0
 800704a:	f000 80a9 	beq.w	80071a0 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8007052:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007056:	429a      	cmp	r2, r3
 8007058:	f080 80a2 	bcs.w	80071a0 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007062:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007068:	69db      	ldr	r3, [r3, #28]
 800706a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800706e:	f000 8088 	beq.w	8007182 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	330c      	adds	r3, #12
 8007078:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007080:	e853 3f00 	ldrex	r3, [r3]
 8007084:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007088:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800708c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007090:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	330c      	adds	r3, #12
 800709a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800709e:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80070a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80070aa:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80070ae:	e841 2300 	strex	r3, r2, [r1]
 80070b2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80070b6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d1d9      	bne.n	8007072 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3314      	adds	r3, #20
 80070c4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070c6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80070c8:	e853 3f00 	ldrex	r3, [r3]
 80070cc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80070ce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80070d0:	f023 0301 	bic.w	r3, r3, #1
 80070d4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	3314      	adds	r3, #20
 80070de:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80070e2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80070e6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070e8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80070ea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80070ee:	e841 2300 	strex	r3, r2, [r1]
 80070f2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80070f4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80070f6:	2b00      	cmp	r3, #0
 80070f8:	d1e1      	bne.n	80070be <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	3314      	adds	r3, #20
 8007100:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007102:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007104:	e853 3f00 	ldrex	r3, [r3]
 8007108:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800710a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800710c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007110:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	3314      	adds	r3, #20
 800711a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800711e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007120:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007122:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007124:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007126:	e841 2300 	strex	r3, r2, [r1]
 800712a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800712c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800712e:	2b00      	cmp	r3, #0
 8007130:	d1e3      	bne.n	80070fa <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2220      	movs	r2, #32
 8007136:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	330c      	adds	r3, #12
 8007146:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800714a:	e853 3f00 	ldrex	r3, [r3]
 800714e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007150:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007152:	f023 0310 	bic.w	r3, r3, #16
 8007156:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	330c      	adds	r3, #12
 8007160:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8007164:	65ba      	str	r2, [r7, #88]	@ 0x58
 8007166:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007168:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800716a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800716c:	e841 2300 	strex	r3, r2, [r1]
 8007170:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007172:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007174:	2b00      	cmp	r3, #0
 8007176:	d1e3      	bne.n	8007140 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800717c:	4618      	mov	r0, r3
 800717e:	f7fb f9f3 	bl	8002568 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	2202      	movs	r2, #2
 8007186:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007190:	b29b      	uxth	r3, r3
 8007192:	1ad3      	subs	r3, r2, r3
 8007194:	b29b      	uxth	r3, r3
 8007196:	4619      	mov	r1, r3
 8007198:	6878      	ldr	r0, [r7, #4]
 800719a:	f000 f8e3 	bl	8007364 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800719e:	e0b3      	b.n	8007308 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80071a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80071a8:	429a      	cmp	r2, r3
 80071aa:	f040 80ad 	bne.w	8007308 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80071b8:	f040 80a6 	bne.w	8007308 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2202      	movs	r2, #2
 80071c0:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80071c6:	4619      	mov	r1, r3
 80071c8:	6878      	ldr	r0, [r7, #4]
 80071ca:	f000 f8cb 	bl	8007364 <HAL_UARTEx_RxEventCallback>
      return;
 80071ce:	e09b      	b.n	8007308 <HAL_UART_IRQHandler+0x548>
 80071d0:	0800768f 	.word	0x0800768f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071dc:	b29b      	uxth	r3, r3
 80071de:	1ad3      	subs	r3, r2, r3
 80071e0:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80071e8:	b29b      	uxth	r3, r3
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	f000 808e 	beq.w	800730c <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80071f0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80071f4:	2b00      	cmp	r3, #0
 80071f6:	f000 8089 	beq.w	800730c <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	330c      	adds	r3, #12
 8007200:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007202:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007204:	e853 3f00 	ldrex	r3, [r3]
 8007208:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800720a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800720c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007210:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	330c      	adds	r3, #12
 800721a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800721e:	647a      	str	r2, [r7, #68]	@ 0x44
 8007220:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007222:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007224:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007226:	e841 2300 	strex	r3, r2, [r1]
 800722a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800722c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800722e:	2b00      	cmp	r3, #0
 8007230:	d1e3      	bne.n	80071fa <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	3314      	adds	r3, #20
 8007238:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800723a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800723c:	e853 3f00 	ldrex	r3, [r3]
 8007240:	623b      	str	r3, [r7, #32]
   return(result);
 8007242:	6a3b      	ldr	r3, [r7, #32]
 8007244:	f023 0301 	bic.w	r3, r3, #1
 8007248:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	3314      	adds	r3, #20
 8007252:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007256:	633a      	str	r2, [r7, #48]	@ 0x30
 8007258:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800725a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800725c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800725e:	e841 2300 	strex	r3, r2, [r1]
 8007262:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007264:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007266:	2b00      	cmp	r3, #0
 8007268:	d1e3      	bne.n	8007232 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	2220      	movs	r2, #32
 800726e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	330c      	adds	r3, #12
 800727e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	e853 3f00 	ldrex	r3, [r3]
 8007286:	60fb      	str	r3, [r7, #12]
   return(result);
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f023 0310 	bic.w	r3, r3, #16
 800728e:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	681b      	ldr	r3, [r3, #0]
 8007296:	330c      	adds	r3, #12
 8007298:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800729c:	61fa      	str	r2, [r7, #28]
 800729e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072a0:	69b9      	ldr	r1, [r7, #24]
 80072a2:	69fa      	ldr	r2, [r7, #28]
 80072a4:	e841 2300 	strex	r3, r2, [r1]
 80072a8:	617b      	str	r3, [r7, #20]
   return(result);
 80072aa:	697b      	ldr	r3, [r7, #20]
 80072ac:	2b00      	cmp	r3, #0
 80072ae:	d1e3      	bne.n	8007278 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2202      	movs	r2, #2
 80072b4:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80072b6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80072ba:	4619      	mov	r1, r3
 80072bc:	6878      	ldr	r0, [r7, #4]
 80072be:	f000 f851 	bl	8007364 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80072c2:	e023      	b.n	800730c <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80072c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072cc:	2b00      	cmp	r3, #0
 80072ce:	d009      	beq.n	80072e4 <HAL_UART_IRQHandler+0x524>
 80072d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d003      	beq.n	80072e4 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80072dc:	6878      	ldr	r0, [r7, #4]
 80072de:	f000 f9e7 	bl	80076b0 <UART_Transmit_IT>
    return;
 80072e2:	e014      	b.n	800730e <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80072e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00e      	beq.n	800730e <HAL_UART_IRQHandler+0x54e>
 80072f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80072f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072f8:	2b00      	cmp	r3, #0
 80072fa:	d008      	beq.n	800730e <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80072fc:	6878      	ldr	r0, [r7, #4]
 80072fe:	f000 fa27 	bl	8007750 <UART_EndTransmit_IT>
    return;
 8007302:	e004      	b.n	800730e <HAL_UART_IRQHandler+0x54e>
    return;
 8007304:	bf00      	nop
 8007306:	e002      	b.n	800730e <HAL_UART_IRQHandler+0x54e>
      return;
 8007308:	bf00      	nop
 800730a:	e000      	b.n	800730e <HAL_UART_IRQHandler+0x54e>
      return;
 800730c:	bf00      	nop
  }
}
 800730e:	37e8      	adds	r7, #232	@ 0xe8
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007314:	b480      	push	{r7}
 8007316:	b083      	sub	sp, #12
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800731c:	bf00      	nop
 800731e:	370c      	adds	r7, #12
 8007320:	46bd      	mov	sp, r7
 8007322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007326:	4770      	bx	lr

08007328 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007328:	b480      	push	{r7}
 800732a:	b083      	sub	sp, #12
 800732c:	af00      	add	r7, sp, #0
 800732e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8007330:	bf00      	nop
 8007332:	370c      	adds	r7, #12
 8007334:	46bd      	mov	sp, r7
 8007336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800733a:	4770      	bx	lr

0800733c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800733c:	b480      	push	{r7}
 800733e:	b083      	sub	sp, #12
 8007340:	af00      	add	r7, sp, #0
 8007342:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8007344:	bf00      	nop
 8007346:	370c      	adds	r7, #12
 8007348:	46bd      	mov	sp, r7
 800734a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800734e:	4770      	bx	lr

08007350 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007350:	b480      	push	{r7}
 8007352:	b083      	sub	sp, #12
 8007354:	af00      	add	r7, sp, #0
 8007356:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007358:	bf00      	nop
 800735a:	370c      	adds	r7, #12
 800735c:	46bd      	mov	sp, r7
 800735e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007362:	4770      	bx	lr

08007364 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007364:	b480      	push	{r7}
 8007366:	b083      	sub	sp, #12
 8007368:	af00      	add	r7, sp, #0
 800736a:	6078      	str	r0, [r7, #4]
 800736c:	460b      	mov	r3, r1
 800736e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007370:	bf00      	nop
 8007372:	370c      	adds	r7, #12
 8007374:	46bd      	mov	sp, r7
 8007376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800737a:	4770      	bx	lr

0800737c <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b090      	sub	sp, #64	@ 0x40
 8007380:	af00      	add	r7, sp, #0
 8007382:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007388:	63fb      	str	r3, [r7, #60]	@ 0x3c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007394:	2b00      	cmp	r3, #0
 8007396:	d137      	bne.n	8007408 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0x00U;
 8007398:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800739a:	2200      	movs	r2, #0
 800739c:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800739e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	3314      	adds	r3, #20
 80073a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073a8:	e853 3f00 	ldrex	r3, [r3]
 80073ac:	623b      	str	r3, [r7, #32]
   return(result);
 80073ae:	6a3b      	ldr	r3, [r7, #32]
 80073b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80073b4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80073b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	3314      	adds	r3, #20
 80073bc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80073be:	633a      	str	r2, [r7, #48]	@ 0x30
 80073c0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80073c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80073c6:	e841 2300 	strex	r3, r2, [r1]
 80073ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80073cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d1e5      	bne.n	800739e <UART_DMATransmitCplt+0x22>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80073d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	330c      	adds	r3, #12
 80073d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073da:	693b      	ldr	r3, [r7, #16]
 80073dc:	e853 3f00 	ldrex	r3, [r3]
 80073e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80073e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80073ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80073ec:	681b      	ldr	r3, [r3, #0]
 80073ee:	330c      	adds	r3, #12
 80073f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80073f2:	61fa      	str	r2, [r7, #28]
 80073f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f6:	69b9      	ldr	r1, [r7, #24]
 80073f8:	69fa      	ldr	r2, [r7, #28]
 80073fa:	e841 2300 	strex	r3, r2, [r1]
 80073fe:	617b      	str	r3, [r7, #20]
   return(result);
 8007400:	697b      	ldr	r3, [r7, #20]
 8007402:	2b00      	cmp	r3, #0
 8007404:	d1e5      	bne.n	80073d2 <UART_DMATransmitCplt+0x56>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007406:	e002      	b.n	800740e <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007408:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800740a:	f7ff ff83 	bl	8007314 <HAL_UART_TxCpltCallback>
}
 800740e:	bf00      	nop
 8007410:	3740      	adds	r7, #64	@ 0x40
 8007412:	46bd      	mov	sp, r7
 8007414:	bd80      	pop	{r7, pc}

08007416 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007416:	b580      	push	{r7, lr}
 8007418:	b084      	sub	sp, #16
 800741a:	af00      	add	r7, sp, #0
 800741c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007422:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007424:	68f8      	ldr	r0, [r7, #12]
 8007426:	f7ff ff7f 	bl	8007328 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800742a:	bf00      	nop
 800742c:	3710      	adds	r7, #16
 800742e:	46bd      	mov	sp, r7
 8007430:	bd80      	pop	{r7, pc}

08007432 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007432:	b580      	push	{r7, lr}
 8007434:	b084      	sub	sp, #16
 8007436:	af00      	add	r7, sp, #0
 8007438:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800743a:	2300      	movs	r3, #0
 800743c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007442:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8007444:	68bb      	ldr	r3, [r7, #8]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800744e:	2b80      	cmp	r3, #128	@ 0x80
 8007450:	bf0c      	ite	eq
 8007452:	2301      	moveq	r3, #1
 8007454:	2300      	movne	r3, #0
 8007456:	b2db      	uxtb	r3, r3
 8007458:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800745a:	68bb      	ldr	r3, [r7, #8]
 800745c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b21      	cmp	r3, #33	@ 0x21
 8007464:	d108      	bne.n	8007478 <UART_DMAError+0x46>
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2b00      	cmp	r3, #0
 800746a:	d005      	beq.n	8007478 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800746c:	68bb      	ldr	r3, [r7, #8]
 800746e:	2200      	movs	r2, #0
 8007470:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8007472:	68b8      	ldr	r0, [r7, #8]
 8007474:	f000 f880 	bl	8007578 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8007478:	68bb      	ldr	r3, [r7, #8]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	695b      	ldr	r3, [r3, #20]
 800747e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007482:	2b40      	cmp	r3, #64	@ 0x40
 8007484:	bf0c      	ite	eq
 8007486:	2301      	moveq	r3, #1
 8007488:	2300      	movne	r3, #0
 800748a:	b2db      	uxtb	r3, r3
 800748c:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800748e:	68bb      	ldr	r3, [r7, #8]
 8007490:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007494:	b2db      	uxtb	r3, r3
 8007496:	2b22      	cmp	r3, #34	@ 0x22
 8007498:	d108      	bne.n	80074ac <UART_DMAError+0x7a>
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	2b00      	cmp	r3, #0
 800749e:	d005      	beq.n	80074ac <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80074a0:	68bb      	ldr	r3, [r7, #8]
 80074a2:	2200      	movs	r2, #0
 80074a4:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 80074a6:	68b8      	ldr	r0, [r7, #8]
 80074a8:	f000 f88e 	bl	80075c8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80074ac:	68bb      	ldr	r3, [r7, #8]
 80074ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80074b0:	f043 0210 	orr.w	r2, r3, #16
 80074b4:	68bb      	ldr	r3, [r7, #8]
 80074b6:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80074b8:	68b8      	ldr	r0, [r7, #8]
 80074ba:	f7ff ff49 	bl	8007350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80074be:	bf00      	nop
 80074c0:	3710      	adds	r7, #16
 80074c2:	46bd      	mov	sp, r7
 80074c4:	bd80      	pop	{r7, pc}

080074c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80074c6:	b580      	push	{r7, lr}
 80074c8:	b086      	sub	sp, #24
 80074ca:	af00      	add	r7, sp, #0
 80074cc:	60f8      	str	r0, [r7, #12]
 80074ce:	60b9      	str	r1, [r7, #8]
 80074d0:	603b      	str	r3, [r7, #0]
 80074d2:	4613      	mov	r3, r2
 80074d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80074d6:	e03b      	b.n	8007550 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074d8:	6a3b      	ldr	r3, [r7, #32]
 80074da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074de:	d037      	beq.n	8007550 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074e0:	f7fa fdfa 	bl	80020d8 <HAL_GetTick>
 80074e4:	4602      	mov	r2, r0
 80074e6:	683b      	ldr	r3, [r7, #0]
 80074e8:	1ad3      	subs	r3, r2, r3
 80074ea:	6a3a      	ldr	r2, [r7, #32]
 80074ec:	429a      	cmp	r2, r3
 80074ee:	d302      	bcc.n	80074f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80074f0:	6a3b      	ldr	r3, [r7, #32]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d101      	bne.n	80074fa <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80074f6:	2303      	movs	r3, #3
 80074f8:	e03a      	b.n	8007570 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	68db      	ldr	r3, [r3, #12]
 8007500:	f003 0304 	and.w	r3, r3, #4
 8007504:	2b00      	cmp	r3, #0
 8007506:	d023      	beq.n	8007550 <UART_WaitOnFlagUntilTimeout+0x8a>
 8007508:	68bb      	ldr	r3, [r7, #8]
 800750a:	2b80      	cmp	r3, #128	@ 0x80
 800750c:	d020      	beq.n	8007550 <UART_WaitOnFlagUntilTimeout+0x8a>
 800750e:	68bb      	ldr	r3, [r7, #8]
 8007510:	2b40      	cmp	r3, #64	@ 0x40
 8007512:	d01d      	beq.n	8007550 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f003 0308 	and.w	r3, r3, #8
 800751e:	2b08      	cmp	r3, #8
 8007520:	d116      	bne.n	8007550 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8007522:	2300      	movs	r3, #0
 8007524:	617b      	str	r3, [r7, #20]
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	681b      	ldr	r3, [r3, #0]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	617b      	str	r3, [r7, #20]
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	685b      	ldr	r3, [r3, #4]
 8007534:	617b      	str	r3, [r7, #20]
 8007536:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007538:	68f8      	ldr	r0, [r7, #12]
 800753a:	f000 f845 	bl	80075c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	2208      	movs	r2, #8
 8007542:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	2200      	movs	r2, #0
 8007548:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800754c:	2301      	movs	r3, #1
 800754e:	e00f      	b.n	8007570 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	681a      	ldr	r2, [r3, #0]
 8007556:	68bb      	ldr	r3, [r7, #8]
 8007558:	4013      	ands	r3, r2
 800755a:	68ba      	ldr	r2, [r7, #8]
 800755c:	429a      	cmp	r2, r3
 800755e:	bf0c      	ite	eq
 8007560:	2301      	moveq	r3, #1
 8007562:	2300      	movne	r3, #0
 8007564:	b2db      	uxtb	r3, r3
 8007566:	461a      	mov	r2, r3
 8007568:	79fb      	ldrb	r3, [r7, #7]
 800756a:	429a      	cmp	r2, r3
 800756c:	d0b4      	beq.n	80074d8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3718      	adds	r7, #24
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007578:	b480      	push	{r7}
 800757a:	b089      	sub	sp, #36	@ 0x24
 800757c:	af00      	add	r7, sp, #0
 800757e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	330c      	adds	r3, #12
 8007586:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	e853 3f00 	ldrex	r3, [r3]
 800758e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007590:	68bb      	ldr	r3, [r7, #8]
 8007592:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8007596:	61fb      	str	r3, [r7, #28]
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	330c      	adds	r3, #12
 800759e:	69fa      	ldr	r2, [r7, #28]
 80075a0:	61ba      	str	r2, [r7, #24]
 80075a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075a4:	6979      	ldr	r1, [r7, #20]
 80075a6:	69ba      	ldr	r2, [r7, #24]
 80075a8:	e841 2300 	strex	r3, r2, [r1]
 80075ac:	613b      	str	r3, [r7, #16]
   return(result);
 80075ae:	693b      	ldr	r3, [r7, #16]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d1e5      	bne.n	8007580 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2220      	movs	r2, #32
 80075b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 80075bc:	bf00      	nop
 80075be:	3724      	adds	r7, #36	@ 0x24
 80075c0:	46bd      	mov	sp, r7
 80075c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075c6:	4770      	bx	lr

080075c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80075c8:	b480      	push	{r7}
 80075ca:	b095      	sub	sp, #84	@ 0x54
 80075cc:	af00      	add	r7, sp, #0
 80075ce:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	330c      	adds	r3, #12
 80075d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075da:	e853 3f00 	ldrex	r3, [r3]
 80075de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80075e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80075e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	330c      	adds	r3, #12
 80075ee:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80075f0:	643a      	str	r2, [r7, #64]	@ 0x40
 80075f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075f8:	e841 2300 	strex	r3, r2, [r1]
 80075fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007600:	2b00      	cmp	r3, #0
 8007602:	d1e5      	bne.n	80075d0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	3314      	adds	r3, #20
 800760a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800760c:	6a3b      	ldr	r3, [r7, #32]
 800760e:	e853 3f00 	ldrex	r3, [r3]
 8007612:	61fb      	str	r3, [r7, #28]
   return(result);
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	f023 0301 	bic.w	r3, r3, #1
 800761a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	3314      	adds	r3, #20
 8007622:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007624:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007626:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007628:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800762a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800762c:	e841 2300 	strex	r3, r2, [r1]
 8007630:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007632:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007634:	2b00      	cmp	r3, #0
 8007636:	d1e5      	bne.n	8007604 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800763c:	2b01      	cmp	r3, #1
 800763e:	d119      	bne.n	8007674 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	330c      	adds	r3, #12
 8007646:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007648:	68fb      	ldr	r3, [r7, #12]
 800764a:	e853 3f00 	ldrex	r3, [r3]
 800764e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007650:	68bb      	ldr	r3, [r7, #8]
 8007652:	f023 0310 	bic.w	r3, r3, #16
 8007656:	647b      	str	r3, [r7, #68]	@ 0x44
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	681b      	ldr	r3, [r3, #0]
 800765c:	330c      	adds	r3, #12
 800765e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007660:	61ba      	str	r2, [r7, #24]
 8007662:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007664:	6979      	ldr	r1, [r7, #20]
 8007666:	69ba      	ldr	r2, [r7, #24]
 8007668:	e841 2300 	strex	r3, r2, [r1]
 800766c:	613b      	str	r3, [r7, #16]
   return(result);
 800766e:	693b      	ldr	r3, [r7, #16]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d1e5      	bne.n	8007640 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	2220      	movs	r2, #32
 8007678:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2200      	movs	r2, #0
 8007680:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8007682:	bf00      	nop
 8007684:	3754      	adds	r7, #84	@ 0x54
 8007686:	46bd      	mov	sp, r7
 8007688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768c:	4770      	bx	lr

0800768e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800768e:	b580      	push	{r7, lr}
 8007690:	b084      	sub	sp, #16
 8007692:	af00      	add	r7, sp, #0
 8007694:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800769a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	2200      	movs	r2, #0
 80076a0:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80076a2:	68f8      	ldr	r0, [r7, #12]
 80076a4:	f7ff fe54 	bl	8007350 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076a8:	bf00      	nop
 80076aa:	3710      	adds	r7, #16
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}

080076b0 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80076be:	b2db      	uxtb	r3, r3
 80076c0:	2b21      	cmp	r3, #33	@ 0x21
 80076c2:	d13e      	bne.n	8007742 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	689b      	ldr	r3, [r3, #8]
 80076c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80076cc:	d114      	bne.n	80076f8 <UART_Transmit_IT+0x48>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	691b      	ldr	r3, [r3, #16]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d110      	bne.n	80076f8 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a1b      	ldr	r3, [r3, #32]
 80076da:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80076dc:	68fb      	ldr	r3, [r7, #12]
 80076de:	881b      	ldrh	r3, [r3, #0]
 80076e0:	461a      	mov	r2, r3
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80076ea:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	6a1b      	ldr	r3, [r3, #32]
 80076f0:	1c9a      	adds	r2, r3, #2
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	621a      	str	r2, [r3, #32]
 80076f6:	e008      	b.n	800770a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	6a1b      	ldr	r3, [r3, #32]
 80076fc:	1c59      	adds	r1, r3, #1
 80076fe:	687a      	ldr	r2, [r7, #4]
 8007700:	6211      	str	r1, [r2, #32]
 8007702:	781a      	ldrb	r2, [r3, #0]
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800770e:	b29b      	uxth	r3, r3
 8007710:	3b01      	subs	r3, #1
 8007712:	b29b      	uxth	r3, r3
 8007714:	687a      	ldr	r2, [r7, #4]
 8007716:	4619      	mov	r1, r3
 8007718:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800771a:	2b00      	cmp	r3, #0
 800771c:	d10f      	bne.n	800773e <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	68da      	ldr	r2, [r3, #12]
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800772c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	68da      	ldr	r2, [r3, #12]
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800773c:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800773e:	2300      	movs	r3, #0
 8007740:	e000      	b.n	8007744 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007742:	2302      	movs	r3, #2
  }
}
 8007744:	4618      	mov	r0, r3
 8007746:	3714      	adds	r7, #20
 8007748:	46bd      	mov	sp, r7
 800774a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800774e:	4770      	bx	lr

08007750 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007750:	b580      	push	{r7, lr}
 8007752:	b082      	sub	sp, #8
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	68da      	ldr	r2, [r3, #12]
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007766:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	2220      	movs	r2, #32
 800776c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007770:	6878      	ldr	r0, [r7, #4]
 8007772:	f7ff fdcf 	bl	8007314 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007776:	2300      	movs	r3, #0
}
 8007778:	4618      	mov	r0, r3
 800777a:	3708      	adds	r7, #8
 800777c:	46bd      	mov	sp, r7
 800777e:	bd80      	pop	{r7, pc}

08007780 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007780:	b580      	push	{r7, lr}
 8007782:	b08c      	sub	sp, #48	@ 0x30
 8007784:	af00      	add	r7, sp, #0
 8007786:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8007788:	2300      	movs	r3, #0
 800778a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800778c:	2300      	movs	r3, #0
 800778e:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007796:	b2db      	uxtb	r3, r3
 8007798:	2b22      	cmp	r3, #34	@ 0x22
 800779a:	f040 80aa 	bne.w	80078f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	689b      	ldr	r3, [r3, #8]
 80077a2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077a6:	d115      	bne.n	80077d4 <UART_Receive_IT+0x54>
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	691b      	ldr	r3, [r3, #16]
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	d111      	bne.n	80077d4 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077b4:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	685b      	ldr	r3, [r3, #4]
 80077bc:	b29b      	uxth	r3, r3
 80077be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077c2:	b29a      	uxth	r2, r3
 80077c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077c6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077cc:	1c9a      	adds	r2, r3, #2
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	629a      	str	r2, [r3, #40]	@ 0x28
 80077d2:	e024      	b.n	800781e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80077d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	689b      	ldr	r3, [r3, #8]
 80077de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80077e2:	d007      	beq.n	80077f4 <UART_Receive_IT+0x74>
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	689b      	ldr	r3, [r3, #8]
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10a      	bne.n	8007802 <UART_Receive_IT+0x82>
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	691b      	ldr	r3, [r3, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d106      	bne.n	8007802 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	685b      	ldr	r3, [r3, #4]
 80077fa:	b2da      	uxtb	r2, r3
 80077fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80077fe:	701a      	strb	r2, [r3, #0]
 8007800:	e008      	b.n	8007814 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	685b      	ldr	r3, [r3, #4]
 8007808:	b2db      	uxtb	r3, r3
 800780a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800780e:	b2da      	uxtb	r2, r3
 8007810:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007812:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007814:	687b      	ldr	r3, [r7, #4]
 8007816:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007818:	1c5a      	adds	r2, r3, #1
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8007822:	b29b      	uxth	r3, r3
 8007824:	3b01      	subs	r3, #1
 8007826:	b29b      	uxth	r3, r3
 8007828:	687a      	ldr	r2, [r7, #4]
 800782a:	4619      	mov	r1, r3
 800782c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800782e:	2b00      	cmp	r3, #0
 8007830:	d15d      	bne.n	80078ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	68da      	ldr	r2, [r3, #12]
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	681b      	ldr	r3, [r3, #0]
 800783c:	f022 0220 	bic.w	r2, r2, #32
 8007840:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	68da      	ldr	r2, [r3, #12]
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8007850:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	695a      	ldr	r2, [r3, #20]
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f022 0201 	bic.w	r2, r2, #1
 8007860:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2220      	movs	r2, #32
 8007866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	2200      	movs	r2, #0
 800786e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007874:	2b01      	cmp	r3, #1
 8007876:	d135      	bne.n	80078e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2200      	movs	r2, #0
 800787c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800787e:	687b      	ldr	r3, [r7, #4]
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	330c      	adds	r3, #12
 8007884:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007886:	697b      	ldr	r3, [r7, #20]
 8007888:	e853 3f00 	ldrex	r3, [r3]
 800788c:	613b      	str	r3, [r7, #16]
   return(result);
 800788e:	693b      	ldr	r3, [r7, #16]
 8007890:	f023 0310 	bic.w	r3, r3, #16
 8007894:	627b      	str	r3, [r7, #36]	@ 0x24
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	330c      	adds	r3, #12
 800789c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800789e:	623a      	str	r2, [r7, #32]
 80078a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078a2:	69f9      	ldr	r1, [r7, #28]
 80078a4:	6a3a      	ldr	r2, [r7, #32]
 80078a6:	e841 2300 	strex	r3, r2, [r1]
 80078aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80078ac:	69bb      	ldr	r3, [r7, #24]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	d1e5      	bne.n	800787e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	f003 0310 	and.w	r3, r3, #16
 80078bc:	2b10      	cmp	r3, #16
 80078be:	d10a      	bne.n	80078d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80078c0:	2300      	movs	r3, #0
 80078c2:	60fb      	str	r3, [r7, #12]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	681b      	ldr	r3, [r3, #0]
 80078ca:	60fb      	str	r3, [r7, #12]
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	685b      	ldr	r3, [r3, #4]
 80078d2:	60fb      	str	r3, [r7, #12]
 80078d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80078da:	4619      	mov	r1, r3
 80078dc:	6878      	ldr	r0, [r7, #4]
 80078de:	f7ff fd41 	bl	8007364 <HAL_UARTEx_RxEventCallback>
 80078e2:	e002      	b.n	80078ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80078e4:	6878      	ldr	r0, [r7, #4]
 80078e6:	f7ff fd29 	bl	800733c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80078ea:	2300      	movs	r3, #0
 80078ec:	e002      	b.n	80078f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80078ee:	2300      	movs	r3, #0
 80078f0:	e000      	b.n	80078f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80078f2:	2302      	movs	r3, #2
  }
}
 80078f4:	4618      	mov	r0, r3
 80078f6:	3730      	adds	r7, #48	@ 0x30
 80078f8:	46bd      	mov	sp, r7
 80078fa:	bd80      	pop	{r7, pc}

080078fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078fc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007900:	b0c0      	sub	sp, #256	@ 0x100
 8007902:	af00      	add	r7, sp, #0
 8007904:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007908:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	691b      	ldr	r3, [r3, #16]
 8007910:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8007914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007918:	68d9      	ldr	r1, [r3, #12]
 800791a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800791e:	681a      	ldr	r2, [r3, #0]
 8007920:	ea40 0301 	orr.w	r3, r0, r1
 8007924:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007926:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800792a:	689a      	ldr	r2, [r3, #8]
 800792c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007930:	691b      	ldr	r3, [r3, #16]
 8007932:	431a      	orrs	r2, r3
 8007934:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007938:	695b      	ldr	r3, [r3, #20]
 800793a:	431a      	orrs	r2, r3
 800793c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007940:	69db      	ldr	r3, [r3, #28]
 8007942:	4313      	orrs	r3, r2
 8007944:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	68db      	ldr	r3, [r3, #12]
 8007950:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8007954:	f021 010c 	bic.w	r1, r1, #12
 8007958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800795c:	681a      	ldr	r2, [r3, #0]
 800795e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007962:	430b      	orrs	r3, r1
 8007964:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	695b      	ldr	r3, [r3, #20]
 800796e:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8007972:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007976:	6999      	ldr	r1, [r3, #24]
 8007978:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800797c:	681a      	ldr	r2, [r3, #0]
 800797e:	ea40 0301 	orr.w	r3, r0, r1
 8007982:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007984:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007988:	681a      	ldr	r2, [r3, #0]
 800798a:	4b8f      	ldr	r3, [pc, #572]	@ (8007bc8 <UART_SetConfig+0x2cc>)
 800798c:	429a      	cmp	r2, r3
 800798e:	d005      	beq.n	800799c <UART_SetConfig+0xa0>
 8007990:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007994:	681a      	ldr	r2, [r3, #0]
 8007996:	4b8d      	ldr	r3, [pc, #564]	@ (8007bcc <UART_SetConfig+0x2d0>)
 8007998:	429a      	cmp	r2, r3
 800799a:	d104      	bne.n	80079a6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800799c:	f7fc ff5e 	bl	800485c <HAL_RCC_GetPCLK2Freq>
 80079a0:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80079a4:	e003      	b.n	80079ae <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80079a6:	f7fc ff45 	bl	8004834 <HAL_RCC_GetPCLK1Freq>
 80079aa:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80079ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80079b2:	69db      	ldr	r3, [r3, #28]
 80079b4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80079b8:	f040 810c 	bne.w	8007bd4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80079bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80079c0:	2200      	movs	r2, #0
 80079c2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80079c6:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80079ca:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80079ce:	4622      	mov	r2, r4
 80079d0:	462b      	mov	r3, r5
 80079d2:	1891      	adds	r1, r2, r2
 80079d4:	65b9      	str	r1, [r7, #88]	@ 0x58
 80079d6:	415b      	adcs	r3, r3
 80079d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80079da:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80079de:	4621      	mov	r1, r4
 80079e0:	eb12 0801 	adds.w	r8, r2, r1
 80079e4:	4629      	mov	r1, r5
 80079e6:	eb43 0901 	adc.w	r9, r3, r1
 80079ea:	f04f 0200 	mov.w	r2, #0
 80079ee:	f04f 0300 	mov.w	r3, #0
 80079f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80079f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80079fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80079fe:	4690      	mov	r8, r2
 8007a00:	4699      	mov	r9, r3
 8007a02:	4623      	mov	r3, r4
 8007a04:	eb18 0303 	adds.w	r3, r8, r3
 8007a08:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8007a0c:	462b      	mov	r3, r5
 8007a0e:	eb49 0303 	adc.w	r3, r9, r3
 8007a12:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8007a16:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007a1a:	685b      	ldr	r3, [r3, #4]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8007a22:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8007a26:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8007a2a:	460b      	mov	r3, r1
 8007a2c:	18db      	adds	r3, r3, r3
 8007a2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a30:	4613      	mov	r3, r2
 8007a32:	eb42 0303 	adc.w	r3, r2, r3
 8007a36:	657b      	str	r3, [r7, #84]	@ 0x54
 8007a38:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8007a3c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8007a40:	f7f9 f8ba 	bl	8000bb8 <__aeabi_uldivmod>
 8007a44:	4602      	mov	r2, r0
 8007a46:	460b      	mov	r3, r1
 8007a48:	4b61      	ldr	r3, [pc, #388]	@ (8007bd0 <UART_SetConfig+0x2d4>)
 8007a4a:	fba3 2302 	umull	r2, r3, r3, r2
 8007a4e:	095b      	lsrs	r3, r3, #5
 8007a50:	011c      	lsls	r4, r3, #4
 8007a52:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007a56:	2200      	movs	r2, #0
 8007a58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007a5c:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8007a60:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8007a64:	4642      	mov	r2, r8
 8007a66:	464b      	mov	r3, r9
 8007a68:	1891      	adds	r1, r2, r2
 8007a6a:	64b9      	str	r1, [r7, #72]	@ 0x48
 8007a6c:	415b      	adcs	r3, r3
 8007a6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a70:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8007a74:	4641      	mov	r1, r8
 8007a76:	eb12 0a01 	adds.w	sl, r2, r1
 8007a7a:	4649      	mov	r1, r9
 8007a7c:	eb43 0b01 	adc.w	fp, r3, r1
 8007a80:	f04f 0200 	mov.w	r2, #0
 8007a84:	f04f 0300 	mov.w	r3, #0
 8007a88:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007a8c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007a90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007a94:	4692      	mov	sl, r2
 8007a96:	469b      	mov	fp, r3
 8007a98:	4643      	mov	r3, r8
 8007a9a:	eb1a 0303 	adds.w	r3, sl, r3
 8007a9e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007aa2:	464b      	mov	r3, r9
 8007aa4:	eb4b 0303 	adc.w	r3, fp, r3
 8007aa8:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8007aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ab0:	685b      	ldr	r3, [r3, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007ab8:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8007abc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8007ac0:	460b      	mov	r3, r1
 8007ac2:	18db      	adds	r3, r3, r3
 8007ac4:	643b      	str	r3, [r7, #64]	@ 0x40
 8007ac6:	4613      	mov	r3, r2
 8007ac8:	eb42 0303 	adc.w	r3, r2, r3
 8007acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ace:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8007ad2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8007ad6:	f7f9 f86f 	bl	8000bb8 <__aeabi_uldivmod>
 8007ada:	4602      	mov	r2, r0
 8007adc:	460b      	mov	r3, r1
 8007ade:	4611      	mov	r1, r2
 8007ae0:	4b3b      	ldr	r3, [pc, #236]	@ (8007bd0 <UART_SetConfig+0x2d4>)
 8007ae2:	fba3 2301 	umull	r2, r3, r3, r1
 8007ae6:	095b      	lsrs	r3, r3, #5
 8007ae8:	2264      	movs	r2, #100	@ 0x64
 8007aea:	fb02 f303 	mul.w	r3, r2, r3
 8007aee:	1acb      	subs	r3, r1, r3
 8007af0:	00db      	lsls	r3, r3, #3
 8007af2:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8007af6:	4b36      	ldr	r3, [pc, #216]	@ (8007bd0 <UART_SetConfig+0x2d4>)
 8007af8:	fba3 2302 	umull	r2, r3, r3, r2
 8007afc:	095b      	lsrs	r3, r3, #5
 8007afe:	005b      	lsls	r3, r3, #1
 8007b00:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8007b04:	441c      	add	r4, r3
 8007b06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007b0a:	2200      	movs	r2, #0
 8007b0c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007b10:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8007b14:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8007b18:	4642      	mov	r2, r8
 8007b1a:	464b      	mov	r3, r9
 8007b1c:	1891      	adds	r1, r2, r2
 8007b1e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8007b20:	415b      	adcs	r3, r3
 8007b22:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8007b24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8007b28:	4641      	mov	r1, r8
 8007b2a:	1851      	adds	r1, r2, r1
 8007b2c:	6339      	str	r1, [r7, #48]	@ 0x30
 8007b2e:	4649      	mov	r1, r9
 8007b30:	414b      	adcs	r3, r1
 8007b32:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b34:	f04f 0200 	mov.w	r2, #0
 8007b38:	f04f 0300 	mov.w	r3, #0
 8007b3c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8007b40:	4659      	mov	r1, fp
 8007b42:	00cb      	lsls	r3, r1, #3
 8007b44:	4651      	mov	r1, sl
 8007b46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b4a:	4651      	mov	r1, sl
 8007b4c:	00ca      	lsls	r2, r1, #3
 8007b4e:	4610      	mov	r0, r2
 8007b50:	4619      	mov	r1, r3
 8007b52:	4603      	mov	r3, r0
 8007b54:	4642      	mov	r2, r8
 8007b56:	189b      	adds	r3, r3, r2
 8007b58:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007b5c:	464b      	mov	r3, r9
 8007b5e:	460a      	mov	r2, r1
 8007b60:	eb42 0303 	adc.w	r3, r2, r3
 8007b64:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007b68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007b6c:	685b      	ldr	r3, [r3, #4]
 8007b6e:	2200      	movs	r2, #0
 8007b70:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007b74:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8007b78:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8007b7c:	460b      	mov	r3, r1
 8007b7e:	18db      	adds	r3, r3, r3
 8007b80:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007b82:	4613      	mov	r3, r2
 8007b84:	eb42 0303 	adc.w	r3, r2, r3
 8007b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007b8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8007b8e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8007b92:	f7f9 f811 	bl	8000bb8 <__aeabi_uldivmod>
 8007b96:	4602      	mov	r2, r0
 8007b98:	460b      	mov	r3, r1
 8007b9a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bd0 <UART_SetConfig+0x2d4>)
 8007b9c:	fba3 1302 	umull	r1, r3, r3, r2
 8007ba0:	095b      	lsrs	r3, r3, #5
 8007ba2:	2164      	movs	r1, #100	@ 0x64
 8007ba4:	fb01 f303 	mul.w	r3, r1, r3
 8007ba8:	1ad3      	subs	r3, r2, r3
 8007baa:	00db      	lsls	r3, r3, #3
 8007bac:	3332      	adds	r3, #50	@ 0x32
 8007bae:	4a08      	ldr	r2, [pc, #32]	@ (8007bd0 <UART_SetConfig+0x2d4>)
 8007bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8007bb4:	095b      	lsrs	r3, r3, #5
 8007bb6:	f003 0207 	and.w	r2, r3, #7
 8007bba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	4422      	add	r2, r4
 8007bc2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007bc4:	e106      	b.n	8007dd4 <UART_SetConfig+0x4d8>
 8007bc6:	bf00      	nop
 8007bc8:	40011000 	.word	0x40011000
 8007bcc:	40011400 	.word	0x40011400
 8007bd0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007bd4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8007bde:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8007be2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8007be6:	4642      	mov	r2, r8
 8007be8:	464b      	mov	r3, r9
 8007bea:	1891      	adds	r1, r2, r2
 8007bec:	6239      	str	r1, [r7, #32]
 8007bee:	415b      	adcs	r3, r3
 8007bf0:	627b      	str	r3, [r7, #36]	@ 0x24
 8007bf2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007bf6:	4641      	mov	r1, r8
 8007bf8:	1854      	adds	r4, r2, r1
 8007bfa:	4649      	mov	r1, r9
 8007bfc:	eb43 0501 	adc.w	r5, r3, r1
 8007c00:	f04f 0200 	mov.w	r2, #0
 8007c04:	f04f 0300 	mov.w	r3, #0
 8007c08:	00eb      	lsls	r3, r5, #3
 8007c0a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007c0e:	00e2      	lsls	r2, r4, #3
 8007c10:	4614      	mov	r4, r2
 8007c12:	461d      	mov	r5, r3
 8007c14:	4643      	mov	r3, r8
 8007c16:	18e3      	adds	r3, r4, r3
 8007c18:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8007c1c:	464b      	mov	r3, r9
 8007c1e:	eb45 0303 	adc.w	r3, r5, r3
 8007c22:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8007c26:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007c2a:	685b      	ldr	r3, [r3, #4]
 8007c2c:	2200      	movs	r2, #0
 8007c2e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007c32:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8007c36:	f04f 0200 	mov.w	r2, #0
 8007c3a:	f04f 0300 	mov.w	r3, #0
 8007c3e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8007c42:	4629      	mov	r1, r5
 8007c44:	008b      	lsls	r3, r1, #2
 8007c46:	4621      	mov	r1, r4
 8007c48:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c4c:	4621      	mov	r1, r4
 8007c4e:	008a      	lsls	r2, r1, #2
 8007c50:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8007c54:	f7f8 ffb0 	bl	8000bb8 <__aeabi_uldivmod>
 8007c58:	4602      	mov	r2, r0
 8007c5a:	460b      	mov	r3, r1
 8007c5c:	4b60      	ldr	r3, [pc, #384]	@ (8007de0 <UART_SetConfig+0x4e4>)
 8007c5e:	fba3 2302 	umull	r2, r3, r3, r2
 8007c62:	095b      	lsrs	r3, r3, #5
 8007c64:	011c      	lsls	r4, r3, #4
 8007c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8007c70:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8007c74:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8007c78:	4642      	mov	r2, r8
 8007c7a:	464b      	mov	r3, r9
 8007c7c:	1891      	adds	r1, r2, r2
 8007c7e:	61b9      	str	r1, [r7, #24]
 8007c80:	415b      	adcs	r3, r3
 8007c82:	61fb      	str	r3, [r7, #28]
 8007c84:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007c88:	4641      	mov	r1, r8
 8007c8a:	1851      	adds	r1, r2, r1
 8007c8c:	6139      	str	r1, [r7, #16]
 8007c8e:	4649      	mov	r1, r9
 8007c90:	414b      	adcs	r3, r1
 8007c92:	617b      	str	r3, [r7, #20]
 8007c94:	f04f 0200 	mov.w	r2, #0
 8007c98:	f04f 0300 	mov.w	r3, #0
 8007c9c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007ca0:	4659      	mov	r1, fp
 8007ca2:	00cb      	lsls	r3, r1, #3
 8007ca4:	4651      	mov	r1, sl
 8007ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007caa:	4651      	mov	r1, sl
 8007cac:	00ca      	lsls	r2, r1, #3
 8007cae:	4610      	mov	r0, r2
 8007cb0:	4619      	mov	r1, r3
 8007cb2:	4603      	mov	r3, r0
 8007cb4:	4642      	mov	r2, r8
 8007cb6:	189b      	adds	r3, r3, r2
 8007cb8:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007cbc:	464b      	mov	r3, r9
 8007cbe:	460a      	mov	r2, r1
 8007cc0:	eb42 0303 	adc.w	r3, r2, r3
 8007cc4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007ccc:	685b      	ldr	r3, [r3, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007cd2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8007cd4:	f04f 0200 	mov.w	r2, #0
 8007cd8:	f04f 0300 	mov.w	r3, #0
 8007cdc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8007ce0:	4649      	mov	r1, r9
 8007ce2:	008b      	lsls	r3, r1, #2
 8007ce4:	4641      	mov	r1, r8
 8007ce6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007cea:	4641      	mov	r1, r8
 8007cec:	008a      	lsls	r2, r1, #2
 8007cee:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8007cf2:	f7f8 ff61 	bl	8000bb8 <__aeabi_uldivmod>
 8007cf6:	4602      	mov	r2, r0
 8007cf8:	460b      	mov	r3, r1
 8007cfa:	4611      	mov	r1, r2
 8007cfc:	4b38      	ldr	r3, [pc, #224]	@ (8007de0 <UART_SetConfig+0x4e4>)
 8007cfe:	fba3 2301 	umull	r2, r3, r3, r1
 8007d02:	095b      	lsrs	r3, r3, #5
 8007d04:	2264      	movs	r2, #100	@ 0x64
 8007d06:	fb02 f303 	mul.w	r3, r2, r3
 8007d0a:	1acb      	subs	r3, r1, r3
 8007d0c:	011b      	lsls	r3, r3, #4
 8007d0e:	3332      	adds	r3, #50	@ 0x32
 8007d10:	4a33      	ldr	r2, [pc, #204]	@ (8007de0 <UART_SetConfig+0x4e4>)
 8007d12:	fba2 2303 	umull	r2, r3, r2, r3
 8007d16:	095b      	lsrs	r3, r3, #5
 8007d18:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8007d1c:	441c      	add	r4, r3
 8007d1e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007d22:	2200      	movs	r2, #0
 8007d24:	673b      	str	r3, [r7, #112]	@ 0x70
 8007d26:	677a      	str	r2, [r7, #116]	@ 0x74
 8007d28:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8007d2c:	4642      	mov	r2, r8
 8007d2e:	464b      	mov	r3, r9
 8007d30:	1891      	adds	r1, r2, r2
 8007d32:	60b9      	str	r1, [r7, #8]
 8007d34:	415b      	adcs	r3, r3
 8007d36:	60fb      	str	r3, [r7, #12]
 8007d38:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007d3c:	4641      	mov	r1, r8
 8007d3e:	1851      	adds	r1, r2, r1
 8007d40:	6039      	str	r1, [r7, #0]
 8007d42:	4649      	mov	r1, r9
 8007d44:	414b      	adcs	r3, r1
 8007d46:	607b      	str	r3, [r7, #4]
 8007d48:	f04f 0200 	mov.w	r2, #0
 8007d4c:	f04f 0300 	mov.w	r3, #0
 8007d50:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007d54:	4659      	mov	r1, fp
 8007d56:	00cb      	lsls	r3, r1, #3
 8007d58:	4651      	mov	r1, sl
 8007d5a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007d5e:	4651      	mov	r1, sl
 8007d60:	00ca      	lsls	r2, r1, #3
 8007d62:	4610      	mov	r0, r2
 8007d64:	4619      	mov	r1, r3
 8007d66:	4603      	mov	r3, r0
 8007d68:	4642      	mov	r2, r8
 8007d6a:	189b      	adds	r3, r3, r2
 8007d6c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007d6e:	464b      	mov	r3, r9
 8007d70:	460a      	mov	r2, r1
 8007d72:	eb42 0303 	adc.w	r3, r2, r3
 8007d76:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007d78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	2200      	movs	r2, #0
 8007d80:	663b      	str	r3, [r7, #96]	@ 0x60
 8007d82:	667a      	str	r2, [r7, #100]	@ 0x64
 8007d84:	f04f 0200 	mov.w	r2, #0
 8007d88:	f04f 0300 	mov.w	r3, #0
 8007d8c:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8007d90:	4649      	mov	r1, r9
 8007d92:	008b      	lsls	r3, r1, #2
 8007d94:	4641      	mov	r1, r8
 8007d96:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007d9a:	4641      	mov	r1, r8
 8007d9c:	008a      	lsls	r2, r1, #2
 8007d9e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8007da2:	f7f8 ff09 	bl	8000bb8 <__aeabi_uldivmod>
 8007da6:	4602      	mov	r2, r0
 8007da8:	460b      	mov	r3, r1
 8007daa:	4b0d      	ldr	r3, [pc, #52]	@ (8007de0 <UART_SetConfig+0x4e4>)
 8007dac:	fba3 1302 	umull	r1, r3, r3, r2
 8007db0:	095b      	lsrs	r3, r3, #5
 8007db2:	2164      	movs	r1, #100	@ 0x64
 8007db4:	fb01 f303 	mul.w	r3, r1, r3
 8007db8:	1ad3      	subs	r3, r2, r3
 8007dba:	011b      	lsls	r3, r3, #4
 8007dbc:	3332      	adds	r3, #50	@ 0x32
 8007dbe:	4a08      	ldr	r2, [pc, #32]	@ (8007de0 <UART_SetConfig+0x4e4>)
 8007dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc4:	095b      	lsrs	r3, r3, #5
 8007dc6:	f003 020f 	and.w	r2, r3, #15
 8007dca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4422      	add	r2, r4
 8007dd2:	609a      	str	r2, [r3, #8]
}
 8007dd4:	bf00      	nop
 8007dd6:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007de0:	51eb851f 	.word	0x51eb851f

08007de4 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 8007de4:	b084      	sub	sp, #16
 8007de6:	b480      	push	{r7}
 8007de8:	b085      	sub	sp, #20
 8007dea:	af00      	add	r7, sp, #0
 8007dec:	6078      	str	r0, [r7, #4]
 8007dee:	f107 001c 	add.w	r0, r7, #28
 8007df2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 8007df6:	2300      	movs	r3, #0
 8007df8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 8007dfa:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 8007dfc:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 8007dfe:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 8007e00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 8007e02:	431a      	orrs	r2, r3
             Init.BusWide             |\
 8007e04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 8007e06:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 8007e08:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 8007e0a:	431a      	orrs	r2, r3
             Init.ClockDiv
 8007e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 8007e0e:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 8007e10:	68fa      	ldr	r2, [r7, #12]
 8007e12:	4313      	orrs	r3, r2
 8007e14:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	685b      	ldr	r3, [r3, #4]
 8007e1a:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 8007e1e:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007e22:	68fa      	ldr	r2, [r7, #12]
 8007e24:	431a      	orrs	r2, r3
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8007e2a:	2300      	movs	r3, #0
}
 8007e2c:	4618      	mov	r0, r3
 8007e2e:	3714      	adds	r7, #20
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	b004      	add	sp, #16
 8007e38:	4770      	bx	lr

08007e3a <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 8007e3a:	b480      	push	{r7}
 8007e3c:	b083      	sub	sp, #12
 8007e3e:	af00      	add	r7, sp, #0
 8007e40:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 8007e48:	4618      	mov	r0, r3
 8007e4a:	370c      	adds	r7, #12
 8007e4c:	46bd      	mov	sp, r7
 8007e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e52:	4770      	bx	lr

08007e54 <SDIO_WriteFIFO>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  pWriteData: pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_WriteFIFO(SDIO_TypeDef *SDIOx, uint32_t *pWriteData)
{ 
 8007e54:	b480      	push	{r7}
 8007e56:	b083      	sub	sp, #12
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	6078      	str	r0, [r7, #4]
 8007e5c:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */ 
  SDIOx->FIFO = *pWriteData;
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	681a      	ldr	r2, [r3, #0]
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	370c      	adds	r7, #12
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr

08007e76 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 8007e76:	b480      	push	{r7}
 8007e78:	b083      	sub	sp, #12
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	2203      	movs	r2, #3
 8007e82:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8007e84:	2300      	movs	r3, #0
}
 8007e86:	4618      	mov	r0, r3
 8007e88:	370c      	adds	r7, #12
 8007e8a:	46bd      	mov	sp, r7
 8007e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e90:	4770      	bx	lr

08007e92 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 8007e92:	b480      	push	{r7}
 8007e94:	b083      	sub	sp, #12
 8007e96:	af00      	add	r7, sp, #0
 8007e98:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	f003 0303 	and.w	r3, r3, #3
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	370c      	adds	r7, #12
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b085      	sub	sp, #20
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
 8007eb6:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007eb8:	2300      	movs	r3, #0
 8007eba:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 8007ebc:	683b      	ldr	r3, [r7, #0]
 8007ebe:	681a      	ldr	r2, [r3, #0]
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007ecc:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 8007ed2:	431a      	orrs	r2, r3
                       Command->CPSM);
 8007ed4:	683b      	ldr	r3, [r7, #0]
 8007ed6:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8007ed8:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8007eda:	68fa      	ldr	r2, [r7, #12]
 8007edc:	4313      	orrs	r3, r2
 8007ede:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8007ee8:	f023 030f 	bic.w	r3, r3, #15
 8007eec:	68fa      	ldr	r2, [r7, #12]
 8007eee:	431a      	orrs	r2, r3
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 8007ef4:	2300      	movs	r3, #0
}
 8007ef6:	4618      	mov	r0, r3
 8007ef8:	3714      	adds	r7, #20
 8007efa:	46bd      	mov	sp, r7
 8007efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f00:	4770      	bx	lr

08007f02 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 8007f02:	b480      	push	{r7}
 8007f04:	b083      	sub	sp, #12
 8007f06:	af00      	add	r7, sp, #0
 8007f08:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	691b      	ldr	r3, [r3, #16]
 8007f0e:	b2db      	uxtb	r3, r3
}
 8007f10:	4618      	mov	r0, r3
 8007f12:	370c      	adds	r7, #12
 8007f14:	46bd      	mov	sp, r7
 8007f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f1a:	4770      	bx	lr

08007f1c <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b085      	sub	sp, #20
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 8007f26:	687b      	ldr	r3, [r7, #4]
 8007f28:	3314      	adds	r3, #20
 8007f2a:	461a      	mov	r2, r3
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	4413      	add	r3, r2
 8007f30:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	681b      	ldr	r3, [r3, #0]
}  
 8007f36:	4618      	mov	r0, r3
 8007f38:	3714      	adds	r7, #20
 8007f3a:	46bd      	mov	sp, r7
 8007f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f40:	4770      	bx	lr

08007f42 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 8007f42:	b480      	push	{r7}
 8007f44:	b085      	sub	sp, #20
 8007f46:	af00      	add	r7, sp, #0
 8007f48:	6078      	str	r0, [r7, #4]
 8007f4a:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8007f4c:	2300      	movs	r3, #0
 8007f4e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 8007f50:	683b      	ldr	r3, [r7, #0]
 8007f52:	681a      	ldr	r2, [r3, #0]
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 8007f58:	683b      	ldr	r3, [r7, #0]
 8007f5a:	685a      	ldr	r2, [r3, #4]
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 8007f64:	683b      	ldr	r3, [r7, #0]
 8007f66:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007f68:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 8007f6e:	431a      	orrs	r2, r3
                       Data->DPSM);
 8007f70:	683b      	ldr	r3, [r7, #0]
 8007f72:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 8007f74:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 8007f76:	68fa      	ldr	r2, [r7, #12]
 8007f78:	4313      	orrs	r3, r2
 8007f7a:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f80:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	431a      	orrs	r2, r3
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007f8c:	2300      	movs	r3, #0

}
 8007f8e:	4618      	mov	r0, r3
 8007f90:	3714      	adds	r7, #20
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr

08007f9a <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 8007f9a:	b580      	push	{r7, lr}
 8007f9c:	b088      	sub	sp, #32
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
 8007fa2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8007fa4:	683b      	ldr	r3, [r7, #0]
 8007fa6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8007fa8:	2310      	movs	r3, #16
 8007faa:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007fac:	2340      	movs	r3, #64	@ 0x40
 8007fae:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007fb0:	2300      	movs	r3, #0
 8007fb2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007fb4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007fb8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007fba:	f107 0308 	add.w	r3, r7, #8
 8007fbe:	4619      	mov	r1, r3
 8007fc0:	6878      	ldr	r0, [r7, #4]
 8007fc2:	f7ff ff74 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 8007fc6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007fca:	2110      	movs	r1, #16
 8007fcc:	6878      	ldr	r0, [r7, #4]
 8007fce:	f000 fa19 	bl	8008404 <SDMMC_GetCmdResp1>
 8007fd2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8007fd4:	69fb      	ldr	r3, [r7, #28]
}
 8007fd6:	4618      	mov	r0, r3
 8007fd8:	3720      	adds	r7, #32
 8007fda:	46bd      	mov	sp, r7
 8007fdc:	bd80      	pop	{r7, pc}

08007fde <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8007fde:	b580      	push	{r7, lr}
 8007fe0:	b088      	sub	sp, #32
 8007fe2:	af00      	add	r7, sp, #0
 8007fe4:	6078      	str	r0, [r7, #4]
 8007fe6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8007fe8:	683b      	ldr	r3, [r7, #0]
 8007fea:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8007fec:	2311      	movs	r3, #17
 8007fee:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8007ff0:	2340      	movs	r3, #64	@ 0x40
 8007ff2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8007ff8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007ffc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8007ffe:	f107 0308 	add.w	r3, r7, #8
 8008002:	4619      	mov	r1, r3
 8008004:	6878      	ldr	r0, [r7, #4]
 8008006:	f7ff ff52 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800800a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800800e:	2111      	movs	r1, #17
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 f9f7 	bl	8008404 <SDMMC_GetCmdResp1>
 8008016:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008018:	69fb      	ldr	r3, [r7, #28]
}
 800801a:	4618      	mov	r0, r3
 800801c:	3720      	adds	r7, #32
 800801e:	46bd      	mov	sp, r7
 8008020:	bd80      	pop	{r7, pc}

08008022 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 8008022:	b580      	push	{r7, lr}
 8008024:	b088      	sub	sp, #32
 8008026:	af00      	add	r7, sp, #0
 8008028:	6078      	str	r0, [r7, #4]
 800802a:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8008030:	2312      	movs	r3, #18
 8008032:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008034:	2340      	movs	r3, #64	@ 0x40
 8008036:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008038:	2300      	movs	r3, #0
 800803a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800803c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008040:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008042:	f107 0308 	add.w	r3, r7, #8
 8008046:	4619      	mov	r1, r3
 8008048:	6878      	ldr	r0, [r7, #4]
 800804a:	f7ff ff30 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800804e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008052:	2112      	movs	r1, #18
 8008054:	6878      	ldr	r0, [r7, #4]
 8008056:	f000 f9d5 	bl	8008404 <SDMMC_GetCmdResp1>
 800805a:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800805c:	69fb      	ldr	r3, [r7, #28]
}
 800805e:	4618      	mov	r0, r3
 8008060:	3720      	adds	r7, #32
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 8008066:	b580      	push	{r7, lr}
 8008068:	b088      	sub	sp, #32
 800806a:	af00      	add	r7, sp, #0
 800806c:	6078      	str	r0, [r7, #4]
 800806e:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8008074:	2318      	movs	r3, #24
 8008076:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008078:	2340      	movs	r3, #64	@ 0x40
 800807a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800807c:	2300      	movs	r3, #0
 800807e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008080:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008084:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008086:	f107 0308 	add.w	r3, r7, #8
 800808a:	4619      	mov	r1, r3
 800808c:	6878      	ldr	r0, [r7, #4]
 800808e:	f7ff ff0e 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 8008092:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008096:	2118      	movs	r1, #24
 8008098:	6878      	ldr	r0, [r7, #4]
 800809a:	f000 f9b3 	bl	8008404 <SDMMC_GetCmdResp1>
 800809e:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80080a0:	69fb      	ldr	r3, [r7, #28]
}
 80080a2:	4618      	mov	r0, r3
 80080a4:	3720      	adds	r7, #32
 80080a6:	46bd      	mov	sp, r7
 80080a8:	bd80      	pop	{r7, pc}

080080aa <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 80080aa:	b580      	push	{r7, lr}
 80080ac:	b088      	sub	sp, #32
 80080ae:	af00      	add	r7, sp, #0
 80080b0:	6078      	str	r0, [r7, #4]
 80080b2:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 80080b4:	683b      	ldr	r3, [r7, #0]
 80080b6:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 80080b8:	2319      	movs	r3, #25
 80080ba:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80080bc:	2340      	movs	r3, #64	@ 0x40
 80080be:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80080c0:	2300      	movs	r3, #0
 80080c2:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80080c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80080c8:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80080ca:	f107 0308 	add.w	r3, r7, #8
 80080ce:	4619      	mov	r1, r3
 80080d0:	6878      	ldr	r0, [r7, #4]
 80080d2:	f7ff feec 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 80080d6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80080da:	2119      	movs	r1, #25
 80080dc:	6878      	ldr	r0, [r7, #4]
 80080de:	f000 f991 	bl	8008404 <SDMMC_GetCmdResp1>
 80080e2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80080e4:	69fb      	ldr	r3, [r7, #28]
}
 80080e6:	4618      	mov	r0, r3
 80080e8:	3720      	adds	r7, #32
 80080ea:	46bd      	mov	sp, r7
 80080ec:	bd80      	pop	{r7, pc}
	...

080080f0 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b088      	sub	sp, #32
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 80080f8:	2300      	movs	r3, #0
 80080fa:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 80080fc:	230c      	movs	r3, #12
 80080fe:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008100:	2340      	movs	r3, #64	@ 0x40
 8008102:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008104:	2300      	movs	r3, #0
 8008106:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008108:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800810c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800810e:	f107 0308 	add.w	r3, r7, #8
 8008112:	4619      	mov	r1, r3
 8008114:	6878      	ldr	r0, [r7, #4]
 8008116:	f7ff feca 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800811a:	4a05      	ldr	r2, [pc, #20]	@ (8008130 <SDMMC_CmdStopTransfer+0x40>)
 800811c:	210c      	movs	r1, #12
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f000 f970 	bl	8008404 <SDMMC_GetCmdResp1>
 8008124:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008126:	69fb      	ldr	r3, [r7, #28]
}
 8008128:	4618      	mov	r0, r3
 800812a:	3720      	adds	r7, #32
 800812c:	46bd      	mov	sp, r7
 800812e:	bd80      	pop	{r7, pc}
 8008130:	05f5e100 	.word	0x05f5e100

08008134 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 8008134:	b580      	push	{r7, lr}
 8008136:	b08a      	sub	sp, #40	@ 0x28
 8008138:	af00      	add	r7, sp, #0
 800813a:	60f8      	str	r0, [r7, #12]
 800813c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8008140:	683b      	ldr	r3, [r7, #0]
 8008142:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8008144:	2307      	movs	r3, #7
 8008146:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008148:	2340      	movs	r3, #64	@ 0x40
 800814a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800814c:	2300      	movs	r3, #0
 800814e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008150:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008154:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008156:	f107 0310 	add.w	r3, r7, #16
 800815a:	4619      	mov	r1, r3
 800815c:	68f8      	ldr	r0, [r7, #12]
 800815e:	f7ff fea6 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 8008162:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008166:	2107      	movs	r1, #7
 8008168:	68f8      	ldr	r0, [r7, #12]
 800816a:	f000 f94b 	bl	8008404 <SDMMC_GetCmdResp1>
 800816e:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 8008170:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008172:	4618      	mov	r0, r3
 8008174:	3728      	adds	r7, #40	@ 0x28
 8008176:	46bd      	mov	sp, r7
 8008178:	bd80      	pop	{r7, pc}

0800817a <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800817a:	b580      	push	{r7, lr}
 800817c:	b088      	sub	sp, #32
 800817e:	af00      	add	r7, sp, #0
 8008180:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 8008182:	2300      	movs	r3, #0
 8008184:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8008186:	2300      	movs	r3, #0
 8008188:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800818a:	2300      	movs	r3, #0
 800818c:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800818e:	2300      	movs	r3, #0
 8008190:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008192:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008196:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008198:	f107 0308 	add.w	r3, r7, #8
 800819c:	4619      	mov	r1, r3
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f7ff fe85 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f000 fb65 	bl	8008874 <SDMMC_GetCmdError>
 80081aa:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80081ac:	69fb      	ldr	r3, [r7, #28]
}
 80081ae:	4618      	mov	r0, r3
 80081b0:	3720      	adds	r7, #32
 80081b2:	46bd      	mov	sp, r7
 80081b4:	bd80      	pop	{r7, pc}

080081b6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 80081b6:	b580      	push	{r7, lr}
 80081b8:	b088      	sub	sp, #32
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 80081be:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 80081c2:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 80081c4:	2308      	movs	r3, #8
 80081c6:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80081c8:	2340      	movs	r3, #64	@ 0x40
 80081ca:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80081cc:	2300      	movs	r3, #0
 80081ce:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80081d0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80081d4:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80081d6:	f107 0308 	add.w	r3, r7, #8
 80081da:	4619      	mov	r1, r3
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f7ff fe66 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 faf8 	bl	80087d8 <SDMMC_GetCmdResp7>
 80081e8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80081ea:	69fb      	ldr	r3, [r7, #28]
}
 80081ec:	4618      	mov	r0, r3
 80081ee:	3720      	adds	r7, #32
 80081f0:	46bd      	mov	sp, r7
 80081f2:	bd80      	pop	{r7, pc}

080081f4 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80081f4:	b580      	push	{r7, lr}
 80081f6:	b088      	sub	sp, #32
 80081f8:	af00      	add	r7, sp, #0
 80081fa:	6078      	str	r0, [r7, #4]
 80081fc:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8008202:	2337      	movs	r3, #55	@ 0x37
 8008204:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008206:	2340      	movs	r3, #64	@ 0x40
 8008208:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800820a:	2300      	movs	r3, #0
 800820c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800820e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008212:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008214:	f107 0308 	add.w	r3, r7, #8
 8008218:	4619      	mov	r1, r3
 800821a:	6878      	ldr	r0, [r7, #4]
 800821c:	f7ff fe47 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 8008220:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008224:	2137      	movs	r1, #55	@ 0x37
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f8ec 	bl	8008404 <SDMMC_GetCmdResp1>
 800822c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800822e:	69fb      	ldr	r3, [r7, #28]
}
 8008230:	4618      	mov	r0, r3
 8008232:	3720      	adds	r7, #32
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}

08008238 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008238:	b580      	push	{r7, lr}
 800823a:	b088      	sub	sp, #32
 800823c:	af00      	add	r7, sp, #0
 800823e:	6078      	str	r0, [r7, #4]
 8008240:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8008242:	683b      	ldr	r3, [r7, #0]
 8008244:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8008248:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800824c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800824e:	2329      	movs	r3, #41	@ 0x29
 8008250:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008252:	2340      	movs	r3, #64	@ 0x40
 8008254:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008256:	2300      	movs	r3, #0
 8008258:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800825a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800825e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008260:	f107 0308 	add.w	r3, r7, #8
 8008264:	4619      	mov	r1, r3
 8008266:	6878      	ldr	r0, [r7, #4]
 8008268:	f7ff fe21 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800826c:	6878      	ldr	r0, [r7, #4]
 800826e:	f000 f9ff 	bl	8008670 <SDMMC_GetCmdResp3>
 8008272:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008274:	69fb      	ldr	r3, [r7, #28]
}
 8008276:	4618      	mov	r0, r3
 8008278:	3720      	adds	r7, #32
 800827a:	46bd      	mov	sp, r7
 800827c:	bd80      	pop	{r7, pc}

0800827e <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800827e:	b580      	push	{r7, lr}
 8008280:	b088      	sub	sp, #32
 8008282:	af00      	add	r7, sp, #0
 8008284:	6078      	str	r0, [r7, #4]
 8008286:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 8008288:	683b      	ldr	r3, [r7, #0]
 800828a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800828c:	2306      	movs	r3, #6
 800828e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008290:	2340      	movs	r3, #64	@ 0x40
 8008292:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008294:	2300      	movs	r3, #0
 8008296:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008298:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800829c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800829e:	f107 0308 	add.w	r3, r7, #8
 80082a2:	4619      	mov	r1, r3
 80082a4:	6878      	ldr	r0, [r7, #4]
 80082a6:	f7ff fe02 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 80082aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082ae:	2106      	movs	r1, #6
 80082b0:	6878      	ldr	r0, [r7, #4]
 80082b2:	f000 f8a7 	bl	8008404 <SDMMC_GetCmdResp1>
 80082b6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082b8:	69fb      	ldr	r3, [r7, #28]
}
 80082ba:	4618      	mov	r0, r3
 80082bc:	3720      	adds	r7, #32
 80082be:	46bd      	mov	sp, r7
 80082c0:	bd80      	pop	{r7, pc}

080082c2 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 80082c2:	b580      	push	{r7, lr}
 80082c4:	b088      	sub	sp, #32
 80082c6:	af00      	add	r7, sp, #0
 80082c8:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 80082ca:	2300      	movs	r3, #0
 80082cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 80082ce:	2333      	movs	r3, #51	@ 0x33
 80082d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80082d2:	2340      	movs	r3, #64	@ 0x40
 80082d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80082d6:	2300      	movs	r3, #0
 80082d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80082da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80082de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80082e0:	f107 0308 	add.w	r3, r7, #8
 80082e4:	4619      	mov	r1, r3
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f7ff fde1 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 80082ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082f0:	2133      	movs	r1, #51	@ 0x33
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f000 f886 	bl	8008404 <SDMMC_GetCmdResp1>
 80082f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80082fa:	69fb      	ldr	r3, [r7, #28]
}
 80082fc:	4618      	mov	r0, r3
 80082fe:	3720      	adds	r7, #32
 8008300:	46bd      	mov	sp, r7
 8008302:	bd80      	pop	{r7, pc}

08008304 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 8008304:	b580      	push	{r7, lr}
 8008306:	b088      	sub	sp, #32
 8008308:	af00      	add	r7, sp, #0
 800830a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800830c:	2300      	movs	r3, #0
 800830e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8008310:	2302      	movs	r3, #2
 8008312:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008314:	23c0      	movs	r3, #192	@ 0xc0
 8008316:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008318:	2300      	movs	r3, #0
 800831a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800831c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008320:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008322:	f107 0308 	add.w	r3, r7, #8
 8008326:	4619      	mov	r1, r3
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	f7ff fdc0 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800832e:	6878      	ldr	r0, [r7, #4]
 8008330:	f000 f956 	bl	80085e0 <SDMMC_GetCmdResp2>
 8008334:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008336:	69fb      	ldr	r3, [r7, #28]
}
 8008338:	4618      	mov	r0, r3
 800833a:	3720      	adds	r7, #32
 800833c:	46bd      	mov	sp, r7
 800833e:	bd80      	pop	{r7, pc}

08008340 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 8008340:	b580      	push	{r7, lr}
 8008342:	b088      	sub	sp, #32
 8008344:	af00      	add	r7, sp, #0
 8008346:	6078      	str	r0, [r7, #4]
 8008348:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800834a:	683b      	ldr	r3, [r7, #0]
 800834c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800834e:	2309      	movs	r3, #9
 8008350:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 8008352:	23c0      	movs	r3, #192	@ 0xc0
 8008354:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008356:	2300      	movs	r3, #0
 8008358:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800835a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800835e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 8008360:	f107 0308 	add.w	r3, r7, #8
 8008364:	4619      	mov	r1, r3
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f7ff fda1 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800836c:	6878      	ldr	r0, [r7, #4]
 800836e:	f000 f937 	bl	80085e0 <SDMMC_GetCmdResp2>
 8008372:	61f8      	str	r0, [r7, #28]

  return errorstate;
 8008374:	69fb      	ldr	r3, [r7, #28]
}
 8008376:	4618      	mov	r0, r3
 8008378:	3720      	adds	r7, #32
 800837a:	46bd      	mov	sp, r7
 800837c:	bd80      	pop	{r7, pc}

0800837e <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800837e:	b580      	push	{r7, lr}
 8008380:	b088      	sub	sp, #32
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
 8008386:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 8008388:	2300      	movs	r3, #0
 800838a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800838c:	2303      	movs	r3, #3
 800838e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 8008390:	2340      	movs	r3, #64	@ 0x40
 8008392:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 8008394:	2300      	movs	r3, #0
 8008396:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 8008398:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800839c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800839e:	f107 0308 	add.w	r3, r7, #8
 80083a2:	4619      	mov	r1, r3
 80083a4:	6878      	ldr	r0, [r7, #4]
 80083a6:	f7ff fd82 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 80083aa:	683a      	ldr	r2, [r7, #0]
 80083ac:	2103      	movs	r1, #3
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f99c 	bl	80086ec <SDMMC_GetCmdResp6>
 80083b4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083b6:	69fb      	ldr	r3, [r7, #28]
}
 80083b8:	4618      	mov	r0, r3
 80083ba:	3720      	adds	r7, #32
 80083bc:	46bd      	mov	sp, r7
 80083be:	bd80      	pop	{r7, pc}

080083c0 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 80083c0:	b580      	push	{r7, lr}
 80083c2:	b088      	sub	sp, #32
 80083c4:	af00      	add	r7, sp, #0
 80083c6:	6078      	str	r0, [r7, #4]
 80083c8:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 80083ce:	230d      	movs	r3, #13
 80083d0:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 80083d2:	2340      	movs	r3, #64	@ 0x40
 80083d4:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 80083d6:	2300      	movs	r3, #0
 80083d8:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 80083da:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80083de:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 80083e0:	f107 0308 	add.w	r3, r7, #8
 80083e4:	4619      	mov	r1, r3
 80083e6:	6878      	ldr	r0, [r7, #4]
 80083e8:	f7ff fd61 	bl	8007eae <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 80083ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80083f0:	210d      	movs	r1, #13
 80083f2:	6878      	ldr	r0, [r7, #4]
 80083f4:	f000 f806 	bl	8008404 <SDMMC_GetCmdResp1>
 80083f8:	61f8      	str	r0, [r7, #28]

  return errorstate;
 80083fa:	69fb      	ldr	r3, [r7, #28]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3720      	adds	r7, #32
 8008400:	46bd      	mov	sp, r7
 8008402:	bd80      	pop	{r7, pc}

08008404 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 8008404:	b580      	push	{r7, lr}
 8008406:	b088      	sub	sp, #32
 8008408:	af00      	add	r7, sp, #0
 800840a:	60f8      	str	r0, [r7, #12]
 800840c:	460b      	mov	r3, r1
 800840e:	607a      	str	r2, [r7, #4]
 8008410:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8008412:	4b70      	ldr	r3, [pc, #448]	@ (80085d4 <SDMMC_GetCmdResp1+0x1d0>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	4a70      	ldr	r2, [pc, #448]	@ (80085d8 <SDMMC_GetCmdResp1+0x1d4>)
 8008418:	fba2 2303 	umull	r2, r3, r2, r3
 800841c:	0a5a      	lsrs	r2, r3, #9
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	fb02 f303 	mul.w	r3, r2, r3
 8008424:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008426:	69fb      	ldr	r3, [r7, #28]
 8008428:	1e5a      	subs	r2, r3, #1
 800842a:	61fa      	str	r2, [r7, #28]
 800842c:	2b00      	cmp	r3, #0
 800842e:	d102      	bne.n	8008436 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008430:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008434:	e0c9      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800843a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800843c:	69bb      	ldr	r3, [r7, #24]
 800843e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008442:	2b00      	cmp	r3, #0
 8008444:	d0ef      	beq.n	8008426 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008446:	69bb      	ldr	r3, [r7, #24]
 8008448:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800844c:	2b00      	cmp	r3, #0
 800844e:	d1ea      	bne.n	8008426 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008454:	f003 0304 	and.w	r3, r3, #4
 8008458:	2b00      	cmp	r3, #0
 800845a:	d004      	beq.n	8008466 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2204      	movs	r2, #4
 8008460:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008462:	2304      	movs	r3, #4
 8008464:	e0b1      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800846a:	f003 0301 	and.w	r3, r3, #1
 800846e:	2b00      	cmp	r3, #0
 8008470:	d004      	beq.n	800847c <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008472:	68fb      	ldr	r3, [r7, #12]
 8008474:	2201      	movs	r2, #1
 8008476:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008478:	2301      	movs	r3, #1
 800847a:	e0a6      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	22c5      	movs	r2, #197	@ 0xc5
 8008480:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008482:	68f8      	ldr	r0, [r7, #12]
 8008484:	f7ff fd3d 	bl	8007f02 <SDIO_GetCommandResponse>
 8008488:	4603      	mov	r3, r0
 800848a:	461a      	mov	r2, r3
 800848c:	7afb      	ldrb	r3, [r7, #11]
 800848e:	4293      	cmp	r3, r2
 8008490:	d001      	beq.n	8008496 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008492:	2301      	movs	r3, #1
 8008494:	e099      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008496:	2100      	movs	r1, #0
 8008498:	68f8      	ldr	r0, [r7, #12]
 800849a:	f7ff fd3f 	bl	8007f1c <SDIO_GetResponse>
 800849e:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 80084a0:	697a      	ldr	r2, [r7, #20]
 80084a2:	4b4e      	ldr	r3, [pc, #312]	@ (80085dc <SDMMC_GetCmdResp1+0x1d8>)
 80084a4:	4013      	ands	r3, r2
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d101      	bne.n	80084ae <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 80084aa:	2300      	movs	r3, #0
 80084ac:	e08d      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	da02      	bge.n	80084ba <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80084b4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80084b8:	e087      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 80084ba:	697b      	ldr	r3, [r7, #20]
 80084bc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80084c4:	2340      	movs	r3, #64	@ 0x40
 80084c6:	e080      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 80084c8:	697b      	ldr	r3, [r7, #20]
 80084ca:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d001      	beq.n	80084d6 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80084d2:	2380      	movs	r3, #128	@ 0x80
 80084d4:	e079      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80084d6:	697b      	ldr	r3, [r7, #20]
 80084d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d002      	beq.n	80084e6 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80084e0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80084e4:	e071      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80084e6:	697b      	ldr	r3, [r7, #20]
 80084e8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d002      	beq.n	80084f6 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80084f0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80084f4:	e069      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80084f6:	697b      	ldr	r3, [r7, #20]
 80084f8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d002      	beq.n	8008506 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 8008500:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008504:	e061      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800850c:	2b00      	cmp	r3, #0
 800850e:	d002      	beq.n	8008516 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 8008510:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8008514:	e059      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 8008516:	697b      	ldr	r3, [r7, #20]
 8008518:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800851c:	2b00      	cmp	r3, #0
 800851e:	d002      	beq.n	8008526 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 8008520:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8008524:	e051      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 8008526:	697b      	ldr	r3, [r7, #20]
 8008528:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800852c:	2b00      	cmp	r3, #0
 800852e:	d002      	beq.n	8008536 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008530:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8008534:	e049      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800853c:	2b00      	cmp	r3, #0
 800853e:	d002      	beq.n	8008546 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008540:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8008544:	e041      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800854c:	2b00      	cmp	r3, #0
 800854e:	d002      	beq.n	8008556 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008550:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008554:	e039      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 8008556:	697b      	ldr	r3, [r7, #20]
 8008558:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800855c:	2b00      	cmp	r3, #0
 800855e:	d002      	beq.n	8008566 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008560:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8008564:	e031      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800856c:	2b00      	cmp	r3, #0
 800856e:	d002      	beq.n	8008576 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008570:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8008574:	e029      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 8008576:	697b      	ldr	r3, [r7, #20]
 8008578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800857c:	2b00      	cmp	r3, #0
 800857e:	d002      	beq.n	8008586 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008580:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8008584:	e021      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 8008586:	697b      	ldr	r3, [r7, #20]
 8008588:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800858c:	2b00      	cmp	r3, #0
 800858e:	d002      	beq.n	8008596 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008590:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8008594:	e019      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800859c:	2b00      	cmp	r3, #0
 800859e:	d002      	beq.n	80085a6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 80085a0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80085a4:	e011      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d002      	beq.n	80085b6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 80085b0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80085b4:	e009      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 80085b6:	697b      	ldr	r3, [r7, #20]
 80085b8:	f003 0308 	and.w	r3, r3, #8
 80085bc:	2b00      	cmp	r3, #0
 80085be:	d002      	beq.n	80085c6 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 80085c0:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 80085c4:	e001      	b.n	80085ca <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80085c6:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3720      	adds	r7, #32
 80085ce:	46bd      	mov	sp, r7
 80085d0:	bd80      	pop	{r7, pc}
 80085d2:	bf00      	nop
 80085d4:	20000004 	.word	0x20000004
 80085d8:	10624dd3 	.word	0x10624dd3
 80085dc:	fdffe008 	.word	0xfdffe008

080085e0 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 80085e0:	b480      	push	{r7}
 80085e2:	b085      	sub	sp, #20
 80085e4:	af00      	add	r7, sp, #0
 80085e6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80085e8:	4b1f      	ldr	r3, [pc, #124]	@ (8008668 <SDMMC_GetCmdResp2+0x88>)
 80085ea:	681b      	ldr	r3, [r3, #0]
 80085ec:	4a1f      	ldr	r2, [pc, #124]	@ (800866c <SDMMC_GetCmdResp2+0x8c>)
 80085ee:	fba2 2303 	umull	r2, r3, r2, r3
 80085f2:	0a5b      	lsrs	r3, r3, #9
 80085f4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085f8:	fb02 f303 	mul.w	r3, r2, r3
 80085fc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	1e5a      	subs	r2, r3, #1
 8008602:	60fa      	str	r2, [r7, #12]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d102      	bne.n	800860e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008608:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800860c:	e026      	b.n	800865c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008612:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008614:	68bb      	ldr	r3, [r7, #8]
 8008616:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800861a:	2b00      	cmp	r3, #0
 800861c:	d0ef      	beq.n	80085fe <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008624:	2b00      	cmp	r3, #0
 8008626:	d1ea      	bne.n	80085fe <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800862c:	f003 0304 	and.w	r3, r3, #4
 8008630:	2b00      	cmp	r3, #0
 8008632:	d004      	beq.n	800863e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	2204      	movs	r2, #4
 8008638:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800863a:	2304      	movs	r3, #4
 800863c:	e00e      	b.n	800865c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	2b00      	cmp	r3, #0
 8008648:	d004      	beq.n	8008654 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2201      	movs	r2, #1
 800864e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008650:	2301      	movs	r3, #1
 8008652:	e003      	b.n	800865c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	22c5      	movs	r2, #197	@ 0xc5
 8008658:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800865a:	2300      	movs	r3, #0
}
 800865c:	4618      	mov	r0, r3
 800865e:	3714      	adds	r7, #20
 8008660:	46bd      	mov	sp, r7
 8008662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008666:	4770      	bx	lr
 8008668:	20000004 	.word	0x20000004
 800866c:	10624dd3 	.word	0x10624dd3

08008670 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 8008670:	b480      	push	{r7}
 8008672:	b085      	sub	sp, #20
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8008678:	4b1a      	ldr	r3, [pc, #104]	@ (80086e4 <SDMMC_GetCmdResp3+0x74>)
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	4a1a      	ldr	r2, [pc, #104]	@ (80086e8 <SDMMC_GetCmdResp3+0x78>)
 800867e:	fba2 2303 	umull	r2, r3, r2, r3
 8008682:	0a5b      	lsrs	r3, r3, #9
 8008684:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008688:	fb02 f303 	mul.w	r3, r2, r3
 800868c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	1e5a      	subs	r2, r3, #1
 8008692:	60fa      	str	r2, [r7, #12]
 8008694:	2b00      	cmp	r3, #0
 8008696:	d102      	bne.n	800869e <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008698:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800869c:	e01b      	b.n	80086d6 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086a2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d0ef      	beq.n	800868e <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 80086ae:	68bb      	ldr	r3, [r7, #8]
 80086b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 80086b4:	2b00      	cmp	r3, #0
 80086b6:	d1ea      	bne.n	800868e <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80086bc:	f003 0304 	and.w	r3, r3, #4
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d004      	beq.n	80086ce <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	2204      	movs	r2, #4
 80086c8:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 80086ca:	2304      	movs	r3, #4
 80086cc:	e003      	b.n	80086d6 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	22c5      	movs	r2, #197	@ 0xc5
 80086d2:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 80086d4:	2300      	movs	r3, #0
}
 80086d6:	4618      	mov	r0, r3
 80086d8:	3714      	adds	r7, #20
 80086da:	46bd      	mov	sp, r7
 80086dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e0:	4770      	bx	lr
 80086e2:	bf00      	nop
 80086e4:	20000004 	.word	0x20000004
 80086e8:	10624dd3 	.word	0x10624dd3

080086ec <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 80086ec:	b580      	push	{r7, lr}
 80086ee:	b088      	sub	sp, #32
 80086f0:	af00      	add	r7, sp, #0
 80086f2:	60f8      	str	r0, [r7, #12]
 80086f4:	460b      	mov	r3, r1
 80086f6:	607a      	str	r2, [r7, #4]
 80086f8:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80086fa:	4b35      	ldr	r3, [pc, #212]	@ (80087d0 <SDMMC_GetCmdResp6+0xe4>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a35      	ldr	r2, [pc, #212]	@ (80087d4 <SDMMC_GetCmdResp6+0xe8>)
 8008700:	fba2 2303 	umull	r2, r3, r2, r3
 8008704:	0a5b      	lsrs	r3, r3, #9
 8008706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800870a:	fb02 f303 	mul.w	r3, r2, r3
 800870e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 8008710:	69fb      	ldr	r3, [r7, #28]
 8008712:	1e5a      	subs	r2, r3, #1
 8008714:	61fa      	str	r2, [r7, #28]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d102      	bne.n	8008720 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800871a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800871e:	e052      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 8008720:	68fb      	ldr	r3, [r7, #12]
 8008722:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008724:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008726:	69bb      	ldr	r3, [r7, #24]
 8008728:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800872c:	2b00      	cmp	r3, #0
 800872e:	d0ef      	beq.n	8008710 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008730:	69bb      	ldr	r3, [r7, #24]
 8008732:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1ea      	bne.n	8008710 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800873e:	f003 0304 	and.w	r3, r3, #4
 8008742:	2b00      	cmp	r3, #0
 8008744:	d004      	beq.n	8008750 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2204      	movs	r2, #4
 800874a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800874c:	2304      	movs	r3, #4
 800874e:	e03a      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008754:	f003 0301 	and.w	r3, r3, #1
 8008758:	2b00      	cmp	r3, #0
 800875a:	d004      	beq.n	8008766 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	2201      	movs	r2, #1
 8008760:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008762:	2301      	movs	r3, #1
 8008764:	e02f      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 8008766:	68f8      	ldr	r0, [r7, #12]
 8008768:	f7ff fbcb 	bl	8007f02 <SDIO_GetCommandResponse>
 800876c:	4603      	mov	r3, r0
 800876e:	461a      	mov	r2, r3
 8008770:	7afb      	ldrb	r3, [r7, #11]
 8008772:	4293      	cmp	r3, r2
 8008774:	d001      	beq.n	800877a <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008776:	2301      	movs	r3, #1
 8008778:	e025      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	22c5      	movs	r2, #197	@ 0xc5
 800877e:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 8008780:	2100      	movs	r1, #0
 8008782:	68f8      	ldr	r0, [r7, #12]
 8008784:	f7ff fbca 	bl	8007f1c <SDIO_GetResponse>
 8008788:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 8008790:	2b00      	cmp	r3, #0
 8008792:	d106      	bne.n	80087a2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 8008794:	697b      	ldr	r3, [r7, #20]
 8008796:	0c1b      	lsrs	r3, r3, #16
 8008798:	b29a      	uxth	r2, r3
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800879e:	2300      	movs	r3, #0
 80087a0:	e011      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 80087a2:	697b      	ldr	r3, [r7, #20]
 80087a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	d002      	beq.n	80087b2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 80087ac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80087b0:	e009      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d002      	beq.n	80087c2 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80087bc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80087c0:	e001      	b.n	80087c6 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80087c2:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 80087c6:	4618      	mov	r0, r3
 80087c8:	3720      	adds	r7, #32
 80087ca:	46bd      	mov	sp, r7
 80087cc:	bd80      	pop	{r7, pc}
 80087ce:	bf00      	nop
 80087d0:	20000004 	.word	0x20000004
 80087d4:	10624dd3 	.word	0x10624dd3

080087d8 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 80087d8:	b480      	push	{r7}
 80087da:	b085      	sub	sp, #20
 80087dc:	af00      	add	r7, sp, #0
 80087de:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80087e0:	4b22      	ldr	r3, [pc, #136]	@ (800886c <SDMMC_GetCmdResp7+0x94>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a22      	ldr	r2, [pc, #136]	@ (8008870 <SDMMC_GetCmdResp7+0x98>)
 80087e6:	fba2 2303 	umull	r2, r3, r2, r3
 80087ea:	0a5b      	lsrs	r3, r3, #9
 80087ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80087f0:	fb02 f303 	mul.w	r3, r2, r3
 80087f4:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 80087f6:	68fb      	ldr	r3, [r7, #12]
 80087f8:	1e5a      	subs	r2, r3, #1
 80087fa:	60fa      	str	r2, [r7, #12]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d102      	bne.n	8008806 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008800:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8008804:	e02c      	b.n	8008860 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800880a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800880c:	68bb      	ldr	r3, [r7, #8]
 800880e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 8008812:	2b00      	cmp	r3, #0
 8008814:	d0ef      	beq.n	80087f6 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800881c:	2b00      	cmp	r3, #0
 800881e:	d1ea      	bne.n	80087f6 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008824:	f003 0304 	and.w	r3, r3, #4
 8008828:	2b00      	cmp	r3, #0
 800882a:	d004      	beq.n	8008836 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2204      	movs	r2, #4
 8008830:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008832:	2304      	movs	r3, #4
 8008834:	e014      	b.n	8008860 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b00      	cmp	r3, #0
 8008840:	d004      	beq.n	800884c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	2201      	movs	r2, #1
 8008846:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008848:	2301      	movs	r3, #1
 800884a:	e009      	b.n	8008860 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008850:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008854:	2b00      	cmp	r3, #0
 8008856:	d002      	beq.n	800885e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	2240      	movs	r2, #64	@ 0x40
 800885c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800885e:	2300      	movs	r3, #0
  
}
 8008860:	4618      	mov	r0, r3
 8008862:	3714      	adds	r7, #20
 8008864:	46bd      	mov	sp, r7
 8008866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800886a:	4770      	bx	lr
 800886c:	20000004 	.word	0x20000004
 8008870:	10624dd3 	.word	0x10624dd3

08008874 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 8008874:	b480      	push	{r7}
 8008876:	b085      	sub	sp, #20
 8008878:	af00      	add	r7, sp, #0
 800887a:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800887c:	4b11      	ldr	r3, [pc, #68]	@ (80088c4 <SDMMC_GetCmdError+0x50>)
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	4a11      	ldr	r2, [pc, #68]	@ (80088c8 <SDMMC_GetCmdError+0x54>)
 8008882:	fba2 2303 	umull	r2, r3, r2, r3
 8008886:	0a5b      	lsrs	r3, r3, #9
 8008888:	f241 3288 	movw	r2, #5000	@ 0x1388
 800888c:	fb02 f303 	mul.w	r3, r2, r3
 8008890:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	1e5a      	subs	r2, r3, #1
 8008896:	60fa      	str	r2, [r7, #12]
 8008898:	2b00      	cmp	r3, #0
 800889a:	d102      	bne.n	80088a2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800889c:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 80088a0:	e009      	b.n	80088b6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80088a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d0f1      	beq.n	8008892 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	22c5      	movs	r2, #197	@ 0xc5
 80088b2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 80088b4:	2300      	movs	r3, #0
}
 80088b6:	4618      	mov	r0, r3
 80088b8:	3714      	adds	r7, #20
 80088ba:	46bd      	mov	sp, r7
 80088bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088c0:	4770      	bx	lr
 80088c2:	bf00      	nop
 80088c4:	20000004 	.word	0x20000004
 80088c8:	10624dd3 	.word	0x10624dd3

080088cc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80088cc:	b084      	sub	sp, #16
 80088ce:	b580      	push	{r7, lr}
 80088d0:	b084      	sub	sp, #16
 80088d2:	af00      	add	r7, sp, #0
 80088d4:	6078      	str	r0, [r7, #4]
 80088d6:	f107 001c 	add.w	r0, r7, #28
 80088da:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80088de:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80088e2:	2b01      	cmp	r3, #1
 80088e4:	d123      	bne.n	800892e <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	68db      	ldr	r3, [r3, #12]
 80088f6:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80088fa:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	68db      	ldr	r3, [r3, #12]
 8008906:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800890e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008912:	2b01      	cmp	r3, #1
 8008914:	d105      	bne.n	8008922 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	68db      	ldr	r3, [r3, #12]
 800891a:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008922:	6878      	ldr	r0, [r7, #4]
 8008924:	f000 fdbc 	bl	80094a0 <USB_CoreReset>
 8008928:	4603      	mov	r3, r0
 800892a:	73fb      	strb	r3, [r7, #15]
 800892c:	e01b      	b.n	8008966 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	68db      	ldr	r3, [r3, #12]
 8008932:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800893a:	6878      	ldr	r0, [r7, #4]
 800893c:	f000 fdb0 	bl	80094a0 <USB_CoreReset>
 8008940:	4603      	mov	r3, r0
 8008942:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008944:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008948:	2b00      	cmp	r3, #0
 800894a:	d106      	bne.n	800895a <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008950:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	639a      	str	r2, [r3, #56]	@ 0x38
 8008958:	e005      	b.n	8008966 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800895e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008966:	7fbb      	ldrb	r3, [r7, #30]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d10b      	bne.n	8008984 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	689b      	ldr	r3, [r3, #8]
 8008970:	f043 0206 	orr.w	r2, r3, #6
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008978:	687b      	ldr	r3, [r7, #4]
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	f043 0220 	orr.w	r2, r3, #32
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008984:	7bfb      	ldrb	r3, [r7, #15]
}
 8008986:	4618      	mov	r0, r3
 8008988:	3710      	adds	r7, #16
 800898a:	46bd      	mov	sp, r7
 800898c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008990:	b004      	add	sp, #16
 8008992:	4770      	bx	lr

08008994 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008994:	b480      	push	{r7}
 8008996:	b087      	sub	sp, #28
 8008998:	af00      	add	r7, sp, #0
 800899a:	60f8      	str	r0, [r7, #12]
 800899c:	60b9      	str	r1, [r7, #8]
 800899e:	4613      	mov	r3, r2
 80089a0:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80089a2:	79fb      	ldrb	r3, [r7, #7]
 80089a4:	2b02      	cmp	r3, #2
 80089a6:	d165      	bne.n	8008a74 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80089a8:	68bb      	ldr	r3, [r7, #8]
 80089aa:	4a41      	ldr	r2, [pc, #260]	@ (8008ab0 <USB_SetTurnaroundTime+0x11c>)
 80089ac:	4293      	cmp	r3, r2
 80089ae:	d906      	bls.n	80089be <USB_SetTurnaroundTime+0x2a>
 80089b0:	68bb      	ldr	r3, [r7, #8]
 80089b2:	4a40      	ldr	r2, [pc, #256]	@ (8008ab4 <USB_SetTurnaroundTime+0x120>)
 80089b4:	4293      	cmp	r3, r2
 80089b6:	d202      	bcs.n	80089be <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80089b8:	230f      	movs	r3, #15
 80089ba:	617b      	str	r3, [r7, #20]
 80089bc:	e062      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 80089be:	68bb      	ldr	r3, [r7, #8]
 80089c0:	4a3c      	ldr	r2, [pc, #240]	@ (8008ab4 <USB_SetTurnaroundTime+0x120>)
 80089c2:	4293      	cmp	r3, r2
 80089c4:	d306      	bcc.n	80089d4 <USB_SetTurnaroundTime+0x40>
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	4a3b      	ldr	r2, [pc, #236]	@ (8008ab8 <USB_SetTurnaroundTime+0x124>)
 80089ca:	4293      	cmp	r3, r2
 80089cc:	d202      	bcs.n	80089d4 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 80089ce:	230e      	movs	r3, #14
 80089d0:	617b      	str	r3, [r7, #20]
 80089d2:	e057      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	4a38      	ldr	r2, [pc, #224]	@ (8008ab8 <USB_SetTurnaroundTime+0x124>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d306      	bcc.n	80089ea <USB_SetTurnaroundTime+0x56>
 80089dc:	68bb      	ldr	r3, [r7, #8]
 80089de:	4a37      	ldr	r2, [pc, #220]	@ (8008abc <USB_SetTurnaroundTime+0x128>)
 80089e0:	4293      	cmp	r3, r2
 80089e2:	d202      	bcs.n	80089ea <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 80089e4:	230d      	movs	r3, #13
 80089e6:	617b      	str	r3, [r7, #20]
 80089e8:	e04c      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 80089ea:	68bb      	ldr	r3, [r7, #8]
 80089ec:	4a33      	ldr	r2, [pc, #204]	@ (8008abc <USB_SetTurnaroundTime+0x128>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d306      	bcc.n	8008a00 <USB_SetTurnaroundTime+0x6c>
 80089f2:	68bb      	ldr	r3, [r7, #8]
 80089f4:	4a32      	ldr	r2, [pc, #200]	@ (8008ac0 <USB_SetTurnaroundTime+0x12c>)
 80089f6:	4293      	cmp	r3, r2
 80089f8:	d802      	bhi.n	8008a00 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80089fa:	230c      	movs	r3, #12
 80089fc:	617b      	str	r3, [r7, #20]
 80089fe:	e041      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008a00:	68bb      	ldr	r3, [r7, #8]
 8008a02:	4a2f      	ldr	r2, [pc, #188]	@ (8008ac0 <USB_SetTurnaroundTime+0x12c>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d906      	bls.n	8008a16 <USB_SetTurnaroundTime+0x82>
 8008a08:	68bb      	ldr	r3, [r7, #8]
 8008a0a:	4a2e      	ldr	r2, [pc, #184]	@ (8008ac4 <USB_SetTurnaroundTime+0x130>)
 8008a0c:	4293      	cmp	r3, r2
 8008a0e:	d802      	bhi.n	8008a16 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008a10:	230b      	movs	r3, #11
 8008a12:	617b      	str	r3, [r7, #20]
 8008a14:	e036      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008a16:	68bb      	ldr	r3, [r7, #8]
 8008a18:	4a2a      	ldr	r2, [pc, #168]	@ (8008ac4 <USB_SetTurnaroundTime+0x130>)
 8008a1a:	4293      	cmp	r3, r2
 8008a1c:	d906      	bls.n	8008a2c <USB_SetTurnaroundTime+0x98>
 8008a1e:	68bb      	ldr	r3, [r7, #8]
 8008a20:	4a29      	ldr	r2, [pc, #164]	@ (8008ac8 <USB_SetTurnaroundTime+0x134>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d802      	bhi.n	8008a2c <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8008a26:	230a      	movs	r3, #10
 8008a28:	617b      	str	r3, [r7, #20]
 8008a2a:	e02b      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	4a26      	ldr	r2, [pc, #152]	@ (8008ac8 <USB_SetTurnaroundTime+0x134>)
 8008a30:	4293      	cmp	r3, r2
 8008a32:	d906      	bls.n	8008a42 <USB_SetTurnaroundTime+0xae>
 8008a34:	68bb      	ldr	r3, [r7, #8]
 8008a36:	4a25      	ldr	r2, [pc, #148]	@ (8008acc <USB_SetTurnaroundTime+0x138>)
 8008a38:	4293      	cmp	r3, r2
 8008a3a:	d202      	bcs.n	8008a42 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008a3c:	2309      	movs	r3, #9
 8008a3e:	617b      	str	r3, [r7, #20]
 8008a40:	e020      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008a42:	68bb      	ldr	r3, [r7, #8]
 8008a44:	4a21      	ldr	r2, [pc, #132]	@ (8008acc <USB_SetTurnaroundTime+0x138>)
 8008a46:	4293      	cmp	r3, r2
 8008a48:	d306      	bcc.n	8008a58 <USB_SetTurnaroundTime+0xc4>
 8008a4a:	68bb      	ldr	r3, [r7, #8]
 8008a4c:	4a20      	ldr	r2, [pc, #128]	@ (8008ad0 <USB_SetTurnaroundTime+0x13c>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d802      	bhi.n	8008a58 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008a52:	2308      	movs	r3, #8
 8008a54:	617b      	str	r3, [r7, #20]
 8008a56:	e015      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8008a58:	68bb      	ldr	r3, [r7, #8]
 8008a5a:	4a1d      	ldr	r2, [pc, #116]	@ (8008ad0 <USB_SetTurnaroundTime+0x13c>)
 8008a5c:	4293      	cmp	r3, r2
 8008a5e:	d906      	bls.n	8008a6e <USB_SetTurnaroundTime+0xda>
 8008a60:	68bb      	ldr	r3, [r7, #8]
 8008a62:	4a1c      	ldr	r2, [pc, #112]	@ (8008ad4 <USB_SetTurnaroundTime+0x140>)
 8008a64:	4293      	cmp	r3, r2
 8008a66:	d202      	bcs.n	8008a6e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8008a68:	2307      	movs	r3, #7
 8008a6a:	617b      	str	r3, [r7, #20]
 8008a6c:	e00a      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008a6e:	2306      	movs	r3, #6
 8008a70:	617b      	str	r3, [r7, #20]
 8008a72:	e007      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008a74:	79fb      	ldrb	r3, [r7, #7]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d102      	bne.n	8008a80 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8008a7a:	2309      	movs	r3, #9
 8008a7c:	617b      	str	r3, [r7, #20]
 8008a7e:	e001      	b.n	8008a84 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008a80:	2309      	movs	r3, #9
 8008a82:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	68db      	ldr	r3, [r3, #12]
 8008a88:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	68da      	ldr	r2, [r3, #12]
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	029b      	lsls	r3, r3, #10
 8008a98:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008a9c:	431a      	orrs	r2, r3
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008aa2:	2300      	movs	r3, #0
}
 8008aa4:	4618      	mov	r0, r3
 8008aa6:	371c      	adds	r7, #28
 8008aa8:	46bd      	mov	sp, r7
 8008aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aae:	4770      	bx	lr
 8008ab0:	00d8acbf 	.word	0x00d8acbf
 8008ab4:	00e4e1c0 	.word	0x00e4e1c0
 8008ab8:	00f42400 	.word	0x00f42400
 8008abc:	01067380 	.word	0x01067380
 8008ac0:	011a499f 	.word	0x011a499f
 8008ac4:	01312cff 	.word	0x01312cff
 8008ac8:	014ca43f 	.word	0x014ca43f
 8008acc:	016e3600 	.word	0x016e3600
 8008ad0:	01a6ab1f 	.word	0x01a6ab1f
 8008ad4:	01e84800 	.word	0x01e84800

08008ad8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ad8:	b480      	push	{r7}
 8008ada:	b083      	sub	sp, #12
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	689b      	ldr	r3, [r3, #8]
 8008ae4:	f023 0201 	bic.w	r2, r3, #1
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008aec:	2300      	movs	r3, #0
}
 8008aee:	4618      	mov	r0, r3
 8008af0:	370c      	adds	r7, #12
 8008af2:	46bd      	mov	sp, r7
 8008af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af8:	4770      	bx	lr

08008afa <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
 8008b02:	460b      	mov	r3, r1
 8008b04:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8008b06:	2300      	movs	r3, #0
 8008b08:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	68db      	ldr	r3, [r3, #12]
 8008b0e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8008b16:	78fb      	ldrb	r3, [r7, #3]
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d115      	bne.n	8008b48 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	68db      	ldr	r3, [r3, #12]
 8008b20:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b28:	200a      	movs	r0, #10
 8008b2a:	f7f9 fae1 	bl	80020f0 <HAL_Delay>
      ms += 10U;
 8008b2e:	68fb      	ldr	r3, [r7, #12]
 8008b30:	330a      	adds	r3, #10
 8008b32:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b34:	6878      	ldr	r0, [r7, #4]
 8008b36:	f000 fc23 	bl	8009380 <USB_GetMode>
 8008b3a:	4603      	mov	r3, r0
 8008b3c:	2b01      	cmp	r3, #1
 8008b3e:	d01e      	beq.n	8008b7e <USB_SetCurrentMode+0x84>
 8008b40:	68fb      	ldr	r3, [r7, #12]
 8008b42:	2bc7      	cmp	r3, #199	@ 0xc7
 8008b44:	d9f0      	bls.n	8008b28 <USB_SetCurrentMode+0x2e>
 8008b46:	e01a      	b.n	8008b7e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008b48:	78fb      	ldrb	r3, [r7, #3]
 8008b4a:	2b00      	cmp	r3, #0
 8008b4c:	d115      	bne.n	8008b7a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	68db      	ldr	r3, [r3, #12]
 8008b52:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008b5a:	200a      	movs	r0, #10
 8008b5c:	f7f9 fac8 	bl	80020f0 <HAL_Delay>
      ms += 10U;
 8008b60:	68fb      	ldr	r3, [r7, #12]
 8008b62:	330a      	adds	r3, #10
 8008b64:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008b66:	6878      	ldr	r0, [r7, #4]
 8008b68:	f000 fc0a 	bl	8009380 <USB_GetMode>
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d005      	beq.n	8008b7e <USB_SetCurrentMode+0x84>
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	2bc7      	cmp	r3, #199	@ 0xc7
 8008b76:	d9f0      	bls.n	8008b5a <USB_SetCurrentMode+0x60>
 8008b78:	e001      	b.n	8008b7e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008b7a:	2301      	movs	r3, #1
 8008b7c:	e005      	b.n	8008b8a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008b7e:	68fb      	ldr	r3, [r7, #12]
 8008b80:	2bc8      	cmp	r3, #200	@ 0xc8
 8008b82:	d101      	bne.n	8008b88 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8008b84:	2301      	movs	r3, #1
 8008b86:	e000      	b.n	8008b8a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008b88:	2300      	movs	r3, #0
}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3710      	adds	r7, #16
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}
	...

08008b94 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008b94:	b084      	sub	sp, #16
 8008b96:	b580      	push	{r7, lr}
 8008b98:	b086      	sub	sp, #24
 8008b9a:	af00      	add	r7, sp, #0
 8008b9c:	6078      	str	r0, [r7, #4]
 8008b9e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008ba2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008ba6:	2300      	movs	r3, #0
 8008ba8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008bae:	2300      	movs	r3, #0
 8008bb0:	613b      	str	r3, [r7, #16]
 8008bb2:	e009      	b.n	8008bc8 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008bb4:	687a      	ldr	r2, [r7, #4]
 8008bb6:	693b      	ldr	r3, [r7, #16]
 8008bb8:	3340      	adds	r3, #64	@ 0x40
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	4413      	add	r3, r2
 8008bbe:	2200      	movs	r2, #0
 8008bc0:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008bc2:	693b      	ldr	r3, [r7, #16]
 8008bc4:	3301      	adds	r3, #1
 8008bc6:	613b      	str	r3, [r7, #16]
 8008bc8:	693b      	ldr	r3, [r7, #16]
 8008bca:	2b0e      	cmp	r3, #14
 8008bcc:	d9f2      	bls.n	8008bb4 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008bce:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008bd2:	2b00      	cmp	r3, #0
 8008bd4:	d11c      	bne.n	8008c10 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008bd6:	68fb      	ldr	r3, [r7, #12]
 8008bd8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008bdc:	685b      	ldr	r3, [r3, #4]
 8008bde:	68fa      	ldr	r2, [r7, #12]
 8008be0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008be4:	f043 0302 	orr.w	r3, r3, #2
 8008be8:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bee:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bfa:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c06:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008c0a:	687b      	ldr	r3, [r7, #4]
 8008c0c:	639a      	str	r2, [r3, #56]	@ 0x38
 8008c0e:	e00b      	b.n	8008c28 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c14:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8008c18:	687b      	ldr	r3, [r7, #4]
 8008c1a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c20:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c2e:	461a      	mov	r2, r3
 8008c30:	2300      	movs	r3, #0
 8008c32:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008c34:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8008c38:	2b01      	cmp	r3, #1
 8008c3a:	d10d      	bne.n	8008c58 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8008c3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d104      	bne.n	8008c4e <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8008c44:	2100      	movs	r1, #0
 8008c46:	6878      	ldr	r0, [r7, #4]
 8008c48:	f000 f968 	bl	8008f1c <USB_SetDevSpeed>
 8008c4c:	e008      	b.n	8008c60 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8008c4e:	2101      	movs	r1, #1
 8008c50:	6878      	ldr	r0, [r7, #4]
 8008c52:	f000 f963 	bl	8008f1c <USB_SetDevSpeed>
 8008c56:	e003      	b.n	8008c60 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8008c58:	2103      	movs	r1, #3
 8008c5a:	6878      	ldr	r0, [r7, #4]
 8008c5c:	f000 f95e 	bl	8008f1c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008c60:	2110      	movs	r1, #16
 8008c62:	6878      	ldr	r0, [r7, #4]
 8008c64:	f000 f8fa 	bl	8008e5c <USB_FlushTxFifo>
 8008c68:	4603      	mov	r3, r0
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d001      	beq.n	8008c72 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008c72:	6878      	ldr	r0, [r7, #4]
 8008c74:	f000 f924 	bl	8008ec0 <USB_FlushRxFifo>
 8008c78:	4603      	mov	r3, r0
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d001      	beq.n	8008c82 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c88:	461a      	mov	r2, r3
 8008c8a:	2300      	movs	r3, #0
 8008c8c:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008c94:	461a      	mov	r2, r3
 8008c96:	2300      	movs	r3, #0
 8008c98:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ca0:	461a      	mov	r2, r3
 8008ca2:	2300      	movs	r3, #0
 8008ca4:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	613b      	str	r3, [r7, #16]
 8008caa:	e043      	b.n	8008d34 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008cac:	693b      	ldr	r3, [r7, #16]
 8008cae:	015a      	lsls	r2, r3, #5
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	4413      	add	r3, r2
 8008cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008cbe:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008cc2:	d118      	bne.n	8008cf6 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8008cc4:	693b      	ldr	r3, [r7, #16]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10a      	bne.n	8008ce0 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008cca:	693b      	ldr	r3, [r7, #16]
 8008ccc:	015a      	lsls	r2, r3, #5
 8008cce:	68fb      	ldr	r3, [r7, #12]
 8008cd0:	4413      	add	r3, r2
 8008cd2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cd6:	461a      	mov	r2, r3
 8008cd8:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008cdc:	6013      	str	r3, [r2, #0]
 8008cde:	e013      	b.n	8008d08 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008ce0:	693b      	ldr	r3, [r7, #16]
 8008ce2:	015a      	lsls	r2, r3, #5
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	4413      	add	r3, r2
 8008ce8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cec:	461a      	mov	r2, r3
 8008cee:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008cf2:	6013      	str	r3, [r2, #0]
 8008cf4:	e008      	b.n	8008d08 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008cf6:	693b      	ldr	r3, [r7, #16]
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d02:	461a      	mov	r2, r3
 8008d04:	2300      	movs	r3, #0
 8008d06:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8008d08:	693b      	ldr	r3, [r7, #16]
 8008d0a:	015a      	lsls	r2, r3, #5
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	4413      	add	r3, r2
 8008d10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d14:	461a      	mov	r2, r3
 8008d16:	2300      	movs	r3, #0
 8008d18:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008d1a:	693b      	ldr	r3, [r7, #16]
 8008d1c:	015a      	lsls	r2, r3, #5
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	4413      	add	r3, r2
 8008d22:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008d26:	461a      	mov	r2, r3
 8008d28:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008d2c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d2e:	693b      	ldr	r3, [r7, #16]
 8008d30:	3301      	adds	r3, #1
 8008d32:	613b      	str	r3, [r7, #16]
 8008d34:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008d38:	461a      	mov	r2, r3
 8008d3a:	693b      	ldr	r3, [r7, #16]
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d3b5      	bcc.n	8008cac <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008d40:	2300      	movs	r3, #0
 8008d42:	613b      	str	r3, [r7, #16]
 8008d44:	e043      	b.n	8008dce <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008d46:	693b      	ldr	r3, [r7, #16]
 8008d48:	015a      	lsls	r2, r3, #5
 8008d4a:	68fb      	ldr	r3, [r7, #12]
 8008d4c:	4413      	add	r3, r2
 8008d4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008d58:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008d5c:	d118      	bne.n	8008d90 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8008d5e:	693b      	ldr	r3, [r7, #16]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d10a      	bne.n	8008d7a <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8008d64:	693b      	ldr	r3, [r7, #16]
 8008d66:	015a      	lsls	r2, r3, #5
 8008d68:	68fb      	ldr	r3, [r7, #12]
 8008d6a:	4413      	add	r3, r2
 8008d6c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d70:	461a      	mov	r2, r3
 8008d72:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8008d76:	6013      	str	r3, [r2, #0]
 8008d78:	e013      	b.n	8008da2 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8008d7a:	693b      	ldr	r3, [r7, #16]
 8008d7c:	015a      	lsls	r2, r3, #5
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	4413      	add	r3, r2
 8008d82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d86:	461a      	mov	r2, r3
 8008d88:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8008d8c:	6013      	str	r3, [r2, #0]
 8008d8e:	e008      	b.n	8008da2 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	015a      	lsls	r2, r3, #5
 8008d94:	68fb      	ldr	r3, [r7, #12]
 8008d96:	4413      	add	r3, r2
 8008d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d9c:	461a      	mov	r2, r3
 8008d9e:	2300      	movs	r3, #0
 8008da0:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008da2:	693b      	ldr	r3, [r7, #16]
 8008da4:	015a      	lsls	r2, r3, #5
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	4413      	add	r3, r2
 8008daa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dae:	461a      	mov	r2, r3
 8008db0:	2300      	movs	r3, #0
 8008db2:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	015a      	lsls	r2, r3, #5
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	4413      	add	r3, r2
 8008dbc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008dc0:	461a      	mov	r2, r3
 8008dc2:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8008dc6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008dc8:	693b      	ldr	r3, [r7, #16]
 8008dca:	3301      	adds	r3, #1
 8008dcc:	613b      	str	r3, [r7, #16]
 8008dce:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8008dd2:	461a      	mov	r2, r3
 8008dd4:	693b      	ldr	r3, [r7, #16]
 8008dd6:	4293      	cmp	r3, r2
 8008dd8:	d3b5      	bcc.n	8008d46 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008de0:	691b      	ldr	r3, [r3, #16]
 8008de2:	68fa      	ldr	r2, [r7, #12]
 8008de4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008de8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008dec:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	2200      	movs	r2, #0
 8008df2:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8008dfa:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008dfc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d105      	bne.n	8008e10 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008e04:	687b      	ldr	r3, [r7, #4]
 8008e06:	699b      	ldr	r3, [r3, #24]
 8008e08:	f043 0210 	orr.w	r2, r3, #16
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008e10:	687b      	ldr	r3, [r7, #4]
 8008e12:	699a      	ldr	r2, [r3, #24]
 8008e14:	4b10      	ldr	r3, [pc, #64]	@ (8008e58 <USB_DevInit+0x2c4>)
 8008e16:	4313      	orrs	r3, r2
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008e1c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8008e20:	2b00      	cmp	r3, #0
 8008e22:	d005      	beq.n	8008e30 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	699b      	ldr	r3, [r3, #24]
 8008e28:	f043 0208 	orr.w	r2, r3, #8
 8008e2c:	687b      	ldr	r3, [r7, #4]
 8008e2e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008e30:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8008e34:	2b01      	cmp	r3, #1
 8008e36:	d107      	bne.n	8008e48 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	699b      	ldr	r3, [r3, #24]
 8008e3c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008e40:	f043 0304 	orr.w	r3, r3, #4
 8008e44:	687a      	ldr	r2, [r7, #4]
 8008e46:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8008e48:	7dfb      	ldrb	r3, [r7, #23]
}
 8008e4a:	4618      	mov	r0, r3
 8008e4c:	3718      	adds	r7, #24
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008e54:	b004      	add	sp, #16
 8008e56:	4770      	bx	lr
 8008e58:	803c3800 	.word	0x803c3800

08008e5c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	6078      	str	r0, [r7, #4]
 8008e64:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008e66:	2300      	movs	r3, #0
 8008e68:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	3301      	adds	r3, #1
 8008e6e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008e76:	d901      	bls.n	8008e7c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008e78:	2303      	movs	r3, #3
 8008e7a:	e01b      	b.n	8008eb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	691b      	ldr	r3, [r3, #16]
 8008e80:	2b00      	cmp	r3, #0
 8008e82:	daf2      	bge.n	8008e6a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008e84:	2300      	movs	r3, #0
 8008e86:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	019b      	lsls	r3, r3, #6
 8008e8c:	f043 0220 	orr.w	r2, r3, #32
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008e94:	68fb      	ldr	r3, [r7, #12]
 8008e96:	3301      	adds	r3, #1
 8008e98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ea0:	d901      	bls.n	8008ea6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008ea2:	2303      	movs	r3, #3
 8008ea4:	e006      	b.n	8008eb4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	691b      	ldr	r3, [r3, #16]
 8008eaa:	f003 0320 	and.w	r3, r3, #32
 8008eae:	2b20      	cmp	r3, #32
 8008eb0:	d0f0      	beq.n	8008e94 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008eb2:	2300      	movs	r3, #0
}
 8008eb4:	4618      	mov	r0, r3
 8008eb6:	3714      	adds	r7, #20
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ebe:	4770      	bx	lr

08008ec0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008ec0:	b480      	push	{r7}
 8008ec2:	b085      	sub	sp, #20
 8008ec4:	af00      	add	r7, sp, #0
 8008ec6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008ec8:	2300      	movs	r3, #0
 8008eca:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	3301      	adds	r3, #1
 8008ed0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008ed8:	d901      	bls.n	8008ede <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008eda:	2303      	movs	r3, #3
 8008edc:	e018      	b.n	8008f10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	691b      	ldr	r3, [r3, #16]
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	daf2      	bge.n	8008ecc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	2210      	movs	r2, #16
 8008eee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008efc:	d901      	bls.n	8008f02 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008efe:	2303      	movs	r3, #3
 8008f00:	e006      	b.n	8008f10 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	691b      	ldr	r3, [r3, #16]
 8008f06:	f003 0310 	and.w	r3, r3, #16
 8008f0a:	2b10      	cmp	r3, #16
 8008f0c:	d0f0      	beq.n	8008ef0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008f0e:	2300      	movs	r3, #0
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	3714      	adds	r7, #20
 8008f14:	46bd      	mov	sp, r7
 8008f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1a:	4770      	bx	lr

08008f1c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b085      	sub	sp, #20
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
 8008f24:	460b      	mov	r3, r1
 8008f26:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f32:	681a      	ldr	r2, [r3, #0]
 8008f34:	78fb      	ldrb	r3, [r7, #3]
 8008f36:	68f9      	ldr	r1, [r7, #12]
 8008f38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008f3c:	4313      	orrs	r3, r2
 8008f3e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008f40:	2300      	movs	r3, #0
}
 8008f42:	4618      	mov	r0, r3
 8008f44:	3714      	adds	r7, #20
 8008f46:	46bd      	mov	sp, r7
 8008f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f4c:	4770      	bx	lr

08008f4e <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 8008f4e:	b480      	push	{r7}
 8008f50:	b087      	sub	sp, #28
 8008f52:	af00      	add	r7, sp, #0
 8008f54:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f56:	687b      	ldr	r3, [r7, #4]
 8008f58:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008f5a:	693b      	ldr	r3, [r7, #16]
 8008f5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	f003 0306 	and.w	r3, r3, #6
 8008f66:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d102      	bne.n	8008f74 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008f6e:	2300      	movs	r3, #0
 8008f70:	75fb      	strb	r3, [r7, #23]
 8008f72:	e00a      	b.n	8008f8a <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	2b02      	cmp	r3, #2
 8008f78:	d002      	beq.n	8008f80 <USB_GetDevSpeed+0x32>
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	2b06      	cmp	r3, #6
 8008f7e:	d102      	bne.n	8008f86 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008f80:	2302      	movs	r3, #2
 8008f82:	75fb      	strb	r3, [r7, #23]
 8008f84:	e001      	b.n	8008f8a <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008f86:	230f      	movs	r3, #15
 8008f88:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008f8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	371c      	adds	r7, #28
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008f98:	b480      	push	{r7}
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
 8008fa0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008faa:	687b      	ldr	r3, [r7, #4]
 8008fac:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	785b      	ldrb	r3, [r3, #1]
 8008fb2:	2b01      	cmp	r3, #1
 8008fb4:	d14a      	bne.n	800904c <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008fb6:	683b      	ldr	r3, [r7, #0]
 8008fb8:	781b      	ldrb	r3, [r3, #0]
 8008fba:	015a      	lsls	r2, r3, #5
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	4413      	add	r3, r2
 8008fc0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008fca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008fce:	f040 8086 	bne.w	80090de <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8008fd2:	683b      	ldr	r3, [r7, #0]
 8008fd4:	781b      	ldrb	r3, [r3, #0]
 8008fd6:	015a      	lsls	r2, r3, #5
 8008fd8:	693b      	ldr	r3, [r7, #16]
 8008fda:	4413      	add	r3, r2
 8008fdc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	683a      	ldr	r2, [r7, #0]
 8008fe4:	7812      	ldrb	r2, [r2, #0]
 8008fe6:	0151      	lsls	r1, r2, #5
 8008fe8:	693a      	ldr	r2, [r7, #16]
 8008fea:	440a      	add	r2, r1
 8008fec:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ff0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ff4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	015a      	lsls	r2, r3, #5
 8008ffc:	693b      	ldr	r3, [r7, #16]
 8008ffe:	4413      	add	r3, r2
 8009000:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	683a      	ldr	r2, [r7, #0]
 8009008:	7812      	ldrb	r2, [r2, #0]
 800900a:	0151      	lsls	r1, r2, #5
 800900c:	693a      	ldr	r2, [r7, #16]
 800900e:	440a      	add	r2, r1
 8009010:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009014:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009018:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	3301      	adds	r3, #1
 800901e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009026:	4293      	cmp	r3, r2
 8009028:	d902      	bls.n	8009030 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800902a:	2301      	movs	r3, #1
 800902c:	75fb      	strb	r3, [r7, #23]
          break;
 800902e:	e056      	b.n	80090de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009030:	683b      	ldr	r3, [r7, #0]
 8009032:	781b      	ldrb	r3, [r3, #0]
 8009034:	015a      	lsls	r2, r3, #5
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	4413      	add	r3, r2
 800903a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009044:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009048:	d0e7      	beq.n	800901a <USB_EPStopXfer+0x82>
 800904a:	e048      	b.n	80090de <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	781b      	ldrb	r3, [r3, #0]
 8009050:	015a      	lsls	r2, r3, #5
 8009052:	693b      	ldr	r3, [r7, #16]
 8009054:	4413      	add	r3, r2
 8009056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800905a:	681b      	ldr	r3, [r3, #0]
 800905c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009064:	d13b      	bne.n	80090de <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009066:	683b      	ldr	r3, [r7, #0]
 8009068:	781b      	ldrb	r3, [r3, #0]
 800906a:	015a      	lsls	r2, r3, #5
 800906c:	693b      	ldr	r3, [r7, #16]
 800906e:	4413      	add	r3, r2
 8009070:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009074:	681b      	ldr	r3, [r3, #0]
 8009076:	683a      	ldr	r2, [r7, #0]
 8009078:	7812      	ldrb	r2, [r2, #0]
 800907a:	0151      	lsls	r1, r2, #5
 800907c:	693a      	ldr	r2, [r7, #16]
 800907e:	440a      	add	r2, r1
 8009080:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009084:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009088:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	781b      	ldrb	r3, [r3, #0]
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	4413      	add	r3, r2
 8009094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	683a      	ldr	r2, [r7, #0]
 800909c:	7812      	ldrb	r2, [r2, #0]
 800909e:	0151      	lsls	r1, r2, #5
 80090a0:	693a      	ldr	r2, [r7, #16]
 80090a2:	440a      	add	r2, r1
 80090a4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090a8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80090ac:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	3301      	adds	r3, #1
 80090b2:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80090ba:	4293      	cmp	r3, r2
 80090bc:	d902      	bls.n	80090c4 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80090be:	2301      	movs	r3, #1
 80090c0:	75fb      	strb	r3, [r7, #23]
          break;
 80090c2:	e00c      	b.n	80090de <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80090c4:	683b      	ldr	r3, [r7, #0]
 80090c6:	781b      	ldrb	r3, [r3, #0]
 80090c8:	015a      	lsls	r2, r3, #5
 80090ca:	693b      	ldr	r3, [r7, #16]
 80090cc:	4413      	add	r3, r2
 80090ce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090d2:	681b      	ldr	r3, [r3, #0]
 80090d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80090d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80090dc:	d0e7      	beq.n	80090ae <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 80090de:	7dfb      	ldrb	r3, [r7, #23]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	371c      	adds	r7, #28
 80090e4:	46bd      	mov	sp, r7
 80090e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ea:	4770      	bx	lr

080090ec <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 80090ec:	b480      	push	{r7}
 80090ee:	b089      	sub	sp, #36	@ 0x24
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	60f8      	str	r0, [r7, #12]
 80090f4:	60b9      	str	r1, [r7, #8]
 80090f6:	4611      	mov	r1, r2
 80090f8:	461a      	mov	r2, r3
 80090fa:	460b      	mov	r3, r1
 80090fc:	71fb      	strb	r3, [r7, #7]
 80090fe:	4613      	mov	r3, r2
 8009100:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009106:	68bb      	ldr	r3, [r7, #8]
 8009108:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800910a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800910e:	2b00      	cmp	r3, #0
 8009110:	d123      	bne.n	800915a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009112:	88bb      	ldrh	r3, [r7, #4]
 8009114:	3303      	adds	r3, #3
 8009116:	089b      	lsrs	r3, r3, #2
 8009118:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800911a:	2300      	movs	r3, #0
 800911c:	61bb      	str	r3, [r7, #24]
 800911e:	e018      	b.n	8009152 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009120:	79fb      	ldrb	r3, [r7, #7]
 8009122:	031a      	lsls	r2, r3, #12
 8009124:	697b      	ldr	r3, [r7, #20]
 8009126:	4413      	add	r3, r2
 8009128:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800912c:	461a      	mov	r2, r3
 800912e:	69fb      	ldr	r3, [r7, #28]
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	6013      	str	r3, [r2, #0]
      pSrc++;
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	3301      	adds	r3, #1
 8009138:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800913a:	69fb      	ldr	r3, [r7, #28]
 800913c:	3301      	adds	r3, #1
 800913e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	3301      	adds	r3, #1
 8009144:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8009146:	69fb      	ldr	r3, [r7, #28]
 8009148:	3301      	adds	r3, #1
 800914a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800914c:	69bb      	ldr	r3, [r7, #24]
 800914e:	3301      	adds	r3, #1
 8009150:	61bb      	str	r3, [r7, #24]
 8009152:	69ba      	ldr	r2, [r7, #24]
 8009154:	693b      	ldr	r3, [r7, #16]
 8009156:	429a      	cmp	r2, r3
 8009158:	d3e2      	bcc.n	8009120 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800915a:	2300      	movs	r3, #0
}
 800915c:	4618      	mov	r0, r3
 800915e:	3724      	adds	r7, #36	@ 0x24
 8009160:	46bd      	mov	sp, r7
 8009162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009166:	4770      	bx	lr

08009168 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8009168:	b480      	push	{r7}
 800916a:	b08b      	sub	sp, #44	@ 0x2c
 800916c:	af00      	add	r7, sp, #0
 800916e:	60f8      	str	r0, [r7, #12]
 8009170:	60b9      	str	r1, [r7, #8]
 8009172:	4613      	mov	r3, r2
 8009174:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009176:	68fb      	ldr	r3, [r7, #12]
 8009178:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800917e:	88fb      	ldrh	r3, [r7, #6]
 8009180:	089b      	lsrs	r3, r3, #2
 8009182:	b29b      	uxth	r3, r3
 8009184:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8009186:	88fb      	ldrh	r3, [r7, #6]
 8009188:	f003 0303 	and.w	r3, r3, #3
 800918c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800918e:	2300      	movs	r3, #0
 8009190:	623b      	str	r3, [r7, #32]
 8009192:	e014      	b.n	80091be <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009194:	69bb      	ldr	r3, [r7, #24]
 8009196:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800919a:	681a      	ldr	r2, [r3, #0]
 800919c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800919e:	601a      	str	r2, [r3, #0]
    pDest++;
 80091a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a2:	3301      	adds	r3, #1
 80091a4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091a8:	3301      	adds	r3, #1
 80091aa:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091ae:	3301      	adds	r3, #1
 80091b0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 80091b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091b4:	3301      	adds	r3, #1
 80091b6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 80091b8:	6a3b      	ldr	r3, [r7, #32]
 80091ba:	3301      	adds	r3, #1
 80091bc:	623b      	str	r3, [r7, #32]
 80091be:	6a3a      	ldr	r2, [r7, #32]
 80091c0:	697b      	ldr	r3, [r7, #20]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	d3e6      	bcc.n	8009194 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80091c6:	8bfb      	ldrh	r3, [r7, #30]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d01e      	beq.n	800920a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80091cc:	2300      	movs	r3, #0
 80091ce:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80091d0:	69bb      	ldr	r3, [r7, #24]
 80091d2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80091d6:	461a      	mov	r2, r3
 80091d8:	f107 0310 	add.w	r3, r7, #16
 80091dc:	6812      	ldr	r2, [r2, #0]
 80091de:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 80091e0:	693a      	ldr	r2, [r7, #16]
 80091e2:	6a3b      	ldr	r3, [r7, #32]
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	00db      	lsls	r3, r3, #3
 80091e8:	fa22 f303 	lsr.w	r3, r2, r3
 80091ec:	b2da      	uxtb	r2, r3
 80091ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091f0:	701a      	strb	r2, [r3, #0]
      i++;
 80091f2:	6a3b      	ldr	r3, [r7, #32]
 80091f4:	3301      	adds	r3, #1
 80091f6:	623b      	str	r3, [r7, #32]
      pDest++;
 80091f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80091fa:	3301      	adds	r3, #1
 80091fc:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 80091fe:	8bfb      	ldrh	r3, [r7, #30]
 8009200:	3b01      	subs	r3, #1
 8009202:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009204:	8bfb      	ldrh	r3, [r7, #30]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d1ea      	bne.n	80091e0 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800920a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800920c:	4618      	mov	r0, r3
 800920e:	372c      	adds	r7, #44	@ 0x2c
 8009210:	46bd      	mov	sp, r7
 8009212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009216:	4770      	bx	lr

08009218 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8009218:	b480      	push	{r7}
 800921a:	b085      	sub	sp, #20
 800921c:	af00      	add	r7, sp, #0
 800921e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68fa      	ldr	r2, [r7, #12]
 800922e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009232:	f023 0303 	bic.w	r3, r3, #3
 8009236:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009238:	68fb      	ldr	r3, [r7, #12]
 800923a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800923e:	685b      	ldr	r3, [r3, #4]
 8009240:	68fa      	ldr	r2, [r7, #12]
 8009242:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009246:	f043 0302 	orr.w	r3, r3, #2
 800924a:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800924c:	2300      	movs	r3, #0
}
 800924e:	4618      	mov	r0, r3
 8009250:	3714      	adds	r7, #20
 8009252:	46bd      	mov	sp, r7
 8009254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009258:	4770      	bx	lr

0800925a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800925a:	b480      	push	{r7}
 800925c:	b085      	sub	sp, #20
 800925e:	af00      	add	r7, sp, #0
 8009260:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	695b      	ldr	r3, [r3, #20]
 8009266:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	699b      	ldr	r3, [r3, #24]
 800926c:	68fa      	ldr	r2, [r7, #12]
 800926e:	4013      	ands	r3, r2
 8009270:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8009272:	68fb      	ldr	r3, [r7, #12]
}
 8009274:	4618      	mov	r0, r3
 8009276:	3714      	adds	r7, #20
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009280:	b480      	push	{r7}
 8009282:	b085      	sub	sp, #20
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009292:	699b      	ldr	r3, [r3, #24]
 8009294:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800929c:	69db      	ldr	r3, [r3, #28]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	4013      	ands	r3, r2
 80092a2:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	0c1b      	lsrs	r3, r3, #16
}
 80092a8:	4618      	mov	r0, r3
 80092aa:	3714      	adds	r7, #20
 80092ac:	46bd      	mov	sp, r7
 80092ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092b2:	4770      	bx	lr

080092b4 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80092b4:	b480      	push	{r7}
 80092b6:	b085      	sub	sp, #20
 80092b8:	af00      	add	r7, sp, #0
 80092ba:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092c6:	699b      	ldr	r3, [r3, #24]
 80092c8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80092ca:	68fb      	ldr	r3, [r7, #12]
 80092cc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80092d0:	69db      	ldr	r3, [r3, #28]
 80092d2:	68ba      	ldr	r2, [r7, #8]
 80092d4:	4013      	ands	r3, r2
 80092d6:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 80092d8:	68bb      	ldr	r3, [r7, #8]
 80092da:	b29b      	uxth	r3, r3
}
 80092dc:	4618      	mov	r0, r3
 80092de:	3714      	adds	r7, #20
 80092e0:	46bd      	mov	sp, r7
 80092e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092e6:	4770      	bx	lr

080092e8 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80092e8:	b480      	push	{r7}
 80092ea:	b085      	sub	sp, #20
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	6078      	str	r0, [r7, #4]
 80092f0:	460b      	mov	r3, r1
 80092f2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80092f8:	78fb      	ldrb	r3, [r7, #3]
 80092fa:	015a      	lsls	r2, r3, #5
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	4413      	add	r3, r2
 8009300:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800930e:	695b      	ldr	r3, [r3, #20]
 8009310:	68ba      	ldr	r2, [r7, #8]
 8009312:	4013      	ands	r3, r2
 8009314:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009316:	68bb      	ldr	r3, [r7, #8]
}
 8009318:	4618      	mov	r0, r3
 800931a:	3714      	adds	r7, #20
 800931c:	46bd      	mov	sp, r7
 800931e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009322:	4770      	bx	lr

08009324 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009324:	b480      	push	{r7}
 8009326:	b087      	sub	sp, #28
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009330:	687b      	ldr	r3, [r7, #4]
 8009332:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8009334:	697b      	ldr	r3, [r7, #20]
 8009336:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800933a:	691b      	ldr	r3, [r3, #16]
 800933c:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800933e:	697b      	ldr	r3, [r7, #20]
 8009340:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009344:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009346:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009348:	78fb      	ldrb	r3, [r7, #3]
 800934a:	f003 030f 	and.w	r3, r3, #15
 800934e:	68fa      	ldr	r2, [r7, #12]
 8009350:	fa22 f303 	lsr.w	r3, r2, r3
 8009354:	01db      	lsls	r3, r3, #7
 8009356:	b2db      	uxtb	r3, r3
 8009358:	693a      	ldr	r2, [r7, #16]
 800935a:	4313      	orrs	r3, r2
 800935c:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800935e:	78fb      	ldrb	r3, [r7, #3]
 8009360:	015a      	lsls	r2, r3, #5
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	4413      	add	r3, r2
 8009366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	693a      	ldr	r2, [r7, #16]
 800936e:	4013      	ands	r3, r2
 8009370:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009372:	68bb      	ldr	r3, [r7, #8]
}
 8009374:	4618      	mov	r0, r3
 8009376:	371c      	adds	r7, #28
 8009378:	46bd      	mov	sp, r7
 800937a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800937e:	4770      	bx	lr

08009380 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8009380:	b480      	push	{r7}
 8009382:	b083      	sub	sp, #12
 8009384:	af00      	add	r7, sp, #0
 8009386:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	695b      	ldr	r3, [r3, #20]
 800938c:	f003 0301 	and.w	r3, r3, #1
}
 8009390:	4618      	mov	r0, r3
 8009392:	370c      	adds	r7, #12
 8009394:	46bd      	mov	sp, r7
 8009396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800939a:	4770      	bx	lr

0800939c <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800939c:	b480      	push	{r7}
 800939e:	b085      	sub	sp, #20
 80093a0:	af00      	add	r7, sp, #0
 80093a2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80093a8:	68fb      	ldr	r3, [r7, #12]
 80093aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80093ae:	681b      	ldr	r3, [r3, #0]
 80093b0:	68fa      	ldr	r2, [r7, #12]
 80093b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80093b6:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80093ba:	f023 0307 	bic.w	r3, r3, #7
 80093be:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80093c6:	685b      	ldr	r3, [r3, #4]
 80093c8:	68fa      	ldr	r2, [r7, #12]
 80093ca:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80093ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80093d2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80093d4:	2300      	movs	r3, #0
}
 80093d6:	4618      	mov	r0, r3
 80093d8:	3714      	adds	r7, #20
 80093da:	46bd      	mov	sp, r7
 80093dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093e0:	4770      	bx	lr
	...

080093e4 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 80093e4:	b480      	push	{r7}
 80093e6:	b087      	sub	sp, #28
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	60f8      	str	r0, [r7, #12]
 80093ec:	460b      	mov	r3, r1
 80093ee:	607a      	str	r2, [r7, #4]
 80093f0:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	333c      	adds	r3, #60	@ 0x3c
 80093fa:	3304      	adds	r3, #4
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009400:	693b      	ldr	r3, [r7, #16]
 8009402:	4a26      	ldr	r2, [pc, #152]	@ (800949c <USB_EP0_OutStart+0xb8>)
 8009404:	4293      	cmp	r3, r2
 8009406:	d90a      	bls.n	800941e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009408:	697b      	ldr	r3, [r7, #20]
 800940a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009414:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009418:	d101      	bne.n	800941e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800941a:	2300      	movs	r3, #0
 800941c:	e037      	b.n	800948e <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800941e:	697b      	ldr	r3, [r7, #20]
 8009420:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009424:	461a      	mov	r2, r3
 8009426:	2300      	movs	r3, #0
 8009428:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800942a:	697b      	ldr	r3, [r7, #20]
 800942c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009430:	691b      	ldr	r3, [r3, #16]
 8009432:	697a      	ldr	r2, [r7, #20]
 8009434:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009438:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800943c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800943e:	697b      	ldr	r3, [r7, #20]
 8009440:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009444:	691b      	ldr	r3, [r3, #16]
 8009446:	697a      	ldr	r2, [r7, #20]
 8009448:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800944c:	f043 0318 	orr.w	r3, r3, #24
 8009450:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009452:	697b      	ldr	r3, [r7, #20]
 8009454:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009458:	691b      	ldr	r3, [r3, #16]
 800945a:	697a      	ldr	r2, [r7, #20]
 800945c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009460:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8009464:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 8009466:	7afb      	ldrb	r3, [r7, #11]
 8009468:	2b01      	cmp	r3, #1
 800946a:	d10f      	bne.n	800948c <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800946c:	697b      	ldr	r3, [r7, #20]
 800946e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009472:	461a      	mov	r2, r3
 8009474:	687b      	ldr	r3, [r7, #4]
 8009476:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009478:	697b      	ldr	r3, [r7, #20]
 800947a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800947e:	681b      	ldr	r3, [r3, #0]
 8009480:	697a      	ldr	r2, [r7, #20]
 8009482:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009486:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800948a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800948c:	2300      	movs	r3, #0
}
 800948e:	4618      	mov	r0, r3
 8009490:	371c      	adds	r7, #28
 8009492:	46bd      	mov	sp, r7
 8009494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009498:	4770      	bx	lr
 800949a:	bf00      	nop
 800949c:	4f54300a 	.word	0x4f54300a

080094a0 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80094a0:	b480      	push	{r7}
 80094a2:	b085      	sub	sp, #20
 80094a4:	af00      	add	r7, sp, #0
 80094a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80094a8:	2300      	movs	r3, #0
 80094aa:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	3301      	adds	r3, #1
 80094b0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094b2:	68fb      	ldr	r3, [r7, #12]
 80094b4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094b8:	d901      	bls.n	80094be <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80094ba:	2303      	movs	r3, #3
 80094bc:	e022      	b.n	8009504 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	691b      	ldr	r3, [r3, #16]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	daf2      	bge.n	80094ac <USB_CoreReset+0xc>

  count = 10U;
 80094c6:	230a      	movs	r3, #10
 80094c8:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 80094ca:	e002      	b.n	80094d2 <USB_CoreReset+0x32>
  {
    count--;
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	3b01      	subs	r3, #1
 80094d0:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 80094d2:	68fb      	ldr	r3, [r7, #12]
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d1f9      	bne.n	80094cc <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	f043 0201 	orr.w	r2, r3, #1
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	3301      	adds	r3, #1
 80094e8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80094f0:	d901      	bls.n	80094f6 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80094f2:	2303      	movs	r3, #3
 80094f4:	e006      	b.n	8009504 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	691b      	ldr	r3, [r3, #16]
 80094fa:	f003 0301 	and.w	r3, r3, #1
 80094fe:	2b01      	cmp	r3, #1
 8009500:	d0f0      	beq.n	80094e4 <USB_CoreReset+0x44>

  return HAL_OK;
 8009502:	2300      	movs	r3, #0
}
 8009504:	4618      	mov	r0, r3
 8009506:	3714      	adds	r7, #20
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr

08009510 <tud_cdc_n_connected>:
  const bool in_opened  = tu_edpt_stream_is_opened(&p_cdc->stream.tx);
  const bool out_opened = tu_edpt_stream_is_opened(&p_cdc->stream.rx);
  return in_opened && out_opened;
}

bool tud_cdc_n_connected(uint8_t itf) {
 8009510:	b580      	push	{r7, lr}
 8009512:	b086      	sub	sp, #24
 8009514:	af00      	add	r7, sp, #0
 8009516:	4603      	mov	r3, r0
 8009518:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC);
 800951a:	79fb      	ldrb	r3, [r7, #7]
 800951c:	2b00      	cmp	r3, #0
 800951e:	d001      	beq.n	8009524 <tud_cdc_n_connected+0x14>
 8009520:	2300      	movs	r3, #0
 8009522:	e034      	b.n	800958e <tud_cdc_n_connected+0x7e>
bool tud_suspended(void);

// Check if device is ready to transfer
TU_ATTR_ALWAYS_INLINE static inline
bool tud_ready(void) {
  const bool is_mounted = tud_mounted();
 8009524:	f000 faa0 	bl	8009a68 <tud_mounted>
 8009528:	4603      	mov	r3, r0
 800952a:	75fb      	strb	r3, [r7, #23]
  const bool is_suspended = tud_suspended();
 800952c:	f000 faae 	bl	8009a8c <tud_suspended>
 8009530:	4603      	mov	r3, r0
 8009532:	75bb      	strb	r3, [r7, #22]
  return is_mounted && !is_suspended;
 8009534:	7dfb      	ldrb	r3, [r7, #23]
 8009536:	2b00      	cmp	r3, #0
 8009538:	d007      	beq.n	800954a <tud_cdc_n_connected+0x3a>
 800953a:	7dbb      	ldrb	r3, [r7, #22]
 800953c:	f083 0301 	eor.w	r3, r3, #1
 8009540:	b2db      	uxtb	r3, r3
 8009542:	2b00      	cmp	r3, #0
 8009544:	d001      	beq.n	800954a <tud_cdc_n_connected+0x3a>
 8009546:	2301      	movs	r3, #1
 8009548:	e000      	b.n	800954c <tud_cdc_n_connected+0x3c>
 800954a:	2300      	movs	r3, #0
 800954c:	f003 0301 	and.w	r3, r3, #1
 8009550:	b2db      	uxtb	r3, r3
  TU_VERIFY(tud_ready());
 8009552:	f083 0301 	eor.w	r3, r3, #1
 8009556:	b2db      	uxtb	r3, r3
 8009558:	2b00      	cmp	r3, #0
 800955a:	d001      	beq.n	8009560 <tud_cdc_n_connected+0x50>
 800955c:	2300      	movs	r3, #0
 800955e:	e016      	b.n	800958e <tud_cdc_n_connected+0x7e>
  // DTR (bit 0) active  is considered as connected
  return tu_bit_test(_cdcd_itf[itf].line_state, 0);
 8009560:	79fb      	ldrb	r3, [r7, #7]
 8009562:	4a0d      	ldr	r2, [pc, #52]	@ (8009598 <tud_cdc_n_connected+0x88>)
 8009564:	21b4      	movs	r1, #180	@ 0xb4
 8009566:	fb01 f303 	mul.w	r3, r1, r3
 800956a:	4413      	add	r3, r2
 800956c:	3303      	adds	r3, #3
 800956e:	781b      	ldrb	r3, [r3, #0]
 8009570:	613b      	str	r3, [r7, #16]
 8009572:	2300      	movs	r3, #0
 8009574:	73fb      	strb	r3, [r7, #15]
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_u16_low (uint16_t ui16) { return TU_U16_LOW(ui16); }

//------------- Bits -------------//
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_set  (uint32_t value, uint8_t pos) { return value | TU_BIT(pos); }
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }
 8009576:	7bfb      	ldrb	r3, [r7, #15]
 8009578:	693a      	ldr	r2, [r7, #16]
 800957a:	fa22 f303 	lsr.w	r3, r2, r3
 800957e:	f003 0301 	and.w	r3, r3, #1
 8009582:	2b00      	cmp	r3, #0
 8009584:	bf14      	ite	ne
 8009586:	2301      	movne	r3, #1
 8009588:	2300      	moveq	r3, #0
 800958a:	b2db      	uxtb	r3, r3
 800958c:	bf00      	nop
}
 800958e:	4618      	mov	r0, r3
 8009590:	3718      	adds	r7, #24
 8009592:	46bd      	mov	sp, r7
 8009594:	bd80      	pop	{r7, pc}
 8009596:	bf00      	nop
 8009598:	20008bd0 	.word	0x20008bd0

0800959c <tud_cdc_n_available>:
}

//--------------------------------------------------------------------+
// READ API
//--------------------------------------------------------------------+
uint32_t tud_cdc_n_available(uint8_t itf) {
 800959c:	b480      	push	{r7}
 800959e:	b089      	sub	sp, #36	@ 0x24
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	4603      	mov	r3, r0
 80095a4:	71fb      	strb	r3, [r7, #7]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 80095a6:	79fb      	ldrb	r3, [r7, #7]
 80095a8:	2b00      	cmp	r3, #0
 80095aa:	d001      	beq.n	80095b0 <tud_cdc_n_available+0x14>
 80095ac:	2300      	movs	r3, #0
 80095ae:	e034      	b.n	800961a <tud_cdc_n_available+0x7e>
  return tu_edpt_stream_read_available(&_cdcd_itf[itf].stream.rx);
 80095b0:	79fb      	ldrb	r3, [r7, #7]
 80095b2:	22b4      	movs	r2, #180	@ 0xb4
 80095b4:	fb02 f303 	mul.w	r3, r2, r3
 80095b8:	3318      	adds	r3, #24
 80095ba:	4a1b      	ldr	r2, [pc, #108]	@ (8009628 <tud_cdc_n_available+0x8c>)
 80095bc:	4413      	add	r3, r2
 80095be:	3308      	adds	r3, #8
 80095c0:	61fb      	str	r3, [r7, #28]
  }
}

// Get the number of bytes available for reading
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_edpt_stream_read_available(const tu_edpt_stream_t *s) {
  return (uint32_t) tu_fifo_count(&s->ff);
 80095c2:	69fb      	ldr	r3, [r7, #28]
 80095c4:	3308      	adds	r3, #8
 80095c6:	61bb      	str	r3, [r7, #24]
  return wr_idx == rd_idx;
}

// return number of items in fifo, capped to fifo's depth
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_count(const tu_fifo_t *f) {
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 80095c8:	69bb      	ldr	r3, [r7, #24]
 80095ca:	8899      	ldrh	r1, [r3, #4]
 80095cc:	69bb      	ldr	r3, [r7, #24]
 80095ce:	891b      	ldrh	r3, [r3, #8]
 80095d0:	b29a      	uxth	r2, r3
 80095d2:	69bb      	ldr	r3, [r7, #24]
 80095d4:	895b      	ldrh	r3, [r3, #10]
 80095d6:	b29b      	uxth	r3, r3
 80095d8:	82f9      	strh	r1, [r7, #22]
 80095da:	82ba      	strh	r2, [r7, #20]
 80095dc:	827b      	strh	r3, [r7, #18]
  if (wr_idx >= rd_idx) {
 80095de:	8aba      	ldrh	r2, [r7, #20]
 80095e0:	8a7b      	ldrh	r3, [r7, #18]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d304      	bcc.n	80095f0 <tud_cdc_n_available+0x54>
    return (uint16_t)(wr_idx - rd_idx);
 80095e6:	8aba      	ldrh	r2, [r7, #20]
 80095e8:	8a7b      	ldrh	r3, [r7, #18]
 80095ea:	1ad3      	subs	r3, r2, r3
 80095ec:	b29b      	uxth	r3, r3
 80095ee:	e008      	b.n	8009602 <tud_cdc_n_available+0x66>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 80095f0:	8afb      	ldrh	r3, [r7, #22]
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	b29a      	uxth	r2, r3
 80095f6:	8ab9      	ldrh	r1, [r7, #20]
 80095f8:	8a7b      	ldrh	r3, [r7, #18]
 80095fa:	1acb      	subs	r3, r1, r3
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	4413      	add	r3, r2
 8009600:	b29b      	uxth	r3, r3
  return tu_min16(tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx), f->depth);
 8009602:	69ba      	ldr	r2, [r7, #24]
 8009604:	8892      	ldrh	r2, [r2, #4]
 8009606:	823b      	strh	r3, [r7, #16]
 8009608:	4613      	mov	r3, r2
 800960a:	81fb      	strh	r3, [r7, #14]

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800960c:	8a3a      	ldrh	r2, [r7, #16]
 800960e:	89fb      	ldrh	r3, [r7, #14]
 8009610:	4293      	cmp	r3, r2
 8009612:	bf28      	it	cs
 8009614:	4613      	movcs	r3, r2
 8009616:	b29b      	uxth	r3, r3
 8009618:	bf00      	nop
}
 800961a:	4618      	mov	r0, r3
 800961c:	3724      	adds	r7, #36	@ 0x24
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr
 8009626:	bf00      	nop
 8009628:	20008bd0 	.word	0x20008bd0

0800962c <tud_cdc_n_read>:

uint32_t tud_cdc_n_read(uint8_t itf, void* buffer, uint32_t bufsize) {
 800962c:	b580      	push	{r7, lr}
 800962e:	b086      	sub	sp, #24
 8009630:	af00      	add	r7, sp, #0
 8009632:	4603      	mov	r3, r0
 8009634:	60b9      	str	r1, [r7, #8]
 8009636:	607a      	str	r2, [r7, #4]
 8009638:	73fb      	strb	r3, [r7, #15]
  TU_VERIFY(itf < CFG_TUD_CDC, 0);
 800963a:	7bfb      	ldrb	r3, [r7, #15]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d001      	beq.n	8009644 <tud_cdc_n_read+0x18>
 8009640:	2300      	movs	r3, #0
 8009642:	e010      	b.n	8009666 <tud_cdc_n_read+0x3a>
  cdcd_interface_t *p_cdc = &_cdcd_itf[itf];
 8009644:	7bfb      	ldrb	r3, [r7, #15]
 8009646:	22b4      	movs	r2, #180	@ 0xb4
 8009648:	fb02 f303 	mul.w	r3, r2, r3
 800964c:	4a08      	ldr	r2, [pc, #32]	@ (8009670 <tud_cdc_n_read+0x44>)
 800964e:	4413      	add	r3, r2
 8009650:	617b      	str	r3, [r7, #20]
  return tu_edpt_stream_read(p_cdc->rhport, &p_cdc->stream.rx, buffer, bufsize);
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	7818      	ldrb	r0, [r3, #0]
 8009656:	697b      	ldr	r3, [r7, #20]
 8009658:	f103 0120 	add.w	r1, r3, #32
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	68ba      	ldr	r2, [r7, #8]
 8009660:	f001 f956 	bl	800a910 <tu_edpt_stream_read>
 8009664:	4603      	mov	r3, r0
}
 8009666:	4618      	mov	r0, r3
 8009668:	3718      	adds	r7, #24
 800966a:	46bd      	mov	sp, r7
 800966c:	bd80      	pop	{r7, pc}
 800966e:	bf00      	nop
 8009670:	20008bd0 	.word	0x20008bd0

08009674 <ff_pull_fixed_addr_rw32>:
    memcpy(ff_buf, &tmp32, bytes_rem);
  }
}

// Copy from fifo to fixed address buffer (usually a tx register) with TU_FIFO_FIXED_ADDR_RW32 mode
static void ff_pull_fixed_addr_rw32(volatile uint32_t *reg_tx, const uint8_t *ff_buf, uint16_t len) {
 8009674:	b580      	push	{r7, lr}
 8009676:	b088      	sub	sp, #32
 8009678:	af00      	add	r7, sp, #0
 800967a:	60f8      	str	r0, [r7, #12]
 800967c:	60b9      	str	r1, [r7, #8]
 800967e:	4613      	mov	r3, r2
 8009680:	80fb      	strh	r3, [r7, #6]
  // Write full available 32 bit words to const address
  uint16_t full_words = len >> 2u;
 8009682:	88fb      	ldrh	r3, [r7, #6]
 8009684:	089b      	lsrs	r3, r3, #2
 8009686:	83fb      	strh	r3, [r7, #30]
  while (full_words--) {
 8009688:	e008      	b.n	800969c <ff_pull_fixed_addr_rw32+0x28>
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	61bb      	str	r3, [r7, #24]

#else

// MCU that could access unaligned memory natively
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_unaligned_read32(const void *mem) {
  return *((uint32_t const *) mem);
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	681a      	ldr	r2, [r3, #0]
    *reg_tx = tu_unaligned_read32(ff_buf);
 8009692:	68fb      	ldr	r3, [r7, #12]
 8009694:	601a      	str	r2, [r3, #0]
    ff_buf += 4u;
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	3304      	adds	r3, #4
 800969a:	60bb      	str	r3, [r7, #8]
  while (full_words--) {
 800969c:	8bfb      	ldrh	r3, [r7, #30]
 800969e:	1e5a      	subs	r2, r3, #1
 80096a0:	83fa      	strh	r2, [r7, #30]
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d1f1      	bne.n	800968a <ff_pull_fixed_addr_rw32+0x16>
  }

  // Write the remaining 1-3 bytes
  const uint8_t bytes_rem = len & 0x03;
 80096a6:	88fb      	ldrh	r3, [r7, #6]
 80096a8:	b2db      	uxtb	r3, r3
 80096aa:	f003 0303 	and.w	r3, r3, #3
 80096ae:	777b      	strb	r3, [r7, #29]
  if (bytes_rem) {
 80096b0:	7f7b      	ldrb	r3, [r7, #29]
 80096b2:	2b00      	cmp	r3, #0
 80096b4:	d00b      	beq.n	80096ce <ff_pull_fixed_addr_rw32+0x5a>
    uint32_t tmp32 = 0u;
 80096b6:	2300      	movs	r3, #0
 80096b8:	617b      	str	r3, [r7, #20]
    memcpy(&tmp32, ff_buf, bytes_rem);
 80096ba:	7f7a      	ldrb	r2, [r7, #29]
 80096bc:	f107 0314 	add.w	r3, r7, #20
 80096c0:	68b9      	ldr	r1, [r7, #8]
 80096c2:	4618      	mov	r0, r3
 80096c4:	f002 f825 	bl	800b712 <memcpy>
    *reg_tx = tmp32;
 80096c8:	697a      	ldr	r2, [r7, #20]
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	601a      	str	r2, [r3, #0]
  }
}
 80096ce:	bf00      	nop
 80096d0:	3720      	adds	r7, #32
 80096d2:	46bd      	mov	sp, r7
 80096d4:	bd80      	pop	{r7, pc}

080096d6 <ff_pull_n>:
      break; // unknown mode
  }
}

// get n items from fifo WITHOUT updating read pointer
static void ff_pull_n(const tu_fifo_t *f, void *app_buf, uint16_t n, uint16_t rd_ptr, tu_fifo_access_mode_t copy_mode) {
 80096d6:	b580      	push	{r7, lr}
 80096d8:	b092      	sub	sp, #72	@ 0x48
 80096da:	af00      	add	r7, sp, #0
 80096dc:	60f8      	str	r0, [r7, #12]
 80096de:	60b9      	str	r1, [r7, #8]
 80096e0:	4611      	mov	r1, r2
 80096e2:	461a      	mov	r2, r3
 80096e4:	460b      	mov	r3, r1
 80096e6:	80fb      	strh	r3, [r7, #6]
 80096e8:	4613      	mov	r3, r2
 80096ea:	80bb      	strh	r3, [r7, #4]
  const uint16_t lin_count  = f->depth - rd_ptr;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	889a      	ldrh	r2, [r3, #4]
 80096f0:	88bb      	ldrh	r3, [r7, #4]
 80096f2:	1ad3      	subs	r3, r2, r3
 80096f4:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  const uint16_t wrap_count = n - lin_count; // only used if wrapped
 80096f6:	88fa      	ldrh	r2, [r7, #6]
 80096f8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80096fa:	1ad3      	subs	r3, r2, r3
 80096fc:	87bb      	strh	r3, [r7, #60]	@ 0x3c

  uint16_t lin_bytes  = lin_count * f->item_size;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	88db      	ldrh	r3, [r3, #6]
 8009702:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8009706:	b29b      	uxth	r3, r3
 8009708:	461a      	mov	r2, r3
 800970a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800970c:	fb13 f302 	smulbb	r3, r3, r2
 8009710:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t wrap_bytes = wrap_count * f->item_size;
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	88db      	ldrh	r3, [r3, #6]
 8009716:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800971a:	b29b      	uxth	r3, r3
 800971c:	461a      	mov	r2, r3
 800971e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8009720:	fb13 f302 	smulbb	r3, r3, r2
 8009724:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46

  // current buffer of fifo
  const uint8_t *ff_buf = f->buffer + (rd_ptr * f->item_size);
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	88ba      	ldrh	r2, [r7, #4]
 800972e:	68f9      	ldr	r1, [r7, #12]
 8009730:	88c9      	ldrh	r1, [r1, #6]
 8009732:	f3c1 010e 	ubfx	r1, r1, #0, #15
 8009736:	b289      	uxth	r1, r1
 8009738:	fb01 f202 	mul.w	r2, r1, r2
 800973c:	4413      	add	r3, r2
 800973e:	643b      	str	r3, [r7, #64]	@ 0x40

  switch (copy_mode) {
 8009740:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8009744:	2b00      	cmp	r3, #0
 8009746:	d002      	beq.n	800974e <ff_pull_n+0x78>
 8009748:	2b01      	cmp	r3, #1
 800974a:	d023      	beq.n	8009794 <ff_pull_n+0xbe>
      break;
    }
#endif

    default:
      break; // unknown mode
 800974c:	e0c7      	b.n	80098de <ff_pull_n+0x208>
      if (n <= lin_count) {
 800974e:	88fa      	ldrh	r2, [r7, #6]
 8009750:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8009752:	429a      	cmp	r2, r3
 8009754:	d80d      	bhi.n	8009772 <ff_pull_n+0x9c>
        memcpy(app_buf, ff_buf, n * f->item_size);
 8009756:	88fb      	ldrh	r3, [r7, #6]
 8009758:	68fa      	ldr	r2, [r7, #12]
 800975a:	88d2      	ldrh	r2, [r2, #6]
 800975c:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8009760:	b292      	uxth	r2, r2
 8009762:	fb02 f303 	mul.w	r3, r2, r3
 8009766:	461a      	mov	r2, r3
 8009768:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800976a:	68b8      	ldr	r0, [r7, #8]
 800976c:	f001 ffd1 	bl	800b712 <memcpy>
      break;
 8009770:	e0b5      	b.n	80098de <ff_pull_n+0x208>
        memcpy(app_buf, ff_buf, lin_bytes);                            // linear part
 8009772:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009774:	461a      	mov	r2, r3
 8009776:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009778:	68b8      	ldr	r0, [r7, #8]
 800977a:	f001 ffca 	bl	800b712 <memcpy>
        memcpy((uint8_t *)app_buf + lin_bytes, f->buffer, wrap_bytes); // wrapped part
 800977e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8009780:	68ba      	ldr	r2, [r7, #8]
 8009782:	18d0      	adds	r0, r2, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 800978c:	4619      	mov	r1, r3
 800978e:	f001 ffc0 	bl	800b712 <memcpy>
      break;
 8009792:	e0a4      	b.n	80098de <ff_pull_n+0x208>
      volatile uint32_t *reg_tx = (volatile uint32_t *)app_buf;
 8009794:	68bb      	ldr	r3, [r7, #8]
 8009796:	637b      	str	r3, [r7, #52]	@ 0x34
      if (n <= lin_count) {
 8009798:	88fa      	ldrh	r2, [r7, #6]
 800979a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800979c:	429a      	cmp	r2, r3
 800979e:	d80f      	bhi.n	80097c0 <ff_pull_n+0xea>
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, n * f->item_size);
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	88db      	ldrh	r3, [r3, #6]
 80097a4:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80097a8:	b29b      	uxth	r3, r3
 80097aa:	461a      	mov	r2, r3
 80097ac:	88fb      	ldrh	r3, [r7, #6]
 80097ae:	fb13 f302 	smulbb	r3, r3, r2
 80097b2:	b29b      	uxth	r3, r3
 80097b4:	461a      	mov	r2, r3
 80097b6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097b8:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80097ba:	f7ff ff5b 	bl	8009674 <ff_pull_fixed_addr_rw32>
      break;
 80097be:	e08d      	b.n	80098dc <ff_pull_n+0x206>
        uint16_t lin_4n_bytes = lin_bytes & 0xFFFC;
 80097c0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80097c2:	f023 0303 	bic.w	r3, r3, #3
 80097c6:	867b      	strh	r3, [r7, #50]	@ 0x32
        ff_pull_fixed_addr_rw32(reg_tx, ff_buf, lin_4n_bytes);
 80097c8:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80097ca:	461a      	mov	r2, r3
 80097cc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80097ce:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80097d0:	f7ff ff50 	bl	8009674 <ff_pull_fixed_addr_rw32>
        ff_buf += lin_4n_bytes;
 80097d4:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 80097d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80097d8:	4413      	add	r3, r2
 80097da:	643b      	str	r3, [r7, #64]	@ 0x40
        const uint8_t rem = lin_bytes & 0x03;
 80097dc:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80097de:	b2db      	uxtb	r3, r3
 80097e0:	f003 0303 	and.w	r3, r3, #3
 80097e4:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
        if (rem > 0) {
 80097e8:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d067      	beq.n	80098c0 <ff_pull_n+0x1ea>
          const uint8_t  remrem    = (uint8_t)tu_min16(wrap_bytes, 4 - rem);
 80097f0:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80097f4:	b29b      	uxth	r3, r3
 80097f6:	f1c3 0304 	rsb	r3, r3, #4
 80097fa:	b29a      	uxth	r2, r3
 80097fc:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8009800:	827b      	strh	r3, [r7, #18]
 8009802:	4613      	mov	r3, r2
 8009804:	823b      	strh	r3, [r7, #16]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009806:	8a7a      	ldrh	r2, [r7, #18]
 8009808:	8a3b      	ldrh	r3, [r7, #16]
 800980a:	4293      	cmp	r3, r2
 800980c:	bf28      	it	cs
 800980e:	4613      	movcs	r3, r2
 8009810:	b29b      	uxth	r3, r3
 8009812:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
          const uint32_t scatter32 = tu_scatter_read32(ff_buf, rem, f->buffer, remrem);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800981c:	62ba      	str	r2, [r7, #40]	@ 0x28
 800981e:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8009822:	f887 2027 	strb.w	r2, [r7, #39]	@ 0x27
 8009826:	623b      	str	r3, [r7, #32]
 8009828:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 800982c:	77fb      	strb	r3, [r7, #31]
#endif

// scatter read 4 bytes from two buffers. Parameter are not checked
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_scatter_read32(const uint8_t *buf1, uint8_t len1, const uint8_t *buf2,
                                                               uint8_t len2) {
  uint32_t result = 0;
 800982e:	2300      	movs	r3, #0
 8009830:	61bb      	str	r3, [r7, #24]
  uint8_t  shift  = 0;
 8009832:	2300      	movs	r3, #0
 8009834:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < len1; ++i) {
 8009836:	2300      	movs	r3, #0
 8009838:	75bb      	strb	r3, [r7, #22]
 800983a:	e010      	b.n	800985e <ff_pull_n+0x188>
    result |= ((uint32_t)buf1[i]) << shift;
 800983c:	7dbb      	ldrb	r3, [r7, #22]
 800983e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009840:	4413      	add	r3, r2
 8009842:	781b      	ldrb	r3, [r3, #0]
 8009844:	461a      	mov	r2, r3
 8009846:	7dfb      	ldrb	r3, [r7, #23]
 8009848:	fa02 f303 	lsl.w	r3, r2, r3
 800984c:	69ba      	ldr	r2, [r7, #24]
 800984e:	4313      	orrs	r3, r2
 8009850:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8009852:	7dfb      	ldrb	r3, [r7, #23]
 8009854:	3308      	adds	r3, #8
 8009856:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len1; ++i) {
 8009858:	7dbb      	ldrb	r3, [r7, #22]
 800985a:	3301      	adds	r3, #1
 800985c:	75bb      	strb	r3, [r7, #22]
 800985e:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 8009862:	7dbb      	ldrb	r3, [r7, #22]
 8009864:	429a      	cmp	r2, r3
 8009866:	d8e9      	bhi.n	800983c <ff_pull_n+0x166>
  }

  for (uint8_t i = 0; i < len2; ++i) {
 8009868:	2300      	movs	r3, #0
 800986a:	757b      	strb	r3, [r7, #21]
 800986c:	e010      	b.n	8009890 <ff_pull_n+0x1ba>
    result |= ((uint32_t)buf2[i]) << shift;
 800986e:	7d7b      	ldrb	r3, [r7, #21]
 8009870:	6a3a      	ldr	r2, [r7, #32]
 8009872:	4413      	add	r3, r2
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	461a      	mov	r2, r3
 8009878:	7dfb      	ldrb	r3, [r7, #23]
 800987a:	fa02 f303 	lsl.w	r3, r2, r3
 800987e:	69ba      	ldr	r2, [r7, #24]
 8009880:	4313      	orrs	r3, r2
 8009882:	61bb      	str	r3, [r7, #24]
    shift += 8;
 8009884:	7dfb      	ldrb	r3, [r7, #23]
 8009886:	3308      	adds	r3, #8
 8009888:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < len2; ++i) {
 800988a:	7d7b      	ldrb	r3, [r7, #21]
 800988c:	3301      	adds	r3, #1
 800988e:	757b      	strb	r3, [r7, #21]
 8009890:	7ffa      	ldrb	r2, [r7, #31]
 8009892:	7d7b      	ldrb	r3, [r7, #21]
 8009894:	429a      	cmp	r2, r3
 8009896:	d8ea      	bhi.n	800986e <ff_pull_n+0x198>
  }

  return result;
 8009898:	69bb      	ldr	r3, [r7, #24]
 800989a:	62fb      	str	r3, [r7, #44]	@ 0x2c
          *reg_tx = scatter32;
 800989c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800989e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80098a0:	601a      	str	r2, [r3, #0]
          wrap_bytes -= remrem;
 80098a2:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80098a6:	b29b      	uxth	r3, r3
 80098a8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80098ac:	1ad3      	subs	r3, r2, r3
 80098ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
          ff_buf = f->buffer + remrem; // wrap around
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	681a      	ldr	r2, [r3, #0]
 80098b6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80098ba:	4413      	add	r3, r2
 80098bc:	643b      	str	r3, [r7, #64]	@ 0x40
 80098be:	e002      	b.n	80098c6 <ff_pull_n+0x1f0>
          ff_buf = f->buffer;          // wrap around to beginning
 80098c0:	68fb      	ldr	r3, [r7, #12]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	643b      	str	r3, [r7, #64]	@ 0x40
        if (wrap_bytes > 0) {
 80098c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d006      	beq.n	80098dc <ff_pull_n+0x206>
          ff_pull_fixed_addr_rw32(reg_tx, ff_buf, wrap_bytes);
 80098ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80098d2:	461a      	mov	r2, r3
 80098d4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80098d6:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80098d8:	f7ff fecc 	bl	8009674 <ff_pull_fixed_addr_rw32>
      break;
 80098dc:	bf00      	nop
  }
}
 80098de:	bf00      	nop
 80098e0:	3748      	adds	r7, #72	@ 0x48
 80098e2:	46bd      	mov	sp, r7
 80098e4:	bd80      	pop	{r7, pc}

080098e6 <tu_fifo_peek_n_access_mode>:
//--------------------------------------------------------------------+

// Works on local copies of w and r
// Must be protected by read mutex since in case of an overflow read pointer gets modified
uint16_t tu_fifo_peek_n_access_mode(tu_fifo_t *f, void *p_buffer, uint16_t n, uint16_t wr_idx, uint16_t rd_idx,
                                    tu_fifo_access_mode_t access_mode) {
 80098e6:	b580      	push	{r7, lr}
 80098e8:	b08c      	sub	sp, #48	@ 0x30
 80098ea:	af02      	add	r7, sp, #8
 80098ec:	60f8      	str	r0, [r7, #12]
 80098ee:	60b9      	str	r1, [r7, #8]
 80098f0:	4611      	mov	r1, r2
 80098f2:	461a      	mov	r2, r3
 80098f4:	460b      	mov	r3, r1
 80098f6:	80fb      	strh	r3, [r7, #6]
 80098f8:	4613      	mov	r3, r2
 80098fa:	80bb      	strh	r3, [r7, #4]
  uint16_t count = tu_ff_overflow_count(f->depth, wr_idx, rd_idx);
 80098fc:	68fb      	ldr	r3, [r7, #12]
 80098fe:	889b      	ldrh	r3, [r3, #4]
 8009900:	847b      	strh	r3, [r7, #34]	@ 0x22
 8009902:	88bb      	ldrh	r3, [r7, #4]
 8009904:	843b      	strh	r3, [r7, #32]
 8009906:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009908:	83fb      	strh	r3, [r7, #30]
  if (wr_idx >= rd_idx) {
 800990a:	8c3a      	ldrh	r2, [r7, #32]
 800990c:	8bfb      	ldrh	r3, [r7, #30]
 800990e:	429a      	cmp	r2, r3
 8009910:	d304      	bcc.n	800991c <tu_fifo_peek_n_access_mode+0x36>
    return (uint16_t)(wr_idx - rd_idx);
 8009912:	8c3a      	ldrh	r2, [r7, #32]
 8009914:	8bfb      	ldrh	r3, [r7, #30]
 8009916:	1ad3      	subs	r3, r2, r3
 8009918:	b29b      	uxth	r3, r3
 800991a:	e008      	b.n	800992e <tu_fifo_peek_n_access_mode+0x48>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800991c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800991e:	005b      	lsls	r3, r3, #1
 8009920:	b29a      	uxth	r2, r3
 8009922:	8c39      	ldrh	r1, [r7, #32]
 8009924:	8bfb      	ldrh	r3, [r7, #30]
 8009926:	1acb      	subs	r3, r1, r3
 8009928:	b29b      	uxth	r3, r3
 800992a:	4413      	add	r3, r2
 800992c:	b29b      	uxth	r3, r3
 800992e:	84fb      	strh	r3, [r7, #38]	@ 0x26
  if (count == 0) {
 8009930:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009932:	2b00      	cmp	r3, #0
 8009934:	d101      	bne.n	800993a <tu_fifo_peek_n_access_mode+0x54>
    return 0; // nothing to peek
 8009936:	2300      	movs	r3, #0
 8009938:	e041      	b.n	80099be <tu_fifo_peek_n_access_mode+0xd8>
  }

  // Check overflow and correct if required
  if (count > f->depth) {
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	889b      	ldrh	r3, [r3, #4]
 800993e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8009940:	429a      	cmp	r2, r3
 8009942:	d91b      	bls.n	800997c <tu_fifo_peek_n_access_mode+0x96>
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	61bb      	str	r3, [r7, #24]
 8009948:	88bb      	ldrh	r3, [r7, #4]
 800994a:	82fb      	strh	r3, [r7, #22]
  if (wr_idx >= f->depth) {
 800994c:	69bb      	ldr	r3, [r7, #24]
 800994e:	889b      	ldrh	r3, [r3, #4]
 8009950:	8afa      	ldrh	r2, [r7, #22]
 8009952:	429a      	cmp	r2, r3
 8009954:	d305      	bcc.n	8009962 <tu_fifo_peek_n_access_mode+0x7c>
    rd_idx = wr_idx - f->depth;
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	889b      	ldrh	r3, [r3, #4]
 800995a:	8afa      	ldrh	r2, [r7, #22]
 800995c:	1ad3      	subs	r3, r2, r3
 800995e:	82bb      	strh	r3, [r7, #20]
 8009960:	e004      	b.n	800996c <tu_fifo_peek_n_access_mode+0x86>
    rd_idx = wr_idx + f->depth;
 8009962:	69bb      	ldr	r3, [r7, #24]
 8009964:	889a      	ldrh	r2, [r3, #4]
 8009966:	8afb      	ldrh	r3, [r7, #22]
 8009968:	4413      	add	r3, r2
 800996a:	82bb      	strh	r3, [r7, #20]
  f->rd_idx = rd_idx;
 800996c:	69bb      	ldr	r3, [r7, #24]
 800996e:	8aba      	ldrh	r2, [r7, #20]
 8009970:	815a      	strh	r2, [r3, #10]
  return rd_idx;
 8009972:	8abb      	ldrh	r3, [r7, #20]
    rd_idx = correct_read_index(f, wr_idx);
 8009974:	863b      	strh	r3, [r7, #48]	@ 0x30
    count  = f->depth;
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	889b      	ldrh	r3, [r3, #4]
 800997a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  }

  if (count < n) {
 800997c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800997e:	88fb      	ldrh	r3, [r7, #6]
 8009980:	429a      	cmp	r2, r3
 8009982:	d201      	bcs.n	8009988 <tu_fifo_peek_n_access_mode+0xa2>
    n = count; // limit to available count
 8009984:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009986:	80fb      	strh	r3, [r7, #6]
  }

  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	889b      	ldrh	r3, [r3, #4]
 800998c:	827b      	strh	r3, [r7, #18]
 800998e:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8009990:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 8009992:	e003      	b.n	800999c <tu_fifo_peek_n_access_mode+0xb6>
    idx -= depth;
 8009994:	8a3a      	ldrh	r2, [r7, #16]
 8009996:	8a7b      	ldrh	r3, [r7, #18]
 8009998:	1ad3      	subs	r3, r2, r3
 800999a:	823b      	strh	r3, [r7, #16]
  while (idx >= depth) {
 800999c:	8a7a      	ldrh	r2, [r7, #18]
 800999e:	8a3b      	ldrh	r3, [r7, #16]
 80099a0:	429a      	cmp	r2, r3
 80099a2:	d9f7      	bls.n	8009994 <tu_fifo_peek_n_access_mode+0xae>
  return idx;
 80099a4:	8a3b      	ldrh	r3, [r7, #16]
  const uint16_t rd_ptr = idx2ptr(f->depth, rd_idx);
 80099a6:	84bb      	strh	r3, [r7, #36]	@ 0x24
  ff_pull_n(f, p_buffer, n, rd_ptr, access_mode);
 80099a8:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80099aa:	88fa      	ldrh	r2, [r7, #6]
 80099ac:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80099b0:	9300      	str	r3, [sp, #0]
 80099b2:	460b      	mov	r3, r1
 80099b4:	68b9      	ldr	r1, [r7, #8]
 80099b6:	68f8      	ldr	r0, [r7, #12]
 80099b8:	f7ff fe8d 	bl	80096d6 <ff_pull_n>

  return n;
 80099bc:	88fb      	ldrh	r3, [r7, #6]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3728      	adds	r7, #40	@ 0x28
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}

080099c6 <tu_fifo_read_n_access_mode>:
  ff_unlock(f->mutex_rd);
  return ret;
}

// Read n items from fifo with access mode
uint16_t tu_fifo_read_n_access_mode(tu_fifo_t *f, void *buffer, uint16_t n, tu_fifo_access_mode_t access_mode) {
 80099c6:	b580      	push	{r7, lr}
 80099c8:	b08a      	sub	sp, #40	@ 0x28
 80099ca:	af02      	add	r7, sp, #8
 80099cc:	60f8      	str	r0, [r7, #12]
 80099ce:	60b9      	str	r1, [r7, #8]
 80099d0:	4611      	mov	r1, r2
 80099d2:	461a      	mov	r2, r3
 80099d4:	460b      	mov	r3, r1
 80099d6:	80fb      	strh	r3, [r7, #6]
 80099d8:	4613      	mov	r3, r2
 80099da:	717b      	strb	r3, [r7, #5]
  ff_lock(f->mutex_rd);

  // Peek the data: f->rd_idx might get modified in case of an overflow so we can not use a local variable
  n         = tu_fifo_peek_n_access_mode(f, buffer, n, f->wr_idx, f->rd_idx, access_mode);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	891b      	ldrh	r3, [r3, #8]
 80099e0:	b298      	uxth	r0, r3
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	895b      	ldrh	r3, [r3, #10]
 80099e6:	b29b      	uxth	r3, r3
 80099e8:	88f9      	ldrh	r1, [r7, #6]
 80099ea:	797a      	ldrb	r2, [r7, #5]
 80099ec:	9201      	str	r2, [sp, #4]
 80099ee:	9300      	str	r3, [sp, #0]
 80099f0:	4603      	mov	r3, r0
 80099f2:	460a      	mov	r2, r1
 80099f4:	68b9      	ldr	r1, [r7, #8]
 80099f6:	68f8      	ldr	r0, [r7, #12]
 80099f8:	f7ff ff75 	bl	80098e6 <tu_fifo_peek_n_access_mode>
 80099fc:	4603      	mov	r3, r0
 80099fe:	80fb      	strh	r3, [r7, #6]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	889a      	ldrh	r2, [r3, #4]
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	895b      	ldrh	r3, [r3, #10]
 8009a08:	b29b      	uxth	r3, r3
 8009a0a:	83fa      	strh	r2, [r7, #30]
 8009a0c:	83bb      	strh	r3, [r7, #28]
 8009a0e:	88fb      	ldrh	r3, [r7, #6]
 8009a10:	837b      	strh	r3, [r7, #26]
  uint16_t new_idx = (uint16_t)(idx + offset);
 8009a12:	8bba      	ldrh	r2, [r7, #28]
 8009a14:	8b7b      	ldrh	r3, [r7, #26]
 8009a16:	4413      	add	r3, r2
 8009a18:	833b      	strh	r3, [r7, #24]
  if ((idx > new_idx) || (new_idx >= 2 * depth)) {
 8009a1a:	8bba      	ldrh	r2, [r7, #28]
 8009a1c:	8b3b      	ldrh	r3, [r7, #24]
 8009a1e:	429a      	cmp	r2, r3
 8009a20:	d804      	bhi.n	8009a2c <tu_fifo_read_n_access_mode+0x66>
 8009a22:	8b3a      	ldrh	r2, [r7, #24]
 8009a24:	8bfb      	ldrh	r3, [r7, #30]
 8009a26:	005b      	lsls	r3, r3, #1
 8009a28:	429a      	cmp	r2, r3
 8009a2a:	db08      	blt.n	8009a3e <tu_fifo_read_n_access_mode+0x78>
    const uint16_t non_used_index_space = (uint16_t)(UINT16_MAX - (2 * depth - 1));
 8009a2c:	8bfb      	ldrh	r3, [r7, #30]
 8009a2e:	005b      	lsls	r3, r3, #1
 8009a30:	b29b      	uxth	r3, r3
 8009a32:	425b      	negs	r3, r3
 8009a34:	82fb      	strh	r3, [r7, #22]
    new_idx                             = (uint16_t)(new_idx + non_used_index_space);
 8009a36:	8b3a      	ldrh	r2, [r7, #24]
 8009a38:	8afb      	ldrh	r3, [r7, #22]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	833b      	strh	r3, [r7, #24]
  return new_idx;
 8009a3e:	8b3a      	ldrh	r2, [r7, #24]
  f->rd_idx = advance_index(f->depth, f->rd_idx, n);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	815a      	strh	r2, [r3, #10]

  ff_unlock(f->mutex_rd);
  return n;
 8009a44:	88fb      	ldrh	r3, [r7, #6]
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3720      	adds	r7, #32
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <dcd_dcache_clean>:

TU_ATTR_WEAK void dcd_disconnect(uint8_t rhport) {
  (void) rhport;
}

TU_ATTR_WEAK bool dcd_dcache_clean(const void* addr, uint32_t data_size) {
 8009a4e:	b480      	push	{r7}
 8009a50:	b083      	sub	sp, #12
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
 8009a56:	6039      	str	r1, [r7, #0]
  (void) addr; (void) data_size;
  return true;
 8009a58:	2301      	movs	r3, #1
}
 8009a5a:	4618      	mov	r0, r3
 8009a5c:	370c      	adds	r7, #12
 8009a5e:	46bd      	mov	sp, r7
 8009a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a64:	4770      	bx	lr
	...

08009a68 <tud_mounted>:

bool tud_connected(void) {
  return _usbd_dev.connected;
}

bool tud_mounted(void) {
 8009a68:	b480      	push	{r7}
 8009a6a:	af00      	add	r7, sp, #0
  return _usbd_dev.cfg_num ? true : false;
 8009a6c:	4b06      	ldr	r3, [pc, #24]	@ (8009a88 <tud_mounted+0x20>)
 8009a6e:	785b      	ldrb	r3, [r3, #1]
 8009a70:	b2db      	uxtb	r3, r3
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	bf14      	ite	ne
 8009a76:	2301      	movne	r3, #1
 8009a78:	2300      	moveq	r3, #0
 8009a7a:	b2db      	uxtb	r3, r3
}
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	46bd      	mov	sp, r7
 8009a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a84:	4770      	bx	lr
 8009a86:	bf00      	nop
 8009a88:	20008c84 	.word	0x20008c84

08009a8c <tud_suspended>:

bool tud_suspended(void) {
 8009a8c:	b480      	push	{r7}
 8009a8e:	af00      	add	r7, sp, #0
  return _usbd_dev.suspended;
 8009a90:	4b07      	ldr	r3, [pc, #28]	@ (8009ab0 <tud_suspended+0x24>)
 8009a92:	781b      	ldrb	r3, [r3, #0]
 8009a94:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	bf14      	ite	ne
 8009a9e:	2301      	movne	r3, #1
 8009aa0:	2300      	moveq	r3, #0
 8009aa2:	b2db      	uxtb	r3, r3
}
 8009aa4:	4618      	mov	r0, r3
 8009aa6:	46bd      	mov	sp, r7
 8009aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aac:	4770      	bx	lr
 8009aae:	bf00      	nop
 8009ab0:	20008c84 	.word	0x20008c84

08009ab4 <tud_disconnect>:
  TU_VERIFY (_usbd_dev.suspended && _usbd_dev.remote_wakeup_support && _usbd_dev.remote_wakeup_en);
  dcd_remote_wakeup(_usbd_rhport);
  return true;
}

bool tud_disconnect(void) {
 8009ab4:	b580      	push	{r7, lr}
 8009ab6:	af00      	add	r7, sp, #0
  dcd_disconnect(_usbd_rhport);
 8009ab8:	4b03      	ldr	r3, [pc, #12]	@ (8009ac8 <tud_disconnect+0x14>)
 8009aba:	781b      	ldrb	r3, [r3, #0]
 8009abc:	4618      	mov	r0, r3
 8009abe:	f000 fbff 	bl	800a2c0 <dcd_disconnect>
  return true;
 8009ac2:	2301      	movs	r3, #1
}
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	bd80      	pop	{r7, pc}
 8009ac8:	2000000d 	.word	0x2000000d

08009acc <tud_connect>:

bool tud_connect(void) {
 8009acc:	b580      	push	{r7, lr}
 8009ace:	af00      	add	r7, sp, #0
  dcd_connect(_usbd_rhport);
 8009ad0:	4b03      	ldr	r3, [pc, #12]	@ (8009ae0 <tud_connect+0x14>)
 8009ad2:	781b      	ldrb	r3, [r3, #0]
 8009ad4:	4618      	mov	r0, r3
 8009ad6:	f000 fbd1 	bl	800a27c <dcd_connect>
  return true;
 8009ada:	2301      	movs	r3, #1
}
 8009adc:	4618      	mov	r0, r3
 8009ade:	bd80      	pop	{r7, pc}
 8009ae0:	2000000d 	.word	0x2000000d

08009ae4 <usbd_int_set>:

//--------------------------------------------------------------------+
// USBD API For Class Driver
//--------------------------------------------------------------------+

void usbd_int_set(bool enabled) {
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b082      	sub	sp, #8
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	4603      	mov	r3, r0
 8009aec:	71fb      	strb	r3, [r7, #7]
  if (enabled) {
 8009aee:	79fb      	ldrb	r3, [r7, #7]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d005      	beq.n	8009b00 <usbd_int_set+0x1c>
    dcd_int_enable(_usbd_rhport);
 8009af4:	4b07      	ldr	r3, [pc, #28]	@ (8009b14 <usbd_int_set+0x30>)
 8009af6:	781b      	ldrb	r3, [r3, #0]
 8009af8:	4618      	mov	r0, r3
 8009afa:	f000 fb6f 	bl	800a1dc <dcd_int_enable>
  } else {
    dcd_int_disable(_usbd_rhport);
  }
}
 8009afe:	e004      	b.n	8009b0a <usbd_int_set+0x26>
    dcd_int_disable(_usbd_rhport);
 8009b00:	4b04      	ldr	r3, [pc, #16]	@ (8009b14 <usbd_int_set+0x30>)
 8009b02:	781b      	ldrb	r3, [r3, #0]
 8009b04:	4618      	mov	r0, r3
 8009b06:	f000 fb91 	bl	800a22c <dcd_int_disable>
}
 8009b0a:	bf00      	nop
 8009b0c:	3708      	adds	r7, #8
 8009b0e:	46bd      	mov	sp, r7
 8009b10:	bd80      	pop	{r7, pc}
 8009b12:	bf00      	nop
 8009b14:	2000000d 	.word	0x2000000d

08009b18 <usbd_spin_lock>:

void usbd_spin_lock(bool in_isr) {
 8009b18:	b580      	push	{r7, lr}
 8009b1a:	b084      	sub	sp, #16
 8009b1c:	af00      	add	r7, sp, #0
 8009b1e:	4603      	mov	r3, r0
 8009b20:	71fb      	strb	r3, [r7, #7]
 8009b22:	4b0e      	ldr	r3, [pc, #56]	@ (8009b5c <usbd_spin_lock+0x44>)
 8009b24:	60fb      	str	r3, [r7, #12]
 8009b26:	79fb      	ldrb	r3, [r7, #7]
 8009b28:	72fb      	strb	r3, [r7, #11]
  (void) ctx;
}

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_lock(osal_spinlock_t *ctx, bool in_isr) {
  // Disable interrupts first to make nested_count increment atomic
  if (!in_isr && ctx->nested_count == 0) {
 8009b2a:	7afb      	ldrb	r3, [r7, #11]
 8009b2c:	f083 0301 	eor.w	r3, r3, #1
 8009b30:	b2db      	uxtb	r3, r3
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d007      	beq.n	8009b46 <usbd_spin_lock+0x2e>
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	685b      	ldr	r3, [r3, #4]
 8009b3a:	2b00      	cmp	r3, #0
 8009b3c:	d103      	bne.n	8009b46 <usbd_spin_lock+0x2e>
    ctx->interrupt_set(false);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	2000      	movs	r0, #0
 8009b44:	4798      	blx	r3
  }
  ctx->nested_count++;
 8009b46:	68fb      	ldr	r3, [r7, #12]
 8009b48:	685b      	ldr	r3, [r3, #4]
 8009b4a:	1c5a      	adds	r2, r3, #1
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	605a      	str	r2, [r3, #4]
}
 8009b50:	bf00      	nop
  osal_spin_lock(&_usbd_spin, in_isr);
}
 8009b52:	bf00      	nop
 8009b54:	3710      	adds	r7, #16
 8009b56:	46bd      	mov	sp, r7
 8009b58:	bd80      	pop	{r7, pc}
 8009b5a:	bf00      	nop
 8009b5c:	20000010 	.word	0x20000010

08009b60 <usbd_spin_unlock>:
void usbd_spin_unlock(bool in_isr) {
 8009b60:	b580      	push	{r7, lr}
 8009b62:	b084      	sub	sp, #16
 8009b64:	af00      	add	r7, sp, #0
 8009b66:	4603      	mov	r3, r0
 8009b68:	71fb      	strb	r3, [r7, #7]
 8009b6a:	4b10      	ldr	r3, [pc, #64]	@ (8009bac <usbd_spin_unlock+0x4c>)
 8009b6c:	60fb      	str	r3, [r7, #12]
 8009b6e:	79fb      	ldrb	r3, [r7, #7]
 8009b70:	72fb      	strb	r3, [r7, #11]

TU_ATTR_ALWAYS_INLINE static inline void osal_spin_unlock(osal_spinlock_t *ctx, bool in_isr) {
  if (ctx->nested_count == 0) {
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	685b      	ldr	r3, [r3, #4]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d013      	beq.n	8009ba2 <usbd_spin_unlock+0x42>
    return; // spin is not locked to begin with
  }

  ctx->nested_count--;
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	685b      	ldr	r3, [r3, #4]
 8009b7e:	1e5a      	subs	r2, r3, #1
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	605a      	str	r2, [r3, #4]

  // Only re-enable interrupts when fully unlocked
  if (!in_isr && ctx->nested_count == 0) {
 8009b84:	7afb      	ldrb	r3, [r7, #11]
 8009b86:	f083 0301 	eor.w	r3, r3, #1
 8009b8a:	b2db      	uxtb	r3, r3
 8009b8c:	2b00      	cmp	r3, #0
 8009b8e:	d009      	beq.n	8009ba4 <usbd_spin_unlock+0x44>
 8009b90:	68fb      	ldr	r3, [r7, #12]
 8009b92:	685b      	ldr	r3, [r3, #4]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d105      	bne.n	8009ba4 <usbd_spin_unlock+0x44>
    ctx->interrupt_set(true);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	2001      	movs	r0, #1
 8009b9e:	4798      	blx	r3
  osal_spin_unlock(&_usbd_spin, in_isr);
}
 8009ba0:	e000      	b.n	8009ba4 <usbd_spin_unlock+0x44>
    return; // spin is not locked to begin with
 8009ba2:	bf00      	nop
 8009ba4:	bf00      	nop
 8009ba6:	3710      	adds	r7, #16
 8009ba8:	46bd      	mov	sp, r7
 8009baa:	bd80      	pop	{r7, pc}
 8009bac:	20000010 	.word	0x20000010

08009bb0 <usbd_edpt_claim>:
  TU_ASSERT(tu_edpt_validate(desc_ep, (tusb_speed_t) _usbd_dev.speed, false));

  return dcd_edpt_open(rhport, desc_ep);
}

bool usbd_edpt_claim(uint8_t rhport, uint8_t ep_addr) {
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b086      	sub	sp, #24
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	460a      	mov	r2, r1
 8009bba:	71fb      	strb	r3, [r7, #7]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	71bb      	strb	r3, [r7, #6]
 8009bc0:	79bb      	ldrb	r3, [r7, #6]
 8009bc2:	73bb      	strb	r3, [r7, #14]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
}

// Get Endpoint number from address
TU_ATTR_ALWAYS_INLINE static inline uint8_t tu_edpt_number(uint8_t addr) {
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009bc4:	7bbb      	ldrb	r3, [r7, #14]
 8009bc6:	f003 030f 	and.w	r3, r3, #15
 8009bca:	b2db      	uxtb	r3, r3
  (void) rhport;

  // TODO add this check later, also make sure we don't starve an out endpoint while suspending
  // TU_VERIFY(tud_ready());

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009bcc:	75fb      	strb	r3, [r7, #23]
 8009bce:	79bb      	ldrb	r3, [r7, #6]
 8009bd0:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009bd2:	7bfb      	ldrb	r3, [r7, #15]
 8009bd4:	09db      	lsrs	r3, r3, #7
 8009bd6:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009bd8:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8009bda:	7dfa      	ldrb	r2, [r7, #23]
 8009bdc:	7dbb      	ldrb	r3, [r7, #22]
 8009bde:	0052      	lsls	r2, r2, #1
 8009be0:	4413      	add	r3, r2
 8009be2:	3320      	adds	r3, #32
 8009be4:	4a05      	ldr	r2, [pc, #20]	@ (8009bfc <usbd_edpt_claim+0x4c>)
 8009be6:	4413      	add	r3, r2
 8009be8:	613b      	str	r3, [r7, #16]

  return tu_edpt_claim(ep_state, _usbd_mutex);
 8009bea:	2100      	movs	r1, #0
 8009bec:	6938      	ldr	r0, [r7, #16]
 8009bee:	f000 fc8d 	bl	800a50c <tu_edpt_claim>
 8009bf2:	4603      	mov	r3, r0
}
 8009bf4:	4618      	mov	r0, r3
 8009bf6:	3718      	adds	r7, #24
 8009bf8:	46bd      	mov	sp, r7
 8009bfa:	bd80      	pop	{r7, pc}
 8009bfc:	20008c84 	.word	0x20008c84

08009c00 <usbd_edpt_release>:

bool usbd_edpt_release(uint8_t rhport, uint8_t ep_addr) {
 8009c00:	b580      	push	{r7, lr}
 8009c02:	b086      	sub	sp, #24
 8009c04:	af00      	add	r7, sp, #0
 8009c06:	4603      	mov	r3, r0
 8009c08:	460a      	mov	r2, r1
 8009c0a:	71fb      	strb	r3, [r7, #7]
 8009c0c:	4613      	mov	r3, r2
 8009c0e:	71bb      	strb	r3, [r7, #6]
 8009c10:	79bb      	ldrb	r3, [r7, #6]
 8009c12:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009c14:	7bbb      	ldrb	r3, [r7, #14]
 8009c16:	f003 030f 	and.w	r3, r3, #15
 8009c1a:	b2db      	uxtb	r3, r3
  (void) rhport;

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009c1c:	75fb      	strb	r3, [r7, #23]
 8009c1e:	79bb      	ldrb	r3, [r7, #6]
 8009c20:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009c22:	7bfb      	ldrb	r3, [r7, #15]
 8009c24:	09db      	lsrs	r3, r3, #7
 8009c26:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009c28:	75bb      	strb	r3, [r7, #22]
  tu_edpt_state_t* ep_state = &_usbd_dev.ep_status[epnum][dir];
 8009c2a:	7dfa      	ldrb	r2, [r7, #23]
 8009c2c:	7dbb      	ldrb	r3, [r7, #22]
 8009c2e:	0052      	lsls	r2, r2, #1
 8009c30:	4413      	add	r3, r2
 8009c32:	3320      	adds	r3, #32
 8009c34:	4a05      	ldr	r2, [pc, #20]	@ (8009c4c <usbd_edpt_release+0x4c>)
 8009c36:	4413      	add	r3, r2
 8009c38:	613b      	str	r3, [r7, #16]

  return tu_edpt_release(ep_state, _usbd_mutex);
 8009c3a:	2100      	movs	r1, #0
 8009c3c:	6938      	ldr	r0, [r7, #16]
 8009c3e:	f000 fca1 	bl	800a584 <tu_edpt_release>
 8009c42:	4603      	mov	r3, r0
}
 8009c44:	4618      	mov	r0, r3
 8009c46:	3718      	adds	r7, #24
 8009c48:	46bd      	mov	sp, r7
 8009c4a:	bd80      	pop	{r7, pc}
 8009c4c:	20008c84 	.word	0x20008c84

08009c50 <usbd_edpt_xfer>:

bool usbd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b088      	sub	sp, #32
 8009c54:	af02      	add	r7, sp, #8
 8009c56:	603a      	str	r2, [r7, #0]
 8009c58:	461a      	mov	r2, r3
 8009c5a:	4603      	mov	r3, r0
 8009c5c:	71fb      	strb	r3, [r7, #7]
 8009c5e:	460b      	mov	r3, r1
 8009c60:	71bb      	strb	r3, [r7, #6]
 8009c62:	4613      	mov	r3, r2
 8009c64:	80bb      	strh	r3, [r7, #4]
  rhport = _usbd_rhport;
 8009c66:	4b34      	ldr	r3, [pc, #208]	@ (8009d38 <usbd_edpt_xfer+0xe8>)
 8009c68:	781b      	ldrb	r3, [r3, #0]
 8009c6a:	71fb      	strb	r3, [r7, #7]
 8009c6c:	79bb      	ldrb	r3, [r7, #6]
 8009c6e:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009c70:	7abb      	ldrb	r3, [r7, #10]
 8009c72:	f003 030f 	and.w	r3, r3, #15
 8009c76:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009c78:	75fb      	strb	r3, [r7, #23]
 8009c7a:	79bb      	ldrb	r3, [r7, #6]
 8009c7c:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009c7e:	7afb      	ldrb	r3, [r7, #11]
 8009c80:	09db      	lsrs	r3, r3, #7
 8009c82:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009c84:	75bb      	strb	r3, [r7, #22]
    TU_LOG_MEM(CFG_TUD_LOG_LEVEL, buffer, total_bytes, 2);
  }
#endif

  // Attempt to transfer on a busy endpoint, sound like an race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8009c86:	7dfa      	ldrb	r2, [r7, #23]
 8009c88:	7dbb      	ldrb	r3, [r7, #22]
 8009c8a:	492c      	ldr	r1, [pc, #176]	@ (8009d3c <usbd_edpt_xfer+0xec>)
 8009c8c:	0052      	lsls	r2, r2, #1
 8009c8e:	440a      	add	r2, r1
 8009c90:	4413      	add	r3, r2
 8009c92:	3320      	adds	r3, #32
 8009c94:	781b      	ldrb	r3, [r3, #0]
 8009c96:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009c9a:	b2db      	uxtb	r3, r3
 8009c9c:	2b00      	cmp	r3, #0
 8009c9e:	d00a      	beq.n	8009cb6 <usbd_edpt_xfer+0x66>
 8009ca0:	4b27      	ldr	r3, [pc, #156]	@ (8009d40 <usbd_edpt_xfer+0xf0>)
 8009ca2:	60fb      	str	r3, [r7, #12]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f003 0301 	and.w	r3, r3, #1
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d000      	beq.n	8009cb2 <usbd_edpt_xfer+0x62>
 8009cb0:	be00      	bkpt	0x0000
 8009cb2:	2300      	movs	r3, #0
 8009cb4:	e03c      	b.n	8009d30 <usbd_edpt_xfer+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer()
  // could return and USBD task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8009cb6:	7dfa      	ldrb	r2, [r7, #23]
 8009cb8:	7dbb      	ldrb	r3, [r7, #22]
 8009cba:	4920      	ldr	r1, [pc, #128]	@ (8009d3c <usbd_edpt_xfer+0xec>)
 8009cbc:	0052      	lsls	r2, r2, #1
 8009cbe:	440a      	add	r2, r1
 8009cc0:	4413      	add	r3, r2
 8009cc2:	f103 0220 	add.w	r2, r3, #32
 8009cc6:	7813      	ldrb	r3, [r2, #0]
 8009cc8:	f043 0301 	orr.w	r3, r3, #1
 8009ccc:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer(rhport, ep_addr, buffer, total_bytes, is_isr)) {
 8009cce:	88ba      	ldrh	r2, [r7, #4]
 8009cd0:	79b9      	ldrb	r1, [r7, #6]
 8009cd2:	79f8      	ldrb	r0, [r7, #7]
 8009cd4:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	4613      	mov	r3, r2
 8009cdc:	683a      	ldr	r2, [r7, #0]
 8009cde:	f000 fb11 	bl	800a304 <dcd_edpt_xfer>
 8009ce2:	4603      	mov	r3, r0
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d001      	beq.n	8009cec <usbd_edpt_xfer+0x9c>
    return true;
 8009ce8:	2301      	movs	r3, #1
 8009cea:	e021      	b.n	8009d30 <usbd_edpt_xfer+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009cec:	7dfa      	ldrb	r2, [r7, #23]
 8009cee:	7dbb      	ldrb	r3, [r7, #22]
 8009cf0:	4912      	ldr	r1, [pc, #72]	@ (8009d3c <usbd_edpt_xfer+0xec>)
 8009cf2:	0052      	lsls	r2, r2, #1
 8009cf4:	440a      	add	r2, r1
 8009cf6:	4413      	add	r3, r2
 8009cf8:	f103 0220 	add.w	r2, r3, #32
 8009cfc:	7813      	ldrb	r3, [r2, #0]
 8009cfe:	f023 0301 	bic.w	r3, r3, #1
 8009d02:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8009d04:	7dfa      	ldrb	r2, [r7, #23]
 8009d06:	7dbb      	ldrb	r3, [r7, #22]
 8009d08:	490c      	ldr	r1, [pc, #48]	@ (8009d3c <usbd_edpt_xfer+0xec>)
 8009d0a:	0052      	lsls	r2, r2, #1
 8009d0c:	440a      	add	r2, r1
 8009d0e:	4413      	add	r3, r2
 8009d10:	f103 0220 	add.w	r2, r3, #32
 8009d14:	7813      	ldrb	r3, [r2, #0]
 8009d16:	f023 0304 	bic.w	r3, r3, #4
 8009d1a:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("FAILED\r\n");
    TU_BREAKPOINT();
 8009d1c:	4b08      	ldr	r3, [pc, #32]	@ (8009d40 <usbd_edpt_xfer+0xf0>)
 8009d1e:	613b      	str	r3, [r7, #16]
 8009d20:	693b      	ldr	r3, [r7, #16]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	f003 0301 	and.w	r3, r3, #1
 8009d28:	2b00      	cmp	r3, #0
 8009d2a:	d000      	beq.n	8009d2e <usbd_edpt_xfer+0xde>
 8009d2c:	be00      	bkpt	0x0000
    return false;
 8009d2e:	2300      	movs	r3, #0
  }
}
 8009d30:	4618      	mov	r0, r3
 8009d32:	3718      	adds	r7, #24
 8009d34:	46bd      	mov	sp, r7
 8009d36:	bd80      	pop	{r7, pc}
 8009d38:	2000000d 	.word	0x2000000d
 8009d3c:	20008c84 	.word	0x20008c84
 8009d40:	e000edf0 	.word	0xe000edf0

08009d44 <usbd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool usbd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 8009d44:	b580      	push	{r7, lr}
 8009d46:	b088      	sub	sp, #32
 8009d48:	af02      	add	r7, sp, #8
 8009d4a:	603a      	str	r2, [r7, #0]
 8009d4c:	461a      	mov	r2, r3
 8009d4e:	4603      	mov	r3, r0
 8009d50:	71fb      	strb	r3, [r7, #7]
 8009d52:	460b      	mov	r3, r1
 8009d54:	71bb      	strb	r3, [r7, #6]
 8009d56:	4613      	mov	r3, r2
 8009d58:	80bb      	strh	r3, [r7, #4]
  #if CFG_TUD_EDPT_DEDICATED_HWFIFO
  rhport = _usbd_rhport;
 8009d5a:	4b34      	ldr	r3, [pc, #208]	@ (8009e2c <usbd_edpt_xfer_fifo+0xe8>)
 8009d5c:	781b      	ldrb	r3, [r3, #0]
 8009d5e:	71fb      	strb	r3, [r7, #7]
 8009d60:	79bb      	ldrb	r3, [r7, #6]
 8009d62:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 8009d64:	7abb      	ldrb	r3, [r7, #10]
 8009d66:	f003 030f 	and.w	r3, r3, #15
 8009d6a:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 8009d6c:	75fb      	strb	r3, [r7, #23]
 8009d6e:	79bb      	ldrb	r3, [r7, #6]
 8009d70:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 8009d72:	7afb      	ldrb	r3, [r7, #11]
 8009d74:	09db      	lsrs	r3, r3, #7
 8009d76:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 8009d78:	75bb      	strb	r3, [r7, #22]

  TU_LOG_USBD("  Queue ISO EP %02X with %u bytes ... ", ep_addr, total_bytes);

  // Attempt to transfer on a busy endpoint, sound like a race condition !
  TU_ASSERT(_usbd_dev.ep_status[epnum][dir].busy == 0);
 8009d7a:	7dfa      	ldrb	r2, [r7, #23]
 8009d7c:	7dbb      	ldrb	r3, [r7, #22]
 8009d7e:	492c      	ldr	r1, [pc, #176]	@ (8009e30 <usbd_edpt_xfer_fifo+0xec>)
 8009d80:	0052      	lsls	r2, r2, #1
 8009d82:	440a      	add	r2, r1
 8009d84:	4413      	add	r3, r2
 8009d86:	3320      	adds	r3, #32
 8009d88:	781b      	ldrb	r3, [r3, #0]
 8009d8a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8009d8e:	b2db      	uxtb	r3, r3
 8009d90:	2b00      	cmp	r3, #0
 8009d92:	d00a      	beq.n	8009daa <usbd_edpt_xfer_fifo+0x66>
 8009d94:	4b27      	ldr	r3, [pc, #156]	@ (8009e34 <usbd_edpt_xfer_fifo+0xf0>)
 8009d96:	60fb      	str	r3, [r7, #12]
 8009d98:	68fb      	ldr	r3, [r7, #12]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	f003 0301 	and.w	r3, r3, #1
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d000      	beq.n	8009da6 <usbd_edpt_xfer_fifo+0x62>
 8009da4:	be00      	bkpt	0x0000
 8009da6:	2300      	movs	r3, #0
 8009da8:	e03c      	b.n	8009e24 <usbd_edpt_xfer_fifo+0xe0>

  // Set busy first since the actual transfer can be complete before dcd_edpt_xfer() could return
  // and usbd task can preempt and clear the busy
  _usbd_dev.ep_status[epnum][dir].busy = 1;
 8009daa:	7dfa      	ldrb	r2, [r7, #23]
 8009dac:	7dbb      	ldrb	r3, [r7, #22]
 8009dae:	4920      	ldr	r1, [pc, #128]	@ (8009e30 <usbd_edpt_xfer_fifo+0xec>)
 8009db0:	0052      	lsls	r2, r2, #1
 8009db2:	440a      	add	r2, r1
 8009db4:	4413      	add	r3, r2
 8009db6:	f103 0220 	add.w	r2, r3, #32
 8009dba:	7813      	ldrb	r3, [r2, #0]
 8009dbc:	f043 0301 	orr.w	r3, r3, #1
 8009dc0:	7013      	strb	r3, [r2, #0]

  if (dcd_edpt_xfer_fifo(rhport, ep_addr, ff, total_bytes, is_isr)) {
 8009dc2:	88ba      	ldrh	r2, [r7, #4]
 8009dc4:	79b9      	ldrb	r1, [r7, #6]
 8009dc6:	79f8      	ldrb	r0, [r7, #7]
 8009dc8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8009dcc:	9300      	str	r3, [sp, #0]
 8009dce:	4613      	mov	r3, r2
 8009dd0:	683a      	ldr	r2, [r7, #0]
 8009dd2:	f000 faef 	bl	800a3b4 <dcd_edpt_xfer_fifo>
 8009dd6:	4603      	mov	r3, r0
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d001      	beq.n	8009de0 <usbd_edpt_xfer_fifo+0x9c>
    TU_LOG_USBD("OK\r\n");
    return true;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e021      	b.n	8009e24 <usbd_edpt_xfer_fifo+0xe0>
  } else {
    // DCD error, mark endpoint as ready to allow next transfer
    _usbd_dev.ep_status[epnum][dir].busy = 0;
 8009de0:	7dfa      	ldrb	r2, [r7, #23]
 8009de2:	7dbb      	ldrb	r3, [r7, #22]
 8009de4:	4912      	ldr	r1, [pc, #72]	@ (8009e30 <usbd_edpt_xfer_fifo+0xec>)
 8009de6:	0052      	lsls	r2, r2, #1
 8009de8:	440a      	add	r2, r1
 8009dea:	4413      	add	r3, r2
 8009dec:	f103 0220 	add.w	r2, r3, #32
 8009df0:	7813      	ldrb	r3, [r2, #0]
 8009df2:	f023 0301 	bic.w	r3, r3, #1
 8009df6:	7013      	strb	r3, [r2, #0]
    _usbd_dev.ep_status[epnum][dir].claimed = 0;
 8009df8:	7dfa      	ldrb	r2, [r7, #23]
 8009dfa:	7dbb      	ldrb	r3, [r7, #22]
 8009dfc:	490c      	ldr	r1, [pc, #48]	@ (8009e30 <usbd_edpt_xfer_fifo+0xec>)
 8009dfe:	0052      	lsls	r2, r2, #1
 8009e00:	440a      	add	r2, r1
 8009e02:	4413      	add	r3, r2
 8009e04:	f103 0220 	add.w	r2, r3, #32
 8009e08:	7813      	ldrb	r3, [r2, #0]
 8009e0a:	f023 0304 	bic.w	r3, r3, #4
 8009e0e:	7013      	strb	r3, [r2, #0]
    TU_LOG_USBD("failed\r\n");
    TU_BREAKPOINT();
 8009e10:	4b08      	ldr	r3, [pc, #32]	@ (8009e34 <usbd_edpt_xfer_fifo+0xf0>)
 8009e12:	613b      	str	r3, [r7, #16]
 8009e14:	693b      	ldr	r3, [r7, #16]
 8009e16:	681b      	ldr	r3, [r3, #0]
 8009e18:	f003 0301 	and.w	r3, r3, #1
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d000      	beq.n	8009e22 <usbd_edpt_xfer_fifo+0xde>
 8009e20:	be00      	bkpt	0x0000
    return false;
 8009e22:	2300      	movs	r3, #0
  (void)ff;
  (void)total_bytes;
  (void)is_isr;
  return false;
  #endif
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3718      	adds	r7, #24
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}
 8009e2c:	2000000d 	.word	0x2000000d
 8009e30:	20008c84 	.word	0x20008c84
 8009e34:	e000edf0 	.word	0xe000edf0

08009e38 <__NVIC_EnableIRQ>:
{
 8009e38:	b480      	push	{r7}
 8009e3a:	b083      	sub	sp, #12
 8009e3c:	af00      	add	r7, sp, #0
 8009e3e:	4603      	mov	r3, r0
 8009e40:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009e42:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e46:	2b00      	cmp	r3, #0
 8009e48:	db0b      	blt.n	8009e62 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009e4a:	79fb      	ldrb	r3, [r7, #7]
 8009e4c:	f003 021f 	and.w	r2, r3, #31
 8009e50:	4907      	ldr	r1, [pc, #28]	@ (8009e70 <__NVIC_EnableIRQ+0x38>)
 8009e52:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e56:	095b      	lsrs	r3, r3, #5
 8009e58:	2001      	movs	r0, #1
 8009e5a:	fa00 f202 	lsl.w	r2, r0, r2
 8009e5e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8009e62:	bf00      	nop
 8009e64:	370c      	adds	r7, #12
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr
 8009e6e:	bf00      	nop
 8009e70:	e000e100 	.word	0xe000e100

08009e74 <__NVIC_DisableIRQ>:
{
 8009e74:	b480      	push	{r7}
 8009e76:	b083      	sub	sp, #12
 8009e78:	af00      	add	r7, sp, #0
 8009e7a:	4603      	mov	r3, r0
 8009e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8009e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e82:	2b00      	cmp	r3, #0
 8009e84:	db12      	blt.n	8009eac <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8009e86:	79fb      	ldrb	r3, [r7, #7]
 8009e88:	f003 021f 	and.w	r2, r3, #31
 8009e8c:	490a      	ldr	r1, [pc, #40]	@ (8009eb8 <__NVIC_DisableIRQ+0x44>)
 8009e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8009e92:	095b      	lsrs	r3, r3, #5
 8009e94:	2001      	movs	r0, #1
 8009e96:	fa00 f202 	lsl.w	r2, r0, r2
 8009e9a:	3320      	adds	r3, #32
 8009e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8009ea0:	f3bf 8f4f 	dsb	sy
}
 8009ea4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009ea6:	f3bf 8f6f 	isb	sy
}
 8009eaa:	bf00      	nop
}
 8009eac:	bf00      	nop
 8009eae:	370c      	adds	r7, #12
 8009eb0:	46bd      	mov	sp, r7
 8009eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb6:	4770      	bx	lr
 8009eb8:	e000e100 	.word	0xe000e100

08009ebc <epin_write_tx_fifo>:
      dwc2->dctl |= DCTL_CGONAK;
    }
  }
}

static uint16_t epin_write_tx_fifo(uint8_t rhport, uint8_t epnum) {
 8009ebc:	b580      	push	{r7, lr}
 8009ebe:	b08c      	sub	sp, #48	@ 0x30
 8009ec0:	af00      	add	r7, sp, #0
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	460a      	mov	r2, r1
 8009ec6:	71fb      	strb	r3, [r7, #7]
 8009ec8:	4613      	mov	r3, r2
 8009eca:	71bb      	strb	r3, [r7, #6]
 8009ecc:	79fb      	ldrb	r3, [r7, #7]
 8009ece:	74fb      	strb	r3, [r7, #19]

//--------------------------------------------------------------------+
// Core/Controller
//--------------------------------------------------------------------+
TU_ATTR_ALWAYS_INLINE static inline dwc2_regs_t* DWC2_REG(uint8_t rhport) {
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009ed0:	7cfb      	ldrb	r3, [r7, #19]
 8009ed2:	2b00      	cmp	r3, #0
 8009ed4:	d001      	beq.n	8009eda <epin_write_tx_fifo+0x1e>
    // user mis-configured, ignore and use first controller
    rhport = 0;
 8009ed6:	2300      	movs	r3, #0
 8009ed8:	74fb      	strb	r3, [r7, #19]
  }
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009eda:	7cfb      	ldrb	r3, [r7, #19]
 8009edc:	4a37      	ldr	r2, [pc, #220]	@ (8009fbc <epin_write_tx_fifo+0x100>)
 8009ede:	011b      	lsls	r3, r3, #4
 8009ee0:	4413      	add	r3, r2
 8009ee2:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009ee4:	62bb      	str	r3, [r7, #40]	@ 0x28
  dwc2_dep_t* const epin = &dwc2->ep[0][epnum];
 8009ee6:	79bb      	ldrb	r3, [r7, #6]
 8009ee8:	3348      	adds	r3, #72	@ 0x48
 8009eea:	015b      	lsls	r3, r3, #5
 8009eec:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009eee:	4413      	add	r3, r2
 8009ef0:	627b      	str	r3, [r7, #36]	@ 0x24
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, TUSB_DIR_IN);
 8009ef2:	79bb      	ldrb	r3, [r7, #6]
 8009ef4:	015b      	lsls	r3, r3, #5
 8009ef6:	3310      	adds	r3, #16
 8009ef8:	4a31      	ldr	r2, [pc, #196]	@ (8009fc0 <epin_write_tx_fifo+0x104>)
 8009efa:	4413      	add	r3, r2
 8009efc:	623b      	str	r3, [r7, #32]

  dwc2_ep_tsize_t tsiz = {.value = epin->tsiz};
 8009efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f00:	691b      	ldr	r3, [r3, #16]
 8009f02:	60bb      	str	r3, [r7, #8]
  const uint16_t remain_packets = tsiz.packet_count;
 8009f04:	897b      	ldrh	r3, [r7, #10]
 8009f06:	f3c3 03c9 	ubfx	r3, r3, #3, #10
 8009f0a:	b29b      	uxth	r3, r3
 8009f0c:	83fb      	strh	r3, [r7, #30]

  uint16_t total_bytes_written = 0;
 8009f0e:	2300      	movs	r3, #0
 8009f10:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  // Process every single packet (only whole packets can be written to fifo)
  for (uint16_t i = 0; i < remain_packets; i++) {
 8009f12:	2300      	movs	r3, #0
 8009f14:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8009f16:	e045      	b.n	8009fa4 <epin_write_tx_fifo+0xe8>
    tsiz.value = epin->tsiz;
 8009f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f1a:	691b      	ldr	r3, [r3, #16]
 8009f1c:	60bb      	str	r3, [r7, #8]
    const uint16_t remain_bytes = (uint16_t) tsiz.xfer_size;
 8009f1e:	68bb      	ldr	r3, [r7, #8]
 8009f20:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009f24:	83bb      	strh	r3, [r7, #28]
    const uint16_t xact_bytes = tu_min16(remain_bytes, xfer->max_size);
 8009f26:	6a3b      	ldr	r3, [r7, #32]
 8009f28:	895a      	ldrh	r2, [r3, #10]
 8009f2a:	8bbb      	ldrh	r3, [r7, #28]
 8009f2c:	823b      	strh	r3, [r7, #16]
 8009f2e:	4613      	mov	r3, r2
 8009f30:	81fb      	strh	r3, [r7, #14]
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 8009f32:	8a3a      	ldrh	r2, [r7, #16]
 8009f34:	89fb      	ldrh	r3, [r7, #14]
 8009f36:	4293      	cmp	r3, r2
 8009f38:	bf28      	it	cs
 8009f3a:	4613      	movcs	r3, r2
 8009f3c:	b29b      	uxth	r3, r3
 8009f3e:	837b      	strh	r3, [r7, #26]

    // Check if dtxfsts has enough space available
    if (xact_bytes > ((epin->dtxfsts & DTXFSTS_INEPTFSAV_Msk) << 2)) {
 8009f40:	8b7a      	ldrh	r2, [r7, #26]
 8009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f44:	699b      	ldr	r3, [r3, #24]
 8009f46:	0099      	lsls	r1, r3, #2
 8009f48:	4b1e      	ldr	r3, [pc, #120]	@ (8009fc4 <epin_write_tx_fifo+0x108>)
 8009f4a:	400b      	ands	r3, r1
 8009f4c:	429a      	cmp	r2, r3
 8009f4e:	d82e      	bhi.n	8009fae <epin_write_tx_fifo+0xf2>
      break;
    }

    // Push packet to Tx-FIFO
    if (xfer->ff) {
 8009f50:	6a3b      	ldr	r3, [r7, #32]
 8009f52:	685b      	ldr	r3, [r3, #4]
 8009f54:	2b00      	cmp	r3, #0
 8009f56:	d011      	beq.n	8009f7c <epin_write_tx_fifo+0xc0>
      volatile uint32_t* tx_fifo = dwc2->fifo[epnum];
 8009f58:	79bb      	ldrb	r3, [r7, #6]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	031b      	lsls	r3, r3, #12
 8009f5e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009f60:	4413      	add	r3, r2
 8009f62:	617b      	str	r3, [r7, #20]
      tu_fifo_read_n_access_mode(xfer->ff, (void *)(uintptr_t)tx_fifo, xact_bytes, TU_FIFO_FIXED_ADDR_RW32);
 8009f64:	6a3b      	ldr	r3, [r7, #32]
 8009f66:	6858      	ldr	r0, [r3, #4]
 8009f68:	8b7a      	ldrh	r2, [r7, #26]
 8009f6a:	2301      	movs	r3, #1
 8009f6c:	6979      	ldr	r1, [r7, #20]
 8009f6e:	f7ff fd2a 	bl	80099c6 <tu_fifo_read_n_access_mode>
      total_bytes_written += xact_bytes;
 8009f72:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009f74:	8b7b      	ldrh	r3, [r7, #26]
 8009f76:	4413      	add	r3, r2
 8009f78:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8009f7a:	e010      	b.n	8009f9e <epin_write_tx_fifo+0xe2>
    } else {
      dfifo_write_packet(dwc2, epnum, xfer->buffer, xact_bytes);
 8009f7c:	6a3b      	ldr	r3, [r7, #32]
 8009f7e:	681a      	ldr	r2, [r3, #0]
 8009f80:	8b7b      	ldrh	r3, [r7, #26]
 8009f82:	79b9      	ldrb	r1, [r7, #6]
 8009f84:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f86:	f000 fa77 	bl	800a478 <dfifo_write_packet>
      xfer->buffer += xact_bytes;
 8009f8a:	6a3b      	ldr	r3, [r7, #32]
 8009f8c:	681a      	ldr	r2, [r3, #0]
 8009f8e:	8b7b      	ldrh	r3, [r7, #26]
 8009f90:	441a      	add	r2, r3
 8009f92:	6a3b      	ldr	r3, [r7, #32]
 8009f94:	601a      	str	r2, [r3, #0]
      total_bytes_written += xact_bytes;
 8009f96:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8009f98:	8b7b      	ldrh	r3, [r7, #26]
 8009f9a:	4413      	add	r3, r2
 8009f9c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  for (uint16_t i = 0; i < remain_packets; i++) {
 8009f9e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8009fa0:	3301      	adds	r3, #1
 8009fa2:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8009fa4:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 8009fa6:	8bfb      	ldrh	r3, [r7, #30]
 8009fa8:	429a      	cmp	r2, r3
 8009faa:	d3b5      	bcc.n	8009f18 <epin_write_tx_fifo+0x5c>
 8009fac:	e000      	b.n	8009fb0 <epin_write_tx_fifo+0xf4>
      break;
 8009fae:	bf00      	nop
    }
  }
  return total_bytes_written;
 8009fb0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
}
 8009fb2:	4618      	mov	r0, r3
 8009fb4:	3730      	adds	r7, #48	@ 0x30
 8009fb6:	46bd      	mov	sp, r7
 8009fb8:	bd80      	pop	{r7, pc}
 8009fba:	bf00      	nop
 8009fbc:	0800d414 	.word	0x0800d414
 8009fc0:	20008cb0 	.word	0x20008cb0
 8009fc4:	0003fffc 	.word	0x0003fffc

08009fc8 <edpt_schedule_packets>:

// Since this function returns void, it is not possible to return a boolean success message
// We must make sure that this function is not called when the EP is disabled
// Must be called from critical section
static void edpt_schedule_packets(uint8_t rhport, const uint8_t epnum, const uint8_t dir) {
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b092      	sub	sp, #72	@ 0x48
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	4603      	mov	r3, r0
 8009fd0:	71fb      	strb	r3, [r7, #7]
 8009fd2:	460b      	mov	r3, r1
 8009fd4:	71bb      	strb	r3, [r7, #6]
 8009fd6:	4613      	mov	r3, r2
 8009fd8:	717b      	strb	r3, [r7, #5]
 8009fda:	79fb      	ldrb	r3, [r7, #7]
 8009fdc:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 8009fe0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d002      	beq.n	8009fee <edpt_schedule_packets+0x26>
    rhport = 0;
 8009fe8:	2300      	movs	r3, #0
 8009fea:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 8009fee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009ff2:	4a77      	ldr	r2, [pc, #476]	@ (800a1d0 <edpt_schedule_packets+0x208>)
 8009ff4:	011b      	lsls	r3, r3, #4
 8009ff6:	4413      	add	r3, r2
 8009ff8:	681b      	ldr	r3, [r3, #0]
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 8009ffa:	643b      	str	r3, [r7, #64]	@ 0x40
  xfer_ctl_t* const xfer = XFER_CTL_BASE(epnum, dir);
 8009ffc:	79ba      	ldrb	r2, [r7, #6]
 8009ffe:	797b      	ldrb	r3, [r7, #5]
 800a000:	0052      	lsls	r2, r2, #1
 800a002:	4413      	add	r3, r2
 800a004:	011b      	lsls	r3, r3, #4
 800a006:	4a73      	ldr	r2, [pc, #460]	@ (800a1d4 <edpt_schedule_packets+0x20c>)
 800a008:	4413      	add	r3, r2
 800a00a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  dwc2_dep_t* dep = &dwc2->ep[dir == TUSB_DIR_IN ? 0 : 1][epnum];
 800a00c:	797b      	ldrb	r3, [r7, #5]
 800a00e:	2b01      	cmp	r3, #1
 800a010:	bf14      	ite	ne
 800a012:	2301      	movne	r3, #1
 800a014:	2300      	moveq	r3, #0
 800a016:	b2db      	uxtb	r3, r3
 800a018:	461a      	mov	r2, r3
 800a01a:	79bb      	ldrb	r3, [r7, #6]
 800a01c:	0112      	lsls	r2, r2, #4
 800a01e:	4413      	add	r3, r2
 800a020:	3348      	adds	r3, #72	@ 0x48
 800a022:	015b      	lsls	r3, r3, #5
 800a024:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a026:	4413      	add	r3, r2
 800a028:	63bb      	str	r3, [r7, #56]	@ 0x38

  uint16_t num_packets;
  uint16_t total_bytes;

  // EP0 is limited to one packet per xfer
  if (epnum == 0) {
 800a02a:	79bb      	ldrb	r3, [r7, #6]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d11e      	bne.n	800a06e <edpt_schedule_packets+0xa6>
    total_bytes = tu_min16(_dcd_data.ep0_pending[dir], CFG_TUD_ENDPOINT0_SIZE);
 800a030:	797b      	ldrb	r3, [r7, #5]
 800a032:	4a69      	ldr	r2, [pc, #420]	@ (800a1d8 <edpt_schedule_packets+0x210>)
 800a034:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800a038:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800a03a:	2340      	movs	r3, #64	@ 0x40
 800a03c:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800a03e:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a040:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a042:	4293      	cmp	r3, r2
 800a044:	bf28      	it	cs
 800a046:	4613      	movcs	r3, r2
 800a048:	b29b      	uxth	r3, r3
 800a04a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    _dcd_data.ep0_pending[dir] -= total_bytes;
 800a04e:	797b      	ldrb	r3, [r7, #5]
 800a050:	4a61      	ldr	r2, [pc, #388]	@ (800a1d8 <edpt_schedule_packets+0x210>)
 800a052:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800a056:	797b      	ldrb	r3, [r7, #5]
 800a058:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a05c:	1a8a      	subs	r2, r1, r2
 800a05e:	b291      	uxth	r1, r2
 800a060:	4a5d      	ldr	r2, [pc, #372]	@ (800a1d8 <edpt_schedule_packets+0x210>)
 800a062:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    num_packets = 1;
 800a066:	2301      	movs	r3, #1
 800a068:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800a06c:	e019      	b.n	800a0a2 <edpt_schedule_packets+0xda>
  } else {
    total_bytes = xfer->total_len;
 800a06e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a070:	891b      	ldrh	r3, [r3, #8]
 800a072:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    num_packets = tu_div_ceil(total_bytes, xfer->max_size);
 800a076:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a07a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800a07c:	8952      	ldrh	r2, [r2, #10]
 800a07e:	627b      	str	r3, [r7, #36]	@ 0x24
 800a080:	623a      	str	r2, [r7, #32]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_div_ceil(uint32_t v, uint32_t d) { return TU_DIV_CEIL(v, d); }
 800a082:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a084:	6a3b      	ldr	r3, [r7, #32]
 800a086:	4413      	add	r3, r2
 800a088:	1e5a      	subs	r2, r3, #1
 800a08a:	6a3b      	ldr	r3, [r7, #32]
 800a08c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a090:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    if (num_packets == 0) {
 800a094:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a098:	2b00      	cmp	r3, #0
 800a09a:	d102      	bne.n	800a0a2 <edpt_schedule_packets+0xda>
      num_packets = 1; // zero length packet still count as 1
 800a09c:	2301      	movs	r3, #1
 800a09e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
    }
  }

  // transfer size: A full OUT transfer (multiple packets, possibly) triggers XFRC.
  dwc2_ep_tsize_t deptsiz = {.value = 0};
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	61bb      	str	r3, [r7, #24]
  deptsiz.xfer_size = total_bytes;
 800a0a6:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a0aa:	f3c2 0212 	ubfx	r2, r2, #0, #19
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	f362 0312 	bfi	r3, r2, #0, #19
 800a0b4:	61bb      	str	r3, [r7, #24]
  deptsiz.packet_count = num_packets;
 800a0b6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800a0ba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0be:	b29a      	uxth	r2, r3
 800a0c0:	8b7b      	ldrh	r3, [r7, #26]
 800a0c2:	f362 03cc 	bfi	r3, r2, #3, #10
 800a0c6:	837b      	strh	r3, [r7, #26]
  dep->tsiz = deptsiz.value;
 800a0c8:	69ba      	ldr	r2, [r7, #24]
 800a0ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0cc:	611a      	str	r2, [r3, #16]

  // control
  dwc2_depctl_t depctl = {.value = dep->ctl};
 800a0ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0d0:	681b      	ldr	r3, [r3, #0]
 800a0d2:	617b      	str	r3, [r7, #20]
  depctl.clear_nak = 1;
 800a0d4:	7dfb      	ldrb	r3, [r7, #23]
 800a0d6:	f043 0304 	orr.w	r3, r3, #4
 800a0da:	75fb      	strb	r3, [r7, #23]
  depctl.enable = 1;
 800a0dc:	7dfb      	ldrb	r3, [r7, #23]
 800a0de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a0e2:	75fb      	strb	r3, [r7, #23]
  if (depctl.type == DEPCTL_EPTYPE_ISOCHRONOUS) {
 800a0e4:	7dbb      	ldrb	r3, [r7, #22]
 800a0e6:	f003 030c 	and.w	r3, r3, #12
 800a0ea:	b2db      	uxtb	r3, r3
 800a0ec:	2b04      	cmp	r3, #4
 800a0ee:	d116      	bne.n	800a11e <edpt_schedule_packets+0x156>
    const dwc2_dsts_t dsts = {.value = dwc2->dsts};
 800a0f0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a0f2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	@ 0x808
 800a0f6:	60fb      	str	r3, [r7, #12]
    const uint32_t odd_now = dsts.frame_number & 1u;
 800a0f8:	68fb      	ldr	r3, [r7, #12]
 800a0fa:	f3c3 230d 	ubfx	r3, r3, #8, #14
 800a0fe:	b29b      	uxth	r3, r3
 800a100:	f003 0301 	and.w	r3, r3, #1
 800a104:	637b      	str	r3, [r7, #52]	@ 0x34
    if (odd_now != 0) {
 800a106:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d004      	beq.n	800a116 <edpt_schedule_packets+0x14e>
      depctl.set_data0_iso_even = 1;
 800a10c:	7dfb      	ldrb	r3, [r7, #23]
 800a10e:	f043 0310 	orr.w	r3, r3, #16
 800a112:	75fb      	strb	r3, [r7, #23]
 800a114:	e003      	b.n	800a11e <edpt_schedule_packets+0x156>
    } else {
      depctl.set_data1_iso_odd = 1;
 800a116:	7dfb      	ldrb	r3, [r7, #23]
 800a118:	f043 0320 	orr.w	r3, r3, #32
 800a11c:	75fb      	strb	r3, [r7, #23]
 800a11e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a120:	61fb      	str	r3, [r7, #28]
  const dwc2_ghwcfg2_t ghwcfg2 = {.value = dwc2->ghwcfg2};
 800a122:	69fb      	ldr	r3, [r7, #28]
 800a124:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a126:	613b      	str	r3, [r7, #16]
  return CFG_TUD_DWC2_DMA_ENABLE && ghwcfg2.arch == GHWCFG2_ARCH_INTERNAL_DMA;
 800a128:	2300      	movs	r3, #0
    }
  }

  const bool is_dma = dma_device_enabled(dwc2);
 800a12a:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if(is_dma) {
 800a12e:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800a132:	2b00      	cmp	r3, #0
 800a134:	d021      	beq.n	800a17a <edpt_schedule_packets+0x1b2>
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800a136:	797b      	ldrb	r3, [r7, #5]
 800a138:	2b01      	cmp	r3, #1
 800a13a:	d10b      	bne.n	800a154 <edpt_schedule_packets+0x18c>
 800a13c:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a140:	2b00      	cmp	r3, #0
 800a142:	d007      	beq.n	800a154 <edpt_schedule_packets+0x18c>
      dcd_dcache_clean(xfer->buffer, total_bytes);
 800a144:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 800a14c:	4611      	mov	r1, r2
 800a14e:	4618      	mov	r0, r3
 800a150:	f7ff fc7d 	bl	8009a4e <dcd_dcache_clean>
    }
    dep->diepdma = (uintptr_t) xfer->buffer;
 800a154:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	461a      	mov	r2, r3
 800a15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a15c:	615a      	str	r2, [r3, #20]
    dep->diepctl = depctl.value; // enable endpoint
 800a15e:	697a      	ldr	r2, [r7, #20]
 800a160:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a162:	601a      	str	r2, [r3, #0]
    // Advance buffer pointer for EP0
    if (epnum == 0) {
 800a164:	79bb      	ldrb	r3, [r7, #6]
 800a166:	2b00      	cmp	r3, #0
 800a168:	d12e      	bne.n	800a1c8 <edpt_schedule_packets+0x200>
      xfer->buffer += total_bytes;
 800a16a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a16c:	681a      	ldr	r2, [r3, #0]
 800a16e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a172:	441a      	add	r2, r3
 800a174:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a176:	601a      	str	r2, [r3, #0]
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
         dwc2->diepempmsk |= (1u << epnum);
      }
    }
  }
}
 800a178:	e026      	b.n	800a1c8 <edpt_schedule_packets+0x200>
    dep->diepctl = depctl.value; // enable endpoint
 800a17a:	697a      	ldr	r2, [r7, #20]
 800a17c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a17e:	601a      	str	r2, [r3, #0]
    if (dir == TUSB_DIR_IN && total_bytes != 0) {
 800a180:	797b      	ldrb	r3, [r7, #5]
 800a182:	2b01      	cmp	r3, #1
 800a184:	d120      	bne.n	800a1c8 <edpt_schedule_packets+0x200>
 800a186:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d01c      	beq.n	800a1c8 <edpt_schedule_packets+0x200>
      const uint16_t xferred_bytes = epin_write_tx_fifo(rhport, epnum);
 800a18e:	79ba      	ldrb	r2, [r7, #6]
 800a190:	79fb      	ldrb	r3, [r7, #7]
 800a192:	4611      	mov	r1, r2
 800a194:	4618      	mov	r0, r3
 800a196:	f7ff fe91 	bl	8009ebc <epin_write_tx_fifo>
 800a19a:	4603      	mov	r3, r0
 800a19c:	863b      	strh	r3, [r7, #48]	@ 0x30
      if ((epnum != 0) && (xfer->total_len - xferred_bytes > 0)) {
 800a19e:	79bb      	ldrb	r3, [r7, #6]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d011      	beq.n	800a1c8 <edpt_schedule_packets+0x200>
 800a1a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1a6:	891b      	ldrh	r3, [r3, #8]
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a1ac:	1ad3      	subs	r3, r2, r3
 800a1ae:	2b00      	cmp	r3, #0
 800a1b0:	dd0a      	ble.n	800a1c8 <edpt_schedule_packets+0x200>
         dwc2->diepempmsk |= (1u << epnum);
 800a1b2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1b4:	f8d3 2834 	ldr.w	r2, [r3, #2100]	@ 0x834
 800a1b8:	79bb      	ldrb	r3, [r7, #6]
 800a1ba:	2101      	movs	r1, #1
 800a1bc:	fa01 f303 	lsl.w	r3, r1, r3
 800a1c0:	431a      	orrs	r2, r3
 800a1c2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a1c4:	f8c3 2834 	str.w	r2, [r3, #2100]	@ 0x834
}
 800a1c8:	bf00      	nop
 800a1ca:	3748      	adds	r7, #72	@ 0x48
 800a1cc:	46bd      	mov	sp, r7
 800a1ce:	bd80      	pop	{r7, pc}
 800a1d0:	0800d414 	.word	0x0800d414
 800a1d4:	20008cb0 	.word	0x20008cb0
 800a1d8:	20008d30 	.word	0x20008d30

0800a1dc <dcd_int_enable>:

  dcd_connect(rhport);
  return true;
}

void dcd_int_enable(uint8_t rhport) {
 800a1dc:	b580      	push	{r7, lr}
 800a1de:	b084      	sub	sp, #16
 800a1e0:	af00      	add	r7, sp, #0
 800a1e2:	4603      	mov	r3, r0
 800a1e4:	71fb      	strb	r3, [r7, #7]
 800a1e6:	79fb      	ldrb	r3, [r7, #7]
 800a1e8:	73fb      	strb	r3, [r7, #15]
 800a1ea:	2301      	movs	r3, #1
 800a1ec:	73bb      	strb	r3, [r7, #14]
 800a1ee:	2301      	movs	r3, #1
 800a1f0:	737b      	strb	r3, [r7, #13]
// SystemCoreClock is already included by family header
// extern uint32_t SystemCoreClock;

TU_ATTR_ALWAYS_INLINE static inline void dwc2_int_set(uint8_t rhport, tusb_role_t role, bool enabled) {
  (void) role;
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800a1f2:	7bfb      	ldrb	r3, [r7, #15]
 800a1f4:	4a0c      	ldr	r2, [pc, #48]	@ (800a228 <dcd_int_enable+0x4c>)
 800a1f6:	011b      	lsls	r3, r3, #4
 800a1f8:	4413      	add	r3, r2
 800a1fa:	3304      	adds	r3, #4
 800a1fc:	681b      	ldr	r3, [r3, #0]
 800a1fe:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800a200:	7b7b      	ldrb	r3, [r7, #13]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d005      	beq.n	800a212 <dcd_int_enable+0x36>
    NVIC_EnableIRQ(irqn);
 800a206:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a20a:	4618      	mov	r0, r3
 800a20c:	f7ff fe14 	bl	8009e38 <__NVIC_EnableIRQ>
  } else {
    NVIC_DisableIRQ(irqn);
  }
}
 800a210:	e004      	b.n	800a21c <dcd_int_enable+0x40>
    NVIC_DisableIRQ(irqn);
 800a212:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a216:	4618      	mov	r0, r3
 800a218:	f7ff fe2c 	bl	8009e74 <__NVIC_DisableIRQ>
}
 800a21c:	bf00      	nop
  dwc2_dcd_int_enable(rhport);
}
 800a21e:	bf00      	nop
 800a220:	3710      	adds	r7, #16
 800a222:	46bd      	mov	sp, r7
 800a224:	bd80      	pop	{r7, pc}
 800a226:	bf00      	nop
 800a228:	0800d414 	.word	0x0800d414

0800a22c <dcd_int_disable>:

void dcd_int_disable(uint8_t rhport) {
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	4603      	mov	r3, r0
 800a234:	71fb      	strb	r3, [r7, #7]
 800a236:	79fb      	ldrb	r3, [r7, #7]
 800a238:	73fb      	strb	r3, [r7, #15]
 800a23a:	2301      	movs	r3, #1
 800a23c:	73bb      	strb	r3, [r7, #14]
 800a23e:	2300      	movs	r3, #0
 800a240:	737b      	strb	r3, [r7, #13]
  const IRQn_Type irqn = (IRQn_Type) _dwc2_controller[rhport].irqnum;
 800a242:	7bfb      	ldrb	r3, [r7, #15]
 800a244:	4a0c      	ldr	r2, [pc, #48]	@ (800a278 <dcd_int_disable+0x4c>)
 800a246:	011b      	lsls	r3, r3, #4
 800a248:	4413      	add	r3, r2
 800a24a:	3304      	adds	r3, #4
 800a24c:	681b      	ldr	r3, [r3, #0]
 800a24e:	733b      	strb	r3, [r7, #12]
  if (enabled) {
 800a250:	7b7b      	ldrb	r3, [r7, #13]
 800a252:	2b00      	cmp	r3, #0
 800a254:	d005      	beq.n	800a262 <dcd_int_disable+0x36>
    NVIC_EnableIRQ(irqn);
 800a256:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a25a:	4618      	mov	r0, r3
 800a25c:	f7ff fdec 	bl	8009e38 <__NVIC_EnableIRQ>
}
 800a260:	e004      	b.n	800a26c <dcd_int_disable+0x40>
    NVIC_DisableIRQ(irqn);
 800a262:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800a266:	4618      	mov	r0, r3
 800a268:	f7ff fe04 	bl	8009e74 <__NVIC_DisableIRQ>
}
 800a26c:	bf00      	nop
  dwc2_dcd_int_disable(rhport);
}
 800a26e:	bf00      	nop
 800a270:	3710      	adds	r7, #16
 800a272:	46bd      	mov	sp, r7
 800a274:	bd80      	pop	{r7, pc}
 800a276:	bf00      	nop
 800a278:	0800d414 	.word	0x0800d414

0800a27c <dcd_connect>:
  dwc2_remote_wakeup_delay();

  dwc2->dctl &= ~DCTL_RWUSIG;
}

void dcd_connect(uint8_t rhport) {
 800a27c:	b480      	push	{r7}
 800a27e:	b085      	sub	sp, #20
 800a280:	af00      	add	r7, sp, #0
 800a282:	4603      	mov	r3, r0
 800a284:	71fb      	strb	r3, [r7, #7]
 800a286:	79fb      	ldrb	r3, [r7, #7]
 800a288:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a28a:	7afb      	ldrb	r3, [r7, #11]
 800a28c:	2b00      	cmp	r3, #0
 800a28e:	d001      	beq.n	800a294 <dcd_connect+0x18>
    rhport = 0;
 800a290:	2300      	movs	r3, #0
 800a292:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a294:	7afb      	ldrb	r3, [r7, #11]
 800a296:	4a09      	ldr	r2, [pc, #36]	@ (800a2bc <dcd_connect+0x40>)
 800a298:	011b      	lsls	r3, r3, #4
 800a29a:	4413      	add	r3, r2
 800a29c:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a29e:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 0;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl &= ~DCTL_SDIS;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800a2a6:	f023 0202 	bic.w	r2, r3, #2
 800a2aa:	68fb      	ldr	r3, [r7, #12]
 800a2ac:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800a2b0:	bf00      	nop
 800a2b2:	3714      	adds	r7, #20
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ba:	4770      	bx	lr
 800a2bc:	0800d414 	.word	0x0800d414

0800a2c0 <dcd_disconnect>:

void dcd_disconnect(uint8_t rhport) {
 800a2c0:	b480      	push	{r7}
 800a2c2:	b085      	sub	sp, #20
 800a2c4:	af00      	add	r7, sp, #0
 800a2c6:	4603      	mov	r3, r0
 800a2c8:	71fb      	strb	r3, [r7, #7]
 800a2ca:	79fb      	ldrb	r3, [r7, #7]
 800a2cc:	72fb      	strb	r3, [r7, #11]
  if (rhport >= DWC2_CONTROLLER_COUNT) {
 800a2ce:	7afb      	ldrb	r3, [r7, #11]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d001      	beq.n	800a2d8 <dcd_disconnect+0x18>
    rhport = 0;
 800a2d4:	2300      	movs	r3, #0
 800a2d6:	72fb      	strb	r3, [r7, #11]
  return (dwc2_regs_t*)_dwc2_controller[rhport].reg_base;
 800a2d8:	7afb      	ldrb	r3, [r7, #11]
 800a2da:	4a09      	ldr	r2, [pc, #36]	@ (800a300 <dcd_disconnect+0x40>)
 800a2dc:	011b      	lsls	r3, r3, #4
 800a2de:	4413      	add	r3, r2
 800a2e0:	681b      	ldr	r3, [r3, #0]
  (void) rhport;
  dwc2_regs_t* dwc2 = DWC2_REG(rhport);
 800a2e2:	60fb      	str	r3, [r7, #12]
  conf.dm_pullup = 0;
  conf.dm_pulldown = 1;
  USB_WRAP.otg_conf = conf;
#endif

  dwc2->dctl |= DCTL_SDIS;
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f8d3 3804 	ldr.w	r3, [r3, #2052]	@ 0x804
 800a2ea:	f043 0202 	orr.w	r2, r3, #2
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	f8c3 2804 	str.w	r2, [r3, #2052]	@ 0x804
}
 800a2f4:	bf00      	nop
 800a2f6:	3714      	adds	r7, #20
 800a2f8:	46bd      	mov	sp, r7
 800a2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2fe:	4770      	bx	lr
 800a300:	0800d414 	.word	0x0800d414

0800a304 <dcd_edpt_xfer>:
  edpt_disable(rhport, p_endpoint_desc->bEndpointAddress, false);
  edpt_activate(rhport, p_endpoint_desc);
  return true;
}

bool dcd_edpt_xfer(uint8_t rhport, uint8_t ep_addr, uint8_t* buffer, uint16_t total_bytes, bool is_isr) {
 800a304:	b580      	push	{r7, lr}
 800a306:	b086      	sub	sp, #24
 800a308:	af00      	add	r7, sp, #0
 800a30a:	603a      	str	r2, [r7, #0]
 800a30c:	461a      	mov	r2, r3
 800a30e:	4603      	mov	r3, r0
 800a310:	71fb      	strb	r3, [r7, #7]
 800a312:	460b      	mov	r3, r1
 800a314:	71bb      	strb	r3, [r7, #6]
 800a316:	4613      	mov	r3, r2
 800a318:	80bb      	strh	r3, [r7, #4]
 800a31a:	79bb      	ldrb	r3, [r7, #6]
 800a31c:	73bb      	strb	r3, [r7, #14]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a31e:	7bbb      	ldrb	r3, [r7, #14]
 800a320:	f003 030f 	and.w	r3, r3, #15
 800a324:	b2db      	uxtb	r3, r3
  (void) is_isr;
  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a326:	75bb      	strb	r3, [r7, #22]
 800a328:	79bb      	ldrb	r3, [r7, #6]
 800a32a:	73fb      	strb	r3, [r7, #15]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a32c:	7bfb      	ldrb	r3, [r7, #15]
 800a32e:	09db      	lsrs	r3, r3, #7
 800a330:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a332:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800a334:	7dba      	ldrb	r2, [r7, #22]
 800a336:	7d7b      	ldrb	r3, [r7, #21]
 800a338:	0052      	lsls	r2, r2, #1
 800a33a:	4413      	add	r3, r2
 800a33c:	011b      	lsls	r3, r3, #4
 800a33e:	4a1b      	ldr	r2, [pc, #108]	@ (800a3ac <dcd_edpt_xfer+0xa8>)
 800a340:	4413      	add	r3, r2
 800a342:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800a344:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a348:	4618      	mov	r0, r3
 800a34a:	f7ff fbe5 	bl	8009b18 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800a34e:	693b      	ldr	r3, [r7, #16]
 800a350:	895b      	ldrh	r3, [r3, #10]
 800a352:	2b00      	cmp	r3, #0
 800a354:	d102      	bne.n	800a35c <dcd_edpt_xfer+0x58>
    ret = false;  // Endpoint is closed
 800a356:	2300      	movs	r3, #0
 800a358:	75fb      	strb	r3, [r7, #23]
 800a35a:	e01c      	b.n	800a396 <dcd_edpt_xfer+0x92>
  } else {
    xfer->buffer = buffer;
 800a35c:	693b      	ldr	r3, [r7, #16]
 800a35e:	683a      	ldr	r2, [r7, #0]
 800a360:	601a      	str	r2, [r3, #0]
    xfer->ff = NULL;
 800a362:	693b      	ldr	r3, [r7, #16]
 800a364:	2200      	movs	r2, #0
 800a366:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800a368:	693b      	ldr	r3, [r7, #16]
 800a36a:	88ba      	ldrh	r2, [r7, #4]
 800a36c:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800a36e:	693b      	ldr	r3, [r7, #16]
 800a370:	7b1a      	ldrb	r2, [r3, #12]
 800a372:	693b      	ldr	r3, [r7, #16]
 800a374:	735a      	strb	r2, [r3, #13]

    // EP0 can only handle one packet
    if (epnum == 0) {
 800a376:	7dbb      	ldrb	r3, [r7, #22]
 800a378:	2b00      	cmp	r3, #0
 800a37a:	d104      	bne.n	800a386 <dcd_edpt_xfer+0x82>
      _dcd_data.ep0_pending[dir] = total_bytes;
 800a37c:	7d7b      	ldrb	r3, [r7, #21]
 800a37e:	490c      	ldr	r1, [pc, #48]	@ (800a3b0 <dcd_edpt_xfer+0xac>)
 800a380:	88ba      	ldrh	r2, [r7, #4]
 800a382:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
    }

    // Schedule packets to be sent within interrupt
    edpt_schedule_packets(rhport, epnum, dir);
 800a386:	7d7a      	ldrb	r2, [r7, #21]
 800a388:	7db9      	ldrb	r1, [r7, #22]
 800a38a:	79fb      	ldrb	r3, [r7, #7]
 800a38c:	4618      	mov	r0, r3
 800a38e:	f7ff fe1b 	bl	8009fc8 <edpt_schedule_packets>
    ret = true;
 800a392:	2301      	movs	r3, #1
 800a394:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800a396:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a39a:	4618      	mov	r0, r3
 800a39c:	f7ff fbe0 	bl	8009b60 <usbd_spin_unlock>

  return ret;
 800a3a0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	3718      	adds	r7, #24
 800a3a6:	46bd      	mov	sp, r7
 800a3a8:	bd80      	pop	{r7, pc}
 800a3aa:	bf00      	nop
 800a3ac:	20008cb0 	.word	0x20008cb0
 800a3b0:	20008d30 	.word	0x20008d30

0800a3b4 <dcd_edpt_xfer_fifo>:

// The number of bytes has to be given explicitly to allow more flexible control of how many
// bytes should be written and second to keep the return value free to give back a boolean
// success message. If total_bytes is too big, the FIFO will copy only what is available
// into the USB buffer!
bool dcd_edpt_xfer_fifo(uint8_t rhport, uint8_t ep_addr, tu_fifo_t* ff, uint16_t total_bytes, bool is_isr) {
 800a3b4:	b580      	push	{r7, lr}
 800a3b6:	b086      	sub	sp, #24
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	603a      	str	r2, [r7, #0]
 800a3bc:	461a      	mov	r2, r3
 800a3be:	4603      	mov	r3, r0
 800a3c0:	71fb      	strb	r3, [r7, #7]
 800a3c2:	460b      	mov	r3, r1
 800a3c4:	71bb      	strb	r3, [r7, #6]
 800a3c6:	4613      	mov	r3, r2
 800a3c8:	80bb      	strh	r3, [r7, #4]
  (void) is_isr;
  // USB buffers always work in bytes so to avoid unnecessary divisions we demand item_size = 1
  TU_ASSERT(ff->item_size == 1);
 800a3ca:	683b      	ldr	r3, [r7, #0]
 800a3cc:	88db      	ldrh	r3, [r3, #6]
 800a3ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800a3d2:	b29b      	uxth	r3, r3
 800a3d4:	2b01      	cmp	r3, #1
 800a3d6:	d00a      	beq.n	800a3ee <dcd_edpt_xfer_fifo+0x3a>
 800a3d8:	4b25      	ldr	r3, [pc, #148]	@ (800a470 <dcd_edpt_xfer_fifo+0xbc>)
 800a3da:	60fb      	str	r3, [r7, #12]
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	f003 0301 	and.w	r3, r3, #1
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d000      	beq.n	800a3ea <dcd_edpt_xfer_fifo+0x36>
 800a3e8:	be00      	bkpt	0x0000
 800a3ea:	2300      	movs	r3, #0
 800a3ec:	e03b      	b.n	800a466 <dcd_edpt_xfer_fifo+0xb2>
 800a3ee:	79bb      	ldrb	r3, [r7, #6]
 800a3f0:	72bb      	strb	r3, [r7, #10]
  return (uint8_t) (addr & TUSB_EPNUM_MASK);
 800a3f2:	7abb      	ldrb	r3, [r7, #10]
 800a3f4:	f003 030f 	and.w	r3, r3, #15
 800a3f8:	b2db      	uxtb	r3, r3

  uint8_t const epnum = tu_edpt_number(ep_addr);
 800a3fa:	75bb      	strb	r3, [r7, #22]
 800a3fc:	79bb      	ldrb	r3, [r7, #6]
 800a3fe:	72fb      	strb	r3, [r7, #11]
  return (addr & TUSB_DIR_IN_MASK) ? TUSB_DIR_IN : TUSB_DIR_OUT;
 800a400:	7afb      	ldrb	r3, [r7, #11]
 800a402:	09db      	lsrs	r3, r3, #7
 800a404:	b2db      	uxtb	r3, r3
  uint8_t const dir = tu_edpt_dir(ep_addr);
 800a406:	757b      	strb	r3, [r7, #21]
  xfer_ctl_t* xfer = XFER_CTL_BASE(epnum, dir);
 800a408:	7dba      	ldrb	r2, [r7, #22]
 800a40a:	7d7b      	ldrb	r3, [r7, #21]
 800a40c:	0052      	lsls	r2, r2, #1
 800a40e:	4413      	add	r3, r2
 800a410:	011b      	lsls	r3, r3, #4
 800a412:	4a18      	ldr	r2, [pc, #96]	@ (800a474 <dcd_edpt_xfer_fifo+0xc0>)
 800a414:	4413      	add	r3, r2
 800a416:	613b      	str	r3, [r7, #16]
  bool ret;

  usbd_spin_lock(is_isr);
 800a418:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a41c:	4618      	mov	r0, r3
 800a41e:	f7ff fb7b 	bl	8009b18 <usbd_spin_lock>

  if (xfer->max_size == 0) {
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	895b      	ldrh	r3, [r3, #10]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d102      	bne.n	800a430 <dcd_edpt_xfer_fifo+0x7c>
    ret = false;  // Endpoint is closed
 800a42a:	2300      	movs	r3, #0
 800a42c:	75fb      	strb	r3, [r7, #23]
 800a42e:	e014      	b.n	800a45a <dcd_edpt_xfer_fifo+0xa6>
  } else {
    xfer->buffer = NULL;
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	2200      	movs	r2, #0
 800a434:	601a      	str	r2, [r3, #0]
    xfer->ff = ff;
 800a436:	693b      	ldr	r3, [r7, #16]
 800a438:	683a      	ldr	r2, [r7, #0]
 800a43a:	605a      	str	r2, [r3, #4]
    xfer->total_len = total_bytes;
 800a43c:	693b      	ldr	r3, [r7, #16]
 800a43e:	88ba      	ldrh	r2, [r7, #4]
 800a440:	811a      	strh	r2, [r3, #8]
    xfer->iso_retry = xfer->interval; // Reset ISO retry counter to interval value
 800a442:	693b      	ldr	r3, [r7, #16]
 800a444:	7b1a      	ldrb	r2, [r3, #12]
 800a446:	693b      	ldr	r3, [r7, #16]
 800a448:	735a      	strb	r2, [r3, #13]

    // Schedule packets to be sent within interrupt
    // TODO xfer fifo may only available for slave mode
    edpt_schedule_packets(rhport, epnum, dir);
 800a44a:	7d7a      	ldrb	r2, [r7, #21]
 800a44c:	7db9      	ldrb	r1, [r7, #22]
 800a44e:	79fb      	ldrb	r3, [r7, #7]
 800a450:	4618      	mov	r0, r3
 800a452:	f7ff fdb9 	bl	8009fc8 <edpt_schedule_packets>
    ret = true;
 800a456:	2301      	movs	r3, #1
 800a458:	75fb      	strb	r3, [r7, #23]
  }

  usbd_spin_unlock(is_isr);
 800a45a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800a45e:	4618      	mov	r0, r3
 800a460:	f7ff fb7e 	bl	8009b60 <usbd_spin_unlock>

  return ret;
 800a464:	7dfb      	ldrb	r3, [r7, #23]
}
 800a466:	4618      	mov	r0, r3
 800a468:	3718      	adds	r7, #24
 800a46a:	46bd      	mov	sp, r7
 800a46c:	bd80      	pop	{r7, pc}
 800a46e:	bf00      	nop
 800a470:	e000edf0 	.word	0xe000edf0
 800a474:	20008cb0 	.word	0x20008cb0

0800a478 <dfifo_write_packet>:
    }
  }
}

// Write a single data packet to DFIFO
void dfifo_write_packet(dwc2_regs_t* dwc2, uint8_t fifo_num, const uint8_t* src, uint16_t len) {
 800a478:	b480      	push	{r7}
 800a47a:	b08b      	sub	sp, #44	@ 0x2c
 800a47c:	af00      	add	r7, sp, #0
 800a47e:	60f8      	str	r0, [r7, #12]
 800a480:	607a      	str	r2, [r7, #4]
 800a482:	461a      	mov	r2, r3
 800a484:	460b      	mov	r3, r1
 800a486:	72fb      	strb	r3, [r7, #11]
 800a488:	4613      	mov	r3, r2
 800a48a:	813b      	strh	r3, [r7, #8]
  volatile uint32_t* tx_fifo = dwc2->fifo[fifo_num];
 800a48c:	7afb      	ldrb	r3, [r7, #11]
 800a48e:	3301      	adds	r3, #1
 800a490:	031b      	lsls	r3, r3, #12
 800a492:	68fa      	ldr	r2, [r7, #12]
 800a494:	4413      	add	r3, r2
 800a496:	61fb      	str	r3, [r7, #28]

  // Pushing full available 32 bit words to fifo
  uint16_t word_count = len >> 2;
 800a498:	893b      	ldrh	r3, [r7, #8]
 800a49a:	089b      	lsrs	r3, r3, #2
 800a49c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  while (word_count--) {
 800a49e:	e008      	b.n	800a4b2 <dfifo_write_packet+0x3a>
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	617b      	str	r3, [r7, #20]
  return *((uint32_t const *) mem);
 800a4a4:	697b      	ldr	r3, [r7, #20]
 800a4a6:	681a      	ldr	r2, [r3, #0]
    *tx_fifo = tu_unaligned_read32(src);
 800a4a8:	69fb      	ldr	r3, [r7, #28]
 800a4aa:	601a      	str	r2, [r3, #0]
    src += 4;
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	3304      	adds	r3, #4
 800a4b0:	607b      	str	r3, [r7, #4]
  while (word_count--) {
 800a4b2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a4b4:	1e5a      	subs	r2, r3, #1
 800a4b6:	84fa      	strh	r2, [r7, #38]	@ 0x26
 800a4b8:	2b00      	cmp	r3, #0
 800a4ba:	d1f1      	bne.n	800a4a0 <dfifo_write_packet+0x28>
  }

  // Write the remaining 1-3 bytes into fifo
  const uint8_t bytes_rem = len & 0x03;
 800a4bc:	893b      	ldrh	r3, [r7, #8]
 800a4be:	b2db      	uxtb	r3, r3
 800a4c0:	f003 0303 	and.w	r3, r3, #3
 800a4c4:	76fb      	strb	r3, [r7, #27]
  if (bytes_rem) {
 800a4c6:	7efb      	ldrb	r3, [r7, #27]
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d019      	beq.n	800a500 <dfifo_write_packet+0x88>
    uint32_t tmp_word = src[0];
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	623b      	str	r3, [r7, #32]
    if (bytes_rem > 1) {
 800a4d2:	7efb      	ldrb	r3, [r7, #27]
 800a4d4:	2b01      	cmp	r3, #1
 800a4d6:	d906      	bls.n	800a4e6 <dfifo_write_packet+0x6e>
      tmp_word |= (src[1] << 8);
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	3301      	adds	r3, #1
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	021b      	lsls	r3, r3, #8
 800a4e0:	6a3a      	ldr	r2, [r7, #32]
 800a4e2:	4313      	orrs	r3, r2
 800a4e4:	623b      	str	r3, [r7, #32]
    }
    if (bytes_rem > 2) {
 800a4e6:	7efb      	ldrb	r3, [r7, #27]
 800a4e8:	2b02      	cmp	r3, #2
 800a4ea:	d906      	bls.n	800a4fa <dfifo_write_packet+0x82>
      tmp_word |= (src[2] << 16);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	3302      	adds	r3, #2
 800a4f0:	781b      	ldrb	r3, [r3, #0]
 800a4f2:	041b      	lsls	r3, r3, #16
 800a4f4:	6a3a      	ldr	r2, [r7, #32]
 800a4f6:	4313      	orrs	r3, r2
 800a4f8:	623b      	str	r3, [r7, #32]
    }

    *tx_fifo = tmp_word;
 800a4fa:	69fb      	ldr	r3, [r7, #28]
 800a4fc:	6a3a      	ldr	r2, [r7, #32]
 800a4fe:	601a      	str	r2, [r3, #0]
  }
}
 800a500:	bf00      	nop
 800a502:	372c      	adds	r7, #44	@ 0x2c
 800a504:	46bd      	mov	sp, r7
 800a506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a50a:	4770      	bx	lr

0800a50c <tu_edpt_claim>:

//--------------------------------------------------------------------+
// Endpoint Helper for both Host and Device stack
//--------------------------------------------------------------------+

bool tu_edpt_claim(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800a50c:	b480      	push	{r7}
 800a50e:	b085      	sub	sp, #20
 800a510:	af00      	add	r7, sp, #0
 800a512:	6078      	str	r0, [r7, #4]
 800a514:	6039      	str	r1, [r7, #0]
  (void) mutex;

  // pre-check to help reducing mutex lock
  TU_VERIFY(ep_state->busy == 0);
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	781b      	ldrb	r3, [r3, #0]
 800a51a:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a51e:	b2db      	uxtb	r3, r3
 800a520:	2b00      	cmp	r3, #0
 800a522:	d001      	beq.n	800a528 <tu_edpt_claim+0x1c>
 800a524:	2300      	movs	r3, #0
 800a526:	e027      	b.n	800a578 <tu_edpt_claim+0x6c>
  TU_VERIFY(ep_state->claimed == 0);
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	781b      	ldrb	r3, [r3, #0]
 800a52c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a530:	b2db      	uxtb	r3, r3
 800a532:	2b00      	cmp	r3, #0
 800a534:	d001      	beq.n	800a53a <tu_edpt_claim+0x2e>
 800a536:	2300      	movs	r3, #0
 800a538:	e01e      	b.n	800a578 <tu_edpt_claim+0x6c>
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only claim the endpoint if it is not busy and not claimed yet.
  bool const available = (ep_state->busy == 0) && (ep_state->claimed == 0);
 800a53a:	687b      	ldr	r3, [r7, #4]
 800a53c:	781b      	ldrb	r3, [r3, #0]
 800a53e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a542:	b2db      	uxtb	r3, r3
 800a544:	2b00      	cmp	r3, #0
 800a546:	d108      	bne.n	800a55a <tu_edpt_claim+0x4e>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	781b      	ldrb	r3, [r3, #0]
 800a54c:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a550:	b2db      	uxtb	r3, r3
 800a552:	2b00      	cmp	r3, #0
 800a554:	d101      	bne.n	800a55a <tu_edpt_claim+0x4e>
 800a556:	2301      	movs	r3, #1
 800a558:	e000      	b.n	800a55c <tu_edpt_claim+0x50>
 800a55a:	2300      	movs	r3, #0
 800a55c:	73fb      	strb	r3, [r7, #15]
 800a55e:	7bfb      	ldrb	r3, [r7, #15]
 800a560:	f003 0301 	and.w	r3, r3, #1
 800a564:	73fb      	strb	r3, [r7, #15]
  if (available) {
 800a566:	7bfb      	ldrb	r3, [r7, #15]
 800a568:	2b00      	cmp	r3, #0
 800a56a:	d004      	beq.n	800a576 <tu_edpt_claim+0x6a>
    ep_state->claimed = 1;
 800a56c:	687a      	ldr	r2, [r7, #4]
 800a56e:	7813      	ldrb	r3, [r2, #0]
 800a570:	f043 0304 	orr.w	r3, r3, #4
 800a574:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return available;
 800a576:	7bfb      	ldrb	r3, [r7, #15]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3714      	adds	r7, #20
 800a57c:	46bd      	mov	sp, r7
 800a57e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a582:	4770      	bx	lr

0800a584 <tu_edpt_release>:

bool tu_edpt_release(tu_edpt_state_t* ep_state, osal_mutex_t mutex) {
 800a584:	b480      	push	{r7}
 800a586:	b085      	sub	sp, #20
 800a588:	af00      	add	r7, sp, #0
 800a58a:	6078      	str	r0, [r7, #4]
 800a58c:	6039      	str	r1, [r7, #0]
  (void) mutex;
  (void) osal_mutex_lock(mutex, OSAL_TIMEOUT_WAIT_FOREVER);

  // can only release the endpoint if it is claimed and not busy
  bool const ret = (ep_state->claimed == 1) && (ep_state->busy == 0);
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	781b      	ldrb	r3, [r3, #0]
 800a592:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b01      	cmp	r3, #1
 800a59a:	d108      	bne.n	800a5ae <tu_edpt_release+0x2a>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	781b      	ldrb	r3, [r3, #0]
 800a5a0:	f3c3 0300 	ubfx	r3, r3, #0, #1
 800a5a4:	b2db      	uxtb	r3, r3
 800a5a6:	2b00      	cmp	r3, #0
 800a5a8:	d101      	bne.n	800a5ae <tu_edpt_release+0x2a>
 800a5aa:	2301      	movs	r3, #1
 800a5ac:	e000      	b.n	800a5b0 <tu_edpt_release+0x2c>
 800a5ae:	2300      	movs	r3, #0
 800a5b0:	73fb      	strb	r3, [r7, #15]
 800a5b2:	7bfb      	ldrb	r3, [r7, #15]
 800a5b4:	f003 0301 	and.w	r3, r3, #1
 800a5b8:	73fb      	strb	r3, [r7, #15]
  if (ret) {
 800a5ba:	7bfb      	ldrb	r3, [r7, #15]
 800a5bc:	2b00      	cmp	r3, #0
 800a5be:	d004      	beq.n	800a5ca <tu_edpt_release+0x46>
    ep_state->claimed = 0;
 800a5c0:	687a      	ldr	r2, [r7, #4]
 800a5c2:	7813      	ldrb	r3, [r2, #0]
 800a5c4:	f023 0304 	bic.w	r3, r3, #4
 800a5c8:	7013      	strb	r3, [r2, #0]
  }

  (void) osal_mutex_unlock(mutex);
  return ret;
 800a5ca:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3714      	adds	r7, #20
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d6:	4770      	bx	lr

0800a5d8 <tu_edpt_stream_read_xfer>:
}

//--------------------------------------------------------------------+
// Stream Read
//--------------------------------------------------------------------+
uint32_t tu_edpt_stream_read_xfer(uint8_t hwid, tu_edpt_stream_t* s) {
 800a5d8:	b590      	push	{r4, r7, lr}
 800a5da:	b09f      	sub	sp, #124	@ 0x7c
 800a5dc:	af02      	add	r7, sp, #8
 800a5de:	4603      	mov	r3, r0
 800a5e0:	6039      	str	r1, [r7, #0]
 800a5e2:	71fb      	strb	r3, [r7, #7]
  if (0 == tu_fifo_depth(&s->ff)) {
 800a5e4:	683b      	ldr	r3, [r7, #0]
 800a5e6:	3308      	adds	r3, #8
 800a5e8:	65fb      	str	r3, [r7, #92]	@ 0x5c
  return f->depth;
 800a5ea:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a5ec:	889b      	ldrh	r3, [r3, #4]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d16f      	bne.n	800a6d2 <tu_edpt_stream_read_xfer+0xfa>
    // non-fifo mode: RX need ep buffer
    TU_VERIFY(s->ep_buf != NULL, 0);
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	685b      	ldr	r3, [r3, #4]
 800a5f6:	2b00      	cmp	r3, #0
 800a5f8:	d101      	bne.n	800a5fe <tu_edpt_stream_read_xfer+0x26>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	e181      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
 800a5fe:	79fb      	ldrb	r3, [r7, #7]
 800a600:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
 800a604:	683b      	ldr	r3, [r7, #0]
 800a606:	657b      	str	r3, [r7, #84]	@ 0x54
  if (s->is_host) {
 800a608:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a60a:	781b      	ldrb	r3, [r3, #0]
 800a60c:	f003 0301 	and.w	r3, r3, #1
 800a610:	b2db      	uxtb	r3, r3
 800a612:	2b00      	cmp	r3, #0
 800a614:	d109      	bne.n	800a62a <tu_edpt_stream_read_xfer+0x52>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a616:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800a618:	785a      	ldrb	r2, [r3, #1]
 800a61a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 800a61e:	4611      	mov	r1, r2
 800a620:	4618      	mov	r0, r3
 800a622:	f7ff fac5 	bl	8009bb0 <usbd_edpt_claim>
 800a626:	4603      	mov	r3, r0
 800a628:	e000      	b.n	800a62c <tu_edpt_stream_read_xfer+0x54>
  return false;
 800a62a:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a62c:	f083 0301 	eor.w	r3, r3, #1
 800a630:	b2db      	uxtb	r3, r3
 800a632:	2b00      	cmp	r3, #0
 800a634:	d001      	beq.n	800a63a <tu_edpt_stream_read_xfer+0x62>
 800a636:	2300      	movs	r3, #0
 800a638:	e163      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800a63a:	683b      	ldr	r3, [r7, #0]
 800a63c:	885a      	ldrh	r2, [r3, #2]
 800a63e:	79fb      	ldrb	r3, [r7, #7]
 800a640:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
 800a644:	683b      	ldr	r3, [r7, #0]
 800a646:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a648:	4613      	mov	r3, r2
 800a64a:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
  if (s->is_host) {
 800a64e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a650:	781b      	ldrb	r3, [r3, #0]
 800a652:	f003 0301 	and.w	r3, r3, #1
 800a656:	b2db      	uxtb	r3, r3
 800a658:	2b00      	cmp	r3, #0
 800a65a:	d126      	bne.n	800a6aa <tu_edpt_stream_read_xfer+0xd2>
    if (s->ep_buf == NULL) {
 800a65c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	2b00      	cmp	r3, #0
 800a662:	d10e      	bne.n	800a682 <tu_edpt_stream_read_xfer+0xaa>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a664:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a666:	7859      	ldrb	r1, [r3, #1]
 800a668:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a66a:	f103 0208 	add.w	r2, r3, #8
 800a66e:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a672:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800a676:	2400      	movs	r4, #0
 800a678:	9400      	str	r4, [sp, #0]
 800a67a:	f7ff fb63 	bl	8009d44 <usbd_edpt_xfer_fifo>
 800a67e:	4603      	mov	r3, r0
 800a680:	e014      	b.n	800a6ac <tu_edpt_stream_read_xfer+0xd4>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a682:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a684:	7859      	ldrb	r1, [r3, #1]
 800a686:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d002      	beq.n	800a694 <tu_edpt_stream_read_xfer+0xbc>
 800a68e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a690:	685a      	ldr	r2, [r3, #4]
 800a692:	e000      	b.n	800a696 <tu_edpt_stream_read_xfer+0xbe>
 800a694:	2200      	movs	r2, #0
 800a696:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800a69a:	f897 0053 	ldrb.w	r0, [r7, #83]	@ 0x53
 800a69e:	2400      	movs	r4, #0
 800a6a0:	9400      	str	r4, [sp, #0]
 800a6a2:	f7ff fad5 	bl	8009c50 <usbd_edpt_xfer>
 800a6a6:	4603      	mov	r3, r0
 800a6a8:	e000      	b.n	800a6ac <tu_edpt_stream_read_xfer+0xd4>
  return false;
 800a6aa:	2300      	movs	r3, #0
    TU_ASSERT(stream_xfer(hwid, s, s->ep_bufsize), 0);
 800a6ac:	f083 0301 	eor.w	r3, r3, #1
 800a6b0:	b2db      	uxtb	r3, r3
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d00a      	beq.n	800a6cc <tu_edpt_stream_read_xfer+0xf4>
 800a6b6:	4b95      	ldr	r3, [pc, #596]	@ (800a90c <tu_edpt_stream_read_xfer+0x334>)
 800a6b8:	663b      	str	r3, [r7, #96]	@ 0x60
 800a6ba:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800a6bc:	681b      	ldr	r3, [r3, #0]
 800a6be:	f003 0301 	and.w	r3, r3, #1
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d000      	beq.n	800a6c8 <tu_edpt_stream_read_xfer+0xf0>
 800a6c6:	be00      	bkpt	0x0000
 800a6c8:	2300      	movs	r3, #0
 800a6ca:	e11a      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
    return s->ep_bufsize;
 800a6cc:	683b      	ldr	r3, [r7, #0]
 800a6ce:	885b      	ldrh	r3, [r3, #2]
 800a6d0:	e117      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
  } else {
    const uint16_t mps = s->is_mps512 ? TUSB_EPSIZE_BULK_HS : TUSB_EPSIZE_BULK_FS;
 800a6d2:	683b      	ldr	r3, [r7, #0]
 800a6d4:	781b      	ldrb	r3, [r3, #0]
 800a6d6:	f003 0302 	and.w	r3, r3, #2
 800a6da:	b2db      	uxtb	r3, r3
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d002      	beq.n	800a6e6 <tu_edpt_stream_read_xfer+0x10e>
 800a6e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800a6e4:	e000      	b.n	800a6e8 <tu_edpt_stream_read_xfer+0x110>
 800a6e6:	2340      	movs	r3, #64	@ 0x40
 800a6e8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
    uint16_t available = tu_fifo_remaining(&s->ff);
 800a6ec:	683b      	ldr	r3, [r7, #0]
 800a6ee:	3308      	adds	r3, #8
 800a6f0:	647b      	str	r3, [r7, #68]	@ 0x44
TU_ATTR_ALWAYS_INLINE static inline bool tu_fifo_full(const tu_fifo_t *f) {
  return tu_ff_overflow_count(f->depth, f->wr_idx, f->rd_idx) >= f->depth;
}

TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_fifo_remaining(const tu_fifo_t *f) {
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a6f2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6f4:	8899      	ldrh	r1, [r3, #4]
 800a6f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6f8:	891b      	ldrh	r3, [r3, #8]
 800a6fa:	b29a      	uxth	r2, r3
 800a6fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a6fe:	895b      	ldrh	r3, [r3, #10]
 800a700:	b29b      	uxth	r3, r3
 800a702:	f8a7 1042 	strh.w	r1, [r7, #66]	@ 0x42
 800a706:	f8a7 2040 	strh.w	r2, [r7, #64]	@ 0x40
 800a70a:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800a70c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800a710:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800a712:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800a716:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800a718:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800a71a:	873b      	strh	r3, [r7, #56]	@ 0x38
  if (wr_idx >= rd_idx) {
 800a71c:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a71e:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a720:	429a      	cmp	r2, r3
 800a722:	d304      	bcc.n	800a72e <tu_edpt_stream_read_xfer+0x156>
    return (uint16_t)(wr_idx - rd_idx);
 800a724:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800a726:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a728:	1ad3      	subs	r3, r2, r3
 800a72a:	b29b      	uxth	r3, r3
 800a72c:	e008      	b.n	800a740 <tu_edpt_stream_read_xfer+0x168>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a72e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800a730:	005b      	lsls	r3, r3, #1
 800a732:	b29a      	uxth	r2, r3
 800a734:	8f79      	ldrh	r1, [r7, #58]	@ 0x3a
 800a736:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800a738:	1acb      	subs	r3, r1, r3
 800a73a:	b29b      	uxth	r3, r3
 800a73c:	4413      	add	r3, r2
 800a73e:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a740:	86fb      	strh	r3, [r7, #54]	@ 0x36
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a742:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800a746:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a748:	429a      	cmp	r2, r3
 800a74a:	d905      	bls.n	800a758 <tu_edpt_stream_read_xfer+0x180>
 800a74c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800a750:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	b29b      	uxth	r3, r3
 800a756:	e000      	b.n	800a75a <tu_edpt_stream_read_xfer+0x182>
 800a758:	2300      	movs	r3, #0
 800a75a:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    // Prepare for incoming data but only allow what we can store in the ring buffer.
    // TODO Actually we can still carry out the transfer, keeping count of received bytes
    // and slowly move it to the FIFO when read().
    // This pre-check reduces endpoint claiming
    TU_VERIFY(available >= mps);
 800a75e:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a762:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a766:	429a      	cmp	r2, r3
 800a768:	d201      	bcs.n	800a76e <tu_edpt_stream_read_xfer+0x196>
 800a76a:	2300      	movs	r3, #0
 800a76c:	e0c9      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
 800a76e:	79fb      	ldrb	r3, [r7, #7]
 800a770:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	633b      	str	r3, [r7, #48]	@ 0x30
  if (s->is_host) {
 800a778:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a77a:	781b      	ldrb	r3, [r3, #0]
 800a77c:	f003 0301 	and.w	r3, r3, #1
 800a780:	b2db      	uxtb	r3, r3
 800a782:	2b00      	cmp	r3, #0
 800a784:	d109      	bne.n	800a79a <tu_edpt_stream_read_xfer+0x1c2>
    return usbd_edpt_claim(hwid, s->ep_addr);
 800a786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a788:	785a      	ldrb	r2, [r3, #1]
 800a78a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800a78e:	4611      	mov	r1, r2
 800a790:	4618      	mov	r0, r3
 800a792:	f7ff fa0d 	bl	8009bb0 <usbd_edpt_claim>
 800a796:	4603      	mov	r3, r0
 800a798:	e000      	b.n	800a79c <tu_edpt_stream_read_xfer+0x1c4>
  return false;
 800a79a:	2300      	movs	r3, #0
    TU_VERIFY(stream_claim(hwid, s), 0);
 800a79c:	f083 0301 	eor.w	r3, r3, #1
 800a7a0:	b2db      	uxtb	r3, r3
 800a7a2:	2b00      	cmp	r3, #0
 800a7a4:	d001      	beq.n	800a7aa <tu_edpt_stream_read_xfer+0x1d2>
 800a7a6:	2300      	movs	r3, #0
 800a7a8:	e0ab      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
    available = tu_fifo_remaining(&s->ff); // re-get available since fifo can be changed
 800a7aa:	683b      	ldr	r3, [r7, #0]
 800a7ac:	3308      	adds	r3, #8
 800a7ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return tu_ff_remaining_local(f->depth, f->wr_idx, f->rd_idx);
 800a7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7b2:	8899      	ldrh	r1, [r3, #4]
 800a7b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7b6:	891b      	ldrh	r3, [r3, #8]
 800a7b8:	b29a      	uxth	r2, r3
 800a7ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a7bc:	895b      	ldrh	r3, [r3, #10]
 800a7be:	b29b      	uxth	r3, r3
 800a7c0:	8579      	strh	r1, [r7, #42]	@ 0x2a
 800a7c2:	853a      	strh	r2, [r7, #40]	@ 0x28
 800a7c4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800a7c6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800a7c8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800a7ca:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a7cc:	847b      	strh	r3, [r7, #34]	@ 0x22
 800a7ce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800a7d0:	843b      	strh	r3, [r7, #32]
  if (wr_idx >= rd_idx) {
 800a7d2:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a7d4:	8c3b      	ldrh	r3, [r7, #32]
 800a7d6:	429a      	cmp	r2, r3
 800a7d8:	d304      	bcc.n	800a7e4 <tu_edpt_stream_read_xfer+0x20c>
    return (uint16_t)(wr_idx - rd_idx);
 800a7da:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800a7dc:	8c3b      	ldrh	r3, [r7, #32]
 800a7de:	1ad3      	subs	r3, r2, r3
 800a7e0:	b29b      	uxth	r3, r3
 800a7e2:	e008      	b.n	800a7f6 <tu_edpt_stream_read_xfer+0x21e>
    return (uint16_t)(2 * depth - (rd_idx - wr_idx));
 800a7e4:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800a7e6:	005b      	lsls	r3, r3, #1
 800a7e8:	b29a      	uxth	r2, r3
 800a7ea:	8c79      	ldrh	r1, [r7, #34]	@ 0x22
 800a7ec:	8c3b      	ldrh	r3, [r7, #32]
 800a7ee:	1acb      	subs	r3, r1, r3
 800a7f0:	b29b      	uxth	r3, r3
 800a7f2:	4413      	add	r3, r2
 800a7f4:	b29b      	uxth	r3, r3
  const uint16_t ovf_count = tu_ff_overflow_count(depth, wr_idx, rd_idx);
 800a7f6:	83fb      	strh	r3, [r7, #30]
  return (depth > ovf_count) ? (depth - ovf_count) : 0;
 800a7f8:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a7fa:	8bfb      	ldrh	r3, [r7, #30]
 800a7fc:	429a      	cmp	r2, r3
 800a7fe:	d904      	bls.n	800a80a <tu_edpt_stream_read_xfer+0x232>
 800a800:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a802:	8bfb      	ldrh	r3, [r7, #30]
 800a804:	1ad3      	subs	r3, r2, r3
 800a806:	b29b      	uxth	r3, r3
 800a808:	e000      	b.n	800a80c <tu_edpt_stream_read_xfer+0x234>
 800a80a:	2300      	movs	r3, #0
 800a80c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

    if (available >= mps) {
 800a810:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800a814:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a818:	429a      	cmp	r2, r3
 800a81a:	d35d      	bcc.n	800a8d8 <tu_edpt_stream_read_xfer+0x300>
      // multiple of packet size limit by ep bufsize
      uint16_t count = (uint16_t) (available & ~(mps - 1));
 800a81c:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800a820:	425b      	negs	r3, r3
 800a822:	b29b      	uxth	r3, r3
 800a824:	b21a      	sxth	r2, r3
 800a826:	f9b7 306c 	ldrsh.w	r3, [r7, #108]	@ 0x6c
 800a82a:	4013      	ands	r3, r2
 800a82c:	b21b      	sxth	r3, r3
 800a82e:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
      count = tu_min16(count, s->ep_bufsize);
 800a832:	683b      	ldr	r3, [r7, #0]
 800a834:	885a      	ldrh	r2, [r3, #2]
 800a836:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a83a:	82bb      	strh	r3, [r7, #20]
 800a83c:	4613      	mov	r3, r2
 800a83e:	827b      	strh	r3, [r7, #18]
TU_ATTR_ALWAYS_INLINE static inline uint32_t tu_bit_clear(uint32_t value, uint8_t pos) { return value & (~TU_BIT(pos)); }
TU_ATTR_ALWAYS_INLINE static inline bool     tu_bit_test (uint32_t value, uint8_t pos) { return (value & TU_BIT(pos)) ? true : false; }

//------------- Min -------------//
TU_ATTR_ALWAYS_INLINE static inline uint8_t  tu_min8  (uint8_t  x, uint8_t y ) { return (x < y) ? x : y; }
TU_ATTR_ALWAYS_INLINE static inline uint16_t tu_min16 (uint16_t x, uint16_t y) { return (x < y) ? x : y; }
 800a840:	8aba      	ldrh	r2, [r7, #20]
 800a842:	8a7b      	ldrh	r3, [r7, #18]
 800a844:	4293      	cmp	r3, r2
 800a846:	bf28      	it	cs
 800a848:	4613      	movcs	r3, r2
 800a84a:	b29b      	uxth	r3, r3
 800a84c:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800a850:	79fb      	ldrb	r3, [r7, #7]
 800a852:	777b      	strb	r3, [r7, #29]
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	61bb      	str	r3, [r7, #24]
 800a858:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a85c:	82fb      	strh	r3, [r7, #22]
  if (s->is_host) {
 800a85e:	69bb      	ldr	r3, [r7, #24]
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	f003 0301 	and.w	r3, r3, #1
 800a866:	b2db      	uxtb	r3, r3
 800a868:	2b00      	cmp	r3, #0
 800a86a:	d121      	bne.n	800a8b0 <tu_edpt_stream_read_xfer+0x2d8>
    if (s->ep_buf == NULL) {
 800a86c:	69bb      	ldr	r3, [r7, #24]
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	2b00      	cmp	r3, #0
 800a872:	d10c      	bne.n	800a88e <tu_edpt_stream_read_xfer+0x2b6>
      return usbd_edpt_xfer_fifo(hwid, s->ep_addr, &s->ff, count, false);
 800a874:	69bb      	ldr	r3, [r7, #24]
 800a876:	7859      	ldrb	r1, [r3, #1]
 800a878:	69bb      	ldr	r3, [r7, #24]
 800a87a:	f103 0208 	add.w	r2, r3, #8
 800a87e:	8afb      	ldrh	r3, [r7, #22]
 800a880:	7f78      	ldrb	r0, [r7, #29]
 800a882:	2400      	movs	r4, #0
 800a884:	9400      	str	r4, [sp, #0]
 800a886:	f7ff fa5d 	bl	8009d44 <usbd_edpt_xfer_fifo>
 800a88a:	4603      	mov	r3, r0
 800a88c:	e011      	b.n	800a8b2 <tu_edpt_stream_read_xfer+0x2da>
      return usbd_edpt_xfer(hwid, s->ep_addr, count ? s->ep_buf : NULL, count, false);
 800a88e:	69bb      	ldr	r3, [r7, #24]
 800a890:	7859      	ldrb	r1, [r3, #1]
 800a892:	8afb      	ldrh	r3, [r7, #22]
 800a894:	2b00      	cmp	r3, #0
 800a896:	d002      	beq.n	800a89e <tu_edpt_stream_read_xfer+0x2c6>
 800a898:	69bb      	ldr	r3, [r7, #24]
 800a89a:	685a      	ldr	r2, [r3, #4]
 800a89c:	e000      	b.n	800a8a0 <tu_edpt_stream_read_xfer+0x2c8>
 800a89e:	2200      	movs	r2, #0
 800a8a0:	8afb      	ldrh	r3, [r7, #22]
 800a8a2:	7f78      	ldrb	r0, [r7, #29]
 800a8a4:	2400      	movs	r4, #0
 800a8a6:	9400      	str	r4, [sp, #0]
 800a8a8:	f7ff f9d2 	bl	8009c50 <usbd_edpt_xfer>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	e000      	b.n	800a8b2 <tu_edpt_stream_read_xfer+0x2da>
  return false;
 800a8b0:	2300      	movs	r3, #0
      TU_ASSERT(stream_xfer(hwid, s, count), 0);
 800a8b2:	f083 0301 	eor.w	r3, r3, #1
 800a8b6:	b2db      	uxtb	r3, r3
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d00a      	beq.n	800a8d2 <tu_edpt_stream_read_xfer+0x2fa>
 800a8bc:	4b13      	ldr	r3, [pc, #76]	@ (800a90c <tu_edpt_stream_read_xfer+0x334>)
 800a8be:	667b      	str	r3, [r7, #100]	@ 0x64
 800a8c0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	f003 0301 	and.w	r3, r3, #1
 800a8c8:	2b00      	cmp	r3, #0
 800a8ca:	d000      	beq.n	800a8ce <tu_edpt_stream_read_xfer+0x2f6>
 800a8cc:	be00      	bkpt	0x0000
 800a8ce:	2300      	movs	r3, #0
 800a8d0:	e017      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
      return count;
 800a8d2:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800a8d6:	e014      	b.n	800a902 <tu_edpt_stream_read_xfer+0x32a>
 800a8d8:	79fb      	ldrb	r3, [r7, #7]
 800a8da:	747b      	strb	r3, [r7, #17]
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	60fb      	str	r3, [r7, #12]
  if (s->is_host) {
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	781b      	ldrb	r3, [r3, #0]
 800a8e4:	f003 0301 	and.w	r3, r3, #1
 800a8e8:	b2db      	uxtb	r3, r3
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d107      	bne.n	800a8fe <tu_edpt_stream_read_xfer+0x326>
    return usbd_edpt_release(hwid, s->ep_addr);
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	785a      	ldrb	r2, [r3, #1]
 800a8f2:	7c7b      	ldrb	r3, [r7, #17]
 800a8f4:	4611      	mov	r1, r2
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7ff f982 	bl	8009c00 <usbd_edpt_release>
 800a8fc:	e000      	b.n	800a900 <tu_edpt_stream_read_xfer+0x328>
  return false;
 800a8fe:	bf00      	nop
    } else {
      // Release endpoint since we don't make any transfer
      stream_release(hwid, s);
      return 0;
 800a900:	2300      	movs	r3, #0
    }
  }
}
 800a902:	4618      	mov	r0, r3
 800a904:	3774      	adds	r7, #116	@ 0x74
 800a906:	46bd      	mov	sp, r7
 800a908:	bd90      	pop	{r4, r7, pc}
 800a90a:	bf00      	nop
 800a90c:	e000edf0 	.word	0xe000edf0

0800a910 <tu_edpt_stream_read>:

uint32_t tu_edpt_stream_read(uint8_t hwid, tu_edpt_stream_t* s, void* buffer, uint32_t bufsize) {
 800a910:	b580      	push	{r7, lr}
 800a912:	b088      	sub	sp, #32
 800a914:	af00      	add	r7, sp, #0
 800a916:	60b9      	str	r1, [r7, #8]
 800a918:	607a      	str	r2, [r7, #4]
 800a91a:	603b      	str	r3, [r7, #0]
 800a91c:	4603      	mov	r3, r0
 800a91e:	73fb      	strb	r3, [r7, #15]
  const uint32_t num_read = tu_fifo_read_n(&s->ff, buffer, (uint16_t)bufsize);
 800a920:	68bb      	ldr	r3, [r7, #8]
 800a922:	3308      	adds	r3, #8
 800a924:	683a      	ldr	r2, [r7, #0]
 800a926:	b292      	uxth	r2, r2
 800a928:	61bb      	str	r3, [r7, #24]
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	617b      	str	r3, [r7, #20]
 800a92e:	4613      	mov	r3, r2
 800a930:	827b      	strh	r3, [r7, #18]
  return tu_fifo_read_n_access_mode(f, buffer, n, TU_FIFO_INC_ADDR_RW8);
 800a932:	8a7a      	ldrh	r2, [r7, #18]
 800a934:	2300      	movs	r3, #0
 800a936:	6979      	ldr	r1, [r7, #20]
 800a938:	69b8      	ldr	r0, [r7, #24]
 800a93a:	f7ff f844 	bl	80099c6 <tu_fifo_read_n_access_mode>
 800a93e:	4603      	mov	r3, r0
 800a940:	61fb      	str	r3, [r7, #28]
  tu_edpt_stream_read_xfer(hwid, s);
 800a942:	7bfb      	ldrb	r3, [r7, #15]
 800a944:	68b9      	ldr	r1, [r7, #8]
 800a946:	4618      	mov	r0, r3
 800a948:	f7ff fe46 	bl	800a5d8 <tu_edpt_stream_read_xfer>
  return num_read;
 800a94c:	69fb      	ldr	r3, [r7, #28]
}
 800a94e:	4618      	mov	r0, r3
 800a950:	3720      	adds	r7, #32
 800a952:	46bd      	mov	sp, r7
 800a954:	bd80      	pop	{r7, pc}

0800a956 <__cvt>:
 800a956:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a95a:	ec57 6b10 	vmov	r6, r7, d0
 800a95e:	2f00      	cmp	r7, #0
 800a960:	460c      	mov	r4, r1
 800a962:	4619      	mov	r1, r3
 800a964:	463b      	mov	r3, r7
 800a966:	bfbb      	ittet	lt
 800a968:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800a96c:	461f      	movlt	r7, r3
 800a96e:	2300      	movge	r3, #0
 800a970:	232d      	movlt	r3, #45	@ 0x2d
 800a972:	700b      	strb	r3, [r1, #0]
 800a974:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800a976:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800a97a:	4691      	mov	r9, r2
 800a97c:	f023 0820 	bic.w	r8, r3, #32
 800a980:	bfbc      	itt	lt
 800a982:	4632      	movlt	r2, r6
 800a984:	4616      	movlt	r6, r2
 800a986:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a98a:	d005      	beq.n	800a998 <__cvt+0x42>
 800a98c:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800a990:	d100      	bne.n	800a994 <__cvt+0x3e>
 800a992:	3401      	adds	r4, #1
 800a994:	2102      	movs	r1, #2
 800a996:	e000      	b.n	800a99a <__cvt+0x44>
 800a998:	2103      	movs	r1, #3
 800a99a:	ab03      	add	r3, sp, #12
 800a99c:	9301      	str	r3, [sp, #4]
 800a99e:	ab02      	add	r3, sp, #8
 800a9a0:	9300      	str	r3, [sp, #0]
 800a9a2:	ec47 6b10 	vmov	d0, r6, r7
 800a9a6:	4653      	mov	r3, sl
 800a9a8:	4622      	mov	r2, r4
 800a9aa:	f000 ff49 	bl	800b840 <_dtoa_r>
 800a9ae:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800a9b2:	4605      	mov	r5, r0
 800a9b4:	d119      	bne.n	800a9ea <__cvt+0x94>
 800a9b6:	f019 0f01 	tst.w	r9, #1
 800a9ba:	d00e      	beq.n	800a9da <__cvt+0x84>
 800a9bc:	eb00 0904 	add.w	r9, r0, r4
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	2300      	movs	r3, #0
 800a9c4:	4630      	mov	r0, r6
 800a9c6:	4639      	mov	r1, r7
 800a9c8:	f7f6 f886 	bl	8000ad8 <__aeabi_dcmpeq>
 800a9cc:	b108      	cbz	r0, 800a9d2 <__cvt+0x7c>
 800a9ce:	f8cd 900c 	str.w	r9, [sp, #12]
 800a9d2:	2230      	movs	r2, #48	@ 0x30
 800a9d4:	9b03      	ldr	r3, [sp, #12]
 800a9d6:	454b      	cmp	r3, r9
 800a9d8:	d31e      	bcc.n	800aa18 <__cvt+0xc2>
 800a9da:	9b03      	ldr	r3, [sp, #12]
 800a9dc:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800a9de:	1b5b      	subs	r3, r3, r5
 800a9e0:	4628      	mov	r0, r5
 800a9e2:	6013      	str	r3, [r2, #0]
 800a9e4:	b004      	add	sp, #16
 800a9e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a9ea:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800a9ee:	eb00 0904 	add.w	r9, r0, r4
 800a9f2:	d1e5      	bne.n	800a9c0 <__cvt+0x6a>
 800a9f4:	7803      	ldrb	r3, [r0, #0]
 800a9f6:	2b30      	cmp	r3, #48	@ 0x30
 800a9f8:	d10a      	bne.n	800aa10 <__cvt+0xba>
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	2300      	movs	r3, #0
 800a9fe:	4630      	mov	r0, r6
 800aa00:	4639      	mov	r1, r7
 800aa02:	f7f6 f869 	bl	8000ad8 <__aeabi_dcmpeq>
 800aa06:	b918      	cbnz	r0, 800aa10 <__cvt+0xba>
 800aa08:	f1c4 0401 	rsb	r4, r4, #1
 800aa0c:	f8ca 4000 	str.w	r4, [sl]
 800aa10:	f8da 3000 	ldr.w	r3, [sl]
 800aa14:	4499      	add	r9, r3
 800aa16:	e7d3      	b.n	800a9c0 <__cvt+0x6a>
 800aa18:	1c59      	adds	r1, r3, #1
 800aa1a:	9103      	str	r1, [sp, #12]
 800aa1c:	701a      	strb	r2, [r3, #0]
 800aa1e:	e7d9      	b.n	800a9d4 <__cvt+0x7e>

0800aa20 <__exponent>:
 800aa20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa22:	2900      	cmp	r1, #0
 800aa24:	bfba      	itte	lt
 800aa26:	4249      	neglt	r1, r1
 800aa28:	232d      	movlt	r3, #45	@ 0x2d
 800aa2a:	232b      	movge	r3, #43	@ 0x2b
 800aa2c:	2909      	cmp	r1, #9
 800aa2e:	7002      	strb	r2, [r0, #0]
 800aa30:	7043      	strb	r3, [r0, #1]
 800aa32:	dd29      	ble.n	800aa88 <__exponent+0x68>
 800aa34:	f10d 0307 	add.w	r3, sp, #7
 800aa38:	461d      	mov	r5, r3
 800aa3a:	270a      	movs	r7, #10
 800aa3c:	461a      	mov	r2, r3
 800aa3e:	fbb1 f6f7 	udiv	r6, r1, r7
 800aa42:	fb07 1416 	mls	r4, r7, r6, r1
 800aa46:	3430      	adds	r4, #48	@ 0x30
 800aa48:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aa4c:	460c      	mov	r4, r1
 800aa4e:	2c63      	cmp	r4, #99	@ 0x63
 800aa50:	f103 33ff 	add.w	r3, r3, #4294967295
 800aa54:	4631      	mov	r1, r6
 800aa56:	dcf1      	bgt.n	800aa3c <__exponent+0x1c>
 800aa58:	3130      	adds	r1, #48	@ 0x30
 800aa5a:	1e94      	subs	r4, r2, #2
 800aa5c:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aa60:	1c41      	adds	r1, r0, #1
 800aa62:	4623      	mov	r3, r4
 800aa64:	42ab      	cmp	r3, r5
 800aa66:	d30a      	bcc.n	800aa7e <__exponent+0x5e>
 800aa68:	f10d 0309 	add.w	r3, sp, #9
 800aa6c:	1a9b      	subs	r3, r3, r2
 800aa6e:	42ac      	cmp	r4, r5
 800aa70:	bf88      	it	hi
 800aa72:	2300      	movhi	r3, #0
 800aa74:	3302      	adds	r3, #2
 800aa76:	4403      	add	r3, r0
 800aa78:	1a18      	subs	r0, r3, r0
 800aa7a:	b003      	add	sp, #12
 800aa7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aa7e:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aa82:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aa86:	e7ed      	b.n	800aa64 <__exponent+0x44>
 800aa88:	2330      	movs	r3, #48	@ 0x30
 800aa8a:	3130      	adds	r1, #48	@ 0x30
 800aa8c:	7083      	strb	r3, [r0, #2]
 800aa8e:	70c1      	strb	r1, [r0, #3]
 800aa90:	1d03      	adds	r3, r0, #4
 800aa92:	e7f1      	b.n	800aa78 <__exponent+0x58>

0800aa94 <_printf_float>:
 800aa94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa98:	b08d      	sub	sp, #52	@ 0x34
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800aaa0:	4616      	mov	r6, r2
 800aaa2:	461f      	mov	r7, r3
 800aaa4:	4605      	mov	r5, r0
 800aaa6:	f000 fdbd 	bl	800b624 <_localeconv_r>
 800aaaa:	6803      	ldr	r3, [r0, #0]
 800aaac:	9304      	str	r3, [sp, #16]
 800aaae:	4618      	mov	r0, r3
 800aab0:	f7f5 fbe6 	bl	8000280 <strlen>
 800aab4:	2300      	movs	r3, #0
 800aab6:	930a      	str	r3, [sp, #40]	@ 0x28
 800aab8:	f8d8 3000 	ldr.w	r3, [r8]
 800aabc:	9005      	str	r0, [sp, #20]
 800aabe:	3307      	adds	r3, #7
 800aac0:	f023 0307 	bic.w	r3, r3, #7
 800aac4:	f103 0208 	add.w	r2, r3, #8
 800aac8:	f894 a018 	ldrb.w	sl, [r4, #24]
 800aacc:	f8d4 b000 	ldr.w	fp, [r4]
 800aad0:	f8c8 2000 	str.w	r2, [r8]
 800aad4:	e9d3 8900 	ldrd	r8, r9, [r3]
 800aad8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800aadc:	9307      	str	r3, [sp, #28]
 800aade:	f8cd 8018 	str.w	r8, [sp, #24]
 800aae2:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800aae6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aaea:	4b9c      	ldr	r3, [pc, #624]	@ (800ad5c <_printf_float+0x2c8>)
 800aaec:	f04f 32ff 	mov.w	r2, #4294967295
 800aaf0:	f7f6 f824 	bl	8000b3c <__aeabi_dcmpun>
 800aaf4:	bb70      	cbnz	r0, 800ab54 <_printf_float+0xc0>
 800aaf6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800aafa:	4b98      	ldr	r3, [pc, #608]	@ (800ad5c <_printf_float+0x2c8>)
 800aafc:	f04f 32ff 	mov.w	r2, #4294967295
 800ab00:	f7f5 fffe 	bl	8000b00 <__aeabi_dcmple>
 800ab04:	bb30      	cbnz	r0, 800ab54 <_printf_float+0xc0>
 800ab06:	2200      	movs	r2, #0
 800ab08:	2300      	movs	r3, #0
 800ab0a:	4640      	mov	r0, r8
 800ab0c:	4649      	mov	r1, r9
 800ab0e:	f7f5 ffed 	bl	8000aec <__aeabi_dcmplt>
 800ab12:	b110      	cbz	r0, 800ab1a <_printf_float+0x86>
 800ab14:	232d      	movs	r3, #45	@ 0x2d
 800ab16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ab1a:	4a91      	ldr	r2, [pc, #580]	@ (800ad60 <_printf_float+0x2cc>)
 800ab1c:	4b91      	ldr	r3, [pc, #580]	@ (800ad64 <_printf_float+0x2d0>)
 800ab1e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ab22:	bf8c      	ite	hi
 800ab24:	4690      	movhi	r8, r2
 800ab26:	4698      	movls	r8, r3
 800ab28:	2303      	movs	r3, #3
 800ab2a:	6123      	str	r3, [r4, #16]
 800ab2c:	f02b 0304 	bic.w	r3, fp, #4
 800ab30:	6023      	str	r3, [r4, #0]
 800ab32:	f04f 0900 	mov.w	r9, #0
 800ab36:	9700      	str	r7, [sp, #0]
 800ab38:	4633      	mov	r3, r6
 800ab3a:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ab3c:	4621      	mov	r1, r4
 800ab3e:	4628      	mov	r0, r5
 800ab40:	f000 f9d2 	bl	800aee8 <_printf_common>
 800ab44:	3001      	adds	r0, #1
 800ab46:	f040 808d 	bne.w	800ac64 <_printf_float+0x1d0>
 800ab4a:	f04f 30ff 	mov.w	r0, #4294967295
 800ab4e:	b00d      	add	sp, #52	@ 0x34
 800ab50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab54:	4642      	mov	r2, r8
 800ab56:	464b      	mov	r3, r9
 800ab58:	4640      	mov	r0, r8
 800ab5a:	4649      	mov	r1, r9
 800ab5c:	f7f5 ffee 	bl	8000b3c <__aeabi_dcmpun>
 800ab60:	b140      	cbz	r0, 800ab74 <_printf_float+0xe0>
 800ab62:	464b      	mov	r3, r9
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	bfbc      	itt	lt
 800ab68:	232d      	movlt	r3, #45	@ 0x2d
 800ab6a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ab6e:	4a7e      	ldr	r2, [pc, #504]	@ (800ad68 <_printf_float+0x2d4>)
 800ab70:	4b7e      	ldr	r3, [pc, #504]	@ (800ad6c <_printf_float+0x2d8>)
 800ab72:	e7d4      	b.n	800ab1e <_printf_float+0x8a>
 800ab74:	6863      	ldr	r3, [r4, #4]
 800ab76:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ab7a:	9206      	str	r2, [sp, #24]
 800ab7c:	1c5a      	adds	r2, r3, #1
 800ab7e:	d13b      	bne.n	800abf8 <_printf_float+0x164>
 800ab80:	2306      	movs	r3, #6
 800ab82:	6063      	str	r3, [r4, #4]
 800ab84:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ab88:	2300      	movs	r3, #0
 800ab8a:	6022      	str	r2, [r4, #0]
 800ab8c:	9303      	str	r3, [sp, #12]
 800ab8e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ab90:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ab94:	ab09      	add	r3, sp, #36	@ 0x24
 800ab96:	9300      	str	r3, [sp, #0]
 800ab98:	6861      	ldr	r1, [r4, #4]
 800ab9a:	ec49 8b10 	vmov	d0, r8, r9
 800ab9e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800aba2:	4628      	mov	r0, r5
 800aba4:	f7ff fed7 	bl	800a956 <__cvt>
 800aba8:	9b06      	ldr	r3, [sp, #24]
 800abaa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800abac:	2b47      	cmp	r3, #71	@ 0x47
 800abae:	4680      	mov	r8, r0
 800abb0:	d129      	bne.n	800ac06 <_printf_float+0x172>
 800abb2:	1cc8      	adds	r0, r1, #3
 800abb4:	db02      	blt.n	800abbc <_printf_float+0x128>
 800abb6:	6863      	ldr	r3, [r4, #4]
 800abb8:	4299      	cmp	r1, r3
 800abba:	dd41      	ble.n	800ac40 <_printf_float+0x1ac>
 800abbc:	f1aa 0a02 	sub.w	sl, sl, #2
 800abc0:	fa5f fa8a 	uxtb.w	sl, sl
 800abc4:	3901      	subs	r1, #1
 800abc6:	4652      	mov	r2, sl
 800abc8:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800abcc:	9109      	str	r1, [sp, #36]	@ 0x24
 800abce:	f7ff ff27 	bl	800aa20 <__exponent>
 800abd2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800abd4:	1813      	adds	r3, r2, r0
 800abd6:	2a01      	cmp	r2, #1
 800abd8:	4681      	mov	r9, r0
 800abda:	6123      	str	r3, [r4, #16]
 800abdc:	dc02      	bgt.n	800abe4 <_printf_float+0x150>
 800abde:	6822      	ldr	r2, [r4, #0]
 800abe0:	07d2      	lsls	r2, r2, #31
 800abe2:	d501      	bpl.n	800abe8 <_printf_float+0x154>
 800abe4:	3301      	adds	r3, #1
 800abe6:	6123      	str	r3, [r4, #16]
 800abe8:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800abec:	2b00      	cmp	r3, #0
 800abee:	d0a2      	beq.n	800ab36 <_printf_float+0xa2>
 800abf0:	232d      	movs	r3, #45	@ 0x2d
 800abf2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800abf6:	e79e      	b.n	800ab36 <_printf_float+0xa2>
 800abf8:	9a06      	ldr	r2, [sp, #24]
 800abfa:	2a47      	cmp	r2, #71	@ 0x47
 800abfc:	d1c2      	bne.n	800ab84 <_printf_float+0xf0>
 800abfe:	2b00      	cmp	r3, #0
 800ac00:	d1c0      	bne.n	800ab84 <_printf_float+0xf0>
 800ac02:	2301      	movs	r3, #1
 800ac04:	e7bd      	b.n	800ab82 <_printf_float+0xee>
 800ac06:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac0a:	d9db      	bls.n	800abc4 <_printf_float+0x130>
 800ac0c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ac10:	d118      	bne.n	800ac44 <_printf_float+0x1b0>
 800ac12:	2900      	cmp	r1, #0
 800ac14:	6863      	ldr	r3, [r4, #4]
 800ac16:	dd0b      	ble.n	800ac30 <_printf_float+0x19c>
 800ac18:	6121      	str	r1, [r4, #16]
 800ac1a:	b913      	cbnz	r3, 800ac22 <_printf_float+0x18e>
 800ac1c:	6822      	ldr	r2, [r4, #0]
 800ac1e:	07d0      	lsls	r0, r2, #31
 800ac20:	d502      	bpl.n	800ac28 <_printf_float+0x194>
 800ac22:	3301      	adds	r3, #1
 800ac24:	440b      	add	r3, r1
 800ac26:	6123      	str	r3, [r4, #16]
 800ac28:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ac2a:	f04f 0900 	mov.w	r9, #0
 800ac2e:	e7db      	b.n	800abe8 <_printf_float+0x154>
 800ac30:	b913      	cbnz	r3, 800ac38 <_printf_float+0x1a4>
 800ac32:	6822      	ldr	r2, [r4, #0]
 800ac34:	07d2      	lsls	r2, r2, #31
 800ac36:	d501      	bpl.n	800ac3c <_printf_float+0x1a8>
 800ac38:	3302      	adds	r3, #2
 800ac3a:	e7f4      	b.n	800ac26 <_printf_float+0x192>
 800ac3c:	2301      	movs	r3, #1
 800ac3e:	e7f2      	b.n	800ac26 <_printf_float+0x192>
 800ac40:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ac44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ac46:	4299      	cmp	r1, r3
 800ac48:	db05      	blt.n	800ac56 <_printf_float+0x1c2>
 800ac4a:	6823      	ldr	r3, [r4, #0]
 800ac4c:	6121      	str	r1, [r4, #16]
 800ac4e:	07d8      	lsls	r0, r3, #31
 800ac50:	d5ea      	bpl.n	800ac28 <_printf_float+0x194>
 800ac52:	1c4b      	adds	r3, r1, #1
 800ac54:	e7e7      	b.n	800ac26 <_printf_float+0x192>
 800ac56:	2900      	cmp	r1, #0
 800ac58:	bfd4      	ite	le
 800ac5a:	f1c1 0202 	rsble	r2, r1, #2
 800ac5e:	2201      	movgt	r2, #1
 800ac60:	4413      	add	r3, r2
 800ac62:	e7e0      	b.n	800ac26 <_printf_float+0x192>
 800ac64:	6823      	ldr	r3, [r4, #0]
 800ac66:	055a      	lsls	r2, r3, #21
 800ac68:	d407      	bmi.n	800ac7a <_printf_float+0x1e6>
 800ac6a:	6923      	ldr	r3, [r4, #16]
 800ac6c:	4642      	mov	r2, r8
 800ac6e:	4631      	mov	r1, r6
 800ac70:	4628      	mov	r0, r5
 800ac72:	47b8      	blx	r7
 800ac74:	3001      	adds	r0, #1
 800ac76:	d12b      	bne.n	800acd0 <_printf_float+0x23c>
 800ac78:	e767      	b.n	800ab4a <_printf_float+0xb6>
 800ac7a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ac7e:	f240 80dd 	bls.w	800ae3c <_printf_float+0x3a8>
 800ac82:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ac86:	2200      	movs	r2, #0
 800ac88:	2300      	movs	r3, #0
 800ac8a:	f7f5 ff25 	bl	8000ad8 <__aeabi_dcmpeq>
 800ac8e:	2800      	cmp	r0, #0
 800ac90:	d033      	beq.n	800acfa <_printf_float+0x266>
 800ac92:	4a37      	ldr	r2, [pc, #220]	@ (800ad70 <_printf_float+0x2dc>)
 800ac94:	2301      	movs	r3, #1
 800ac96:	4631      	mov	r1, r6
 800ac98:	4628      	mov	r0, r5
 800ac9a:	47b8      	blx	r7
 800ac9c:	3001      	adds	r0, #1
 800ac9e:	f43f af54 	beq.w	800ab4a <_printf_float+0xb6>
 800aca2:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aca6:	4543      	cmp	r3, r8
 800aca8:	db02      	blt.n	800acb0 <_printf_float+0x21c>
 800acaa:	6823      	ldr	r3, [r4, #0]
 800acac:	07d8      	lsls	r0, r3, #31
 800acae:	d50f      	bpl.n	800acd0 <_printf_float+0x23c>
 800acb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800acb4:	4631      	mov	r1, r6
 800acb6:	4628      	mov	r0, r5
 800acb8:	47b8      	blx	r7
 800acba:	3001      	adds	r0, #1
 800acbc:	f43f af45 	beq.w	800ab4a <_printf_float+0xb6>
 800acc0:	f04f 0900 	mov.w	r9, #0
 800acc4:	f108 38ff 	add.w	r8, r8, #4294967295
 800acc8:	f104 0a1a 	add.w	sl, r4, #26
 800accc:	45c8      	cmp	r8, r9
 800acce:	dc09      	bgt.n	800ace4 <_printf_float+0x250>
 800acd0:	6823      	ldr	r3, [r4, #0]
 800acd2:	079b      	lsls	r3, r3, #30
 800acd4:	f100 8103 	bmi.w	800aede <_printf_float+0x44a>
 800acd8:	68e0      	ldr	r0, [r4, #12]
 800acda:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800acdc:	4298      	cmp	r0, r3
 800acde:	bfb8      	it	lt
 800ace0:	4618      	movlt	r0, r3
 800ace2:	e734      	b.n	800ab4e <_printf_float+0xba>
 800ace4:	2301      	movs	r3, #1
 800ace6:	4652      	mov	r2, sl
 800ace8:	4631      	mov	r1, r6
 800acea:	4628      	mov	r0, r5
 800acec:	47b8      	blx	r7
 800acee:	3001      	adds	r0, #1
 800acf0:	f43f af2b 	beq.w	800ab4a <_printf_float+0xb6>
 800acf4:	f109 0901 	add.w	r9, r9, #1
 800acf8:	e7e8      	b.n	800accc <_printf_float+0x238>
 800acfa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	dc39      	bgt.n	800ad74 <_printf_float+0x2e0>
 800ad00:	4a1b      	ldr	r2, [pc, #108]	@ (800ad70 <_printf_float+0x2dc>)
 800ad02:	2301      	movs	r3, #1
 800ad04:	4631      	mov	r1, r6
 800ad06:	4628      	mov	r0, r5
 800ad08:	47b8      	blx	r7
 800ad0a:	3001      	adds	r0, #1
 800ad0c:	f43f af1d 	beq.w	800ab4a <_printf_float+0xb6>
 800ad10:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ad14:	ea59 0303 	orrs.w	r3, r9, r3
 800ad18:	d102      	bne.n	800ad20 <_printf_float+0x28c>
 800ad1a:	6823      	ldr	r3, [r4, #0]
 800ad1c:	07d9      	lsls	r1, r3, #31
 800ad1e:	d5d7      	bpl.n	800acd0 <_printf_float+0x23c>
 800ad20:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ad24:	4631      	mov	r1, r6
 800ad26:	4628      	mov	r0, r5
 800ad28:	47b8      	blx	r7
 800ad2a:	3001      	adds	r0, #1
 800ad2c:	f43f af0d 	beq.w	800ab4a <_printf_float+0xb6>
 800ad30:	f04f 0a00 	mov.w	sl, #0
 800ad34:	f104 0b1a 	add.w	fp, r4, #26
 800ad38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ad3a:	425b      	negs	r3, r3
 800ad3c:	4553      	cmp	r3, sl
 800ad3e:	dc01      	bgt.n	800ad44 <_printf_float+0x2b0>
 800ad40:	464b      	mov	r3, r9
 800ad42:	e793      	b.n	800ac6c <_printf_float+0x1d8>
 800ad44:	2301      	movs	r3, #1
 800ad46:	465a      	mov	r2, fp
 800ad48:	4631      	mov	r1, r6
 800ad4a:	4628      	mov	r0, r5
 800ad4c:	47b8      	blx	r7
 800ad4e:	3001      	adds	r0, #1
 800ad50:	f43f aefb 	beq.w	800ab4a <_printf_float+0xb6>
 800ad54:	f10a 0a01 	add.w	sl, sl, #1
 800ad58:	e7ee      	b.n	800ad38 <_printf_float+0x2a4>
 800ad5a:	bf00      	nop
 800ad5c:	7fefffff 	.word	0x7fefffff
 800ad60:	0800d428 	.word	0x0800d428
 800ad64:	0800d424 	.word	0x0800d424
 800ad68:	0800d430 	.word	0x0800d430
 800ad6c:	0800d42c 	.word	0x0800d42c
 800ad70:	0800d434 	.word	0x0800d434
 800ad74:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad76:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ad7a:	4553      	cmp	r3, sl
 800ad7c:	bfa8      	it	ge
 800ad7e:	4653      	movge	r3, sl
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	4699      	mov	r9, r3
 800ad84:	dc36      	bgt.n	800adf4 <_printf_float+0x360>
 800ad86:	f04f 0b00 	mov.w	fp, #0
 800ad8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ad8e:	f104 021a 	add.w	r2, r4, #26
 800ad92:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800ad94:	9306      	str	r3, [sp, #24]
 800ad96:	eba3 0309 	sub.w	r3, r3, r9
 800ad9a:	455b      	cmp	r3, fp
 800ad9c:	dc31      	bgt.n	800ae02 <_printf_float+0x36e>
 800ad9e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ada0:	459a      	cmp	sl, r3
 800ada2:	dc3a      	bgt.n	800ae1a <_printf_float+0x386>
 800ada4:	6823      	ldr	r3, [r4, #0]
 800ada6:	07da      	lsls	r2, r3, #31
 800ada8:	d437      	bmi.n	800ae1a <_printf_float+0x386>
 800adaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800adac:	ebaa 0903 	sub.w	r9, sl, r3
 800adb0:	9b06      	ldr	r3, [sp, #24]
 800adb2:	ebaa 0303 	sub.w	r3, sl, r3
 800adb6:	4599      	cmp	r9, r3
 800adb8:	bfa8      	it	ge
 800adba:	4699      	movge	r9, r3
 800adbc:	f1b9 0f00 	cmp.w	r9, #0
 800adc0:	dc33      	bgt.n	800ae2a <_printf_float+0x396>
 800adc2:	f04f 0800 	mov.w	r8, #0
 800adc6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800adca:	f104 0b1a 	add.w	fp, r4, #26
 800adce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800add0:	ebaa 0303 	sub.w	r3, sl, r3
 800add4:	eba3 0309 	sub.w	r3, r3, r9
 800add8:	4543      	cmp	r3, r8
 800adda:	f77f af79 	ble.w	800acd0 <_printf_float+0x23c>
 800adde:	2301      	movs	r3, #1
 800ade0:	465a      	mov	r2, fp
 800ade2:	4631      	mov	r1, r6
 800ade4:	4628      	mov	r0, r5
 800ade6:	47b8      	blx	r7
 800ade8:	3001      	adds	r0, #1
 800adea:	f43f aeae 	beq.w	800ab4a <_printf_float+0xb6>
 800adee:	f108 0801 	add.w	r8, r8, #1
 800adf2:	e7ec      	b.n	800adce <_printf_float+0x33a>
 800adf4:	4642      	mov	r2, r8
 800adf6:	4631      	mov	r1, r6
 800adf8:	4628      	mov	r0, r5
 800adfa:	47b8      	blx	r7
 800adfc:	3001      	adds	r0, #1
 800adfe:	d1c2      	bne.n	800ad86 <_printf_float+0x2f2>
 800ae00:	e6a3      	b.n	800ab4a <_printf_float+0xb6>
 800ae02:	2301      	movs	r3, #1
 800ae04:	4631      	mov	r1, r6
 800ae06:	4628      	mov	r0, r5
 800ae08:	9206      	str	r2, [sp, #24]
 800ae0a:	47b8      	blx	r7
 800ae0c:	3001      	adds	r0, #1
 800ae0e:	f43f ae9c 	beq.w	800ab4a <_printf_float+0xb6>
 800ae12:	9a06      	ldr	r2, [sp, #24]
 800ae14:	f10b 0b01 	add.w	fp, fp, #1
 800ae18:	e7bb      	b.n	800ad92 <_printf_float+0x2fe>
 800ae1a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae1e:	4631      	mov	r1, r6
 800ae20:	4628      	mov	r0, r5
 800ae22:	47b8      	blx	r7
 800ae24:	3001      	adds	r0, #1
 800ae26:	d1c0      	bne.n	800adaa <_printf_float+0x316>
 800ae28:	e68f      	b.n	800ab4a <_printf_float+0xb6>
 800ae2a:	9a06      	ldr	r2, [sp, #24]
 800ae2c:	464b      	mov	r3, r9
 800ae2e:	4442      	add	r2, r8
 800ae30:	4631      	mov	r1, r6
 800ae32:	4628      	mov	r0, r5
 800ae34:	47b8      	blx	r7
 800ae36:	3001      	adds	r0, #1
 800ae38:	d1c3      	bne.n	800adc2 <_printf_float+0x32e>
 800ae3a:	e686      	b.n	800ab4a <_printf_float+0xb6>
 800ae3c:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ae40:	f1ba 0f01 	cmp.w	sl, #1
 800ae44:	dc01      	bgt.n	800ae4a <_printf_float+0x3b6>
 800ae46:	07db      	lsls	r3, r3, #31
 800ae48:	d536      	bpl.n	800aeb8 <_printf_float+0x424>
 800ae4a:	2301      	movs	r3, #1
 800ae4c:	4642      	mov	r2, r8
 800ae4e:	4631      	mov	r1, r6
 800ae50:	4628      	mov	r0, r5
 800ae52:	47b8      	blx	r7
 800ae54:	3001      	adds	r0, #1
 800ae56:	f43f ae78 	beq.w	800ab4a <_printf_float+0xb6>
 800ae5a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ae5e:	4631      	mov	r1, r6
 800ae60:	4628      	mov	r0, r5
 800ae62:	47b8      	blx	r7
 800ae64:	3001      	adds	r0, #1
 800ae66:	f43f ae70 	beq.w	800ab4a <_printf_float+0xb6>
 800ae6a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ae6e:	2200      	movs	r2, #0
 800ae70:	2300      	movs	r3, #0
 800ae72:	f10a 3aff 	add.w	sl, sl, #4294967295
 800ae76:	f7f5 fe2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800ae7a:	b9c0      	cbnz	r0, 800aeae <_printf_float+0x41a>
 800ae7c:	4653      	mov	r3, sl
 800ae7e:	f108 0201 	add.w	r2, r8, #1
 800ae82:	4631      	mov	r1, r6
 800ae84:	4628      	mov	r0, r5
 800ae86:	47b8      	blx	r7
 800ae88:	3001      	adds	r0, #1
 800ae8a:	d10c      	bne.n	800aea6 <_printf_float+0x412>
 800ae8c:	e65d      	b.n	800ab4a <_printf_float+0xb6>
 800ae8e:	2301      	movs	r3, #1
 800ae90:	465a      	mov	r2, fp
 800ae92:	4631      	mov	r1, r6
 800ae94:	4628      	mov	r0, r5
 800ae96:	47b8      	blx	r7
 800ae98:	3001      	adds	r0, #1
 800ae9a:	f43f ae56 	beq.w	800ab4a <_printf_float+0xb6>
 800ae9e:	f108 0801 	add.w	r8, r8, #1
 800aea2:	45d0      	cmp	r8, sl
 800aea4:	dbf3      	blt.n	800ae8e <_printf_float+0x3fa>
 800aea6:	464b      	mov	r3, r9
 800aea8:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800aeac:	e6df      	b.n	800ac6e <_printf_float+0x1da>
 800aeae:	f04f 0800 	mov.w	r8, #0
 800aeb2:	f104 0b1a 	add.w	fp, r4, #26
 800aeb6:	e7f4      	b.n	800aea2 <_printf_float+0x40e>
 800aeb8:	2301      	movs	r3, #1
 800aeba:	4642      	mov	r2, r8
 800aebc:	e7e1      	b.n	800ae82 <_printf_float+0x3ee>
 800aebe:	2301      	movs	r3, #1
 800aec0:	464a      	mov	r2, r9
 800aec2:	4631      	mov	r1, r6
 800aec4:	4628      	mov	r0, r5
 800aec6:	47b8      	blx	r7
 800aec8:	3001      	adds	r0, #1
 800aeca:	f43f ae3e 	beq.w	800ab4a <_printf_float+0xb6>
 800aece:	f108 0801 	add.w	r8, r8, #1
 800aed2:	68e3      	ldr	r3, [r4, #12]
 800aed4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800aed6:	1a5b      	subs	r3, r3, r1
 800aed8:	4543      	cmp	r3, r8
 800aeda:	dcf0      	bgt.n	800aebe <_printf_float+0x42a>
 800aedc:	e6fc      	b.n	800acd8 <_printf_float+0x244>
 800aede:	f04f 0800 	mov.w	r8, #0
 800aee2:	f104 0919 	add.w	r9, r4, #25
 800aee6:	e7f4      	b.n	800aed2 <_printf_float+0x43e>

0800aee8 <_printf_common>:
 800aee8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeec:	4616      	mov	r6, r2
 800aeee:	4698      	mov	r8, r3
 800aef0:	688a      	ldr	r2, [r1, #8]
 800aef2:	690b      	ldr	r3, [r1, #16]
 800aef4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800aef8:	4293      	cmp	r3, r2
 800aefa:	bfb8      	it	lt
 800aefc:	4613      	movlt	r3, r2
 800aefe:	6033      	str	r3, [r6, #0]
 800af00:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800af04:	4607      	mov	r7, r0
 800af06:	460c      	mov	r4, r1
 800af08:	b10a      	cbz	r2, 800af0e <_printf_common+0x26>
 800af0a:	3301      	adds	r3, #1
 800af0c:	6033      	str	r3, [r6, #0]
 800af0e:	6823      	ldr	r3, [r4, #0]
 800af10:	0699      	lsls	r1, r3, #26
 800af12:	bf42      	ittt	mi
 800af14:	6833      	ldrmi	r3, [r6, #0]
 800af16:	3302      	addmi	r3, #2
 800af18:	6033      	strmi	r3, [r6, #0]
 800af1a:	6825      	ldr	r5, [r4, #0]
 800af1c:	f015 0506 	ands.w	r5, r5, #6
 800af20:	d106      	bne.n	800af30 <_printf_common+0x48>
 800af22:	f104 0a19 	add.w	sl, r4, #25
 800af26:	68e3      	ldr	r3, [r4, #12]
 800af28:	6832      	ldr	r2, [r6, #0]
 800af2a:	1a9b      	subs	r3, r3, r2
 800af2c:	42ab      	cmp	r3, r5
 800af2e:	dc26      	bgt.n	800af7e <_printf_common+0x96>
 800af30:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800af34:	6822      	ldr	r2, [r4, #0]
 800af36:	3b00      	subs	r3, #0
 800af38:	bf18      	it	ne
 800af3a:	2301      	movne	r3, #1
 800af3c:	0692      	lsls	r2, r2, #26
 800af3e:	d42b      	bmi.n	800af98 <_printf_common+0xb0>
 800af40:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800af44:	4641      	mov	r1, r8
 800af46:	4638      	mov	r0, r7
 800af48:	47c8      	blx	r9
 800af4a:	3001      	adds	r0, #1
 800af4c:	d01e      	beq.n	800af8c <_printf_common+0xa4>
 800af4e:	6823      	ldr	r3, [r4, #0]
 800af50:	6922      	ldr	r2, [r4, #16]
 800af52:	f003 0306 	and.w	r3, r3, #6
 800af56:	2b04      	cmp	r3, #4
 800af58:	bf02      	ittt	eq
 800af5a:	68e5      	ldreq	r5, [r4, #12]
 800af5c:	6833      	ldreq	r3, [r6, #0]
 800af5e:	1aed      	subeq	r5, r5, r3
 800af60:	68a3      	ldr	r3, [r4, #8]
 800af62:	bf0c      	ite	eq
 800af64:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800af68:	2500      	movne	r5, #0
 800af6a:	4293      	cmp	r3, r2
 800af6c:	bfc4      	itt	gt
 800af6e:	1a9b      	subgt	r3, r3, r2
 800af70:	18ed      	addgt	r5, r5, r3
 800af72:	2600      	movs	r6, #0
 800af74:	341a      	adds	r4, #26
 800af76:	42b5      	cmp	r5, r6
 800af78:	d11a      	bne.n	800afb0 <_printf_common+0xc8>
 800af7a:	2000      	movs	r0, #0
 800af7c:	e008      	b.n	800af90 <_printf_common+0xa8>
 800af7e:	2301      	movs	r3, #1
 800af80:	4652      	mov	r2, sl
 800af82:	4641      	mov	r1, r8
 800af84:	4638      	mov	r0, r7
 800af86:	47c8      	blx	r9
 800af88:	3001      	adds	r0, #1
 800af8a:	d103      	bne.n	800af94 <_printf_common+0xac>
 800af8c:	f04f 30ff 	mov.w	r0, #4294967295
 800af90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af94:	3501      	adds	r5, #1
 800af96:	e7c6      	b.n	800af26 <_printf_common+0x3e>
 800af98:	18e1      	adds	r1, r4, r3
 800af9a:	1c5a      	adds	r2, r3, #1
 800af9c:	2030      	movs	r0, #48	@ 0x30
 800af9e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800afa2:	4422      	add	r2, r4
 800afa4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800afa8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800afac:	3302      	adds	r3, #2
 800afae:	e7c7      	b.n	800af40 <_printf_common+0x58>
 800afb0:	2301      	movs	r3, #1
 800afb2:	4622      	mov	r2, r4
 800afb4:	4641      	mov	r1, r8
 800afb6:	4638      	mov	r0, r7
 800afb8:	47c8      	blx	r9
 800afba:	3001      	adds	r0, #1
 800afbc:	d0e6      	beq.n	800af8c <_printf_common+0xa4>
 800afbe:	3601      	adds	r6, #1
 800afc0:	e7d9      	b.n	800af76 <_printf_common+0x8e>
	...

0800afc4 <_printf_i>:
 800afc4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800afc8:	7e0f      	ldrb	r7, [r1, #24]
 800afca:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800afcc:	2f78      	cmp	r7, #120	@ 0x78
 800afce:	4691      	mov	r9, r2
 800afd0:	4680      	mov	r8, r0
 800afd2:	460c      	mov	r4, r1
 800afd4:	469a      	mov	sl, r3
 800afd6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800afda:	d807      	bhi.n	800afec <_printf_i+0x28>
 800afdc:	2f62      	cmp	r7, #98	@ 0x62
 800afde:	d80a      	bhi.n	800aff6 <_printf_i+0x32>
 800afe0:	2f00      	cmp	r7, #0
 800afe2:	f000 80d1 	beq.w	800b188 <_printf_i+0x1c4>
 800afe6:	2f58      	cmp	r7, #88	@ 0x58
 800afe8:	f000 80b8 	beq.w	800b15c <_printf_i+0x198>
 800afec:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800aff0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800aff4:	e03a      	b.n	800b06c <_printf_i+0xa8>
 800aff6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800affa:	2b15      	cmp	r3, #21
 800affc:	d8f6      	bhi.n	800afec <_printf_i+0x28>
 800affe:	a101      	add	r1, pc, #4	@ (adr r1, 800b004 <_printf_i+0x40>)
 800b000:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b004:	0800b05d 	.word	0x0800b05d
 800b008:	0800b071 	.word	0x0800b071
 800b00c:	0800afed 	.word	0x0800afed
 800b010:	0800afed 	.word	0x0800afed
 800b014:	0800afed 	.word	0x0800afed
 800b018:	0800afed 	.word	0x0800afed
 800b01c:	0800b071 	.word	0x0800b071
 800b020:	0800afed 	.word	0x0800afed
 800b024:	0800afed 	.word	0x0800afed
 800b028:	0800afed 	.word	0x0800afed
 800b02c:	0800afed 	.word	0x0800afed
 800b030:	0800b16f 	.word	0x0800b16f
 800b034:	0800b09b 	.word	0x0800b09b
 800b038:	0800b129 	.word	0x0800b129
 800b03c:	0800afed 	.word	0x0800afed
 800b040:	0800afed 	.word	0x0800afed
 800b044:	0800b191 	.word	0x0800b191
 800b048:	0800afed 	.word	0x0800afed
 800b04c:	0800b09b 	.word	0x0800b09b
 800b050:	0800afed 	.word	0x0800afed
 800b054:	0800afed 	.word	0x0800afed
 800b058:	0800b131 	.word	0x0800b131
 800b05c:	6833      	ldr	r3, [r6, #0]
 800b05e:	1d1a      	adds	r2, r3, #4
 800b060:	681b      	ldr	r3, [r3, #0]
 800b062:	6032      	str	r2, [r6, #0]
 800b064:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b068:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b06c:	2301      	movs	r3, #1
 800b06e:	e09c      	b.n	800b1aa <_printf_i+0x1e6>
 800b070:	6833      	ldr	r3, [r6, #0]
 800b072:	6820      	ldr	r0, [r4, #0]
 800b074:	1d19      	adds	r1, r3, #4
 800b076:	6031      	str	r1, [r6, #0]
 800b078:	0606      	lsls	r6, r0, #24
 800b07a:	d501      	bpl.n	800b080 <_printf_i+0xbc>
 800b07c:	681d      	ldr	r5, [r3, #0]
 800b07e:	e003      	b.n	800b088 <_printf_i+0xc4>
 800b080:	0645      	lsls	r5, r0, #25
 800b082:	d5fb      	bpl.n	800b07c <_printf_i+0xb8>
 800b084:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b088:	2d00      	cmp	r5, #0
 800b08a:	da03      	bge.n	800b094 <_printf_i+0xd0>
 800b08c:	232d      	movs	r3, #45	@ 0x2d
 800b08e:	426d      	negs	r5, r5
 800b090:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b094:	4858      	ldr	r0, [pc, #352]	@ (800b1f8 <_printf_i+0x234>)
 800b096:	230a      	movs	r3, #10
 800b098:	e011      	b.n	800b0be <_printf_i+0xfa>
 800b09a:	6821      	ldr	r1, [r4, #0]
 800b09c:	6833      	ldr	r3, [r6, #0]
 800b09e:	0608      	lsls	r0, r1, #24
 800b0a0:	f853 5b04 	ldr.w	r5, [r3], #4
 800b0a4:	d402      	bmi.n	800b0ac <_printf_i+0xe8>
 800b0a6:	0649      	lsls	r1, r1, #25
 800b0a8:	bf48      	it	mi
 800b0aa:	b2ad      	uxthmi	r5, r5
 800b0ac:	2f6f      	cmp	r7, #111	@ 0x6f
 800b0ae:	4852      	ldr	r0, [pc, #328]	@ (800b1f8 <_printf_i+0x234>)
 800b0b0:	6033      	str	r3, [r6, #0]
 800b0b2:	bf14      	ite	ne
 800b0b4:	230a      	movne	r3, #10
 800b0b6:	2308      	moveq	r3, #8
 800b0b8:	2100      	movs	r1, #0
 800b0ba:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b0be:	6866      	ldr	r6, [r4, #4]
 800b0c0:	60a6      	str	r6, [r4, #8]
 800b0c2:	2e00      	cmp	r6, #0
 800b0c4:	db05      	blt.n	800b0d2 <_printf_i+0x10e>
 800b0c6:	6821      	ldr	r1, [r4, #0]
 800b0c8:	432e      	orrs	r6, r5
 800b0ca:	f021 0104 	bic.w	r1, r1, #4
 800b0ce:	6021      	str	r1, [r4, #0]
 800b0d0:	d04b      	beq.n	800b16a <_printf_i+0x1a6>
 800b0d2:	4616      	mov	r6, r2
 800b0d4:	fbb5 f1f3 	udiv	r1, r5, r3
 800b0d8:	fb03 5711 	mls	r7, r3, r1, r5
 800b0dc:	5dc7      	ldrb	r7, [r0, r7]
 800b0de:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b0e2:	462f      	mov	r7, r5
 800b0e4:	42bb      	cmp	r3, r7
 800b0e6:	460d      	mov	r5, r1
 800b0e8:	d9f4      	bls.n	800b0d4 <_printf_i+0x110>
 800b0ea:	2b08      	cmp	r3, #8
 800b0ec:	d10b      	bne.n	800b106 <_printf_i+0x142>
 800b0ee:	6823      	ldr	r3, [r4, #0]
 800b0f0:	07df      	lsls	r7, r3, #31
 800b0f2:	d508      	bpl.n	800b106 <_printf_i+0x142>
 800b0f4:	6923      	ldr	r3, [r4, #16]
 800b0f6:	6861      	ldr	r1, [r4, #4]
 800b0f8:	4299      	cmp	r1, r3
 800b0fa:	bfde      	ittt	le
 800b0fc:	2330      	movle	r3, #48	@ 0x30
 800b0fe:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b102:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b106:	1b92      	subs	r2, r2, r6
 800b108:	6122      	str	r2, [r4, #16]
 800b10a:	f8cd a000 	str.w	sl, [sp]
 800b10e:	464b      	mov	r3, r9
 800b110:	aa03      	add	r2, sp, #12
 800b112:	4621      	mov	r1, r4
 800b114:	4640      	mov	r0, r8
 800b116:	f7ff fee7 	bl	800aee8 <_printf_common>
 800b11a:	3001      	adds	r0, #1
 800b11c:	d14a      	bne.n	800b1b4 <_printf_i+0x1f0>
 800b11e:	f04f 30ff 	mov.w	r0, #4294967295
 800b122:	b004      	add	sp, #16
 800b124:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b128:	6823      	ldr	r3, [r4, #0]
 800b12a:	f043 0320 	orr.w	r3, r3, #32
 800b12e:	6023      	str	r3, [r4, #0]
 800b130:	4832      	ldr	r0, [pc, #200]	@ (800b1fc <_printf_i+0x238>)
 800b132:	2778      	movs	r7, #120	@ 0x78
 800b134:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b138:	6823      	ldr	r3, [r4, #0]
 800b13a:	6831      	ldr	r1, [r6, #0]
 800b13c:	061f      	lsls	r7, r3, #24
 800b13e:	f851 5b04 	ldr.w	r5, [r1], #4
 800b142:	d402      	bmi.n	800b14a <_printf_i+0x186>
 800b144:	065f      	lsls	r7, r3, #25
 800b146:	bf48      	it	mi
 800b148:	b2ad      	uxthmi	r5, r5
 800b14a:	6031      	str	r1, [r6, #0]
 800b14c:	07d9      	lsls	r1, r3, #31
 800b14e:	bf44      	itt	mi
 800b150:	f043 0320 	orrmi.w	r3, r3, #32
 800b154:	6023      	strmi	r3, [r4, #0]
 800b156:	b11d      	cbz	r5, 800b160 <_printf_i+0x19c>
 800b158:	2310      	movs	r3, #16
 800b15a:	e7ad      	b.n	800b0b8 <_printf_i+0xf4>
 800b15c:	4826      	ldr	r0, [pc, #152]	@ (800b1f8 <_printf_i+0x234>)
 800b15e:	e7e9      	b.n	800b134 <_printf_i+0x170>
 800b160:	6823      	ldr	r3, [r4, #0]
 800b162:	f023 0320 	bic.w	r3, r3, #32
 800b166:	6023      	str	r3, [r4, #0]
 800b168:	e7f6      	b.n	800b158 <_printf_i+0x194>
 800b16a:	4616      	mov	r6, r2
 800b16c:	e7bd      	b.n	800b0ea <_printf_i+0x126>
 800b16e:	6833      	ldr	r3, [r6, #0]
 800b170:	6825      	ldr	r5, [r4, #0]
 800b172:	6961      	ldr	r1, [r4, #20]
 800b174:	1d18      	adds	r0, r3, #4
 800b176:	6030      	str	r0, [r6, #0]
 800b178:	062e      	lsls	r6, r5, #24
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	d501      	bpl.n	800b182 <_printf_i+0x1be>
 800b17e:	6019      	str	r1, [r3, #0]
 800b180:	e002      	b.n	800b188 <_printf_i+0x1c4>
 800b182:	0668      	lsls	r0, r5, #25
 800b184:	d5fb      	bpl.n	800b17e <_printf_i+0x1ba>
 800b186:	8019      	strh	r1, [r3, #0]
 800b188:	2300      	movs	r3, #0
 800b18a:	6123      	str	r3, [r4, #16]
 800b18c:	4616      	mov	r6, r2
 800b18e:	e7bc      	b.n	800b10a <_printf_i+0x146>
 800b190:	6833      	ldr	r3, [r6, #0]
 800b192:	1d1a      	adds	r2, r3, #4
 800b194:	6032      	str	r2, [r6, #0]
 800b196:	681e      	ldr	r6, [r3, #0]
 800b198:	6862      	ldr	r2, [r4, #4]
 800b19a:	2100      	movs	r1, #0
 800b19c:	4630      	mov	r0, r6
 800b19e:	f7f5 f81f 	bl	80001e0 <memchr>
 800b1a2:	b108      	cbz	r0, 800b1a8 <_printf_i+0x1e4>
 800b1a4:	1b80      	subs	r0, r0, r6
 800b1a6:	6060      	str	r0, [r4, #4]
 800b1a8:	6863      	ldr	r3, [r4, #4]
 800b1aa:	6123      	str	r3, [r4, #16]
 800b1ac:	2300      	movs	r3, #0
 800b1ae:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b1b2:	e7aa      	b.n	800b10a <_printf_i+0x146>
 800b1b4:	6923      	ldr	r3, [r4, #16]
 800b1b6:	4632      	mov	r2, r6
 800b1b8:	4649      	mov	r1, r9
 800b1ba:	4640      	mov	r0, r8
 800b1bc:	47d0      	blx	sl
 800b1be:	3001      	adds	r0, #1
 800b1c0:	d0ad      	beq.n	800b11e <_printf_i+0x15a>
 800b1c2:	6823      	ldr	r3, [r4, #0]
 800b1c4:	079b      	lsls	r3, r3, #30
 800b1c6:	d413      	bmi.n	800b1f0 <_printf_i+0x22c>
 800b1c8:	68e0      	ldr	r0, [r4, #12]
 800b1ca:	9b03      	ldr	r3, [sp, #12]
 800b1cc:	4298      	cmp	r0, r3
 800b1ce:	bfb8      	it	lt
 800b1d0:	4618      	movlt	r0, r3
 800b1d2:	e7a6      	b.n	800b122 <_printf_i+0x15e>
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	4632      	mov	r2, r6
 800b1d8:	4649      	mov	r1, r9
 800b1da:	4640      	mov	r0, r8
 800b1dc:	47d0      	blx	sl
 800b1de:	3001      	adds	r0, #1
 800b1e0:	d09d      	beq.n	800b11e <_printf_i+0x15a>
 800b1e2:	3501      	adds	r5, #1
 800b1e4:	68e3      	ldr	r3, [r4, #12]
 800b1e6:	9903      	ldr	r1, [sp, #12]
 800b1e8:	1a5b      	subs	r3, r3, r1
 800b1ea:	42ab      	cmp	r3, r5
 800b1ec:	dcf2      	bgt.n	800b1d4 <_printf_i+0x210>
 800b1ee:	e7eb      	b.n	800b1c8 <_printf_i+0x204>
 800b1f0:	2500      	movs	r5, #0
 800b1f2:	f104 0619 	add.w	r6, r4, #25
 800b1f6:	e7f5      	b.n	800b1e4 <_printf_i+0x220>
 800b1f8:	0800d436 	.word	0x0800d436
 800b1fc:	0800d447 	.word	0x0800d447

0800b200 <std>:
 800b200:	2300      	movs	r3, #0
 800b202:	b510      	push	{r4, lr}
 800b204:	4604      	mov	r4, r0
 800b206:	e9c0 3300 	strd	r3, r3, [r0]
 800b20a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b20e:	6083      	str	r3, [r0, #8]
 800b210:	8181      	strh	r1, [r0, #12]
 800b212:	6643      	str	r3, [r0, #100]	@ 0x64
 800b214:	81c2      	strh	r2, [r0, #14]
 800b216:	6183      	str	r3, [r0, #24]
 800b218:	4619      	mov	r1, r3
 800b21a:	2208      	movs	r2, #8
 800b21c:	305c      	adds	r0, #92	@ 0x5c
 800b21e:	f000 f9f9 	bl	800b614 <memset>
 800b222:	4b0d      	ldr	r3, [pc, #52]	@ (800b258 <std+0x58>)
 800b224:	6263      	str	r3, [r4, #36]	@ 0x24
 800b226:	4b0d      	ldr	r3, [pc, #52]	@ (800b25c <std+0x5c>)
 800b228:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b22a:	4b0d      	ldr	r3, [pc, #52]	@ (800b260 <std+0x60>)
 800b22c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b22e:	4b0d      	ldr	r3, [pc, #52]	@ (800b264 <std+0x64>)
 800b230:	6323      	str	r3, [r4, #48]	@ 0x30
 800b232:	4b0d      	ldr	r3, [pc, #52]	@ (800b268 <std+0x68>)
 800b234:	6224      	str	r4, [r4, #32]
 800b236:	429c      	cmp	r4, r3
 800b238:	d006      	beq.n	800b248 <std+0x48>
 800b23a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b23e:	4294      	cmp	r4, r2
 800b240:	d002      	beq.n	800b248 <std+0x48>
 800b242:	33d0      	adds	r3, #208	@ 0xd0
 800b244:	429c      	cmp	r4, r3
 800b246:	d105      	bne.n	800b254 <std+0x54>
 800b248:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b24c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b250:	f000 ba5c 	b.w	800b70c <__retarget_lock_init_recursive>
 800b254:	bd10      	pop	{r4, pc}
 800b256:	bf00      	nop
 800b258:	0800b465 	.word	0x0800b465
 800b25c:	0800b487 	.word	0x0800b487
 800b260:	0800b4bf 	.word	0x0800b4bf
 800b264:	0800b4e3 	.word	0x0800b4e3
 800b268:	20008d38 	.word	0x20008d38

0800b26c <stdio_exit_handler>:
 800b26c:	4a02      	ldr	r2, [pc, #8]	@ (800b278 <stdio_exit_handler+0xc>)
 800b26e:	4903      	ldr	r1, [pc, #12]	@ (800b27c <stdio_exit_handler+0x10>)
 800b270:	4803      	ldr	r0, [pc, #12]	@ (800b280 <stdio_exit_handler+0x14>)
 800b272:	f000 b869 	b.w	800b348 <_fwalk_sglue>
 800b276:	bf00      	nop
 800b278:	20000018 	.word	0x20000018
 800b27c:	0800d061 	.word	0x0800d061
 800b280:	20000028 	.word	0x20000028

0800b284 <cleanup_stdio>:
 800b284:	6841      	ldr	r1, [r0, #4]
 800b286:	4b0c      	ldr	r3, [pc, #48]	@ (800b2b8 <cleanup_stdio+0x34>)
 800b288:	4299      	cmp	r1, r3
 800b28a:	b510      	push	{r4, lr}
 800b28c:	4604      	mov	r4, r0
 800b28e:	d001      	beq.n	800b294 <cleanup_stdio+0x10>
 800b290:	f001 fee6 	bl	800d060 <_fflush_r>
 800b294:	68a1      	ldr	r1, [r4, #8]
 800b296:	4b09      	ldr	r3, [pc, #36]	@ (800b2bc <cleanup_stdio+0x38>)
 800b298:	4299      	cmp	r1, r3
 800b29a:	d002      	beq.n	800b2a2 <cleanup_stdio+0x1e>
 800b29c:	4620      	mov	r0, r4
 800b29e:	f001 fedf 	bl	800d060 <_fflush_r>
 800b2a2:	68e1      	ldr	r1, [r4, #12]
 800b2a4:	4b06      	ldr	r3, [pc, #24]	@ (800b2c0 <cleanup_stdio+0x3c>)
 800b2a6:	4299      	cmp	r1, r3
 800b2a8:	d004      	beq.n	800b2b4 <cleanup_stdio+0x30>
 800b2aa:	4620      	mov	r0, r4
 800b2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2b0:	f001 bed6 	b.w	800d060 <_fflush_r>
 800b2b4:	bd10      	pop	{r4, pc}
 800b2b6:	bf00      	nop
 800b2b8:	20008d38 	.word	0x20008d38
 800b2bc:	20008da0 	.word	0x20008da0
 800b2c0:	20008e08 	.word	0x20008e08

0800b2c4 <global_stdio_init.part.0>:
 800b2c4:	b510      	push	{r4, lr}
 800b2c6:	4b0b      	ldr	r3, [pc, #44]	@ (800b2f4 <global_stdio_init.part.0+0x30>)
 800b2c8:	4c0b      	ldr	r4, [pc, #44]	@ (800b2f8 <global_stdio_init.part.0+0x34>)
 800b2ca:	4a0c      	ldr	r2, [pc, #48]	@ (800b2fc <global_stdio_init.part.0+0x38>)
 800b2cc:	601a      	str	r2, [r3, #0]
 800b2ce:	4620      	mov	r0, r4
 800b2d0:	2200      	movs	r2, #0
 800b2d2:	2104      	movs	r1, #4
 800b2d4:	f7ff ff94 	bl	800b200 <std>
 800b2d8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b2dc:	2201      	movs	r2, #1
 800b2de:	2109      	movs	r1, #9
 800b2e0:	f7ff ff8e 	bl	800b200 <std>
 800b2e4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b2e8:	2202      	movs	r2, #2
 800b2ea:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b2ee:	2112      	movs	r1, #18
 800b2f0:	f7ff bf86 	b.w	800b200 <std>
 800b2f4:	20008e70 	.word	0x20008e70
 800b2f8:	20008d38 	.word	0x20008d38
 800b2fc:	0800b26d 	.word	0x0800b26d

0800b300 <__sfp_lock_acquire>:
 800b300:	4801      	ldr	r0, [pc, #4]	@ (800b308 <__sfp_lock_acquire+0x8>)
 800b302:	f000 ba04 	b.w	800b70e <__retarget_lock_acquire_recursive>
 800b306:	bf00      	nop
 800b308:	20008e79 	.word	0x20008e79

0800b30c <__sfp_lock_release>:
 800b30c:	4801      	ldr	r0, [pc, #4]	@ (800b314 <__sfp_lock_release+0x8>)
 800b30e:	f000 b9ff 	b.w	800b710 <__retarget_lock_release_recursive>
 800b312:	bf00      	nop
 800b314:	20008e79 	.word	0x20008e79

0800b318 <__sinit>:
 800b318:	b510      	push	{r4, lr}
 800b31a:	4604      	mov	r4, r0
 800b31c:	f7ff fff0 	bl	800b300 <__sfp_lock_acquire>
 800b320:	6a23      	ldr	r3, [r4, #32]
 800b322:	b11b      	cbz	r3, 800b32c <__sinit+0x14>
 800b324:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b328:	f7ff bff0 	b.w	800b30c <__sfp_lock_release>
 800b32c:	4b04      	ldr	r3, [pc, #16]	@ (800b340 <__sinit+0x28>)
 800b32e:	6223      	str	r3, [r4, #32]
 800b330:	4b04      	ldr	r3, [pc, #16]	@ (800b344 <__sinit+0x2c>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	2b00      	cmp	r3, #0
 800b336:	d1f5      	bne.n	800b324 <__sinit+0xc>
 800b338:	f7ff ffc4 	bl	800b2c4 <global_stdio_init.part.0>
 800b33c:	e7f2      	b.n	800b324 <__sinit+0xc>
 800b33e:	bf00      	nop
 800b340:	0800b285 	.word	0x0800b285
 800b344:	20008e70 	.word	0x20008e70

0800b348 <_fwalk_sglue>:
 800b348:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b34c:	4607      	mov	r7, r0
 800b34e:	4688      	mov	r8, r1
 800b350:	4614      	mov	r4, r2
 800b352:	2600      	movs	r6, #0
 800b354:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b358:	f1b9 0901 	subs.w	r9, r9, #1
 800b35c:	d505      	bpl.n	800b36a <_fwalk_sglue+0x22>
 800b35e:	6824      	ldr	r4, [r4, #0]
 800b360:	2c00      	cmp	r4, #0
 800b362:	d1f7      	bne.n	800b354 <_fwalk_sglue+0xc>
 800b364:	4630      	mov	r0, r6
 800b366:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b36a:	89ab      	ldrh	r3, [r5, #12]
 800b36c:	2b01      	cmp	r3, #1
 800b36e:	d907      	bls.n	800b380 <_fwalk_sglue+0x38>
 800b370:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b374:	3301      	adds	r3, #1
 800b376:	d003      	beq.n	800b380 <_fwalk_sglue+0x38>
 800b378:	4629      	mov	r1, r5
 800b37a:	4638      	mov	r0, r7
 800b37c:	47c0      	blx	r8
 800b37e:	4306      	orrs	r6, r0
 800b380:	3568      	adds	r5, #104	@ 0x68
 800b382:	e7e9      	b.n	800b358 <_fwalk_sglue+0x10>

0800b384 <iprintf>:
 800b384:	b40f      	push	{r0, r1, r2, r3}
 800b386:	b507      	push	{r0, r1, r2, lr}
 800b388:	4906      	ldr	r1, [pc, #24]	@ (800b3a4 <iprintf+0x20>)
 800b38a:	ab04      	add	r3, sp, #16
 800b38c:	6808      	ldr	r0, [r1, #0]
 800b38e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b392:	6881      	ldr	r1, [r0, #8]
 800b394:	9301      	str	r3, [sp, #4]
 800b396:	f001 fcc7 	bl	800cd28 <_vfiprintf_r>
 800b39a:	b003      	add	sp, #12
 800b39c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b3a0:	b004      	add	sp, #16
 800b3a2:	4770      	bx	lr
 800b3a4:	20000024 	.word	0x20000024

0800b3a8 <_puts_r>:
 800b3a8:	6a03      	ldr	r3, [r0, #32]
 800b3aa:	b570      	push	{r4, r5, r6, lr}
 800b3ac:	6884      	ldr	r4, [r0, #8]
 800b3ae:	4605      	mov	r5, r0
 800b3b0:	460e      	mov	r6, r1
 800b3b2:	b90b      	cbnz	r3, 800b3b8 <_puts_r+0x10>
 800b3b4:	f7ff ffb0 	bl	800b318 <__sinit>
 800b3b8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b3ba:	07db      	lsls	r3, r3, #31
 800b3bc:	d405      	bmi.n	800b3ca <_puts_r+0x22>
 800b3be:	89a3      	ldrh	r3, [r4, #12]
 800b3c0:	0598      	lsls	r0, r3, #22
 800b3c2:	d402      	bmi.n	800b3ca <_puts_r+0x22>
 800b3c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b3c6:	f000 f9a2 	bl	800b70e <__retarget_lock_acquire_recursive>
 800b3ca:	89a3      	ldrh	r3, [r4, #12]
 800b3cc:	0719      	lsls	r1, r3, #28
 800b3ce:	d502      	bpl.n	800b3d6 <_puts_r+0x2e>
 800b3d0:	6923      	ldr	r3, [r4, #16]
 800b3d2:	2b00      	cmp	r3, #0
 800b3d4:	d135      	bne.n	800b442 <_puts_r+0x9a>
 800b3d6:	4621      	mov	r1, r4
 800b3d8:	4628      	mov	r0, r5
 800b3da:	f000 f8c5 	bl	800b568 <__swsetup_r>
 800b3de:	b380      	cbz	r0, 800b442 <_puts_r+0x9a>
 800b3e0:	f04f 35ff 	mov.w	r5, #4294967295
 800b3e4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b3e6:	07da      	lsls	r2, r3, #31
 800b3e8:	d405      	bmi.n	800b3f6 <_puts_r+0x4e>
 800b3ea:	89a3      	ldrh	r3, [r4, #12]
 800b3ec:	059b      	lsls	r3, r3, #22
 800b3ee:	d402      	bmi.n	800b3f6 <_puts_r+0x4e>
 800b3f0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b3f2:	f000 f98d 	bl	800b710 <__retarget_lock_release_recursive>
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	bd70      	pop	{r4, r5, r6, pc}
 800b3fa:	2b00      	cmp	r3, #0
 800b3fc:	da04      	bge.n	800b408 <_puts_r+0x60>
 800b3fe:	69a2      	ldr	r2, [r4, #24]
 800b400:	429a      	cmp	r2, r3
 800b402:	dc17      	bgt.n	800b434 <_puts_r+0x8c>
 800b404:	290a      	cmp	r1, #10
 800b406:	d015      	beq.n	800b434 <_puts_r+0x8c>
 800b408:	6823      	ldr	r3, [r4, #0]
 800b40a:	1c5a      	adds	r2, r3, #1
 800b40c:	6022      	str	r2, [r4, #0]
 800b40e:	7019      	strb	r1, [r3, #0]
 800b410:	68a3      	ldr	r3, [r4, #8]
 800b412:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b416:	3b01      	subs	r3, #1
 800b418:	60a3      	str	r3, [r4, #8]
 800b41a:	2900      	cmp	r1, #0
 800b41c:	d1ed      	bne.n	800b3fa <_puts_r+0x52>
 800b41e:	2b00      	cmp	r3, #0
 800b420:	da11      	bge.n	800b446 <_puts_r+0x9e>
 800b422:	4622      	mov	r2, r4
 800b424:	210a      	movs	r1, #10
 800b426:	4628      	mov	r0, r5
 800b428:	f000 f85f 	bl	800b4ea <__swbuf_r>
 800b42c:	3001      	adds	r0, #1
 800b42e:	d0d7      	beq.n	800b3e0 <_puts_r+0x38>
 800b430:	250a      	movs	r5, #10
 800b432:	e7d7      	b.n	800b3e4 <_puts_r+0x3c>
 800b434:	4622      	mov	r2, r4
 800b436:	4628      	mov	r0, r5
 800b438:	f000 f857 	bl	800b4ea <__swbuf_r>
 800b43c:	3001      	adds	r0, #1
 800b43e:	d1e7      	bne.n	800b410 <_puts_r+0x68>
 800b440:	e7ce      	b.n	800b3e0 <_puts_r+0x38>
 800b442:	3e01      	subs	r6, #1
 800b444:	e7e4      	b.n	800b410 <_puts_r+0x68>
 800b446:	6823      	ldr	r3, [r4, #0]
 800b448:	1c5a      	adds	r2, r3, #1
 800b44a:	6022      	str	r2, [r4, #0]
 800b44c:	220a      	movs	r2, #10
 800b44e:	701a      	strb	r2, [r3, #0]
 800b450:	e7ee      	b.n	800b430 <_puts_r+0x88>
	...

0800b454 <puts>:
 800b454:	4b02      	ldr	r3, [pc, #8]	@ (800b460 <puts+0xc>)
 800b456:	4601      	mov	r1, r0
 800b458:	6818      	ldr	r0, [r3, #0]
 800b45a:	f7ff bfa5 	b.w	800b3a8 <_puts_r>
 800b45e:	bf00      	nop
 800b460:	20000024 	.word	0x20000024

0800b464 <__sread>:
 800b464:	b510      	push	{r4, lr}
 800b466:	460c      	mov	r4, r1
 800b468:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b46c:	f000 f900 	bl	800b670 <_read_r>
 800b470:	2800      	cmp	r0, #0
 800b472:	bfab      	itete	ge
 800b474:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b476:	89a3      	ldrhlt	r3, [r4, #12]
 800b478:	181b      	addge	r3, r3, r0
 800b47a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b47e:	bfac      	ite	ge
 800b480:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b482:	81a3      	strhlt	r3, [r4, #12]
 800b484:	bd10      	pop	{r4, pc}

0800b486 <__swrite>:
 800b486:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b48a:	461f      	mov	r7, r3
 800b48c:	898b      	ldrh	r3, [r1, #12]
 800b48e:	05db      	lsls	r3, r3, #23
 800b490:	4605      	mov	r5, r0
 800b492:	460c      	mov	r4, r1
 800b494:	4616      	mov	r6, r2
 800b496:	d505      	bpl.n	800b4a4 <__swrite+0x1e>
 800b498:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b49c:	2302      	movs	r3, #2
 800b49e:	2200      	movs	r2, #0
 800b4a0:	f000 f8d4 	bl	800b64c <_lseek_r>
 800b4a4:	89a3      	ldrh	r3, [r4, #12]
 800b4a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b4aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b4ae:	81a3      	strh	r3, [r4, #12]
 800b4b0:	4632      	mov	r2, r6
 800b4b2:	463b      	mov	r3, r7
 800b4b4:	4628      	mov	r0, r5
 800b4b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b4ba:	f000 b8eb 	b.w	800b694 <_write_r>

0800b4be <__sseek>:
 800b4be:	b510      	push	{r4, lr}
 800b4c0:	460c      	mov	r4, r1
 800b4c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4c6:	f000 f8c1 	bl	800b64c <_lseek_r>
 800b4ca:	1c43      	adds	r3, r0, #1
 800b4cc:	89a3      	ldrh	r3, [r4, #12]
 800b4ce:	bf15      	itete	ne
 800b4d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b4d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b4d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b4da:	81a3      	strheq	r3, [r4, #12]
 800b4dc:	bf18      	it	ne
 800b4de:	81a3      	strhne	r3, [r4, #12]
 800b4e0:	bd10      	pop	{r4, pc}

0800b4e2 <__sclose>:
 800b4e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b4e6:	f000 b8a1 	b.w	800b62c <_close_r>

0800b4ea <__swbuf_r>:
 800b4ea:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b4ec:	460e      	mov	r6, r1
 800b4ee:	4614      	mov	r4, r2
 800b4f0:	4605      	mov	r5, r0
 800b4f2:	b118      	cbz	r0, 800b4fc <__swbuf_r+0x12>
 800b4f4:	6a03      	ldr	r3, [r0, #32]
 800b4f6:	b90b      	cbnz	r3, 800b4fc <__swbuf_r+0x12>
 800b4f8:	f7ff ff0e 	bl	800b318 <__sinit>
 800b4fc:	69a3      	ldr	r3, [r4, #24]
 800b4fe:	60a3      	str	r3, [r4, #8]
 800b500:	89a3      	ldrh	r3, [r4, #12]
 800b502:	071a      	lsls	r2, r3, #28
 800b504:	d501      	bpl.n	800b50a <__swbuf_r+0x20>
 800b506:	6923      	ldr	r3, [r4, #16]
 800b508:	b943      	cbnz	r3, 800b51c <__swbuf_r+0x32>
 800b50a:	4621      	mov	r1, r4
 800b50c:	4628      	mov	r0, r5
 800b50e:	f000 f82b 	bl	800b568 <__swsetup_r>
 800b512:	b118      	cbz	r0, 800b51c <__swbuf_r+0x32>
 800b514:	f04f 37ff 	mov.w	r7, #4294967295
 800b518:	4638      	mov	r0, r7
 800b51a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b51c:	6823      	ldr	r3, [r4, #0]
 800b51e:	6922      	ldr	r2, [r4, #16]
 800b520:	1a98      	subs	r0, r3, r2
 800b522:	6963      	ldr	r3, [r4, #20]
 800b524:	b2f6      	uxtb	r6, r6
 800b526:	4283      	cmp	r3, r0
 800b528:	4637      	mov	r7, r6
 800b52a:	dc05      	bgt.n	800b538 <__swbuf_r+0x4e>
 800b52c:	4621      	mov	r1, r4
 800b52e:	4628      	mov	r0, r5
 800b530:	f001 fd96 	bl	800d060 <_fflush_r>
 800b534:	2800      	cmp	r0, #0
 800b536:	d1ed      	bne.n	800b514 <__swbuf_r+0x2a>
 800b538:	68a3      	ldr	r3, [r4, #8]
 800b53a:	3b01      	subs	r3, #1
 800b53c:	60a3      	str	r3, [r4, #8]
 800b53e:	6823      	ldr	r3, [r4, #0]
 800b540:	1c5a      	adds	r2, r3, #1
 800b542:	6022      	str	r2, [r4, #0]
 800b544:	701e      	strb	r6, [r3, #0]
 800b546:	6962      	ldr	r2, [r4, #20]
 800b548:	1c43      	adds	r3, r0, #1
 800b54a:	429a      	cmp	r2, r3
 800b54c:	d004      	beq.n	800b558 <__swbuf_r+0x6e>
 800b54e:	89a3      	ldrh	r3, [r4, #12]
 800b550:	07db      	lsls	r3, r3, #31
 800b552:	d5e1      	bpl.n	800b518 <__swbuf_r+0x2e>
 800b554:	2e0a      	cmp	r6, #10
 800b556:	d1df      	bne.n	800b518 <__swbuf_r+0x2e>
 800b558:	4621      	mov	r1, r4
 800b55a:	4628      	mov	r0, r5
 800b55c:	f001 fd80 	bl	800d060 <_fflush_r>
 800b560:	2800      	cmp	r0, #0
 800b562:	d0d9      	beq.n	800b518 <__swbuf_r+0x2e>
 800b564:	e7d6      	b.n	800b514 <__swbuf_r+0x2a>
	...

0800b568 <__swsetup_r>:
 800b568:	b538      	push	{r3, r4, r5, lr}
 800b56a:	4b29      	ldr	r3, [pc, #164]	@ (800b610 <__swsetup_r+0xa8>)
 800b56c:	4605      	mov	r5, r0
 800b56e:	6818      	ldr	r0, [r3, #0]
 800b570:	460c      	mov	r4, r1
 800b572:	b118      	cbz	r0, 800b57c <__swsetup_r+0x14>
 800b574:	6a03      	ldr	r3, [r0, #32]
 800b576:	b90b      	cbnz	r3, 800b57c <__swsetup_r+0x14>
 800b578:	f7ff fece 	bl	800b318 <__sinit>
 800b57c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b580:	0719      	lsls	r1, r3, #28
 800b582:	d422      	bmi.n	800b5ca <__swsetup_r+0x62>
 800b584:	06da      	lsls	r2, r3, #27
 800b586:	d407      	bmi.n	800b598 <__swsetup_r+0x30>
 800b588:	2209      	movs	r2, #9
 800b58a:	602a      	str	r2, [r5, #0]
 800b58c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b590:	81a3      	strh	r3, [r4, #12]
 800b592:	f04f 30ff 	mov.w	r0, #4294967295
 800b596:	e033      	b.n	800b600 <__swsetup_r+0x98>
 800b598:	0758      	lsls	r0, r3, #29
 800b59a:	d512      	bpl.n	800b5c2 <__swsetup_r+0x5a>
 800b59c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b59e:	b141      	cbz	r1, 800b5b2 <__swsetup_r+0x4a>
 800b5a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b5a4:	4299      	cmp	r1, r3
 800b5a6:	d002      	beq.n	800b5ae <__swsetup_r+0x46>
 800b5a8:	4628      	mov	r0, r5
 800b5aa:	f000 ff19 	bl	800c3e0 <_free_r>
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	6363      	str	r3, [r4, #52]	@ 0x34
 800b5b2:	89a3      	ldrh	r3, [r4, #12]
 800b5b4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b5b8:	81a3      	strh	r3, [r4, #12]
 800b5ba:	2300      	movs	r3, #0
 800b5bc:	6063      	str	r3, [r4, #4]
 800b5be:	6923      	ldr	r3, [r4, #16]
 800b5c0:	6023      	str	r3, [r4, #0]
 800b5c2:	89a3      	ldrh	r3, [r4, #12]
 800b5c4:	f043 0308 	orr.w	r3, r3, #8
 800b5c8:	81a3      	strh	r3, [r4, #12]
 800b5ca:	6923      	ldr	r3, [r4, #16]
 800b5cc:	b94b      	cbnz	r3, 800b5e2 <__swsetup_r+0x7a>
 800b5ce:	89a3      	ldrh	r3, [r4, #12]
 800b5d0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b5d4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b5d8:	d003      	beq.n	800b5e2 <__swsetup_r+0x7a>
 800b5da:	4621      	mov	r1, r4
 800b5dc:	4628      	mov	r0, r5
 800b5de:	f001 fd8d 	bl	800d0fc <__smakebuf_r>
 800b5e2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5e6:	f013 0201 	ands.w	r2, r3, #1
 800b5ea:	d00a      	beq.n	800b602 <__swsetup_r+0x9a>
 800b5ec:	2200      	movs	r2, #0
 800b5ee:	60a2      	str	r2, [r4, #8]
 800b5f0:	6962      	ldr	r2, [r4, #20]
 800b5f2:	4252      	negs	r2, r2
 800b5f4:	61a2      	str	r2, [r4, #24]
 800b5f6:	6922      	ldr	r2, [r4, #16]
 800b5f8:	b942      	cbnz	r2, 800b60c <__swsetup_r+0xa4>
 800b5fa:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b5fe:	d1c5      	bne.n	800b58c <__swsetup_r+0x24>
 800b600:	bd38      	pop	{r3, r4, r5, pc}
 800b602:	0799      	lsls	r1, r3, #30
 800b604:	bf58      	it	pl
 800b606:	6962      	ldrpl	r2, [r4, #20]
 800b608:	60a2      	str	r2, [r4, #8]
 800b60a:	e7f4      	b.n	800b5f6 <__swsetup_r+0x8e>
 800b60c:	2000      	movs	r0, #0
 800b60e:	e7f7      	b.n	800b600 <__swsetup_r+0x98>
 800b610:	20000024 	.word	0x20000024

0800b614 <memset>:
 800b614:	4402      	add	r2, r0
 800b616:	4603      	mov	r3, r0
 800b618:	4293      	cmp	r3, r2
 800b61a:	d100      	bne.n	800b61e <memset+0xa>
 800b61c:	4770      	bx	lr
 800b61e:	f803 1b01 	strb.w	r1, [r3], #1
 800b622:	e7f9      	b.n	800b618 <memset+0x4>

0800b624 <_localeconv_r>:
 800b624:	4800      	ldr	r0, [pc, #0]	@ (800b628 <_localeconv_r+0x4>)
 800b626:	4770      	bx	lr
 800b628:	20000164 	.word	0x20000164

0800b62c <_close_r>:
 800b62c:	b538      	push	{r3, r4, r5, lr}
 800b62e:	4d06      	ldr	r5, [pc, #24]	@ (800b648 <_close_r+0x1c>)
 800b630:	2300      	movs	r3, #0
 800b632:	4604      	mov	r4, r0
 800b634:	4608      	mov	r0, r1
 800b636:	602b      	str	r3, [r5, #0]
 800b638:	f7f6 fc42 	bl	8001ec0 <_close>
 800b63c:	1c43      	adds	r3, r0, #1
 800b63e:	d102      	bne.n	800b646 <_close_r+0x1a>
 800b640:	682b      	ldr	r3, [r5, #0]
 800b642:	b103      	cbz	r3, 800b646 <_close_r+0x1a>
 800b644:	6023      	str	r3, [r4, #0]
 800b646:	bd38      	pop	{r3, r4, r5, pc}
 800b648:	20008e74 	.word	0x20008e74

0800b64c <_lseek_r>:
 800b64c:	b538      	push	{r3, r4, r5, lr}
 800b64e:	4d07      	ldr	r5, [pc, #28]	@ (800b66c <_lseek_r+0x20>)
 800b650:	4604      	mov	r4, r0
 800b652:	4608      	mov	r0, r1
 800b654:	4611      	mov	r1, r2
 800b656:	2200      	movs	r2, #0
 800b658:	602a      	str	r2, [r5, #0]
 800b65a:	461a      	mov	r2, r3
 800b65c:	f7f6 fc57 	bl	8001f0e <_lseek>
 800b660:	1c43      	adds	r3, r0, #1
 800b662:	d102      	bne.n	800b66a <_lseek_r+0x1e>
 800b664:	682b      	ldr	r3, [r5, #0]
 800b666:	b103      	cbz	r3, 800b66a <_lseek_r+0x1e>
 800b668:	6023      	str	r3, [r4, #0]
 800b66a:	bd38      	pop	{r3, r4, r5, pc}
 800b66c:	20008e74 	.word	0x20008e74

0800b670 <_read_r>:
 800b670:	b538      	push	{r3, r4, r5, lr}
 800b672:	4d07      	ldr	r5, [pc, #28]	@ (800b690 <_read_r+0x20>)
 800b674:	4604      	mov	r4, r0
 800b676:	4608      	mov	r0, r1
 800b678:	4611      	mov	r1, r2
 800b67a:	2200      	movs	r2, #0
 800b67c:	602a      	str	r2, [r5, #0]
 800b67e:	461a      	mov	r2, r3
 800b680:	f7f6 fc01 	bl	8001e86 <_read>
 800b684:	1c43      	adds	r3, r0, #1
 800b686:	d102      	bne.n	800b68e <_read_r+0x1e>
 800b688:	682b      	ldr	r3, [r5, #0]
 800b68a:	b103      	cbz	r3, 800b68e <_read_r+0x1e>
 800b68c:	6023      	str	r3, [r4, #0]
 800b68e:	bd38      	pop	{r3, r4, r5, pc}
 800b690:	20008e74 	.word	0x20008e74

0800b694 <_write_r>:
 800b694:	b538      	push	{r3, r4, r5, lr}
 800b696:	4d07      	ldr	r5, [pc, #28]	@ (800b6b4 <_write_r+0x20>)
 800b698:	4604      	mov	r4, r0
 800b69a:	4608      	mov	r0, r1
 800b69c:	4611      	mov	r1, r2
 800b69e:	2200      	movs	r2, #0
 800b6a0:	602a      	str	r2, [r5, #0]
 800b6a2:	461a      	mov	r2, r3
 800b6a4:	f7f5 fc1e 	bl	8000ee4 <_write>
 800b6a8:	1c43      	adds	r3, r0, #1
 800b6aa:	d102      	bne.n	800b6b2 <_write_r+0x1e>
 800b6ac:	682b      	ldr	r3, [r5, #0]
 800b6ae:	b103      	cbz	r3, 800b6b2 <_write_r+0x1e>
 800b6b0:	6023      	str	r3, [r4, #0]
 800b6b2:	bd38      	pop	{r3, r4, r5, pc}
 800b6b4:	20008e74 	.word	0x20008e74

0800b6b8 <__errno>:
 800b6b8:	4b01      	ldr	r3, [pc, #4]	@ (800b6c0 <__errno+0x8>)
 800b6ba:	6818      	ldr	r0, [r3, #0]
 800b6bc:	4770      	bx	lr
 800b6be:	bf00      	nop
 800b6c0:	20000024 	.word	0x20000024

0800b6c4 <__libc_init_array>:
 800b6c4:	b570      	push	{r4, r5, r6, lr}
 800b6c6:	4d0d      	ldr	r5, [pc, #52]	@ (800b6fc <__libc_init_array+0x38>)
 800b6c8:	4c0d      	ldr	r4, [pc, #52]	@ (800b700 <__libc_init_array+0x3c>)
 800b6ca:	1b64      	subs	r4, r4, r5
 800b6cc:	10a4      	asrs	r4, r4, #2
 800b6ce:	2600      	movs	r6, #0
 800b6d0:	42a6      	cmp	r6, r4
 800b6d2:	d109      	bne.n	800b6e8 <__libc_init_array+0x24>
 800b6d4:	4d0b      	ldr	r5, [pc, #44]	@ (800b704 <__libc_init_array+0x40>)
 800b6d6:	4c0c      	ldr	r4, [pc, #48]	@ (800b708 <__libc_init_array+0x44>)
 800b6d8:	f001 fe2e 	bl	800d338 <_init>
 800b6dc:	1b64      	subs	r4, r4, r5
 800b6de:	10a4      	asrs	r4, r4, #2
 800b6e0:	2600      	movs	r6, #0
 800b6e2:	42a6      	cmp	r6, r4
 800b6e4:	d105      	bne.n	800b6f2 <__libc_init_array+0x2e>
 800b6e6:	bd70      	pop	{r4, r5, r6, pc}
 800b6e8:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6ec:	4798      	blx	r3
 800b6ee:	3601      	adds	r6, #1
 800b6f0:	e7ee      	b.n	800b6d0 <__libc_init_array+0xc>
 800b6f2:	f855 3b04 	ldr.w	r3, [r5], #4
 800b6f6:	4798      	blx	r3
 800b6f8:	3601      	adds	r6, #1
 800b6fa:	e7f2      	b.n	800b6e2 <__libc_init_array+0x1e>
 800b6fc:	0800d7a4 	.word	0x0800d7a4
 800b700:	0800d7a4 	.word	0x0800d7a4
 800b704:	0800d7a4 	.word	0x0800d7a4
 800b708:	0800d7a8 	.word	0x0800d7a8

0800b70c <__retarget_lock_init_recursive>:
 800b70c:	4770      	bx	lr

0800b70e <__retarget_lock_acquire_recursive>:
 800b70e:	4770      	bx	lr

0800b710 <__retarget_lock_release_recursive>:
 800b710:	4770      	bx	lr

0800b712 <memcpy>:
 800b712:	440a      	add	r2, r1
 800b714:	4291      	cmp	r1, r2
 800b716:	f100 33ff 	add.w	r3, r0, #4294967295
 800b71a:	d100      	bne.n	800b71e <memcpy+0xc>
 800b71c:	4770      	bx	lr
 800b71e:	b510      	push	{r4, lr}
 800b720:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b724:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b728:	4291      	cmp	r1, r2
 800b72a:	d1f9      	bne.n	800b720 <memcpy+0xe>
 800b72c:	bd10      	pop	{r4, pc}

0800b72e <quorem>:
 800b72e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b732:	6903      	ldr	r3, [r0, #16]
 800b734:	690c      	ldr	r4, [r1, #16]
 800b736:	42a3      	cmp	r3, r4
 800b738:	4607      	mov	r7, r0
 800b73a:	db7e      	blt.n	800b83a <quorem+0x10c>
 800b73c:	3c01      	subs	r4, #1
 800b73e:	f101 0814 	add.w	r8, r1, #20
 800b742:	00a3      	lsls	r3, r4, #2
 800b744:	f100 0514 	add.w	r5, r0, #20
 800b748:	9300      	str	r3, [sp, #0]
 800b74a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b74e:	9301      	str	r3, [sp, #4]
 800b750:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b754:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b758:	3301      	adds	r3, #1
 800b75a:	429a      	cmp	r2, r3
 800b75c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b760:	fbb2 f6f3 	udiv	r6, r2, r3
 800b764:	d32e      	bcc.n	800b7c4 <quorem+0x96>
 800b766:	f04f 0a00 	mov.w	sl, #0
 800b76a:	46c4      	mov	ip, r8
 800b76c:	46ae      	mov	lr, r5
 800b76e:	46d3      	mov	fp, sl
 800b770:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b774:	b298      	uxth	r0, r3
 800b776:	fb06 a000 	mla	r0, r6, r0, sl
 800b77a:	0c02      	lsrs	r2, r0, #16
 800b77c:	0c1b      	lsrs	r3, r3, #16
 800b77e:	fb06 2303 	mla	r3, r6, r3, r2
 800b782:	f8de 2000 	ldr.w	r2, [lr]
 800b786:	b280      	uxth	r0, r0
 800b788:	b292      	uxth	r2, r2
 800b78a:	1a12      	subs	r2, r2, r0
 800b78c:	445a      	add	r2, fp
 800b78e:	f8de 0000 	ldr.w	r0, [lr]
 800b792:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b796:	b29b      	uxth	r3, r3
 800b798:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b79c:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b7a0:	b292      	uxth	r2, r2
 800b7a2:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b7a6:	45e1      	cmp	r9, ip
 800b7a8:	f84e 2b04 	str.w	r2, [lr], #4
 800b7ac:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b7b0:	d2de      	bcs.n	800b770 <quorem+0x42>
 800b7b2:	9b00      	ldr	r3, [sp, #0]
 800b7b4:	58eb      	ldr	r3, [r5, r3]
 800b7b6:	b92b      	cbnz	r3, 800b7c4 <quorem+0x96>
 800b7b8:	9b01      	ldr	r3, [sp, #4]
 800b7ba:	3b04      	subs	r3, #4
 800b7bc:	429d      	cmp	r5, r3
 800b7be:	461a      	mov	r2, r3
 800b7c0:	d32f      	bcc.n	800b822 <quorem+0xf4>
 800b7c2:	613c      	str	r4, [r7, #16]
 800b7c4:	4638      	mov	r0, r7
 800b7c6:	f001 f97d 	bl	800cac4 <__mcmp>
 800b7ca:	2800      	cmp	r0, #0
 800b7cc:	db25      	blt.n	800b81a <quorem+0xec>
 800b7ce:	4629      	mov	r1, r5
 800b7d0:	2000      	movs	r0, #0
 800b7d2:	f858 2b04 	ldr.w	r2, [r8], #4
 800b7d6:	f8d1 c000 	ldr.w	ip, [r1]
 800b7da:	fa1f fe82 	uxth.w	lr, r2
 800b7de:	fa1f f38c 	uxth.w	r3, ip
 800b7e2:	eba3 030e 	sub.w	r3, r3, lr
 800b7e6:	4403      	add	r3, r0
 800b7e8:	0c12      	lsrs	r2, r2, #16
 800b7ea:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b7ee:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b7f2:	b29b      	uxth	r3, r3
 800b7f4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b7f8:	45c1      	cmp	r9, r8
 800b7fa:	f841 3b04 	str.w	r3, [r1], #4
 800b7fe:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b802:	d2e6      	bcs.n	800b7d2 <quorem+0xa4>
 800b804:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b808:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b80c:	b922      	cbnz	r2, 800b818 <quorem+0xea>
 800b80e:	3b04      	subs	r3, #4
 800b810:	429d      	cmp	r5, r3
 800b812:	461a      	mov	r2, r3
 800b814:	d30b      	bcc.n	800b82e <quorem+0x100>
 800b816:	613c      	str	r4, [r7, #16]
 800b818:	3601      	adds	r6, #1
 800b81a:	4630      	mov	r0, r6
 800b81c:	b003      	add	sp, #12
 800b81e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b822:	6812      	ldr	r2, [r2, #0]
 800b824:	3b04      	subs	r3, #4
 800b826:	2a00      	cmp	r2, #0
 800b828:	d1cb      	bne.n	800b7c2 <quorem+0x94>
 800b82a:	3c01      	subs	r4, #1
 800b82c:	e7c6      	b.n	800b7bc <quorem+0x8e>
 800b82e:	6812      	ldr	r2, [r2, #0]
 800b830:	3b04      	subs	r3, #4
 800b832:	2a00      	cmp	r2, #0
 800b834:	d1ef      	bne.n	800b816 <quorem+0xe8>
 800b836:	3c01      	subs	r4, #1
 800b838:	e7ea      	b.n	800b810 <quorem+0xe2>
 800b83a:	2000      	movs	r0, #0
 800b83c:	e7ee      	b.n	800b81c <quorem+0xee>
	...

0800b840 <_dtoa_r>:
 800b840:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b844:	69c7      	ldr	r7, [r0, #28]
 800b846:	b097      	sub	sp, #92	@ 0x5c
 800b848:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b84c:	ec55 4b10 	vmov	r4, r5, d0
 800b850:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b852:	9107      	str	r1, [sp, #28]
 800b854:	4681      	mov	r9, r0
 800b856:	920c      	str	r2, [sp, #48]	@ 0x30
 800b858:	9311      	str	r3, [sp, #68]	@ 0x44
 800b85a:	b97f      	cbnz	r7, 800b87c <_dtoa_r+0x3c>
 800b85c:	2010      	movs	r0, #16
 800b85e:	f000 fe09 	bl	800c474 <malloc>
 800b862:	4602      	mov	r2, r0
 800b864:	f8c9 001c 	str.w	r0, [r9, #28]
 800b868:	b920      	cbnz	r0, 800b874 <_dtoa_r+0x34>
 800b86a:	4ba9      	ldr	r3, [pc, #676]	@ (800bb10 <_dtoa_r+0x2d0>)
 800b86c:	21ef      	movs	r1, #239	@ 0xef
 800b86e:	48a9      	ldr	r0, [pc, #676]	@ (800bb14 <_dtoa_r+0x2d4>)
 800b870:	f001 fcb2 	bl	800d1d8 <__assert_func>
 800b874:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b878:	6007      	str	r7, [r0, #0]
 800b87a:	60c7      	str	r7, [r0, #12]
 800b87c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b880:	6819      	ldr	r1, [r3, #0]
 800b882:	b159      	cbz	r1, 800b89c <_dtoa_r+0x5c>
 800b884:	685a      	ldr	r2, [r3, #4]
 800b886:	604a      	str	r2, [r1, #4]
 800b888:	2301      	movs	r3, #1
 800b88a:	4093      	lsls	r3, r2
 800b88c:	608b      	str	r3, [r1, #8]
 800b88e:	4648      	mov	r0, r9
 800b890:	f000 fee6 	bl	800c660 <_Bfree>
 800b894:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b898:	2200      	movs	r2, #0
 800b89a:	601a      	str	r2, [r3, #0]
 800b89c:	1e2b      	subs	r3, r5, #0
 800b89e:	bfb9      	ittee	lt
 800b8a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b8a4:	9305      	strlt	r3, [sp, #20]
 800b8a6:	2300      	movge	r3, #0
 800b8a8:	6033      	strge	r3, [r6, #0]
 800b8aa:	9f05      	ldr	r7, [sp, #20]
 800b8ac:	4b9a      	ldr	r3, [pc, #616]	@ (800bb18 <_dtoa_r+0x2d8>)
 800b8ae:	bfbc      	itt	lt
 800b8b0:	2201      	movlt	r2, #1
 800b8b2:	6032      	strlt	r2, [r6, #0]
 800b8b4:	43bb      	bics	r3, r7
 800b8b6:	d112      	bne.n	800b8de <_dtoa_r+0x9e>
 800b8b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b8be:	6013      	str	r3, [r2, #0]
 800b8c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8c4:	4323      	orrs	r3, r4
 800b8c6:	f000 855a 	beq.w	800c37e <_dtoa_r+0xb3e>
 800b8ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb2c <_dtoa_r+0x2ec>
 800b8d0:	2b00      	cmp	r3, #0
 800b8d2:	f000 855c 	beq.w	800c38e <_dtoa_r+0xb4e>
 800b8d6:	f10a 0303 	add.w	r3, sl, #3
 800b8da:	f000 bd56 	b.w	800c38a <_dtoa_r+0xb4a>
 800b8de:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b8e2:	2200      	movs	r2, #0
 800b8e4:	ec51 0b17 	vmov	r0, r1, d7
 800b8e8:	2300      	movs	r3, #0
 800b8ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b8ee:	f7f5 f8f3 	bl	8000ad8 <__aeabi_dcmpeq>
 800b8f2:	4680      	mov	r8, r0
 800b8f4:	b158      	cbz	r0, 800b90e <_dtoa_r+0xce>
 800b8f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8f8:	2301      	movs	r3, #1
 800b8fa:	6013      	str	r3, [r2, #0]
 800b8fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8fe:	b113      	cbz	r3, 800b906 <_dtoa_r+0xc6>
 800b900:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b902:	4b86      	ldr	r3, [pc, #536]	@ (800bb1c <_dtoa_r+0x2dc>)
 800b904:	6013      	str	r3, [r2, #0]
 800b906:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb30 <_dtoa_r+0x2f0>
 800b90a:	f000 bd40 	b.w	800c38e <_dtoa_r+0xb4e>
 800b90e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b912:	aa14      	add	r2, sp, #80	@ 0x50
 800b914:	a915      	add	r1, sp, #84	@ 0x54
 800b916:	4648      	mov	r0, r9
 800b918:	f001 f984 	bl	800cc24 <__d2b>
 800b91c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b920:	9002      	str	r0, [sp, #8]
 800b922:	2e00      	cmp	r6, #0
 800b924:	d078      	beq.n	800ba18 <_dtoa_r+0x1d8>
 800b926:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b928:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b92c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b930:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b934:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b938:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b93c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b940:	4619      	mov	r1, r3
 800b942:	2200      	movs	r2, #0
 800b944:	4b76      	ldr	r3, [pc, #472]	@ (800bb20 <_dtoa_r+0x2e0>)
 800b946:	f7f4 fca7 	bl	8000298 <__aeabi_dsub>
 800b94a:	a36b      	add	r3, pc, #428	@ (adr r3, 800baf8 <_dtoa_r+0x2b8>)
 800b94c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b950:	f7f4 fe5a 	bl	8000608 <__aeabi_dmul>
 800b954:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb00 <_dtoa_r+0x2c0>)
 800b956:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b95a:	f7f4 fc9f 	bl	800029c <__adddf3>
 800b95e:	4604      	mov	r4, r0
 800b960:	4630      	mov	r0, r6
 800b962:	460d      	mov	r5, r1
 800b964:	f7f4 fde6 	bl	8000534 <__aeabi_i2d>
 800b968:	a367      	add	r3, pc, #412	@ (adr r3, 800bb08 <_dtoa_r+0x2c8>)
 800b96a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b96e:	f7f4 fe4b 	bl	8000608 <__aeabi_dmul>
 800b972:	4602      	mov	r2, r0
 800b974:	460b      	mov	r3, r1
 800b976:	4620      	mov	r0, r4
 800b978:	4629      	mov	r1, r5
 800b97a:	f7f4 fc8f 	bl	800029c <__adddf3>
 800b97e:	4604      	mov	r4, r0
 800b980:	460d      	mov	r5, r1
 800b982:	f7f5 f8f1 	bl	8000b68 <__aeabi_d2iz>
 800b986:	2200      	movs	r2, #0
 800b988:	4607      	mov	r7, r0
 800b98a:	2300      	movs	r3, #0
 800b98c:	4620      	mov	r0, r4
 800b98e:	4629      	mov	r1, r5
 800b990:	f7f5 f8ac 	bl	8000aec <__aeabi_dcmplt>
 800b994:	b140      	cbz	r0, 800b9a8 <_dtoa_r+0x168>
 800b996:	4638      	mov	r0, r7
 800b998:	f7f4 fdcc 	bl	8000534 <__aeabi_i2d>
 800b99c:	4622      	mov	r2, r4
 800b99e:	462b      	mov	r3, r5
 800b9a0:	f7f5 f89a 	bl	8000ad8 <__aeabi_dcmpeq>
 800b9a4:	b900      	cbnz	r0, 800b9a8 <_dtoa_r+0x168>
 800b9a6:	3f01      	subs	r7, #1
 800b9a8:	2f16      	cmp	r7, #22
 800b9aa:	d852      	bhi.n	800ba52 <_dtoa_r+0x212>
 800b9ac:	4b5d      	ldr	r3, [pc, #372]	@ (800bb24 <_dtoa_r+0x2e4>)
 800b9ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9ba:	f7f5 f897 	bl	8000aec <__aeabi_dcmplt>
 800b9be:	2800      	cmp	r0, #0
 800b9c0:	d049      	beq.n	800ba56 <_dtoa_r+0x216>
 800b9c2:	3f01      	subs	r7, #1
 800b9c4:	2300      	movs	r3, #0
 800b9c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9ca:	1b9b      	subs	r3, r3, r6
 800b9cc:	1e5a      	subs	r2, r3, #1
 800b9ce:	bf45      	ittet	mi
 800b9d0:	f1c3 0301 	rsbmi	r3, r3, #1
 800b9d4:	9300      	strmi	r3, [sp, #0]
 800b9d6:	2300      	movpl	r3, #0
 800b9d8:	2300      	movmi	r3, #0
 800b9da:	9206      	str	r2, [sp, #24]
 800b9dc:	bf54      	ite	pl
 800b9de:	9300      	strpl	r3, [sp, #0]
 800b9e0:	9306      	strmi	r3, [sp, #24]
 800b9e2:	2f00      	cmp	r7, #0
 800b9e4:	db39      	blt.n	800ba5a <_dtoa_r+0x21a>
 800b9e6:	9b06      	ldr	r3, [sp, #24]
 800b9e8:	970d      	str	r7, [sp, #52]	@ 0x34
 800b9ea:	443b      	add	r3, r7
 800b9ec:	9306      	str	r3, [sp, #24]
 800b9ee:	2300      	movs	r3, #0
 800b9f0:	9308      	str	r3, [sp, #32]
 800b9f2:	9b07      	ldr	r3, [sp, #28]
 800b9f4:	2b09      	cmp	r3, #9
 800b9f6:	d863      	bhi.n	800bac0 <_dtoa_r+0x280>
 800b9f8:	2b05      	cmp	r3, #5
 800b9fa:	bfc4      	itt	gt
 800b9fc:	3b04      	subgt	r3, #4
 800b9fe:	9307      	strgt	r3, [sp, #28]
 800ba00:	9b07      	ldr	r3, [sp, #28]
 800ba02:	f1a3 0302 	sub.w	r3, r3, #2
 800ba06:	bfcc      	ite	gt
 800ba08:	2400      	movgt	r4, #0
 800ba0a:	2401      	movle	r4, #1
 800ba0c:	2b03      	cmp	r3, #3
 800ba0e:	d863      	bhi.n	800bad8 <_dtoa_r+0x298>
 800ba10:	e8df f003 	tbb	[pc, r3]
 800ba14:	2b375452 	.word	0x2b375452
 800ba18:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba1c:	441e      	add	r6, r3
 800ba1e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba22:	2b20      	cmp	r3, #32
 800ba24:	bfc1      	itttt	gt
 800ba26:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba2a:	409f      	lslgt	r7, r3
 800ba2c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba30:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba34:	bfd6      	itet	le
 800ba36:	f1c3 0320 	rsble	r3, r3, #32
 800ba3a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba3e:	fa04 f003 	lslle.w	r0, r4, r3
 800ba42:	f7f4 fd67 	bl	8000514 <__aeabi_ui2d>
 800ba46:	2201      	movs	r2, #1
 800ba48:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba4c:	3e01      	subs	r6, #1
 800ba4e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba50:	e776      	b.n	800b940 <_dtoa_r+0x100>
 800ba52:	2301      	movs	r3, #1
 800ba54:	e7b7      	b.n	800b9c6 <_dtoa_r+0x186>
 800ba56:	9010      	str	r0, [sp, #64]	@ 0x40
 800ba58:	e7b6      	b.n	800b9c8 <_dtoa_r+0x188>
 800ba5a:	9b00      	ldr	r3, [sp, #0]
 800ba5c:	1bdb      	subs	r3, r3, r7
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	427b      	negs	r3, r7
 800ba62:	9308      	str	r3, [sp, #32]
 800ba64:	2300      	movs	r3, #0
 800ba66:	930d      	str	r3, [sp, #52]	@ 0x34
 800ba68:	e7c3      	b.n	800b9f2 <_dtoa_r+0x1b2>
 800ba6a:	2301      	movs	r3, #1
 800ba6c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba6e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba70:	eb07 0b03 	add.w	fp, r7, r3
 800ba74:	f10b 0301 	add.w	r3, fp, #1
 800ba78:	2b01      	cmp	r3, #1
 800ba7a:	9303      	str	r3, [sp, #12]
 800ba7c:	bfb8      	it	lt
 800ba7e:	2301      	movlt	r3, #1
 800ba80:	e006      	b.n	800ba90 <_dtoa_r+0x250>
 800ba82:	2301      	movs	r3, #1
 800ba84:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba86:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	dd28      	ble.n	800bade <_dtoa_r+0x29e>
 800ba8c:	469b      	mov	fp, r3
 800ba8e:	9303      	str	r3, [sp, #12]
 800ba90:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800ba94:	2100      	movs	r1, #0
 800ba96:	2204      	movs	r2, #4
 800ba98:	f102 0514 	add.w	r5, r2, #20
 800ba9c:	429d      	cmp	r5, r3
 800ba9e:	d926      	bls.n	800baee <_dtoa_r+0x2ae>
 800baa0:	6041      	str	r1, [r0, #4]
 800baa2:	4648      	mov	r0, r9
 800baa4:	f000 fd9c 	bl	800c5e0 <_Balloc>
 800baa8:	4682      	mov	sl, r0
 800baaa:	2800      	cmp	r0, #0
 800baac:	d142      	bne.n	800bb34 <_dtoa_r+0x2f4>
 800baae:	4b1e      	ldr	r3, [pc, #120]	@ (800bb28 <_dtoa_r+0x2e8>)
 800bab0:	4602      	mov	r2, r0
 800bab2:	f240 11af 	movw	r1, #431	@ 0x1af
 800bab6:	e6da      	b.n	800b86e <_dtoa_r+0x2e>
 800bab8:	2300      	movs	r3, #0
 800baba:	e7e3      	b.n	800ba84 <_dtoa_r+0x244>
 800babc:	2300      	movs	r3, #0
 800babe:	e7d5      	b.n	800ba6c <_dtoa_r+0x22c>
 800bac0:	2401      	movs	r4, #1
 800bac2:	2300      	movs	r3, #0
 800bac4:	9307      	str	r3, [sp, #28]
 800bac6:	9409      	str	r4, [sp, #36]	@ 0x24
 800bac8:	f04f 3bff 	mov.w	fp, #4294967295
 800bacc:	2200      	movs	r2, #0
 800bace:	f8cd b00c 	str.w	fp, [sp, #12]
 800bad2:	2312      	movs	r3, #18
 800bad4:	920c      	str	r2, [sp, #48]	@ 0x30
 800bad6:	e7db      	b.n	800ba90 <_dtoa_r+0x250>
 800bad8:	2301      	movs	r3, #1
 800bada:	9309      	str	r3, [sp, #36]	@ 0x24
 800badc:	e7f4      	b.n	800bac8 <_dtoa_r+0x288>
 800bade:	f04f 0b01 	mov.w	fp, #1
 800bae2:	f8cd b00c 	str.w	fp, [sp, #12]
 800bae6:	465b      	mov	r3, fp
 800bae8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800baec:	e7d0      	b.n	800ba90 <_dtoa_r+0x250>
 800baee:	3101      	adds	r1, #1
 800baf0:	0052      	lsls	r2, r2, #1
 800baf2:	e7d1      	b.n	800ba98 <_dtoa_r+0x258>
 800baf4:	f3af 8000 	nop.w
 800baf8:	636f4361 	.word	0x636f4361
 800bafc:	3fd287a7 	.word	0x3fd287a7
 800bb00:	8b60c8b3 	.word	0x8b60c8b3
 800bb04:	3fc68a28 	.word	0x3fc68a28
 800bb08:	509f79fb 	.word	0x509f79fb
 800bb0c:	3fd34413 	.word	0x3fd34413
 800bb10:	0800d465 	.word	0x0800d465
 800bb14:	0800d47c 	.word	0x0800d47c
 800bb18:	7ff00000 	.word	0x7ff00000
 800bb1c:	0800d435 	.word	0x0800d435
 800bb20:	3ff80000 	.word	0x3ff80000
 800bb24:	0800d5d0 	.word	0x0800d5d0
 800bb28:	0800d4d4 	.word	0x0800d4d4
 800bb2c:	0800d461 	.word	0x0800d461
 800bb30:	0800d434 	.word	0x0800d434
 800bb34:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb38:	6018      	str	r0, [r3, #0]
 800bb3a:	9b03      	ldr	r3, [sp, #12]
 800bb3c:	2b0e      	cmp	r3, #14
 800bb3e:	f200 80a1 	bhi.w	800bc84 <_dtoa_r+0x444>
 800bb42:	2c00      	cmp	r4, #0
 800bb44:	f000 809e 	beq.w	800bc84 <_dtoa_r+0x444>
 800bb48:	2f00      	cmp	r7, #0
 800bb4a:	dd33      	ble.n	800bbb4 <_dtoa_r+0x374>
 800bb4c:	4b9c      	ldr	r3, [pc, #624]	@ (800bdc0 <_dtoa_r+0x580>)
 800bb4e:	f007 020f 	and.w	r2, r7, #15
 800bb52:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb56:	ed93 7b00 	vldr	d7, [r3]
 800bb5a:	05f8      	lsls	r0, r7, #23
 800bb5c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bb60:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bb64:	d516      	bpl.n	800bb94 <_dtoa_r+0x354>
 800bb66:	4b97      	ldr	r3, [pc, #604]	@ (800bdc4 <_dtoa_r+0x584>)
 800bb68:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb6c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bb70:	f7f4 fe74 	bl	800085c <__aeabi_ddiv>
 800bb74:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb78:	f004 040f 	and.w	r4, r4, #15
 800bb7c:	2603      	movs	r6, #3
 800bb7e:	4d91      	ldr	r5, [pc, #580]	@ (800bdc4 <_dtoa_r+0x584>)
 800bb80:	b954      	cbnz	r4, 800bb98 <_dtoa_r+0x358>
 800bb82:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bb86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bb8a:	f7f4 fe67 	bl	800085c <__aeabi_ddiv>
 800bb8e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bb92:	e028      	b.n	800bbe6 <_dtoa_r+0x3a6>
 800bb94:	2602      	movs	r6, #2
 800bb96:	e7f2      	b.n	800bb7e <_dtoa_r+0x33e>
 800bb98:	07e1      	lsls	r1, r4, #31
 800bb9a:	d508      	bpl.n	800bbae <_dtoa_r+0x36e>
 800bb9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bba0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bba4:	f7f4 fd30 	bl	8000608 <__aeabi_dmul>
 800bba8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bbac:	3601      	adds	r6, #1
 800bbae:	1064      	asrs	r4, r4, #1
 800bbb0:	3508      	adds	r5, #8
 800bbb2:	e7e5      	b.n	800bb80 <_dtoa_r+0x340>
 800bbb4:	f000 80af 	beq.w	800bd16 <_dtoa_r+0x4d6>
 800bbb8:	427c      	negs	r4, r7
 800bbba:	4b81      	ldr	r3, [pc, #516]	@ (800bdc0 <_dtoa_r+0x580>)
 800bbbc:	4d81      	ldr	r5, [pc, #516]	@ (800bdc4 <_dtoa_r+0x584>)
 800bbbe:	f004 020f 	and.w	r2, r4, #15
 800bbc2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbce:	f7f4 fd1b 	bl	8000608 <__aeabi_dmul>
 800bbd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbd6:	1124      	asrs	r4, r4, #4
 800bbd8:	2300      	movs	r3, #0
 800bbda:	2602      	movs	r6, #2
 800bbdc:	2c00      	cmp	r4, #0
 800bbde:	f040 808f 	bne.w	800bd00 <_dtoa_r+0x4c0>
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	d1d3      	bne.n	800bb8e <_dtoa_r+0x34e>
 800bbe6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bbe8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bbec:	2b00      	cmp	r3, #0
 800bbee:	f000 8094 	beq.w	800bd1a <_dtoa_r+0x4da>
 800bbf2:	4b75      	ldr	r3, [pc, #468]	@ (800bdc8 <_dtoa_r+0x588>)
 800bbf4:	2200      	movs	r2, #0
 800bbf6:	4620      	mov	r0, r4
 800bbf8:	4629      	mov	r1, r5
 800bbfa:	f7f4 ff77 	bl	8000aec <__aeabi_dcmplt>
 800bbfe:	2800      	cmp	r0, #0
 800bc00:	f000 808b 	beq.w	800bd1a <_dtoa_r+0x4da>
 800bc04:	9b03      	ldr	r3, [sp, #12]
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	f000 8087 	beq.w	800bd1a <_dtoa_r+0x4da>
 800bc0c:	f1bb 0f00 	cmp.w	fp, #0
 800bc10:	dd34      	ble.n	800bc7c <_dtoa_r+0x43c>
 800bc12:	4620      	mov	r0, r4
 800bc14:	4b6d      	ldr	r3, [pc, #436]	@ (800bdcc <_dtoa_r+0x58c>)
 800bc16:	2200      	movs	r2, #0
 800bc18:	4629      	mov	r1, r5
 800bc1a:	f7f4 fcf5 	bl	8000608 <__aeabi_dmul>
 800bc1e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc22:	f107 38ff 	add.w	r8, r7, #4294967295
 800bc26:	3601      	adds	r6, #1
 800bc28:	465c      	mov	r4, fp
 800bc2a:	4630      	mov	r0, r6
 800bc2c:	f7f4 fc82 	bl	8000534 <__aeabi_i2d>
 800bc30:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc34:	f7f4 fce8 	bl	8000608 <__aeabi_dmul>
 800bc38:	4b65      	ldr	r3, [pc, #404]	@ (800bdd0 <_dtoa_r+0x590>)
 800bc3a:	2200      	movs	r2, #0
 800bc3c:	f7f4 fb2e 	bl	800029c <__adddf3>
 800bc40:	4605      	mov	r5, r0
 800bc42:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc46:	2c00      	cmp	r4, #0
 800bc48:	d16a      	bne.n	800bd20 <_dtoa_r+0x4e0>
 800bc4a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc4e:	4b61      	ldr	r3, [pc, #388]	@ (800bdd4 <_dtoa_r+0x594>)
 800bc50:	2200      	movs	r2, #0
 800bc52:	f7f4 fb21 	bl	8000298 <__aeabi_dsub>
 800bc56:	4602      	mov	r2, r0
 800bc58:	460b      	mov	r3, r1
 800bc5a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bc5e:	462a      	mov	r2, r5
 800bc60:	4633      	mov	r3, r6
 800bc62:	f7f4 ff61 	bl	8000b28 <__aeabi_dcmpgt>
 800bc66:	2800      	cmp	r0, #0
 800bc68:	f040 8298 	bne.w	800c19c <_dtoa_r+0x95c>
 800bc6c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc70:	462a      	mov	r2, r5
 800bc72:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bc76:	f7f4 ff39 	bl	8000aec <__aeabi_dcmplt>
 800bc7a:	bb38      	cbnz	r0, 800bccc <_dtoa_r+0x48c>
 800bc7c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bc80:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bc84:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	f2c0 8157 	blt.w	800bf3a <_dtoa_r+0x6fa>
 800bc8c:	2f0e      	cmp	r7, #14
 800bc8e:	f300 8154 	bgt.w	800bf3a <_dtoa_r+0x6fa>
 800bc92:	4b4b      	ldr	r3, [pc, #300]	@ (800bdc0 <_dtoa_r+0x580>)
 800bc94:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc98:	ed93 7b00 	vldr	d7, [r3]
 800bc9c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	ed8d 7b00 	vstr	d7, [sp]
 800bca4:	f280 80e5 	bge.w	800be72 <_dtoa_r+0x632>
 800bca8:	9b03      	ldr	r3, [sp, #12]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	f300 80e1 	bgt.w	800be72 <_dtoa_r+0x632>
 800bcb0:	d10c      	bne.n	800bccc <_dtoa_r+0x48c>
 800bcb2:	4b48      	ldr	r3, [pc, #288]	@ (800bdd4 <_dtoa_r+0x594>)
 800bcb4:	2200      	movs	r2, #0
 800bcb6:	ec51 0b17 	vmov	r0, r1, d7
 800bcba:	f7f4 fca5 	bl	8000608 <__aeabi_dmul>
 800bcbe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcc2:	f7f4 ff27 	bl	8000b14 <__aeabi_dcmpge>
 800bcc6:	2800      	cmp	r0, #0
 800bcc8:	f000 8266 	beq.w	800c198 <_dtoa_r+0x958>
 800bccc:	2400      	movs	r4, #0
 800bcce:	4625      	mov	r5, r4
 800bcd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcd2:	4656      	mov	r6, sl
 800bcd4:	ea6f 0803 	mvn.w	r8, r3
 800bcd8:	2700      	movs	r7, #0
 800bcda:	4621      	mov	r1, r4
 800bcdc:	4648      	mov	r0, r9
 800bcde:	f000 fcbf 	bl	800c660 <_Bfree>
 800bce2:	2d00      	cmp	r5, #0
 800bce4:	f000 80bd 	beq.w	800be62 <_dtoa_r+0x622>
 800bce8:	b12f      	cbz	r7, 800bcf6 <_dtoa_r+0x4b6>
 800bcea:	42af      	cmp	r7, r5
 800bcec:	d003      	beq.n	800bcf6 <_dtoa_r+0x4b6>
 800bcee:	4639      	mov	r1, r7
 800bcf0:	4648      	mov	r0, r9
 800bcf2:	f000 fcb5 	bl	800c660 <_Bfree>
 800bcf6:	4629      	mov	r1, r5
 800bcf8:	4648      	mov	r0, r9
 800bcfa:	f000 fcb1 	bl	800c660 <_Bfree>
 800bcfe:	e0b0      	b.n	800be62 <_dtoa_r+0x622>
 800bd00:	07e2      	lsls	r2, r4, #31
 800bd02:	d505      	bpl.n	800bd10 <_dtoa_r+0x4d0>
 800bd04:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd08:	f7f4 fc7e 	bl	8000608 <__aeabi_dmul>
 800bd0c:	3601      	adds	r6, #1
 800bd0e:	2301      	movs	r3, #1
 800bd10:	1064      	asrs	r4, r4, #1
 800bd12:	3508      	adds	r5, #8
 800bd14:	e762      	b.n	800bbdc <_dtoa_r+0x39c>
 800bd16:	2602      	movs	r6, #2
 800bd18:	e765      	b.n	800bbe6 <_dtoa_r+0x3a6>
 800bd1a:	9c03      	ldr	r4, [sp, #12]
 800bd1c:	46b8      	mov	r8, r7
 800bd1e:	e784      	b.n	800bc2a <_dtoa_r+0x3ea>
 800bd20:	4b27      	ldr	r3, [pc, #156]	@ (800bdc0 <_dtoa_r+0x580>)
 800bd22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd2c:	4454      	add	r4, sl
 800bd2e:	2900      	cmp	r1, #0
 800bd30:	d054      	beq.n	800bddc <_dtoa_r+0x59c>
 800bd32:	4929      	ldr	r1, [pc, #164]	@ (800bdd8 <_dtoa_r+0x598>)
 800bd34:	2000      	movs	r0, #0
 800bd36:	f7f4 fd91 	bl	800085c <__aeabi_ddiv>
 800bd3a:	4633      	mov	r3, r6
 800bd3c:	462a      	mov	r2, r5
 800bd3e:	f7f4 faab 	bl	8000298 <__aeabi_dsub>
 800bd42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd46:	4656      	mov	r6, sl
 800bd48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd4c:	f7f4 ff0c 	bl	8000b68 <__aeabi_d2iz>
 800bd50:	4605      	mov	r5, r0
 800bd52:	f7f4 fbef 	bl	8000534 <__aeabi_i2d>
 800bd56:	4602      	mov	r2, r0
 800bd58:	460b      	mov	r3, r1
 800bd5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd5e:	f7f4 fa9b 	bl	8000298 <__aeabi_dsub>
 800bd62:	3530      	adds	r5, #48	@ 0x30
 800bd64:	4602      	mov	r2, r0
 800bd66:	460b      	mov	r3, r1
 800bd68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd6c:	f806 5b01 	strb.w	r5, [r6], #1
 800bd70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd74:	f7f4 feba 	bl	8000aec <__aeabi_dcmplt>
 800bd78:	2800      	cmp	r0, #0
 800bd7a:	d172      	bne.n	800be62 <_dtoa_r+0x622>
 800bd7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bd80:	4911      	ldr	r1, [pc, #68]	@ (800bdc8 <_dtoa_r+0x588>)
 800bd82:	2000      	movs	r0, #0
 800bd84:	f7f4 fa88 	bl	8000298 <__aeabi_dsub>
 800bd88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bd8c:	f7f4 feae 	bl	8000aec <__aeabi_dcmplt>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	f040 80b4 	bne.w	800befe <_dtoa_r+0x6be>
 800bd96:	42a6      	cmp	r6, r4
 800bd98:	f43f af70 	beq.w	800bc7c <_dtoa_r+0x43c>
 800bd9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bda0:	4b0a      	ldr	r3, [pc, #40]	@ (800bdcc <_dtoa_r+0x58c>)
 800bda2:	2200      	movs	r2, #0
 800bda4:	f7f4 fc30 	bl	8000608 <__aeabi_dmul>
 800bda8:	4b08      	ldr	r3, [pc, #32]	@ (800bdcc <_dtoa_r+0x58c>)
 800bdaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdae:	2200      	movs	r2, #0
 800bdb0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdb4:	f7f4 fc28 	bl	8000608 <__aeabi_dmul>
 800bdb8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bdbc:	e7c4      	b.n	800bd48 <_dtoa_r+0x508>
 800bdbe:	bf00      	nop
 800bdc0:	0800d5d0 	.word	0x0800d5d0
 800bdc4:	0800d5a8 	.word	0x0800d5a8
 800bdc8:	3ff00000 	.word	0x3ff00000
 800bdcc:	40240000 	.word	0x40240000
 800bdd0:	401c0000 	.word	0x401c0000
 800bdd4:	40140000 	.word	0x40140000
 800bdd8:	3fe00000 	.word	0x3fe00000
 800bddc:	4631      	mov	r1, r6
 800bdde:	4628      	mov	r0, r5
 800bde0:	f7f4 fc12 	bl	8000608 <__aeabi_dmul>
 800bde4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bde8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800bdea:	4656      	mov	r6, sl
 800bdec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bdf0:	f7f4 feba 	bl	8000b68 <__aeabi_d2iz>
 800bdf4:	4605      	mov	r5, r0
 800bdf6:	f7f4 fb9d 	bl	8000534 <__aeabi_i2d>
 800bdfa:	4602      	mov	r2, r0
 800bdfc:	460b      	mov	r3, r1
 800bdfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be02:	f7f4 fa49 	bl	8000298 <__aeabi_dsub>
 800be06:	3530      	adds	r5, #48	@ 0x30
 800be08:	f806 5b01 	strb.w	r5, [r6], #1
 800be0c:	4602      	mov	r2, r0
 800be0e:	460b      	mov	r3, r1
 800be10:	42a6      	cmp	r6, r4
 800be12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be16:	f04f 0200 	mov.w	r2, #0
 800be1a:	d124      	bne.n	800be66 <_dtoa_r+0x626>
 800be1c:	4baf      	ldr	r3, [pc, #700]	@ (800c0dc <_dtoa_r+0x89c>)
 800be1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be22:	f7f4 fa3b 	bl	800029c <__adddf3>
 800be26:	4602      	mov	r2, r0
 800be28:	460b      	mov	r3, r1
 800be2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be2e:	f7f4 fe7b 	bl	8000b28 <__aeabi_dcmpgt>
 800be32:	2800      	cmp	r0, #0
 800be34:	d163      	bne.n	800befe <_dtoa_r+0x6be>
 800be36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be3a:	49a8      	ldr	r1, [pc, #672]	@ (800c0dc <_dtoa_r+0x89c>)
 800be3c:	2000      	movs	r0, #0
 800be3e:	f7f4 fa2b 	bl	8000298 <__aeabi_dsub>
 800be42:	4602      	mov	r2, r0
 800be44:	460b      	mov	r3, r1
 800be46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be4a:	f7f4 fe4f 	bl	8000aec <__aeabi_dcmplt>
 800be4e:	2800      	cmp	r0, #0
 800be50:	f43f af14 	beq.w	800bc7c <_dtoa_r+0x43c>
 800be54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800be56:	1e73      	subs	r3, r6, #1
 800be58:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be5e:	2b30      	cmp	r3, #48	@ 0x30
 800be60:	d0f8      	beq.n	800be54 <_dtoa_r+0x614>
 800be62:	4647      	mov	r7, r8
 800be64:	e03b      	b.n	800bede <_dtoa_r+0x69e>
 800be66:	4b9e      	ldr	r3, [pc, #632]	@ (800c0e0 <_dtoa_r+0x8a0>)
 800be68:	f7f4 fbce 	bl	8000608 <__aeabi_dmul>
 800be6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be70:	e7bc      	b.n	800bdec <_dtoa_r+0x5ac>
 800be72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800be76:	4656      	mov	r6, sl
 800be78:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be7c:	4620      	mov	r0, r4
 800be7e:	4629      	mov	r1, r5
 800be80:	f7f4 fcec 	bl	800085c <__aeabi_ddiv>
 800be84:	f7f4 fe70 	bl	8000b68 <__aeabi_d2iz>
 800be88:	4680      	mov	r8, r0
 800be8a:	f7f4 fb53 	bl	8000534 <__aeabi_i2d>
 800be8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800be92:	f7f4 fbb9 	bl	8000608 <__aeabi_dmul>
 800be96:	4602      	mov	r2, r0
 800be98:	460b      	mov	r3, r1
 800be9a:	4620      	mov	r0, r4
 800be9c:	4629      	mov	r1, r5
 800be9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bea2:	f7f4 f9f9 	bl	8000298 <__aeabi_dsub>
 800bea6:	f806 4b01 	strb.w	r4, [r6], #1
 800beaa:	9d03      	ldr	r5, [sp, #12]
 800beac:	eba6 040a 	sub.w	r4, r6, sl
 800beb0:	42a5      	cmp	r5, r4
 800beb2:	4602      	mov	r2, r0
 800beb4:	460b      	mov	r3, r1
 800beb6:	d133      	bne.n	800bf20 <_dtoa_r+0x6e0>
 800beb8:	f7f4 f9f0 	bl	800029c <__adddf3>
 800bebc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bec0:	4604      	mov	r4, r0
 800bec2:	460d      	mov	r5, r1
 800bec4:	f7f4 fe30 	bl	8000b28 <__aeabi_dcmpgt>
 800bec8:	b9c0      	cbnz	r0, 800befc <_dtoa_r+0x6bc>
 800beca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bece:	4620      	mov	r0, r4
 800bed0:	4629      	mov	r1, r5
 800bed2:	f7f4 fe01 	bl	8000ad8 <__aeabi_dcmpeq>
 800bed6:	b110      	cbz	r0, 800bede <_dtoa_r+0x69e>
 800bed8:	f018 0f01 	tst.w	r8, #1
 800bedc:	d10e      	bne.n	800befc <_dtoa_r+0x6bc>
 800bede:	9902      	ldr	r1, [sp, #8]
 800bee0:	4648      	mov	r0, r9
 800bee2:	f000 fbbd 	bl	800c660 <_Bfree>
 800bee6:	2300      	movs	r3, #0
 800bee8:	7033      	strb	r3, [r6, #0]
 800beea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800beec:	3701      	adds	r7, #1
 800beee:	601f      	str	r7, [r3, #0]
 800bef0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	f000 824b 	beq.w	800c38e <_dtoa_r+0xb4e>
 800bef8:	601e      	str	r6, [r3, #0]
 800befa:	e248      	b.n	800c38e <_dtoa_r+0xb4e>
 800befc:	46b8      	mov	r8, r7
 800befe:	4633      	mov	r3, r6
 800bf00:	461e      	mov	r6, r3
 800bf02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf06:	2a39      	cmp	r2, #57	@ 0x39
 800bf08:	d106      	bne.n	800bf18 <_dtoa_r+0x6d8>
 800bf0a:	459a      	cmp	sl, r3
 800bf0c:	d1f8      	bne.n	800bf00 <_dtoa_r+0x6c0>
 800bf0e:	2230      	movs	r2, #48	@ 0x30
 800bf10:	f108 0801 	add.w	r8, r8, #1
 800bf14:	f88a 2000 	strb.w	r2, [sl]
 800bf18:	781a      	ldrb	r2, [r3, #0]
 800bf1a:	3201      	adds	r2, #1
 800bf1c:	701a      	strb	r2, [r3, #0]
 800bf1e:	e7a0      	b.n	800be62 <_dtoa_r+0x622>
 800bf20:	4b6f      	ldr	r3, [pc, #444]	@ (800c0e0 <_dtoa_r+0x8a0>)
 800bf22:	2200      	movs	r2, #0
 800bf24:	f7f4 fb70 	bl	8000608 <__aeabi_dmul>
 800bf28:	2200      	movs	r2, #0
 800bf2a:	2300      	movs	r3, #0
 800bf2c:	4604      	mov	r4, r0
 800bf2e:	460d      	mov	r5, r1
 800bf30:	f7f4 fdd2 	bl	8000ad8 <__aeabi_dcmpeq>
 800bf34:	2800      	cmp	r0, #0
 800bf36:	d09f      	beq.n	800be78 <_dtoa_r+0x638>
 800bf38:	e7d1      	b.n	800bede <_dtoa_r+0x69e>
 800bf3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf3c:	2a00      	cmp	r2, #0
 800bf3e:	f000 80ea 	beq.w	800c116 <_dtoa_r+0x8d6>
 800bf42:	9a07      	ldr	r2, [sp, #28]
 800bf44:	2a01      	cmp	r2, #1
 800bf46:	f300 80cd 	bgt.w	800c0e4 <_dtoa_r+0x8a4>
 800bf4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf4c:	2a00      	cmp	r2, #0
 800bf4e:	f000 80c1 	beq.w	800c0d4 <_dtoa_r+0x894>
 800bf52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf56:	9c08      	ldr	r4, [sp, #32]
 800bf58:	9e00      	ldr	r6, [sp, #0]
 800bf5a:	9a00      	ldr	r2, [sp, #0]
 800bf5c:	441a      	add	r2, r3
 800bf5e:	9200      	str	r2, [sp, #0]
 800bf60:	9a06      	ldr	r2, [sp, #24]
 800bf62:	2101      	movs	r1, #1
 800bf64:	441a      	add	r2, r3
 800bf66:	4648      	mov	r0, r9
 800bf68:	9206      	str	r2, [sp, #24]
 800bf6a:	f000 fc2d 	bl	800c7c8 <__i2b>
 800bf6e:	4605      	mov	r5, r0
 800bf70:	b166      	cbz	r6, 800bf8c <_dtoa_r+0x74c>
 800bf72:	9b06      	ldr	r3, [sp, #24]
 800bf74:	2b00      	cmp	r3, #0
 800bf76:	dd09      	ble.n	800bf8c <_dtoa_r+0x74c>
 800bf78:	42b3      	cmp	r3, r6
 800bf7a:	9a00      	ldr	r2, [sp, #0]
 800bf7c:	bfa8      	it	ge
 800bf7e:	4633      	movge	r3, r6
 800bf80:	1ad2      	subs	r2, r2, r3
 800bf82:	9200      	str	r2, [sp, #0]
 800bf84:	9a06      	ldr	r2, [sp, #24]
 800bf86:	1af6      	subs	r6, r6, r3
 800bf88:	1ad3      	subs	r3, r2, r3
 800bf8a:	9306      	str	r3, [sp, #24]
 800bf8c:	9b08      	ldr	r3, [sp, #32]
 800bf8e:	b30b      	cbz	r3, 800bfd4 <_dtoa_r+0x794>
 800bf90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	f000 80c6 	beq.w	800c124 <_dtoa_r+0x8e4>
 800bf98:	2c00      	cmp	r4, #0
 800bf9a:	f000 80c0 	beq.w	800c11e <_dtoa_r+0x8de>
 800bf9e:	4629      	mov	r1, r5
 800bfa0:	4622      	mov	r2, r4
 800bfa2:	4648      	mov	r0, r9
 800bfa4:	f000 fcc8 	bl	800c938 <__pow5mult>
 800bfa8:	9a02      	ldr	r2, [sp, #8]
 800bfaa:	4601      	mov	r1, r0
 800bfac:	4605      	mov	r5, r0
 800bfae:	4648      	mov	r0, r9
 800bfb0:	f000 fc20 	bl	800c7f4 <__multiply>
 800bfb4:	9902      	ldr	r1, [sp, #8]
 800bfb6:	4680      	mov	r8, r0
 800bfb8:	4648      	mov	r0, r9
 800bfba:	f000 fb51 	bl	800c660 <_Bfree>
 800bfbe:	9b08      	ldr	r3, [sp, #32]
 800bfc0:	1b1b      	subs	r3, r3, r4
 800bfc2:	9308      	str	r3, [sp, #32]
 800bfc4:	f000 80b1 	beq.w	800c12a <_dtoa_r+0x8ea>
 800bfc8:	9a08      	ldr	r2, [sp, #32]
 800bfca:	4641      	mov	r1, r8
 800bfcc:	4648      	mov	r0, r9
 800bfce:	f000 fcb3 	bl	800c938 <__pow5mult>
 800bfd2:	9002      	str	r0, [sp, #8]
 800bfd4:	2101      	movs	r1, #1
 800bfd6:	4648      	mov	r0, r9
 800bfd8:	f000 fbf6 	bl	800c7c8 <__i2b>
 800bfdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800bfde:	4604      	mov	r4, r0
 800bfe0:	2b00      	cmp	r3, #0
 800bfe2:	f000 81d8 	beq.w	800c396 <_dtoa_r+0xb56>
 800bfe6:	461a      	mov	r2, r3
 800bfe8:	4601      	mov	r1, r0
 800bfea:	4648      	mov	r0, r9
 800bfec:	f000 fca4 	bl	800c938 <__pow5mult>
 800bff0:	9b07      	ldr	r3, [sp, #28]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	4604      	mov	r4, r0
 800bff6:	f300 809f 	bgt.w	800c138 <_dtoa_r+0x8f8>
 800bffa:	9b04      	ldr	r3, [sp, #16]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	f040 8097 	bne.w	800c130 <_dtoa_r+0x8f0>
 800c002:	9b05      	ldr	r3, [sp, #20]
 800c004:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c008:	2b00      	cmp	r3, #0
 800c00a:	f040 8093 	bne.w	800c134 <_dtoa_r+0x8f4>
 800c00e:	9b05      	ldr	r3, [sp, #20]
 800c010:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c014:	0d1b      	lsrs	r3, r3, #20
 800c016:	051b      	lsls	r3, r3, #20
 800c018:	b133      	cbz	r3, 800c028 <_dtoa_r+0x7e8>
 800c01a:	9b00      	ldr	r3, [sp, #0]
 800c01c:	3301      	adds	r3, #1
 800c01e:	9300      	str	r3, [sp, #0]
 800c020:	9b06      	ldr	r3, [sp, #24]
 800c022:	3301      	adds	r3, #1
 800c024:	9306      	str	r3, [sp, #24]
 800c026:	2301      	movs	r3, #1
 800c028:	9308      	str	r3, [sp, #32]
 800c02a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	f000 81b8 	beq.w	800c3a2 <_dtoa_r+0xb62>
 800c032:	6923      	ldr	r3, [r4, #16]
 800c034:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c038:	6918      	ldr	r0, [r3, #16]
 800c03a:	f000 fb79 	bl	800c730 <__hi0bits>
 800c03e:	f1c0 0020 	rsb	r0, r0, #32
 800c042:	9b06      	ldr	r3, [sp, #24]
 800c044:	4418      	add	r0, r3
 800c046:	f010 001f 	ands.w	r0, r0, #31
 800c04a:	f000 8082 	beq.w	800c152 <_dtoa_r+0x912>
 800c04e:	f1c0 0320 	rsb	r3, r0, #32
 800c052:	2b04      	cmp	r3, #4
 800c054:	dd73      	ble.n	800c13e <_dtoa_r+0x8fe>
 800c056:	9b00      	ldr	r3, [sp, #0]
 800c058:	f1c0 001c 	rsb	r0, r0, #28
 800c05c:	4403      	add	r3, r0
 800c05e:	9300      	str	r3, [sp, #0]
 800c060:	9b06      	ldr	r3, [sp, #24]
 800c062:	4403      	add	r3, r0
 800c064:	4406      	add	r6, r0
 800c066:	9306      	str	r3, [sp, #24]
 800c068:	9b00      	ldr	r3, [sp, #0]
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	dd05      	ble.n	800c07a <_dtoa_r+0x83a>
 800c06e:	9902      	ldr	r1, [sp, #8]
 800c070:	461a      	mov	r2, r3
 800c072:	4648      	mov	r0, r9
 800c074:	f000 fcba 	bl	800c9ec <__lshift>
 800c078:	9002      	str	r0, [sp, #8]
 800c07a:	9b06      	ldr	r3, [sp, #24]
 800c07c:	2b00      	cmp	r3, #0
 800c07e:	dd05      	ble.n	800c08c <_dtoa_r+0x84c>
 800c080:	4621      	mov	r1, r4
 800c082:	461a      	mov	r2, r3
 800c084:	4648      	mov	r0, r9
 800c086:	f000 fcb1 	bl	800c9ec <__lshift>
 800c08a:	4604      	mov	r4, r0
 800c08c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c08e:	2b00      	cmp	r3, #0
 800c090:	d061      	beq.n	800c156 <_dtoa_r+0x916>
 800c092:	9802      	ldr	r0, [sp, #8]
 800c094:	4621      	mov	r1, r4
 800c096:	f000 fd15 	bl	800cac4 <__mcmp>
 800c09a:	2800      	cmp	r0, #0
 800c09c:	da5b      	bge.n	800c156 <_dtoa_r+0x916>
 800c09e:	2300      	movs	r3, #0
 800c0a0:	9902      	ldr	r1, [sp, #8]
 800c0a2:	220a      	movs	r2, #10
 800c0a4:	4648      	mov	r0, r9
 800c0a6:	f000 fafd 	bl	800c6a4 <__multadd>
 800c0aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0ac:	9002      	str	r0, [sp, #8]
 800c0ae:	f107 38ff 	add.w	r8, r7, #4294967295
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	f000 8177 	beq.w	800c3a6 <_dtoa_r+0xb66>
 800c0b8:	4629      	mov	r1, r5
 800c0ba:	2300      	movs	r3, #0
 800c0bc:	220a      	movs	r2, #10
 800c0be:	4648      	mov	r0, r9
 800c0c0:	f000 faf0 	bl	800c6a4 <__multadd>
 800c0c4:	f1bb 0f00 	cmp.w	fp, #0
 800c0c8:	4605      	mov	r5, r0
 800c0ca:	dc6f      	bgt.n	800c1ac <_dtoa_r+0x96c>
 800c0cc:	9b07      	ldr	r3, [sp, #28]
 800c0ce:	2b02      	cmp	r3, #2
 800c0d0:	dc49      	bgt.n	800c166 <_dtoa_r+0x926>
 800c0d2:	e06b      	b.n	800c1ac <_dtoa_r+0x96c>
 800c0d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c0d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c0da:	e73c      	b.n	800bf56 <_dtoa_r+0x716>
 800c0dc:	3fe00000 	.word	0x3fe00000
 800c0e0:	40240000 	.word	0x40240000
 800c0e4:	9b03      	ldr	r3, [sp, #12]
 800c0e6:	1e5c      	subs	r4, r3, #1
 800c0e8:	9b08      	ldr	r3, [sp, #32]
 800c0ea:	42a3      	cmp	r3, r4
 800c0ec:	db09      	blt.n	800c102 <_dtoa_r+0x8c2>
 800c0ee:	1b1c      	subs	r4, r3, r4
 800c0f0:	9b03      	ldr	r3, [sp, #12]
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	f6bf af30 	bge.w	800bf58 <_dtoa_r+0x718>
 800c0f8:	9b00      	ldr	r3, [sp, #0]
 800c0fa:	9a03      	ldr	r2, [sp, #12]
 800c0fc:	1a9e      	subs	r6, r3, r2
 800c0fe:	2300      	movs	r3, #0
 800c100:	e72b      	b.n	800bf5a <_dtoa_r+0x71a>
 800c102:	9b08      	ldr	r3, [sp, #32]
 800c104:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c106:	9408      	str	r4, [sp, #32]
 800c108:	1ae3      	subs	r3, r4, r3
 800c10a:	441a      	add	r2, r3
 800c10c:	9e00      	ldr	r6, [sp, #0]
 800c10e:	9b03      	ldr	r3, [sp, #12]
 800c110:	920d      	str	r2, [sp, #52]	@ 0x34
 800c112:	2400      	movs	r4, #0
 800c114:	e721      	b.n	800bf5a <_dtoa_r+0x71a>
 800c116:	9c08      	ldr	r4, [sp, #32]
 800c118:	9e00      	ldr	r6, [sp, #0]
 800c11a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c11c:	e728      	b.n	800bf70 <_dtoa_r+0x730>
 800c11e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c122:	e751      	b.n	800bfc8 <_dtoa_r+0x788>
 800c124:	9a08      	ldr	r2, [sp, #32]
 800c126:	9902      	ldr	r1, [sp, #8]
 800c128:	e750      	b.n	800bfcc <_dtoa_r+0x78c>
 800c12a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c12e:	e751      	b.n	800bfd4 <_dtoa_r+0x794>
 800c130:	2300      	movs	r3, #0
 800c132:	e779      	b.n	800c028 <_dtoa_r+0x7e8>
 800c134:	9b04      	ldr	r3, [sp, #16]
 800c136:	e777      	b.n	800c028 <_dtoa_r+0x7e8>
 800c138:	2300      	movs	r3, #0
 800c13a:	9308      	str	r3, [sp, #32]
 800c13c:	e779      	b.n	800c032 <_dtoa_r+0x7f2>
 800c13e:	d093      	beq.n	800c068 <_dtoa_r+0x828>
 800c140:	9a00      	ldr	r2, [sp, #0]
 800c142:	331c      	adds	r3, #28
 800c144:	441a      	add	r2, r3
 800c146:	9200      	str	r2, [sp, #0]
 800c148:	9a06      	ldr	r2, [sp, #24]
 800c14a:	441a      	add	r2, r3
 800c14c:	441e      	add	r6, r3
 800c14e:	9206      	str	r2, [sp, #24]
 800c150:	e78a      	b.n	800c068 <_dtoa_r+0x828>
 800c152:	4603      	mov	r3, r0
 800c154:	e7f4      	b.n	800c140 <_dtoa_r+0x900>
 800c156:	9b03      	ldr	r3, [sp, #12]
 800c158:	2b00      	cmp	r3, #0
 800c15a:	46b8      	mov	r8, r7
 800c15c:	dc20      	bgt.n	800c1a0 <_dtoa_r+0x960>
 800c15e:	469b      	mov	fp, r3
 800c160:	9b07      	ldr	r3, [sp, #28]
 800c162:	2b02      	cmp	r3, #2
 800c164:	dd1e      	ble.n	800c1a4 <_dtoa_r+0x964>
 800c166:	f1bb 0f00 	cmp.w	fp, #0
 800c16a:	f47f adb1 	bne.w	800bcd0 <_dtoa_r+0x490>
 800c16e:	4621      	mov	r1, r4
 800c170:	465b      	mov	r3, fp
 800c172:	2205      	movs	r2, #5
 800c174:	4648      	mov	r0, r9
 800c176:	f000 fa95 	bl	800c6a4 <__multadd>
 800c17a:	4601      	mov	r1, r0
 800c17c:	4604      	mov	r4, r0
 800c17e:	9802      	ldr	r0, [sp, #8]
 800c180:	f000 fca0 	bl	800cac4 <__mcmp>
 800c184:	2800      	cmp	r0, #0
 800c186:	f77f ada3 	ble.w	800bcd0 <_dtoa_r+0x490>
 800c18a:	4656      	mov	r6, sl
 800c18c:	2331      	movs	r3, #49	@ 0x31
 800c18e:	f806 3b01 	strb.w	r3, [r6], #1
 800c192:	f108 0801 	add.w	r8, r8, #1
 800c196:	e59f      	b.n	800bcd8 <_dtoa_r+0x498>
 800c198:	9c03      	ldr	r4, [sp, #12]
 800c19a:	46b8      	mov	r8, r7
 800c19c:	4625      	mov	r5, r4
 800c19e:	e7f4      	b.n	800c18a <_dtoa_r+0x94a>
 800c1a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c1a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1a6:	2b00      	cmp	r3, #0
 800c1a8:	f000 8101 	beq.w	800c3ae <_dtoa_r+0xb6e>
 800c1ac:	2e00      	cmp	r6, #0
 800c1ae:	dd05      	ble.n	800c1bc <_dtoa_r+0x97c>
 800c1b0:	4629      	mov	r1, r5
 800c1b2:	4632      	mov	r2, r6
 800c1b4:	4648      	mov	r0, r9
 800c1b6:	f000 fc19 	bl	800c9ec <__lshift>
 800c1ba:	4605      	mov	r5, r0
 800c1bc:	9b08      	ldr	r3, [sp, #32]
 800c1be:	2b00      	cmp	r3, #0
 800c1c0:	d05c      	beq.n	800c27c <_dtoa_r+0xa3c>
 800c1c2:	6869      	ldr	r1, [r5, #4]
 800c1c4:	4648      	mov	r0, r9
 800c1c6:	f000 fa0b 	bl	800c5e0 <_Balloc>
 800c1ca:	4606      	mov	r6, r0
 800c1cc:	b928      	cbnz	r0, 800c1da <_dtoa_r+0x99a>
 800c1ce:	4b82      	ldr	r3, [pc, #520]	@ (800c3d8 <_dtoa_r+0xb98>)
 800c1d0:	4602      	mov	r2, r0
 800c1d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c1d6:	f7ff bb4a 	b.w	800b86e <_dtoa_r+0x2e>
 800c1da:	692a      	ldr	r2, [r5, #16]
 800c1dc:	3202      	adds	r2, #2
 800c1de:	0092      	lsls	r2, r2, #2
 800c1e0:	f105 010c 	add.w	r1, r5, #12
 800c1e4:	300c      	adds	r0, #12
 800c1e6:	f7ff fa94 	bl	800b712 <memcpy>
 800c1ea:	2201      	movs	r2, #1
 800c1ec:	4631      	mov	r1, r6
 800c1ee:	4648      	mov	r0, r9
 800c1f0:	f000 fbfc 	bl	800c9ec <__lshift>
 800c1f4:	f10a 0301 	add.w	r3, sl, #1
 800c1f8:	9300      	str	r3, [sp, #0]
 800c1fa:	eb0a 030b 	add.w	r3, sl, fp
 800c1fe:	9308      	str	r3, [sp, #32]
 800c200:	9b04      	ldr	r3, [sp, #16]
 800c202:	f003 0301 	and.w	r3, r3, #1
 800c206:	462f      	mov	r7, r5
 800c208:	9306      	str	r3, [sp, #24]
 800c20a:	4605      	mov	r5, r0
 800c20c:	9b00      	ldr	r3, [sp, #0]
 800c20e:	9802      	ldr	r0, [sp, #8]
 800c210:	4621      	mov	r1, r4
 800c212:	f103 3bff 	add.w	fp, r3, #4294967295
 800c216:	f7ff fa8a 	bl	800b72e <quorem>
 800c21a:	4603      	mov	r3, r0
 800c21c:	3330      	adds	r3, #48	@ 0x30
 800c21e:	9003      	str	r0, [sp, #12]
 800c220:	4639      	mov	r1, r7
 800c222:	9802      	ldr	r0, [sp, #8]
 800c224:	9309      	str	r3, [sp, #36]	@ 0x24
 800c226:	f000 fc4d 	bl	800cac4 <__mcmp>
 800c22a:	462a      	mov	r2, r5
 800c22c:	9004      	str	r0, [sp, #16]
 800c22e:	4621      	mov	r1, r4
 800c230:	4648      	mov	r0, r9
 800c232:	f000 fc63 	bl	800cafc <__mdiff>
 800c236:	68c2      	ldr	r2, [r0, #12]
 800c238:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c23a:	4606      	mov	r6, r0
 800c23c:	bb02      	cbnz	r2, 800c280 <_dtoa_r+0xa40>
 800c23e:	4601      	mov	r1, r0
 800c240:	9802      	ldr	r0, [sp, #8]
 800c242:	f000 fc3f 	bl	800cac4 <__mcmp>
 800c246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c248:	4602      	mov	r2, r0
 800c24a:	4631      	mov	r1, r6
 800c24c:	4648      	mov	r0, r9
 800c24e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c250:	9309      	str	r3, [sp, #36]	@ 0x24
 800c252:	f000 fa05 	bl	800c660 <_Bfree>
 800c256:	9b07      	ldr	r3, [sp, #28]
 800c258:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c25a:	9e00      	ldr	r6, [sp, #0]
 800c25c:	ea42 0103 	orr.w	r1, r2, r3
 800c260:	9b06      	ldr	r3, [sp, #24]
 800c262:	4319      	orrs	r1, r3
 800c264:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c266:	d10d      	bne.n	800c284 <_dtoa_r+0xa44>
 800c268:	2b39      	cmp	r3, #57	@ 0x39
 800c26a:	d027      	beq.n	800c2bc <_dtoa_r+0xa7c>
 800c26c:	9a04      	ldr	r2, [sp, #16]
 800c26e:	2a00      	cmp	r2, #0
 800c270:	dd01      	ble.n	800c276 <_dtoa_r+0xa36>
 800c272:	9b03      	ldr	r3, [sp, #12]
 800c274:	3331      	adds	r3, #49	@ 0x31
 800c276:	f88b 3000 	strb.w	r3, [fp]
 800c27a:	e52e      	b.n	800bcda <_dtoa_r+0x49a>
 800c27c:	4628      	mov	r0, r5
 800c27e:	e7b9      	b.n	800c1f4 <_dtoa_r+0x9b4>
 800c280:	2201      	movs	r2, #1
 800c282:	e7e2      	b.n	800c24a <_dtoa_r+0xa0a>
 800c284:	9904      	ldr	r1, [sp, #16]
 800c286:	2900      	cmp	r1, #0
 800c288:	db04      	blt.n	800c294 <_dtoa_r+0xa54>
 800c28a:	9807      	ldr	r0, [sp, #28]
 800c28c:	4301      	orrs	r1, r0
 800c28e:	9806      	ldr	r0, [sp, #24]
 800c290:	4301      	orrs	r1, r0
 800c292:	d120      	bne.n	800c2d6 <_dtoa_r+0xa96>
 800c294:	2a00      	cmp	r2, #0
 800c296:	ddee      	ble.n	800c276 <_dtoa_r+0xa36>
 800c298:	9902      	ldr	r1, [sp, #8]
 800c29a:	9300      	str	r3, [sp, #0]
 800c29c:	2201      	movs	r2, #1
 800c29e:	4648      	mov	r0, r9
 800c2a0:	f000 fba4 	bl	800c9ec <__lshift>
 800c2a4:	4621      	mov	r1, r4
 800c2a6:	9002      	str	r0, [sp, #8]
 800c2a8:	f000 fc0c 	bl	800cac4 <__mcmp>
 800c2ac:	2800      	cmp	r0, #0
 800c2ae:	9b00      	ldr	r3, [sp, #0]
 800c2b0:	dc02      	bgt.n	800c2b8 <_dtoa_r+0xa78>
 800c2b2:	d1e0      	bne.n	800c276 <_dtoa_r+0xa36>
 800c2b4:	07da      	lsls	r2, r3, #31
 800c2b6:	d5de      	bpl.n	800c276 <_dtoa_r+0xa36>
 800c2b8:	2b39      	cmp	r3, #57	@ 0x39
 800c2ba:	d1da      	bne.n	800c272 <_dtoa_r+0xa32>
 800c2bc:	2339      	movs	r3, #57	@ 0x39
 800c2be:	f88b 3000 	strb.w	r3, [fp]
 800c2c2:	4633      	mov	r3, r6
 800c2c4:	461e      	mov	r6, r3
 800c2c6:	3b01      	subs	r3, #1
 800c2c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c2cc:	2a39      	cmp	r2, #57	@ 0x39
 800c2ce:	d04e      	beq.n	800c36e <_dtoa_r+0xb2e>
 800c2d0:	3201      	adds	r2, #1
 800c2d2:	701a      	strb	r2, [r3, #0]
 800c2d4:	e501      	b.n	800bcda <_dtoa_r+0x49a>
 800c2d6:	2a00      	cmp	r2, #0
 800c2d8:	dd03      	ble.n	800c2e2 <_dtoa_r+0xaa2>
 800c2da:	2b39      	cmp	r3, #57	@ 0x39
 800c2dc:	d0ee      	beq.n	800c2bc <_dtoa_r+0xa7c>
 800c2de:	3301      	adds	r3, #1
 800c2e0:	e7c9      	b.n	800c276 <_dtoa_r+0xa36>
 800c2e2:	9a00      	ldr	r2, [sp, #0]
 800c2e4:	9908      	ldr	r1, [sp, #32]
 800c2e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c2ea:	428a      	cmp	r2, r1
 800c2ec:	d028      	beq.n	800c340 <_dtoa_r+0xb00>
 800c2ee:	9902      	ldr	r1, [sp, #8]
 800c2f0:	2300      	movs	r3, #0
 800c2f2:	220a      	movs	r2, #10
 800c2f4:	4648      	mov	r0, r9
 800c2f6:	f000 f9d5 	bl	800c6a4 <__multadd>
 800c2fa:	42af      	cmp	r7, r5
 800c2fc:	9002      	str	r0, [sp, #8]
 800c2fe:	f04f 0300 	mov.w	r3, #0
 800c302:	f04f 020a 	mov.w	r2, #10
 800c306:	4639      	mov	r1, r7
 800c308:	4648      	mov	r0, r9
 800c30a:	d107      	bne.n	800c31c <_dtoa_r+0xadc>
 800c30c:	f000 f9ca 	bl	800c6a4 <__multadd>
 800c310:	4607      	mov	r7, r0
 800c312:	4605      	mov	r5, r0
 800c314:	9b00      	ldr	r3, [sp, #0]
 800c316:	3301      	adds	r3, #1
 800c318:	9300      	str	r3, [sp, #0]
 800c31a:	e777      	b.n	800c20c <_dtoa_r+0x9cc>
 800c31c:	f000 f9c2 	bl	800c6a4 <__multadd>
 800c320:	4629      	mov	r1, r5
 800c322:	4607      	mov	r7, r0
 800c324:	2300      	movs	r3, #0
 800c326:	220a      	movs	r2, #10
 800c328:	4648      	mov	r0, r9
 800c32a:	f000 f9bb 	bl	800c6a4 <__multadd>
 800c32e:	4605      	mov	r5, r0
 800c330:	e7f0      	b.n	800c314 <_dtoa_r+0xad4>
 800c332:	f1bb 0f00 	cmp.w	fp, #0
 800c336:	bfcc      	ite	gt
 800c338:	465e      	movgt	r6, fp
 800c33a:	2601      	movle	r6, #1
 800c33c:	4456      	add	r6, sl
 800c33e:	2700      	movs	r7, #0
 800c340:	9902      	ldr	r1, [sp, #8]
 800c342:	9300      	str	r3, [sp, #0]
 800c344:	2201      	movs	r2, #1
 800c346:	4648      	mov	r0, r9
 800c348:	f000 fb50 	bl	800c9ec <__lshift>
 800c34c:	4621      	mov	r1, r4
 800c34e:	9002      	str	r0, [sp, #8]
 800c350:	f000 fbb8 	bl	800cac4 <__mcmp>
 800c354:	2800      	cmp	r0, #0
 800c356:	dcb4      	bgt.n	800c2c2 <_dtoa_r+0xa82>
 800c358:	d102      	bne.n	800c360 <_dtoa_r+0xb20>
 800c35a:	9b00      	ldr	r3, [sp, #0]
 800c35c:	07db      	lsls	r3, r3, #31
 800c35e:	d4b0      	bmi.n	800c2c2 <_dtoa_r+0xa82>
 800c360:	4633      	mov	r3, r6
 800c362:	461e      	mov	r6, r3
 800c364:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c368:	2a30      	cmp	r2, #48	@ 0x30
 800c36a:	d0fa      	beq.n	800c362 <_dtoa_r+0xb22>
 800c36c:	e4b5      	b.n	800bcda <_dtoa_r+0x49a>
 800c36e:	459a      	cmp	sl, r3
 800c370:	d1a8      	bne.n	800c2c4 <_dtoa_r+0xa84>
 800c372:	2331      	movs	r3, #49	@ 0x31
 800c374:	f108 0801 	add.w	r8, r8, #1
 800c378:	f88a 3000 	strb.w	r3, [sl]
 800c37c:	e4ad      	b.n	800bcda <_dtoa_r+0x49a>
 800c37e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c380:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c3dc <_dtoa_r+0xb9c>
 800c384:	b11b      	cbz	r3, 800c38e <_dtoa_r+0xb4e>
 800c386:	f10a 0308 	add.w	r3, sl, #8
 800c38a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c38c:	6013      	str	r3, [r2, #0]
 800c38e:	4650      	mov	r0, sl
 800c390:	b017      	add	sp, #92	@ 0x5c
 800c392:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c396:	9b07      	ldr	r3, [sp, #28]
 800c398:	2b01      	cmp	r3, #1
 800c39a:	f77f ae2e 	ble.w	800bffa <_dtoa_r+0x7ba>
 800c39e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3a0:	9308      	str	r3, [sp, #32]
 800c3a2:	2001      	movs	r0, #1
 800c3a4:	e64d      	b.n	800c042 <_dtoa_r+0x802>
 800c3a6:	f1bb 0f00 	cmp.w	fp, #0
 800c3aa:	f77f aed9 	ble.w	800c160 <_dtoa_r+0x920>
 800c3ae:	4656      	mov	r6, sl
 800c3b0:	9802      	ldr	r0, [sp, #8]
 800c3b2:	4621      	mov	r1, r4
 800c3b4:	f7ff f9bb 	bl	800b72e <quorem>
 800c3b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c3bc:	f806 3b01 	strb.w	r3, [r6], #1
 800c3c0:	eba6 020a 	sub.w	r2, r6, sl
 800c3c4:	4593      	cmp	fp, r2
 800c3c6:	ddb4      	ble.n	800c332 <_dtoa_r+0xaf2>
 800c3c8:	9902      	ldr	r1, [sp, #8]
 800c3ca:	2300      	movs	r3, #0
 800c3cc:	220a      	movs	r2, #10
 800c3ce:	4648      	mov	r0, r9
 800c3d0:	f000 f968 	bl	800c6a4 <__multadd>
 800c3d4:	9002      	str	r0, [sp, #8]
 800c3d6:	e7eb      	b.n	800c3b0 <_dtoa_r+0xb70>
 800c3d8:	0800d4d4 	.word	0x0800d4d4
 800c3dc:	0800d458 	.word	0x0800d458

0800c3e0 <_free_r>:
 800c3e0:	b538      	push	{r3, r4, r5, lr}
 800c3e2:	4605      	mov	r5, r0
 800c3e4:	2900      	cmp	r1, #0
 800c3e6:	d041      	beq.n	800c46c <_free_r+0x8c>
 800c3e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3ec:	1f0c      	subs	r4, r1, #4
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	bfb8      	it	lt
 800c3f2:	18e4      	addlt	r4, r4, r3
 800c3f4:	f000 f8e8 	bl	800c5c8 <__malloc_lock>
 800c3f8:	4a1d      	ldr	r2, [pc, #116]	@ (800c470 <_free_r+0x90>)
 800c3fa:	6813      	ldr	r3, [r2, #0]
 800c3fc:	b933      	cbnz	r3, 800c40c <_free_r+0x2c>
 800c3fe:	6063      	str	r3, [r4, #4]
 800c400:	6014      	str	r4, [r2, #0]
 800c402:	4628      	mov	r0, r5
 800c404:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c408:	f000 b8e4 	b.w	800c5d4 <__malloc_unlock>
 800c40c:	42a3      	cmp	r3, r4
 800c40e:	d908      	bls.n	800c422 <_free_r+0x42>
 800c410:	6820      	ldr	r0, [r4, #0]
 800c412:	1821      	adds	r1, r4, r0
 800c414:	428b      	cmp	r3, r1
 800c416:	bf01      	itttt	eq
 800c418:	6819      	ldreq	r1, [r3, #0]
 800c41a:	685b      	ldreq	r3, [r3, #4]
 800c41c:	1809      	addeq	r1, r1, r0
 800c41e:	6021      	streq	r1, [r4, #0]
 800c420:	e7ed      	b.n	800c3fe <_free_r+0x1e>
 800c422:	461a      	mov	r2, r3
 800c424:	685b      	ldr	r3, [r3, #4]
 800c426:	b10b      	cbz	r3, 800c42c <_free_r+0x4c>
 800c428:	42a3      	cmp	r3, r4
 800c42a:	d9fa      	bls.n	800c422 <_free_r+0x42>
 800c42c:	6811      	ldr	r1, [r2, #0]
 800c42e:	1850      	adds	r0, r2, r1
 800c430:	42a0      	cmp	r0, r4
 800c432:	d10b      	bne.n	800c44c <_free_r+0x6c>
 800c434:	6820      	ldr	r0, [r4, #0]
 800c436:	4401      	add	r1, r0
 800c438:	1850      	adds	r0, r2, r1
 800c43a:	4283      	cmp	r3, r0
 800c43c:	6011      	str	r1, [r2, #0]
 800c43e:	d1e0      	bne.n	800c402 <_free_r+0x22>
 800c440:	6818      	ldr	r0, [r3, #0]
 800c442:	685b      	ldr	r3, [r3, #4]
 800c444:	6053      	str	r3, [r2, #4]
 800c446:	4408      	add	r0, r1
 800c448:	6010      	str	r0, [r2, #0]
 800c44a:	e7da      	b.n	800c402 <_free_r+0x22>
 800c44c:	d902      	bls.n	800c454 <_free_r+0x74>
 800c44e:	230c      	movs	r3, #12
 800c450:	602b      	str	r3, [r5, #0]
 800c452:	e7d6      	b.n	800c402 <_free_r+0x22>
 800c454:	6820      	ldr	r0, [r4, #0]
 800c456:	1821      	adds	r1, r4, r0
 800c458:	428b      	cmp	r3, r1
 800c45a:	bf04      	itt	eq
 800c45c:	6819      	ldreq	r1, [r3, #0]
 800c45e:	685b      	ldreq	r3, [r3, #4]
 800c460:	6063      	str	r3, [r4, #4]
 800c462:	bf04      	itt	eq
 800c464:	1809      	addeq	r1, r1, r0
 800c466:	6021      	streq	r1, [r4, #0]
 800c468:	6054      	str	r4, [r2, #4]
 800c46a:	e7ca      	b.n	800c402 <_free_r+0x22>
 800c46c:	bd38      	pop	{r3, r4, r5, pc}
 800c46e:	bf00      	nop
 800c470:	20008e80 	.word	0x20008e80

0800c474 <malloc>:
 800c474:	4b02      	ldr	r3, [pc, #8]	@ (800c480 <malloc+0xc>)
 800c476:	4601      	mov	r1, r0
 800c478:	6818      	ldr	r0, [r3, #0]
 800c47a:	f000 b825 	b.w	800c4c8 <_malloc_r>
 800c47e:	bf00      	nop
 800c480:	20000024 	.word	0x20000024

0800c484 <sbrk_aligned>:
 800c484:	b570      	push	{r4, r5, r6, lr}
 800c486:	4e0f      	ldr	r6, [pc, #60]	@ (800c4c4 <sbrk_aligned+0x40>)
 800c488:	460c      	mov	r4, r1
 800c48a:	6831      	ldr	r1, [r6, #0]
 800c48c:	4605      	mov	r5, r0
 800c48e:	b911      	cbnz	r1, 800c496 <sbrk_aligned+0x12>
 800c490:	f000 fe92 	bl	800d1b8 <_sbrk_r>
 800c494:	6030      	str	r0, [r6, #0]
 800c496:	4621      	mov	r1, r4
 800c498:	4628      	mov	r0, r5
 800c49a:	f000 fe8d 	bl	800d1b8 <_sbrk_r>
 800c49e:	1c43      	adds	r3, r0, #1
 800c4a0:	d103      	bne.n	800c4aa <sbrk_aligned+0x26>
 800c4a2:	f04f 34ff 	mov.w	r4, #4294967295
 800c4a6:	4620      	mov	r0, r4
 800c4a8:	bd70      	pop	{r4, r5, r6, pc}
 800c4aa:	1cc4      	adds	r4, r0, #3
 800c4ac:	f024 0403 	bic.w	r4, r4, #3
 800c4b0:	42a0      	cmp	r0, r4
 800c4b2:	d0f8      	beq.n	800c4a6 <sbrk_aligned+0x22>
 800c4b4:	1a21      	subs	r1, r4, r0
 800c4b6:	4628      	mov	r0, r5
 800c4b8:	f000 fe7e 	bl	800d1b8 <_sbrk_r>
 800c4bc:	3001      	adds	r0, #1
 800c4be:	d1f2      	bne.n	800c4a6 <sbrk_aligned+0x22>
 800c4c0:	e7ef      	b.n	800c4a2 <sbrk_aligned+0x1e>
 800c4c2:	bf00      	nop
 800c4c4:	20008e7c 	.word	0x20008e7c

0800c4c8 <_malloc_r>:
 800c4c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c4cc:	1ccd      	adds	r5, r1, #3
 800c4ce:	f025 0503 	bic.w	r5, r5, #3
 800c4d2:	3508      	adds	r5, #8
 800c4d4:	2d0c      	cmp	r5, #12
 800c4d6:	bf38      	it	cc
 800c4d8:	250c      	movcc	r5, #12
 800c4da:	2d00      	cmp	r5, #0
 800c4dc:	4606      	mov	r6, r0
 800c4de:	db01      	blt.n	800c4e4 <_malloc_r+0x1c>
 800c4e0:	42a9      	cmp	r1, r5
 800c4e2:	d904      	bls.n	800c4ee <_malloc_r+0x26>
 800c4e4:	230c      	movs	r3, #12
 800c4e6:	6033      	str	r3, [r6, #0]
 800c4e8:	2000      	movs	r0, #0
 800c4ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c4ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c5c4 <_malloc_r+0xfc>
 800c4f2:	f000 f869 	bl	800c5c8 <__malloc_lock>
 800c4f6:	f8d8 3000 	ldr.w	r3, [r8]
 800c4fa:	461c      	mov	r4, r3
 800c4fc:	bb44      	cbnz	r4, 800c550 <_malloc_r+0x88>
 800c4fe:	4629      	mov	r1, r5
 800c500:	4630      	mov	r0, r6
 800c502:	f7ff ffbf 	bl	800c484 <sbrk_aligned>
 800c506:	1c43      	adds	r3, r0, #1
 800c508:	4604      	mov	r4, r0
 800c50a:	d158      	bne.n	800c5be <_malloc_r+0xf6>
 800c50c:	f8d8 4000 	ldr.w	r4, [r8]
 800c510:	4627      	mov	r7, r4
 800c512:	2f00      	cmp	r7, #0
 800c514:	d143      	bne.n	800c59e <_malloc_r+0xd6>
 800c516:	2c00      	cmp	r4, #0
 800c518:	d04b      	beq.n	800c5b2 <_malloc_r+0xea>
 800c51a:	6823      	ldr	r3, [r4, #0]
 800c51c:	4639      	mov	r1, r7
 800c51e:	4630      	mov	r0, r6
 800c520:	eb04 0903 	add.w	r9, r4, r3
 800c524:	f000 fe48 	bl	800d1b8 <_sbrk_r>
 800c528:	4581      	cmp	r9, r0
 800c52a:	d142      	bne.n	800c5b2 <_malloc_r+0xea>
 800c52c:	6821      	ldr	r1, [r4, #0]
 800c52e:	1a6d      	subs	r5, r5, r1
 800c530:	4629      	mov	r1, r5
 800c532:	4630      	mov	r0, r6
 800c534:	f7ff ffa6 	bl	800c484 <sbrk_aligned>
 800c538:	3001      	adds	r0, #1
 800c53a:	d03a      	beq.n	800c5b2 <_malloc_r+0xea>
 800c53c:	6823      	ldr	r3, [r4, #0]
 800c53e:	442b      	add	r3, r5
 800c540:	6023      	str	r3, [r4, #0]
 800c542:	f8d8 3000 	ldr.w	r3, [r8]
 800c546:	685a      	ldr	r2, [r3, #4]
 800c548:	bb62      	cbnz	r2, 800c5a4 <_malloc_r+0xdc>
 800c54a:	f8c8 7000 	str.w	r7, [r8]
 800c54e:	e00f      	b.n	800c570 <_malloc_r+0xa8>
 800c550:	6822      	ldr	r2, [r4, #0]
 800c552:	1b52      	subs	r2, r2, r5
 800c554:	d420      	bmi.n	800c598 <_malloc_r+0xd0>
 800c556:	2a0b      	cmp	r2, #11
 800c558:	d917      	bls.n	800c58a <_malloc_r+0xc2>
 800c55a:	1961      	adds	r1, r4, r5
 800c55c:	42a3      	cmp	r3, r4
 800c55e:	6025      	str	r5, [r4, #0]
 800c560:	bf18      	it	ne
 800c562:	6059      	strne	r1, [r3, #4]
 800c564:	6863      	ldr	r3, [r4, #4]
 800c566:	bf08      	it	eq
 800c568:	f8c8 1000 	streq.w	r1, [r8]
 800c56c:	5162      	str	r2, [r4, r5]
 800c56e:	604b      	str	r3, [r1, #4]
 800c570:	4630      	mov	r0, r6
 800c572:	f000 f82f 	bl	800c5d4 <__malloc_unlock>
 800c576:	f104 000b 	add.w	r0, r4, #11
 800c57a:	1d23      	adds	r3, r4, #4
 800c57c:	f020 0007 	bic.w	r0, r0, #7
 800c580:	1ac2      	subs	r2, r0, r3
 800c582:	bf1c      	itt	ne
 800c584:	1a1b      	subne	r3, r3, r0
 800c586:	50a3      	strne	r3, [r4, r2]
 800c588:	e7af      	b.n	800c4ea <_malloc_r+0x22>
 800c58a:	6862      	ldr	r2, [r4, #4]
 800c58c:	42a3      	cmp	r3, r4
 800c58e:	bf0c      	ite	eq
 800c590:	f8c8 2000 	streq.w	r2, [r8]
 800c594:	605a      	strne	r2, [r3, #4]
 800c596:	e7eb      	b.n	800c570 <_malloc_r+0xa8>
 800c598:	4623      	mov	r3, r4
 800c59a:	6864      	ldr	r4, [r4, #4]
 800c59c:	e7ae      	b.n	800c4fc <_malloc_r+0x34>
 800c59e:	463c      	mov	r4, r7
 800c5a0:	687f      	ldr	r7, [r7, #4]
 800c5a2:	e7b6      	b.n	800c512 <_malloc_r+0x4a>
 800c5a4:	461a      	mov	r2, r3
 800c5a6:	685b      	ldr	r3, [r3, #4]
 800c5a8:	42a3      	cmp	r3, r4
 800c5aa:	d1fb      	bne.n	800c5a4 <_malloc_r+0xdc>
 800c5ac:	2300      	movs	r3, #0
 800c5ae:	6053      	str	r3, [r2, #4]
 800c5b0:	e7de      	b.n	800c570 <_malloc_r+0xa8>
 800c5b2:	230c      	movs	r3, #12
 800c5b4:	6033      	str	r3, [r6, #0]
 800c5b6:	4630      	mov	r0, r6
 800c5b8:	f000 f80c 	bl	800c5d4 <__malloc_unlock>
 800c5bc:	e794      	b.n	800c4e8 <_malloc_r+0x20>
 800c5be:	6005      	str	r5, [r0, #0]
 800c5c0:	e7d6      	b.n	800c570 <_malloc_r+0xa8>
 800c5c2:	bf00      	nop
 800c5c4:	20008e80 	.word	0x20008e80

0800c5c8 <__malloc_lock>:
 800c5c8:	4801      	ldr	r0, [pc, #4]	@ (800c5d0 <__malloc_lock+0x8>)
 800c5ca:	f7ff b8a0 	b.w	800b70e <__retarget_lock_acquire_recursive>
 800c5ce:	bf00      	nop
 800c5d0:	20008e78 	.word	0x20008e78

0800c5d4 <__malloc_unlock>:
 800c5d4:	4801      	ldr	r0, [pc, #4]	@ (800c5dc <__malloc_unlock+0x8>)
 800c5d6:	f7ff b89b 	b.w	800b710 <__retarget_lock_release_recursive>
 800c5da:	bf00      	nop
 800c5dc:	20008e78 	.word	0x20008e78

0800c5e0 <_Balloc>:
 800c5e0:	b570      	push	{r4, r5, r6, lr}
 800c5e2:	69c6      	ldr	r6, [r0, #28]
 800c5e4:	4604      	mov	r4, r0
 800c5e6:	460d      	mov	r5, r1
 800c5e8:	b976      	cbnz	r6, 800c608 <_Balloc+0x28>
 800c5ea:	2010      	movs	r0, #16
 800c5ec:	f7ff ff42 	bl	800c474 <malloc>
 800c5f0:	4602      	mov	r2, r0
 800c5f2:	61e0      	str	r0, [r4, #28]
 800c5f4:	b920      	cbnz	r0, 800c600 <_Balloc+0x20>
 800c5f6:	4b18      	ldr	r3, [pc, #96]	@ (800c658 <_Balloc+0x78>)
 800c5f8:	4818      	ldr	r0, [pc, #96]	@ (800c65c <_Balloc+0x7c>)
 800c5fa:	216b      	movs	r1, #107	@ 0x6b
 800c5fc:	f000 fdec 	bl	800d1d8 <__assert_func>
 800c600:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c604:	6006      	str	r6, [r0, #0]
 800c606:	60c6      	str	r6, [r0, #12]
 800c608:	69e6      	ldr	r6, [r4, #28]
 800c60a:	68f3      	ldr	r3, [r6, #12]
 800c60c:	b183      	cbz	r3, 800c630 <_Balloc+0x50>
 800c60e:	69e3      	ldr	r3, [r4, #28]
 800c610:	68db      	ldr	r3, [r3, #12]
 800c612:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c616:	b9b8      	cbnz	r0, 800c648 <_Balloc+0x68>
 800c618:	2101      	movs	r1, #1
 800c61a:	fa01 f605 	lsl.w	r6, r1, r5
 800c61e:	1d72      	adds	r2, r6, #5
 800c620:	0092      	lsls	r2, r2, #2
 800c622:	4620      	mov	r0, r4
 800c624:	f000 fdf6 	bl	800d214 <_calloc_r>
 800c628:	b160      	cbz	r0, 800c644 <_Balloc+0x64>
 800c62a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c62e:	e00e      	b.n	800c64e <_Balloc+0x6e>
 800c630:	2221      	movs	r2, #33	@ 0x21
 800c632:	2104      	movs	r1, #4
 800c634:	4620      	mov	r0, r4
 800c636:	f000 fded 	bl	800d214 <_calloc_r>
 800c63a:	69e3      	ldr	r3, [r4, #28]
 800c63c:	60f0      	str	r0, [r6, #12]
 800c63e:	68db      	ldr	r3, [r3, #12]
 800c640:	2b00      	cmp	r3, #0
 800c642:	d1e4      	bne.n	800c60e <_Balloc+0x2e>
 800c644:	2000      	movs	r0, #0
 800c646:	bd70      	pop	{r4, r5, r6, pc}
 800c648:	6802      	ldr	r2, [r0, #0]
 800c64a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c64e:	2300      	movs	r3, #0
 800c650:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c654:	e7f7      	b.n	800c646 <_Balloc+0x66>
 800c656:	bf00      	nop
 800c658:	0800d465 	.word	0x0800d465
 800c65c:	0800d4e5 	.word	0x0800d4e5

0800c660 <_Bfree>:
 800c660:	b570      	push	{r4, r5, r6, lr}
 800c662:	69c6      	ldr	r6, [r0, #28]
 800c664:	4605      	mov	r5, r0
 800c666:	460c      	mov	r4, r1
 800c668:	b976      	cbnz	r6, 800c688 <_Bfree+0x28>
 800c66a:	2010      	movs	r0, #16
 800c66c:	f7ff ff02 	bl	800c474 <malloc>
 800c670:	4602      	mov	r2, r0
 800c672:	61e8      	str	r0, [r5, #28]
 800c674:	b920      	cbnz	r0, 800c680 <_Bfree+0x20>
 800c676:	4b09      	ldr	r3, [pc, #36]	@ (800c69c <_Bfree+0x3c>)
 800c678:	4809      	ldr	r0, [pc, #36]	@ (800c6a0 <_Bfree+0x40>)
 800c67a:	218f      	movs	r1, #143	@ 0x8f
 800c67c:	f000 fdac 	bl	800d1d8 <__assert_func>
 800c680:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c684:	6006      	str	r6, [r0, #0]
 800c686:	60c6      	str	r6, [r0, #12]
 800c688:	b13c      	cbz	r4, 800c69a <_Bfree+0x3a>
 800c68a:	69eb      	ldr	r3, [r5, #28]
 800c68c:	6862      	ldr	r2, [r4, #4]
 800c68e:	68db      	ldr	r3, [r3, #12]
 800c690:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c694:	6021      	str	r1, [r4, #0]
 800c696:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c69a:	bd70      	pop	{r4, r5, r6, pc}
 800c69c:	0800d465 	.word	0x0800d465
 800c6a0:	0800d4e5 	.word	0x0800d4e5

0800c6a4 <__multadd>:
 800c6a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c6a8:	690d      	ldr	r5, [r1, #16]
 800c6aa:	4607      	mov	r7, r0
 800c6ac:	460c      	mov	r4, r1
 800c6ae:	461e      	mov	r6, r3
 800c6b0:	f101 0c14 	add.w	ip, r1, #20
 800c6b4:	2000      	movs	r0, #0
 800c6b6:	f8dc 3000 	ldr.w	r3, [ip]
 800c6ba:	b299      	uxth	r1, r3
 800c6bc:	fb02 6101 	mla	r1, r2, r1, r6
 800c6c0:	0c1e      	lsrs	r6, r3, #16
 800c6c2:	0c0b      	lsrs	r3, r1, #16
 800c6c4:	fb02 3306 	mla	r3, r2, r6, r3
 800c6c8:	b289      	uxth	r1, r1
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c6d0:	4285      	cmp	r5, r0
 800c6d2:	f84c 1b04 	str.w	r1, [ip], #4
 800c6d6:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c6da:	dcec      	bgt.n	800c6b6 <__multadd+0x12>
 800c6dc:	b30e      	cbz	r6, 800c722 <__multadd+0x7e>
 800c6de:	68a3      	ldr	r3, [r4, #8]
 800c6e0:	42ab      	cmp	r3, r5
 800c6e2:	dc19      	bgt.n	800c718 <__multadd+0x74>
 800c6e4:	6861      	ldr	r1, [r4, #4]
 800c6e6:	4638      	mov	r0, r7
 800c6e8:	3101      	adds	r1, #1
 800c6ea:	f7ff ff79 	bl	800c5e0 <_Balloc>
 800c6ee:	4680      	mov	r8, r0
 800c6f0:	b928      	cbnz	r0, 800c6fe <__multadd+0x5a>
 800c6f2:	4602      	mov	r2, r0
 800c6f4:	4b0c      	ldr	r3, [pc, #48]	@ (800c728 <__multadd+0x84>)
 800c6f6:	480d      	ldr	r0, [pc, #52]	@ (800c72c <__multadd+0x88>)
 800c6f8:	21ba      	movs	r1, #186	@ 0xba
 800c6fa:	f000 fd6d 	bl	800d1d8 <__assert_func>
 800c6fe:	6922      	ldr	r2, [r4, #16]
 800c700:	3202      	adds	r2, #2
 800c702:	f104 010c 	add.w	r1, r4, #12
 800c706:	0092      	lsls	r2, r2, #2
 800c708:	300c      	adds	r0, #12
 800c70a:	f7ff f802 	bl	800b712 <memcpy>
 800c70e:	4621      	mov	r1, r4
 800c710:	4638      	mov	r0, r7
 800c712:	f7ff ffa5 	bl	800c660 <_Bfree>
 800c716:	4644      	mov	r4, r8
 800c718:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c71c:	3501      	adds	r5, #1
 800c71e:	615e      	str	r6, [r3, #20]
 800c720:	6125      	str	r5, [r4, #16]
 800c722:	4620      	mov	r0, r4
 800c724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c728:	0800d4d4 	.word	0x0800d4d4
 800c72c:	0800d4e5 	.word	0x0800d4e5

0800c730 <__hi0bits>:
 800c730:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c734:	4603      	mov	r3, r0
 800c736:	bf36      	itet	cc
 800c738:	0403      	lslcc	r3, r0, #16
 800c73a:	2000      	movcs	r0, #0
 800c73c:	2010      	movcc	r0, #16
 800c73e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800c742:	bf3c      	itt	cc
 800c744:	021b      	lslcc	r3, r3, #8
 800c746:	3008      	addcc	r0, #8
 800c748:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c74c:	bf3c      	itt	cc
 800c74e:	011b      	lslcc	r3, r3, #4
 800c750:	3004      	addcc	r0, #4
 800c752:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800c756:	bf3c      	itt	cc
 800c758:	009b      	lslcc	r3, r3, #2
 800c75a:	3002      	addcc	r0, #2
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	db05      	blt.n	800c76c <__hi0bits+0x3c>
 800c760:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800c764:	f100 0001 	add.w	r0, r0, #1
 800c768:	bf08      	it	eq
 800c76a:	2020      	moveq	r0, #32
 800c76c:	4770      	bx	lr

0800c76e <__lo0bits>:
 800c76e:	6803      	ldr	r3, [r0, #0]
 800c770:	4602      	mov	r2, r0
 800c772:	f013 0007 	ands.w	r0, r3, #7
 800c776:	d00b      	beq.n	800c790 <__lo0bits+0x22>
 800c778:	07d9      	lsls	r1, r3, #31
 800c77a:	d421      	bmi.n	800c7c0 <__lo0bits+0x52>
 800c77c:	0798      	lsls	r0, r3, #30
 800c77e:	bf49      	itett	mi
 800c780:	085b      	lsrmi	r3, r3, #1
 800c782:	089b      	lsrpl	r3, r3, #2
 800c784:	2001      	movmi	r0, #1
 800c786:	6013      	strmi	r3, [r2, #0]
 800c788:	bf5c      	itt	pl
 800c78a:	6013      	strpl	r3, [r2, #0]
 800c78c:	2002      	movpl	r0, #2
 800c78e:	4770      	bx	lr
 800c790:	b299      	uxth	r1, r3
 800c792:	b909      	cbnz	r1, 800c798 <__lo0bits+0x2a>
 800c794:	0c1b      	lsrs	r3, r3, #16
 800c796:	2010      	movs	r0, #16
 800c798:	b2d9      	uxtb	r1, r3
 800c79a:	b909      	cbnz	r1, 800c7a0 <__lo0bits+0x32>
 800c79c:	3008      	adds	r0, #8
 800c79e:	0a1b      	lsrs	r3, r3, #8
 800c7a0:	0719      	lsls	r1, r3, #28
 800c7a2:	bf04      	itt	eq
 800c7a4:	091b      	lsreq	r3, r3, #4
 800c7a6:	3004      	addeq	r0, #4
 800c7a8:	0799      	lsls	r1, r3, #30
 800c7aa:	bf04      	itt	eq
 800c7ac:	089b      	lsreq	r3, r3, #2
 800c7ae:	3002      	addeq	r0, #2
 800c7b0:	07d9      	lsls	r1, r3, #31
 800c7b2:	d403      	bmi.n	800c7bc <__lo0bits+0x4e>
 800c7b4:	085b      	lsrs	r3, r3, #1
 800c7b6:	f100 0001 	add.w	r0, r0, #1
 800c7ba:	d003      	beq.n	800c7c4 <__lo0bits+0x56>
 800c7bc:	6013      	str	r3, [r2, #0]
 800c7be:	4770      	bx	lr
 800c7c0:	2000      	movs	r0, #0
 800c7c2:	4770      	bx	lr
 800c7c4:	2020      	movs	r0, #32
 800c7c6:	4770      	bx	lr

0800c7c8 <__i2b>:
 800c7c8:	b510      	push	{r4, lr}
 800c7ca:	460c      	mov	r4, r1
 800c7cc:	2101      	movs	r1, #1
 800c7ce:	f7ff ff07 	bl	800c5e0 <_Balloc>
 800c7d2:	4602      	mov	r2, r0
 800c7d4:	b928      	cbnz	r0, 800c7e2 <__i2b+0x1a>
 800c7d6:	4b05      	ldr	r3, [pc, #20]	@ (800c7ec <__i2b+0x24>)
 800c7d8:	4805      	ldr	r0, [pc, #20]	@ (800c7f0 <__i2b+0x28>)
 800c7da:	f240 1145 	movw	r1, #325	@ 0x145
 800c7de:	f000 fcfb 	bl	800d1d8 <__assert_func>
 800c7e2:	2301      	movs	r3, #1
 800c7e4:	6144      	str	r4, [r0, #20]
 800c7e6:	6103      	str	r3, [r0, #16]
 800c7e8:	bd10      	pop	{r4, pc}
 800c7ea:	bf00      	nop
 800c7ec:	0800d4d4 	.word	0x0800d4d4
 800c7f0:	0800d4e5 	.word	0x0800d4e5

0800c7f4 <__multiply>:
 800c7f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c7f8:	4617      	mov	r7, r2
 800c7fa:	690a      	ldr	r2, [r1, #16]
 800c7fc:	693b      	ldr	r3, [r7, #16]
 800c7fe:	429a      	cmp	r2, r3
 800c800:	bfa8      	it	ge
 800c802:	463b      	movge	r3, r7
 800c804:	4689      	mov	r9, r1
 800c806:	bfa4      	itt	ge
 800c808:	460f      	movge	r7, r1
 800c80a:	4699      	movge	r9, r3
 800c80c:	693d      	ldr	r5, [r7, #16]
 800c80e:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800c812:	68bb      	ldr	r3, [r7, #8]
 800c814:	6879      	ldr	r1, [r7, #4]
 800c816:	eb05 060a 	add.w	r6, r5, sl
 800c81a:	42b3      	cmp	r3, r6
 800c81c:	b085      	sub	sp, #20
 800c81e:	bfb8      	it	lt
 800c820:	3101      	addlt	r1, #1
 800c822:	f7ff fedd 	bl	800c5e0 <_Balloc>
 800c826:	b930      	cbnz	r0, 800c836 <__multiply+0x42>
 800c828:	4602      	mov	r2, r0
 800c82a:	4b41      	ldr	r3, [pc, #260]	@ (800c930 <__multiply+0x13c>)
 800c82c:	4841      	ldr	r0, [pc, #260]	@ (800c934 <__multiply+0x140>)
 800c82e:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800c832:	f000 fcd1 	bl	800d1d8 <__assert_func>
 800c836:	f100 0414 	add.w	r4, r0, #20
 800c83a:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800c83e:	4623      	mov	r3, r4
 800c840:	2200      	movs	r2, #0
 800c842:	4573      	cmp	r3, lr
 800c844:	d320      	bcc.n	800c888 <__multiply+0x94>
 800c846:	f107 0814 	add.w	r8, r7, #20
 800c84a:	f109 0114 	add.w	r1, r9, #20
 800c84e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800c852:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800c856:	9302      	str	r3, [sp, #8]
 800c858:	1beb      	subs	r3, r5, r7
 800c85a:	3b15      	subs	r3, #21
 800c85c:	f023 0303 	bic.w	r3, r3, #3
 800c860:	3304      	adds	r3, #4
 800c862:	3715      	adds	r7, #21
 800c864:	42bd      	cmp	r5, r7
 800c866:	bf38      	it	cc
 800c868:	2304      	movcc	r3, #4
 800c86a:	9301      	str	r3, [sp, #4]
 800c86c:	9b02      	ldr	r3, [sp, #8]
 800c86e:	9103      	str	r1, [sp, #12]
 800c870:	428b      	cmp	r3, r1
 800c872:	d80c      	bhi.n	800c88e <__multiply+0x9a>
 800c874:	2e00      	cmp	r6, #0
 800c876:	dd03      	ble.n	800c880 <__multiply+0x8c>
 800c878:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800c87c:	2b00      	cmp	r3, #0
 800c87e:	d055      	beq.n	800c92c <__multiply+0x138>
 800c880:	6106      	str	r6, [r0, #16]
 800c882:	b005      	add	sp, #20
 800c884:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c888:	f843 2b04 	str.w	r2, [r3], #4
 800c88c:	e7d9      	b.n	800c842 <__multiply+0x4e>
 800c88e:	f8b1 a000 	ldrh.w	sl, [r1]
 800c892:	f1ba 0f00 	cmp.w	sl, #0
 800c896:	d01f      	beq.n	800c8d8 <__multiply+0xe4>
 800c898:	46c4      	mov	ip, r8
 800c89a:	46a1      	mov	r9, r4
 800c89c:	2700      	movs	r7, #0
 800c89e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800c8a2:	f8d9 3000 	ldr.w	r3, [r9]
 800c8a6:	fa1f fb82 	uxth.w	fp, r2
 800c8aa:	b29b      	uxth	r3, r3
 800c8ac:	fb0a 330b 	mla	r3, sl, fp, r3
 800c8b0:	443b      	add	r3, r7
 800c8b2:	f8d9 7000 	ldr.w	r7, [r9]
 800c8b6:	0c12      	lsrs	r2, r2, #16
 800c8b8:	0c3f      	lsrs	r7, r7, #16
 800c8ba:	fb0a 7202 	mla	r2, sl, r2, r7
 800c8be:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800c8c2:	b29b      	uxth	r3, r3
 800c8c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c8c8:	4565      	cmp	r5, ip
 800c8ca:	f849 3b04 	str.w	r3, [r9], #4
 800c8ce:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800c8d2:	d8e4      	bhi.n	800c89e <__multiply+0xaa>
 800c8d4:	9b01      	ldr	r3, [sp, #4]
 800c8d6:	50e7      	str	r7, [r4, r3]
 800c8d8:	9b03      	ldr	r3, [sp, #12]
 800c8da:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800c8de:	3104      	adds	r1, #4
 800c8e0:	f1b9 0f00 	cmp.w	r9, #0
 800c8e4:	d020      	beq.n	800c928 <__multiply+0x134>
 800c8e6:	6823      	ldr	r3, [r4, #0]
 800c8e8:	4647      	mov	r7, r8
 800c8ea:	46a4      	mov	ip, r4
 800c8ec:	f04f 0a00 	mov.w	sl, #0
 800c8f0:	f8b7 b000 	ldrh.w	fp, [r7]
 800c8f4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800c8f8:	fb09 220b 	mla	r2, r9, fp, r2
 800c8fc:	4452      	add	r2, sl
 800c8fe:	b29b      	uxth	r3, r3
 800c900:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c904:	f84c 3b04 	str.w	r3, [ip], #4
 800c908:	f857 3b04 	ldr.w	r3, [r7], #4
 800c90c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c910:	f8bc 3000 	ldrh.w	r3, [ip]
 800c914:	fb09 330a 	mla	r3, r9, sl, r3
 800c918:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800c91c:	42bd      	cmp	r5, r7
 800c91e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800c922:	d8e5      	bhi.n	800c8f0 <__multiply+0xfc>
 800c924:	9a01      	ldr	r2, [sp, #4]
 800c926:	50a3      	str	r3, [r4, r2]
 800c928:	3404      	adds	r4, #4
 800c92a:	e79f      	b.n	800c86c <__multiply+0x78>
 800c92c:	3e01      	subs	r6, #1
 800c92e:	e7a1      	b.n	800c874 <__multiply+0x80>
 800c930:	0800d4d4 	.word	0x0800d4d4
 800c934:	0800d4e5 	.word	0x0800d4e5

0800c938 <__pow5mult>:
 800c938:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c93c:	4615      	mov	r5, r2
 800c93e:	f012 0203 	ands.w	r2, r2, #3
 800c942:	4607      	mov	r7, r0
 800c944:	460e      	mov	r6, r1
 800c946:	d007      	beq.n	800c958 <__pow5mult+0x20>
 800c948:	4c25      	ldr	r4, [pc, #148]	@ (800c9e0 <__pow5mult+0xa8>)
 800c94a:	3a01      	subs	r2, #1
 800c94c:	2300      	movs	r3, #0
 800c94e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800c952:	f7ff fea7 	bl	800c6a4 <__multadd>
 800c956:	4606      	mov	r6, r0
 800c958:	10ad      	asrs	r5, r5, #2
 800c95a:	d03d      	beq.n	800c9d8 <__pow5mult+0xa0>
 800c95c:	69fc      	ldr	r4, [r7, #28]
 800c95e:	b97c      	cbnz	r4, 800c980 <__pow5mult+0x48>
 800c960:	2010      	movs	r0, #16
 800c962:	f7ff fd87 	bl	800c474 <malloc>
 800c966:	4602      	mov	r2, r0
 800c968:	61f8      	str	r0, [r7, #28]
 800c96a:	b928      	cbnz	r0, 800c978 <__pow5mult+0x40>
 800c96c:	4b1d      	ldr	r3, [pc, #116]	@ (800c9e4 <__pow5mult+0xac>)
 800c96e:	481e      	ldr	r0, [pc, #120]	@ (800c9e8 <__pow5mult+0xb0>)
 800c970:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800c974:	f000 fc30 	bl	800d1d8 <__assert_func>
 800c978:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800c97c:	6004      	str	r4, [r0, #0]
 800c97e:	60c4      	str	r4, [r0, #12]
 800c980:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800c984:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800c988:	b94c      	cbnz	r4, 800c99e <__pow5mult+0x66>
 800c98a:	f240 2171 	movw	r1, #625	@ 0x271
 800c98e:	4638      	mov	r0, r7
 800c990:	f7ff ff1a 	bl	800c7c8 <__i2b>
 800c994:	2300      	movs	r3, #0
 800c996:	f8c8 0008 	str.w	r0, [r8, #8]
 800c99a:	4604      	mov	r4, r0
 800c99c:	6003      	str	r3, [r0, #0]
 800c99e:	f04f 0900 	mov.w	r9, #0
 800c9a2:	07eb      	lsls	r3, r5, #31
 800c9a4:	d50a      	bpl.n	800c9bc <__pow5mult+0x84>
 800c9a6:	4631      	mov	r1, r6
 800c9a8:	4622      	mov	r2, r4
 800c9aa:	4638      	mov	r0, r7
 800c9ac:	f7ff ff22 	bl	800c7f4 <__multiply>
 800c9b0:	4631      	mov	r1, r6
 800c9b2:	4680      	mov	r8, r0
 800c9b4:	4638      	mov	r0, r7
 800c9b6:	f7ff fe53 	bl	800c660 <_Bfree>
 800c9ba:	4646      	mov	r6, r8
 800c9bc:	106d      	asrs	r5, r5, #1
 800c9be:	d00b      	beq.n	800c9d8 <__pow5mult+0xa0>
 800c9c0:	6820      	ldr	r0, [r4, #0]
 800c9c2:	b938      	cbnz	r0, 800c9d4 <__pow5mult+0x9c>
 800c9c4:	4622      	mov	r2, r4
 800c9c6:	4621      	mov	r1, r4
 800c9c8:	4638      	mov	r0, r7
 800c9ca:	f7ff ff13 	bl	800c7f4 <__multiply>
 800c9ce:	6020      	str	r0, [r4, #0]
 800c9d0:	f8c0 9000 	str.w	r9, [r0]
 800c9d4:	4604      	mov	r4, r0
 800c9d6:	e7e4      	b.n	800c9a2 <__pow5mult+0x6a>
 800c9d8:	4630      	mov	r0, r6
 800c9da:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c9de:	bf00      	nop
 800c9e0:	0800d598 	.word	0x0800d598
 800c9e4:	0800d465 	.word	0x0800d465
 800c9e8:	0800d4e5 	.word	0x0800d4e5

0800c9ec <__lshift>:
 800c9ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9f0:	460c      	mov	r4, r1
 800c9f2:	6849      	ldr	r1, [r1, #4]
 800c9f4:	6923      	ldr	r3, [r4, #16]
 800c9f6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800c9fa:	68a3      	ldr	r3, [r4, #8]
 800c9fc:	4607      	mov	r7, r0
 800c9fe:	4691      	mov	r9, r2
 800ca00:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ca04:	f108 0601 	add.w	r6, r8, #1
 800ca08:	42b3      	cmp	r3, r6
 800ca0a:	db0b      	blt.n	800ca24 <__lshift+0x38>
 800ca0c:	4638      	mov	r0, r7
 800ca0e:	f7ff fde7 	bl	800c5e0 <_Balloc>
 800ca12:	4605      	mov	r5, r0
 800ca14:	b948      	cbnz	r0, 800ca2a <__lshift+0x3e>
 800ca16:	4602      	mov	r2, r0
 800ca18:	4b28      	ldr	r3, [pc, #160]	@ (800cabc <__lshift+0xd0>)
 800ca1a:	4829      	ldr	r0, [pc, #164]	@ (800cac0 <__lshift+0xd4>)
 800ca1c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800ca20:	f000 fbda 	bl	800d1d8 <__assert_func>
 800ca24:	3101      	adds	r1, #1
 800ca26:	005b      	lsls	r3, r3, #1
 800ca28:	e7ee      	b.n	800ca08 <__lshift+0x1c>
 800ca2a:	2300      	movs	r3, #0
 800ca2c:	f100 0114 	add.w	r1, r0, #20
 800ca30:	f100 0210 	add.w	r2, r0, #16
 800ca34:	4618      	mov	r0, r3
 800ca36:	4553      	cmp	r3, sl
 800ca38:	db33      	blt.n	800caa2 <__lshift+0xb6>
 800ca3a:	6920      	ldr	r0, [r4, #16]
 800ca3c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800ca40:	f104 0314 	add.w	r3, r4, #20
 800ca44:	f019 091f 	ands.w	r9, r9, #31
 800ca48:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800ca4c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800ca50:	d02b      	beq.n	800caaa <__lshift+0xbe>
 800ca52:	f1c9 0e20 	rsb	lr, r9, #32
 800ca56:	468a      	mov	sl, r1
 800ca58:	2200      	movs	r2, #0
 800ca5a:	6818      	ldr	r0, [r3, #0]
 800ca5c:	fa00 f009 	lsl.w	r0, r0, r9
 800ca60:	4310      	orrs	r0, r2
 800ca62:	f84a 0b04 	str.w	r0, [sl], #4
 800ca66:	f853 2b04 	ldr.w	r2, [r3], #4
 800ca6a:	459c      	cmp	ip, r3
 800ca6c:	fa22 f20e 	lsr.w	r2, r2, lr
 800ca70:	d8f3      	bhi.n	800ca5a <__lshift+0x6e>
 800ca72:	ebac 0304 	sub.w	r3, ip, r4
 800ca76:	3b15      	subs	r3, #21
 800ca78:	f023 0303 	bic.w	r3, r3, #3
 800ca7c:	3304      	adds	r3, #4
 800ca7e:	f104 0015 	add.w	r0, r4, #21
 800ca82:	4560      	cmp	r0, ip
 800ca84:	bf88      	it	hi
 800ca86:	2304      	movhi	r3, #4
 800ca88:	50ca      	str	r2, [r1, r3]
 800ca8a:	b10a      	cbz	r2, 800ca90 <__lshift+0xa4>
 800ca8c:	f108 0602 	add.w	r6, r8, #2
 800ca90:	3e01      	subs	r6, #1
 800ca92:	4638      	mov	r0, r7
 800ca94:	612e      	str	r6, [r5, #16]
 800ca96:	4621      	mov	r1, r4
 800ca98:	f7ff fde2 	bl	800c660 <_Bfree>
 800ca9c:	4628      	mov	r0, r5
 800ca9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800caa2:	f842 0f04 	str.w	r0, [r2, #4]!
 800caa6:	3301      	adds	r3, #1
 800caa8:	e7c5      	b.n	800ca36 <__lshift+0x4a>
 800caaa:	3904      	subs	r1, #4
 800caac:	f853 2b04 	ldr.w	r2, [r3], #4
 800cab0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cab4:	459c      	cmp	ip, r3
 800cab6:	d8f9      	bhi.n	800caac <__lshift+0xc0>
 800cab8:	e7ea      	b.n	800ca90 <__lshift+0xa4>
 800caba:	bf00      	nop
 800cabc:	0800d4d4 	.word	0x0800d4d4
 800cac0:	0800d4e5 	.word	0x0800d4e5

0800cac4 <__mcmp>:
 800cac4:	690a      	ldr	r2, [r1, #16]
 800cac6:	4603      	mov	r3, r0
 800cac8:	6900      	ldr	r0, [r0, #16]
 800caca:	1a80      	subs	r0, r0, r2
 800cacc:	b530      	push	{r4, r5, lr}
 800cace:	d10e      	bne.n	800caee <__mcmp+0x2a>
 800cad0:	3314      	adds	r3, #20
 800cad2:	3114      	adds	r1, #20
 800cad4:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cad8:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cadc:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cae0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cae4:	4295      	cmp	r5, r2
 800cae6:	d003      	beq.n	800caf0 <__mcmp+0x2c>
 800cae8:	d205      	bcs.n	800caf6 <__mcmp+0x32>
 800caea:	f04f 30ff 	mov.w	r0, #4294967295
 800caee:	bd30      	pop	{r4, r5, pc}
 800caf0:	42a3      	cmp	r3, r4
 800caf2:	d3f3      	bcc.n	800cadc <__mcmp+0x18>
 800caf4:	e7fb      	b.n	800caee <__mcmp+0x2a>
 800caf6:	2001      	movs	r0, #1
 800caf8:	e7f9      	b.n	800caee <__mcmp+0x2a>
	...

0800cafc <__mdiff>:
 800cafc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb00:	4689      	mov	r9, r1
 800cb02:	4606      	mov	r6, r0
 800cb04:	4611      	mov	r1, r2
 800cb06:	4648      	mov	r0, r9
 800cb08:	4614      	mov	r4, r2
 800cb0a:	f7ff ffdb 	bl	800cac4 <__mcmp>
 800cb0e:	1e05      	subs	r5, r0, #0
 800cb10:	d112      	bne.n	800cb38 <__mdiff+0x3c>
 800cb12:	4629      	mov	r1, r5
 800cb14:	4630      	mov	r0, r6
 800cb16:	f7ff fd63 	bl	800c5e0 <_Balloc>
 800cb1a:	4602      	mov	r2, r0
 800cb1c:	b928      	cbnz	r0, 800cb2a <__mdiff+0x2e>
 800cb1e:	4b3f      	ldr	r3, [pc, #252]	@ (800cc1c <__mdiff+0x120>)
 800cb20:	f240 2137 	movw	r1, #567	@ 0x237
 800cb24:	483e      	ldr	r0, [pc, #248]	@ (800cc20 <__mdiff+0x124>)
 800cb26:	f000 fb57 	bl	800d1d8 <__assert_func>
 800cb2a:	2301      	movs	r3, #1
 800cb2c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cb30:	4610      	mov	r0, r2
 800cb32:	b003      	add	sp, #12
 800cb34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb38:	bfbc      	itt	lt
 800cb3a:	464b      	movlt	r3, r9
 800cb3c:	46a1      	movlt	r9, r4
 800cb3e:	4630      	mov	r0, r6
 800cb40:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cb44:	bfba      	itte	lt
 800cb46:	461c      	movlt	r4, r3
 800cb48:	2501      	movlt	r5, #1
 800cb4a:	2500      	movge	r5, #0
 800cb4c:	f7ff fd48 	bl	800c5e0 <_Balloc>
 800cb50:	4602      	mov	r2, r0
 800cb52:	b918      	cbnz	r0, 800cb5c <__mdiff+0x60>
 800cb54:	4b31      	ldr	r3, [pc, #196]	@ (800cc1c <__mdiff+0x120>)
 800cb56:	f240 2145 	movw	r1, #581	@ 0x245
 800cb5a:	e7e3      	b.n	800cb24 <__mdiff+0x28>
 800cb5c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cb60:	6926      	ldr	r6, [r4, #16]
 800cb62:	60c5      	str	r5, [r0, #12]
 800cb64:	f109 0310 	add.w	r3, r9, #16
 800cb68:	f109 0514 	add.w	r5, r9, #20
 800cb6c:	f104 0e14 	add.w	lr, r4, #20
 800cb70:	f100 0b14 	add.w	fp, r0, #20
 800cb74:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cb78:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cb7c:	9301      	str	r3, [sp, #4]
 800cb7e:	46d9      	mov	r9, fp
 800cb80:	f04f 0c00 	mov.w	ip, #0
 800cb84:	9b01      	ldr	r3, [sp, #4]
 800cb86:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cb8a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cb8e:	9301      	str	r3, [sp, #4]
 800cb90:	fa1f f38a 	uxth.w	r3, sl
 800cb94:	4619      	mov	r1, r3
 800cb96:	b283      	uxth	r3, r0
 800cb98:	1acb      	subs	r3, r1, r3
 800cb9a:	0c00      	lsrs	r0, r0, #16
 800cb9c:	4463      	add	r3, ip
 800cb9e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cba2:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cba6:	b29b      	uxth	r3, r3
 800cba8:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cbac:	4576      	cmp	r6, lr
 800cbae:	f849 3b04 	str.w	r3, [r9], #4
 800cbb2:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cbb6:	d8e5      	bhi.n	800cb84 <__mdiff+0x88>
 800cbb8:	1b33      	subs	r3, r6, r4
 800cbba:	3b15      	subs	r3, #21
 800cbbc:	f023 0303 	bic.w	r3, r3, #3
 800cbc0:	3415      	adds	r4, #21
 800cbc2:	3304      	adds	r3, #4
 800cbc4:	42a6      	cmp	r6, r4
 800cbc6:	bf38      	it	cc
 800cbc8:	2304      	movcc	r3, #4
 800cbca:	441d      	add	r5, r3
 800cbcc:	445b      	add	r3, fp
 800cbce:	461e      	mov	r6, r3
 800cbd0:	462c      	mov	r4, r5
 800cbd2:	4544      	cmp	r4, r8
 800cbd4:	d30e      	bcc.n	800cbf4 <__mdiff+0xf8>
 800cbd6:	f108 0103 	add.w	r1, r8, #3
 800cbda:	1b49      	subs	r1, r1, r5
 800cbdc:	f021 0103 	bic.w	r1, r1, #3
 800cbe0:	3d03      	subs	r5, #3
 800cbe2:	45a8      	cmp	r8, r5
 800cbe4:	bf38      	it	cc
 800cbe6:	2100      	movcc	r1, #0
 800cbe8:	440b      	add	r3, r1
 800cbea:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cbee:	b191      	cbz	r1, 800cc16 <__mdiff+0x11a>
 800cbf0:	6117      	str	r7, [r2, #16]
 800cbf2:	e79d      	b.n	800cb30 <__mdiff+0x34>
 800cbf4:	f854 1b04 	ldr.w	r1, [r4], #4
 800cbf8:	46e6      	mov	lr, ip
 800cbfa:	0c08      	lsrs	r0, r1, #16
 800cbfc:	fa1c fc81 	uxtah	ip, ip, r1
 800cc00:	4471      	add	r1, lr
 800cc02:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cc06:	b289      	uxth	r1, r1
 800cc08:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cc0c:	f846 1b04 	str.w	r1, [r6], #4
 800cc10:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cc14:	e7dd      	b.n	800cbd2 <__mdiff+0xd6>
 800cc16:	3f01      	subs	r7, #1
 800cc18:	e7e7      	b.n	800cbea <__mdiff+0xee>
 800cc1a:	bf00      	nop
 800cc1c:	0800d4d4 	.word	0x0800d4d4
 800cc20:	0800d4e5 	.word	0x0800d4e5

0800cc24 <__d2b>:
 800cc24:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cc28:	460f      	mov	r7, r1
 800cc2a:	2101      	movs	r1, #1
 800cc2c:	ec59 8b10 	vmov	r8, r9, d0
 800cc30:	4616      	mov	r6, r2
 800cc32:	f7ff fcd5 	bl	800c5e0 <_Balloc>
 800cc36:	4604      	mov	r4, r0
 800cc38:	b930      	cbnz	r0, 800cc48 <__d2b+0x24>
 800cc3a:	4602      	mov	r2, r0
 800cc3c:	4b23      	ldr	r3, [pc, #140]	@ (800cccc <__d2b+0xa8>)
 800cc3e:	4824      	ldr	r0, [pc, #144]	@ (800ccd0 <__d2b+0xac>)
 800cc40:	f240 310f 	movw	r1, #783	@ 0x30f
 800cc44:	f000 fac8 	bl	800d1d8 <__assert_func>
 800cc48:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cc4c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cc50:	b10d      	cbz	r5, 800cc56 <__d2b+0x32>
 800cc52:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cc56:	9301      	str	r3, [sp, #4]
 800cc58:	f1b8 0300 	subs.w	r3, r8, #0
 800cc5c:	d023      	beq.n	800cca6 <__d2b+0x82>
 800cc5e:	4668      	mov	r0, sp
 800cc60:	9300      	str	r3, [sp, #0]
 800cc62:	f7ff fd84 	bl	800c76e <__lo0bits>
 800cc66:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cc6a:	b1d0      	cbz	r0, 800cca2 <__d2b+0x7e>
 800cc6c:	f1c0 0320 	rsb	r3, r0, #32
 800cc70:	fa02 f303 	lsl.w	r3, r2, r3
 800cc74:	430b      	orrs	r3, r1
 800cc76:	40c2      	lsrs	r2, r0
 800cc78:	6163      	str	r3, [r4, #20]
 800cc7a:	9201      	str	r2, [sp, #4]
 800cc7c:	9b01      	ldr	r3, [sp, #4]
 800cc7e:	61a3      	str	r3, [r4, #24]
 800cc80:	2b00      	cmp	r3, #0
 800cc82:	bf0c      	ite	eq
 800cc84:	2201      	moveq	r2, #1
 800cc86:	2202      	movne	r2, #2
 800cc88:	6122      	str	r2, [r4, #16]
 800cc8a:	b1a5      	cbz	r5, 800ccb6 <__d2b+0x92>
 800cc8c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cc90:	4405      	add	r5, r0
 800cc92:	603d      	str	r5, [r7, #0]
 800cc94:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cc98:	6030      	str	r0, [r6, #0]
 800cc9a:	4620      	mov	r0, r4
 800cc9c:	b003      	add	sp, #12
 800cc9e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cca2:	6161      	str	r1, [r4, #20]
 800cca4:	e7ea      	b.n	800cc7c <__d2b+0x58>
 800cca6:	a801      	add	r0, sp, #4
 800cca8:	f7ff fd61 	bl	800c76e <__lo0bits>
 800ccac:	9b01      	ldr	r3, [sp, #4]
 800ccae:	6163      	str	r3, [r4, #20]
 800ccb0:	3020      	adds	r0, #32
 800ccb2:	2201      	movs	r2, #1
 800ccb4:	e7e8      	b.n	800cc88 <__d2b+0x64>
 800ccb6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ccba:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800ccbe:	6038      	str	r0, [r7, #0]
 800ccc0:	6918      	ldr	r0, [r3, #16]
 800ccc2:	f7ff fd35 	bl	800c730 <__hi0bits>
 800ccc6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ccca:	e7e5      	b.n	800cc98 <__d2b+0x74>
 800cccc:	0800d4d4 	.word	0x0800d4d4
 800ccd0:	0800d4e5 	.word	0x0800d4e5

0800ccd4 <__sfputc_r>:
 800ccd4:	6893      	ldr	r3, [r2, #8]
 800ccd6:	3b01      	subs	r3, #1
 800ccd8:	2b00      	cmp	r3, #0
 800ccda:	b410      	push	{r4}
 800ccdc:	6093      	str	r3, [r2, #8]
 800ccde:	da08      	bge.n	800ccf2 <__sfputc_r+0x1e>
 800cce0:	6994      	ldr	r4, [r2, #24]
 800cce2:	42a3      	cmp	r3, r4
 800cce4:	db01      	blt.n	800ccea <__sfputc_r+0x16>
 800cce6:	290a      	cmp	r1, #10
 800cce8:	d103      	bne.n	800ccf2 <__sfputc_r+0x1e>
 800ccea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ccee:	f7fe bbfc 	b.w	800b4ea <__swbuf_r>
 800ccf2:	6813      	ldr	r3, [r2, #0]
 800ccf4:	1c58      	adds	r0, r3, #1
 800ccf6:	6010      	str	r0, [r2, #0]
 800ccf8:	7019      	strb	r1, [r3, #0]
 800ccfa:	4608      	mov	r0, r1
 800ccfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800cd00:	4770      	bx	lr

0800cd02 <__sfputs_r>:
 800cd02:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd04:	4606      	mov	r6, r0
 800cd06:	460f      	mov	r7, r1
 800cd08:	4614      	mov	r4, r2
 800cd0a:	18d5      	adds	r5, r2, r3
 800cd0c:	42ac      	cmp	r4, r5
 800cd0e:	d101      	bne.n	800cd14 <__sfputs_r+0x12>
 800cd10:	2000      	movs	r0, #0
 800cd12:	e007      	b.n	800cd24 <__sfputs_r+0x22>
 800cd14:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cd18:	463a      	mov	r2, r7
 800cd1a:	4630      	mov	r0, r6
 800cd1c:	f7ff ffda 	bl	800ccd4 <__sfputc_r>
 800cd20:	1c43      	adds	r3, r0, #1
 800cd22:	d1f3      	bne.n	800cd0c <__sfputs_r+0xa>
 800cd24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800cd28 <_vfiprintf_r>:
 800cd28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cd2c:	460d      	mov	r5, r1
 800cd2e:	b09d      	sub	sp, #116	@ 0x74
 800cd30:	4614      	mov	r4, r2
 800cd32:	4698      	mov	r8, r3
 800cd34:	4606      	mov	r6, r0
 800cd36:	b118      	cbz	r0, 800cd40 <_vfiprintf_r+0x18>
 800cd38:	6a03      	ldr	r3, [r0, #32]
 800cd3a:	b90b      	cbnz	r3, 800cd40 <_vfiprintf_r+0x18>
 800cd3c:	f7fe faec 	bl	800b318 <__sinit>
 800cd40:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd42:	07d9      	lsls	r1, r3, #31
 800cd44:	d405      	bmi.n	800cd52 <_vfiprintf_r+0x2a>
 800cd46:	89ab      	ldrh	r3, [r5, #12]
 800cd48:	059a      	lsls	r2, r3, #22
 800cd4a:	d402      	bmi.n	800cd52 <_vfiprintf_r+0x2a>
 800cd4c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd4e:	f7fe fcde 	bl	800b70e <__retarget_lock_acquire_recursive>
 800cd52:	89ab      	ldrh	r3, [r5, #12]
 800cd54:	071b      	lsls	r3, r3, #28
 800cd56:	d501      	bpl.n	800cd5c <_vfiprintf_r+0x34>
 800cd58:	692b      	ldr	r3, [r5, #16]
 800cd5a:	b99b      	cbnz	r3, 800cd84 <_vfiprintf_r+0x5c>
 800cd5c:	4629      	mov	r1, r5
 800cd5e:	4630      	mov	r0, r6
 800cd60:	f7fe fc02 	bl	800b568 <__swsetup_r>
 800cd64:	b170      	cbz	r0, 800cd84 <_vfiprintf_r+0x5c>
 800cd66:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cd68:	07dc      	lsls	r4, r3, #31
 800cd6a:	d504      	bpl.n	800cd76 <_vfiprintf_r+0x4e>
 800cd6c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd70:	b01d      	add	sp, #116	@ 0x74
 800cd72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cd76:	89ab      	ldrh	r3, [r5, #12]
 800cd78:	0598      	lsls	r0, r3, #22
 800cd7a:	d4f7      	bmi.n	800cd6c <_vfiprintf_r+0x44>
 800cd7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cd7e:	f7fe fcc7 	bl	800b710 <__retarget_lock_release_recursive>
 800cd82:	e7f3      	b.n	800cd6c <_vfiprintf_r+0x44>
 800cd84:	2300      	movs	r3, #0
 800cd86:	9309      	str	r3, [sp, #36]	@ 0x24
 800cd88:	2320      	movs	r3, #32
 800cd8a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800cd8e:	f8cd 800c 	str.w	r8, [sp, #12]
 800cd92:	2330      	movs	r3, #48	@ 0x30
 800cd94:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800cf44 <_vfiprintf_r+0x21c>
 800cd98:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800cd9c:	f04f 0901 	mov.w	r9, #1
 800cda0:	4623      	mov	r3, r4
 800cda2:	469a      	mov	sl, r3
 800cda4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800cda8:	b10a      	cbz	r2, 800cdae <_vfiprintf_r+0x86>
 800cdaa:	2a25      	cmp	r2, #37	@ 0x25
 800cdac:	d1f9      	bne.n	800cda2 <_vfiprintf_r+0x7a>
 800cdae:	ebba 0b04 	subs.w	fp, sl, r4
 800cdb2:	d00b      	beq.n	800cdcc <_vfiprintf_r+0xa4>
 800cdb4:	465b      	mov	r3, fp
 800cdb6:	4622      	mov	r2, r4
 800cdb8:	4629      	mov	r1, r5
 800cdba:	4630      	mov	r0, r6
 800cdbc:	f7ff ffa1 	bl	800cd02 <__sfputs_r>
 800cdc0:	3001      	adds	r0, #1
 800cdc2:	f000 80a7 	beq.w	800cf14 <_vfiprintf_r+0x1ec>
 800cdc6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cdc8:	445a      	add	r2, fp
 800cdca:	9209      	str	r2, [sp, #36]	@ 0x24
 800cdcc:	f89a 3000 	ldrb.w	r3, [sl]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	f000 809f 	beq.w	800cf14 <_vfiprintf_r+0x1ec>
 800cdd6:	2300      	movs	r3, #0
 800cdd8:	f04f 32ff 	mov.w	r2, #4294967295
 800cddc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800cde0:	f10a 0a01 	add.w	sl, sl, #1
 800cde4:	9304      	str	r3, [sp, #16]
 800cde6:	9307      	str	r3, [sp, #28]
 800cde8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800cdec:	931a      	str	r3, [sp, #104]	@ 0x68
 800cdee:	4654      	mov	r4, sl
 800cdf0:	2205      	movs	r2, #5
 800cdf2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cdf6:	4853      	ldr	r0, [pc, #332]	@ (800cf44 <_vfiprintf_r+0x21c>)
 800cdf8:	f7f3 f9f2 	bl	80001e0 <memchr>
 800cdfc:	9a04      	ldr	r2, [sp, #16]
 800cdfe:	b9d8      	cbnz	r0, 800ce38 <_vfiprintf_r+0x110>
 800ce00:	06d1      	lsls	r1, r2, #27
 800ce02:	bf44      	itt	mi
 800ce04:	2320      	movmi	r3, #32
 800ce06:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce0a:	0713      	lsls	r3, r2, #28
 800ce0c:	bf44      	itt	mi
 800ce0e:	232b      	movmi	r3, #43	@ 0x2b
 800ce10:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800ce14:	f89a 3000 	ldrb.w	r3, [sl]
 800ce18:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce1a:	d015      	beq.n	800ce48 <_vfiprintf_r+0x120>
 800ce1c:	9a07      	ldr	r2, [sp, #28]
 800ce1e:	4654      	mov	r4, sl
 800ce20:	2000      	movs	r0, #0
 800ce22:	f04f 0c0a 	mov.w	ip, #10
 800ce26:	4621      	mov	r1, r4
 800ce28:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ce2c:	3b30      	subs	r3, #48	@ 0x30
 800ce2e:	2b09      	cmp	r3, #9
 800ce30:	d94b      	bls.n	800ceca <_vfiprintf_r+0x1a2>
 800ce32:	b1b0      	cbz	r0, 800ce62 <_vfiprintf_r+0x13a>
 800ce34:	9207      	str	r2, [sp, #28]
 800ce36:	e014      	b.n	800ce62 <_vfiprintf_r+0x13a>
 800ce38:	eba0 0308 	sub.w	r3, r0, r8
 800ce3c:	fa09 f303 	lsl.w	r3, r9, r3
 800ce40:	4313      	orrs	r3, r2
 800ce42:	9304      	str	r3, [sp, #16]
 800ce44:	46a2      	mov	sl, r4
 800ce46:	e7d2      	b.n	800cdee <_vfiprintf_r+0xc6>
 800ce48:	9b03      	ldr	r3, [sp, #12]
 800ce4a:	1d19      	adds	r1, r3, #4
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	9103      	str	r1, [sp, #12]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	bfbb      	ittet	lt
 800ce54:	425b      	neglt	r3, r3
 800ce56:	f042 0202 	orrlt.w	r2, r2, #2
 800ce5a:	9307      	strge	r3, [sp, #28]
 800ce5c:	9307      	strlt	r3, [sp, #28]
 800ce5e:	bfb8      	it	lt
 800ce60:	9204      	strlt	r2, [sp, #16]
 800ce62:	7823      	ldrb	r3, [r4, #0]
 800ce64:	2b2e      	cmp	r3, #46	@ 0x2e
 800ce66:	d10a      	bne.n	800ce7e <_vfiprintf_r+0x156>
 800ce68:	7863      	ldrb	r3, [r4, #1]
 800ce6a:	2b2a      	cmp	r3, #42	@ 0x2a
 800ce6c:	d132      	bne.n	800ced4 <_vfiprintf_r+0x1ac>
 800ce6e:	9b03      	ldr	r3, [sp, #12]
 800ce70:	1d1a      	adds	r2, r3, #4
 800ce72:	681b      	ldr	r3, [r3, #0]
 800ce74:	9203      	str	r2, [sp, #12]
 800ce76:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800ce7a:	3402      	adds	r4, #2
 800ce7c:	9305      	str	r3, [sp, #20]
 800ce7e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800cf54 <_vfiprintf_r+0x22c>
 800ce82:	7821      	ldrb	r1, [r4, #0]
 800ce84:	2203      	movs	r2, #3
 800ce86:	4650      	mov	r0, sl
 800ce88:	f7f3 f9aa 	bl	80001e0 <memchr>
 800ce8c:	b138      	cbz	r0, 800ce9e <_vfiprintf_r+0x176>
 800ce8e:	9b04      	ldr	r3, [sp, #16]
 800ce90:	eba0 000a 	sub.w	r0, r0, sl
 800ce94:	2240      	movs	r2, #64	@ 0x40
 800ce96:	4082      	lsls	r2, r0
 800ce98:	4313      	orrs	r3, r2
 800ce9a:	3401      	adds	r4, #1
 800ce9c:	9304      	str	r3, [sp, #16]
 800ce9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800cea2:	4829      	ldr	r0, [pc, #164]	@ (800cf48 <_vfiprintf_r+0x220>)
 800cea4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800cea8:	2206      	movs	r2, #6
 800ceaa:	f7f3 f999 	bl	80001e0 <memchr>
 800ceae:	2800      	cmp	r0, #0
 800ceb0:	d03f      	beq.n	800cf32 <_vfiprintf_r+0x20a>
 800ceb2:	4b26      	ldr	r3, [pc, #152]	@ (800cf4c <_vfiprintf_r+0x224>)
 800ceb4:	bb1b      	cbnz	r3, 800cefe <_vfiprintf_r+0x1d6>
 800ceb6:	9b03      	ldr	r3, [sp, #12]
 800ceb8:	3307      	adds	r3, #7
 800ceba:	f023 0307 	bic.w	r3, r3, #7
 800cebe:	3308      	adds	r3, #8
 800cec0:	9303      	str	r3, [sp, #12]
 800cec2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cec4:	443b      	add	r3, r7
 800cec6:	9309      	str	r3, [sp, #36]	@ 0x24
 800cec8:	e76a      	b.n	800cda0 <_vfiprintf_r+0x78>
 800ceca:	fb0c 3202 	mla	r2, ip, r2, r3
 800cece:	460c      	mov	r4, r1
 800ced0:	2001      	movs	r0, #1
 800ced2:	e7a8      	b.n	800ce26 <_vfiprintf_r+0xfe>
 800ced4:	2300      	movs	r3, #0
 800ced6:	3401      	adds	r4, #1
 800ced8:	9305      	str	r3, [sp, #20]
 800ceda:	4619      	mov	r1, r3
 800cedc:	f04f 0c0a 	mov.w	ip, #10
 800cee0:	4620      	mov	r0, r4
 800cee2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800cee6:	3a30      	subs	r2, #48	@ 0x30
 800cee8:	2a09      	cmp	r2, #9
 800ceea:	d903      	bls.n	800cef4 <_vfiprintf_r+0x1cc>
 800ceec:	2b00      	cmp	r3, #0
 800ceee:	d0c6      	beq.n	800ce7e <_vfiprintf_r+0x156>
 800cef0:	9105      	str	r1, [sp, #20]
 800cef2:	e7c4      	b.n	800ce7e <_vfiprintf_r+0x156>
 800cef4:	fb0c 2101 	mla	r1, ip, r1, r2
 800cef8:	4604      	mov	r4, r0
 800cefa:	2301      	movs	r3, #1
 800cefc:	e7f0      	b.n	800cee0 <_vfiprintf_r+0x1b8>
 800cefe:	ab03      	add	r3, sp, #12
 800cf00:	9300      	str	r3, [sp, #0]
 800cf02:	462a      	mov	r2, r5
 800cf04:	4b12      	ldr	r3, [pc, #72]	@ (800cf50 <_vfiprintf_r+0x228>)
 800cf06:	a904      	add	r1, sp, #16
 800cf08:	4630      	mov	r0, r6
 800cf0a:	f7fd fdc3 	bl	800aa94 <_printf_float>
 800cf0e:	4607      	mov	r7, r0
 800cf10:	1c78      	adds	r0, r7, #1
 800cf12:	d1d6      	bne.n	800cec2 <_vfiprintf_r+0x19a>
 800cf14:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800cf16:	07d9      	lsls	r1, r3, #31
 800cf18:	d405      	bmi.n	800cf26 <_vfiprintf_r+0x1fe>
 800cf1a:	89ab      	ldrh	r3, [r5, #12]
 800cf1c:	059a      	lsls	r2, r3, #22
 800cf1e:	d402      	bmi.n	800cf26 <_vfiprintf_r+0x1fe>
 800cf20:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800cf22:	f7fe fbf5 	bl	800b710 <__retarget_lock_release_recursive>
 800cf26:	89ab      	ldrh	r3, [r5, #12]
 800cf28:	065b      	lsls	r3, r3, #25
 800cf2a:	f53f af1f 	bmi.w	800cd6c <_vfiprintf_r+0x44>
 800cf2e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800cf30:	e71e      	b.n	800cd70 <_vfiprintf_r+0x48>
 800cf32:	ab03      	add	r3, sp, #12
 800cf34:	9300      	str	r3, [sp, #0]
 800cf36:	462a      	mov	r2, r5
 800cf38:	4b05      	ldr	r3, [pc, #20]	@ (800cf50 <_vfiprintf_r+0x228>)
 800cf3a:	a904      	add	r1, sp, #16
 800cf3c:	4630      	mov	r0, r6
 800cf3e:	f7fe f841 	bl	800afc4 <_printf_i>
 800cf42:	e7e4      	b.n	800cf0e <_vfiprintf_r+0x1e6>
 800cf44:	0800d53e 	.word	0x0800d53e
 800cf48:	0800d548 	.word	0x0800d548
 800cf4c:	0800aa95 	.word	0x0800aa95
 800cf50:	0800cd03 	.word	0x0800cd03
 800cf54:	0800d544 	.word	0x0800d544

0800cf58 <__sflush_r>:
 800cf58:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cf5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf60:	0716      	lsls	r6, r2, #28
 800cf62:	4605      	mov	r5, r0
 800cf64:	460c      	mov	r4, r1
 800cf66:	d454      	bmi.n	800d012 <__sflush_r+0xba>
 800cf68:	684b      	ldr	r3, [r1, #4]
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	dc02      	bgt.n	800cf74 <__sflush_r+0x1c>
 800cf6e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800cf70:	2b00      	cmp	r3, #0
 800cf72:	dd48      	ble.n	800d006 <__sflush_r+0xae>
 800cf74:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cf76:	2e00      	cmp	r6, #0
 800cf78:	d045      	beq.n	800d006 <__sflush_r+0xae>
 800cf7a:	2300      	movs	r3, #0
 800cf7c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800cf80:	682f      	ldr	r7, [r5, #0]
 800cf82:	6a21      	ldr	r1, [r4, #32]
 800cf84:	602b      	str	r3, [r5, #0]
 800cf86:	d030      	beq.n	800cfea <__sflush_r+0x92>
 800cf88:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800cf8a:	89a3      	ldrh	r3, [r4, #12]
 800cf8c:	0759      	lsls	r1, r3, #29
 800cf8e:	d505      	bpl.n	800cf9c <__sflush_r+0x44>
 800cf90:	6863      	ldr	r3, [r4, #4]
 800cf92:	1ad2      	subs	r2, r2, r3
 800cf94:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800cf96:	b10b      	cbz	r3, 800cf9c <__sflush_r+0x44>
 800cf98:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800cf9a:	1ad2      	subs	r2, r2, r3
 800cf9c:	2300      	movs	r3, #0
 800cf9e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800cfa0:	6a21      	ldr	r1, [r4, #32]
 800cfa2:	4628      	mov	r0, r5
 800cfa4:	47b0      	blx	r6
 800cfa6:	1c43      	adds	r3, r0, #1
 800cfa8:	89a3      	ldrh	r3, [r4, #12]
 800cfaa:	d106      	bne.n	800cfba <__sflush_r+0x62>
 800cfac:	6829      	ldr	r1, [r5, #0]
 800cfae:	291d      	cmp	r1, #29
 800cfb0:	d82b      	bhi.n	800d00a <__sflush_r+0xb2>
 800cfb2:	4a2a      	ldr	r2, [pc, #168]	@ (800d05c <__sflush_r+0x104>)
 800cfb4:	40ca      	lsrs	r2, r1
 800cfb6:	07d6      	lsls	r6, r2, #31
 800cfb8:	d527      	bpl.n	800d00a <__sflush_r+0xb2>
 800cfba:	2200      	movs	r2, #0
 800cfbc:	6062      	str	r2, [r4, #4]
 800cfbe:	04d9      	lsls	r1, r3, #19
 800cfc0:	6922      	ldr	r2, [r4, #16]
 800cfc2:	6022      	str	r2, [r4, #0]
 800cfc4:	d504      	bpl.n	800cfd0 <__sflush_r+0x78>
 800cfc6:	1c42      	adds	r2, r0, #1
 800cfc8:	d101      	bne.n	800cfce <__sflush_r+0x76>
 800cfca:	682b      	ldr	r3, [r5, #0]
 800cfcc:	b903      	cbnz	r3, 800cfd0 <__sflush_r+0x78>
 800cfce:	6560      	str	r0, [r4, #84]	@ 0x54
 800cfd0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800cfd2:	602f      	str	r7, [r5, #0]
 800cfd4:	b1b9      	cbz	r1, 800d006 <__sflush_r+0xae>
 800cfd6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800cfda:	4299      	cmp	r1, r3
 800cfdc:	d002      	beq.n	800cfe4 <__sflush_r+0x8c>
 800cfde:	4628      	mov	r0, r5
 800cfe0:	f7ff f9fe 	bl	800c3e0 <_free_r>
 800cfe4:	2300      	movs	r3, #0
 800cfe6:	6363      	str	r3, [r4, #52]	@ 0x34
 800cfe8:	e00d      	b.n	800d006 <__sflush_r+0xae>
 800cfea:	2301      	movs	r3, #1
 800cfec:	4628      	mov	r0, r5
 800cfee:	47b0      	blx	r6
 800cff0:	4602      	mov	r2, r0
 800cff2:	1c50      	adds	r0, r2, #1
 800cff4:	d1c9      	bne.n	800cf8a <__sflush_r+0x32>
 800cff6:	682b      	ldr	r3, [r5, #0]
 800cff8:	2b00      	cmp	r3, #0
 800cffa:	d0c6      	beq.n	800cf8a <__sflush_r+0x32>
 800cffc:	2b1d      	cmp	r3, #29
 800cffe:	d001      	beq.n	800d004 <__sflush_r+0xac>
 800d000:	2b16      	cmp	r3, #22
 800d002:	d11e      	bne.n	800d042 <__sflush_r+0xea>
 800d004:	602f      	str	r7, [r5, #0]
 800d006:	2000      	movs	r0, #0
 800d008:	e022      	b.n	800d050 <__sflush_r+0xf8>
 800d00a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d00e:	b21b      	sxth	r3, r3
 800d010:	e01b      	b.n	800d04a <__sflush_r+0xf2>
 800d012:	690f      	ldr	r7, [r1, #16]
 800d014:	2f00      	cmp	r7, #0
 800d016:	d0f6      	beq.n	800d006 <__sflush_r+0xae>
 800d018:	0793      	lsls	r3, r2, #30
 800d01a:	680e      	ldr	r6, [r1, #0]
 800d01c:	bf08      	it	eq
 800d01e:	694b      	ldreq	r3, [r1, #20]
 800d020:	600f      	str	r7, [r1, #0]
 800d022:	bf18      	it	ne
 800d024:	2300      	movne	r3, #0
 800d026:	eba6 0807 	sub.w	r8, r6, r7
 800d02a:	608b      	str	r3, [r1, #8]
 800d02c:	f1b8 0f00 	cmp.w	r8, #0
 800d030:	dde9      	ble.n	800d006 <__sflush_r+0xae>
 800d032:	6a21      	ldr	r1, [r4, #32]
 800d034:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d036:	4643      	mov	r3, r8
 800d038:	463a      	mov	r2, r7
 800d03a:	4628      	mov	r0, r5
 800d03c:	47b0      	blx	r6
 800d03e:	2800      	cmp	r0, #0
 800d040:	dc08      	bgt.n	800d054 <__sflush_r+0xfc>
 800d042:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d046:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d04a:	81a3      	strh	r3, [r4, #12]
 800d04c:	f04f 30ff 	mov.w	r0, #4294967295
 800d050:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d054:	4407      	add	r7, r0
 800d056:	eba8 0800 	sub.w	r8, r8, r0
 800d05a:	e7e7      	b.n	800d02c <__sflush_r+0xd4>
 800d05c:	20400001 	.word	0x20400001

0800d060 <_fflush_r>:
 800d060:	b538      	push	{r3, r4, r5, lr}
 800d062:	690b      	ldr	r3, [r1, #16]
 800d064:	4605      	mov	r5, r0
 800d066:	460c      	mov	r4, r1
 800d068:	b913      	cbnz	r3, 800d070 <_fflush_r+0x10>
 800d06a:	2500      	movs	r5, #0
 800d06c:	4628      	mov	r0, r5
 800d06e:	bd38      	pop	{r3, r4, r5, pc}
 800d070:	b118      	cbz	r0, 800d07a <_fflush_r+0x1a>
 800d072:	6a03      	ldr	r3, [r0, #32]
 800d074:	b90b      	cbnz	r3, 800d07a <_fflush_r+0x1a>
 800d076:	f7fe f94f 	bl	800b318 <__sinit>
 800d07a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d07e:	2b00      	cmp	r3, #0
 800d080:	d0f3      	beq.n	800d06a <_fflush_r+0xa>
 800d082:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d084:	07d0      	lsls	r0, r2, #31
 800d086:	d404      	bmi.n	800d092 <_fflush_r+0x32>
 800d088:	0599      	lsls	r1, r3, #22
 800d08a:	d402      	bmi.n	800d092 <_fflush_r+0x32>
 800d08c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d08e:	f7fe fb3e 	bl	800b70e <__retarget_lock_acquire_recursive>
 800d092:	4628      	mov	r0, r5
 800d094:	4621      	mov	r1, r4
 800d096:	f7ff ff5f 	bl	800cf58 <__sflush_r>
 800d09a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d09c:	07da      	lsls	r2, r3, #31
 800d09e:	4605      	mov	r5, r0
 800d0a0:	d4e4      	bmi.n	800d06c <_fflush_r+0xc>
 800d0a2:	89a3      	ldrh	r3, [r4, #12]
 800d0a4:	059b      	lsls	r3, r3, #22
 800d0a6:	d4e1      	bmi.n	800d06c <_fflush_r+0xc>
 800d0a8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d0aa:	f7fe fb31 	bl	800b710 <__retarget_lock_release_recursive>
 800d0ae:	e7dd      	b.n	800d06c <_fflush_r+0xc>

0800d0b0 <__swhatbuf_r>:
 800d0b0:	b570      	push	{r4, r5, r6, lr}
 800d0b2:	460c      	mov	r4, r1
 800d0b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0b8:	2900      	cmp	r1, #0
 800d0ba:	b096      	sub	sp, #88	@ 0x58
 800d0bc:	4615      	mov	r5, r2
 800d0be:	461e      	mov	r6, r3
 800d0c0:	da0d      	bge.n	800d0de <__swhatbuf_r+0x2e>
 800d0c2:	89a3      	ldrh	r3, [r4, #12]
 800d0c4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d0c8:	f04f 0100 	mov.w	r1, #0
 800d0cc:	bf14      	ite	ne
 800d0ce:	2340      	movne	r3, #64	@ 0x40
 800d0d0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d0d4:	2000      	movs	r0, #0
 800d0d6:	6031      	str	r1, [r6, #0]
 800d0d8:	602b      	str	r3, [r5, #0]
 800d0da:	b016      	add	sp, #88	@ 0x58
 800d0dc:	bd70      	pop	{r4, r5, r6, pc}
 800d0de:	466a      	mov	r2, sp
 800d0e0:	f000 f848 	bl	800d174 <_fstat_r>
 800d0e4:	2800      	cmp	r0, #0
 800d0e6:	dbec      	blt.n	800d0c2 <__swhatbuf_r+0x12>
 800d0e8:	9901      	ldr	r1, [sp, #4]
 800d0ea:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d0ee:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d0f2:	4259      	negs	r1, r3
 800d0f4:	4159      	adcs	r1, r3
 800d0f6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d0fa:	e7eb      	b.n	800d0d4 <__swhatbuf_r+0x24>

0800d0fc <__smakebuf_r>:
 800d0fc:	898b      	ldrh	r3, [r1, #12]
 800d0fe:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d100:	079d      	lsls	r5, r3, #30
 800d102:	4606      	mov	r6, r0
 800d104:	460c      	mov	r4, r1
 800d106:	d507      	bpl.n	800d118 <__smakebuf_r+0x1c>
 800d108:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d10c:	6023      	str	r3, [r4, #0]
 800d10e:	6123      	str	r3, [r4, #16]
 800d110:	2301      	movs	r3, #1
 800d112:	6163      	str	r3, [r4, #20]
 800d114:	b003      	add	sp, #12
 800d116:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d118:	ab01      	add	r3, sp, #4
 800d11a:	466a      	mov	r2, sp
 800d11c:	f7ff ffc8 	bl	800d0b0 <__swhatbuf_r>
 800d120:	9f00      	ldr	r7, [sp, #0]
 800d122:	4605      	mov	r5, r0
 800d124:	4639      	mov	r1, r7
 800d126:	4630      	mov	r0, r6
 800d128:	f7ff f9ce 	bl	800c4c8 <_malloc_r>
 800d12c:	b948      	cbnz	r0, 800d142 <__smakebuf_r+0x46>
 800d12e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d132:	059a      	lsls	r2, r3, #22
 800d134:	d4ee      	bmi.n	800d114 <__smakebuf_r+0x18>
 800d136:	f023 0303 	bic.w	r3, r3, #3
 800d13a:	f043 0302 	orr.w	r3, r3, #2
 800d13e:	81a3      	strh	r3, [r4, #12]
 800d140:	e7e2      	b.n	800d108 <__smakebuf_r+0xc>
 800d142:	89a3      	ldrh	r3, [r4, #12]
 800d144:	6020      	str	r0, [r4, #0]
 800d146:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d14a:	81a3      	strh	r3, [r4, #12]
 800d14c:	9b01      	ldr	r3, [sp, #4]
 800d14e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d152:	b15b      	cbz	r3, 800d16c <__smakebuf_r+0x70>
 800d154:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d158:	4630      	mov	r0, r6
 800d15a:	f000 f81d 	bl	800d198 <_isatty_r>
 800d15e:	b128      	cbz	r0, 800d16c <__smakebuf_r+0x70>
 800d160:	89a3      	ldrh	r3, [r4, #12]
 800d162:	f023 0303 	bic.w	r3, r3, #3
 800d166:	f043 0301 	orr.w	r3, r3, #1
 800d16a:	81a3      	strh	r3, [r4, #12]
 800d16c:	89a3      	ldrh	r3, [r4, #12]
 800d16e:	431d      	orrs	r5, r3
 800d170:	81a5      	strh	r5, [r4, #12]
 800d172:	e7cf      	b.n	800d114 <__smakebuf_r+0x18>

0800d174 <_fstat_r>:
 800d174:	b538      	push	{r3, r4, r5, lr}
 800d176:	4d07      	ldr	r5, [pc, #28]	@ (800d194 <_fstat_r+0x20>)
 800d178:	2300      	movs	r3, #0
 800d17a:	4604      	mov	r4, r0
 800d17c:	4608      	mov	r0, r1
 800d17e:	4611      	mov	r1, r2
 800d180:	602b      	str	r3, [r5, #0]
 800d182:	f7f4 fea9 	bl	8001ed8 <_fstat>
 800d186:	1c43      	adds	r3, r0, #1
 800d188:	d102      	bne.n	800d190 <_fstat_r+0x1c>
 800d18a:	682b      	ldr	r3, [r5, #0]
 800d18c:	b103      	cbz	r3, 800d190 <_fstat_r+0x1c>
 800d18e:	6023      	str	r3, [r4, #0]
 800d190:	bd38      	pop	{r3, r4, r5, pc}
 800d192:	bf00      	nop
 800d194:	20008e74 	.word	0x20008e74

0800d198 <_isatty_r>:
 800d198:	b538      	push	{r3, r4, r5, lr}
 800d19a:	4d06      	ldr	r5, [pc, #24]	@ (800d1b4 <_isatty_r+0x1c>)
 800d19c:	2300      	movs	r3, #0
 800d19e:	4604      	mov	r4, r0
 800d1a0:	4608      	mov	r0, r1
 800d1a2:	602b      	str	r3, [r5, #0]
 800d1a4:	f7f4 fea8 	bl	8001ef8 <_isatty>
 800d1a8:	1c43      	adds	r3, r0, #1
 800d1aa:	d102      	bne.n	800d1b2 <_isatty_r+0x1a>
 800d1ac:	682b      	ldr	r3, [r5, #0]
 800d1ae:	b103      	cbz	r3, 800d1b2 <_isatty_r+0x1a>
 800d1b0:	6023      	str	r3, [r4, #0]
 800d1b2:	bd38      	pop	{r3, r4, r5, pc}
 800d1b4:	20008e74 	.word	0x20008e74

0800d1b8 <_sbrk_r>:
 800d1b8:	b538      	push	{r3, r4, r5, lr}
 800d1ba:	4d06      	ldr	r5, [pc, #24]	@ (800d1d4 <_sbrk_r+0x1c>)
 800d1bc:	2300      	movs	r3, #0
 800d1be:	4604      	mov	r4, r0
 800d1c0:	4608      	mov	r0, r1
 800d1c2:	602b      	str	r3, [r5, #0]
 800d1c4:	f7f4 feb0 	bl	8001f28 <_sbrk>
 800d1c8:	1c43      	adds	r3, r0, #1
 800d1ca:	d102      	bne.n	800d1d2 <_sbrk_r+0x1a>
 800d1cc:	682b      	ldr	r3, [r5, #0]
 800d1ce:	b103      	cbz	r3, 800d1d2 <_sbrk_r+0x1a>
 800d1d0:	6023      	str	r3, [r4, #0]
 800d1d2:	bd38      	pop	{r3, r4, r5, pc}
 800d1d4:	20008e74 	.word	0x20008e74

0800d1d8 <__assert_func>:
 800d1d8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d1da:	4614      	mov	r4, r2
 800d1dc:	461a      	mov	r2, r3
 800d1de:	4b09      	ldr	r3, [pc, #36]	@ (800d204 <__assert_func+0x2c>)
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	4605      	mov	r5, r0
 800d1e4:	68d8      	ldr	r0, [r3, #12]
 800d1e6:	b14c      	cbz	r4, 800d1fc <__assert_func+0x24>
 800d1e8:	4b07      	ldr	r3, [pc, #28]	@ (800d208 <__assert_func+0x30>)
 800d1ea:	9100      	str	r1, [sp, #0]
 800d1ec:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d1f0:	4906      	ldr	r1, [pc, #24]	@ (800d20c <__assert_func+0x34>)
 800d1f2:	462b      	mov	r3, r5
 800d1f4:	f000 f842 	bl	800d27c <fiprintf>
 800d1f8:	f000 f852 	bl	800d2a0 <abort>
 800d1fc:	4b04      	ldr	r3, [pc, #16]	@ (800d210 <__assert_func+0x38>)
 800d1fe:	461c      	mov	r4, r3
 800d200:	e7f3      	b.n	800d1ea <__assert_func+0x12>
 800d202:	bf00      	nop
 800d204:	20000024 	.word	0x20000024
 800d208:	0800d559 	.word	0x0800d559
 800d20c:	0800d566 	.word	0x0800d566
 800d210:	0800d594 	.word	0x0800d594

0800d214 <_calloc_r>:
 800d214:	b570      	push	{r4, r5, r6, lr}
 800d216:	fba1 5402 	umull	r5, r4, r1, r2
 800d21a:	b934      	cbnz	r4, 800d22a <_calloc_r+0x16>
 800d21c:	4629      	mov	r1, r5
 800d21e:	f7ff f953 	bl	800c4c8 <_malloc_r>
 800d222:	4606      	mov	r6, r0
 800d224:	b928      	cbnz	r0, 800d232 <_calloc_r+0x1e>
 800d226:	4630      	mov	r0, r6
 800d228:	bd70      	pop	{r4, r5, r6, pc}
 800d22a:	220c      	movs	r2, #12
 800d22c:	6002      	str	r2, [r0, #0]
 800d22e:	2600      	movs	r6, #0
 800d230:	e7f9      	b.n	800d226 <_calloc_r+0x12>
 800d232:	462a      	mov	r2, r5
 800d234:	4621      	mov	r1, r4
 800d236:	f7fe f9ed 	bl	800b614 <memset>
 800d23a:	e7f4      	b.n	800d226 <_calloc_r+0x12>

0800d23c <__ascii_mbtowc>:
 800d23c:	b082      	sub	sp, #8
 800d23e:	b901      	cbnz	r1, 800d242 <__ascii_mbtowc+0x6>
 800d240:	a901      	add	r1, sp, #4
 800d242:	b142      	cbz	r2, 800d256 <__ascii_mbtowc+0x1a>
 800d244:	b14b      	cbz	r3, 800d25a <__ascii_mbtowc+0x1e>
 800d246:	7813      	ldrb	r3, [r2, #0]
 800d248:	600b      	str	r3, [r1, #0]
 800d24a:	7812      	ldrb	r2, [r2, #0]
 800d24c:	1e10      	subs	r0, r2, #0
 800d24e:	bf18      	it	ne
 800d250:	2001      	movne	r0, #1
 800d252:	b002      	add	sp, #8
 800d254:	4770      	bx	lr
 800d256:	4610      	mov	r0, r2
 800d258:	e7fb      	b.n	800d252 <__ascii_mbtowc+0x16>
 800d25a:	f06f 0001 	mvn.w	r0, #1
 800d25e:	e7f8      	b.n	800d252 <__ascii_mbtowc+0x16>

0800d260 <__ascii_wctomb>:
 800d260:	4603      	mov	r3, r0
 800d262:	4608      	mov	r0, r1
 800d264:	b141      	cbz	r1, 800d278 <__ascii_wctomb+0x18>
 800d266:	2aff      	cmp	r2, #255	@ 0xff
 800d268:	d904      	bls.n	800d274 <__ascii_wctomb+0x14>
 800d26a:	228a      	movs	r2, #138	@ 0x8a
 800d26c:	601a      	str	r2, [r3, #0]
 800d26e:	f04f 30ff 	mov.w	r0, #4294967295
 800d272:	4770      	bx	lr
 800d274:	700a      	strb	r2, [r1, #0]
 800d276:	2001      	movs	r0, #1
 800d278:	4770      	bx	lr
	...

0800d27c <fiprintf>:
 800d27c:	b40e      	push	{r1, r2, r3}
 800d27e:	b503      	push	{r0, r1, lr}
 800d280:	4601      	mov	r1, r0
 800d282:	ab03      	add	r3, sp, #12
 800d284:	4805      	ldr	r0, [pc, #20]	@ (800d29c <fiprintf+0x20>)
 800d286:	f853 2b04 	ldr.w	r2, [r3], #4
 800d28a:	6800      	ldr	r0, [r0, #0]
 800d28c:	9301      	str	r3, [sp, #4]
 800d28e:	f7ff fd4b 	bl	800cd28 <_vfiprintf_r>
 800d292:	b002      	add	sp, #8
 800d294:	f85d eb04 	ldr.w	lr, [sp], #4
 800d298:	b003      	add	sp, #12
 800d29a:	4770      	bx	lr
 800d29c:	20000024 	.word	0x20000024

0800d2a0 <abort>:
 800d2a0:	b508      	push	{r3, lr}
 800d2a2:	2006      	movs	r0, #6
 800d2a4:	f000 f82c 	bl	800d300 <raise>
 800d2a8:	2001      	movs	r0, #1
 800d2aa:	f7f4 fde1 	bl	8001e70 <_exit>

0800d2ae <_raise_r>:
 800d2ae:	291f      	cmp	r1, #31
 800d2b0:	b538      	push	{r3, r4, r5, lr}
 800d2b2:	4605      	mov	r5, r0
 800d2b4:	460c      	mov	r4, r1
 800d2b6:	d904      	bls.n	800d2c2 <_raise_r+0x14>
 800d2b8:	2316      	movs	r3, #22
 800d2ba:	6003      	str	r3, [r0, #0]
 800d2bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d2c0:	bd38      	pop	{r3, r4, r5, pc}
 800d2c2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d2c4:	b112      	cbz	r2, 800d2cc <_raise_r+0x1e>
 800d2c6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d2ca:	b94b      	cbnz	r3, 800d2e0 <_raise_r+0x32>
 800d2cc:	4628      	mov	r0, r5
 800d2ce:	f000 f831 	bl	800d334 <_getpid_r>
 800d2d2:	4622      	mov	r2, r4
 800d2d4:	4601      	mov	r1, r0
 800d2d6:	4628      	mov	r0, r5
 800d2d8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2dc:	f000 b818 	b.w	800d310 <_kill_r>
 800d2e0:	2b01      	cmp	r3, #1
 800d2e2:	d00a      	beq.n	800d2fa <_raise_r+0x4c>
 800d2e4:	1c59      	adds	r1, r3, #1
 800d2e6:	d103      	bne.n	800d2f0 <_raise_r+0x42>
 800d2e8:	2316      	movs	r3, #22
 800d2ea:	6003      	str	r3, [r0, #0]
 800d2ec:	2001      	movs	r0, #1
 800d2ee:	e7e7      	b.n	800d2c0 <_raise_r+0x12>
 800d2f0:	2100      	movs	r1, #0
 800d2f2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d2f6:	4620      	mov	r0, r4
 800d2f8:	4798      	blx	r3
 800d2fa:	2000      	movs	r0, #0
 800d2fc:	e7e0      	b.n	800d2c0 <_raise_r+0x12>
	...

0800d300 <raise>:
 800d300:	4b02      	ldr	r3, [pc, #8]	@ (800d30c <raise+0xc>)
 800d302:	4601      	mov	r1, r0
 800d304:	6818      	ldr	r0, [r3, #0]
 800d306:	f7ff bfd2 	b.w	800d2ae <_raise_r>
 800d30a:	bf00      	nop
 800d30c:	20000024 	.word	0x20000024

0800d310 <_kill_r>:
 800d310:	b538      	push	{r3, r4, r5, lr}
 800d312:	4d07      	ldr	r5, [pc, #28]	@ (800d330 <_kill_r+0x20>)
 800d314:	2300      	movs	r3, #0
 800d316:	4604      	mov	r4, r0
 800d318:	4608      	mov	r0, r1
 800d31a:	4611      	mov	r1, r2
 800d31c:	602b      	str	r3, [r5, #0]
 800d31e:	f7f4 fd97 	bl	8001e50 <_kill>
 800d322:	1c43      	adds	r3, r0, #1
 800d324:	d102      	bne.n	800d32c <_kill_r+0x1c>
 800d326:	682b      	ldr	r3, [r5, #0]
 800d328:	b103      	cbz	r3, 800d32c <_kill_r+0x1c>
 800d32a:	6023      	str	r3, [r4, #0]
 800d32c:	bd38      	pop	{r3, r4, r5, pc}
 800d32e:	bf00      	nop
 800d330:	20008e74 	.word	0x20008e74

0800d334 <_getpid_r>:
 800d334:	f7f4 bd84 	b.w	8001e40 <_getpid>

0800d338 <_init>:
 800d338:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d33a:	bf00      	nop
 800d33c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d33e:	bc08      	pop	{r3}
 800d340:	469e      	mov	lr, r3
 800d342:	4770      	bx	lr

0800d344 <_fini>:
 800d344:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d346:	bf00      	nop
 800d348:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d34a:	bc08      	pop	{r3}
 800d34c:	469e      	mov	lr, r3
 800d34e:	4770      	bx	lr
