{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 09 18:03:32 2024 " "Info: Processing started: Sat Nov 09 18:03:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off status_reg -c status_reg --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off status_reg -c status_reg --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk_in register register mem_reg\[2\] mem_reg\[2\] 500.0 MHz Internal " "Info: Clock \"clk_in\" Internal fmax is restricted to 500.0 MHz between source register \"mem_reg\[2\]\" and destination register \"mem_reg\[2\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.396 ns + Longest register register " "Info: + Longest register to register delay is 0.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[2\] 1 REG LCFF_X13_Y26_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[2] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.241 ns) 0.241 ns mem_reg~0 2 COMB LCCOMB_X13_Y26_N16 1 " "Info: 2: + IC(0.000 ns) + CELL(0.241 ns) = 0.241 ns; Loc. = LCCOMB_X13_Y26_N16; Fanout = 1; COMB Node = 'mem_reg~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.241 ns" { mem_reg[2] mem_reg~0 } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.396 ns mem_reg\[2\] 3 REG LCFF_X13_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.396 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem_reg~0 mem_reg[2] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.396 ns ( 100.00 % ) " "Info: Total cell delay = 0.396 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { mem_reg[2] mem_reg~0 mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { mem_reg[2] {} mem_reg~0 {} mem_reg[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.472 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns mem_reg\[2\] 3 REG LCFF_X13_Y26_N17 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.472 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns mem_reg\[2\] 3 REG LCFF_X13_Y26_N17 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { mem_reg[2] mem_reg~0 mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.396 ns" { mem_reg[2] {} mem_reg~0 {} mem_reg[2] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.241ns 0.155ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { mem_reg[2] {} } {  } {  } "" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "mem_reg\[7\] abus_in\[0\] clk_in 5.011 ns register " "Info: tsu for register \"mem_reg\[7\]\" (data pin = \"abus_in\[0\]\", clock pin = \"clk_in\") is 5.011 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.393 ns + Longest pin register " "Info: + Longest pin to register delay is 7.393 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns abus_in\[0\] 1 PIN PIN_AA16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 1; PIN Node = 'abus_in\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.694 ns) + CELL(0.272 ns) 5.813 ns dbus_out~8 2 COMB LCCOMB_X13_Y26_N0 2 " "Info: 2: + IC(4.694 ns) + CELL(0.272 ns) = 5.813 ns; Loc. = LCCOMB_X13_Y26_N0; Fanout = 2; COMB Node = 'dbus_out~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { abus_in[0] dbus_out~8 } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.346 ns) 6.418 ns process_0~0 3 COMB LCCOMB_X13_Y26_N22 8 " "Info: 3: + IC(0.259 ns) + CELL(0.346 ns) = 6.418 ns; Loc. = LCCOMB_X13_Y26_N22; Fanout = 8; COMB Node = 'process_0~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { dbus_out~8 process_0~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.746 ns) 7.393 ns mem_reg\[7\] 4 REG LCFF_X13_Y26_N19 2 " "Info: 4: + IC(0.229 ns) + CELL(0.746 ns) = 7.393 ns; Loc. = LCFF_X13_Y26_N19; Fanout = 2; REG Node = 'mem_reg\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.975 ns" { process_0~0 mem_reg[7] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.211 ns ( 29.91 % ) " "Info: Total cell delay = 2.211 ns ( 29.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.182 ns ( 70.09 % ) " "Info: Total interconnect delay = 5.182 ns ( 70.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.393 ns" { abus_in[0] dbus_out~8 process_0~0 mem_reg[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.393 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~8 {} process_0~0 {} mem_reg[7] {} } { 0.000ns 0.000ns 4.694ns 0.259ns 0.229ns } { 0.000ns 0.847ns 0.272ns 0.346ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.472 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns mem_reg\[7\] 3 REG LCFF_X13_Y26_N19 2 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N19; Fanout = 2; REG Node = 'mem_reg\[7\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk_in~clkctrl mem_reg[7] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.393 ns" { abus_in[0] dbus_out~8 process_0~0 mem_reg[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.393 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~8 {} process_0~0 {} mem_reg[7] {} } { 0.000ns 0.000ns 4.694ns 0.259ns 0.229ns } { 0.000ns 0.847ns 0.272ns 0.346ns 0.746ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[7] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[7] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in dbus_out\[1\] mem_reg\[1\] 7.941 ns register " "Info: tco from clock \"clk_in\" to destination pin \"dbus_out\[1\]\" through register \"mem_reg\[1\]\" is 7.941 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns mem_reg\[1\] 3 REG LCFF_X13_Y26_N11 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N11; Fanout = 3; REG Node = 'mem_reg\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk_in~clkctrl mem_reg[1] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.375 ns + Longest register pin " "Info: + Longest register to pin delay is 5.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns mem_reg\[1\] 1 REG LCFF_X13_Y26_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X13_Y26_N11; Fanout = 3; REG Node = 'mem_reg\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_reg[1] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.393 ns) + CELL(1.982 ns) 5.375 ns dbus_out\[1\] 2 PIN PIN_AA5 0 " "Info: 2: + IC(3.393 ns) + CELL(1.982 ns) = 5.375 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { mem_reg[1] dbus_out[1] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.982 ns ( 36.87 % ) " "Info: Total cell delay = 1.982 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.393 ns ( 63.13 % ) " "Info: Total interconnect delay = 3.393 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { mem_reg[1] dbus_out[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { mem_reg[1] {} dbus_out[1] {} } { 0.000ns 3.393ns } { 0.000ns 1.982ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[1] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.375 ns" { mem_reg[1] dbus_out[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.375 ns" { mem_reg[1] {} dbus_out[1] {} } { 0.000ns 3.393ns } { 0.000ns 1.982ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "abus_in\[0\] dbus_out\[1\] 12.528 ns Longest " "Info: Longest tpd from source pin \"abus_in\[0\]\" to destination pin \"dbus_out\[1\]\" is 12.528 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns abus_in\[0\] 1 PIN PIN_AA16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_AA16; Fanout = 1; PIN Node = 'abus_in\[0\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { abus_in[0] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.694 ns) + CELL(0.272 ns) 5.813 ns dbus_out~8 2 COMB LCCOMB_X13_Y26_N0 2 " "Info: 2: + IC(4.694 ns) + CELL(0.272 ns) = 5.813 ns; Loc. = LCCOMB_X13_Y26_N0; Fanout = 2; COMB Node = 'dbus_out~8'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.966 ns" { abus_in[0] dbus_out~8 } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.259 ns) + CELL(0.346 ns) 6.418 ns dbus_out~9 3 COMB LCCOMB_X13_Y26_N20 8 " "Info: 3: + IC(0.259 ns) + CELL(0.346 ns) = 6.418 ns; Loc. = LCCOMB_X13_Y26_N20; Fanout = 8; COMB Node = 'dbus_out~9'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.605 ns" { dbus_out~8 dbus_out~9 } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.138 ns) + CELL(1.972 ns) 12.528 ns dbus_out\[1\] 4 PIN PIN_AA5 0 " "Info: 4: + IC(4.138 ns) + CELL(1.972 ns) = 12.528 ns; Loc. = PIN_AA5; Fanout = 0; PIN Node = 'dbus_out\[1\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.110 ns" { dbus_out~9 dbus_out[1] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.437 ns ( 27.43 % ) " "Info: Total cell delay = 3.437 ns ( 27.43 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.091 ns ( 72.57 % ) " "Info: Total interconnect delay = 9.091 ns ( 72.57 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.528 ns" { abus_in[0] dbus_out~8 dbus_out~9 dbus_out[1] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "12.528 ns" { abus_in[0] {} abus_in[0]~combout {} dbus_out~8 {} dbus_out~9 {} dbus_out[1] {} } { 0.000ns 0.000ns 4.694ns 0.259ns 4.138ns } { 0.000ns 0.847ns 0.272ns 0.346ns 1.972ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "mem_reg\[2\] z_wr_en clk_in -2.141 ns register " "Info: th for register \"mem_reg\[2\]\" (data pin = \"z_wr_en\", clock pin = \"clk_in\") is -2.141 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 2.472 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 2.472 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk_in 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk_in'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk_in~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk_in~clkctrl'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk_in clk_in~clkctrl } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.618 ns) 2.472 ns mem_reg\[2\] 3 REG LCFF_X13_Y26_N17 3 " "Info: 3: + IC(0.657 ns) + CELL(0.618 ns) = 2.472 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.275 ns" { clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.55 % ) " "Info: Total cell delay = 1.472 ns ( 59.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.000 ns ( 40.45 % ) " "Info: Total interconnect delay = 1.000 ns ( 40.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.762 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.762 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.857 ns) 0.857 ns z_wr_en 1 PIN PIN_C16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.857 ns) = 0.857 ns; Loc. = PIN_C16; Fanout = 1; PIN Node = 'z_wr_en'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { z_wr_en } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.697 ns) + CELL(0.053 ns) 4.607 ns mem_reg~0 2 COMB LCCOMB_X13_Y26_N16 1 " "Info: 2: + IC(3.697 ns) + CELL(0.053 ns) = 4.607 ns; Loc. = LCCOMB_X13_Y26_N16; Fanout = 1; COMB Node = 'mem_reg~0'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.750 ns" { z_wr_en mem_reg~0 } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.762 ns mem_reg\[2\] 3 REG LCFF_X13_Y26_N17 3 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.762 ns; Loc. = LCFF_X13_Y26_N17; Fanout = 3; REG Node = 'mem_reg\[2\]'" {  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { mem_reg~0 mem_reg[2] } "NODE_NAME" } } { "status_reg.vhd" "" { Text "C:/users/crossover/Documents/status_reg/status_reg.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.065 ns ( 22.36 % ) " "Info: Total cell delay = 1.065 ns ( 22.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.697 ns ( 77.64 % ) " "Info: Total interconnect delay = 3.697 ns ( 77.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { z_wr_en mem_reg~0 mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { z_wr_en {} z_wr_en~combout {} mem_reg~0 {} mem_reg[2] {} } { 0.000ns 0.000ns 3.697ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.472 ns" { clk_in clk_in~clkctrl mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.472 ns" { clk_in {} clk_in~combout {} clk_in~clkctrl {} mem_reg[2] {} } { 0.000ns 0.000ns 0.343ns 0.657ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.762 ns" { z_wr_en mem_reg~0 mem_reg[2] } "NODE_NAME" } } { "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files (x86)/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.762 ns" { z_wr_en {} z_wr_en~combout {} mem_reg~0 {} mem_reg[2] {} } { 0.000ns 0.000ns 3.697ns 0.000ns } { 0.000ns 0.857ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "88 " "Info: Peak virtual memory: 88 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 09 18:03:33 2024 " "Info: Processing ended: Sat Nov 09 18:03:33 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
