[{"DBLP title": "Dynamic code mapping for limited local memory systems.", "DBLP authors": ["Seung Chul Jung", "Aviral Shrivastava", "Ke Bai"], "year": 2010, "MAG papers": [{"PaperId": 2161445662, "PaperTitle": "dynamic code mapping for limited local memory systems", "Year": 2010, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"arizona state university": 3.0}}], "source": "ES"}, {"DBLP title": "Design of an Automatic Target Recognition algorithm on the IBM Cell Broadband Engine.", "DBLP authors": ["Weijia Che", "Karam S. Chatha"], "year": 2010, "MAG papers": [{"PaperId": 2129640192, "PaperTitle": "design of an automatic target recognition algorithm on the ibm cell broadband engine", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 2.0}}], "source": "ES"}, {"DBLP title": "Highly efficient mapping of the Smith-Waterman algorithm on CUDA-compatible GPUs.", "DBLP authors": ["Keisuke Dohi", "Khaled Benkrid", "Cheng Ling", "Tsuyoshi Hamada", "Yuichiro Shibata"], "year": 2010, "MAG papers": [{"PaperId": 2156140864, "PaperTitle": "highly efficient mapping of the smith waterman algorithm on cuda compatible gpus", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"nagasaki university": 3.0, "university of edinburgh": 2.0}}], "source": "ES"}, {"DBLP title": "ImpEDE: A multidimensional design-space exploration framework for biomedical-implant processors.", "DBLP authors": ["Dhara Dave", "Christos Strydis", "Georgi Gaydadjiev"], "year": 2010, "MAG papers": [{"PaperId": 2109445673, "PaperTitle": "impede a multidimensional design space exploration framework for biomedical implant processors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"delft university of technology": 3.0}}], "source": "ES"}, {"DBLP title": "Design space exploration of parametric pipelined designs.", "DBLP authors": ["Adrien Le Masle", "Wayne Luk"], "year": 2010, "MAG papers": [{"PaperId": 2123302990, "PaperTitle": "design space exploration of parametric pipelined designs", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Design space exploration for an embedded processor with flexible datapath interconnect.", "DBLP authors": ["Tung Thanh Hoang", "Ulf Jalmbrant", "Erik der Hagopian", "Kasyab P. Subramaniyan", "Magnus Sj\u00e4lander", "Per Larsson-Edefors"], "year": 2010, "MAG papers": [{"PaperId": 2128469014, "PaperTitle": "design space exploration for an embedded processor with flexible datapath interconnect", "Year": 2010, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"chalmers university of technology": 6.0}}], "source": "ES"}, {"DBLP title": "Using shared library interposing for transparent application acceleration in systems with heterogeneous hardware accelerators.", "DBLP authors": ["Tobias Beisel", "Manuel Niekamp", "Christian Plessl"], "year": 2010, "MAG papers": [{"PaperId": 2102738413, "PaperTitle": "using shared library interposing for transparent application acceleration in systems with heterogeneous hardware accelerators", "Year": 2010, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of paderborn": 3.0}}], "source": "ES"}, {"DBLP title": "Enhancing performance of network-on-chip architectures with millimeter-wave wireless interconnects.", "DBLP authors": ["Sujay Deb", "Amlan Ganguly", "Kevin Chang", "Partha Pratim Pande", "Benjamin Belzer", "Deuk Hyoun Heo"], "year": 2010, "MAG papers": [{"PaperId": 2108331430, "PaperTitle": "enhancing performance of network on chip architectures with millimeter wave wireless interconnects", "Year": 2010, "CitationCount": 79, "EstimatedCitation": 107, "Affiliations": {"washington state university": 6.0}}], "source": "ES"}, {"DBLP title": "A Bayesian network-based framework with Constraint Satisfaction Problem (CSP) formulations for FPGA system design.", "DBLP authors": ["Amelia W. Azman", "Abbas Bigdeli", "Yasir Mohd-Mustafah", "Morteza Biglari-Abhari", "Brian C. Lovell"], "year": 2010, "MAG papers": [{"PaperId": 2128295220, "PaperTitle": "a bayesian network based framework with constraint satisfaction problem csp formulations for fpga system design", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of auckland": 1.0, "university of queensland": 4.0}}], "source": "ES"}, {"DBLP title": "An optimized NoC architecture for accelerating TSP kernels in breakpoint median problem.", "DBLP authors": ["Turbo Majumder", "Souradip Sarkar", "Partha Pratim Pande", "Ananth Kalyanaraman"], "year": 2010, "MAG papers": [{"PaperId": 2108937578, "PaperTitle": "an optimized noc architecture for accelerating tsp kernels in breakpoint median problem", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"washington state university": 4.0}}], "source": "ES"}, {"DBLP title": "A formal specification of fault-tolerance in prospecting asteroid mission with Reactive Autonomie Systems Framework.", "DBLP authors": ["Heng Kuang", "Olga Ormandjieva", "Stan Klasa", "Jamal Bentahar"], "year": 2010, "MAG papers": [{"PaperId": 2169404216, "PaperTitle": "a formal specification of fault tolerance in prospecting asteroid mission with reactive autonomie systems framework", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"concordia university": 4.0}}], "source": "ES"}, {"DBLP title": "Comparing the robustness of fault-tolerant enhancements when applied to lookup tables and random logic for nano-computing.", "DBLP authors": ["Yocheved Dotan", "Orgad Chen", "Gil Katz"], "year": 2010, "MAG papers": [{"PaperId": 2104644014, "PaperTitle": "comparing the robustness of fault tolerant enhancements when applied to lookup tables and random logic for nano computing", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"ruppin academic center": 3.0}}], "source": "ES"}, {"DBLP title": "Dependability analysis of a countermeasure against fault attacks by means of laser shots onto a SRAM-based FPGA.", "DBLP authors": ["Gaetan Canivet", "Paolo Maistri", "R\u00e9gis Leveugle", "Fr\u00e9d\u00e9ric Valette", "Jessy Cl\u00e9di\u00e8re", "Marc Renaudin"], "year": 2010, "MAG papers": [{"PaperId": 2148063504, "PaperTitle": "dependability analysis of a countermeasure against fault attacks by means of laser shots onto a sram based fpga", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"centre national de la recherche scientifique": 3.0}}], "source": "ES"}, {"DBLP title": "Modeling and synthesis of communication subsystems for loop accelerator pipelines.", "DBLP authors": ["Hritam Dutta", "Frank Hannig", "Moritz Schmid", "Joachim Keinert"], "year": 2010, "MAG papers": [{"PaperId": 2136482843, "PaperTitle": "modeling and synthesis of communication subsystems for loop accelerator pipelines", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"fraunhofer society": 1.0}}], "source": "ES"}, {"DBLP title": "Design of throughput-optimized arrays from recurrence abstractions.", "DBLP authors": ["Arpith C. Jacob", "Jeremy D. Buhler", "Roger D. Chamberlain"], "year": 2010, "MAG papers": [{"PaperId": 2139092702, "PaperTitle": "design of throughput optimized arrays from recurrence abstractions", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"washington university in st louis": 3.0}}], "source": "ES"}, {"DBLP title": "A C++-embedded Domain-Specific Language for programming the MORA soft processor array.", "DBLP authors": ["Wim Vanderbauwhede", "Martin Margala", "Sai Rahul Chalamalasetti", "Sohan Purohit"], "year": 2010, "MAG papers": [{"PaperId": 2119736999, "PaperTitle": "a c embedded domain specific language for programming the mora soft processor array", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of massachusetts amherst": 3.0, "university of glasgow": 1.0}}], "source": "ES"}, {"DBLP title": "A forwarding-sensitive instruction scheduling approach to reduce register file constraints in VLIW architectures.", "DBLP authors": ["Guillermo Pay\u00e1 Vay\u00e1", "Javier Mart\u00edn-Langerwerf", "Holger Blume", "Peter Pirsch"], "year": 2010, "MAG papers": [{"PaperId": 2149279796, "PaperTitle": "a forwarding sensitive instruction scheduling approach to reduce register file constraints in vliw architectures", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"leibniz university of hanover": 4.0}}], "source": "ES"}, {"DBLP title": "Dual-purpose custom instruction identification algorithm based on Particle Swarm Optimization.", "DBLP authors": ["Mehdi Kamal", "Neda Kazemian Amiri", "Arezoo Kamran", "Seyyed Alireza Hoseini", "Masoud Dehyadegari", "Hamid Noori"], "year": 2010, "MAG papers": [{"PaperId": 2099704147, "PaperTitle": "dual purpose custom instruction identification algorithm based on particle swarm optimization", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of tehran": 6.0}}], "source": "ES"}, {"DBLP title": "Combined scheduling and instruction selection for processors with reconfigurable cell fabric.", "DBLP authors": ["Antoine Floch", "Christophe Wolinski", "Krzysztof Kuchcinski"], "year": 2010, "MAG papers": [{"PaperId": 2144206556, "PaperTitle": "combined scheduling and instruction selection for processors with reconfigurable cell fabric", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of rennes": 2.0, "lund university": 1.0}}], "source": "ES"}, {"DBLP title": "Completeness of automatically generated instruction selectors.", "DBLP authors": ["Florian Brandner"], "year": 2010, "MAG papers": [{"PaperId": 2119166113, "PaperTitle": "completeness of automatically generated instruction selectors", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole normale superieure de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "Implementation of binary edwards curves for very-constrained devices.", "DBLP authors": ["\u00dcnal Ko\u00e7abas", "Junfeng Fan", "Ingrid Verbauwhede"], "year": 2010, "MAG papers": [{"PaperId": 2106776162, "PaperTitle": "implementation of binary edwards curves for very constrained devices", "Year": 2010, "CitationCount": 28, "EstimatedCitation": 28, "Affiliations": {"katholieke universiteit leuven": 3.0}}], "source": "ES"}, {"DBLP title": "Elliptic Curve point multiplication on GPUs.", "DBLP authors": ["Samuel Antao", "Jean-Claude Bajard", "Leonel Sousa"], "year": 2010, "MAG papers": [{"PaperId": 2138878395, "PaperTitle": "elliptic curve point multiplication on gpus", "Year": 2010, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"technical university of lisbon": 2.0, "pierre and marie curie university": 1.0}}], "source": "ES"}, {"DBLP title": "Newton-Raphson algorithms for floating-point division using an FMA.", "DBLP authors": ["Nicolas Louvet", "Jean-Michel Muller", "Adrien Panhaleux"], "year": 2010, "MAG papers": [{"PaperId": 2147922436, "PaperTitle": "newton raphson algorithms for floating point division using an fma", "Year": 2010, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of lyon": 2.0, "ecole normale superieure de lyon": 1.0}}], "source": "ES"}, {"DBLP title": "An FPGA-specific algorithm for direct generation of multi-variate Gaussian random numbers.", "DBLP authors": ["David B. Thomas", "Wayne Luk"], "year": 2010, "MAG papers": [{"PaperId": 2161256043, "PaperTitle": "an fpga specific algorithm for direct generation of multi variate gaussian random numbers", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"imperial college london": 2.0}}], "source": "ES"}, {"DBLP title": "Automatic generation of polynomial-based hardware architectures for function evaluation.", "DBLP authors": ["Florent de Dinechin", "Mioara Joldes", "Bogdan Pasca"], "year": 2010, "MAG papers": [{"PaperId": 2107166538, "PaperTitle": "automatic generation of polynomial based hardware architectures for function evaluation", "Year": 2010, "CitationCount": 38, "EstimatedCitation": 64, "Affiliations": {"university of lyon": 3.0}}], "source": "ES"}, {"DBLP title": "A fully-overlapped multi-mode QC-LDPC decoder architecture for mobile WiMAX applications.", "DBLP authors": ["Bo Xiang", "Dan Bao", "Shuangqu Huang", "Xiaoyang Zeng"], "year": 2010, "MAG papers": [{"PaperId": 2153072734, "PaperTitle": "a fully overlapped multi mode qc ldpc decoder architecture for mobile wimax applications", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"fudan university": 4.0}}], "source": "ES"}, {"DBLP title": "High parallel variation Banyan network based permutation network for reconfigurable LDPC decoder.", "DBLP authors": ["Xiao Peng", "Zhixiang Chen", "Xiongxin Zhao", "Fumiaki Maehara", "Satoshi Goto"], "year": 2010, "MAG papers": [{"PaperId": 2112229728, "PaperTitle": "high parallel variation banyan network based permutation network for reconfigurable ldpc decoder", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"graduate school usa": 5.0}}], "source": "ES"}, {"DBLP title": "A high efficient memory architecture for H.264/AVC motion compensation.", "DBLP authors": ["Chunshu Li", "Kai Huang", "Xiaolang Yan", "Jiong Feng", "De Ma", "Haitong Ge"], "year": 2010, "MAG papers": [{"PaperId": 2098895068, "PaperTitle": "a high efficient memory architecture for h 264 avc motion compensation", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"zhejiang university": 3.0}}], "source": "ES"}, {"DBLP title": "FPGA-based lossless compressors of floating-point data streams to enhance memory bandwidth.", "DBLP authors": ["Kazuya Katahira", "Kentaro Sano", "Satoru Yamamoto"], "year": 2010, "MAG papers": [{"PaperId": 2110659007, "PaperTitle": "fpga based lossless compressors of floating point data streams to enhance memory bandwidth", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"tohoku university": 3.0}}], "source": "ES"}, {"DBLP title": "Power dissipation challenges in multicore floating-point units.", "DBLP authors": ["Wei Liu", "Alberto Nannarelli"], "year": 2010, "MAG papers": [{"PaperId": 2167592834, "PaperTitle": "power dissipation challenges in multicore floating point units", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"technical university of denmark": 2.0}}], "source": "ES"}, {"DBLP title": "On energy efficiency of reconfigurable systems with run-time partial reconfiguration.", "DBLP authors": ["Shaoshan Liu", "Richard Neil Pittman", "Alessandro Form", "Jean-Luc Gaudiot"], "year": 2010, "MAG papers": [{"PaperId": 2117170259, "PaperTitle": "on energy efficiency of reconfigurable systems with run time partial reconfiguration", "Year": 2010, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"microsoft": 2.0, "university of california irvine": 2.0}}], "source": "ES"}, {"DBLP title": "A GALS FFT processor with clock modulation for low-EMI applications.", "DBLP authors": ["Xin Fan", "Milos Krstic", "Christoph Wolf", "Eckhard Grass"], "year": 2010, "MAG papers": [{"PaperId": 2102742603, "PaperTitle": "a gals fft processor with clock modulation for low emi applications", "Year": 2010, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Hardware-assisted middleware: Acceleration of garbage collection operations.", "DBLP authors": ["Jie Tang", "Shaoshan Liu", "Zhimin Gu", "Xiao-Feng Li", "Jean-Luc Gaudiot"], "year": 2010, "MAG papers": [{"PaperId": 2168242741, "PaperTitle": "hardware assisted middleware acceleration of garbage collection operations", "Year": 2010, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"beijing institute of technology": 2.0, "university of california irvine": 2.0, "intel": 1.0}}], "source": "ES"}, {"DBLP title": "Flexible hardware/software co-design for scalable elliptic curve cryptography for low-resource applications.", "DBLP authors": ["Mohamed N. Hassan", "Mohammed Benaissa", "Anastasios Kanakis"], "year": 2010, "MAG papers": [{"PaperId": 2108868589, "PaperTitle": "flexible hardware software co design for scalable elliptic curve cryptography for low resource applications", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"university of sheffield": 3.0}}], "source": "ES"}, {"DBLP title": "An efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer.", "DBLP authors": ["Oguzhan Atak", "Abdullah Atalar"], "year": 2010, "MAG papers": [{"PaperId": 2101632442, "PaperTitle": "an efficient computation model for coarse grained reconfigurable architectures and its applications to a reconfigurable computer", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"bilkent university": 2.0}}], "source": "ES"}, {"DBLP title": "Potential of using block floating point arithmetic in ASIP-based GNSS-receivers.", "DBLP authors": ["Emrah Tasdemir", "G\u00f6tz Kappen", "Tobias G. Noll"], "year": 2010, "MAG papers": [{"PaperId": 2095639074, "PaperTitle": "potential of using block floating point arithmetic in asip based gnss receivers", "Year": 2010, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"rwth aachen university": 3.0}}], "source": "ES"}, {"DBLP title": "Area optimized H.264 Intra prediction architecture for 1080p HD resolution.", "DBLP authors": ["Jimit Shah", "K. S. Raghunandan", "Kuruvilla Varghese"], "year": 2010, "MAG papers": [{"PaperId": 2119350657, "PaperTitle": "area optimized h 264 intra prediction architecture for 1080p hd resolution", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"indian institute of science": 3.0}}], "source": "ES"}, {"DBLP title": "Memoryless RNS-to-binary converters for the {2n+1 - 1, 2n, 2n - 1} moduli set.", "DBLP authors": ["Kazeem Alagbe Gbolagade", "George Razvan Voicu", "Sorin Dan Cotofana"], "year": 2010, "MAG papers": [], "source": null}, {"DBLP title": "A pipelined camellia architecture for compact hardware implementation.", "DBLP authors": ["Elif Bilge Kavun", "Tolga Yal\u00e7in"], "year": 2010, "MAG papers": [{"PaperId": 2107382665, "PaperTitle": "a pipelined camellia architecture for compact hardware implementation", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"middle east technical university": 2.0}}], "source": "ES"}, {"DBLP title": "General-purpose FPGA platform for efficient encryption and hashing.", "DBLP authors": ["Jakub Szefer", "Yu-Yuan Chen", "Ruby B. Lee"], "year": 2010, "MAG papers": [{"PaperId": 2165655512, "PaperTitle": "general purpose fpga platform for efficient encryption and hashing", "Year": 2010, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"princeton university": 3.0}}], "source": "ES"}, {"DBLP title": "A compact FPGA-based architecture for elliptic curve cryptography over prime fields.", "DBLP authors": ["Jo Vliegen", "Nele Mentens", "Jan Genoe", "An Braeken", "Serge Kubera", "Abdellah Touhafi", "Ingrid Verbauwhede"], "year": 2010, "MAG papers": [{"PaperId": 2170342361, "PaperTitle": "a compact fpga based architecture for elliptic curve cryptography over prime fields", "Year": 2010, "CitationCount": 42, "EstimatedCitation": 60, "Affiliations": {"katholieke universiteit leuven": 3.0, "erasmushogeschool brussel": 3.0}}], "source": "ES"}, {"DBLP title": "Implementing decimal floating-point arithmetic through binary: Some suggestions.", "DBLP authors": ["Nicolas Brisebarre", "Nicolas Louvet", "\u00c9rik Martin-Dorel", "Jean-Michel Muller", "Adrien Panhaleux", "Milos D. Ercegovac"], "year": 2010, "MAG papers": [{"PaperId": 2118926140, "PaperTitle": "implementing decimal floating point arithmetic through binary some suggestions", "Year": 2010, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ecole normale superieure de lyon": 5.0, "university of california los angeles": 1.0}}], "source": "ES"}, {"DBLP title": "A New approach in on-line task scheduling for reconfigurable computing systems.", "DBLP authors": ["Maisam Mansub Bassiri", "Hadi Shahriar Shahhoseini"], "year": 2010, "MAG papers": [{"PaperId": 2147237268, "PaperTitle": "a new approach in on line task scheduling for reconfigurable computing systems", "Year": 2010, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"iran university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "Exploring algorithmic trading in reconfigurable hardware.", "DBLP authors": ["Stephen Wray", "Wayne Luk", "Peter R. Pietzuch"], "year": 2010, "MAG papers": [{"PaperId": 2141829015, "PaperTitle": "exploring algorithmic trading in reconfigurable hardware", "Year": 2010, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"imperial college london": 3.0}}], "source": "ES"}, {"DBLP title": "Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool.", "DBLP authors": ["Christophe Alias", "Alain Darte", "Alexandru Plesco"], "year": 2010, "MAG papers": [{"PaperId": 2132257274, "PaperTitle": "optimizing ddr sdram communications at c level for automatically generated hardware accelerators an experience with the altera c2h hls tool", "Year": 2010, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"french institute for research in computer science and automation": 3.0}}], "source": "ES"}, {"DBLP title": "Deadlock-avoidance for streaming applications with split-join structure: Two case studies.", "DBLP authors": ["Peng Li", "Kunal Agrawal", "Jeremy Buhler", "Roger D. Chamberlain", "Joseph M. Lancaster"], "year": 2010, "MAG papers": [{"PaperId": 2107518399, "PaperTitle": "deadlock avoidance for streaming applications with split join structure two case studies", "Year": 2010, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Customizing controller instruction sets for application-specific architectures.", "DBLP authors": ["Jian Li", "David Dickin", "Lesley Shannon"], "year": 2010, "MAG papers": [{"PaperId": 2105612747, "PaperTitle": "customizing controller instruction sets for application specific architectures", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"simon fraser university": 3.0}}], "source": "ES"}, {"DBLP title": "Loop transformations for interface-based hierarchies IN SDF graphs.", "DBLP authors": ["Jonathan Piat", "Shuvra S. Bhattacharyya", "Micka\u00ebl Raulet"], "year": 2010, "MAG papers": [{"PaperId": 2102264183, "PaperTitle": "loop transformations for interface based hierarchies in sdf graphs", "Year": 2010, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"centre national de la recherche scientifique": 2.0, "university of maryland college park": 1.0}}], "source": "ES"}, {"DBLP title": "Code generation for hardware accelerated AES.", "DBLP authors": ["Raymond Manley", "Paul Magrath", "David Gregg"], "year": 2010, "MAG papers": [{"PaperId": 2132109246, "PaperTitle": "code generation for hardware accelerated aes", "Year": 2010, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"trinity college": 3.0}}], "source": "ES"}, {"DBLP title": "Function flattening for lease-based, information-leak-free systems.", "DBLP authors": ["Xun Li", "Mohit Tiwari", "Timothy Sherwood", "Frederic T. Chong"], "year": 2010, "MAG papers": [{"PaperId": 2154099370, "PaperTitle": "function flattening for lease based information leak free systems", "Year": 2010, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of california santa barbara": 4.0}}], "source": "ES"}]