$date
	Wed Jul 27 00:40:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module halfadder_tb $end
$var wire 1 ! t_sum $end
$var wire 1 " t_carry $end
$var reg 1 # t_a $end
$var reg 1 $ t_b $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
0#
0"
0!
$end
#10
1!
1$
#20
0$
1#
#30
0!
1"
1$
#40
