#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5ef5968d30a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
P_0x5ef5968ff610 .param/l "ACCEPT_REQ" 0 3 15, C4<000>;
P_0x5ef5968ff650 .param/l "LOOKUP" 0 3 16, C4<001>;
P_0x5ef5968ff690 .param/l "LRU_BITS" 0 3 11, +C4<00000000000000000000000000000100>;
P_0x5ef5968ff6d0 .param/l "NUM_ENTRIES" 0 3 8, +C4<00000000000000000000000001000000>;
P_0x5ef5968ff710 .param/l "NUM_SETS" 0 3 10, +C4<00000000000000000000000000010000>;
P_0x5ef5968ff750 .param/l "NUM_WAYS" 0 3 9, +C4<00000000000000000000000000000100>;
P_0x5ef5968ff790 .param/l "PTW_PENDING" 0 3 18, C4<011>;
P_0x5ef5968ff7d0 .param/l "PTW_REQ" 0 3 17, C4<010>;
P_0x5ef5968ff810 .param/l "RESPOND" 0 3 20, C4<101>;
P_0x5ef5968ff850 .param/l "SET_INDEX_BITS" 0 3 12, +C4<00000000000000000000000000000100>;
P_0x5ef5968ff890 .param/l "UPDATE" 0 3 19, C4<100>;
S_0x5ef5968d2420 .scope module, "test_integration_tlb_ptw_memory" "test_integration_tlb_ptw_memory" 4 8;
 .timescale 0 0;
v0x5ef59693dd90_0 .var/i "active_translations", 31 0;
v0x5ef59693de90_0 .var "clk", 0 0;
v0x5ef59693df50_0 .var "cpu_access_type", 0 0;
v0x5ef59693e020_0 .net "cpu_fault", 0 0, v0x5ef59693ac30_0;  1 drivers
v0x5ef59693e0f0_0 .net "cpu_hit", 0 0, v0x5ef59693ad70_0;  1 drivers
v0x5ef59693e1e0_0 .net "cpu_paddr", 31 0, v0x5ef59693b480_0;  1 drivers
v0x5ef59693e2b0_0 .net "cpu_req_ready", 0 0, v0x5ef59692e8d0_0;  1 drivers
v0x5ef59693e3a0_0 .var "cpu_req_valid", 0 0;
v0x5ef59693e490_0 .var "cpu_resp_ready", 0 0;
v0x5ef59693e530_0 .net "cpu_resp_valid", 0 0, v0x5ef59692eab0_0;  1 drivers
v0x5ef59693e620_0 .var "cpu_vaddr", 31 0;
v0x5ef59693e6c0_0 .var/i "cycle_count", 31 0;
v0x5ef59693e760_0 .var "expected_paddr", 31 0;
v0x5ef59693e800_0 .var/i "fault_count", 31 0;
v0x5ef59693e8c0_0 .var/i "hit_count", 31 0;
v0x5ef59693e9a0_0 .var/i "i", 31 0;
v0x5ef59693ea80_0 .var/i "memory_accesses", 31 0;
v0x5ef59693eb60_0 .var/i "miss_count", 31 0;
v0x5ef59693ec40_0 .net "ptw_mem_addr", 31 0, v0x5ef59692c780_0;  1 drivers
v0x5ef59693ed50_0 .net "ptw_mem_data", 31 0, v0x5ef59692a9d0_0;  1 drivers
v0x5ef59693ee60_0 .net "ptw_mem_req_ready", 0 0, v0x5ef59692aab0_0;  1 drivers
v0x5ef59693ef50_0 .net "ptw_mem_req_valid", 0 0, v0x5ef59692ca10_0;  1 drivers
v0x5ef59693f040_0 .net "ptw_mem_resp_ready", 0 0, v0x5ef59692cae0_0;  1 drivers
v0x5ef59693f130_0 .net "ptw_mem_resp_valid", 0 0, v0x5ef59692acf0_0;  1 drivers
v0x5ef59693f220_0 .var/i "ptw_requests", 31 0;
v0x5ef59693f300_0 .var "rst", 0 0;
v0x5ef59693f3a0_0 .var "task_fault_result", 0 0;
v0x5ef59693f460_0 .var "task_hit_result", 0 0;
v0x5ef59693f520_0 .var "task_paddr_result", 31 0;
v0x5ef59693f600 .array "test_addrs", 3 0, 31 0;
v0x5ef59693f6c0_0 .var/i "test_failed", 31 0;
v0x5ef59693f7a0_0 .var/i "test_passed", 31 0;
v0x5ef59693f880_0 .var "test_vaddr", 31 0;
v0x5ef59693fb70_0 .var/i "tlb_lookups", 31 0;
v0x5ef59693fc50_0 .net "tlb_ptw_pte", 31 0, v0x5ef59692cd20_0;  1 drivers
v0x5ef59693fd60_0 .net "tlb_ptw_req_ready", 0 0, v0x5ef59692cdc0_0;  1 drivers
v0x5ef59693fe00_0 .net "tlb_ptw_req_valid", 0 0, v0x5ef59692e690_0;  1 drivers
v0x5ef59693fea0_0 .net "tlb_ptw_resp_ready", 0 0, v0x5ef59692e730_0;  1 drivers
v0x5ef59693ff40_0 .net "tlb_ptw_resp_valid", 0 0, v0x5ef59692cfe0_0;  1 drivers
v0x5ef59693ffe0_0 .net "tlb_ptw_vaddr", 31 0, v0x5ef59693bc40_0;  1 drivers
v0x5ef5969400f0_0 .var/i "total_requests", 31 0;
S_0x5ef5968d1fb0 .scope task, "complete_translation" "complete_translation" 4 130, 4 130 0, S_0x5ef5968d2420;
 .timescale 0 0;
v0x5ef5968e64b0_0 .var "access_type", 0 0;
v0x5ef5968e9360_0 .var "fault_result", 0 0;
v0x5ef5968ebdc0_0 .var "hit_result", 0 0;
v0x5ef5968f0a70_0 .var "paddr_result", 31 0;
v0x5ef59689fcb0_0 .var "vaddr", 31 0;
E_0x5ef596882ba0 .event posedge, v0x5ef59692a5b0_0;
E_0x5ef5968837d0 .event edge, v0x5ef59692eab0_0;
E_0x5ef5967db0f0 .event edge, v0x5ef59692e8d0_0;
TD_test_integration_tlb_ptw_memory.complete_translation ;
    %load/vec4 v0x5ef5968e64b0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %vpi_call/w 4 138 "$display", "  [TRANS] Starting translation: vaddr=0x%08h, type=%s", v0x5ef59689fcb0_0, S<0,vec4,u40> {1 0 0};
T_0.2 ;
    %load/vec4 v0x5ef59693e2b0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.3, 6;
    %wait E_0x5ef5967db0f0;
    %jmp T_0.2;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693e3a0_0, 0, 1;
    %load/vec4 v0x5ef59689fcb0_0;
    %store/vec4 v0x5ef59693e620_0, 0, 32;
    %load/vec4 v0x5ef5968e64b0_0;
    %store/vec4 v0x5ef59693df50_0, 0, 1;
    %wait E_0x5ef596882ba0;
    %wait E_0x5ef596882ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693e3a0_0, 0, 1;
T_0.4 ;
    %load/vec4 v0x5ef59693e530_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_0.5, 6;
    %wait E_0x5ef5968837d0;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v0x5ef59693e1e0_0;
    %store/vec4 v0x5ef5968f0a70_0, 0, 32;
    %load/vec4 v0x5ef59693e0f0_0;
    %store/vec4 v0x5ef5968ebdc0_0, 0, 1;
    %load/vec4 v0x5ef59693e020_0;
    %store/vec4 v0x5ef5968e9360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693e490_0, 0, 1;
    %wait E_0x5ef596882ba0;
    %wait E_0x5ef596882ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693e490_0, 0, 1;
    %vpi_call/w 4 161 "$display", "  [TRANS] Complete: paddr=0x%08h, hit=%b, fault=%b", v0x5ef5968f0a70_0, v0x5ef5968ebdc0_0, v0x5ef5968e9360_0 {0 0 0};
    %load/vec4 v0x5ef5969400f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef5969400f0_0, 0, 32;
    %load/vec4 v0x5ef5968ebdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5ef59693e8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693e8c0_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5ef59693eb60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693eb60_0, 0, 32;
T_0.7 ;
    %load/vec4 v0x5ef5968e9360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5ef59693e800_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693e800_0, 0, 32;
T_0.8 ;
    %end;
S_0x5ef596929b80 .scope module, "memory_inst" "memory" 4 98, 5 4 0, S_0x5ef5968d2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "mem_req_valid_i";
    .port_info 3 /OUTPUT 1 "mem_req_ready_o";
    .port_info 4 /INPUT 32 "mem_addr_i";
    .port_info 5 /OUTPUT 1 "mem_resp_valid_o";
    .port_info 6 /INPUT 1 "mem_resp_ready_i";
    .port_info 7 /OUTPUT 32 "mem_data_o";
P_0x5ef596929d80 .param/l "IDLE" 0 5 24, C4<00>;
P_0x5ef596929dc0 .param/l "MEM_ADDR_WIDTH" 0 5 21, +C4<00000000000000000000000000001010>;
P_0x5ef596929e00 .param/l "MEM_SIZE" 0 5 20, +C4<00000000000000000000010000000000>;
P_0x5ef596929e40 .param/l "READ_ACCESS" 0 5 25, C4<01>;
P_0x5ef596929e80 .param/l "RESPOND" 0 5 26, C4<10>;
v0x5ef59689fed0_0 .net *"_ivl_3", 29 0, L_0x5ef596957600;  1 drivers
v0x5ef5968a0a00_0 .net *"_ivl_4", 31 0, L_0x5ef5969576a0;  1 drivers
L_0x77a9a9b864e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef59692a2d0_0 .net *"_ivl_7", 1 0, L_0x77a9a9b864e0;  1 drivers
L_0x77a9a9b86528 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5ef59692a3c0_0 .net/2u *"_ivl_8", 31 0, L_0x77a9a9b86528;  1 drivers
v0x5ef59692a4a0_0 .net "addr_valid", 0 0, L_0x5ef5969577e0;  1 drivers
v0x5ef59692a5b0_0 .net "clk", 0 0, v0x5ef59693de90_0;  1 drivers
v0x5ef59692a670_0 .var/i "i", 31 0;
v0x5ef59692a750 .array "mem", 1023 0, 31 0;
v0x5ef59692a810_0 .net "mem_addr_i", 31 0, v0x5ef59692c780_0;  alias, 1 drivers
v0x5ef59692a8f0_0 .var "mem_addr_reg", 31 0;
v0x5ef59692a9d0_0 .var "mem_data_o", 31 0;
v0x5ef59692aab0_0 .var "mem_req_ready_o", 0 0;
v0x5ef59692ab70_0 .net "mem_req_valid_i", 0 0, v0x5ef59692ca10_0;  alias, 1 drivers
v0x5ef59692ac30_0 .net "mem_resp_ready_i", 0 0, v0x5ef59692cae0_0;  alias, 1 drivers
v0x5ef59692acf0_0 .var "mem_resp_valid_o", 0 0;
v0x5ef59692adb0_0 .var "next_state", 1 0;
v0x5ef59692ae90_0 .net "rst", 0 0, v0x5ef59693f300_0;  1 drivers
v0x5ef59692af50_0 .var "state", 1 0;
v0x5ef59692b030_0 .net "word_index", 9 0, L_0x5ef596957560;  1 drivers
E_0x5ef596914ea0 .event edge, v0x5ef59692af50_0, v0x5ef59692ab70_0, v0x5ef59692ac30_0;
L_0x5ef596957560 .part v0x5ef59692a8f0_0, 2, 10;
L_0x5ef596957600 .part v0x5ef59692a8f0_0, 2, 30;
L_0x5ef5969576a0 .concat [ 30 2 0 0], L_0x5ef596957600, L_0x77a9a9b864e0;
L_0x5ef5969577e0 .cmp/gt 32, L_0x77a9a9b86528, L_0x5ef5969576a0;
S_0x5ef59692b210 .scope module, "ptw_inst" "ptw" 4 79, 6 4 0, S_0x5ef5968d2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "ptw_req_valid_i";
    .port_info 3 /OUTPUT 1 "ptw_req_ready_o";
    .port_info 4 /INPUT 32 "ptw_vaddr_i";
    .port_info 5 /OUTPUT 1 "ptw_resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_resp_ready_i";
    .port_info 7 /OUTPUT 32 "ptw_pte_o";
    .port_info 8 /OUTPUT 1 "mem_req_valid_o";
    .port_info 9 /INPUT 1 "mem_req_ready_i";
    .port_info 10 /OUTPUT 32 "mem_addr_o";
    .port_info 11 /INPUT 1 "mem_resp_valid_i";
    .port_info 12 /OUTPUT 1 "mem_resp_ready_o";
    .port_info 13 /INPUT 32 "mem_data_i";
P_0x5ef5967b8c40 .param/l "ACCEPT_REQ" 0 6 34, C4<000>;
P_0x5ef5967b8c80 .param/l "READ_LEVEL1" 0 6 35, C4<001>;
P_0x5ef5967b8cc0 .param/l "READ_LEVEL2" 0 6 37, C4<011>;
P_0x5ef5967b8d00 .param/l "RESPOND" 0 6 39, C4<101>;
P_0x5ef5967b8d40 .param/l "SATP_PPN" 0 6 31, C4<00000000000000000000010000000000>;
P_0x5ef5967b8d80 .param/l "WAIT_LEVEL1" 0 6 36, C4<010>;
P_0x5ef5967b8dc0 .param/l "WAIT_LEVEL2" 0 6 38, C4<100>;
v0x5ef59692b880_0 .net *"_ivl_10", 31 0, L_0x5ef596956be0;  1 drivers
L_0x77a9a9b863c0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ef59692b980_0 .net *"_ivl_13", 19 0, L_0x77a9a9b863c0;  1 drivers
v0x5ef59692ba60_0 .net *"_ivl_17", 21 0, L_0x5ef596956ed0;  1 drivers
L_0x77a9a9b86408 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x5ef59692bb50_0 .net/2u *"_ivl_18", 9 0, L_0x77a9a9b86408;  1 drivers
v0x5ef59692bc30_0 .net *"_ivl_20", 31 0, L_0x5ef596956fb0;  1 drivers
L_0x77a9a9b86450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef59692bd60_0 .net/2u *"_ivl_22", 1 0, L_0x77a9a9b86450;  1 drivers
v0x5ef59692be40_0 .net *"_ivl_24", 11 0, L_0x5ef5969570f0;  1 drivers
v0x5ef59692bf20_0 .net *"_ivl_26", 31 0, L_0x5ef596957280;  1 drivers
L_0x77a9a9b86498 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ef59692c000_0 .net *"_ivl_29", 19 0, L_0x77a9a9b86498;  1 drivers
L_0x77a9a9b86330 .functor BUFT 1, C4<00000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0x5ef59692c0e0_0 .net/2u *"_ivl_4", 31 0, L_0x77a9a9b86330;  1 drivers
L_0x77a9a9b86378 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef59692c1c0_0 .net/2u *"_ivl_6", 1 0, L_0x77a9a9b86378;  1 drivers
v0x5ef59692c2a0_0 .net *"_ivl_8", 11 0, L_0x5ef596956aa0;  1 drivers
v0x5ef59692c380_0 .net "clk", 0 0, v0x5ef59693de90_0;  alias, 1 drivers
v0x5ef59692c420_0 .var "level1_pte", 31 0;
v0x5ef59692c4e0_0 .net "level1_pte_addr", 31 0, L_0x5ef596956d20;  1 drivers
v0x5ef59692c5c0_0 .var "level2_pte", 31 0;
v0x5ef59692c6a0_0 .net "level2_pte_addr", 31 0, L_0x5ef5969573c0;  1 drivers
v0x5ef59692c780_0 .var "mem_addr_o", 31 0;
v0x5ef59692c870_0 .net "mem_data_i", 31 0, v0x5ef59692a9d0_0;  alias, 1 drivers
v0x5ef59692c940_0 .net "mem_req_ready_i", 0 0, v0x5ef59692aab0_0;  alias, 1 drivers
v0x5ef59692ca10_0 .var "mem_req_valid_o", 0 0;
v0x5ef59692cae0_0 .var "mem_resp_ready_o", 0 0;
v0x5ef59692cbb0_0 .net "mem_resp_valid_i", 0 0, v0x5ef59692acf0_0;  alias, 1 drivers
v0x5ef59692cc80_0 .var "next_state", 2 0;
v0x5ef59692cd20_0 .var "ptw_pte_o", 31 0;
v0x5ef59692cdc0_0 .var "ptw_req_ready_o", 0 0;
v0x5ef59692ce60_0 .net "ptw_req_valid_i", 0 0, v0x5ef59692e690_0;  alias, 1 drivers
v0x5ef59692cf20_0 .net "ptw_resp_ready_i", 0 0, v0x5ef59692e730_0;  alias, 1 drivers
v0x5ef59692cfe0_0 .var "ptw_resp_valid_o", 0 0;
v0x5ef59692d0a0_0 .net "ptw_vaddr_i", 31 0, v0x5ef59693bc40_0;  alias, 1 drivers
v0x5ef59692d180_0 .net "rst", 0 0, v0x5ef59693f300_0;  alias, 1 drivers
v0x5ef59692d250_0 .var "state", 2 0;
v0x5ef59692d310_0 .var "vaddr_reg", 31 0;
v0x5ef59692d3f0_0 .net "vpn0", 9 0, L_0x5ef5969569b0;  1 drivers
v0x5ef59692d4d0_0 .net "vpn1", 9 0, L_0x5ef596956910;  1 drivers
E_0x5ef596914ee0/0 .event edge, v0x5ef59692d250_0, v0x5ef59692ce60_0, v0x5ef59692cdc0_0, v0x5ef59692aab0_0;
E_0x5ef596914ee0/1 .event edge, v0x5ef59692ab70_0, v0x5ef59692acf0_0, v0x5ef59692ac30_0, v0x5ef59692a9d0_0;
E_0x5ef596914ee0/2 .event edge, v0x5ef59692cf20_0, v0x5ef59692cfe0_0;
E_0x5ef596914ee0 .event/or E_0x5ef596914ee0/0, E_0x5ef596914ee0/1, E_0x5ef596914ee0/2;
L_0x5ef596956910 .part v0x5ef59692d310_0, 22, 10;
L_0x5ef5969569b0 .part v0x5ef59692d310_0, 12, 10;
L_0x5ef596956aa0 .concat [ 2 10 0 0], L_0x77a9a9b86378, L_0x5ef596956910;
L_0x5ef596956be0 .concat [ 12 20 0 0], L_0x5ef596956aa0, L_0x77a9a9b863c0;
L_0x5ef596956d20 .arith/sum 32, L_0x77a9a9b86330, L_0x5ef596956be0;
L_0x5ef596956ed0 .part v0x5ef59692c420_0, 10, 22;
L_0x5ef596956fb0 .concat [ 10 22 0 0], L_0x77a9a9b86408, L_0x5ef596956ed0;
L_0x5ef5969570f0 .concat [ 2 10 0 0], L_0x77a9a9b86450, L_0x5ef5969569b0;
L_0x5ef596957280 .concat [ 12 20 0 0], L_0x5ef5969570f0, L_0x77a9a9b86498;
L_0x5ef5969573c0 .arith/sum 32, L_0x5ef596956fb0, L_0x5ef596957280;
S_0x5ef59692d770 .scope task, "reset_system" "reset_system" 4 114, 4 114 0, S_0x5ef5968d2420;
 .timescale 0 0;
TD_test_integration_tlb_ptw_memory.reset_system ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693f300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693e3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693e490_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e620_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693df50_0, 0, 1;
    %wait E_0x5ef596882ba0;
    %wait E_0x5ef596882ba0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693f300_0, 0, 1;
    %wait E_0x5ef596882ba0;
    %vpi_call/w 4 125 "$display", "[RESET] System reset completed" {0 0 0};
    %end;
S_0x5ef59692d900 .scope module, "tlb_inst" "tlb" 4 57, 7 6 0, S_0x5ef5968d2420;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /OUTPUT 1 "req_ready_o";
    .port_info 4 /INPUT 32 "vaddr_i";
    .port_info 5 /INPUT 1 "access_type_i";
    .port_info 6 /OUTPUT 1 "resp_valid_o";
    .port_info 7 /INPUT 1 "resp_ready_i";
    .port_info 8 /OUTPUT 32 "paddr_o";
    .port_info 9 /OUTPUT 1 "hit_o";
    .port_info 10 /OUTPUT 1 "fault_o";
    .port_info 11 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 12 /INPUT 1 "ptw_req_ready_i";
    .port_info 13 /OUTPUT 32 "ptw_vaddr_o";
    .port_info 14 /INPUT 1 "ptw_resp_valid_i";
    .port_info 15 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 16 /INPUT 32 "ptw_pte_i";
L_0x5ef596941060 .functor AND 1, v0x5ef59692e340_0, L_0x5ef5969420e0, C4<1>, C4<1>;
L_0x5ef596941100 .functor AND 1, L_0x5ef596941060, L_0x5ef596940d70, C4<1>, C4<1>;
v0x5ef596936130_0 .array/port v0x5ef596936130, 0;
L_0x5ef596954b30 .functor BUFZ 1, v0x5ef596936130_0, C4<0>, C4<0>, C4<0>;
v0x5ef596936130_1 .array/port v0x5ef596936130, 1;
L_0x5ef596954c40 .functor BUFZ 1, v0x5ef596936130_1, C4<0>, C4<0>, C4<0>;
v0x5ef596936130_2 .array/port v0x5ef596936130, 2;
L_0x5ef596954e20 .functor BUFZ 1, v0x5ef596936130_2, C4<0>, C4<0>, C4<0>;
v0x5ef596936130_3 .array/port v0x5ef596936130, 3;
L_0x5ef596954f30 .functor BUFZ 1, v0x5ef596936130_3, C4<0>, C4<0>, C4<0>;
v0x5ef596936250_0 .array/port v0x5ef596936250, 0;
L_0x5ef596955120 .functor BUFZ 20, v0x5ef596936250_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596936250_1 .array/port v0x5ef596936250, 1;
L_0x5ef596955230 .functor BUFZ 20, v0x5ef596936250_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596936250_2 .array/port v0x5ef596936250, 2;
L_0x5ef596955430 .functor BUFZ 20, v0x5ef596936250_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596936250_3 .array/port v0x5ef596936250, 3;
L_0x5ef596955540 .functor BUFZ 20, v0x5ef596936250_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596935f00_0 .array/port v0x5ef596935f00, 0;
L_0x5ef596955750 .functor BUFZ 20, v0x5ef596935f00_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596935f00_1 .array/port v0x5ef596935f00, 1;
L_0x5ef596955860 .functor BUFZ 20, v0x5ef596935f00_1, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596935f00_2 .array/port v0x5ef596935f00, 2;
L_0x5ef596955a80 .functor BUFZ 20, v0x5ef596935f00_2, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596935f00_3 .array/port v0x5ef596935f00, 3;
L_0x5ef596955b90 .functor BUFZ 20, v0x5ef596935f00_3, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
v0x5ef596935d90_0 .array/port v0x5ef596935d90, 0;
L_0x5ef596955dc0 .functor BUFZ 2, v0x5ef596935d90_0, C4<00>, C4<00>, C4<00>;
v0x5ef596935d90_1 .array/port v0x5ef596935d90, 1;
L_0x5ef596955ed0 .functor BUFZ 2, v0x5ef596935d90_1, C4<00>, C4<00>, C4<00>;
v0x5ef596935d90_2 .array/port v0x5ef596935d90, 2;
L_0x5ef596955ca0 .functor BUFZ 2, v0x5ef596935d90_2, C4<00>, C4<00>, C4<00>;
v0x5ef596935d90_3 .array/port v0x5ef596935d90, 3;
L_0x5ef596956110 .functor BUFZ 2, v0x5ef596935d90_3, C4<00>, C4<00>, C4<00>;
v0x5ef596935c20_0 .array/port v0x5ef596935c20, 0;
L_0x5ef596956360 .functor BUFZ 4, v0x5ef596935c20_0, C4<0000>, C4<0000>, C4<0000>;
v0x5ef596935c20_1 .array/port v0x5ef596935c20, 1;
L_0x5ef596956420 .functor BUFZ 4, v0x5ef596935c20_1, C4<0000>, C4<0000>, C4<0000>;
v0x5ef596935c20_2 .array/port v0x5ef596935c20, 2;
L_0x5ef596956630 .functor BUFZ 4, v0x5ef596935c20_2, C4<0000>, C4<0000>, C4<0000>;
v0x5ef596935c20_3 .array/port v0x5ef596935c20, 3;
L_0x5ef5969566f0 .functor BUFZ 4, v0x5ef596935c20_3, C4<0000>, C4<0000>, C4<0000>;
v0x5ef59693a420_0 .net *"_ivl_21", 0 0, L_0x5ef596941060;  1 drivers
v0x5ef59693a500_0 .net *"_ivl_23", 0 0, L_0x5ef596940d70;  1 drivers
v0x5ef59693a5c0_0 .net *"_ivl_26", 3 0, L_0x5ef596941300;  1 drivers
v0x5ef59693a6b0_0 .net *"_ivl_28", 3 0, L_0x5ef5969413a0;  1 drivers
L_0x77a9a9b86018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef59693a790_0 .net *"_ivl_31", 1 0, L_0x77a9a9b86018;  1 drivers
L_0x77a9a9b86060 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x5ef59693a8c0_0 .net/2u *"_ivl_32", 3 0, L_0x77a9a9b86060;  1 drivers
v0x5ef59693a9a0_0 .net "access_type_i", 0 0, v0x5ef59693df50_0;  1 drivers
v0x5ef59693aa60_0 .var "access_type_reg", 0 0;
v0x5ef59693ab00_0 .net "clk", 0 0, v0x5ef59693de90_0;  alias, 1 drivers
v0x5ef59693ac30_0 .var "fault_o", 0 0;
v0x5ef59693acd0_0 .net "hit", 0 0, L_0x5ef5969420e0;  1 drivers
v0x5ef59693ad70_0 .var "hit_o", 0 0;
v0x5ef59693ae30_0 .net "hit_perms", 1 0, L_0x5ef596953ff0;  1 drivers
v0x5ef59693aef0_0 .net "hit_ppn", 19 0, L_0x5ef596953190;  1 drivers
v0x5ef59693afc0_0 .net "hit_way", 1 0, L_0x5ef596942b80;  1 drivers
v0x5ef59693b060_0 .net "lookup_en", 0 0, v0x5ef59692e2a0_0;  1 drivers
v0x5ef59693b100_0 .net "lru_update_en", 0 0, v0x5ef59692e340_0;  1 drivers
v0x5ef59693b2e0_0 .net "max_lru_value", 3 0, v0x5ef596933e00_0;  1 drivers
v0x5ef59693b3b0_0 .net "next_state", 2 0, v0x5ef59692e400_0;  1 drivers
v0x5ef59693b480_0 .var "paddr_o", 31 0;
v0x5ef59693b520_0 .net "page_offset", 11 0, L_0x5ef596941fc0;  1 drivers
v0x5ef59693b610_0 .net "perm_fault", 0 0, L_0x5ef5969549e0;  1 drivers
v0x5ef59693b700_0 .var "pte_reg", 31 0;
v0x5ef59693b7c0_0 .net "ptw_pte_i", 31 0, v0x5ef59692cd20_0;  alias, 1 drivers
v0x5ef59693b880_0 .net "ptw_req_ready_i", 0 0, v0x5ef59692cdc0_0;  alias, 1 drivers
v0x5ef59693b970_0 .net "ptw_req_valid_o", 0 0, v0x5ef59692e690_0;  alias, 1 drivers
v0x5ef59693ba60_0 .net "ptw_resp_ready_o", 0 0, v0x5ef59692e730_0;  alias, 1 drivers
v0x5ef59693bb50_0 .net "ptw_resp_valid_i", 0 0, v0x5ef59692cfe0_0;  alias, 1 drivers
v0x5ef59693bc40_0 .var "ptw_vaddr_o", 31 0;
v0x5ef59693bce0 .array "rd_lru_count", 3 0;
v0x5ef59693bce0_0 .net v0x5ef59693bce0 0, 3 0, v0x5ef596935c20_0; 1 drivers
v0x5ef59693bce0_1 .net v0x5ef59693bce0 1, 3 0, v0x5ef596935c20_1; 1 drivers
v0x5ef59693bce0_2 .net v0x5ef59693bce0 2, 3 0, v0x5ef596935c20_2; 1 drivers
v0x5ef59693bce0_3 .net v0x5ef59693bce0 3, 3 0, v0x5ef596935c20_3; 1 drivers
v0x5ef59693be00 .array "rd_perms", 3 0;
v0x5ef59693be00_0 .net v0x5ef59693be00 0, 1 0, v0x5ef596935d90_0; 1 drivers
v0x5ef59693be00_1 .net v0x5ef59693be00 1, 1 0, v0x5ef596935d90_1; 1 drivers
v0x5ef59693be00_2 .net v0x5ef59693be00 2, 1 0, v0x5ef596935d90_2; 1 drivers
v0x5ef59693be00_3 .net v0x5ef59693be00 3, 1 0, v0x5ef596935d90_3; 1 drivers
v0x5ef59693bf40 .array "rd_ppn", 3 0;
v0x5ef59693bf40_0 .net v0x5ef59693bf40 0, 19 0, v0x5ef596935f00_0; 1 drivers
v0x5ef59693bf40_1 .net v0x5ef59693bf40 1, 19 0, v0x5ef596935f00_1; 1 drivers
v0x5ef59693bf40_2 .net v0x5ef59693bf40 2, 19 0, v0x5ef596935f00_2; 1 drivers
v0x5ef59693bf40_3 .net v0x5ef59693bf40 3, 19 0, v0x5ef596935f00_3; 1 drivers
v0x5ef59693c080 .array "rd_valid", 3 0;
v0x5ef59693c080_0 .net v0x5ef59693c080 0, 0 0, v0x5ef596936130_0; 1 drivers
v0x5ef59693c080_1 .net v0x5ef59693c080 1, 0 0, v0x5ef596936130_1; 1 drivers
v0x5ef59693c080_2 .net v0x5ef59693c080 2, 0 0, v0x5ef596936130_2; 1 drivers
v0x5ef59693c080_3 .net v0x5ef59693c080 3, 0 0, v0x5ef596936130_3; 1 drivers
v0x5ef59693c3e0 .array "rd_vpn", 3 0;
v0x5ef59693c3e0_0 .net v0x5ef59693c3e0 0, 19 0, v0x5ef596936250_0; 1 drivers
v0x5ef59693c3e0_1 .net v0x5ef59693c3e0 1, 19 0, v0x5ef596936250_1; 1 drivers
v0x5ef59693c3e0_2 .net v0x5ef59693c3e0 2, 19 0, v0x5ef596936250_2; 1 drivers
v0x5ef59693c3e0_3 .net v0x5ef59693c3e0 3, 19 0, v0x5ef596936250_3; 1 drivers
v0x5ef59693c550_0 .net "replace_way", 1 0, v0x5ef596933fd0_0;  1 drivers
v0x5ef59693c640_0 .net "req_ready_o", 0 0, v0x5ef59692e8d0_0;  alias, 1 drivers
v0x5ef59693c710_0 .net "req_valid_i", 0 0, v0x5ef59693e3a0_0;  1 drivers
v0x5ef59693c7e0_0 .net "resp_ready_i", 0 0, v0x5ef59693e490_0;  1 drivers
v0x5ef59693c8b0_0 .net "resp_valid_o", 0 0, v0x5ef59692eab0_0;  alias, 1 drivers
v0x5ef59693c980_0 .net "rst", 0 0, v0x5ef59693f300_0;  alias, 1 drivers
v0x5ef59693ca20_0 .net "set_index", 3 0, L_0x5ef596941f20;  1 drivers
v0x5ef59693cb50_0 .net "state", 2 0, v0x5ef59692ebf0_0;  1 drivers
v0x5ef59693cc20_0 .net "update_en", 0 0, v0x5ef59692ecd0_0;  1 drivers
v0x5ef59693ccf0_0 .net "vaddr_i", 31 0, v0x5ef59693e620_0;  1 drivers
v0x5ef59693cd90_0 .var "vaddr_reg", 31 0;
v0x5ef59693ce60_0 .net "vpn", 19 0, L_0x5ef596941e30;  1 drivers
v0x5ef59693cf30_0 .var "wr_en", 0 0;
v0x5ef59693d000_0 .var "wr_lru_count", 3 0;
v0x5ef59693d0d0_0 .var "wr_perms", 1 0;
v0x5ef59693d1a0_0 .var "wr_ppn", 19 0;
v0x5ef59693d270_0 .var "wr_valid", 0 0;
v0x5ef59693d340_0 .var "wr_vpn", 19 0;
v0x5ef59693d410_0 .var "wr_way", 1 0;
L_0x5ef596940d70 .reduce/nor L_0x5ef5969549e0;
L_0x5ef596941300 .array/port v0x5ef59693bce0, L_0x5ef5969413a0;
L_0x5ef5969413a0 .concat [ 2 2 0 0], L_0x5ef596942b80, L_0x77a9a9b86018;
L_0x5ef596941490 .arith/sum 4, L_0x5ef596941300, L_0x77a9a9b86060;
S_0x5ef59692dcd0 .scope module, "controller" "tlb_controller" 7 74, 8 3 0, S_0x5ef59692d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "req_valid_i";
    .port_info 3 /INPUT 1 "resp_ready_i";
    .port_info 4 /OUTPUT 1 "req_ready_o";
    .port_info 5 /OUTPUT 1 "resp_valid_o";
    .port_info 6 /INPUT 1 "ptw_req_ready_i";
    .port_info 7 /INPUT 1 "ptw_resp_valid_i";
    .port_info 8 /OUTPUT 1 "ptw_req_valid_o";
    .port_info 9 /OUTPUT 1 "ptw_resp_ready_o";
    .port_info 10 /INPUT 1 "hit";
    .port_info 11 /INPUT 1 "perm_fault";
    .port_info 12 /OUTPUT 1 "lookup_en";
    .port_info 13 /OUTPUT 1 "update_en";
    .port_info 14 /OUTPUT 1 "lru_update_en";
    .port_info 15 /OUTPUT 3 "state";
    .port_info 16 /OUTPUT 3 "next_state";
v0x5ef59692e0d0_0 .net "clk", 0 0, v0x5ef59693de90_0;  alias, 1 drivers
v0x5ef59692e1e0_0 .net "hit", 0 0, L_0x5ef5969420e0;  alias, 1 drivers
v0x5ef59692e2a0_0 .var "lookup_en", 0 0;
v0x5ef59692e340_0 .var "lru_update_en", 0 0;
v0x5ef59692e400_0 .var "next_state", 2 0;
v0x5ef59692e530_0 .net "perm_fault", 0 0, L_0x5ef5969549e0;  alias, 1 drivers
v0x5ef59692e5f0_0 .net "ptw_req_ready_i", 0 0, v0x5ef59692cdc0_0;  alias, 1 drivers
v0x5ef59692e690_0 .var "ptw_req_valid_o", 0 0;
v0x5ef59692e730_0 .var "ptw_resp_ready_o", 0 0;
v0x5ef59692e800_0 .net "ptw_resp_valid_i", 0 0, v0x5ef59692cfe0_0;  alias, 1 drivers
v0x5ef59692e8d0_0 .var "req_ready_o", 0 0;
v0x5ef59692e970_0 .net "req_valid_i", 0 0, v0x5ef59693e3a0_0;  alias, 1 drivers
v0x5ef59692ea10_0 .net "resp_ready_i", 0 0, v0x5ef59693e490_0;  alias, 1 drivers
v0x5ef59692eab0_0 .var "resp_valid_o", 0 0;
v0x5ef59692eb50_0 .net "rst", 0 0, v0x5ef59693f300_0;  alias, 1 drivers
v0x5ef59692ebf0_0 .var "state", 2 0;
v0x5ef59692ecd0_0 .var "update_en", 0 0;
E_0x5ef596915540/0 .event edge, v0x5ef59692ebf0_0, v0x5ef59692e970_0, v0x5ef59692e1e0_0, v0x5ef59692e530_0;
E_0x5ef596915540/1 .event edge, v0x5ef59692cdc0_0, v0x5ef59692cfe0_0, v0x5ef59692ea10_0;
E_0x5ef596915540 .event/or E_0x5ef596915540/0, E_0x5ef596915540/1;
S_0x5ef59692efb0 .scope module, "lookup" "tlb_lookup" 7 119, 9 6 0, S_0x5ef59692d900;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "vaddr";
    .port_info 1 /INPUT 1 "access_type";
    .port_info 2 /INPUT 4 "tlb_valid";
    .port_info 3 /INPUT 80 "tlb_vpn";
    .port_info 4 /INPUT 80 "tlb_ppn";
    .port_info 5 /INPUT 8 "tlb_perms";
    .port_info 6 /OUTPUT 20 "vpn";
    .port_info 7 /OUTPUT 4 "set_index";
    .port_info 8 /OUTPUT 12 "page_offset";
    .port_info 9 /OUTPUT 1 "hit";
    .port_info 10 /OUTPUT 2 "hit_way";
    .port_info 11 /OUTPUT 20 "hit_ppn";
    .port_info 12 /OUTPUT 2 "hit_perms";
    .port_info 13 /OUTPUT 1 "perm_fault";
L_0x77a9a9b862a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5ef596942a20 .functor XNOR 1, v0x5ef59693aa60_0, L_0x77a9a9b862a0, C4<0>, C4<0>;
L_0x5ef5969544b0 .functor AND 1, L_0x5ef596942a20, L_0x5ef5969543c0, C4<1>, C4<1>;
L_0x77a9a9b862e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x5ef5969545c0 .functor XNOR 1, v0x5ef59693aa60_0, L_0x77a9a9b862e8, C4<0>, C4<0>;
L_0x5ef5969548d0 .functor AND 1, L_0x5ef5969545c0, L_0x5ef596954830, C4<1>, C4<1>;
L_0x5ef5969549e0 .functor OR 1, L_0x5ef5969544b0, L_0x5ef5969548d0, C4<0>, C4<0>;
v0x5ef596930470_0 .net *"_ivl_102", 0 0, L_0x5ef596954680;  1 drivers
v0x5ef596930570_0 .net *"_ivl_104", 0 0, L_0x5ef596954830;  1 drivers
v0x5ef596930630_0 .net *"_ivl_106", 0 0, L_0x5ef5969548d0;  1 drivers
v0x5ef596930700_0 .net *"_ivl_18", 0 0, L_0x5ef596942210;  1 drivers
L_0x77a9a9b860a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef5969307e0_0 .net/2u *"_ivl_19", 1 0, L_0x77a9a9b860a8;  1 drivers
v0x5ef596930910_0 .net *"_ivl_22", 0 0, L_0x5ef5969422f0;  1 drivers
L_0x77a9a9b860f0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x5ef5969309f0_0 .net/2u *"_ivl_23", 1 0, L_0x77a9a9b860f0;  1 drivers
v0x5ef596930ad0_0 .net *"_ivl_26", 0 0, L_0x5ef596942420;  1 drivers
L_0x77a9a9b86138 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x5ef596930bb0_0 .net/2u *"_ivl_27", 1 0, L_0x77a9a9b86138;  1 drivers
v0x5ef596930c90_0 .net *"_ivl_30", 0 0, L_0x5ef596942570;  1 drivers
L_0x77a9a9b86180 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x5ef596930d70_0 .net/2u *"_ivl_31", 1 0, L_0x77a9a9b86180;  1 drivers
L_0x77a9a9b861c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef596930e50_0 .net/2u *"_ivl_33", 1 0, L_0x77a9a9b861c8;  1 drivers
v0x5ef596930f30_0 .net *"_ivl_35", 1 0, L_0x5ef596942670;  1 drivers
v0x5ef596931010_0 .net *"_ivl_37", 1 0, L_0x5ef5969427f0;  1 drivers
v0x5ef5969310f0_0 .net *"_ivl_39", 1 0, L_0x5ef596942980;  1 drivers
v0x5ef5969311d0_0 .net *"_ivl_44", 0 0, L_0x5ef596942d50;  1 drivers
v0x5ef5969312b0_0 .net *"_ivl_47", 0 0, L_0x5ef596942e70;  1 drivers
v0x5ef5969314a0_0 .net *"_ivl_50", 0 0, L_0x5ef596942f10;  1 drivers
v0x5ef596931580_0 .net *"_ivl_53", 0 0, L_0x5ef596943040;  1 drivers
L_0x77a9a9b86210 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5ef596931660_0 .net/2u *"_ivl_55", 19 0, L_0x77a9a9b86210;  1 drivers
v0x5ef596931740_0 .net *"_ivl_57", 19 0, L_0x5ef5969530f0;  1 drivers
v0x5ef596931820_0 .net *"_ivl_59", 19 0, L_0x5ef596953280;  1 drivers
v0x5ef596931900_0 .net *"_ivl_61", 19 0, L_0x5ef5969533c0;  1 drivers
v0x5ef5969319e0_0 .net *"_ivl_66", 0 0, L_0x5ef5969536a0;  1 drivers
v0x5ef596931ac0_0 .net *"_ivl_69", 0 0, L_0x5ef596953800;  1 drivers
v0x5ef596931ba0_0 .net *"_ivl_72", 0 0, L_0x5ef5969538a0;  1 drivers
v0x5ef596931c80_0 .net *"_ivl_75", 0 0, L_0x5ef596953a10;  1 drivers
L_0x77a9a9b86258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5ef596931d60_0 .net/2u *"_ivl_77", 1 0, L_0x77a9a9b86258;  1 drivers
v0x5ef596931e40_0 .net *"_ivl_79", 1 0, L_0x5ef596953ab0;  1 drivers
v0x5ef596931f20_0 .net *"_ivl_81", 1 0, L_0x5ef596953c80;  1 drivers
v0x5ef596932000_0 .net *"_ivl_83", 1 0, L_0x5ef596953dc0;  1 drivers
v0x5ef5969320e0_0 .net/2u *"_ivl_87", 0 0, L_0x77a9a9b862a0;  1 drivers
v0x5ef5969321c0_0 .net *"_ivl_89", 0 0, L_0x5ef596942a20;  1 drivers
v0x5ef596932490_0 .net *"_ivl_92", 0 0, L_0x5ef596954220;  1 drivers
v0x5ef596932570_0 .net *"_ivl_94", 0 0, L_0x5ef5969543c0;  1 drivers
v0x5ef596932630_0 .net *"_ivl_96", 0 0, L_0x5ef5969544b0;  1 drivers
v0x5ef5969326f0_0 .net/2u *"_ivl_97", 0 0, L_0x77a9a9b862e8;  1 drivers
v0x5ef5969327d0_0 .net *"_ivl_99", 0 0, L_0x5ef5969545c0;  1 drivers
v0x5ef596932890_0 .net "access_type", 0 0, v0x5ef59693aa60_0;  1 drivers
v0x5ef596932950_0 .net "hit", 0 0, L_0x5ef5969420e0;  alias, 1 drivers
v0x5ef5969329f0_0 .net "hit_perms", 1 0, L_0x5ef596953ff0;  alias, 1 drivers
v0x5ef596932ab0_0 .net "hit_ppn", 19 0, L_0x5ef596953190;  alias, 1 drivers
v0x5ef596932b90_0 .net "hit_way", 1 0, L_0x5ef596942b80;  alias, 1 drivers
v0x5ef596932c70_0 .net "match", 3 0, L_0x5ef596941ac0;  1 drivers
v0x5ef596932d50_0 .net "page_offset", 11 0, L_0x5ef596941fc0;  alias, 1 drivers
v0x5ef596932e30_0 .net "perm_fault", 0 0, L_0x5ef5969549e0;  alias, 1 drivers
v0x5ef596932f00_0 .net "set_index", 3 0, L_0x5ef596941f20;  alias, 1 drivers
v0x5ef596932fc0 .array "tlb_perms", 3 0;
v0x5ef596932fc0_0 .net v0x5ef596932fc0 0, 1 0, L_0x5ef596955dc0; 1 drivers
v0x5ef596932fc0_1 .net v0x5ef596932fc0 1, 1 0, L_0x5ef596955ed0; 1 drivers
v0x5ef596932fc0_2 .net v0x5ef596932fc0 2, 1 0, L_0x5ef596955ca0; 1 drivers
v0x5ef596932fc0_3 .net v0x5ef596932fc0 3, 1 0, L_0x5ef596956110; 1 drivers
v0x5ef596933130 .array "tlb_ppn", 3 0;
v0x5ef596933130_0 .net v0x5ef596933130 0, 19 0, L_0x5ef596955750; 1 drivers
v0x5ef596933130_1 .net v0x5ef596933130 1, 19 0, L_0x5ef596955860; 1 drivers
v0x5ef596933130_2 .net v0x5ef596933130 2, 19 0, L_0x5ef596955a80; 1 drivers
v0x5ef596933130_3 .net v0x5ef596933130 3, 19 0, L_0x5ef596955b90; 1 drivers
v0x5ef5969332a0 .array "tlb_valid", 3 0;
v0x5ef5969332a0_0 .net v0x5ef5969332a0 0, 0 0, L_0x5ef596954b30; 1 drivers
v0x5ef5969332a0_1 .net v0x5ef5969332a0 1, 0 0, L_0x5ef596954c40; 1 drivers
v0x5ef5969332a0_2 .net v0x5ef5969332a0 2, 0 0, L_0x5ef596954e20; 1 drivers
v0x5ef5969332a0_3 .net v0x5ef5969332a0 3, 0 0, L_0x5ef596954f30; 1 drivers
v0x5ef5969333f0 .array "tlb_vpn", 3 0;
v0x5ef5969333f0_0 .net v0x5ef5969333f0 0, 19 0, L_0x5ef596955120; 1 drivers
v0x5ef5969333f0_1 .net v0x5ef5969333f0 1, 19 0, L_0x5ef596955230; 1 drivers
v0x5ef5969333f0_2 .net v0x5ef5969333f0 2, 19 0, L_0x5ef596955430; 1 drivers
v0x5ef5969333f0_3 .net v0x5ef5969333f0 3, 19 0, L_0x5ef596955540; 1 drivers
v0x5ef596933560_0 .net "vaddr", 31 0, v0x5ef59693cd90_0;  1 drivers
v0x5ef596933640_0 .net "vpn", 19 0, L_0x5ef596941e30;  alias, 1 drivers
L_0x5ef596941ac0 .concat8 [ 1 1 1 1], L_0x5ef596941670, L_0x5ef596941800, L_0x5ef5969419f0, L_0x5ef596941d20;
L_0x5ef596941e30 .part v0x5ef59693cd90_0, 12, 20;
L_0x5ef596941f20 .part v0x5ef59693cd90_0, 12, 4;
L_0x5ef596941fc0 .part v0x5ef59693cd90_0, 0, 12;
L_0x5ef5969420e0 .reduce/or L_0x5ef596941ac0;
L_0x5ef596942210 .part L_0x5ef596941ac0, 0, 1;
L_0x5ef5969422f0 .part L_0x5ef596941ac0, 1, 1;
L_0x5ef596942420 .part L_0x5ef596941ac0, 2, 1;
L_0x5ef596942570 .part L_0x5ef596941ac0, 3, 1;
L_0x5ef596942670 .functor MUXZ 2, L_0x77a9a9b861c8, L_0x77a9a9b86180, L_0x5ef596942570, C4<>;
L_0x5ef5969427f0 .functor MUXZ 2, L_0x5ef596942670, L_0x77a9a9b86138, L_0x5ef596942420, C4<>;
L_0x5ef596942980 .functor MUXZ 2, L_0x5ef5969427f0, L_0x77a9a9b860f0, L_0x5ef5969422f0, C4<>;
L_0x5ef596942b80 .functor MUXZ 2, L_0x5ef596942980, L_0x77a9a9b860a8, L_0x5ef596942210, C4<>;
L_0x5ef596942d50 .part L_0x5ef596941ac0, 0, 1;
L_0x5ef596942e70 .part L_0x5ef596941ac0, 1, 1;
L_0x5ef596942f10 .part L_0x5ef596941ac0, 2, 1;
L_0x5ef596943040 .part L_0x5ef596941ac0, 3, 1;
L_0x5ef5969530f0 .functor MUXZ 20, L_0x77a9a9b86210, L_0x5ef596955b90, L_0x5ef596943040, C4<>;
L_0x5ef596953280 .functor MUXZ 20, L_0x5ef5969530f0, L_0x5ef596955a80, L_0x5ef596942f10, C4<>;
L_0x5ef5969533c0 .functor MUXZ 20, L_0x5ef596953280, L_0x5ef596955860, L_0x5ef596942e70, C4<>;
L_0x5ef596953190 .functor MUXZ 20, L_0x5ef5969533c0, L_0x5ef596955750, L_0x5ef596942d50, C4<>;
L_0x5ef5969536a0 .part L_0x5ef596941ac0, 0, 1;
L_0x5ef596953800 .part L_0x5ef596941ac0, 1, 1;
L_0x5ef5969538a0 .part L_0x5ef596941ac0, 2, 1;
L_0x5ef596953a10 .part L_0x5ef596941ac0, 3, 1;
L_0x5ef596953ab0 .functor MUXZ 2, L_0x77a9a9b86258, L_0x5ef596956110, L_0x5ef596953a10, C4<>;
L_0x5ef596953c80 .functor MUXZ 2, L_0x5ef596953ab0, L_0x5ef596955ca0, L_0x5ef5969538a0, C4<>;
L_0x5ef596953dc0 .functor MUXZ 2, L_0x5ef596953c80, L_0x5ef596955ed0, L_0x5ef596953800, C4<>;
L_0x5ef596953ff0 .functor MUXZ 2, L_0x5ef596953dc0, L_0x5ef596955dc0, L_0x5ef5969536a0, C4<>;
L_0x5ef596954220 .part L_0x5ef596953ff0, 0, 1;
L_0x5ef5969543c0 .reduce/nor L_0x5ef596954220;
L_0x5ef596954680 .part L_0x5ef596953ff0, 1, 1;
L_0x5ef596954830 .reduce/nor L_0x5ef596954680;
S_0x5ef59692f310 .scope generate, "match_gen[0]" "match_gen[0]" 9 36, 9 36 0, S_0x5ef59692efb0;
 .timescale 0 0;
P_0x5ef59692f510 .param/l "i" 0 9 36, +C4<00>;
L_0x5ef596941670 .functor AND 1, L_0x5ef596954b30, L_0x5ef596941580, C4<1>, C4<1>;
v0x5ef59692f5f0_0 .net *"_ivl_2", 0 0, L_0x5ef596941580;  1 drivers
v0x5ef59692f6b0_0 .net *"_ivl_5", 0 0, L_0x5ef596941670;  1 drivers
L_0x5ef596941580 .cmp/eq 20, L_0x5ef596955120, L_0x5ef596941e30;
S_0x5ef59692f770 .scope generate, "match_gen[1]" "match_gen[1]" 9 36, 9 36 0, S_0x5ef59692efb0;
 .timescale 0 0;
P_0x5ef59692f990 .param/l "i" 0 9 36, +C4<01>;
L_0x5ef596941800 .functor AND 1, L_0x5ef596954c40, L_0x5ef596941730, C4<1>, C4<1>;
v0x5ef59692fa50_0 .net *"_ivl_2", 0 0, L_0x5ef596941730;  1 drivers
v0x5ef59692fb10_0 .net *"_ivl_5", 0 0, L_0x5ef596941800;  1 drivers
L_0x5ef596941730 .cmp/eq 20, L_0x5ef596955230, L_0x5ef596941e30;
S_0x5ef59692fbd0 .scope generate, "match_gen[2]" "match_gen[2]" 9 36, 9 36 0, S_0x5ef59692efb0;
 .timescale 0 0;
P_0x5ef59692fdd0 .param/l "i" 0 9 36, +C4<010>;
L_0x5ef5969419f0 .functor AND 1, L_0x5ef596954e20, L_0x5ef596941920, C4<1>, C4<1>;
v0x5ef59692fe90_0 .net *"_ivl_2", 0 0, L_0x5ef596941920;  1 drivers
v0x5ef59692ff50_0 .net *"_ivl_5", 0 0, L_0x5ef5969419f0;  1 drivers
L_0x5ef596941920 .cmp/eq 20, L_0x5ef596955430, L_0x5ef596941e30;
S_0x5ef596930010 .scope generate, "match_gen[3]" "match_gen[3]" 9 36, 9 36 0, S_0x5ef59692efb0;
 .timescale 0 0;
P_0x5ef596930210 .param/l "i" 0 9 36, +C4<011>;
L_0x5ef596941d20 .functor AND 1, L_0x5ef596954f30, L_0x5ef596941c80, C4<1>, C4<1>;
v0x5ef5969302f0_0 .net *"_ivl_2", 0 0, L_0x5ef596941c80;  1 drivers
v0x5ef5969303b0_0 .net *"_ivl_5", 0 0, L_0x5ef596941d20;  1 drivers
L_0x5ef596941c80 .cmp/eq 20, L_0x5ef596955540, L_0x5ef596941e30;
S_0x5ef5969338e0 .scope module, "lru" "tlb_lru" 7 137, 10 6 0, S_0x5ef59692d900;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "lru_count";
    .port_info 1 /OUTPUT 2 "replace_way";
    .port_info 2 /OUTPUT 4 "max_lru_value";
v0x5ef596933b90_0 .var/i "i", 31 0;
v0x5ef596933c90 .array "lru_count", 3 0;
v0x5ef596933c90_0 .net v0x5ef596933c90 0, 3 0, L_0x5ef596956360; 1 drivers
v0x5ef596933c90_1 .net v0x5ef596933c90 1, 3 0, L_0x5ef596956420; 1 drivers
v0x5ef596933c90_2 .net v0x5ef596933c90 2, 3 0, L_0x5ef596956630; 1 drivers
v0x5ef596933c90_3 .net v0x5ef596933c90 3, 3 0, L_0x5ef5969566f0; 1 drivers
v0x5ef596933e00_0 .var "max_lru_value", 3 0;
v0x5ef596933ef0_0 .var "min_lru_value", 3 0;
v0x5ef596933fd0_0 .var "replace_way", 1 0;
E_0x5ef596933af0/0 .event edge, v0x5ef596933c90_0, v0x5ef596933c90_1, v0x5ef596933c90_2, v0x5ef596933c90_3;
E_0x5ef596933af0/1 .event edge, v0x5ef596933ef0_0, v0x5ef596933e00_0;
E_0x5ef596933af0 .event/or E_0x5ef596933af0/0, E_0x5ef596933af0/1;
S_0x5ef596934180 .scope module, "storage" "tlb_storage" 7 95, 11 6 0, S_0x5ef59692d900;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 4 "rd_set_index";
    .port_info 3 /OUTPUT 4 "rd_valid";
    .port_info 4 /OUTPUT 80 "rd_vpn";
    .port_info 5 /OUTPUT 80 "rd_ppn";
    .port_info 6 /OUTPUT 8 "rd_perms";
    .port_info 7 /OUTPUT 16 "rd_lru_count";
    .port_info 8 /INPUT 1 "wr_en";
    .port_info 9 /INPUT 4 "wr_set_index";
    .port_info 10 /INPUT 2 "wr_way";
    .port_info 11 /INPUT 1 "wr_valid";
    .port_info 12 /INPUT 20 "wr_vpn";
    .port_info 13 /INPUT 20 "wr_ppn";
    .port_info 14 /INPUT 2 "wr_perms";
    .port_info 15 /INPUT 4 "wr_lru_count";
    .port_info 16 /INPUT 1 "lru_update_en";
    .port_info 17 /INPUT 4 "lru_set_index";
    .port_info 18 /INPUT 2 "lru_way";
    .port_info 19 /INPUT 4 "lru_value";
v0x5ef596935740_0 .net "clk", 0 0, v0x5ef59693de90_0;  alias, 1 drivers
v0x5ef596935800_0 .net "lru_set_index", 3 0, L_0x5ef596941f20;  alias, 1 drivers
v0x5ef5969358c0_0 .net "lru_update_en", 0 0, L_0x5ef596941100;  1 drivers
v0x5ef596935990_0 .net "lru_value", 3 0, L_0x5ef596941490;  1 drivers
v0x5ef596935a50_0 .net "lru_way", 1 0, L_0x5ef596942b80;  alias, 1 drivers
v0x5ef596935b60_0 .var/i "r", 31 0;
v0x5ef596935c20 .array "rd_lru_count", 3 0, 3 0;
v0x5ef596935d90 .array "rd_perms", 3 0, 1 0;
v0x5ef596935f00 .array "rd_ppn", 3 0, 19 0;
v0x5ef596936070_0 .net "rd_set_index", 3 0, L_0x5ef596941f20;  alias, 1 drivers
v0x5ef596936130 .array "rd_valid", 3 0, 0 0;
v0x5ef596936250 .array "rd_vpn", 3 0, 19 0;
v0x5ef5969363c0_0 .net "rst", 0 0, v0x5ef59693f300_0;  alias, 1 drivers
v0x5ef596936460 .array "tlb_lru_count", 63 0, 3 0;
v0x5ef596936f30 .array "tlb_perms", 63 0, 1 0;
v0x5ef596937a00 .array "tlb_ppn", 63 0, 19 0;
v0x5ef5969384d0 .array "tlb_valid", 63 0, 0 0;
v0x5ef596938f80 .array "tlb_vpn", 63 0, 19 0;
v0x5ef596939a50_0 .net "wr_en", 0 0, v0x5ef59693cf30_0;  1 drivers
v0x5ef596939b10_0 .net "wr_lru_count", 3 0, v0x5ef59693d000_0;  1 drivers
v0x5ef596939bf0_0 .net "wr_perms", 1 0, v0x5ef59693d0d0_0;  1 drivers
v0x5ef596939cd0_0 .net "wr_ppn", 19 0, v0x5ef59693d1a0_0;  1 drivers
v0x5ef596939db0_0 .net "wr_set_index", 3 0, L_0x5ef596941f20;  alias, 1 drivers
v0x5ef596939e70_0 .net "wr_valid", 0 0, v0x5ef59693d270_0;  1 drivers
v0x5ef596939f30_0 .net "wr_vpn", 19 0, v0x5ef59693d340_0;  1 drivers
v0x5ef59693a010_0 .net "wr_way", 1 0, v0x5ef59693d410_0;  1 drivers
v0x5ef5969384d0_0 .array/port v0x5ef5969384d0, 0;
v0x5ef5969384d0_1 .array/port v0x5ef5969384d0, 1;
v0x5ef5969384d0_2 .array/port v0x5ef5969384d0, 2;
E_0x5ef596934550/0 .event edge, v0x5ef596932f00_0, v0x5ef5969384d0_0, v0x5ef5969384d0_1, v0x5ef5969384d0_2;
v0x5ef5969384d0_3 .array/port v0x5ef5969384d0, 3;
v0x5ef5969384d0_4 .array/port v0x5ef5969384d0, 4;
v0x5ef5969384d0_5 .array/port v0x5ef5969384d0, 5;
v0x5ef5969384d0_6 .array/port v0x5ef5969384d0, 6;
E_0x5ef596934550/1 .event edge, v0x5ef5969384d0_3, v0x5ef5969384d0_4, v0x5ef5969384d0_5, v0x5ef5969384d0_6;
v0x5ef5969384d0_7 .array/port v0x5ef5969384d0, 7;
v0x5ef5969384d0_8 .array/port v0x5ef5969384d0, 8;
v0x5ef5969384d0_9 .array/port v0x5ef5969384d0, 9;
v0x5ef5969384d0_10 .array/port v0x5ef5969384d0, 10;
E_0x5ef596934550/2 .event edge, v0x5ef5969384d0_7, v0x5ef5969384d0_8, v0x5ef5969384d0_9, v0x5ef5969384d0_10;
v0x5ef5969384d0_11 .array/port v0x5ef5969384d0, 11;
v0x5ef5969384d0_12 .array/port v0x5ef5969384d0, 12;
v0x5ef5969384d0_13 .array/port v0x5ef5969384d0, 13;
v0x5ef5969384d0_14 .array/port v0x5ef5969384d0, 14;
E_0x5ef596934550/3 .event edge, v0x5ef5969384d0_11, v0x5ef5969384d0_12, v0x5ef5969384d0_13, v0x5ef5969384d0_14;
v0x5ef5969384d0_15 .array/port v0x5ef5969384d0, 15;
v0x5ef5969384d0_16 .array/port v0x5ef5969384d0, 16;
v0x5ef5969384d0_17 .array/port v0x5ef5969384d0, 17;
v0x5ef5969384d0_18 .array/port v0x5ef5969384d0, 18;
E_0x5ef596934550/4 .event edge, v0x5ef5969384d0_15, v0x5ef5969384d0_16, v0x5ef5969384d0_17, v0x5ef5969384d0_18;
v0x5ef5969384d0_19 .array/port v0x5ef5969384d0, 19;
v0x5ef5969384d0_20 .array/port v0x5ef5969384d0, 20;
v0x5ef5969384d0_21 .array/port v0x5ef5969384d0, 21;
v0x5ef5969384d0_22 .array/port v0x5ef5969384d0, 22;
E_0x5ef596934550/5 .event edge, v0x5ef5969384d0_19, v0x5ef5969384d0_20, v0x5ef5969384d0_21, v0x5ef5969384d0_22;
v0x5ef5969384d0_23 .array/port v0x5ef5969384d0, 23;
v0x5ef5969384d0_24 .array/port v0x5ef5969384d0, 24;
v0x5ef5969384d0_25 .array/port v0x5ef5969384d0, 25;
v0x5ef5969384d0_26 .array/port v0x5ef5969384d0, 26;
E_0x5ef596934550/6 .event edge, v0x5ef5969384d0_23, v0x5ef5969384d0_24, v0x5ef5969384d0_25, v0x5ef5969384d0_26;
v0x5ef5969384d0_27 .array/port v0x5ef5969384d0, 27;
v0x5ef5969384d0_28 .array/port v0x5ef5969384d0, 28;
v0x5ef5969384d0_29 .array/port v0x5ef5969384d0, 29;
v0x5ef5969384d0_30 .array/port v0x5ef5969384d0, 30;
E_0x5ef596934550/7 .event edge, v0x5ef5969384d0_27, v0x5ef5969384d0_28, v0x5ef5969384d0_29, v0x5ef5969384d0_30;
v0x5ef5969384d0_31 .array/port v0x5ef5969384d0, 31;
v0x5ef5969384d0_32 .array/port v0x5ef5969384d0, 32;
v0x5ef5969384d0_33 .array/port v0x5ef5969384d0, 33;
v0x5ef5969384d0_34 .array/port v0x5ef5969384d0, 34;
E_0x5ef596934550/8 .event edge, v0x5ef5969384d0_31, v0x5ef5969384d0_32, v0x5ef5969384d0_33, v0x5ef5969384d0_34;
v0x5ef5969384d0_35 .array/port v0x5ef5969384d0, 35;
v0x5ef5969384d0_36 .array/port v0x5ef5969384d0, 36;
v0x5ef5969384d0_37 .array/port v0x5ef5969384d0, 37;
v0x5ef5969384d0_38 .array/port v0x5ef5969384d0, 38;
E_0x5ef596934550/9 .event edge, v0x5ef5969384d0_35, v0x5ef5969384d0_36, v0x5ef5969384d0_37, v0x5ef5969384d0_38;
v0x5ef5969384d0_39 .array/port v0x5ef5969384d0, 39;
v0x5ef5969384d0_40 .array/port v0x5ef5969384d0, 40;
v0x5ef5969384d0_41 .array/port v0x5ef5969384d0, 41;
v0x5ef5969384d0_42 .array/port v0x5ef5969384d0, 42;
E_0x5ef596934550/10 .event edge, v0x5ef5969384d0_39, v0x5ef5969384d0_40, v0x5ef5969384d0_41, v0x5ef5969384d0_42;
v0x5ef5969384d0_43 .array/port v0x5ef5969384d0, 43;
v0x5ef5969384d0_44 .array/port v0x5ef5969384d0, 44;
v0x5ef5969384d0_45 .array/port v0x5ef5969384d0, 45;
v0x5ef5969384d0_46 .array/port v0x5ef5969384d0, 46;
E_0x5ef596934550/11 .event edge, v0x5ef5969384d0_43, v0x5ef5969384d0_44, v0x5ef5969384d0_45, v0x5ef5969384d0_46;
v0x5ef5969384d0_47 .array/port v0x5ef5969384d0, 47;
v0x5ef5969384d0_48 .array/port v0x5ef5969384d0, 48;
v0x5ef5969384d0_49 .array/port v0x5ef5969384d0, 49;
v0x5ef5969384d0_50 .array/port v0x5ef5969384d0, 50;
E_0x5ef596934550/12 .event edge, v0x5ef5969384d0_47, v0x5ef5969384d0_48, v0x5ef5969384d0_49, v0x5ef5969384d0_50;
v0x5ef5969384d0_51 .array/port v0x5ef5969384d0, 51;
v0x5ef5969384d0_52 .array/port v0x5ef5969384d0, 52;
v0x5ef5969384d0_53 .array/port v0x5ef5969384d0, 53;
v0x5ef5969384d0_54 .array/port v0x5ef5969384d0, 54;
E_0x5ef596934550/13 .event edge, v0x5ef5969384d0_51, v0x5ef5969384d0_52, v0x5ef5969384d0_53, v0x5ef5969384d0_54;
v0x5ef5969384d0_55 .array/port v0x5ef5969384d0, 55;
v0x5ef5969384d0_56 .array/port v0x5ef5969384d0, 56;
v0x5ef5969384d0_57 .array/port v0x5ef5969384d0, 57;
v0x5ef5969384d0_58 .array/port v0x5ef5969384d0, 58;
E_0x5ef596934550/14 .event edge, v0x5ef5969384d0_55, v0x5ef5969384d0_56, v0x5ef5969384d0_57, v0x5ef5969384d0_58;
v0x5ef5969384d0_59 .array/port v0x5ef5969384d0, 59;
v0x5ef5969384d0_60 .array/port v0x5ef5969384d0, 60;
v0x5ef5969384d0_61 .array/port v0x5ef5969384d0, 61;
v0x5ef5969384d0_62 .array/port v0x5ef5969384d0, 62;
E_0x5ef596934550/15 .event edge, v0x5ef5969384d0_59, v0x5ef5969384d0_60, v0x5ef5969384d0_61, v0x5ef5969384d0_62;
v0x5ef5969384d0_63 .array/port v0x5ef5969384d0, 63;
v0x5ef596938f80_0 .array/port v0x5ef596938f80, 0;
v0x5ef596938f80_1 .array/port v0x5ef596938f80, 1;
v0x5ef596938f80_2 .array/port v0x5ef596938f80, 2;
E_0x5ef596934550/16 .event edge, v0x5ef5969384d0_63, v0x5ef596938f80_0, v0x5ef596938f80_1, v0x5ef596938f80_2;
v0x5ef596938f80_3 .array/port v0x5ef596938f80, 3;
v0x5ef596938f80_4 .array/port v0x5ef596938f80, 4;
v0x5ef596938f80_5 .array/port v0x5ef596938f80, 5;
v0x5ef596938f80_6 .array/port v0x5ef596938f80, 6;
E_0x5ef596934550/17 .event edge, v0x5ef596938f80_3, v0x5ef596938f80_4, v0x5ef596938f80_5, v0x5ef596938f80_6;
v0x5ef596938f80_7 .array/port v0x5ef596938f80, 7;
v0x5ef596938f80_8 .array/port v0x5ef596938f80, 8;
v0x5ef596938f80_9 .array/port v0x5ef596938f80, 9;
v0x5ef596938f80_10 .array/port v0x5ef596938f80, 10;
E_0x5ef596934550/18 .event edge, v0x5ef596938f80_7, v0x5ef596938f80_8, v0x5ef596938f80_9, v0x5ef596938f80_10;
v0x5ef596938f80_11 .array/port v0x5ef596938f80, 11;
v0x5ef596938f80_12 .array/port v0x5ef596938f80, 12;
v0x5ef596938f80_13 .array/port v0x5ef596938f80, 13;
v0x5ef596938f80_14 .array/port v0x5ef596938f80, 14;
E_0x5ef596934550/19 .event edge, v0x5ef596938f80_11, v0x5ef596938f80_12, v0x5ef596938f80_13, v0x5ef596938f80_14;
v0x5ef596938f80_15 .array/port v0x5ef596938f80, 15;
v0x5ef596938f80_16 .array/port v0x5ef596938f80, 16;
v0x5ef596938f80_17 .array/port v0x5ef596938f80, 17;
v0x5ef596938f80_18 .array/port v0x5ef596938f80, 18;
E_0x5ef596934550/20 .event edge, v0x5ef596938f80_15, v0x5ef596938f80_16, v0x5ef596938f80_17, v0x5ef596938f80_18;
v0x5ef596938f80_19 .array/port v0x5ef596938f80, 19;
v0x5ef596938f80_20 .array/port v0x5ef596938f80, 20;
v0x5ef596938f80_21 .array/port v0x5ef596938f80, 21;
v0x5ef596938f80_22 .array/port v0x5ef596938f80, 22;
E_0x5ef596934550/21 .event edge, v0x5ef596938f80_19, v0x5ef596938f80_20, v0x5ef596938f80_21, v0x5ef596938f80_22;
v0x5ef596938f80_23 .array/port v0x5ef596938f80, 23;
v0x5ef596938f80_24 .array/port v0x5ef596938f80, 24;
v0x5ef596938f80_25 .array/port v0x5ef596938f80, 25;
v0x5ef596938f80_26 .array/port v0x5ef596938f80, 26;
E_0x5ef596934550/22 .event edge, v0x5ef596938f80_23, v0x5ef596938f80_24, v0x5ef596938f80_25, v0x5ef596938f80_26;
v0x5ef596938f80_27 .array/port v0x5ef596938f80, 27;
v0x5ef596938f80_28 .array/port v0x5ef596938f80, 28;
v0x5ef596938f80_29 .array/port v0x5ef596938f80, 29;
v0x5ef596938f80_30 .array/port v0x5ef596938f80, 30;
E_0x5ef596934550/23 .event edge, v0x5ef596938f80_27, v0x5ef596938f80_28, v0x5ef596938f80_29, v0x5ef596938f80_30;
v0x5ef596938f80_31 .array/port v0x5ef596938f80, 31;
v0x5ef596938f80_32 .array/port v0x5ef596938f80, 32;
v0x5ef596938f80_33 .array/port v0x5ef596938f80, 33;
v0x5ef596938f80_34 .array/port v0x5ef596938f80, 34;
E_0x5ef596934550/24 .event edge, v0x5ef596938f80_31, v0x5ef596938f80_32, v0x5ef596938f80_33, v0x5ef596938f80_34;
v0x5ef596938f80_35 .array/port v0x5ef596938f80, 35;
v0x5ef596938f80_36 .array/port v0x5ef596938f80, 36;
v0x5ef596938f80_37 .array/port v0x5ef596938f80, 37;
v0x5ef596938f80_38 .array/port v0x5ef596938f80, 38;
E_0x5ef596934550/25 .event edge, v0x5ef596938f80_35, v0x5ef596938f80_36, v0x5ef596938f80_37, v0x5ef596938f80_38;
v0x5ef596938f80_39 .array/port v0x5ef596938f80, 39;
v0x5ef596938f80_40 .array/port v0x5ef596938f80, 40;
v0x5ef596938f80_41 .array/port v0x5ef596938f80, 41;
v0x5ef596938f80_42 .array/port v0x5ef596938f80, 42;
E_0x5ef596934550/26 .event edge, v0x5ef596938f80_39, v0x5ef596938f80_40, v0x5ef596938f80_41, v0x5ef596938f80_42;
v0x5ef596938f80_43 .array/port v0x5ef596938f80, 43;
v0x5ef596938f80_44 .array/port v0x5ef596938f80, 44;
v0x5ef596938f80_45 .array/port v0x5ef596938f80, 45;
v0x5ef596938f80_46 .array/port v0x5ef596938f80, 46;
E_0x5ef596934550/27 .event edge, v0x5ef596938f80_43, v0x5ef596938f80_44, v0x5ef596938f80_45, v0x5ef596938f80_46;
v0x5ef596938f80_47 .array/port v0x5ef596938f80, 47;
v0x5ef596938f80_48 .array/port v0x5ef596938f80, 48;
v0x5ef596938f80_49 .array/port v0x5ef596938f80, 49;
v0x5ef596938f80_50 .array/port v0x5ef596938f80, 50;
E_0x5ef596934550/28 .event edge, v0x5ef596938f80_47, v0x5ef596938f80_48, v0x5ef596938f80_49, v0x5ef596938f80_50;
v0x5ef596938f80_51 .array/port v0x5ef596938f80, 51;
v0x5ef596938f80_52 .array/port v0x5ef596938f80, 52;
v0x5ef596938f80_53 .array/port v0x5ef596938f80, 53;
v0x5ef596938f80_54 .array/port v0x5ef596938f80, 54;
E_0x5ef596934550/29 .event edge, v0x5ef596938f80_51, v0x5ef596938f80_52, v0x5ef596938f80_53, v0x5ef596938f80_54;
v0x5ef596938f80_55 .array/port v0x5ef596938f80, 55;
v0x5ef596938f80_56 .array/port v0x5ef596938f80, 56;
v0x5ef596938f80_57 .array/port v0x5ef596938f80, 57;
v0x5ef596938f80_58 .array/port v0x5ef596938f80, 58;
E_0x5ef596934550/30 .event edge, v0x5ef596938f80_55, v0x5ef596938f80_56, v0x5ef596938f80_57, v0x5ef596938f80_58;
v0x5ef596938f80_59 .array/port v0x5ef596938f80, 59;
v0x5ef596938f80_60 .array/port v0x5ef596938f80, 60;
v0x5ef596938f80_61 .array/port v0x5ef596938f80, 61;
v0x5ef596938f80_62 .array/port v0x5ef596938f80, 62;
E_0x5ef596934550/31 .event edge, v0x5ef596938f80_59, v0x5ef596938f80_60, v0x5ef596938f80_61, v0x5ef596938f80_62;
v0x5ef596938f80_63 .array/port v0x5ef596938f80, 63;
v0x5ef596937a00_0 .array/port v0x5ef596937a00, 0;
v0x5ef596937a00_1 .array/port v0x5ef596937a00, 1;
v0x5ef596937a00_2 .array/port v0x5ef596937a00, 2;
E_0x5ef596934550/32 .event edge, v0x5ef596938f80_63, v0x5ef596937a00_0, v0x5ef596937a00_1, v0x5ef596937a00_2;
v0x5ef596937a00_3 .array/port v0x5ef596937a00, 3;
v0x5ef596937a00_4 .array/port v0x5ef596937a00, 4;
v0x5ef596937a00_5 .array/port v0x5ef596937a00, 5;
v0x5ef596937a00_6 .array/port v0x5ef596937a00, 6;
E_0x5ef596934550/33 .event edge, v0x5ef596937a00_3, v0x5ef596937a00_4, v0x5ef596937a00_5, v0x5ef596937a00_6;
v0x5ef596937a00_7 .array/port v0x5ef596937a00, 7;
v0x5ef596937a00_8 .array/port v0x5ef596937a00, 8;
v0x5ef596937a00_9 .array/port v0x5ef596937a00, 9;
v0x5ef596937a00_10 .array/port v0x5ef596937a00, 10;
E_0x5ef596934550/34 .event edge, v0x5ef596937a00_7, v0x5ef596937a00_8, v0x5ef596937a00_9, v0x5ef596937a00_10;
v0x5ef596937a00_11 .array/port v0x5ef596937a00, 11;
v0x5ef596937a00_12 .array/port v0x5ef596937a00, 12;
v0x5ef596937a00_13 .array/port v0x5ef596937a00, 13;
v0x5ef596937a00_14 .array/port v0x5ef596937a00, 14;
E_0x5ef596934550/35 .event edge, v0x5ef596937a00_11, v0x5ef596937a00_12, v0x5ef596937a00_13, v0x5ef596937a00_14;
v0x5ef596937a00_15 .array/port v0x5ef596937a00, 15;
v0x5ef596937a00_16 .array/port v0x5ef596937a00, 16;
v0x5ef596937a00_17 .array/port v0x5ef596937a00, 17;
v0x5ef596937a00_18 .array/port v0x5ef596937a00, 18;
E_0x5ef596934550/36 .event edge, v0x5ef596937a00_15, v0x5ef596937a00_16, v0x5ef596937a00_17, v0x5ef596937a00_18;
v0x5ef596937a00_19 .array/port v0x5ef596937a00, 19;
v0x5ef596937a00_20 .array/port v0x5ef596937a00, 20;
v0x5ef596937a00_21 .array/port v0x5ef596937a00, 21;
v0x5ef596937a00_22 .array/port v0x5ef596937a00, 22;
E_0x5ef596934550/37 .event edge, v0x5ef596937a00_19, v0x5ef596937a00_20, v0x5ef596937a00_21, v0x5ef596937a00_22;
v0x5ef596937a00_23 .array/port v0x5ef596937a00, 23;
v0x5ef596937a00_24 .array/port v0x5ef596937a00, 24;
v0x5ef596937a00_25 .array/port v0x5ef596937a00, 25;
v0x5ef596937a00_26 .array/port v0x5ef596937a00, 26;
E_0x5ef596934550/38 .event edge, v0x5ef596937a00_23, v0x5ef596937a00_24, v0x5ef596937a00_25, v0x5ef596937a00_26;
v0x5ef596937a00_27 .array/port v0x5ef596937a00, 27;
v0x5ef596937a00_28 .array/port v0x5ef596937a00, 28;
v0x5ef596937a00_29 .array/port v0x5ef596937a00, 29;
v0x5ef596937a00_30 .array/port v0x5ef596937a00, 30;
E_0x5ef596934550/39 .event edge, v0x5ef596937a00_27, v0x5ef596937a00_28, v0x5ef596937a00_29, v0x5ef596937a00_30;
v0x5ef596937a00_31 .array/port v0x5ef596937a00, 31;
v0x5ef596937a00_32 .array/port v0x5ef596937a00, 32;
v0x5ef596937a00_33 .array/port v0x5ef596937a00, 33;
v0x5ef596937a00_34 .array/port v0x5ef596937a00, 34;
E_0x5ef596934550/40 .event edge, v0x5ef596937a00_31, v0x5ef596937a00_32, v0x5ef596937a00_33, v0x5ef596937a00_34;
v0x5ef596937a00_35 .array/port v0x5ef596937a00, 35;
v0x5ef596937a00_36 .array/port v0x5ef596937a00, 36;
v0x5ef596937a00_37 .array/port v0x5ef596937a00, 37;
v0x5ef596937a00_38 .array/port v0x5ef596937a00, 38;
E_0x5ef596934550/41 .event edge, v0x5ef596937a00_35, v0x5ef596937a00_36, v0x5ef596937a00_37, v0x5ef596937a00_38;
v0x5ef596937a00_39 .array/port v0x5ef596937a00, 39;
v0x5ef596937a00_40 .array/port v0x5ef596937a00, 40;
v0x5ef596937a00_41 .array/port v0x5ef596937a00, 41;
v0x5ef596937a00_42 .array/port v0x5ef596937a00, 42;
E_0x5ef596934550/42 .event edge, v0x5ef596937a00_39, v0x5ef596937a00_40, v0x5ef596937a00_41, v0x5ef596937a00_42;
v0x5ef596937a00_43 .array/port v0x5ef596937a00, 43;
v0x5ef596937a00_44 .array/port v0x5ef596937a00, 44;
v0x5ef596937a00_45 .array/port v0x5ef596937a00, 45;
v0x5ef596937a00_46 .array/port v0x5ef596937a00, 46;
E_0x5ef596934550/43 .event edge, v0x5ef596937a00_43, v0x5ef596937a00_44, v0x5ef596937a00_45, v0x5ef596937a00_46;
v0x5ef596937a00_47 .array/port v0x5ef596937a00, 47;
v0x5ef596937a00_48 .array/port v0x5ef596937a00, 48;
v0x5ef596937a00_49 .array/port v0x5ef596937a00, 49;
v0x5ef596937a00_50 .array/port v0x5ef596937a00, 50;
E_0x5ef596934550/44 .event edge, v0x5ef596937a00_47, v0x5ef596937a00_48, v0x5ef596937a00_49, v0x5ef596937a00_50;
v0x5ef596937a00_51 .array/port v0x5ef596937a00, 51;
v0x5ef596937a00_52 .array/port v0x5ef596937a00, 52;
v0x5ef596937a00_53 .array/port v0x5ef596937a00, 53;
v0x5ef596937a00_54 .array/port v0x5ef596937a00, 54;
E_0x5ef596934550/45 .event edge, v0x5ef596937a00_51, v0x5ef596937a00_52, v0x5ef596937a00_53, v0x5ef596937a00_54;
v0x5ef596937a00_55 .array/port v0x5ef596937a00, 55;
v0x5ef596937a00_56 .array/port v0x5ef596937a00, 56;
v0x5ef596937a00_57 .array/port v0x5ef596937a00, 57;
v0x5ef596937a00_58 .array/port v0x5ef596937a00, 58;
E_0x5ef596934550/46 .event edge, v0x5ef596937a00_55, v0x5ef596937a00_56, v0x5ef596937a00_57, v0x5ef596937a00_58;
v0x5ef596937a00_59 .array/port v0x5ef596937a00, 59;
v0x5ef596937a00_60 .array/port v0x5ef596937a00, 60;
v0x5ef596937a00_61 .array/port v0x5ef596937a00, 61;
v0x5ef596937a00_62 .array/port v0x5ef596937a00, 62;
E_0x5ef596934550/47 .event edge, v0x5ef596937a00_59, v0x5ef596937a00_60, v0x5ef596937a00_61, v0x5ef596937a00_62;
v0x5ef596937a00_63 .array/port v0x5ef596937a00, 63;
v0x5ef596936f30_0 .array/port v0x5ef596936f30, 0;
v0x5ef596936f30_1 .array/port v0x5ef596936f30, 1;
v0x5ef596936f30_2 .array/port v0x5ef596936f30, 2;
E_0x5ef596934550/48 .event edge, v0x5ef596937a00_63, v0x5ef596936f30_0, v0x5ef596936f30_1, v0x5ef596936f30_2;
v0x5ef596936f30_3 .array/port v0x5ef596936f30, 3;
v0x5ef596936f30_4 .array/port v0x5ef596936f30, 4;
v0x5ef596936f30_5 .array/port v0x5ef596936f30, 5;
v0x5ef596936f30_6 .array/port v0x5ef596936f30, 6;
E_0x5ef596934550/49 .event edge, v0x5ef596936f30_3, v0x5ef596936f30_4, v0x5ef596936f30_5, v0x5ef596936f30_6;
v0x5ef596936f30_7 .array/port v0x5ef596936f30, 7;
v0x5ef596936f30_8 .array/port v0x5ef596936f30, 8;
v0x5ef596936f30_9 .array/port v0x5ef596936f30, 9;
v0x5ef596936f30_10 .array/port v0x5ef596936f30, 10;
E_0x5ef596934550/50 .event edge, v0x5ef596936f30_7, v0x5ef596936f30_8, v0x5ef596936f30_9, v0x5ef596936f30_10;
v0x5ef596936f30_11 .array/port v0x5ef596936f30, 11;
v0x5ef596936f30_12 .array/port v0x5ef596936f30, 12;
v0x5ef596936f30_13 .array/port v0x5ef596936f30, 13;
v0x5ef596936f30_14 .array/port v0x5ef596936f30, 14;
E_0x5ef596934550/51 .event edge, v0x5ef596936f30_11, v0x5ef596936f30_12, v0x5ef596936f30_13, v0x5ef596936f30_14;
v0x5ef596936f30_15 .array/port v0x5ef596936f30, 15;
v0x5ef596936f30_16 .array/port v0x5ef596936f30, 16;
v0x5ef596936f30_17 .array/port v0x5ef596936f30, 17;
v0x5ef596936f30_18 .array/port v0x5ef596936f30, 18;
E_0x5ef596934550/52 .event edge, v0x5ef596936f30_15, v0x5ef596936f30_16, v0x5ef596936f30_17, v0x5ef596936f30_18;
v0x5ef596936f30_19 .array/port v0x5ef596936f30, 19;
v0x5ef596936f30_20 .array/port v0x5ef596936f30, 20;
v0x5ef596936f30_21 .array/port v0x5ef596936f30, 21;
v0x5ef596936f30_22 .array/port v0x5ef596936f30, 22;
E_0x5ef596934550/53 .event edge, v0x5ef596936f30_19, v0x5ef596936f30_20, v0x5ef596936f30_21, v0x5ef596936f30_22;
v0x5ef596936f30_23 .array/port v0x5ef596936f30, 23;
v0x5ef596936f30_24 .array/port v0x5ef596936f30, 24;
v0x5ef596936f30_25 .array/port v0x5ef596936f30, 25;
v0x5ef596936f30_26 .array/port v0x5ef596936f30, 26;
E_0x5ef596934550/54 .event edge, v0x5ef596936f30_23, v0x5ef596936f30_24, v0x5ef596936f30_25, v0x5ef596936f30_26;
v0x5ef596936f30_27 .array/port v0x5ef596936f30, 27;
v0x5ef596936f30_28 .array/port v0x5ef596936f30, 28;
v0x5ef596936f30_29 .array/port v0x5ef596936f30, 29;
v0x5ef596936f30_30 .array/port v0x5ef596936f30, 30;
E_0x5ef596934550/55 .event edge, v0x5ef596936f30_27, v0x5ef596936f30_28, v0x5ef596936f30_29, v0x5ef596936f30_30;
v0x5ef596936f30_31 .array/port v0x5ef596936f30, 31;
v0x5ef596936f30_32 .array/port v0x5ef596936f30, 32;
v0x5ef596936f30_33 .array/port v0x5ef596936f30, 33;
v0x5ef596936f30_34 .array/port v0x5ef596936f30, 34;
E_0x5ef596934550/56 .event edge, v0x5ef596936f30_31, v0x5ef596936f30_32, v0x5ef596936f30_33, v0x5ef596936f30_34;
v0x5ef596936f30_35 .array/port v0x5ef596936f30, 35;
v0x5ef596936f30_36 .array/port v0x5ef596936f30, 36;
v0x5ef596936f30_37 .array/port v0x5ef596936f30, 37;
v0x5ef596936f30_38 .array/port v0x5ef596936f30, 38;
E_0x5ef596934550/57 .event edge, v0x5ef596936f30_35, v0x5ef596936f30_36, v0x5ef596936f30_37, v0x5ef596936f30_38;
v0x5ef596936f30_39 .array/port v0x5ef596936f30, 39;
v0x5ef596936f30_40 .array/port v0x5ef596936f30, 40;
v0x5ef596936f30_41 .array/port v0x5ef596936f30, 41;
v0x5ef596936f30_42 .array/port v0x5ef596936f30, 42;
E_0x5ef596934550/58 .event edge, v0x5ef596936f30_39, v0x5ef596936f30_40, v0x5ef596936f30_41, v0x5ef596936f30_42;
v0x5ef596936f30_43 .array/port v0x5ef596936f30, 43;
v0x5ef596936f30_44 .array/port v0x5ef596936f30, 44;
v0x5ef596936f30_45 .array/port v0x5ef596936f30, 45;
v0x5ef596936f30_46 .array/port v0x5ef596936f30, 46;
E_0x5ef596934550/59 .event edge, v0x5ef596936f30_43, v0x5ef596936f30_44, v0x5ef596936f30_45, v0x5ef596936f30_46;
v0x5ef596936f30_47 .array/port v0x5ef596936f30, 47;
v0x5ef596936f30_48 .array/port v0x5ef596936f30, 48;
v0x5ef596936f30_49 .array/port v0x5ef596936f30, 49;
v0x5ef596936f30_50 .array/port v0x5ef596936f30, 50;
E_0x5ef596934550/60 .event edge, v0x5ef596936f30_47, v0x5ef596936f30_48, v0x5ef596936f30_49, v0x5ef596936f30_50;
v0x5ef596936f30_51 .array/port v0x5ef596936f30, 51;
v0x5ef596936f30_52 .array/port v0x5ef596936f30, 52;
v0x5ef596936f30_53 .array/port v0x5ef596936f30, 53;
v0x5ef596936f30_54 .array/port v0x5ef596936f30, 54;
E_0x5ef596934550/61 .event edge, v0x5ef596936f30_51, v0x5ef596936f30_52, v0x5ef596936f30_53, v0x5ef596936f30_54;
v0x5ef596936f30_55 .array/port v0x5ef596936f30, 55;
v0x5ef596936f30_56 .array/port v0x5ef596936f30, 56;
v0x5ef596936f30_57 .array/port v0x5ef596936f30, 57;
v0x5ef596936f30_58 .array/port v0x5ef596936f30, 58;
E_0x5ef596934550/62 .event edge, v0x5ef596936f30_55, v0x5ef596936f30_56, v0x5ef596936f30_57, v0x5ef596936f30_58;
v0x5ef596936f30_59 .array/port v0x5ef596936f30, 59;
v0x5ef596936f30_60 .array/port v0x5ef596936f30, 60;
v0x5ef596936f30_61 .array/port v0x5ef596936f30, 61;
v0x5ef596936f30_62 .array/port v0x5ef596936f30, 62;
E_0x5ef596934550/63 .event edge, v0x5ef596936f30_59, v0x5ef596936f30_60, v0x5ef596936f30_61, v0x5ef596936f30_62;
v0x5ef596936f30_63 .array/port v0x5ef596936f30, 63;
v0x5ef596936460_0 .array/port v0x5ef596936460, 0;
v0x5ef596936460_1 .array/port v0x5ef596936460, 1;
v0x5ef596936460_2 .array/port v0x5ef596936460, 2;
E_0x5ef596934550/64 .event edge, v0x5ef596936f30_63, v0x5ef596936460_0, v0x5ef596936460_1, v0x5ef596936460_2;
v0x5ef596936460_3 .array/port v0x5ef596936460, 3;
v0x5ef596936460_4 .array/port v0x5ef596936460, 4;
v0x5ef596936460_5 .array/port v0x5ef596936460, 5;
v0x5ef596936460_6 .array/port v0x5ef596936460, 6;
E_0x5ef596934550/65 .event edge, v0x5ef596936460_3, v0x5ef596936460_4, v0x5ef596936460_5, v0x5ef596936460_6;
v0x5ef596936460_7 .array/port v0x5ef596936460, 7;
v0x5ef596936460_8 .array/port v0x5ef596936460, 8;
v0x5ef596936460_9 .array/port v0x5ef596936460, 9;
v0x5ef596936460_10 .array/port v0x5ef596936460, 10;
E_0x5ef596934550/66 .event edge, v0x5ef596936460_7, v0x5ef596936460_8, v0x5ef596936460_9, v0x5ef596936460_10;
v0x5ef596936460_11 .array/port v0x5ef596936460, 11;
v0x5ef596936460_12 .array/port v0x5ef596936460, 12;
v0x5ef596936460_13 .array/port v0x5ef596936460, 13;
v0x5ef596936460_14 .array/port v0x5ef596936460, 14;
E_0x5ef596934550/67 .event edge, v0x5ef596936460_11, v0x5ef596936460_12, v0x5ef596936460_13, v0x5ef596936460_14;
v0x5ef596936460_15 .array/port v0x5ef596936460, 15;
v0x5ef596936460_16 .array/port v0x5ef596936460, 16;
v0x5ef596936460_17 .array/port v0x5ef596936460, 17;
v0x5ef596936460_18 .array/port v0x5ef596936460, 18;
E_0x5ef596934550/68 .event edge, v0x5ef596936460_15, v0x5ef596936460_16, v0x5ef596936460_17, v0x5ef596936460_18;
v0x5ef596936460_19 .array/port v0x5ef596936460, 19;
v0x5ef596936460_20 .array/port v0x5ef596936460, 20;
v0x5ef596936460_21 .array/port v0x5ef596936460, 21;
v0x5ef596936460_22 .array/port v0x5ef596936460, 22;
E_0x5ef596934550/69 .event edge, v0x5ef596936460_19, v0x5ef596936460_20, v0x5ef596936460_21, v0x5ef596936460_22;
v0x5ef596936460_23 .array/port v0x5ef596936460, 23;
v0x5ef596936460_24 .array/port v0x5ef596936460, 24;
v0x5ef596936460_25 .array/port v0x5ef596936460, 25;
v0x5ef596936460_26 .array/port v0x5ef596936460, 26;
E_0x5ef596934550/70 .event edge, v0x5ef596936460_23, v0x5ef596936460_24, v0x5ef596936460_25, v0x5ef596936460_26;
v0x5ef596936460_27 .array/port v0x5ef596936460, 27;
v0x5ef596936460_28 .array/port v0x5ef596936460, 28;
v0x5ef596936460_29 .array/port v0x5ef596936460, 29;
v0x5ef596936460_30 .array/port v0x5ef596936460, 30;
E_0x5ef596934550/71 .event edge, v0x5ef596936460_27, v0x5ef596936460_28, v0x5ef596936460_29, v0x5ef596936460_30;
v0x5ef596936460_31 .array/port v0x5ef596936460, 31;
v0x5ef596936460_32 .array/port v0x5ef596936460, 32;
v0x5ef596936460_33 .array/port v0x5ef596936460, 33;
v0x5ef596936460_34 .array/port v0x5ef596936460, 34;
E_0x5ef596934550/72 .event edge, v0x5ef596936460_31, v0x5ef596936460_32, v0x5ef596936460_33, v0x5ef596936460_34;
v0x5ef596936460_35 .array/port v0x5ef596936460, 35;
v0x5ef596936460_36 .array/port v0x5ef596936460, 36;
v0x5ef596936460_37 .array/port v0x5ef596936460, 37;
v0x5ef596936460_38 .array/port v0x5ef596936460, 38;
E_0x5ef596934550/73 .event edge, v0x5ef596936460_35, v0x5ef596936460_36, v0x5ef596936460_37, v0x5ef596936460_38;
v0x5ef596936460_39 .array/port v0x5ef596936460, 39;
v0x5ef596936460_40 .array/port v0x5ef596936460, 40;
v0x5ef596936460_41 .array/port v0x5ef596936460, 41;
v0x5ef596936460_42 .array/port v0x5ef596936460, 42;
E_0x5ef596934550/74 .event edge, v0x5ef596936460_39, v0x5ef596936460_40, v0x5ef596936460_41, v0x5ef596936460_42;
v0x5ef596936460_43 .array/port v0x5ef596936460, 43;
v0x5ef596936460_44 .array/port v0x5ef596936460, 44;
v0x5ef596936460_45 .array/port v0x5ef596936460, 45;
v0x5ef596936460_46 .array/port v0x5ef596936460, 46;
E_0x5ef596934550/75 .event edge, v0x5ef596936460_43, v0x5ef596936460_44, v0x5ef596936460_45, v0x5ef596936460_46;
v0x5ef596936460_47 .array/port v0x5ef596936460, 47;
v0x5ef596936460_48 .array/port v0x5ef596936460, 48;
v0x5ef596936460_49 .array/port v0x5ef596936460, 49;
v0x5ef596936460_50 .array/port v0x5ef596936460, 50;
E_0x5ef596934550/76 .event edge, v0x5ef596936460_47, v0x5ef596936460_48, v0x5ef596936460_49, v0x5ef596936460_50;
v0x5ef596936460_51 .array/port v0x5ef596936460, 51;
v0x5ef596936460_52 .array/port v0x5ef596936460, 52;
v0x5ef596936460_53 .array/port v0x5ef596936460, 53;
v0x5ef596936460_54 .array/port v0x5ef596936460, 54;
E_0x5ef596934550/77 .event edge, v0x5ef596936460_51, v0x5ef596936460_52, v0x5ef596936460_53, v0x5ef596936460_54;
v0x5ef596936460_55 .array/port v0x5ef596936460, 55;
v0x5ef596936460_56 .array/port v0x5ef596936460, 56;
v0x5ef596936460_57 .array/port v0x5ef596936460, 57;
v0x5ef596936460_58 .array/port v0x5ef596936460, 58;
E_0x5ef596934550/78 .event edge, v0x5ef596936460_55, v0x5ef596936460_56, v0x5ef596936460_57, v0x5ef596936460_58;
v0x5ef596936460_59 .array/port v0x5ef596936460, 59;
v0x5ef596936460_60 .array/port v0x5ef596936460, 60;
v0x5ef596936460_61 .array/port v0x5ef596936460, 61;
v0x5ef596936460_62 .array/port v0x5ef596936460, 62;
E_0x5ef596934550/79 .event edge, v0x5ef596936460_59, v0x5ef596936460_60, v0x5ef596936460_61, v0x5ef596936460_62;
v0x5ef596936460_63 .array/port v0x5ef596936460, 63;
E_0x5ef596934550/80 .event edge, v0x5ef596936460_63;
E_0x5ef596934550 .event/or E_0x5ef596934550/0, E_0x5ef596934550/1, E_0x5ef596934550/2, E_0x5ef596934550/3, E_0x5ef596934550/4, E_0x5ef596934550/5, E_0x5ef596934550/6, E_0x5ef596934550/7, E_0x5ef596934550/8, E_0x5ef596934550/9, E_0x5ef596934550/10, E_0x5ef596934550/11, E_0x5ef596934550/12, E_0x5ef596934550/13, E_0x5ef596934550/14, E_0x5ef596934550/15, E_0x5ef596934550/16, E_0x5ef596934550/17, E_0x5ef596934550/18, E_0x5ef596934550/19, E_0x5ef596934550/20, E_0x5ef596934550/21, E_0x5ef596934550/22, E_0x5ef596934550/23, E_0x5ef596934550/24, E_0x5ef596934550/25, E_0x5ef596934550/26, E_0x5ef596934550/27, E_0x5ef596934550/28, E_0x5ef596934550/29, E_0x5ef596934550/30, E_0x5ef596934550/31, E_0x5ef596934550/32, E_0x5ef596934550/33, E_0x5ef596934550/34, E_0x5ef596934550/35, E_0x5ef596934550/36, E_0x5ef596934550/37, E_0x5ef596934550/38, E_0x5ef596934550/39, E_0x5ef596934550/40, E_0x5ef596934550/41, E_0x5ef596934550/42, E_0x5ef596934550/43, E_0x5ef596934550/44, E_0x5ef596934550/45, E_0x5ef596934550/46, E_0x5ef596934550/47, E_0x5ef596934550/48, E_0x5ef596934550/49, E_0x5ef596934550/50, E_0x5ef596934550/51, E_0x5ef596934550/52, E_0x5ef596934550/53, E_0x5ef596934550/54, E_0x5ef596934550/55, E_0x5ef596934550/56, E_0x5ef596934550/57, E_0x5ef596934550/58, E_0x5ef596934550/59, E_0x5ef596934550/60, E_0x5ef596934550/61, E_0x5ef596934550/62, E_0x5ef596934550/63, E_0x5ef596934550/64, E_0x5ef596934550/65, E_0x5ef596934550/66, E_0x5ef596934550/67, E_0x5ef596934550/68, E_0x5ef596934550/69, E_0x5ef596934550/70, E_0x5ef596934550/71, E_0x5ef596934550/72, E_0x5ef596934550/73, E_0x5ef596934550/74, E_0x5ef596934550/75, E_0x5ef596934550/76, E_0x5ef596934550/77, E_0x5ef596934550/78, E_0x5ef596934550/79, E_0x5ef596934550/80;
S_0x5ef596934fa0 .scope begin, "$unm_blk_37" "$unm_blk_37" 11 63, 11 63 0, S_0x5ef596934180;
 .timescale 0 0;
v0x5ef5969351a0_0 .var/i "s", 31 0;
v0x5ef5969352a0_0 .var/i "w", 31 0;
S_0x5ef596935380 .scope begin, "$unm_blk_43" "$unm_blk_43" 11 90, 11 90 0, S_0x5ef596934180;
 .timescale 0 0;
v0x5ef596935580_0 .var/i "s", 31 0;
v0x5ef596935660_0 .var/i "w", 31 0;
S_0x5ef59693d6f0 .scope task, "verify_translation" "verify_translation" 4 173, 4 173 0, S_0x5ef5968d2420;
 .timescale 0 0;
v0x5ef59693d880_0 .var "access_type", 0 0;
v0x5ef59693d960_0 .var "expected_fault", 0 0;
v0x5ef59693da20_0 .var "expected_hit", 0 0;
v0x5ef59693daf0_0 .var "expected_paddr", 31 0;
v0x5ef59693dbd0_0 .var "test_name", 255 0;
v0x5ef59693dcb0_0 .var "vaddr", 31 0;
TD_test_integration_tlb_ptw_memory.verify_translation ;
    %vpi_call/w 4 182 "$display", "\012--- Test: %s ---", v0x5ef59693dbd0_0 {0 0 0};
    %load/vec4 v0x5ef59693dcb0_0;
    %store/vec4 v0x5ef59689fcb0_0, 0, 32;
    %load/vec4 v0x5ef59693d880_0;
    %store/vec4 v0x5ef5968e64b0_0, 0, 1;
    %fork TD_test_integration_tlb_ptw_memory.complete_translation, S_0x5ef5968d1fb0;
    %join;
    %load/vec4 v0x5ef5968f0a70_0;
    %store/vec4 v0x5ef59693f520_0, 0, 32;
    %load/vec4 v0x5ef5968ebdc0_0;
    %store/vec4 v0x5ef59693f460_0, 0, 1;
    %load/vec4 v0x5ef5968e9360_0;
    %store/vec4 v0x5ef59693f3a0_0, 0, 1;
    %load/vec4 v0x5ef59693f460_0;
    %load/vec4 v0x5ef59693da20_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ef59693f3a0_0;
    %load/vec4 v0x5ef59693d960_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5ef59693f3a0_0;
    %nor/r;
    %load/vec4 v0x5ef59693f520_0;
    %load/vec4 v0x5ef59693daf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %vpi_call/w 4 187 "$display", "PASS [%s]", v0x5ef59693dbd0_0 {0 0 0};
    %load/vec4 v0x5ef59693f7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f7a0_0, 0, 32;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call/w 4 190 "$display", "ERROR [%s]:", v0x5ef59693dbd0_0 {0 0 0};
    %vpi_call/w 4 191 "$display", "  Expected: paddr=0x%08h, hit=%b, fault=%b", v0x5ef59693daf0_0, v0x5ef59693da20_0, v0x5ef59693d960_0 {0 0 0};
    %vpi_call/w 4 192 "$display", "  Got:      paddr=0x%08h, hit=%b, fault=%b", v0x5ef59693f520_0, v0x5ef59693f460_0, v0x5ef59693f3a0_0 {0 0 0};
    %load/vec4 v0x5ef59693f6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f6c0_0, 0, 32;
T_2.11 ;
    %end;
    .scope S_0x5ef59692dcd0;
T_3 ;
    %wait E_0x5ef596915540;
    %load/vec4 v0x5ef59692ebf0_0;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
    %load/vec4 v0x5ef59692ebf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0x5ef59692e970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
T_3.8 ;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0x5ef59692e1e0_0;
    %load/vec4 v0x5ef59692e530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x5ef59692e1e0_0;
    %load/vec4 v0x5ef59692e530_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
    %jmp T_3.13;
T_3.12 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
T_3.13 ;
T_3.11 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0x5ef59692e5f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.14, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
T_3.14 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0x5ef59692e800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
T_3.16 ;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x5ef59692ea10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ef59692e400_0, 0, 3;
T_3.18 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5ef59692dcd0;
T_4 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692eb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ef59692ebf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5ef59692e400_0;
    %assign/vec4 v0x5ef59692ebf0_0, 0;
    %load/vec4 v0x5ef59692e400_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e8d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692eab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e690_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e730_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692e2a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ecd0_0, 0;
    %load/vec4 v0x5ef59692ebf0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ef59692e1e0_0;
    %and;
    %load/vec4 v0x5ef59692e530_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_4.10, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.11, 8;
T_4.10 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.11, 8;
 ; End of false expr.
    %blend;
T_4.11;
    %assign/vec4 v0x5ef59692e340_0, 0;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5ef596934180;
T_5 ;
    %fork t_1, S_0x5ef596934fa0;
    %jmp t_0;
    .scope S_0x5ef596934fa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef5969351a0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x5ef5969351a0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef5969352a0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x5ef5969352a0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ef5969351a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef5969352a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5ef5969384d0, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef5969351a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef5969352a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5ef596938f80, 4, 0;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef5969351a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef5969352a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5ef596937a00, 4, 0;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5ef5969351a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef5969352a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5ef596936f30, 4, 0;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5ef5969351a0_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef5969352a0_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 4;
    %store/vec4a v0x5ef596936460, 4, 0;
    %load/vec4 v0x5ef5969352a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef5969352a0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %load/vec4 v0x5ef5969351a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef5969351a0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .scope S_0x5ef596934180;
t_0 %join;
    %end;
    .thread T_5;
    .scope S_0x5ef596934180;
T_6 ;
    %wait E_0x5ef596934550;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef596935b60_0, 0, 32;
T_6.0 ;
    %load/vec4 v0x5ef596935b60_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0x5ef596936070_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef596935b60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5ef5969384d0, 4;
    %ix/getv/s 4, v0x5ef596935b60_0;
    %store/vec4a v0x5ef596936130, 4, 0;
    %load/vec4 v0x5ef596936070_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef596935b60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5ef596938f80, 4;
    %ix/getv/s 4, v0x5ef596935b60_0;
    %store/vec4a v0x5ef596936250, 4, 0;
    %load/vec4 v0x5ef596936070_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef596935b60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5ef596937a00, 4;
    %ix/getv/s 4, v0x5ef596935b60_0;
    %store/vec4a v0x5ef596935f00, 4, 0;
    %load/vec4 v0x5ef596936070_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef596935b60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5ef596936f30, 4;
    %ix/getv/s 4, v0x5ef596935b60_0;
    %store/vec4a v0x5ef596935d90, 4, 0;
    %load/vec4 v0x5ef596936070_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef596935b60_0;
    %pad/s 12;
    %add;
    %ix/vec4 4;
    %load/vec4a v0x5ef596936460, 4;
    %ix/getv/s 4, v0x5ef596935b60_0;
    %store/vec4a v0x5ef596935c20, 4, 0;
    %load/vec4 v0x5ef596935b60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef596935b60_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5ef596934180;
T_7 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef5969363c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %fork t_3, S_0x5ef596935380;
    %jmp t_2;
    .scope S_0x5ef596935380;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef596935580_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x5ef596935580_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef596935660_0, 0, 32;
T_7.4 ;
    %load/vec4 v0x5ef596935660_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x5ef596935580_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef596935660_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef5969384d0, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef596935580_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef596935660_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596938f80, 0, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef596935580_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef596935660_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596937a00, 0, 4;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0x5ef596935580_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef596935660_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596936f30, 0, 4;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x5ef596935580_0;
    %pad/s 35;
    %pad/s 37;
    %muli 4, 0, 37;
    %pad/s 38;
    %load/vec4 v0x5ef596935660_0;
    %pad/s 38;
    %add;
    %ix/vec4/s 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596936460, 0, 4;
    %load/vec4 v0x5ef596935660_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef596935660_0, 0, 32;
    %jmp T_7.4;
T_7.5 ;
    %load/vec4 v0x5ef596935580_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef596935580_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .scope S_0x5ef596934180;
t_2 %join;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5ef596939a50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %load/vec4 v0x5ef596939e70_0;
    %load/vec4 v0x5ef596939db0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef59693a010_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef5969384d0, 0, 4;
    %load/vec4 v0x5ef596939f30_0;
    %load/vec4 v0x5ef596939db0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef59693a010_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596938f80, 0, 4;
    %load/vec4 v0x5ef596939cd0_0;
    %load/vec4 v0x5ef596939db0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef59693a010_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596937a00, 0, 4;
    %load/vec4 v0x5ef596939bf0_0;
    %load/vec4 v0x5ef596939db0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef59693a010_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596936f30, 0, 4;
    %load/vec4 v0x5ef596939b10_0;
    %load/vec4 v0x5ef596939db0_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef59693a010_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596936460, 0, 4;
T_7.6 ;
    %load/vec4 v0x5ef5969358c0_0;
    %load/vec4 v0x5ef596939a50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %load/vec4 v0x5ef596935990_0;
    %load/vec4 v0x5ef596935800_0;
    %pad/u 9;
    %pad/u 11;
    %muli 4, 0, 11;
    %pad/u 12;
    %load/vec4 v0x5ef596935a50_0;
    %pad/u 4;
    %pad/u 12;
    %add;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5ef596936460, 0, 4;
T_7.8 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5ef5969338e0;
T_8 ;
    %wait E_0x5ef596933af0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ef596933fd0_0, 0, 2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ef596933c90, 4;
    %store/vec4 v0x5ef596933ef0_0, 0, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5ef596933c90, 4;
    %store/vec4 v0x5ef596933e00_0, 0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5ef596933b90_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x5ef596933b90_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_8.1, 5;
    %ix/getv/s 4, v0x5ef596933b90_0;
    %load/vec4a v0x5ef596933c90, 4;
    %load/vec4 v0x5ef596933ef0_0;
    %cmp/u;
    %jmp/0xz  T_8.2, 5;
    %ix/getv/s 4, v0x5ef596933b90_0;
    %load/vec4a v0x5ef596933c90, 4;
    %store/vec4 v0x5ef596933ef0_0, 0, 4;
    %load/vec4 v0x5ef596933b90_0;
    %parti/s 2, 0, 2;
    %store/vec4 v0x5ef596933fd0_0, 0, 2;
T_8.2 ;
    %load/vec4 v0x5ef596933e00_0;
    %ix/getv/s 4, v0x5ef596933b90_0;
    %load/vec4a v0x5ef596933c90, 4;
    %cmp/u;
    %jmp/0xz  T_8.4, 5;
    %ix/getv/s 4, v0x5ef596933b90_0;
    %load/vec4a v0x5ef596933c90, 4;
    %store/vec4 v0x5ef596933e00_0, 0, 4;
T_8.4 ;
    %load/vec4 v0x5ef596933b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef596933b90_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5ef59692d900;
T_9 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59693c980_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59693cd90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693aa60_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59693b700_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59693bc40_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59693b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ac30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693cf30_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693cf30_0, 0;
    %load/vec4 v0x5ef59693cb50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.7;
T_9.2 ;
    %load/vec4 v0x5ef59693c710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.8, 8;
    %load/vec4 v0x5ef59693ccf0_0;
    %assign/vec4 v0x5ef59693cd90_0, 0;
    %load/vec4 v0x5ef59693a9a0_0;
    %assign/vec4 v0x5ef59693aa60_0, 0;
T_9.8 ;
    %jmp T_9.7;
T_9.3 ;
    %load/vec4 v0x5ef59693acd0_0;
    %load/vec4 v0x5ef59693b610_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.10, 8;
    %load/vec4 v0x5ef59693aef0_0;
    %load/vec4 v0x5ef59693b520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ef59693b480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59693ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ac30_0, 0;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0x5ef59693acd0_0;
    %load/vec4 v0x5ef59693b610_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.12, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59693b480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59693ad70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59693ac30_0, 0;
    %jmp T_9.13;
T_9.12 ;
    %load/vec4 v0x5ef59693cd90_0;
    %assign/vec4 v0x5ef59693bc40_0, 0;
T_9.13 ;
T_9.11 ;
    %jmp T_9.7;
T_9.4 ;
    %load/vec4 v0x5ef59693bb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.14, 8;
    %load/vec4 v0x5ef59693b7c0_0;
    %assign/vec4 v0x5ef59693b700_0, 0;
T_9.14 ;
    %jmp T_9.7;
T_9.5 ;
    %load/vec4 v0x5ef59693aa60_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ef59693b700_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %load/vec4 v0x5ef59693aa60_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x5ef59693b700_0;
    %parti/s 1, 1, 2;
    %nor/r;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_9.16, 9;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59693b480_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59693ac30_0, 0;
    %jmp T_9.17;
T_9.16 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59693cf30_0, 0;
    %load/vec4 v0x5ef59693c550_0;
    %assign/vec4 v0x5ef59693d410_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59693d270_0, 0;
    %load/vec4 v0x5ef59693ce60_0;
    %assign/vec4 v0x5ef59693d340_0, 0;
    %load/vec4 v0x5ef59693b700_0;
    %parti/s 20, 12, 5;
    %assign/vec4 v0x5ef59693d1a0_0, 0;
    %load/vec4 v0x5ef59693b700_0;
    %parti/s 2, 0, 2;
    %assign/vec4 v0x5ef59693d0d0_0, 0;
    %load/vec4 v0x5ef59693b2e0_0;
    %assign/vec4 v0x5ef59693d000_0, 0;
    %load/vec4 v0x5ef59693b700_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x5ef59693b520_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5ef59693b480_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ac30_0, 0;
T_9.17 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ad70_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x5ef59693c7e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ad70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59693ac30_0, 0;
T_9.18 ;
    %jmp T_9.7;
T_9.7 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5ef59692b210;
T_10 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5ef59692d250_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5ef59692cc80_0;
    %assign/vec4 v0x5ef59692d250_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5ef59692b210;
T_11 ;
    %wait E_0x5ef596914ee0;
    %load/vec4 v0x5ef59692d250_0;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
    %load/vec4 v0x5ef59692d250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x5ef59692ce60_0;
    %load/vec4 v0x5ef59692cdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
T_11.8 ;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x5ef59692c940_0;
    %load/vec4 v0x5ef59692ca10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.10, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
T_11.10 ;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x5ef59692cbb0_0;
    %load/vec4 v0x5ef59692cae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.12, 8;
    %load/vec4 v0x5ef59692c870_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_11.14, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
    %jmp T_11.15;
T_11.14 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
T_11.15 ;
T_11.12 ;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x5ef59692c940_0;
    %load/vec4 v0x5ef59692ca10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
T_11.16 ;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x5ef59692cbb0_0;
    %load/vec4 v0x5ef59692cae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.18, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
T_11.18 ;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x5ef59692cf20_0;
    %load/vec4 v0x5ef59692cfe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.20, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5ef59692cc80_0, 0, 3;
T_11.20 ;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5ef59692b210;
T_12 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692d180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cfe0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ca10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692c780_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cae0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692d310_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692c420_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692c5c0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5ef59692d250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.7, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cdc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cfe0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ca10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cae0_0, 0;
    %jmp T_12.9;
T_12.2 ;
    %load/vec4 v0x5ef59692ce60_0;
    %load/vec4 v0x5ef59692cdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %load/vec4 v0x5ef59692d0a0_0;
    %assign/vec4 v0x5ef59692d310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cdc0_0, 0;
    %jmp T_12.11;
T_12.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cdc0_0, 0;
T_12.11 ;
    %jmp T_12.9;
T_12.3 ;
    %load/vec4 v0x5ef59692c940_0;
    %load/vec4 v0x5ef59692ca10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.12, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ca10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cae0_0, 0;
    %jmp T_12.13;
T_12.12 ;
    %load/vec4 v0x5ef59692c4e0_0;
    %assign/vec4 v0x5ef59692c780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692ca10_0, 0;
T_12.13 ;
    %jmp T_12.9;
T_12.4 ;
    %load/vec4 v0x5ef59692cbb0_0;
    %load/vec4 v0x5ef59692cae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %load/vec4 v0x5ef59692c870_0;
    %assign/vec4 v0x5ef59692c420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cae0_0, 0;
    %load/vec4 v0x5ef59692c870_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.16, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692cd20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cfe0_0, 0;
T_12.16 ;
T_12.14 ;
    %jmp T_12.9;
T_12.5 ;
    %load/vec4 v0x5ef59692c940_0;
    %load/vec4 v0x5ef59692ca10_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.18, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692ca10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cae0_0, 0;
    %jmp T_12.19;
T_12.18 ;
    %load/vec4 v0x5ef59692c6a0_0;
    %assign/vec4 v0x5ef59692c780_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692ca10_0, 0;
T_12.19 ;
    %jmp T_12.9;
T_12.6 ;
    %load/vec4 v0x5ef59692cbb0_0;
    %load/vec4 v0x5ef59692cae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.20, 8;
    %load/vec4 v0x5ef59692c870_0;
    %assign/vec4 v0x5ef59692c5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cae0_0, 0;
    %load/vec4 v0x5ef59692c870_0;
    %parti/s 1, 0, 2;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_12.22, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692cd20_0, 0;
    %jmp T_12.23;
T_12.22 ;
    %load/vec4 v0x5ef59692c870_0;
    %assign/vec4 v0x5ef59692cd20_0, 0;
T_12.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cfe0_0, 0;
T_12.20 ;
    %jmp T_12.9;
T_12.7 ;
    %load/vec4 v0x5ef59692cf20_0;
    %load/vec4 v0x5ef59692cfe0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692cfe0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692cdc0_0, 0;
T_12.24 ;
    %jmp T_12.9;
T_12.9 ;
    %pop/vec4 1;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5ef59692b210;
T_13 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692ce60_0;
    %load/vec4 v0x5ef59692cdc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %vpi_call/w 6 239 "$display", "[PTW] Request: vaddr=0x%08h, vpn1=%d, vpn0=%d", v0x5ef59692d0a0_0, &PV<v0x5ef59692d0a0_0, 22, 10>, &PV<v0x5ef59692d0a0_0, 12, 10> {0 0 0};
T_13.0 ;
    %load/vec4 v0x5ef59692ca10_0;
    %load/vec4 v0x5ef59692c940_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %vpi_call/w 6 242 "$display", "[PTW] Memory Request: addr=0x%08h", v0x5ef59692c780_0 {0 0 0};
T_13.2 ;
    %load/vec4 v0x5ef59692cbb0_0;
    %load/vec4 v0x5ef59692cae0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.4, 8;
    %vpi_call/w 6 245 "$display", "[PTW] Memory Response: data=0x%08h", v0x5ef59692c870_0 {0 0 0};
T_13.4 ;
    %load/vec4 v0x5ef59692cfe0_0;
    %load/vec4 v0x5ef59692cf20_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.6, 8;
    %vpi_call/w 6 248 "$display", "[PTW] Response: pte=0x%08h", v0x5ef59692cd20_0 {0 0 0};
T_13.6 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5ef596929b80;
T_14 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5ef59692af50_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5ef59692adb0_0;
    %assign/vec4 v0x5ef59692af50_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5ef596929b80;
T_15 ;
    %wait E_0x5ef596914ea0;
    %load/vec4 v0x5ef59692af50_0;
    %store/vec4 v0x5ef59692adb0_0, 0, 2;
    %load/vec4 v0x5ef59692af50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ef59692adb0_0, 0, 2;
    %jmp T_15.4;
T_15.0 ;
    %load/vec4 v0x5ef59692ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.5, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5ef59692adb0_0, 0, 2;
T_15.5 ;
    %jmp T_15.4;
T_15.1 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5ef59692adb0_0, 0, 2;
    %jmp T_15.4;
T_15.2 ;
    %load/vec4 v0x5ef59692ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.7, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5ef59692adb0_0, 0, 2;
T_15.7 ;
    %jmp T_15.4;
T_15.4 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5ef596929b80;
T_16 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692aab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692acf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692a9d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692a8f0_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5ef59692af50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.4, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692aab0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692acf0_0, 0;
    %jmp T_16.6;
T_16.2 ;
    %load/vec4 v0x5ef59692ab70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.7, 8;
    %load/vec4 v0x5ef59692a810_0;
    %assign/vec4 v0x5ef59692a8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692aab0_0, 0;
    %jmp T_16.8;
T_16.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692aab0_0, 0;
T_16.8 ;
    %jmp T_16.6;
T_16.3 ;
    %load/vec4 v0x5ef59692a4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.9, 8;
    %load/vec4 v0x5ef59692b030_0;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0x5ef59692a750, 4;
    %assign/vec4 v0x5ef59692a9d0_0, 0;
    %jmp T_16.10;
T_16.9 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5ef59692a9d0_0, 0;
T_16.10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692acf0_0, 0;
    %jmp T_16.6;
T_16.4 ;
    %load/vec4 v0x5ef59692ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.11, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5ef59692acf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5ef59692aab0_0, 0;
T_16.11 ;
    %jmp T_16.6;
T_16.6 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5ef596929b80;
T_17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59692a670_0, 0, 32;
T_17.0 ;
    %load/vec4 v0x5ef59692a670_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_17.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5ef59692a670_0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %load/vec4 v0x5ef59692a670_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59692a670_0, 0, 32;
    %jmp T_17.0;
T_17.1 ;
    %pushi/vec4 2049, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %pushi/vec4 305397767, 0, 32;
    %ix/load 4, 257, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 258, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %pushi/vec4 268435471, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %pushi/vec4 285212687, 0, 32;
    %ix/load 4, 513, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %pushi/vec4 301989895, 0, 32;
    %ix/load 4, 514, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 515, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59692a750, 4, 0;
    %vpi_call/w 5 153 "$display", "Memory initialized with %d words", P_0x5ef596929e00 {0 0 0};
    %vpi_call/w 5 154 "$display", "Page table structure (1024-word memory):" {0 0 0};
    %vpi_call/w 5 155 "$display", "  Root PT at 0x0400 (word index 256)" {0 0 0};
    %vpi_call/w 5 157 "$display", "  L2 PT at 0x0800 (word index 512)" {0 0 0};
    %vpi_call/w 5 159 "$display", "  Usable address range: 0x0000-0x%04X", 32'sb00000000000000000000111111111100 {0 0 0};
    %end;
    .thread T_17;
    .scope S_0x5ef596929b80;
T_18 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59692ab70_0;
    %load/vec4 v0x5ef59692aab0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %vpi_call/w 5 170 "$display", "[MEM] Request: addr=0x%08h, word_idx=%d", v0x5ef59692a810_0, &PV<v0x5ef59692a810_0, 2, 10> {0 0 0};
T_18.0 ;
    %load/vec4 v0x5ef59692acf0_0;
    %load/vec4 v0x5ef59692ac30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %vpi_call/w 5 173 "$display", "[MEM] Response: data=0x%08h", v0x5ef59692a9d0_0 {0 0 0};
T_18.2 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x5ef5968d2420;
T_19 ;
    %delay 5, 0;
    %load/vec4 v0x5ef59693de90_0;
    %inv;
    %store/vec4 v0x5ef59693de90_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_0x5ef5968d2420;
T_20 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59693fe00_0;
    %load/vec4 v0x5ef59693fd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call/w 4 201 "$display", "  [PIPELINE] TLB->PTW request: vaddr=0x%08h", v0x5ef59693ffe0_0 {0 0 0};
T_20.0 ;
    %load/vec4 v0x5ef59693ef50_0;
    %load/vec4 v0x5ef59693ee60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %vpi_call/w 4 204 "$display", "  [PIPELINE] PTW->Memory request: addr=0x%08h", v0x5ef59693ec40_0 {0 0 0};
T_20.2 ;
    %load/vec4 v0x5ef59693f130_0;
    %load/vec4 v0x5ef59693f040_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call/w 4 207 "$display", "  [PIPELINE] Memory->PTW response: data=0x%08h", v0x5ef59693ed50_0 {0 0 0};
T_20.4 ;
    %load/vec4 v0x5ef59693ff40_0;
    %load/vec4 v0x5ef59693fea0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.6, 8;
    %vpi_call/w 4 210 "$display", "  [PIPELINE] PTW->TLB response: pte=0x%08h", v0x5ef59693fc50_0 {0 0 0};
T_20.6 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0x5ef5968d2420;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693de90_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693f7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693f6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e8c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693eb60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e800_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef5969400f0_0, 0, 32;
    %vpi_call/w 4 228 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 229 "$display", "TLB + PTW + Memory Integration Test" {0 0 0};
    %vpi_call/w 4 230 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 231 "$display", "Memory Layout (from memory.v initialization):" {0 0 0};
    %vpi_call/w 4 232 "$display", "  Root PT at 0x0400 (word index 256):" {0 0 0};
    %vpi_call/w 4 233 "$display", "    [0] = 0x00000801 -> L2 PT at 0x0800" {0 0 0};
    %vpi_call/w 4 234 "$display", "    [1] = 0x12340007 -> Megapage PPN=0x1234, R+W" {0 0 0};
    %vpi_call/w 4 235 "$display", "    [2] = 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 236 "$display", "  L2 PT at 0x0800 (word index 512):" {0 0 0};
    %vpi_call/w 4 237 "$display", "    [0] = 0x1000000F -> PPN=0x10000, R+W+X" {0 0 0};
    %vpi_call/w 4 238 "$display", "    [1] = 0x1100000F -> PPN=0x11000, R+W+X" {0 0 0};
    %vpi_call/w 4 239 "$display", "    [2] = 0x12000007 -> PPN=0x12000, R+W" {0 0 0};
    %vpi_call/w 4 240 "$display", "    [3] = 0x00000000 -> Invalid" {0 0 0};
    %vpi_call/w 4 241 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 244 "$display", "\012=== Test 1: System Reset ===" {0 0 0};
    %fork TD_test_integration_tlb_ptw_memory.reset_system, S_0x5ef59692d770;
    %join;
    %load/vec4 v0x5ef59693e2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %vpi_call/w 4 247 "$display", "ERROR: System not ready after reset" {0 0 0};
    %load/vec4 v0x5ef59693f6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f6c0_0, 0, 32;
    %jmp T_21.1;
T_21.0 ;
    %vpi_call/w 4 250 "$display", "PASS: System ready after reset" {0 0 0};
    %load/vec4 v0x5ef59693f7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f7a0_0, 0, 32;
T_21.1 ;
    %vpi_call/w 4 255 "$display", "\012=== Test 2: First Translation (Page Walk) ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 70, 0, 32; draw_string_vec4
    %pushi/vec4 1769108340, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544502369, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853058145, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953066862, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828336, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634166048, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 2002873451, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %vpi_call/w 4 261 "$display", "\012=== Test 3: TLB Hit ===" {0 0 0};
    %pushi/vec4 291, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 268435747, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5524546, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 543713652, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 539828339, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1634559264, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %vpi_call/w 4 266 "$display", "\012=== Test 4: Different Page (Same L2 Table) ===" {0 0 0};
    %pushi/vec4 4096, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 285212672, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1147758182, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1701995886, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1948282977, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680621, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544432493, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1696615474, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %pushi/vec4 6844, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 285215420, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 18537, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1948282734, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544433507, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1869505568, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %vpi_call/w 4 275 "$display", "\012=== Test 6: Third Page Translation ===" {0 0 0};
    %pushi/vec4 8192, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 301989888, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 21608, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1769104416, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1885431653, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544502369, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1853058145, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1953066862, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %vpi_call/w 4 281 "$display", "\012=== Test 7: Write Access Tests ===" {0 0 0};
    %pushi/vec4 9302, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 301990998, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 5730921, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1952784500, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1864389163, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1461743713, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680616, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1751741481, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %pushi/vec4 1929, 0, 32;
    %store/vec4 v0x5ef59693dcb0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693d880_0, 0, 1;
    %pushi/vec4 268437385, 0, 32;
    %store/vec4 v0x5ef59693daf0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5ef59693da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef59693d960_0, 0, 1;
    %pushi/vec4 0, 0, 32; draw_string_vec4
    %pushi/vec4 87, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1919513701, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 544501536, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1378572075, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1478520929, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1734680616, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1751741481, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %store/vec4 v0x5ef59693dbd0_0, 0, 256;
    %fork TD_test_integration_tlb_ptw_memory.verify_translation, S_0x5ef59693d6f0;
    %join;
    %vpi_call/w 4 298 "$display", "\012=== Test 10: TLB Capacity Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e9a0_0, 0, 32;
T_21.2 ;
    %load/vec4 v0x5ef59693e9a0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_21.3, 5;
    %load/vec4 v0x5ef59693e9a0_0;
    %pushi/vec4 3, 0, 32;
    %mod/s;
    %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/u;
    %jmp/1 T_21.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %cmp/u;
    %jmp/1 T_21.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 32;
    %cmp/u;
    %jmp/1 T_21.6, 6;
    %jmp T_21.7;
T_21.4 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef59693e9a0_0;
    %parti/s 8, 0, 2;
    %pad/u 20;
    %add;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5ef59693f880_0, 0, 32;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x5ef59693e760_0, 0, 32;
    %jmp T_21.7;
T_21.5 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef59693e9a0_0;
    %parti/s 8, 0, 2;
    %pad/u 20;
    %add;
    %concati/vec4 0, 0, 12;
    %addi 4096, 0, 32;
    %store/vec4 v0x5ef59693f880_0, 0, 32;
    %pushi/vec4 285212672, 0, 32;
    %store/vec4 v0x5ef59693e760_0, 0, 32;
    %jmp T_21.7;
T_21.6 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0x5ef59693e9a0_0;
    %parti/s 8, 0, 2;
    %pad/u 20;
    %add;
    %concati/vec4 0, 0, 12;
    %addi 8192, 0, 32;
    %store/vec4 v0x5ef59693f880_0, 0, 32;
    %pushi/vec4 301989888, 0, 32;
    %store/vec4 v0x5ef59693e760_0, 0, 32;
    %jmp T_21.7;
T_21.7 ;
    %pop/vec4 1;
    %load/vec4 v0x5ef59693f880_0;
    %store/vec4 v0x5ef59689fcb0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5ef5968e64b0_0, 0, 1;
    %fork TD_test_integration_tlb_ptw_memory.complete_translation, S_0x5ef5968d1fb0;
    %join;
    %load/vec4 v0x5ef5968f0a70_0;
    %store/vec4 v0x5ef59693f520_0, 0, 32;
    %load/vec4 v0x5ef5968ebdc0_0;
    %store/vec4 v0x5ef59693f460_0, 0, 1;
    %load/vec4 v0x5ef5968e9360_0;
    %store/vec4 v0x5ef59693f3a0_0, 0, 1;
    %vpi_call/w 4 319 "$display", "  Capacity test %d: vaddr=0x%08h -> paddr=0x%08h, hit=%b", v0x5ef59693e9a0_0, v0x5ef59693f880_0, v0x5ef59693f520_0, v0x5ef59693f460_0 {0 0 0};
    %load/vec4 v0x5ef59693e9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693e9a0_0, 0, 32;
    %jmp T_21.2;
T_21.3 ;
    %vpi_call/w 4 324 "$display", "\012=== Test 11: Performance Test ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e9a0_0, 0, 32;
T_21.8 ;
    %load/vec4 v0x5ef59693e9a0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_21.9, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5ef59693e9a0_0;
    %muli 256, 0, 32;
    %add;
    %store/vec4 v0x5ef59693f880_0, 0, 32;
    %load/vec4 v0x5ef59693f880_0;
    %store/vec4 v0x5ef59689fcb0_0, 0, 32;
    %load/vec4 v0x5ef59693e9a0_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x5ef5968e64b0_0, 0, 1;
    %fork TD_test_integration_tlb_ptw_memory.complete_translation, S_0x5ef5968d1fb0;
    %join;
    %load/vec4 v0x5ef5968f0a70_0;
    %store/vec4 v0x5ef59693f520_0, 0, 32;
    %load/vec4 v0x5ef5968ebdc0_0;
    %store/vec4 v0x5ef59693f460_0, 0, 1;
    %load/vec4 v0x5ef5968e9360_0;
    %store/vec4 v0x5ef59693f3a0_0, 0, 1;
    %load/vec4 v0x5ef59693f460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.10, 8;
    %vpi_call/w 4 332 "$display", "  ERROR: Expected hit for vaddr=0x%08h", v0x5ef59693f880_0 {0 0 0};
    %load/vec4 v0x5ef59693f6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f6c0_0, 0, 32;
    %jmp T_21.11;
T_21.10 ;
    %load/vec4 v0x5ef59693f7a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f7a0_0, 0, 32;
T_21.11 ;
    %load/vec4 v0x5ef59693e9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693e9a0_0, 0, 32;
    %jmp T_21.8;
T_21.9 ;
    %vpi_call/w 4 340 "$display", "\012=== Test 12: Mixed Read/Write Pattern ===" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59693f600, 4, 0;
    %pushi/vec4 4096, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59693f600, 4, 0;
    %pushi/vec4 8192, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59693f600, 4, 0;
    %pushi/vec4 2048, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5ef59693f600, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e9a0_0, 0, 32;
T_21.12 ;
    %load/vec4 v0x5ef59693e9a0_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_21.13, 5;
    %load/vec4 v0x5ef59693e9a0_0;
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %ix/vec4/s 4;
    %load/vec4a v0x5ef59693f600, 4;
    %load/vec4 v0x5ef59693e9a0_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0x5ef59693f880_0, 0, 32;
    %load/vec4 v0x5ef59693f880_0;
    %store/vec4 v0x5ef59689fcb0_0, 0, 32;
    %load/vec4 v0x5ef59693e9a0_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x5ef5968e64b0_0, 0, 1;
    %fork TD_test_integration_tlb_ptw_memory.complete_translation, S_0x5ef5968d1fb0;
    %join;
    %load/vec4 v0x5ef5968f0a70_0;
    %store/vec4 v0x5ef59693f520_0, 0, 32;
    %load/vec4 v0x5ef5968ebdc0_0;
    %store/vec4 v0x5ef59693f460_0, 0, 1;
    %load/vec4 v0x5ef5968e9360_0;
    %store/vec4 v0x5ef59693f3a0_0, 0, 1;
    %load/vec4 v0x5ef59693f3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.14, 8;
    %vpi_call/w 4 352 "$display", "  Unexpected fault for vaddr=0x%08h", v0x5ef59693f880_0 {0 0 0};
T_21.14 ;
    %load/vec4 v0x5ef59693e9a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693e9a0_0, 0, 32;
    %jmp T_21.12;
T_21.13 ;
    %delay 100, 0;
    %vpi_call/w 4 390 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 4 391 "$display", "Integration Test Summary" {0 0 0};
    %vpi_call/w 4 392 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 393 "$display", "Test Results:" {0 0 0};
    %vpi_call/w 4 394 "$display", "  Tests Passed: %d", v0x5ef59693f7a0_0 {0 0 0};
    %vpi_call/w 4 395 "$display", "  Tests Failed: %d", v0x5ef59693f6c0_0 {0 0 0};
    %load/vec4 v0x5ef59693f7a0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ef59693f7a0_0;
    %load/vec4 v0x5ef59693f6c0_0;
    %add;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 396 "$display", "  Success Rate: %0.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 4 397 "$display", "\000" {0 0 0};
    %vpi_call/w 4 398 "$display", "Performance Statistics:" {0 0 0};
    %vpi_call/w 4 399 "$display", "  Total Requests: %d", v0x5ef5969400f0_0 {0 0 0};
    %load/vec4 v0x5ef59693e8c0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ef5969400f0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 400 "$display", "  TLB Hits: %d (%0.1f%%)", v0x5ef59693e8c0_0, W<0,r> {0 1 0};
    %load/vec4 v0x5ef59693eb60_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ef5969400f0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 401 "$display", "  TLB Misses: %d (%0.1f%%)", v0x5ef59693eb60_0, W<0,r> {0 1 0};
    %load/vec4 v0x5ef59693e800_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ef5969400f0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 402 "$display", "  Page Faults: %d (%0.1f%%)", v0x5ef59693e800_0, W<0,r> {0 1 0};
    %load/vec4 v0x5ef59693e8c0_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ef5969400f0_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 403 "$display", "  Hit Rate: %0.1f%%", W<0,r> {0 1 0};
    %vpi_call/w 4 404 "$display", "========================================" {0 0 0};
    %load/vec4 v0x5ef59693f6c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_21.16, 4;
    %vpi_call/w 4 407 "$display", "\360\237\216\211 ALL INTEGRATION TESTS PASSED! \360\237\216\211" {0 0 0};
    %vpi_call/w 4 408 "$display", "The complete TLB+PTW+Memory pipeline works correctly!" {0 0 0};
    %jmp T_21.17;
T_21.16 ;
    %vpi_call/w 4 410 "$display", "\342\235\214 SOME TESTS FAILED!" {0 0 0};
    %vpi_call/w 4 411 "$display", "Please check the integration between modules." {0 0 0};
T_21.17 ;
    %vpi_call/w 4 413 "$display", "========================================" {0 0 0};
    %vpi_call/w 4 415 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x5ef5968d2420;
T_22 ;
    %delay 500000, 0;
    %vpi_call/w 4 421 "$display", "ERROR: Integration test timeout!" {0 0 0};
    %vpi_call/w 4 422 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_0x5ef5968d2420;
T_23 ;
    %vpi_call/w 4 427 "$dumpfile", "test_integration_tlb_ptw_memory.vcd" {0 0 0};
    %vpi_call/w 4 428 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5ef5968d2420 {0 0 0};
    %end;
    .thread T_23;
    .scope S_0x5ef5968d2420;
T_24 ;
    %wait E_0x5ef596882ba0;
    %load/vec4 v0x5ef59693f300_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693e6c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693dd90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693fb70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693f220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5ef59693ea80_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5ef59693e6c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693e6c0_0, 0, 32;
    %load/vec4 v0x5ef59693e3a0_0;
    %load/vec4 v0x5ef59693e2b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0x5ef59693fb70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693fb70_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x5ef59693fe00_0;
    %load/vec4 v0x5ef59693fd60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v0x5ef59693f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693f220_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x5ef59693ef50_0;
    %load/vec4 v0x5ef59693ee60_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.6, 8;
    %load/vec4 v0x5ef59693ea80_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693ea80_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x5ef59693e530_0;
    %load/vec4 v0x5ef59693e490_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.8, 8;
    %load/vec4 v0x5ef59693dd90_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5ef59693dd90_0, 0, 32;
T_24.8 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5ef5968d2420;
T_25 ;
    %wait E_0x5ef596882ba0;
    %pushi/vec4 50, 0, 32;
    %load/vec4 v0x5ef59693f7a0_0;
    %load/vec4 v0x5ef59693f6c0_0;
    %add;
    %cmp/s;
    %flag_get/vec4 5;
    %pushi/vec4 10000, 0, 32;
    %load/vec4 v0x5ef59693e6c0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %vpi_call/w 4 469 "$display", "\012[PERFORMANCE] Detailed Statistics:" {0 0 0};
    %vpi_call/w 4 470 "$display", "  Total Cycles: %d", v0x5ef59693e6c0_0 {0 0 0};
    %vpi_call/w 4 471 "$display", "  TLB Lookups: %d", v0x5ef59693fb70_0 {0 0 0};
    %vpi_call/w 4 472 "$display", "  PTW Requests: %d", v0x5ef59693f220_0 {0 0 0};
    %vpi_call/w 4 473 "$display", "  Memory Accesses: %d", v0x5ef59693ea80_0 {0 0 0};
    %vpi_call/w 4 474 "$display", "  Completed Translations: %d", v0x5ef59693dd90_0 {0 0 0};
    %load/vec4 v0x5ef59693dd90_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_25.2, 5;
    %load/vec4 v0x5ef59693e6c0_0;
    %cvt/rv/s;
    %pushi/real 1073741824, 4066; load=1.00000
    %mul/wr;
    %load/vec4 v0x5ef59693dd90_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 477 "$display", "  Average Cycles/Translation: %0.1f", W<0,r> {0 1 0};
    %load/vec4 v0x5ef59693f220_0;
    %cvt/rv/s;
    %pushi/real 1677721600, 4072; load=100.000
    %mul/wr;
    %load/vec4 v0x5ef59693fb70_0;
    %cvt/rv/s;
    %div/wr;
    %vpi_call/w 4 478 "$display", "  Miss Penalty (PTW Rate): %0.1f%%", W<0,r> {0 1 0};
T_25.2 ;
T_25.0 ;
    %jmp T_25;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "./tlb_params.vh";
    "test_integration_tlb_ptw_memory.v";
    "memory.v";
    "ptw.v";
    "tlb.v";
    "tlb_controller.v";
    "tlb_lookup.v";
    "tlb_lru.v";
    "tlb_storage.v";
