%FD-SOI

@inproceedings{faynot2010planar,
  title={Planar Fully depleted SOI technology: A Powerful architecture for the 20nm node and beyond},
  author={Faynot, O and Andrieu, F and Weber, O and Fenouillet-B{\'e}ranger, C and Perreau, P and Mazurier, J and Benoist, T and Rozeau, O and Poiroux, T and Vinet, M and others},
  booktitle={International Electron Devices Meeting (IEDM)},
  year={2010}
}

@inproceedings{planes201228nm,
  title={28nm FDSOI technology platform for high-speed low-voltage digital applications},
  author={Planes, Nicolas and Weber, Oliver and Barral, V and Haendler, S and Noblet, D and Croain, D and Bocat, M and Sassoulas, P-O and Federspiel, X and Cros, A and others},
  booktitle={International Symposium on VLSI Technology (VLSIT)},
  year={2012}
}

@inproceedings{pelloux2012planar,
  title={Planar fully depleted SOI technology: The convergence of high performance and low power towards multimedia mobile applications},
  author={Pelloux-Prayer, Bertrand and Blagojevi{\'c}, Milovan and Thomas, Olivier and Amara, Amara and Vladimirescu, Andrei and Nikoli{\'c}, Borivoje and Cesana, Giorgio and Flatresse, Philippe},
  booktitle={IEEE Faible Tension Faible Consommation (FTFC)},
  year={2012}
}

@inproceedings{solaro2013innovative,
  title={Innovative ESD protections for UTBB FD-SOI technology},
  author={Solaro, Yohann and Fonteneau, Pascal and Legrand, Charles-Alexandre and Marin-Cudraz, David and Passieux, Jeremy and Guyader, Pascal and Clement, Laurent-Renaud and Fenouillet-Beranger, Claire and Ferrari, Philippe and Cristoloveanu, Sorin},
  booktitle={International Electron Devices Meeting},
  year={2013}
}

@inproceedings{liu2014fdsoi,
  title={FDSOI CMOS devices featuring dual strained channel and thin BOX extendable to the 10nm node},
  author={Liu, Q and DeSalvo, B and Morin, P and Loubet, N and Pilorget, S and Chafik, F and Maitrejean, S and Augendre, E and Chanemougame, D and Guillaumet, S and others},
  booktitle={International Electron Devices Meeting},
  year={2014}
}

%FinFET
@misc{intel22nm,
  title={Intel 22nm FinFET},
  url={http://www.intel.com/content/www/us/en/silicon-innovations/intel-22nm-technology.html}
}

@misc{samsung14nm,
  title={Samsung 14nm FinFET},
  url={http://www.samsung.com/semiconductor/foundry/process-technology/14nm/}
}

@misc{intel22nmdetail,
  title={Intel 22nm FinFET Details},
  url={http://download.intel.com/newsroom/kits/22nm/pdfs/22nm-details_presentation.pdf}
}

@inproceedings{auth201222nm,
  title={A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors},
  author={Auth, Chris and Allen, C and Blattner, A and Bergstrom, D and Brazier, M and Bost, M and Buehler, M and Chikarmane, V and Ghani, T and Glassman, T and others},
  booktitle={International Symposium on VLSI Technology (VLSIT)},
  year={2012}
}

@inproceedings{wu201316nm,
  title={A 16nm FinFET CMOS technology for mobile SoC and computing applications},
  author={Wu, Shien-Yang and Lin, Colin Yu and Chiang, MC and Liaw, JJ and Cheng, JY and Yang, SH and Liang, Ming and Miyashita, Tadakazu and Tsai, CH and Hsu, BC and others},
  booktitle={International Electron Devices Meeting (IEDM)},
  year={2013}
}

@inproceedings{lin2014high,
  title={High performance 14nm SOI FinFET CMOS technology with 0.0174$\mu$m 2 embedded DRAM and 15 levels of Cu metallization},
  author={Lin, C-H and Greene, B and Narasimha, S and Cai, J and Bryant, A and Radens, C and Narayanan, V and Linder, B and Ho, H and Aiyar, A and others},
  booktitle={International Electron Devices Meeting (IEDM)},
  year={2014}
}

@inproceedings{natarajan201414nm,
  title={A 14nm logic technology featuring 2 nd-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $\mu$m 2 SRAM cell size},
  author={Natarajan, S and Agostinelli, M and Akbar, S and Bost, M and Bowonder, A and Chikarmane, V and Chouksey, S and Dasgupta, A and Fischer, K and Fu, Q and others},
  booktitle={International Electron Devices Meeting (IEDM)},
  year={2014}
}

%NTC
@article{dreslinski2010near,
  title={Near-threshold computing: Reclaiming moore's law through energy efficient integrated circuits},
  author={Dreslinski, Ronald G and Wieckowski, Michael and Blaauw, David and Sylvester, Dennis and Mudge, Trevor},
  journal={Proceedings of the IEEE},
  year={2010}
}

@inproceedings{rachala2016amdntc,
  title={Design Methodology for Operating in Near-Threshold-Computing (NTC) Region},
  author={Rachala, Ravinder and Kosonocky, Stephen and Heloue, Khaled and Bochkar, Rajashekhar and Tula, Aparna and Rodriguez, Miguel and Ergin, Erhan},
  booktitle={Design Automation Conference (DAC)},
  year={2016}
}


%AMD AVFS related
@inproceedings{gillespie2014streamroller,
  title={Steamroller: An x86-64 core implemented in 28nm bulk CMOS},
  author={Gillespie, Kevin and Fair, Harry R and Henrion, Carson and Jotwani, Ravi and Kosonocky, Stephen and Orefice, Robert S and Priore, Donald A and White, Jonathan and Wilcox, Kathryn},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2014}
}

@inproceedings{sriram2016avfs,
  title={Adaptive Voltage Frequency Scaling using Critical Path Accumulator implemented in 28nm CPU},
  author={Sundaram, Sriram and Samabmurthy, Sriram and Austin, Michael and Grenat, Aaron and Golden, Michael and Kosonocky, Stephen and Naffziger, Samuel },
  booktitle={Proceedings of the International Conference on VLSI Design (VLSID)},
  year={2016}
}

@article{munger2016carrizo,
  title={Carrizo: A High Performance, Energy Efficient 28 nm APU},
  author={Munger, Benjamin and Akeson, David and Arekapudi, Srikanth and Burd, Tom and Fair III, Harry R and Farrell, Jim and Johnson, Dave and Krishnan, Guhan and McIntyre, Hugh and McLellan, Edward and others},
  journal={Journal of Solid-State Circuits (JSSC)},
  year={2016},
}

@inproceedings{huber2012case,
  title={Case Study: LRZ Liquid Cooling, Energy Management, Contract Specialities},
  author={Huber, Herbert and Auweter, Axel and Wilde, Torsten and Meijer, Ingmar and Archer, Charles and Bloth, Torsten and Bomelburg, Achim and Waitz, Steffen},
  booktitle={Proceedings of the International Conference for High Performance Computing, Networking, Storage, and Analysis (SC)},
  year={2012}
}

@inproceedings{grenat20164,
  title={Increasing the performance of a 28nm x86-64 microprocessor through system power management},
  author={Grenat, Aaron and Sundaram, Sriram and Kosonocky, Stephen and Rachala, Ravinder and Sambamurthy, Sriram and Liepe, Steven and Rodriguez, Miguel and Burd, Tom and Clark, Adam and Austin, Michael and others},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2016}
}

%temperature inversion

@misc{altera2010timing,
  title={Altera Device model},
  url={https://www.altera.com/en_US/pdfs/literature/wp/wp-01139-timing-model.pdf}
}

@misc{atitool,
  title={ATI tool},
  url={http://www.techpowerup.com/atitool/}
}

@misc{intelVRM,
  title={Intel VRM Design Guideline},
  url={http://www.intel.com/content/www/us/en/power-management/voltage-regulator-module-enterprise-voltage-regulator-down-11-1-guidelines.html}
}

@misc{Kcomputer,
  title={K supercomputer's water-cooling system},
  url={http://www.aics.riken.jp/en/k-computer/system}
}

@inproceedings{fan2016computational,
  title={The computational sprinting game},
  author={Fan, Songchun and Zahedi, S and Lee, B},
  booktitle={Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  year={2016}
}

@inproceedings{raghavan2012computational,
  title={Computational sprinting},
  author={Raghavan, Arun and Luo, Yixin and Chandawalla, Anuj and Papaefthymiou, Marios and Pipe, Kevin P and Wenisch, Thomas F and Martin, Milo MK},
  booktitle={International Symposium on High Performance Computer Architecture (HPCA)},
  year={2012}
}

@article{skadron2004temperature,
  title={Temperature-aware microarchitecture: Modeling and implementation},
  author={Skadron, Kevin and Stan, Mircea R and Sankaranarayanan, Karthik and Huang, Wei and Velusamy, Sivakumar and Tarjan, David},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  year={2004}
}

@article{huang2006hotspot,
  title={HotSpot: A compact thermal modeling methodology for early-stage VLSI design},
  author={Huang, Wei and Ghosh, Shougata and Velusamy, Siva and Sankaranarayanan, Karthik and Skadron, Kevin and Stan, Mircea R},
  journal={IEEE Transactions on Very Large Scale Integration Systems (VLSI)},
  year={2006}
}

@incollection{wolpert2012temperature,
  title={Temperature effects in semiconductors},
  author={Wolpert, David and Ampadu, Paul},
  booktitle={Managing Temperature Effects in Nanoscale Adaptive Systems},
  year={2012},
  publisher={Springer}
}

@inproceedings{park1995reversal,
  title={Reversal of temperature dependence of integrated circuits operating at very low voltages},
  author={Park, Changhae and John, Jay P and Klein, Kevin and Teplik, Jim and Caravella, Jim and Whitfield, Jim and Papworth, Ken and Cheng, Sunny},
  booktitle={International Electron Devices Meeting (IEDM)},
  year={1995}
}

@article{bellaouar1998supply,
  title={Supply voltage scaling for temperature insensitive CMOS circuit operation},
  author={Bellaouar, A and Fridi, A and Elmasry, MI and Itoh, K},
  journal={IEEE Transactions on Circuits and Systems II: Analog and Digital signal processing},
  year={1998}
}

@article{zhao2006new,
  title={New generation of predictive technology model for sub-45 nm early design exploration},
  author={Zhao, Wei and Cao, Yu},
  journal={IEEE Transactions on Electron Devices},
  year={2006}
}

@article{dasdan2006handling,
  title={Handling inverted temperature dependence in static timing analysis},
  author={Dasdan, Ali and Hom, Ivan},
  journal={ACM Transactions on Design Automation of Electronic Systems (TODAES)},
  year={2006}
}

@inproceedings{lee2014dynamic,
  title={Dynamic thermal management for finfet-based circuits exploiting the temperature effect inversion phenomenon},
  author={Lee, Woojoo and Wang, Yanzhi and Cui, Tiansong and Nazarian, Shahin and Pedram, Massoud},
  booktitle={International Symposium on Low Power Electronics and Design (ISLPED)},
  year={2014}
}

@inproceedings{cai2015tei,
  title={TEI-Turbo: temperature effect inversion-aware turbo boost for finfet-based multi-core systems},
  author={Cai, Ermao and Marculescu, Diana},
  booktitle={International Conference on Computer-Aided Design (ICCAD)},
  year={2015}
}

%POWER&/7+ related
@inproceedings{zu2015adaptive,
  title={Adaptive guardband scheduling to improve system-level efficiency of the {POWER7+}},
  author={Zu, Yazhou and Lefurgy, Charles R and Leng, Jingwen and Halpern, Matthew and Floyd, Michael S and Reddi, Vijay Janapa},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2015}
}

@inproceedings{zu2016tistate,
  title={Ti-states: Processor power management in the temperature inversion region},
  author={Zu, Yazhou and Huang, Wei and Paul, Indrani and Reddi, Vijay Janapa},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2016}
}

@inproceedings{huang2011tapo,
  title={TAPO: Thermal-aware power optimization techniques for servers and data centers},
  author={Huang, Wei and Allen-Ware, Malcolm and Carter, John B and Elnozahy, Elmootazbellah and Hamann, Hendrik and Keller, Tom and Lefurgy, Arles and Li, Jian and Rajamani, Karthick and Rubio, Juan},
  booktitle={International Green Computing Conference and Workshops (IGCC)},
  year={2011}
}

@article{webel2015robust,
  title={Robust power management in the {IBM} z13},
  author={Webel, T and Lobo, PM and Bertran, R and Salem, GM and Allen-Ware, M and Rizzolo, R and Carey, SM and Strach, T and Buyuktosunoglu, A and Lefurgy, C and others},
  journal={IBM Journal of Research and Development},
  year={2015},
  publisher={IBM}
}

@inproceedings{pierce201726,
  title={Power supply noise in a 22nm z13™ microprocessor},
  author={Pierce, I and Chuang, Jen and Vezyrtzis, Christos and Pathak, Divya and Rizzolo, Richard and Webel, Tobias and Strach, Thomas and Torreiter, Otto and Lobo, Preetham and Buyuktosunoglu, Alper and others},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2017}
}

@article{berry2018ibm,
  title={{IBM} z14 design methodology enhancements in the 14-nm technology node},
  author={Berry, C and Warnock, J and Badar, J and Bair, DG and Behnen, E and Bell, B and Buyuktosunoglu, A and Cavitt, C and Chuang, P and Geva, O and others},
  journal={IBM Journal of Research and Development},
  year={2018}
}

@inproceedings{vezyrtzis2018droop,
  title={Droop mitigation using critical-path sensors and an on-chip distributed power supply estimation engine in the z14 enterprise processor},
  author={Vezyrtzis, Christos and Strach, Thomas and Pierce, I and Chuang, Jen and Lobo, Preetham and Rizzolo, Richard and Webel, Tobias and Owczarczyk, Pawel and Buyuktosunoglu, Alper and Bertran, Ramon and Hui, David and Eickhoff, Susan and Floyd, Michael and Salem, Gerald and Carey, Sean and Tsapepas, Stelios and Restle, Phillip},
  booktitle={International Solid-State Circuits Conference-(ISSCC)},
  year={2018},
}

@inproceedings{lefurgy2011active,
  title={Active management of timing guardband to save energy in {POWER7}},
  author={Lefurgy, Charles R and Drake, Alan J and Floyd, Michael S and Allen-Ware, Malcolm S and Brock, Bishop and Tierno, Jose A and Carter, John B},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2011}
}

@article{lefurgy2013active,
  title={Active guardband management in {POWER7+} to save energy and maintain reliability},
  author={Lefurgy, Charles R and Drake, Alan J and Floyd, Michael S and Allen-Ware, Malcolm S and Brock, Bishop and Tierno, Jose A and Carter, John B and Berry, Robert W},
  journal={IEEE Micro},
  year={2013}
}

@inproceedings{manousopoulos2012characterizing,
  title={Characterizing thread placement in the {IBM POWER7} processor},
  author={Manousopoulos, Stelios and Moreto, Miquel and Gioiosa, Roberto and Koziris, Nectarios and Cazorla, Francisco J},
  booktitle={Proceedings of the International Symposium on Workload Characterization (IISWC)},
  year={2012}
}

@article{sinharoy2011power7,
  title={{IBM POWER7} multicore server processor},
  author={Sinharoy, Balaram and Kalla, R and Starke, WJ and Le, HQ and Cargnoni, R and Van Norstrand, JA and Ronchetti, BJ and Stuecheli, J and Leenstra, J and Guthrie, GL and others},
  journal={IBM Journal of Research and Development},
  year={2011},
  publisher={IBM}
}

@article{floyd2011introducing,
  title={Introducing the adaptive energy management features of the {POWER7} chip},
  author={Floyd, Michael and Allen-Ware, Malcolm and Rajamani, Karthick and Brock, Bishop and Lefurgy, Charles and Drake, Alan J and Pesantez, Lorena and Gloekler, Tilman and Tierno, Jose A and Bose, Pradip and others},
  journal={IEEE Micro},
  year={2011}
}

@inproceedings{barth201045nm,
  title={A 45nm SOI embedded DRAM macro for {POWER7} 32MB on-chip L3 cache.},
  author={Barth, John and Plass, Don and Nelson, Erik and Hwang, Charlie and Fredeman, Gregory and Sperling, Michael and Mathews, Abraham and Reohr, William R and Nair, Kavita and Cao, N},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2010}
}

@article{zyuban2013ibm,
  title={{IBM POWER7+} design for higher frequency at fixed power},
  author={Zyuban, V and Taylor, SA and Christensen, B and Hall, AR and Gonzalez, CJ and Friedrich, J and Clougherty, F and Tetzloff, J and Rao, R},
  journal={IBM Journal of Research and Development},
  year={2013},
  publisher={IBM}
}

@inproceedings{isci2003runtime,
  title={Runtime power monitoring in high-end processors: Methodology and empirical data},
  author={Isci, Canturk and Martonosi, Margaret},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2003}
}

@inproceedings{huang2012accurate,
  title={Accurate fine-grained processor power proxies},
  author={Huang, Wei and Lefurgy, Charles and Kuk, William and Buyuktosunoglu, Alper and Floyd, Michael and Rajamani, Karthick and Allen-Ware, Malcolm and Brock, Bishop},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2012}
}

@article{barroso2007case,
  title={The case for energy-proportional computing},
  author={Barroso, Luiz Andr{\'e} and H{\"o}lzle, Urs},
  journal={IEEE computer},
  year={2007}
}

@inproceedings{lo2014towards,
  title={Towards energy proportionality for large-scale latency-critical workloads},
  author={Lo, David and Cheng, Liqun and Govindaraju, Rama and Barroso, Luiz Andr{\'e} and Kozyrakis, Christos},
  booktitle={Proceeding of the International Symposium on Computer Architecuture (ISCA)},
  year={2014}
}

@inproceedings{leverich2014reconciling,
  title={Reconciling high server utilization and sub-millisecond quality-of-service},
  author={Leverich, Jacob and Kozyrakis, Christos},
  booktitle={Proceedings of the European Conference on Computer Systems (EuroSys)},
  year={2014}
}

@inproceedings{james2007comparison,
  title={Comparison of split-versus connected-core supplies in the POWER6 microprocessor},
  author={James, N and Restle, Phillip and Friedrich, Joshua and Huott, Bill and McCredie, B},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2007}
}

@inproceedings{tierno2010dpll,
  title={A DPLL-based per core variable frequency clock generator for an eight-core {POWER7} Microprocessor},
  author={Tierno, Jos{\'e} and Rylyakov, Alexander and Friedman, Daniel and Chen, Ann and Ciesla, Anthony and Diemoz, Timothy and English, George and Hui, David and Jenkins, Keith and Muench, Paul and others},
  booktitle={Symposium on VLSI Circuit Digest of Tech Papers},
  year={2010}
}

@inproceedings{murthy2013linux,
  title={Overview of the Current Approaches to Enhance the Linux Scheduler},
  author={Preeti U. Murthy},
  booktitle={Linux Foundation Collaboration Summit},
  year={2013}
}

@inproceedings{drake2007distributed,
  title={A distributed critical-path timing monitor for a 65nm high-performance microprocessor},
  author={Drake, Alan and Senger, R and Deogun, Harmander and Carpenter, G and Ghiasi, Soraya and Nguyen, Tuyet and James, N and Floyd, M and Pokala, Vikas},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2008}
}

@inproceedings{drake2013single,
  title={Single-cycle, pulse-shaped critical path monitor in the {POWER7+} microprocessor},
  author={Drake, Alan J and Floyd, Michael S and Willaman, Richard L and Hathaway, Derek J and Hernandez, Joshua and Soja, Crystal and Tiner, Marshall D and Carpenter, Gary D and Senger, Robert M},
  booktitle={Low Power Electronics and Design (ISLPED), 2013 IEEE International Symposium on},
  year={2013},
  organization={IEEE}
}

@article{floyd2013runtime,
  title={Runtime power reduction capability of the {IBM POWER7+} chip},
  author={Floyd, MS and Drake, A and Schwartz, NS and Berry, RW and Lefurgy, CR and Ware, M and Rajamani, K and Zyuban, V and Willaman, R and Zgabay, RM},
  journal={IBM Journal of Research and Development},
  volume={57},
  number={6},
  pages={2--1},
  year={2013},
  publisher={IBM}
}

% Voltage noise characterization
@inproceedings{kim2012audit,
  title={AUDIT: Stress testing the automatic way},
  author={Kim, Youngtaek and John, Lizy Kurian and Pant, Sanjay and Manne, Srilatha and Schulte, Michael and Bircher, William Lloyd and Govindan, Madhu Saravana Sibi},
  booktitle={International Symposium on Microarchitecture (MICRO)},
  year={2012}
}

@inproceedings{bertran2012systematic,
  title={Systematic energy characterization of cmp/smt processor systems via automated micro-benchmarks},
  author={Bertran, Ramon and Buyuktosunoglu, Alper and Gupta, Meeta S and Gonzalez, Marc and Bose, Pradip},
  booktitle={International Symposium on Microarchitecture (MICRO)},
  year={2012}
}

@inproceedings{bertran2014voltage,
  title={Voltage Noise in Multi-Core Processors: Empirical Characterization and Optimization Opportunities},
  author={Bertran, Ramon and Buyuktosunoglu, Alper and Bose, Pradip and Slegel, Timothy J and Salem, Gerard and Carey, Sean and Rizzolo, Richard F and Strach, Thomas},
  booktitle={Proceedings of the International Symposium on Microarchitecture(MICRO)}, 
  year={2014}
}

@inproceedings{zhang2014architecture,
  title={Architecture implications of pads as a scarce resource},
  author={Zhang, Runjie and Wang, Ke and Meyer, Brett H and Stan, Mircea R and Skadron, Kevin},
   booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={2014}
}

%Architectural techniques to mitigate voltage noise
@inproceedings{grochowski2002microarchitectural,
  title={Microarchitectural simulation and control of di/dt-induced power supply voltage variation},
  author={Grochowski, Ed and Ayers, David and Tiwari, Vivek},
  booktitle={Proceedings of the International Symposium on High-Performance Computer Architecture (HPCA)},
  year={2002}
}

@inproceedings{powell2003pipeline,
  title={Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage},
  author={Powell, Michael D and Vijaykumar, TN},
  booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={2003}
}

@inproceedings{gupta2007understanding,
  title={Understanding voltage variations in chip multiprocessors using a distributed power-delivery network},
  author={Gupta, Meeta S and Oatley, Jarod L and Joseph, Russ and Wei, Gu-Yeon and Brooks, David M},
  booktitle={Proceedings of the Conference on Design, Automation and Test in Europe (DATE)},
  year={2007}
}

@inproceedings{gupta2008decor,
  title={DeCoR: A delayed commit and rollback mechanism for handling inductive noise in processors},
  author={Gupta, Meeta Sharma and Rangan, Krishna K and Smith, Michael D and Wei, Gu-Yeon and Brooks, David},
  booktitle={Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)}, 
  year={2008}
}

@inproceedings{gupta2009event,
  title={An event-guided approach to reducing voltage noise in processors},
  author={Gupta, Meeta S and Reddi, Vijay Janapa and Holloway, Glenn and Wei, Gu-Yeon and Brooks, David M},
  booktitle={Proceedings of the Conference on Design, Automation and Test in Europe (DATE)},
  year={2009}
}

@inproceedings{reddi2009voltage,
  title={Voltage emergency prediction: Using signatures to reduce operating margins},
  author={Reddi, Vijay Janapa and Gupta, Meeta Sharma and Holloway, Glenn and Wei, Gu-Yeon and Smith, Michael D and Brooks, David},
  booktitle={Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)}, 
  year={2009}
}

@inproceedings{reddi2010voltage,
  title={Voltage smoothing: Characterizing and mitigating voltage noise in production processors via software-guided thread scheduling},
  author={Reddi, Vijay Janapa and Kanev, Svilen and Kim, Wonyoung and Campanoni, Simone and Smith, Michael D and Wei, Gu-yeon and Brooks, David},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)}, 
  year={2010}
}

@article{reddi2010eliminating,
  title={Eliminating voltage emergencies via software-guided code transformations},
  author={Reddi, Vijay Janapa and Campanoni, Simone and Gupta, Meeta S and Smith, Michael D and Wei, Gu-Yeon and Brooks, David and Hazelwood, Kim},
  journal={ACM Transactions on Architecture and Code Optimization (TACO)},
  year={2010}
}

@inproceedings{miller2012vrsync,
  title={VRSync: Characterizing and eliminating synchronization-induced voltage emergencies in many-core processors},
  author={Miller, TN and Thomas, R and Pan, Xiang and Teodorescu, R},
  booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={2012}
}

@inproceedings{song2018spec,
  title={Wait of a Decade: Did SPEC CPU 2017 Broaden the Performance?},
  author={Song, Shuang and Panda, Reena and Dean, Joseph and John, Lizy K},
  booktitle={Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)},
  year={2018}
}

@inproceedings{bienia2008parsec,
  title={The PARSEC benchmark suite: Characterization and architectural implications},
  author={Bienia, Christian and Kumar, Sanjeev and Singh, Jaswinder Pal and Li, Kai},
  booktitle={Proceedings of the International Conference on Parallel architectures and compilation techniques (PACT)},
  year={2008}
}

@inproceedings{bienia2008parsecsplash,
  title={PARSEC vs. SPLASH-2: A quantitative comparison of two multithreaded benchmark suites on chip-multiprocessors},
  author={Bienia, Christian and Kumar, Sanjeev and Li, Kai},
  booktitle={Proceedings of the International Symposium on Workload Characterization (IISWC)},
  year={2008}
}

@misc{coremark,
  title={Coremark},
  url={https://www.eembc.org/coremark/}
}

@misc{SPEC2006,
  title={SPEC CPU 2006},
  url={https://www.spec.org/cpu2006/}
}

@misc{SPEC2017,
  title={SPEC CPU 2017},
  url={https://www.spec.org/cpu2017/}
}

@misc{stream,
  title={STREAM},
  url={https://www.cs.virginia.edu/stream/}
}

@inproceedings{woo1995splash,

  title={The SPLASH-2 Programs: Characterization and Methodological Considerations},
  author={Woo, Steven Cameron and Ohara, Moriyoshi and Torrie, Evan and Singh, Jaswinder Pal and Gupta, Anoop},
  booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={1995}
}

@article{henning2006spec,
  title={SPEC CPU2006 benchmark descriptions},
  author={Henning, John L},
  journal={ACM SIGARCH Computer Architecture News},
  year={2006},
  publisher={ACM}
}

@inproceedings{ferdman2012clearing,
  title={Clearing the clouds},
  author={Ferdman, Michael and Adileh, Almutaz and Kocberber, Onur and Volos, Stavros and Alisafaee, Mohammad and Jevdjic, Djordje and Kaynak, Cansu and Popescu, Adrian Daniel and Ailamaki, Anastasia and Falsafi, Babak},
  booktitle={Proceedings of the International Symposium on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  year={2012}
}

%circuit-level voltage noise mitigation techniques
@inproceedings{ernst2003razor,
  title={Razor: A low-power pipeline based on circuit-level timing speculation},
  author={Ernst, Dan and Kim, Nam Sung and Das, Shidhartha and Pant, Sanjay and Rao, Rajeev and Pham, Toan and Ziesler, Conrad and Blaauw, David and Austin, Todd and Flautner, Krisztian and others},
    booktitle={Proceedings of the International Symposium on Microarchitecture  (MICRO)}, 
  year={2003}
}

@article{blaauw2008razorii,
  title={Razor II: in situ error detection and correction for PVT and SER tolerance},
  author={Blaauw, David and Kalaiselvan, Sudherssen and Lai, Kevin and Ma, Wei-Hsiang and Pant, Sanjay and Tokunaga, Carlos and Das, Shidhartha and Bull, David},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2008}
}

@inproceedings{fischer200590nm,
  title={A 90nm variable-frequency clock system for a power-managed Itanium{\textregistered}-family processor},
  author={Fischer, Tim and Anderson, Ferd and Patella, Ben and Naffziger, Sam},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2005}
}

@inproceedings{tschanz2007adaptive,
  title={Adaptive frequency and biasing techniques for tolerance to dynamic temperature-voltage variations and aging},
  author={Tschanz, James and Kim, Nam Sung and Dighe, Saurabh and Howard, Jason and Ruhl, Gregory and Vangal, Sriram and Narendra, Siva and Hoskote, Yatin and Wilson, Howard and Lam, Carol and others},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2007}
}

@inproceedings{kurd2008next,
  title={Next generation Intel{\textregistered} micro-architecture (Nehalem) clocking architecture},
  author={Kurd, Nasser and Douglas, Jonathan and Mosalikanti, Praveen and Kumar, Rajesh},
  booktitle={IEEE Symposium on VLSI Circuits (VLSIC)},
  year={2008}
}

@inproceedings{bowman201222nm,
  title={A 22nm dynamically adaptive clock distribution for voltage droop tolerance},
  author={Bowman, Keith A and Tokunaga, Carlos and Karnik, Tanay and De, Vivek K and Tschanz, Jim W},
  booktitle={IEEE Symposium on VLSI Circuits (VLSIC)},
  year={2012}
}

@inproceedings{tokunaga20145,
  title={A graphics execution core in 22nm CMOS featuring adaptive clocking, selective boosting and state-retentive sleep},
  author={Tokunaga, Carlos and Ryan, Joseph F and Augustine, Charles and Kulkarni, Jaydeep P and Shih, Yi-Chun and Kim, Stephen T and Jain, Rinkle and Bowman, Keith and Raychowdhury, Arijit and Khellah, Muhammad M and others},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2014}
}

@inproceedings{grenat20145,
  title={Adaptive clocking system for improved power efficiency in a 28nm x86-64 microprocessor},
  author={Grenat, Aaron and Pant, Sanjay and Rachala, Ravinder and Naffziger, Samuel},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2014}
}

@inproceedings{bowman20158,
  title={A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range},
  author={Bowman, Keith and Raina, Sarthak and Bridges, Todd and Yingling, Daniel and Nguyen, Hoan and Appel, Brad and Kolla, Yesh and Jeong, Jihoon and Atallah, Francois and Hansquine, David},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2015}
}

@inproceedings{tang11isca,
title = {The Impact of Memory Subsystem Resource Sharing on Datacenter Applications},
author = {Tang, Lingjia and Mars, Jason and Vachharajani, Neil and Hundt, Robert and Soffa, Mary Lou},
booktitle = {Proceedings of the International Symposium on Computer Architecture (ISCA)},
year = {2011}
}

@inproceedings{leng2015gpu,
  title={GPU voltage noise: Characterization and hierarchical smoothing of spatial and temporal voltage noise interference in GPU architectures},
  author={Leng, Jingwen and Zu, Yazhou and Reddi, Vijay Janapa},
  booktitle={Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)},
  year={2015}
}

@article{sarangi2008varius,
  title={VARIUS: A model of process variation and resulting timing errors for microarchitects},
  author={Sarangi, Smruti R and Greskamp, Brian and Teodorescu, Radu and Nakano, Jun and Tiwari, Abhishek and Torrellas, Josep},
  journal={IEEE Transactions on Semiconductor Manufacturing},
  year={2008}
}

@inproceedings{teodorescu2008variation,
  title={Variation-aware application scheduling and power management for chip multiprocessors},
  author={Teodorescu, Radu and Torrellas, Josep},
  booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={2008}
}

@inproceedings{liang2007process,
  title={Process variation tolerant 3T1D-based cache architectures},
  author={Liang, Xiaoyao and Canal, Ramon and Wei, Gu-Yeon and Brooks, David},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2007}
}

@inproceedings{rangan2009thread,
  title={Thread motion: fine-grained power management for multi-core systems},
  author={Rangan, Krishna K and Wei, Gu-Yeon and Brooks, David},
  booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={2009}
}

@inproceedings{mars11micro,
author = {Mars, Jason and Tang, Lingjia and Hundt, Robert and Skadron, Kevin and Soffa, Mary Lou},
title = {Bubble-Up: Increasing Utilization in Modern Warehouse Scale Computers via Sensible Co-locations},
booktitle = {Proceedings of the International Symposium on Microarchitecture (MICRO)},
year = {2011}
}

@inproceedings{yang2013bubble,
  title={Bubble-flux: Precise online qos management for increased utilization in warehouse scale computers},
  author={Yang, Hailong and Breslow, Alex and Mars, Jason and Tang, Lingjia},
  booktitle={ACM SIGARCH Computer Architecture News},
  year={2013}
}

@inproceedings{delimitrou2013paragon,
  title={Paragon: QoS-aware scheduling for heterogeneous datacenters},
  author={Delimitrou, Christina and Kozyrakis, Christos},
  booktitle={Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  year={2013},
}

@article{delimitrou2014quasar,
  title={Quasar: resource-efficient and QoS-aware cluster management},
  author={Delimitrou, Christina and Kozyrakis, Christos},
  booktitle={Proceedings of the International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  year={2014}
}

@inproceedings{lo2015heracles,
  title={Heracles: improving resource efficiency at scale},
  author={Lo, David and Cheng, Liqun and Govindaraju, Rama and Ranganathan, Parthasarathy and Kozyrakis, Christos},
  booktitle={Proceedings of the International Symposium on Computer Architecture (ISCA)},
  year={2015}
}

@inproceedings{verma2015large,
  title={Large-scale cluster management at Google with Borg},
  author={Verma, Abhishek and Pedrosa, Luis and Korupolu, Madhukar and Oppenheimer, David and Tune, Eric and Wilkes, John},
  booktitle={Proceedings of the European Conference on Computer Systems (EuroSys)},
  year={2015}
}

@inproceedings{leng2015safe,
  title={Safe limits on voltage reduction efficiency in GPUs: a direct measurement approach},
  author={Leng, Jingwen and Buyuktosunoglu, Alper and Bertran, Ramon and Bose, Pradip and Reddi, Vijay Janapa},
  booktitle={Proceedings of the International Symposium on Microarchitecture (MICRO)},
  year={2015}
}

@inproceedings{rangan2011achieving,
  title={Achieving uniform performance and maximizing throughput in the presence of heterogeneity},
  author={Rangan, Krishna K and Powell, Michael D and Wei, Gu-Yeon and Brooks, David},
  booktitle={Proceedings of the International Symposium on High Performance Computer Architecture (HPCA)},
  year={2011}
}

@inproceedings{dighe2010within,
  title={Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor},
  author={Dighe, Saurabh and Vangal, Sriram and Aseron, Paolo and Kumar, Shasi and Jacob, Tiju and Bowman, Keith and Howard, Jason and Tschanz, James and Erraguntla, Vasantha and Borkar, Nitin and others},
  booktitle={International Solid-State Circuits Conference (ISSCC)},
  year={2010}
}

@inproceedings{thomas2016core,
  title={Core Tunneling: Variation-aware voltage noise mitigation in GPUs},
  author={Thomas, Renji and Barber, Kristin and Sedaghati, Naser and Zhou, Li and Teodorescu, Radu},
  booktitle={International Symposium on High Performance Computer Architecture (HPCA)},
  year={2016}
}

@inproceedings{papadimitriou2017harnessing,
  title={Harnessing voltage margins for energy efficiency in multicore CPUs},
  author={Papadimitriou, George and Kaliorakis, Manolis and Chatzidimitriou, Athanasios and Gizopoulos, Dimitris and Lawthers, Peter and Das, Shidhartha},
  booktitle={International Symposium on Microarchitecture (MICRO)},
  year={2017}
}

@inproceedings{papadimitriou2018micro,
  title={Micro-Viruses for Fast System-Level Voltage Margins Characterization in Multicore CPUs},
  author={Papadimitriou, George and Chatzidimitriou, Athanasios and Kaliorakis, Manolis and Vastakis, Yannos and Gizopoulos, Dimitris},
  booktitle={International Symposium on Performance Analysis of Systems and Software (ISPASS)},
  year={2018}
}

@inproceedings{delimitrou2017bolt,
  title={Bolt: I know what you did last summer in the cloud},
  author={Delimitrou, Christina and Kozyrakis, Christos},
  booktitle={International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)},
  year={2017}
}

@inproceedings{llull2017cooper,
  title={Cooper: Task colocation with cooperative games},
  author={Llull, Qiuyun and Fan, Songchun and Zahedi, Seyed Majid and Lee, Benjamin C},
  booktitle={International Symposium on High Performance Computer Architecture (HPCA)},
  year={2017}
}