WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 1000000
Simulation Instructions: 1000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 1000001 cycles: 251220 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 04 sec)
Warmup complete CPU 0 instructions: 1000001 cycles: 251220 cumulative IPC: 3.981 (Simulation time: 00 hr 00 min 04 sec)
Simulation finished CPU 0 instructions: 1000000 cycles: 2087221 cumulative IPC: 0.4791 (Simulation time: 00 hr 00 min 20 sec)
Simulation complete CPU 0 instructions: 1000000 cycles: 2087221 cumulative IPC: 0.4791 (Simulation time: 00 hr 00 min 20 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/omnetpp_340B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.4791 instructions: 1000000 cycles: 2087221
CPU 0 Branch Prediction Accuracy: 94.26% MPKI: 13.75 Average ROB Occupancy at Mispredict: 52.46
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.053
BRANCH_INDIRECT: 0.278
BRANCH_CONDITIONAL: 12.6
BRANCH_DIRECT_CALL: 0.142
BRANCH_INDIRECT_CALL: 0.383
BRANCH_RETURN: 0.25

LLC TOTAL        ACCESS:      22313 HIT:       8179 MISS:      14134
LLC LOAD         ACCESS:      12557 HIT:       1655 MISS:      10902
LLC RFO          ACCESS:       1693 HIT:        186 MISS:       1507
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       5912 HIT:       5903 MISS:          9
LLC TRANSLATION  ACCESS:       2151 HIT:        435 MISS:       1716
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 288.4 cycles
cpu0_DTLB TOTAL        ACCESS:     298565 HIT:     272214 MISS:      26351
cpu0_DTLB LOAD         ACCESS:     298565 HIT:     272214 MISS:      26351
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 45.57 cycles
cpu0_ITLB TOTAL        ACCESS:      43261 HIT:      42860 MISS:        401
cpu0_ITLB LOAD         ACCESS:      43261 HIT:      42860 MISS:        401
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 21.22 cycles
cpu0_L1D TOTAL        ACCESS:     367709 HIT:     322105 MISS:      45604
cpu0_L1D LOAD         ACCESS:     200773 HIT:     170698 MISS:      30075
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     163824 HIT:     151165 MISS:      12659
cpu0_L1D TRANSLATION  ACCESS:       3112 HIT:        242 MISS:       2870
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 98.05 cycles
cpu0_L1I TOTAL        ACCESS:      46563 HIT:      46092 MISS:        471
cpu0_L1I LOAD         ACCESS:      46563 HIT:      46092 MISS:        471
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 122.3 cycles
cpu0_L2C TOTAL        ACCESS:      32716 HIT:      16273 MISS:      16443
cpu0_L2C LOAD         ACCESS:      18226 HIT:       5669 MISS:      12557
cpu0_L2C RFO          ACCESS:       2533 HIT:        840 MISS:       1693
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       9099 HIT:       9056 MISS:         43
cpu0_L2C TRANSLATION  ACCESS:       2858 HIT:        708 MISS:       2150
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 268.7 cycles
cpu0_STLB TOTAL        ACCESS:      18161 HIT:      15236 MISS:       2925
cpu0_STLB LOAD         ACCESS:      18161 HIT:      15236 MISS:       2925
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 398.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2882
  ROW_BUFFER_MISS:      11241
 AVG DBUS CONGESTED CYCLE: 3.882
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        393
  FULL:       1891
