"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/sim/spi_peripheral/tb_top.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/chip_id.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/spi_subperipheral_selector.sv=verilog,work"
"/home/rohit/Downloads/frame-codebase/application_core/fpga_rtl/radiant/source/impl_1/spi_peripheral.sv=verilog,work"
